--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml reg_array_param.twx reg_array_param.ncd -o
reg_array_param.twr reg_array_param.pcf

Design file:              reg_array_param.ncd
Physical constraint file: reg_array_param.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    0.593(F)|      FAST  |    0.642(F)|      SLOW  |clk_BUFGP         |   0.000|
d_in<0>     |    0.782(F)|      FAST  |    0.261(F)|      SLOW  |clk_BUFGP         |   0.000|
d_in<1>     |    0.689(F)|      FAST  |    0.243(F)|      SLOW  |clk_BUFGP         |   0.000|
d_in<2>     |    0.620(F)|      FAST  |    0.495(F)|      SLOW  |clk_BUFGP         |   0.000|
d_in<3>     |    0.509(F)|      FAST  |    0.557(F)|      SLOW  |clk_BUFGP         |   0.000|
radd<0>     |    0.649(R)|      SLOW  |    0.103(R)|      SLOW  |clk_BUFGP         |   0.000|
radd<1>     |    0.575(R)|      FAST  |    0.290(R)|      SLOW  |clk_BUFGP         |   0.000|
wadd<0>     |    0.858(F)|      FAST  |    0.246(F)|      SLOW  |clk_BUFGP         |   0.000|
wadd<1>     |    0.877(F)|      FAST  |    0.298(F)|      SLOW  |clk_BUFGP         |   0.000|
wrt_enab    |    0.390(F)|      FAST  |    0.780(F)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
d_out<0>    |         7.280(R)|      SLOW  |         3.875(R)|      FAST  |clk_BUFGP         |   0.000|
d_out<1>    |         7.555(R)|      SLOW  |         4.007(R)|      FAST  |clk_BUFGP         |   0.000|
d_out<2>    |         7.570(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
d_out<3>    |         7.280(R)|      SLOW  |         3.875(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |    1.671|         |    1.173|
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 25 18:35:49 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 277 MB



