===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.6915 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.9909 ( 18.4%)    3.9909 ( 22.6%)  FIR Parser
    8.7501 ( 40.4%)    6.1178 ( 34.6%)  'firrtl.circuit' Pipeline
    1.6603 (  7.7%)    0.8316 (  4.7%)    'firrtl.module' Pipeline
    1.5020 (  6.9%)    0.7549 (  4.3%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.1543 (  0.7%)    0.0793 (  0.4%)      LowerCHIRRTL
    0.1540 (  0.7%)    0.1540 (  0.9%)    InferWidths
    0.8594 (  4.0%)    0.8594 (  4.9%)    InferResets
    0.0517 (  0.2%)    0.0517 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0505 (  0.2%)    0.0505 (  0.3%)    PrefixModules
    0.5497 (  2.5%)    0.5497 (  3.1%)    LowerFIRRTLTypes
    2.4168 ( 11.2%)    1.2107 (  6.8%)    'firrtl.module' Pipeline
    0.9060 (  4.2%)    0.4589 (  2.6%)      ExpandWhens
    1.5066 (  7.0%)    0.7574 (  4.3%)      Canonicalizer
    0.3972 (  1.8%)    0.3972 (  2.2%)    Inliner
    1.4613 (  6.7%)    1.4613 (  8.3%)    IMConstProp
    0.0494 (  0.2%)    0.0494 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.1921 (  5.5%)    0.5975 (  3.4%)    'firrtl.module' Pipeline
    1.1898 (  5.5%)    0.5964 (  3.4%)      Canonicalizer
    1.0106 (  4.7%)    1.0106 (  5.7%)  LowerFIRRTLToHW
    0.2288 (  1.1%)    0.2288 (  1.3%)  HWMemSimImpl
    2.6911 ( 12.4%)    1.3457 (  7.6%)  'hw.module' Pipeline
    0.0643 (  0.3%)    0.0328 (  0.2%)    HWCleanup
    0.7308 (  3.4%)    0.3695 (  2.1%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.5118 (  7.0%)    0.7709 (  4.4%)    Canonicalizer
    0.0144 (  0.1%)    0.0092 (  0.1%)    HWLegalizeModules
    0.3586 (  1.7%)    0.1874 (  1.1%)    PrettifyVerilog
    4.9881 ( 23.0%)    4.9881 ( 28.2%)  ExportVerilog
    0.0070 (  0.0%)    0.0070 (  0.0%)  Rest
   21.6695 (100.0%)   17.6915 (100.0%)  Total

{
  totalTime: 17.726,
  maxMemory: 873959424
}
