m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/geert/intelFPGA/20.1/modelsim_ase/bin
vALUControl
!s110 1601446614
!i10b 1
!s100 :UYFG;WjgzkHk@fKL6gVX1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IcPodjE;Y<?2=lRS=MfPh21
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/geert/projects/risc_v_verilog
w1601446610
8/home/geert/projects/risc_v_verilog/alu_control.v
F/home/geert/projects/risc_v_verilog/alu_control.v
!i122 86
L0 1 17
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1601446614.000000
!s107 /home/geert/projects/risc_v_verilog/alu_control.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/alu_control.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@a@l@u@control
vd_flip_flop
Z6 !s110 1601798072
!i10b 1
!s100 CVlXYC`l6:8RVNYi[4?_z3
R0
IaQeh1AnG?3@n_Mh?JUM2n2
R1
R2
w1601798069
8/home/geert/projects/risc_v_verilog/d_flip_flop.v
F/home/geert/projects/risc_v_verilog/d_flip_flop.v
!i122 114
L0 1 9
R3
r1
!s85 0
31
Z7 !s108 1601798072.000000
!s107 /home/geert/projects/risc_v_verilog/d_flip_flop.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/d_flip_flop.v|
!i113 1
R4
R5
vd_flip_flop_TB
R6
!i10b 1
!s100 QZm[aGK=X:CWcLe3mZQ=A3
R0
I8Rhg93e7U0[z[55l?GjdF2
R1
R2
w1601797844
8/home/geert/projects/risc_v_verilog/d_flip_flop_TB.v
F/home/geert/projects/risc_v_verilog/d_flip_flop_TB.v
!i122 115
Z8 L0 3 24
R3
r1
!s85 0
31
R7
!s107 /home/geert/projects/risc_v_verilog/d_flip_flop_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/d_flip_flop_TB.v|
!i113 1
R4
R5
nd_flip_flop_@t@b
vd_latch
Z9 !s110 1601797328
!i10b 1
!s100 eO]<jR6BeUS`PiY=lE2oS1
R0
Il7mY0PUAQLI4JUbTV[^OU3
R1
R2
w1601797318
8/home/geert/projects/risc_v_verilog/d_latch.v
F/home/geert/projects/risc_v_verilog/d_latch.v
!i122 109
L0 1 11
R3
r1
!s85 0
31
Z10 !s108 1601797328.000000
!s107 /home/geert/projects/risc_v_verilog/d_latch.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/d_latch.v|
!i113 1
R4
R5
vd_latch_TB
R9
!i10b 1
!s100 4@WKdLNc^zk0[=g46nCg`0
R0
IdVlVYN03h`[][9b408Ob82
R1
R2
w1601797122
8/home/geert/projects/risc_v_verilog/d_latch_TB.v
F/home/geert/projects/risc_v_verilog/d_latch_TB.v
!i122 110
R8
R3
r1
!s85 0
31
R10
!s107 /home/geert/projects/risc_v_verilog/d_latch_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/d_latch_TB.v|
!i113 1
R4
R5
nd_latch_@t@b
vdff_from_nand
!s110 1601796646
!i10b 1
!s100 B@L1H72OAJSh;_d^Q5C^21
R0
IfNofUjfHnGXLj;>66?@EK0
R1
R2
w1601796625
8/home/geert/projects/risc_v_verilog/test.v
F/home/geert/projects/risc_v_verilog/test.v
!i122 103
L0 4 28
R3
r1
!s85 0
31
!s108 1601796646.000000
!s107 /home/geert/projects/risc_v_verilog/test.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/test.v|
!i113 1
R4
R5
vFourBitAdder
Z11 !s110 1601130878
!i10b 1
!s100 W08?ZniN;ijP60U8=iJY@1
R0
I^zFM0D3SXFk<7USQlalA]1
R1
R2
w1601126269
8/home/geert/projects/risc_v_verilog/four_bit_adder.v
F/home/geert/projects/risc_v_verilog/four_bit_adder.v
!i122 73
L0 3 15
R3
r1
!s85 0
31
Z12 !s108 1601130877.000000
!s107 /home/geert/projects/risc_v_verilog/four_bit_adder.v|
!s90 -reportprogress|300|-work|risc_v|-stats=none|/home/geert/projects/risc_v_verilog/four_bit_adder.v|
!i113 1
Z13 o-work risc_v
R5
n@four@bit@adder
vFourBitAdderAlt
Z14 !s110 1601119941
!i10b 1
!s100 @jVMg[Z]N^ek65TnmOX2Q1
R0
I8hQ:P9z8oHICL23]]aDYX1
R1
R2
w1601119714
8/home/geert/projects/risc_v_verilog/four_bit_adder_alt.v
F/home/geert/projects/risc_v_verilog/four_bit_adder_alt.v
!i122 22
L0 3 10
R3
r1
!s85 0
31
Z15 !s108 1601119941.000000
!s107 /home/geert/projects/risc_v_verilog/four_bit_adder_alt.v|
!s90 -reportprogress|300|-work|risc_v|-stats=none|/home/geert/projects/risc_v_verilog/four_bit_adder_alt.v|
!i113 1
R13
R5
n@four@bit@adder@alt
vFourBitAdderAltTB
R14
!i10b 1
!s100 KQ@IDDBYIi>AN2;]Z_@ZI3
R0
IKA41RoVIA`hNojUB1IZVM3
R1
R2
w1601119938
8/home/geert/projects/risc_v_verilog/four_bit_adder_alt_TB.v
F/home/geert/projects/risc_v_verilog/four_bit_adder_alt_TB.v
!i122 23
Z16 L0 3 23
R3
r1
!s85 0
31
R15
!s107 /home/geert/projects/risc_v_verilog/four_bit_adder_alt_TB.v|
!s90 -reportprogress|300|-work|risc_v|-stats=none|/home/geert/projects/risc_v_verilog/four_bit_adder_alt_TB.v|
!i113 1
R13
R5
n@four@bit@adder@alt@t@b
vFourBitAdderTB
R11
!i10b 1
!s100 [mzLO6XS^nmI`jk:>^@0Y1
R0
I:6H_UjZ_11QFEXC=>Ibi[2
R1
R2
w1601119860
8/home/geert/projects/risc_v_verilog/four_bit_adder_TB.v
F/home/geert/projects/risc_v_verilog/four_bit_adder_TB.v
!i122 74
R16
R3
r1
!s85 0
31
Z17 !s108 1601130878.000000
!s107 /home/geert/projects/risc_v_verilog/four_bit_adder_TB.v|
!s90 -reportprogress|300|-work|risc_v|-stats=none|/home/geert/projects/risc_v_verilog/four_bit_adder_TB.v|
!i113 1
R13
R5
n@four@bit@adder@t@b
vfull_adder
Z18 !s110 1601130877
!i10b 1
!s100 L<lj:87[kSX4QZ0?:RZJ<3
R0
IlUHPfgH:jIJK^34Li7n_[1
R1
R2
w1601126223
8/home/geert/projects/risc_v_verilog/full_adder.v
F/home/geert/projects/risc_v_verilog/full_adder.v
!i122 72
L0 3 14
R3
r1
!s85 0
31
R12
!s107 /home/geert/projects/risc_v_verilog/full_adder.v|
!s90 -reportprogress|300|-work|risc_v|-stats=none|/home/geert/projects/risc_v_verilog/full_adder.v|
!i113 1
R13
R5
vhalf_adder
R18
!i10b 1
!s100 [Xb5IAi9gcLQ2GAObddz22
R0
Ii>fhTQCS1VNLG4I86GFj81
R1
R2
w1601125539
8/home/geert/projects/risc_v_verilog/half_adder.v
F/home/geert/projects/risc_v_verilog/half_adder.v
!i122 71
L0 3 7
R3
r1
!s85 0
31
R12
!s107 /home/geert/projects/risc_v_verilog/half_adder.v|
!s90 -reportprogress|300|-work|risc_v|-stats=none|/home/geert/projects/risc_v_verilog/half_adder.v|
!i113 1
R13
R5
vMult4to1
R11
!i10b 1
!s100 YCQFdP1MnZADz7cNY54iz1
R0
I>]37DklbiCnmHHU4oLCga1
R1
R2
w1601129635
8/home/geert/projects/risc_v_verilog/mult_4_to_1.v
F/home/geert/projects/risc_v_verilog/mult_4_to_1.v
!i122 75
L0 1 13
R3
r1
!s85 0
31
R17
!s107 /home/geert/projects/risc_v_verilog/mult_4_to_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/mult_4_to_1.v|
!i113 1
R4
R5
n@mult4to1
vMult4to1TB
!s110 1601131094
!i10b 1
!s100 o65;@iNMg]]`0z92:^njD0
R0
IebVJzY^JZ?zOBNUVTdzEn0
R1
R2
w1601131091
8/home/geert/projects/risc_v_verilog/mult_4_to_1_TB.v
F/home/geert/projects/risc_v_verilog/mult_4_to_1_TB.v
!i122 78
L0 3 34
R3
r1
!s85 0
31
!s108 1601131094.000000
!s107 /home/geert/projects/risc_v_verilog/mult_4_to_1_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/mult_4_to_1_TB.v|
!i113 1
R4
R5
n@mult4to1@t@b
vRISCVALU
!s110 1601437437
!i10b 1
!s100 ]Woh9gn@UETV<dW6_Jg6P1
R0
IQE6K[m1Fk>hHB>CnR^CF>2
R1
R2
w1601437433
8/home/geert/projects/risc_v_verilog/riscv_alu.v
F/home/geert/projects/risc_v_verilog/riscv_alu.v
!i122 81
L0 1 19
R3
r1
!s85 0
31
!s108 1601437437.000000
!s107 /home/geert/projects/risc_v_verilog/riscv_alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/riscv_alu.v|
!i113 1
R4
R5
n@r@i@s@c@v@a@l@u
vRISCVALUTB
!s110 1601440243
!i10b 1
!s100 S>U:_2T8eH`<c5@1NjazK2
R0
I^MP>KHYE]34EOEoj[c^DH3
R1
R2
w1601440238
8/home/geert/projects/risc_v_verilog/riscv_alu_TB.v
F/home/geert/projects/risc_v_verilog/riscv_alu_TB.v
!i122 85
L0 3 54
R3
r1
!s85 0
31
!s108 1601440243.000000
!s107 /home/geert/projects/risc_v_verilog/riscv_alu_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/geert/projects/risc_v_verilog/riscv_alu_TB.v|
!i113 1
R4
R5
n@r@i@s@c@v@a@l@u@t@b
