$date
	Fri Nov 27 00:53:06 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sequence_detector_test $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module SEQ $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var reg 2 % NS [0:1] $end
$var reg 2 & PS [0:1] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0x %
x$
1#
0"
0!
$end
#5
1"
#10
b0 %
0"
0$
#15
1"
0#
#20
0"
#25
1"
#30
b1 %
0"
1$
#35
b1 &
1"
#40
0"
#45
1"
#50
b10 %
0"
0$
#55
b0 %
b10 &
1"
#60
b11 %
0"
1$
#65
b1 %
b11 &
1"
#70
b10 %
1!
0"
0$
#75
b0 %
0!
b10 &
1"
#80
b11 %
0"
1$
#85
b1 %
b11 &
1"
#90
b10 %
1!
0"
0$
#95
b0 %
0!
b10 &
1"
#100
b11 %
0"
1$
#105
b1 %
b11 &
1"
#110
0"
#115
b1 &
1"
#120
b10 %
0"
0$
#125
b0 %
b10 &
1"
#130
0"
