
---------- Begin Simulation Statistics ----------
final_tick                               111869855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 570283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681884                       # Number of bytes of host memory used
host_op_rate                                   624072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   175.35                       # Real time elapsed on the host
host_tick_rate                              637974995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111870                       # Number of seconds simulated
sim_ticks                                111869855000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716461                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743554                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967974                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496543                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526296                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226269                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603642                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050702                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.118699                       # CPI: cycles per instruction
system.cpu.discardedOps                        720269                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942553                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195615                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035269                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3004539                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.893896                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111869855                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       108865316                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        36917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          404                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        74678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            419                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6733                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21608                       # Transaction distribution
system.membus.trans_dist::CleanEvict               73                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6733                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        73971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73971                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6112384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6112384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   26145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               26145                       # Request fanout histogram
system.membus.respLayer1.occupancy          247500500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           220690000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        54874                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4106                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19726                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           345                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17695                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       111751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                112444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9047936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9092480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22071                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2765824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            59837                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008373                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.093830                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59351     99.19%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    471      0.79%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              59837                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          207754000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         187108996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1725000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    9                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11608                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11617                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   9                       # number of overall hits
system.l2.overall_hits::.cpu.data               11608                       # number of overall hits
system.l2.overall_hits::total                   11617                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              25813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26149                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data             25813                       # number of overall misses
system.l2.overall_misses::total                 26149                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35155000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2952435000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2987590000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35155000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2952435000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2987590000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            37421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37766                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           37421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37766                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.973913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.689800                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.692395                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.973913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.689800                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.692395                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104627.976190                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114377.832875                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114252.552679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104627.976190                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114377.832875                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114252.552679                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21608                       # number of writebacks
system.l2.writebacks::total                     21608                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         25809                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26145                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        25809                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26145                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2435907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2464342000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2435907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2464342000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.689693                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.692289                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.689693                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.692289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84627.976190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94382.076020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94256.722127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84627.976190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94382.076020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94256.722127                       # average overall mshr miss latency
system.l2.replacements                          22071                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        33266                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            33266                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        33266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        33266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            2                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                2                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            2                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   314                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2216167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2216167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.984082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114164.794972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114164.794972                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1827927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1827927000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.984082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984082                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94164.794972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94164.794972                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35155000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.973913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104627.976190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104627.976190                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          336                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28435000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973913                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84627.976190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84627.976190                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    736268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    736268000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17695                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.361741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.361741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115023.902515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115023.902515                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    607980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    607980000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.361515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.361515                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95041.425668                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95041.425668                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4011.529550                       # Cycle average of tags in use
system.l2.tags.total_refs                       74583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26167                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.850269                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.786985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.541445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3994.201121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979377                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2413                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    324631                       # Number of tag accesses
system.l2.tags.data_accesses                   324631                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3303552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3346560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2765824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2765824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               26145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21608                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            384447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          29530314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29914761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       384447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           384447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24723586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24723586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24723586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           384447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         29530314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54638347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003824106500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2400                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              128293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       26145                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21608                       # Number of write requests accepted
system.mem_ctrls.readBursts                     52290                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1127070750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  261310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2106983250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21565.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40315.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31889                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 52290                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43216                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        33117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.482411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.021756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.199639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1086      3.28%      3.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24838     75.00%     78.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4144     12.51%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1502      4.54%     95.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          484      1.46%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          309      0.93%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          228      0.69%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          255      0.77%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          271      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        33117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.775000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.267118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    124.399765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2397     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2400                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2400                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.999583                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.984249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              165      6.88%      6.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2070     86.25%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.04%     93.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              164      6.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2400                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3344768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2764736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3346560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2765824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        24.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     24.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111863841000                       # Total gap between requests
system.mem_ctrls.avgGap                    2342551.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3301760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2764736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 384446.730533439957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 29514295.875327628106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 24713860.583800703287                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        51618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20692000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2086291250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2503136495250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30791.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40417.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57921522.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            117738600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             62579550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           186054120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          112136040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8830532880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19160451390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      26822907360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55292399940                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.256473                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  69518348250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3735420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  38616086750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            118716780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             63099465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           187096560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          113362740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8830532880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19274869200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      26726555520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55314233145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        494.451639                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  69266248250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3735420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  38868186750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27157678                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27157678                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27157678                       # number of overall hits
system.cpu.icache.overall_hits::total        27157678                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            345                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          345                       # number of overall misses
system.cpu.icache.overall_misses::total           345                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37090000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37090000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37090000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37090000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27158023                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27158023                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27158023                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27158023                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107507.246377                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107507.246377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107507.246377                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107507.246377                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36400000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36400000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105507.246377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105507.246377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105507.246377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105507.246377                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27157678                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27157678                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           345                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37090000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37090000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27158023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27158023                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107507.246377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107507.246377                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105507.246377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105507.246377                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           341.532999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27158023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               345                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          78718.907246                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   341.532999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.333528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.333528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          342                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          54316391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         54316391                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34788708                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34788708                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34792037                       # number of overall hits
system.cpu.dcache.overall_hits::total        34792037                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        48199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          48199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        48231                       # number of overall misses
system.cpu.dcache.overall_misses::total         48231                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4206956000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4206956000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4206956000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4206956000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840268                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001384                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001384                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001384                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001384                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87283.055665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87283.055665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87225.145653                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87225.145653                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        33266                       # number of writebacks
system.cpu.dcache.writebacks::total             33266                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10795                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10795                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10795                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        37421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        37421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3307416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3307416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3308558000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3308558000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001074                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001074                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88424.125762                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88424.125762                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88414.473157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88414.473157                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36909                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20606822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20606822                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1132369000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1132369000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000965                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56880.098453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56880.098453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17678                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1025476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1025476000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58008.598258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58008.598258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14181886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14181886                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3074587000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3074587000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108677.211834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108677.211834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8565                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2281940000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2281940000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 115681.841225                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 115681.841225                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3329                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009521                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1142000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1142000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005058                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 67176.470588                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 67176.470588                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.660352                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35007622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             37421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            935.507389                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.660352                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997383                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70074285                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70074285                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111869855000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
