Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 18 20:50:00 2021
| Host         : zz-Latitude-7490 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file blok_wrapper_timing_summary_routed.rpt -pb blok_wrapper_timing_summary_routed.pb -rpx blok_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blok_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.234        0.000                      0                 3449        0.034        0.000                      0                 3449        9.020        0.000                       0                  1274  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.234        0.000                      0                 3449        0.034        0.000                      0                 3449        9.020        0.000                       0                  1274  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.234ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.271ns  (logic 1.736ns (15.402%)  route 9.535ns (84.598%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[1]/Q
                         net (fo=1665, routed)        7.614    11.096    blok_i/decoder_0/inst/data_i[1]
    SLICE_X35Y35         LUT6 (Prop_lut6_I1_O)        0.124    11.220 r  blok_i/decoder_0/inst/g41_b2__0/O
                         net (fo=1, routed)           0.000    11.220    blok_i/decoder_0/inst/g41_b2__0_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    11.437 r  blok_i/decoder_0/inst/data_o_reg[2]_i_75/O
                         net (fo=1, routed)           0.497    11.934    blok_i/decoder_0/inst/data_o_reg[2]_i_75_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I5_O)        0.299    12.233 r  blok_i/decoder_0/inst/data_o[2]_i_23/O
                         net (fo=1, routed)           0.000    12.233    blok_i/decoder_0/inst/data_o[2]_i_23_n_0
    SLICE_X35Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    12.450 r  blok_i/decoder_0/inst/data_o_reg[2]_i_9/O
                         net (fo=1, routed)           0.984    13.435    blok_i/decoder_0/inst/data_o_reg[2]_i_9_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I1_O)        0.299    13.734 r  blok_i/decoder_0/inst/data_o[2]_i_3/O
                         net (fo=1, routed)           0.440    14.173    blok_i/decoder_0/inst/data_o[2]_i_3_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I2_O)        0.124    14.297 r  blok_i/decoder_0/inst/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    14.297    blok_i/decoder_0/inst/data_o[2]_i_1_n_0
    SLICE_X26Y35         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.494    22.687    blok_i/decoder_0/inst/clk_i
    SLICE_X26Y35         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[2]/C
                         clock pessimism              0.116    22.802    
                         clock uncertainty           -0.302    22.500    
    SLICE_X26Y35         FDRE (Setup_fdre_C_D)        0.031    22.531    blok_i/decoder_0/inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         22.531    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  8.234    

Slack (MET) :             8.450ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.057ns  (logic 1.721ns (15.565%)  route 9.336ns (84.435%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[1]/Q
                         net (fo=1665, routed)        7.389    10.871    blok_i/decoder_0/inst/data_i[1]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.995 r  blok_i/decoder_0/inst/g86_b0__0/O
                         net (fo=1, routed)           0.000    10.995    blok_i/decoder_0/inst/g86_b0__0_n_0
    SLICE_X35Y38         MUXF7 (Prop_muxf7_I0_O)      0.212    11.207 r  blok_i/decoder_0/inst/data_o_reg[0]_i_44/O
                         net (fo=1, routed)           0.822    12.030    blok_i/decoder_0/inst/data_o_reg[0]_i_44_n_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.299    12.329 r  blok_i/decoder_0/inst/data_o[0]_i_16/O
                         net (fo=1, routed)           0.000    12.329    blok_i/decoder_0/inst/data_o[0]_i_16_n_0
    SLICE_X32Y38         MUXF7 (Prop_muxf7_I0_O)      0.209    12.538 r  blok_i/decoder_0/inst/data_o_reg[0]_i_6/O
                         net (fo=1, routed)           0.844    13.382    blok_i/decoder_0/inst/data_o_reg[0]_i_6_n_0
    SLICE_X26Y37         LUT6 (Prop_lut6_I3_O)        0.297    13.679 r  blok_i/decoder_0/inst/data_o[0]_i_2/O
                         net (fo=1, routed)           0.280    13.959    blok_i/decoder_0/inst/data_o[0]_i_2_n_0
    SLICE_X26Y37         LUT5 (Prop_lut5_I0_O)        0.124    14.083 r  blok_i/decoder_0/inst/data_o[0]_i_1/O
                         net (fo=1, routed)           0.000    14.083    blok_i/decoder_0/inst/data_o[0]_i_1_n_0
    SLICE_X26Y37         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.495    22.688    blok_i/decoder_0/inst/clk_i
    SLICE_X26Y37         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[0]/C
                         clock pessimism              0.116    22.803    
                         clock uncertainty           -0.302    22.501    
    SLICE_X26Y37         FDRE (Setup_fdre_C_D)        0.031    22.532    blok_i/decoder_0/inst/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         22.532    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  8.450    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.044ns  (logic 1.721ns (15.583%)  route 9.323ns (84.417%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.676 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[16]/Q
                         net (fo=1665, routed)        6.851    10.333    blok_i/decoder_0/inst/data_i[16]
    SLICE_X31Y75         LUT6 (Prop_lut6_I0_O)        0.124    10.457 r  blok_i/decoder_0/inst/g114_b9/O
                         net (fo=1, routed)           0.000    10.457    blok_i/decoder_0/inst/g114_b9_n_0
    SLICE_X31Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    10.669 r  blok_i/decoder_0/inst/data_o_reg[25]_i_30/O
                         net (fo=1, routed)           0.497    11.167    blok_i/decoder_0/inst/data_o_reg[25]_i_30_n_0
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.299    11.466 r  blok_i/decoder_0/inst/data_o[25]_i_12/O
                         net (fo=1, routed)           0.000    11.466    blok_i/decoder_0/inst/data_o[25]_i_12_n_0
    SLICE_X30Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    11.675 r  blok_i/decoder_0/inst/data_o_reg[25]_i_4/O
                         net (fo=1, routed)           1.193    12.868    blok_i/decoder_0/inst/data_o_reg[25]_i_4_n_0
    SLICE_X29Y71         LUT6 (Prop_lut6_I0_O)        0.297    13.165 r  blok_i/decoder_0/inst/data_o[25]_i_2/O
                         net (fo=1, routed)           0.781    13.946    blok_i/decoder_0/inst/data_o[25]_i_2_n_0
    SLICE_X27Y63         LUT5 (Prop_lut5_I0_O)        0.124    14.070 r  blok_i/decoder_0/inst/data_o[25]_i_1/O
                         net (fo=1, routed)           0.000    14.070    blok_i/decoder_0/inst/data_o[25]_i_1_n_0
    SLICE_X27Y63         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.484    22.676    blok_i/decoder_0/inst/clk_i
    SLICE_X27Y63         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[25]/C
                         clock pessimism              0.130    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X27Y63         FDRE (Setup_fdre_C_D)        0.031    22.535    blok_i/decoder_0/inst/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                         22.535    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 1.726ns (16.010%)  route 9.055ns (83.990%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 22.677 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[17]/Q
                         net (fo=1665, routed)        6.868    10.350    blok_i/decoder_0/inst/data_i[17]
    SLICE_X30Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.474 r  blok_i/decoder_0/inst/g65_b1/O
                         net (fo=1, routed)           0.000    10.474    blok_i/decoder_0/inst/g65_b1_n_0
    SLICE_X30Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    10.688 r  blok_i/decoder_0/inst/data_o_reg[17]_i_55/O
                         net (fo=1, routed)           0.652    11.340    blok_i/decoder_0/inst/data_o_reg[17]_i_55_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.297    11.637 r  blok_i/decoder_0/inst/data_o[17]_i_18/O
                         net (fo=1, routed)           0.000    11.637    blok_i/decoder_0/inst/data_o[17]_i_18_n_0
    SLICE_X31Y63         MUXF7 (Prop_muxf7_I0_O)      0.212    11.849 r  blok_i/decoder_0/inst/data_o_reg[17]_i_7/O
                         net (fo=1, routed)           0.956    12.805    blok_i/decoder_0/inst/data_o_reg[17]_i_7_n_0
    SLICE_X26Y64         LUT6 (Prop_lut6_I5_O)        0.299    13.104 r  blok_i/decoder_0/inst/data_o[17]_i_2/O
                         net (fo=1, routed)           0.579    13.683    blok_i/decoder_0/inst/data_o[17]_i_2_n_0
    SLICE_X26Y62         LUT5 (Prop_lut5_I0_O)        0.124    13.807 r  blok_i/decoder_0/inst/data_o[17]_i_1/O
                         net (fo=1, routed)           0.000    13.807    blok_i/decoder_0/inst/data_o[17]_i_1_n_0
    SLICE_X26Y62         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.485    22.677    blok_i/decoder_0/inst/clk_i
    SLICE_X26Y62         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[17]/C
                         clock pessimism              0.130    22.807    
                         clock uncertainty           -0.302    22.505    
    SLICE_X26Y62         FDRE (Setup_fdre_C_D)        0.031    22.536    blok_i/decoder_0/inst/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         22.536    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.642ns  (logic 1.731ns (16.267%)  route 8.910ns (83.733%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[0]/Q
                         net (fo=1665, routed)        6.119     9.601    blok_i/decoder_0/inst/data_i[0]
    SLICE_X26Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.725 r  blok_i/decoder_0/inst/g101_b4__0/O
                         net (fo=1, routed)           0.000     9.725    blok_i/decoder_0/inst/g101_b4__0_n_0
    SLICE_X26Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     9.942 r  blok_i/decoder_0/inst/data_o_reg[4]_i_37/O
                         net (fo=1, routed)           1.098    11.040    blok_i/decoder_0/inst/data_o_reg[4]_i_37_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I1_O)        0.299    11.339 r  blok_i/decoder_0/inst/data_o[4]_i_14/O
                         net (fo=1, routed)           0.000    11.339    blok_i/decoder_0/inst/data_o[4]_i_14_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I0_O)      0.212    11.551 r  blok_i/decoder_0/inst/data_o_reg[4]_i_5/O
                         net (fo=1, routed)           0.886    12.437    blok_i/decoder_0/inst/data_o_reg[4]_i_5_n_0
    SLICE_X24Y29         LUT6 (Prop_lut6_I1_O)        0.299    12.736 r  blok_i/decoder_0/inst/data_o[4]_i_2/O
                         net (fo=1, routed)           0.808    13.543    blok_i/decoder_0/inst/data_o[4]_i_2_n_0
    SLICE_X26Y35         LUT5 (Prop_lut5_I0_O)        0.124    13.667 r  blok_i/decoder_0/inst/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    13.667    blok_i/decoder_0/inst/data_o[4]_i_1_n_0
    SLICE_X26Y35         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.494    22.687    blok_i/decoder_0/inst/clk_i
    SLICE_X26Y35         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[4]/C
                         clock pessimism              0.116    22.802    
                         clock uncertainty           -0.302    22.500    
    SLICE_X26Y35         FDRE (Setup_fdre_C_D)        0.032    22.532    blok_i/decoder_0/inst/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         22.532    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.989ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.668ns  (logic 1.726ns (16.179%)  route 8.942ns (83.821%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 22.676 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[16]/Q
                         net (fo=1665, routed)        6.353     9.835    blok_i/decoder_0/inst/data_i[16]
    SLICE_X25Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.959 r  blok_i/decoder_0/inst/g86_b0/O
                         net (fo=1, routed)           0.000     9.959    blok_i/decoder_0/inst/g86_b0_n_0
    SLICE_X25Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    10.171 r  blok_i/decoder_0/inst/data_o_reg[16]_i_44/O
                         net (fo=1, routed)           0.998    11.169    blok_i/decoder_0/inst/data_o_reg[16]_i_44_n_0
    SLICE_X25Y75         LUT6 (Prop_lut6_I0_O)        0.299    11.468 r  blok_i/decoder_0/inst/data_o[16]_i_16/O
                         net (fo=1, routed)           0.000    11.468    blok_i/decoder_0/inst/data_o[16]_i_16_n_0
    SLICE_X25Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    11.680 r  blok_i/decoder_0/inst/data_o_reg[16]_i_6/O
                         net (fo=1, routed)           0.814    12.494    blok_i/decoder_0/inst/data_o_reg[16]_i_6_n_0
    SLICE_X20Y71         LUT6 (Prop_lut6_I3_O)        0.299    12.793 r  blok_i/decoder_0/inst/data_o[16]_i_2/O
                         net (fo=1, routed)           0.777    13.570    blok_i/decoder_0/inst/data_o[16]_i_2_n_0
    SLICE_X20Y63         LUT5 (Prop_lut5_I0_O)        0.124    13.694 r  blok_i/decoder_0/inst/data_o[16]_i_1/O
                         net (fo=1, routed)           0.000    13.694    blok_i/decoder_0/inst/data_o[16]_i_1_n_0
    SLICE_X20Y63         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.484    22.676    blok_i/decoder_0/inst/clk_i
    SLICE_X20Y63         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[16]/C
                         clock pessimism              0.230    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X20Y63         FDRE (Setup_fdre_C_D)        0.079    22.683    blok_i/decoder_0/inst/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         22.683    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  8.989    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.440ns  (logic 1.726ns (16.533%)  route 8.714ns (83.467%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.672 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[16]/Q
                         net (fo=1665, routed)        6.706    10.188    blok_i/decoder_0/inst/data_i[16]
    SLICE_X24Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.312 r  blok_i/decoder_0/inst/g71_b6/O
                         net (fo=1, routed)           0.000    10.312    blok_i/decoder_0/inst/g71_b6_n_0
    SLICE_X24Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    10.526 r  blok_i/decoder_0/inst/data_o_reg[22]_i_52/O
                         net (fo=1, routed)           0.804    11.329    blok_i/decoder_0/inst/data_o_reg[22]_i_52_n_0
    SLICE_X23Y70         LUT6 (Prop_lut6_I0_O)        0.297    11.626 r  blok_i/decoder_0/inst/data_o[22]_i_18/O
                         net (fo=1, routed)           0.000    11.626    blok_i/decoder_0/inst/data_o[22]_i_18_n_0
    SLICE_X23Y70         MUXF7 (Prop_muxf7_I0_O)      0.212    11.838 r  blok_i/decoder_0/inst/data_o_reg[22]_i_7/O
                         net (fo=1, routed)           0.574    12.413    blok_i/decoder_0/inst/data_o_reg[22]_i_7_n_0
    SLICE_X22Y67         LUT6 (Prop_lut6_I5_O)        0.299    12.712 r  blok_i/decoder_0/inst/data_o[22]_i_2/O
                         net (fo=1, routed)           0.630    13.342    blok_i/decoder_0/inst/data_o[22]_i_2_n_0
    SLICE_X22Y63         LUT5 (Prop_lut5_I0_O)        0.124    13.466 r  blok_i/decoder_0/inst/data_o[22]_i_1/O
                         net (fo=1, routed)           0.000    13.466    blok_i/decoder_0/inst/data_o[22]_i_1_n_0
    SLICE_X22Y63         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.480    22.672    blok_i/decoder_0/inst/clk_i
    SLICE_X22Y63         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[22]/C
                         clock pessimism              0.130    22.802    
                         clock uncertainty           -0.302    22.500    
    SLICE_X22Y63         FDRE (Setup_fdre_C_D)        0.031    22.531    blok_i/decoder_0/inst/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         22.531    
                         arrival time                         -13.466    
  -------------------------------------------------------------------
                         slack                                  9.065    

Slack (MET) :             9.151ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.363ns  (logic 1.758ns (16.965%)  route 8.605ns (83.035%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 22.681 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[16]/Q
                         net (fo=1665, routed)        6.594    10.076    blok_i/decoder_0/inst/data_i[16]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.200 r  blok_i/decoder_0/inst/g77_b3/O
                         net (fo=1, routed)           0.000    10.200    blok_i/decoder_0/inst/g77_b3_n_0
    SLICE_X26Y54         MUXF7 (Prop_muxf7_I1_O)      0.245    10.445 r  blok_i/decoder_0/inst/data_o_reg[19]_i_57/O
                         net (fo=1, routed)           0.901    11.346    blok_i/decoder_0/inst/data_o_reg[19]_i_57_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I1_O)        0.298    11.644 r  blok_i/decoder_0/inst/data_o[19]_i_19/O
                         net (fo=1, routed)           0.000    11.644    blok_i/decoder_0/inst/data_o[19]_i_19_n_0
    SLICE_X24Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    11.858 r  blok_i/decoder_0/inst/data_o_reg[19]_i_7/O
                         net (fo=1, routed)           0.452    12.310    blok_i/decoder_0/inst/data_o_reg[19]_i_7_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I5_O)        0.297    12.607 r  blok_i/decoder_0/inst/data_o[19]_i_2/O
                         net (fo=1, routed)           0.657    13.265    blok_i/decoder_0/inst/data_o[19]_i_2_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I0_O)        0.124    13.389 r  blok_i/decoder_0/inst/data_o[19]_i_1/O
                         net (fo=1, routed)           0.000    13.389    blok_i/decoder_0/inst/data_o[19]_i_1_n_0
    SLICE_X27Y54         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.489    22.681    blok_i/decoder_0/inst/clk_i
    SLICE_X27Y54         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[19]/C
                         clock pessimism              0.130    22.811    
                         clock uncertainty           -0.302    22.509    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)        0.031    22.540    blok_i/decoder_0/inst/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         22.540    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  9.151    

Slack (MET) :             9.253ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 1.758ns (16.885%)  route 8.654ns (83.115%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.686 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[16]/Q
                         net (fo=1665, routed)        6.042     9.524    blok_i/decoder_0/inst/data_i[16]
    SLICE_X13Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.648 r  blok_i/decoder_0/inst/g97_b4/O
                         net (fo=1, routed)           0.000     9.648    blok_i/decoder_0/inst/g97_b4_n_0
    SLICE_X13Y74         MUXF7 (Prop_muxf7_I1_O)      0.245     9.893 r  blok_i/decoder_0/inst/data_o_reg[20]_i_39/O
                         net (fo=1, routed)           0.671    10.564    blok_i/decoder_0/inst/data_o_reg[20]_i_39_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I5_O)        0.298    10.862 r  blok_i/decoder_0/inst/data_o[20]_i_14/O
                         net (fo=1, routed)           0.000    10.862    blok_i/decoder_0/inst/data_o[20]_i_14_n_0
    SLICE_X13Y75         MUXF7 (Prop_muxf7_I0_O)      0.212    11.074 r  blok_i/decoder_0/inst/data_o_reg[20]_i_5/O
                         net (fo=1, routed)           1.194    12.268    blok_i/decoder_0/inst/data_o_reg[20]_i_5_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.299    12.567 r  blok_i/decoder_0/inst/data_o[20]_i_2/O
                         net (fo=1, routed)           0.746    13.314    blok_i/decoder_0/inst/data_o[20]_i_2_n_0
    SLICE_X12Y61         LUT5 (Prop_lut5_I0_O)        0.124    13.438 r  blok_i/decoder_0/inst/data_o[20]_i_1/O
                         net (fo=1, routed)           0.000    13.438    blok_i/decoder_0/inst/data_o[20]_i_1_n_0
    SLICE_X12Y61         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.494    22.686    blok_i/decoder_0/inst/clk_i
    SLICE_X12Y61         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[20]/C
                         clock pessimism              0.230    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X12Y61         FDRE (Setup_fdre_C_D)        0.077    22.691    blok_i/decoder_0/inst/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         22.691    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                  9.253    

Slack (MET) :             9.290ns  (required time - arrival time)
  Source:                 blok_i/controller_0/inst/datmem_data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/decoder_0/inst/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.261ns  (logic 1.756ns (17.113%)  route 8.505ns (82.887%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.718     3.026    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X2Y52          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.456     3.482 r  blok_i/controller_0/inst/datmem_data_o_reg[0]/Q
                         net (fo=1665, routed)        6.172     9.654    blok_i/decoder_0/inst/data_i[0]
    SLICE_X27Y33         LUT6 (Prop_lut6_I0_O)        0.124     9.778 r  blok_i/decoder_0/inst/g76_b10__0/O
                         net (fo=1, routed)           0.000     9.778    blok_i/decoder_0/inst/g76_b10__0_n_0
    SLICE_X27Y33         MUXF7 (Prop_muxf7_I0_O)      0.238    10.016 r  blok_i/decoder_0/inst/data_o_reg[10]_i_57/O
                         net (fo=1, routed)           0.808    10.824    blok_i/decoder_0/inst/data_o_reg[10]_i_57_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I1_O)        0.298    11.122 r  blok_i/decoder_0/inst/data_o[10]_i_19/O
                         net (fo=1, routed)           0.000    11.122    blok_i/decoder_0/inst/data_o[10]_i_19_n_0
    SLICE_X27Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    11.339 r  blok_i/decoder_0/inst/data_o_reg[10]_i_7/O
                         net (fo=1, routed)           0.819    12.158    blok_i/decoder_0/inst/data_o_reg[10]_i_7_n_0
    SLICE_X23Y33         LUT6 (Prop_lut6_I5_O)        0.299    12.457 r  blok_i/decoder_0/inst/data_o[10]_i_2/O
                         net (fo=1, routed)           0.706    13.163    blok_i/decoder_0/inst/data_o[10]_i_2_n_0
    SLICE_X20Y35         LUT5 (Prop_lut5_I0_O)        0.124    13.287 r  blok_i/decoder_0/inst/data_o[10]_i_1/O
                         net (fo=1, routed)           0.000    13.287    blok_i/decoder_0/inst/data_o[10]_i_1_n_0
    SLICE_X20Y35         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        1.494    22.687    blok_i/decoder_0/inst/clk_i
    SLICE_X20Y35         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[10]/C
                         clock pessimism              0.116    22.802    
                         clock uncertainty           -0.302    22.500    
    SLICE_X20Y35         FDRE (Setup_fdre_C_D)        0.077    22.577    blok_i/decoder_0/inst/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         22.577    
                         arrival time                         -13.287    
  -------------------------------------------------------------------
                         slack                                  9.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 blok_i/decoder_0/inst/data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.106%)  route 0.225ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.564     0.905    blok_i/decoder_0/inst/clk_i
    SLICE_X6Y56          FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  blok_i/decoder_0/inst/data_o_reg[27]/Q
                         net (fo=1, routed)           0.225     1.294    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X0Y10         RAMB36E1                                     r  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.876     1.246    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.260    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 blok_i/controller_0/inst/ipc_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/controller_0/inst/datmem_data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.565     0.906    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X8Y50          FDRE                                         r  blok_i/controller_0/inst/ipc_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  blok_i/controller_0/inst/ipc_data_reg[31]/Q
                         net (fo=2, routed)           0.216     1.285    blok_i/controller_0/inst/ipc_data[31]
    SLICE_X9Y46          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.834     1.204    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X9Y46          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[31]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.072     1.247    blok_i/controller_0/inst/datmem_data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 blok_i/decoder_0/inst/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.566     0.907    blok_i/decoder_0/inst/clk_i
    SLICE_X6Y45          FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  blok_i/decoder_0/inst/data_o_reg[14]/Q
                         net (fo=1, routed)           0.247     1.318    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X0Y8          RAMB36E1                                     r  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.875     1.245    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.964    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.260    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.856%)  route 0.258ns (61.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.554     0.895    blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y23          FDRE                                         r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.059 r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[29].bram_wrdata_int_reg[29]/Q
                         net (fo=1, routed)           0.258     1.317    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y4          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.861     1.231    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.950    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.246    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.722%)  route 0.290ns (67.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.554     0.895    blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y23          FDRE                                         r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[24].bram_wrdata_int_reg[24]/Q
                         net (fo=1, routed)           0.290     1.325    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y3          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.867     1.237    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.956    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.252    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.722%)  route 0.290ns (67.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.237ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.554     0.895    blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y23          FDRE                                         r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/Q
                         net (fo=1, routed)           0.290     1.325    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y3          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.867     1.237    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.956    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.252    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[17].bram_wrdata_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.665%)  route 0.291ns (67.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.553     0.894    blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X27Y22         FDRE                                         r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[17].bram_wrdata_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  blok_i/axi_bram_ctrl_cfg/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[17].bram_wrdata_int_reg[17]/Q
                         net (fo=1, routed)           0.291     1.325    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y3          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.864     1.234    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.249    blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 blok_i/decoder_0/inst/data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.490%)  route 0.298ns (64.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.563     0.904    blok_i/decoder_0/inst/clk_i
    SLICE_X28Y46         FDRE                                         r  blok_i/decoder_0/inst/data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.164     1.067 r  blok_i/decoder_0/inst/data_o_reg[5]/Q
                         net (fo=1, routed)           0.298     1.366    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.872     1.242    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.262     0.980    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.276    blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 blok_i/controller_0/inst/ipc_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/controller_0/inst/datmem_data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.867%)  route 0.269ns (62.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.565     0.906    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X8Y51          FDRE                                         r  blok_i/controller_0/inst/ipc_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  blok_i/controller_0/inst/ipc_data_reg[15]/Q
                         net (fo=1, routed)           0.269     1.339    blok_i/controller_0/inst/ipc_data[15]
    SLICE_X9Y46          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.834     1.204    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X9Y46          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[15]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.070     1.245    blok_i/controller_0/inst/datmem_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 blok_i/controller_0/inst/ipc_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            blok_i/controller_0/inst/datmem_data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.779%)  route 0.270ns (62.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.565     0.906    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X8Y51          FDRE                                         r  blok_i/controller_0/inst/ipc_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  blok_i/controller_0/inst/ipc_data_reg[30]/Q
                         net (fo=1, routed)           0.270     1.340    blok_i/controller_0/inst/ipc_data[30]
    SLICE_X9Y46          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    blok_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  blok_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=1274, routed)        0.834     1.204    blok_i/controller_0/inst/ctl_clk_i
    SLICE_X9Y46          FDRE                                         r  blok_i/controller_0/inst/datmem_data_o_reg[30]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.070     1.245    blok_i/controller_0/inst/datmem_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { blok_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7   blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7   blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9   blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5   blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6   blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3   blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3   blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y29  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y29  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y23   blok_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y23   blok_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y21  blok_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y36  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y29  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X20Y29  blok_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y23   blok_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X0Y23   blok_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK



