System Interface
----------------

There is a generic interface between the CDM and the system:

+-----------------+-------------+-----------------------------------------------------------+
| Signal          | Direction   | Description                                               |
+=================+=============+===========================================================+
| ``du_stall_i``  | CDM->System | Logic '1' causes CPU to stall                             |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_stall_o``  | System->CDM | Indicates CPU has reached breakpoint condition            |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_stb_i``    | CDM->System | Access to the core debug interface                   	    |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_ack_o``    | System->CDM | Complete access to the core                               |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_adr_i``    | CDM->System | Address of CPU register to be read or written             |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_we_i``     | CDM->System | Write cycle when true, read cycle when false              |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_dat_i``    | CDM->System | Write data                                                |
+-----------------+-------------+-----------------------------------------------------------+
| ``du_dat_o``    | System->CDM | Read data                                                 |
+-----------------+-------------+-----------------------------------------------------------+

