# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DirectMappedCacheMemory.srcs/sources_1/new/RAM_64x9.vhd" \
"../../../../DirectMappedCacheMemory.srcs/sim_1/new/tb_RAM_64x9.vhd" \

# Do not sort compile order
nosort
