-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00000111100110000", 1 => "11110100101110010", 
    2 => "11111101011111111", 3 => "11111111000011100", 
    4 => "11111101111111001", 5 => "11111110101000011", 
    6 => "11111111010011111", 7 => "00001001101100110", 
    8 => "01000100001100111", 9 => "11111111110110101", 
    10 => "11111010100100110", 11 => "00000001111001110", 
    12 => "11110110011101111", 13 => "00000001001000111", 
    14 => "00010100110110010", 15 => "11100001110000101", 
    16 => "11111110111100110", 17 => "11111101110010110", 
    18 => "00000110111001001", 19 => "11111011000001011", 
    20 => "00000000011101111", 21 => "00000000000100001", 
    22 => "11111000001101000", 23 => "11111111000110100", 
    24 => "00000010111010011", 25 => "11110001101011010", 
    26 => "11111011011111110", 27 => "11111110010010000", 
    28 => "11111010110001001", 29 => "11111110000111001", 
    30 => "01111110000000001", 31 => "11111110110000010", 
    32 => "11111101010110101", 33 => "00000000110110001", 
    34 => "11111110000011001", 35 => "11111111111100110", 
    36 => "11111110101011000", 37 => "00000111111001111", 
    38 => "11111101100000111", 39 => "00000010011001010", 
    40 => "00001000111010010", 41 => "00000000000001111", 
    42 => "11111110011001101", 43 => "00000001001111001", 
    44 => "00000001101001110", 45 => "00001010000011011", 
    46 => "00000010110100011", 47 => "11111111101110001", 
    48 => "00000010010010110", 49 => "11111111110110011", 
    50 => "00000001000111110", 51 => "11111001110011001", 
    52 => "00001010111001111", 53 => "11111100111011011", 
    54 => "00000001100110010", 55 => "00000000000100100", 
    56 => "11111110100101110", 57 => "00000010011010110", 
    58 => "00000000110010001", 59 => "11110110111001101", 
    60 => "00000100100010011", 61 => "11110111011100011", 
    62 => "11111111000011110", 63 => "11110011001101111", 
    64 => "11111111001100000", 65 => "11111100001010110", 
    66 => "00000000101111111", 67 => "00000100101100000", 
    68 => "00000101100000010", 69 => "00000000100110001", 
    70 => "00010101010100010", 71 => "11111011000000101", 
    72 => "00000001000100111", 73 => "11111101110011101", 
    74 => "00000001111011001", 75 => "00000001010011110", 
    76 => "00000001000100000", 77 => "11111111101101111", 
    78 => "11111110111100111", 79 => "00000001010001100", 
    80 => "11111111011001000", 81 => "00000000110101000", 
    82 => "00001000010110000", 83 => "11110001000010001", 
    84 => "00110001100011000", 85 => "00000010001110010", 
    86 => "00000001101010101", 87 => "11111100101011001", 
    88 => "00001000100100011", 89 => "00000001111010111", 
    90 => "00000001001011010", 91 => "11111110101010110", 
    92 => "00000010101010000", 93 => "00000000101001111", 
    94 => "00000101111001111", 95 => "00000000101000000", 
    96 => "11111110111110000", 97 => "11111111110110111", 
    98 => "11111111110101001", 99 => "11111111010110101", 
    100 => "00000001101000000", 101 => "00011011101010101", 
    102 => "00000000011010010", 103 => "00000001010001010", 
    104 => "11111100000001000", 105 => "11111110100001100", 
    106 => "11111111000101110", 107 => "11110101100000110", 
    108 => "11111110001101111", 109 => "00000001000000001", 
    110 => "11111111101111000", 111 => "11111100110110011", 
    112 => "11110011111001011", 113 => "11111111111111001", 
    114 => "11111111111101011", 115 => "00000110111110000", 
    116 => "11111100100100100", 117 => "00000001011111011", 
    118 => "00000000101001111", 119 => "00000000011000001", 
    120 => "00000010000001100", 121 => "11111101111100101", 
    122 => "00000000110011101", 123 => "11111110110010111", 
    124 => "00010010001100010", 125 => "11111111100011011", 
    126 => "00001100100000111", 127 => "11110100011000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW is
    component StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_ActlbW_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


