Warning (10268): Verilog HDL information at PropDrive.v(96): always construct contains both blocking and non-blocking assignments File: /home/patmos/t-crest/patmos/hardware/verilog/other/PropDrive.v Line: 96
Warning (10268): Verilog HDL information at Actuator.v(93): always construct contains both blocking and non-blocking assignments File: /home/patmos/t-crest/patmos/hardware/verilog/other/Actuator.v Line: 93
Warning (10268): Verilog HDL information at imu_mpu.v(104): always construct contains both blocking and non-blocking assignments File: /home/patmos/t-crest/patmos/hardware/ext/aau/imu_mpu.v Line: 104
Warning (10268): Verilog HDL information at imu_mpu.v(337): always construct contains both blocking and non-blocking assignments File: /home/patmos/t-crest/patmos/hardware/ext/aau/imu_mpu.v Line: 337
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_ddr3_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_ddr3_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_ddr3_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_ddr3_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_mm_interconnect_0_router.sv Line: 49
