{"auto_keywords": [{"score": 0.004278807087784626, "phrase": "directoryless_shared-memory_architecture"}, {"score": 0.0031845067058084583, "phrase": "chip_multiprocessors"}, {"score": 0.0023694065215394593, "phrase": "directoryless_architecture"}, {"score": 0.0021049977753042253, "phrase": "fine-grained_and_partial-context_thread_migration"}], "paper_keywords": [""], "paper_abstract": "For certain applications involving chip multiprocessors with more than 16 cores, a directoryless architecture with fine-grained and partial-context thread migration can outperform directory-based coherence, providing lighter on-chip traffic and reduced verification complexity.", "paper_title": "The Execution Migration Machine: Directoryless Shared-Memory Architecture", "paper_id": "WOS:000361961900009"}