
STM_fanzy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c54  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08004d60  08004d60  00005d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e40  08004e40  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004e40  08004e40  00006068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004e40  08004e40  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e40  08004e40  00005e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e44  08004e44  00005e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004e48  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  20000068  08004eb0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002e0  08004eb0  000062e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dac1  00000000  00000000  00006091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002693  00000000  00000000  00013b52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  000161e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae8  00000000  00000000  00017010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f5a  00000000  00000000  00017af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001176d  00000000  00000000  00031a52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091a9a  00000000  00000000  000431bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d4c59  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042e0  00000000  00000000  000d4c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000d8f7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08004d48 	.word	0x08004d48

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08004d48 	.word	0x08004d48

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b084      	sub	sp, #16
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000772:	1d3b      	adds	r3, r7, #4
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
 8000778:	605a      	str	r2, [r3, #4]
 800077a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800077c:	4b18      	ldr	r3, [pc, #96]	@ (80007e0 <MX_ADC1_Init+0x74>)
 800077e:	4a19      	ldr	r2, [pc, #100]	@ (80007e4 <MX_ADC1_Init+0x78>)
 8000780:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000782:	4b17      	ldr	r3, [pc, #92]	@ (80007e0 <MX_ADC1_Init+0x74>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000788:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <MX_ADC1_Init+0x74>)
 800078a:	2200      	movs	r2, #0
 800078c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800078e:	4b14      	ldr	r3, [pc, #80]	@ (80007e0 <MX_ADC1_Init+0x74>)
 8000790:	2200      	movs	r2, #0
 8000792:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000794:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <MX_ADC1_Init+0x74>)
 8000796:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800079a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079c:	4b10      	ldr	r3, [pc, #64]	@ (80007e0 <MX_ADC1_Init+0x74>)
 800079e:	2200      	movs	r2, #0
 80007a0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80007a2:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <MX_ADC1_Init+0x74>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007a8:	480d      	ldr	r0, [pc, #52]	@ (80007e0 <MX_ADC1_Init+0x74>)
 80007aa:	f000 fde1 	bl	8001370 <HAL_ADC_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80007b4:	f000 fa08 	bl	8000bc8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007b8:	2301      	movs	r3, #1
 80007ba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007bc:	2301      	movs	r3, #1
 80007be:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007c0:	2300      	movs	r3, #0
 80007c2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c4:	1d3b      	adds	r3, r7, #4
 80007c6:	4619      	mov	r1, r3
 80007c8:	4805      	ldr	r0, [pc, #20]	@ (80007e0 <MX_ADC1_Init+0x74>)
 80007ca:	f001 f895 	bl	80018f8 <HAL_ADC_ConfigChannel>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80007d4:	f000 f9f8 	bl	8000bc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007d8:	bf00      	nop
 80007da:	3710      	adds	r7, #16
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000084 	.word	0x20000084
 80007e4:	40012400 	.word	0x40012400

080007e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b088      	sub	sp, #32
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007f0:	f107 0310 	add.w	r3, r7, #16
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	609a      	str	r2, [r3, #8]
 80007fc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a14      	ldr	r2, [pc, #80]	@ (8000854 <HAL_ADC_MspInit+0x6c>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d121      	bne.n	800084c <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000808:	4b13      	ldr	r3, [pc, #76]	@ (8000858 <HAL_ADC_MspInit+0x70>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	4a12      	ldr	r2, [pc, #72]	@ (8000858 <HAL_ADC_MspInit+0x70>)
 800080e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000812:	6193      	str	r3, [r2, #24]
 8000814:	4b10      	ldr	r3, [pc, #64]	@ (8000858 <HAL_ADC_MspInit+0x70>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000820:	4b0d      	ldr	r3, [pc, #52]	@ (8000858 <HAL_ADC_MspInit+0x70>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a0c      	ldr	r2, [pc, #48]	@ (8000858 <HAL_ADC_MspInit+0x70>)
 8000826:	f043 0304 	orr.w	r3, r3, #4
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b0a      	ldr	r3, [pc, #40]	@ (8000858 <HAL_ADC_MspInit+0x70>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0304 	and.w	r3, r3, #4
 8000834:	60bb      	str	r3, [r7, #8]
 8000836:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = NTC_Pin;
 8000838:	2302      	movs	r3, #2
 800083a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800083c:	2303      	movs	r3, #3
 800083e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(NTC_GPIO_Port, &GPIO_InitStruct);
 8000840:	f107 0310 	add.w	r3, r7, #16
 8000844:	4619      	mov	r1, r3
 8000846:	4805      	ldr	r0, [pc, #20]	@ (800085c <HAL_ADC_MspInit+0x74>)
 8000848:	f001 face 	bl	8001de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800084c:	bf00      	nop
 800084e:	3720      	adds	r7, #32
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40012400 	.word	0x40012400
 8000858:	40021000 	.word	0x40021000
 800085c:	40010800 	.word	0x40010800

08000860 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b088      	sub	sp, #32
 8000864:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0310 	add.w	r3, r7, #16
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000874:	4b24      	ldr	r3, [pc, #144]	@ (8000908 <MX_GPIO_Init+0xa8>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <MX_GPIO_Init+0xa8>)
 800087a:	f043 0310 	orr.w	r3, r3, #16
 800087e:	6193      	str	r3, [r2, #24]
 8000880:	4b21      	ldr	r3, [pc, #132]	@ (8000908 <MX_GPIO_Init+0xa8>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	f003 0310 	and.w	r3, r3, #16
 8000888:	60fb      	str	r3, [r7, #12]
 800088a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800088c:	4b1e      	ldr	r3, [pc, #120]	@ (8000908 <MX_GPIO_Init+0xa8>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a1d      	ldr	r2, [pc, #116]	@ (8000908 <MX_GPIO_Init+0xa8>)
 8000892:	f043 0320 	orr.w	r3, r3, #32
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b1b      	ldr	r3, [pc, #108]	@ (8000908 <MX_GPIO_Init+0xa8>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f003 0320 	and.w	r3, r3, #32
 80008a0:	60bb      	str	r3, [r7, #8]
 80008a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a4:	4b18      	ldr	r3, [pc, #96]	@ (8000908 <MX_GPIO_Init+0xa8>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	4a17      	ldr	r2, [pc, #92]	@ (8000908 <MX_GPIO_Init+0xa8>)
 80008aa:	f043 0304 	orr.w	r3, r3, #4
 80008ae:	6193      	str	r3, [r2, #24]
 80008b0:	4b15      	ldr	r3, [pc, #84]	@ (8000908 <MX_GPIO_Init+0xa8>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	f003 0304 	and.w	r3, r3, #4
 80008b8:	607b      	str	r3, [r7, #4]
 80008ba:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008bc:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <MX_GPIO_Init+0xa8>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	4a11      	ldr	r2, [pc, #68]	@ (8000908 <MX_GPIO_Init+0xa8>)
 80008c2:	f043 0308 	orr.w	r3, r3, #8
 80008c6:	6193      	str	r3, [r2, #24]
 80008c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000908 <MX_GPIO_Init+0xa8>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	f003 0308 	and.w	r3, r3, #8
 80008d0:	603b      	str	r3, [r7, #0]
 80008d2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	480c      	ldr	r0, [pc, #48]	@ (800090c <MX_GPIO_Init+0xac>)
 80008dc:	f001 fc08 	bl	80020f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BOARD_LED_Pin */
  GPIO_InitStruct.Pin = BOARD_LED_Pin;
 80008e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2302      	movs	r3, #2
 80008f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOARD_LED_GPIO_Port, &GPIO_InitStruct);
 80008f2:	f107 0310 	add.w	r3, r7, #16
 80008f6:	4619      	mov	r1, r3
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_GPIO_Init+0xac>)
 80008fa:	f001 fa75 	bl	8001de8 <HAL_GPIO_Init>

}
 80008fe:	bf00      	nop
 8000900:	3720      	adds	r7, #32
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}
 8000906:	bf00      	nop
 8000908:	40021000 	.word	0x40021000
 800090c:	40011000 	.word	0x40011000

08000910 <err_level_string>:
#include "logger.h"
#include <stdio.h>


/* ---------------------- Error level string mapping ---------------------- */
const char* err_level_string(err_level_t lvl) {
 8000910:	b480      	push	{r7}
 8000912:	b083      	sub	sp, #12
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	71fb      	strb	r3, [r7, #7]
    switch(lvl) {
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	2b02      	cmp	r3, #2
 800091e:	d00a      	beq.n	8000936 <err_level_string+0x26>
 8000920:	2b02      	cmp	r3, #2
 8000922:	dc0a      	bgt.n	800093a <err_level_string+0x2a>
 8000924:	2b00      	cmp	r3, #0
 8000926:	d002      	beq.n	800092e <err_level_string+0x1e>
 8000928:	2b01      	cmp	r3, #1
 800092a:	d002      	beq.n	8000932 <err_level_string+0x22>
 800092c:	e005      	b.n	800093a <err_level_string+0x2a>
        case ERR_ERROR: return "ERROR";
 800092e:	4b06      	ldr	r3, [pc, #24]	@ (8000948 <err_level_string+0x38>)
 8000930:	e004      	b.n	800093c <err_level_string+0x2c>
        case ERR_WARN:  return "WARN";
 8000932:	4b06      	ldr	r3, [pc, #24]	@ (800094c <err_level_string+0x3c>)
 8000934:	e002      	b.n	800093c <err_level_string+0x2c>
        case ERR_INFO:  return "INFO";
 8000936:	4b06      	ldr	r3, [pc, #24]	@ (8000950 <err_level_string+0x40>)
 8000938:	e000      	b.n	800093c <err_level_string+0x2c>
        default:        return "UNKNOWN";
 800093a:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <err_level_string+0x44>)
    }
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	08004d60 	.word	0x08004d60
 800094c:	08004d68 	.word	0x08004d68
 8000950:	08004d70 	.word	0x08004d70
 8000954:	08004d78 	.word	0x08004d78

08000958 <log_error>:

/* ---------------------- Logging helpers ---------------------- */
void log_error(char *msg) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
    write_log(msg, ERR_ERROR);
 8000960:	2100      	movs	r1, #0
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f000 f804 	bl	8000970 <write_log>
}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <write_log>:
void log_info(char *msg) {
    write_log(msg, ERR_INFO);
}

/* ---------------------- Core logging function ---------------------- */
void write_log(const char* msg, err_level_t lvl) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
 8000978:	460b      	mov	r3, r1
 800097a:	70fb      	strb	r3, [r7, #3]
    printf("[%s] %s\r\n", err_level_string(lvl), msg);
 800097c:	78fb      	ldrb	r3, [r7, #3]
 800097e:	4618      	mov	r0, r3
 8000980:	f7ff ffc6 	bl	8000910 <err_level_string>
 8000984:	4603      	mov	r3, r0
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	4619      	mov	r1, r3
 800098a:	4803      	ldr	r0, [pc, #12]	@ (8000998 <write_log+0x28>)
 800098c:	f003 fa0c 	bl	8003da8 <iprintf>
}
 8000990:	bf00      	nop
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	08004d80 	.word	0x08004d80

0800099c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	60f8      	str	r0, [r7, #12]
 80009a4:	60b9      	str	r1, [r7, #8]
 80009a6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	b29a      	uxth	r2, r3
 80009ac:	f04f 33ff 	mov.w	r3, #4294967295
 80009b0:	68b9      	ldr	r1, [r7, #8]
 80009b2:	4804      	ldr	r0, [pc, #16]	@ (80009c4 <_write+0x28>)
 80009b4:	f002 ff62 	bl	800387c <HAL_UART_Transmit>
    return len;
 80009b8:	687b      	ldr	r3, [r7, #4]
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	3710      	adds	r7, #16
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000148 	.word	0x20000148

080009c8 <temp_to_percent>:

static int temp_to_percent(float temp)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
    if (temp <= TEMP_MIN) return 0;
 80009d0:	4917      	ldr	r1, [pc, #92]	@ (8000a30 <temp_to_percent+0x68>)
 80009d2:	6878      	ldr	r0, [r7, #4]
 80009d4:	f7ff fe70 	bl	80006b8 <__aeabi_fcmple>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <temp_to_percent+0x1a>
 80009de:	2300      	movs	r3, #0
 80009e0:	e021      	b.n	8000a26 <temp_to_percent+0x5e>
    if (temp >= TEMP_MAX) return 100;
 80009e2:	4914      	ldr	r1, [pc, #80]	@ (8000a34 <temp_to_percent+0x6c>)
 80009e4:	6878      	ldr	r0, [r7, #4]
 80009e6:	f7ff fe71 	bl	80006cc <__aeabi_fcmpge>
 80009ea:	4603      	mov	r3, r0
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d001      	beq.n	80009f4 <temp_to_percent+0x2c>
 80009f0:	2364      	movs	r3, #100	@ 0x64
 80009f2:	e018      	b.n	8000a26 <temp_to_percent+0x5e>

    return (int)(((temp - TEMP_MIN) * 100.0f) / (TEMP_MAX - TEMP_MIN) + 0.5f);
 80009f4:	490e      	ldr	r1, [pc, #56]	@ (8000a30 <temp_to_percent+0x68>)
 80009f6:	6878      	ldr	r0, [r7, #4]
 80009f8:	f7ff fbac 	bl	8000154 <__aeabi_fsub>
 80009fc:	4603      	mov	r3, r0
 80009fe:	490e      	ldr	r1, [pc, #56]	@ (8000a38 <temp_to_percent+0x70>)
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fcb1 	bl	8000368 <__aeabi_fmul>
 8000a06:	4603      	mov	r3, r0
 8000a08:	490c      	ldr	r1, [pc, #48]	@ (8000a3c <temp_to_percent+0x74>)
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f7ff fd60 	bl	80004d0 <__aeabi_fdiv>
 8000a10:	4603      	mov	r3, r0
 8000a12:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000a16:	4618      	mov	r0, r3
 8000a18:	f7ff fb9e 	bl	8000158 <__addsf3>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fe7e 	bl	8000720 <__aeabi_f2iz>
 8000a24:	4603      	mov	r3, r0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	41f00000 	.word	0x41f00000
 8000a34:	42b40000 	.word	0x42b40000
 8000a38:	42c80000 	.word	0x42c80000
 8000a3c:	42700000 	.word	0x42700000

08000a40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a40:	b590      	push	{r4, r7, lr}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a46:	f000 fc0d 	bl	8001264 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4a:	f000 f86d 	bl	8000b28 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4e:	f7ff ff07 	bl	8000860 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a52:	f000 fa95 	bl	8000f80 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000a56:	f000 fb69 	bl	800112c <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8000a5a:	f000 fa41 	bl	8000ee0 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000a5e:	f7ff fe85 	bl	800076c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_StatusTypeDef status = HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000a62:	2100      	movs	r1, #0
 8000a64:	4829      	ldr	r0, [pc, #164]	@ (8000b0c <main+0xcc>)
 8000a66:	f002 f97f 	bl	8002d68 <HAL_TIM_PWM_Start>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 8000a6e:	7bfb      	ldrb	r3, [r7, #15]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d004      	beq.n	8000a7e <main+0x3e>
	  log_error("failed to start PWM");
 8000a74:	4826      	ldr	r0, [pc, #152]	@ (8000b10 <main+0xd0>)
 8000a76:	f7ff ff6f 	bl	8000958 <log_error>
	  return 1;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e042      	b.n	8000b04 <main+0xc4>
  }
  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a84:	4823      	ldr	r0, [pc, #140]	@ (8000b14 <main+0xd4>)
 8000a86:	f001 fb33 	bl	80020f0 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  float temp = read_temp();
 8000a8a:	f000 f98b 	bl	8000da4 <read_temp>
 8000a8e:	60b8      	str	r0, [r7, #8]
	  printf("NTC temp: %d.%d C\r\n",
 8000a90:	68b8      	ldr	r0, [r7, #8]
 8000a92:	f7ff fe45 	bl	8000720 <__aeabi_f2iz>
 8000a96:	4604      	mov	r4, r0
	         (int)temp,
	         (int)(temp * 10) % 10);
 8000a98:	491f      	ldr	r1, [pc, #124]	@ (8000b18 <main+0xd8>)
 8000a9a:	68b8      	ldr	r0, [r7, #8]
 8000a9c:	f7ff fc64 	bl	8000368 <__aeabi_fmul>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f7ff fe3c 	bl	8000720 <__aeabi_f2iz>
 8000aa8:	4601      	mov	r1, r0
	  printf("NTC temp: %d.%d C\r\n",
 8000aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b1c <main+0xdc>)
 8000aac:	fb83 2301 	smull	r2, r3, r3, r1
 8000ab0:	109a      	asrs	r2, r3, #2
 8000ab2:	17cb      	asrs	r3, r1, #31
 8000ab4:	1ad2      	subs	r2, r2, r3
 8000ab6:	4613      	mov	r3, r2
 8000ab8:	009b      	lsls	r3, r3, #2
 8000aba:	4413      	add	r3, r2
 8000abc:	005b      	lsls	r3, r3, #1
 8000abe:	1aca      	subs	r2, r1, r3
 8000ac0:	4621      	mov	r1, r4
 8000ac2:	4817      	ldr	r0, [pc, #92]	@ (8000b20 <main+0xe0>)
 8000ac4:	f003 f970 	bl	8003da8 <iprintf>
	  int fan_pct = temp_to_percent(temp);
 8000ac8:	68b8      	ldr	r0, [r7, #8]
 8000aca:	f7ff ff7d 	bl	80009c8 <temp_to_percent>
 8000ace:	6078      	str	r0, [r7, #4]
	  printf("Temp: %dC  Fan: %d%%\r\n",
 8000ad0:	68b8      	ldr	r0, [r7, #8]
 8000ad2:	f7ff fe25 	bl	8000720 <__aeabi_f2iz>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	687a      	ldr	r2, [r7, #4]
 8000ada:	4619      	mov	r1, r3
 8000adc:	4811      	ldr	r0, [pc, #68]	@ (8000b24 <main+0xe4>)
 8000ade:	f003 f963 	bl	8003da8 <iprintf>
	         (int)temp,
	         (int)fan_pct);



	  fan_set(fan_pct);
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f9d2 	bl	8000e90 <fan_set>

	  HAL_GPIO_WritePin(BOARD_LED_GPIO_Port, BOARD_LED_Pin, GPIO_PIN_SET);
 8000aec:	2201      	movs	r2, #1
 8000aee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af2:	4808      	ldr	r0, [pc, #32]	@ (8000b14 <main+0xd4>)
 8000af4:	f001 fafc 	bl	80020f0 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8000af8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000afc:	f000 fc14 	bl	8001328 <HAL_Delay>
  {
 8000b00:	bf00      	nop
 8000b02:	e7c2      	b.n	8000a8a <main+0x4a>
  }
  /* USER CODE END 3 */
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3714      	adds	r7, #20
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd90      	pop	{r4, r7, pc}
 8000b0c:	20000100 	.word	0x20000100
 8000b10:	08004d8c 	.word	0x08004d8c
 8000b14:	40011000 	.word	0x40011000
 8000b18:	41200000 	.word	0x41200000
 8000b1c:	66666667 	.word	0x66666667
 8000b20:	08004da0 	.word	0x08004da0
 8000b24:	08004db4 	.word	0x08004db4

08000b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b094      	sub	sp, #80	@ 0x50
 8000b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b2e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b32:	2228      	movs	r2, #40	@ 0x28
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f003 f98b 	bl	8003e52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
 8000b4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	605a      	str	r2, [r3, #4]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f001 fad8 	bl	8002120 <HAL_RCC_OscConfig>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <SystemClock_Config+0x52>
  {
    Error_Handler();
 8000b76:	f000 f827 	bl	8000bc8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b7a:	230f      	movs	r3, #15
 8000b7c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b8a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b90:	f107 0314 	add.w	r3, r7, #20
 8000b94:	2100      	movs	r1, #0
 8000b96:	4618      	mov	r0, r3
 8000b98:	f001 fd44 	bl	8002624 <HAL_RCC_ClockConfig>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000ba2:	f000 f811 	bl	8000bc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ba6:	2302      	movs	r3, #2
 8000ba8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000baa:	2300      	movs	r3, #0
 8000bac:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f001 fec5 	bl	8002940 <HAL_RCCEx_PeriphCLKConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000bbc:	f000 f804 	bl	8000bc8 <Error_Handler>
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	3750      	adds	r7, #80	@ 0x50
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bcc:	b672      	cpsid	i
}
 8000bce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <Error_Handler+0x8>

08000bd4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000bda:	4b15      	ldr	r3, [pc, #84]	@ (8000c30 <HAL_MspInit+0x5c>)
 8000bdc:	699b      	ldr	r3, [r3, #24]
 8000bde:	4a14      	ldr	r2, [pc, #80]	@ (8000c30 <HAL_MspInit+0x5c>)
 8000be0:	f043 0301 	orr.w	r3, r3, #1
 8000be4:	6193      	str	r3, [r2, #24]
 8000be6:	4b12      	ldr	r3, [pc, #72]	@ (8000c30 <HAL_MspInit+0x5c>)
 8000be8:	699b      	ldr	r3, [r3, #24]
 8000bea:	f003 0301 	and.w	r3, r3, #1
 8000bee:	60bb      	str	r3, [r7, #8]
 8000bf0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c30 <HAL_MspInit+0x5c>)
 8000bf4:	69db      	ldr	r3, [r3, #28]
 8000bf6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c30 <HAL_MspInit+0x5c>)
 8000bf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bfc:	61d3      	str	r3, [r2, #28]
 8000bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8000c30 <HAL_MspInit+0x5c>)
 8000c00:	69db      	ldr	r3, [r3, #28]
 8000c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <HAL_MspInit+0x60>)
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	60fb      	str	r3, [r7, #12]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	4a04      	ldr	r2, [pc, #16]	@ (8000c34 <HAL_MspInit+0x60>)
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bc80      	pop	{r7}
 8000c2e:	4770      	bx	lr
 8000c30:	40021000 	.word	0x40021000
 8000c34:	40010000 	.word	0x40010000

08000c38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c3c:	bf00      	nop
 8000c3e:	e7fd      	b.n	8000c3c <NMI_Handler+0x4>

08000c40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <HardFault_Handler+0x4>

08000c48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <MemManage_Handler+0x4>

08000c50 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c54:	bf00      	nop
 8000c56:	e7fd      	b.n	8000c54 <BusFault_Handler+0x4>

08000c58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <UsageFault_Handler+0x4>

08000c60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bc80      	pop	{r7}
 8000c6a:	4770      	bx	lr

08000c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bc80      	pop	{r7}
 8000c76:	4770      	bx	lr

08000c78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bc80      	pop	{r7}
 8000c82:	4770      	bx	lr

08000c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c88:	f000 fb32 	bl	80012f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	e00a      	b.n	8000cb8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ca2:	f3af 8000 	nop.w
 8000ca6:	4601      	mov	r1, r0
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	1c5a      	adds	r2, r3, #1
 8000cac:	60ba      	str	r2, [r7, #8]
 8000cae:	b2ca      	uxtb	r2, r1
 8000cb0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	617b      	str	r3, [r7, #20]
 8000cb8:	697a      	ldr	r2, [r7, #20]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	429a      	cmp	r2, r3
 8000cbe:	dbf0      	blt.n	8000ca2 <_read+0x12>
  }

  return len;
 8000cc0:	687b      	ldr	r3, [r7, #4]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3718      	adds	r7, #24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}

08000cca <_close>:
  }
  return len;
}

int _close(int file)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bc80      	pop	{r7}
 8000cde:	4770      	bx	lr

08000ce0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
 8000ce8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cf0:	605a      	str	r2, [r3, #4]
  return 0;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	370c      	adds	r7, #12
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr

08000cfe <_isatty>:

int _isatty(int file)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d06:	2301      	movs	r3, #1
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bc80      	pop	{r7}
 8000d10:	4770      	bx	lr

08000d12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d12:	b480      	push	{r7}
 8000d14:	b085      	sub	sp, #20
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	60f8      	str	r0, [r7, #12]
 8000d1a:	60b9      	str	r1, [r7, #8]
 8000d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d1e:	2300      	movs	r3, #0
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bc80      	pop	{r7}
 8000d28:	4770      	bx	lr
	...

08000d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d34:	4a14      	ldr	r2, [pc, #80]	@ (8000d88 <_sbrk+0x5c>)
 8000d36:	4b15      	ldr	r3, [pc, #84]	@ (8000d8c <_sbrk+0x60>)
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d40:	4b13      	ldr	r3, [pc, #76]	@ (8000d90 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d48:	4b11      	ldr	r3, [pc, #68]	@ (8000d90 <_sbrk+0x64>)
 8000d4a:	4a12      	ldr	r2, [pc, #72]	@ (8000d94 <_sbrk+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4e:	4b10      	ldr	r3, [pc, #64]	@ (8000d90 <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d207      	bcs.n	8000d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d5c:	f003 f8c8 	bl	8003ef0 <__errno>
 8000d60:	4603      	mov	r3, r0
 8000d62:	220c      	movs	r2, #12
 8000d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6a:	e009      	b.n	8000d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d6c:	4b08      	ldr	r3, [pc, #32]	@ (8000d90 <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d72:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	4a05      	ldr	r2, [pc, #20]	@ (8000d90 <_sbrk+0x64>)
 8000d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20005000 	.word	0x20005000
 8000d8c:	00000400 	.word	0x00000400
 8000d90:	200000b4 	.word	0x200000b4
 8000d94:	200002e0 	.word	0x200002e0

08000d98 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <read_temp>:

#include <math.h>
#include "adc.h"

float read_temp(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
    uint32_t adc;

    HAL_ADC_Start(&hadc1);
 8000daa:	4830      	ldr	r0, [pc, #192]	@ (8000e6c <read_temp+0xc8>)
 8000dac:	f000 fbb8 	bl	8001520 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000db0:	210a      	movs	r1, #10
 8000db2:	482e      	ldr	r0, [pc, #184]	@ (8000e6c <read_temp+0xc8>)
 8000db4:	f000 fc8e 	bl	80016d4 <HAL_ADC_PollForConversion>
    adc = HAL_ADC_GetValue(&hadc1);
 8000db8:	482c      	ldr	r0, [pc, #176]	@ (8000e6c <read_temp+0xc8>)
 8000dba:	f000 fd91 	bl	80018e0 <HAL_ADC_GetValue>
 8000dbe:	60f8      	str	r0, [r7, #12]
    HAL_ADC_Stop(&hadc1);
 8000dc0:	482a      	ldr	r0, [pc, #168]	@ (8000e6c <read_temp+0xc8>)
 8000dc2:	f000 fc5b 	bl	800167c <HAL_ADC_Stop>

    if (adc == 0 || adc >= ADC_MAX)
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d00a      	beq.n	8000de2 <read_temp+0x3e>
 8000dcc:	68f8      	ldr	r0, [r7, #12]
 8000dce:	f7ff fa73 	bl	80002b8 <__aeabi_ui2f>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	4926      	ldr	r1, [pc, #152]	@ (8000e70 <read_temp+0xcc>)
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f7ff fc78 	bl	80006cc <__aeabi_fcmpge>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <read_temp+0x42>
        return -273.15f; // invalid
 8000de2:	4b24      	ldr	r3, [pc, #144]	@ (8000e74 <read_temp+0xd0>)
 8000de4:	e03e      	b.n	8000e64 <read_temp+0xc0>

    // ADC  voltage
    float v = (adc / ADC_MAX) * VREF;
 8000de6:	68f8      	ldr	r0, [r7, #12]
 8000de8:	f7ff fa66 	bl	80002b8 <__aeabi_ui2f>
 8000dec:	4603      	mov	r3, r0
 8000dee:	4920      	ldr	r1, [pc, #128]	@ (8000e70 <read_temp+0xcc>)
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fb6d 	bl	80004d0 <__aeabi_fdiv>
 8000df6:	4603      	mov	r3, r0
 8000df8:	491f      	ldr	r1, [pc, #124]	@ (8000e78 <read_temp+0xd4>)
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f7ff fab4 	bl	8000368 <__aeabi_fmul>
 8000e00:	4603      	mov	r3, r0
 8000e02:	60bb      	str	r3, [r7, #8]

    // voltage  resistance
    float r_ntc = SERIES_R * ((VREF / v) - 1.0f);
 8000e04:	68b9      	ldr	r1, [r7, #8]
 8000e06:	481c      	ldr	r0, [pc, #112]	@ (8000e78 <read_temp+0xd4>)
 8000e08:	f7ff fb62 	bl	80004d0 <__aeabi_fdiv>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff f99e 	bl	8000154 <__aeabi_fsub>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	4918      	ldr	r1, [pc, #96]	@ (8000e7c <read_temp+0xd8>)
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	f7ff faa3 	bl	8000368 <__aeabi_fmul>
 8000e22:	4603      	mov	r3, r0
 8000e24:	607b      	str	r3, [r7, #4]

    // Beta equation
    float tempK = 1.0f / (
        (1.0f / NTC_T0) +
        (1.0f / NTC_BETA) * logf(r_ntc / NTC_R0)
 8000e26:	4916      	ldr	r1, [pc, #88]	@ (8000e80 <read_temp+0xdc>)
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff fb51 	bl	80004d0 <__aeabi_fdiv>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	4618      	mov	r0, r3
 8000e32:	f003 fe2f 	bl	8004a94 <logf>
 8000e36:	4603      	mov	r3, r0
 8000e38:	4912      	ldr	r1, [pc, #72]	@ (8000e84 <read_temp+0xe0>)
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	f7ff fa94 	bl	8000368 <__aeabi_fmul>
 8000e40:	4603      	mov	r3, r0
        (1.0f / NTC_T0) +
 8000e42:	4911      	ldr	r1, [pc, #68]	@ (8000e88 <read_temp+0xe4>)
 8000e44:	4618      	mov	r0, r3
 8000e46:	f7ff f987 	bl	8000158 <__addsf3>
 8000e4a:	4603      	mov	r3, r0
    float tempK = 1.0f / (
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8000e52:	f7ff fb3d 	bl	80004d0 <__aeabi_fdiv>
 8000e56:	4603      	mov	r3, r0
 8000e58:	603b      	str	r3, [r7, #0]
    );

    return tempK - 273.15f; // Kelvin  Celsius
 8000e5a:	490c      	ldr	r1, [pc, #48]	@ (8000e8c <read_temp+0xe8>)
 8000e5c:	6838      	ldr	r0, [r7, #0]
 8000e5e:	f7ff f979 	bl	8000154 <__aeabi_fsub>
 8000e62:	4603      	mov	r3, r0
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3710      	adds	r7, #16
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000084 	.word	0x20000084
 8000e70:	457ff000 	.word	0x457ff000
 8000e74:	c3889333 	.word	0xc3889333
 8000e78:	40533333 	.word	0x40533333
 8000e7c:	447a0000 	.word	0x447a0000
 8000e80:	461c4000 	.word	0x461c4000
 8000e84:	3984bb2c 	.word	0x3984bb2c
 8000e88:	3b5bcf0f 	.word	0x3b5bcf0f
 8000e8c:	43889333 	.word	0x43889333

08000e90 <fan_set>:
#include "tim.h"

/* USER CODE BEGIN 0 */

void fan_set(uint8_t percent)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	71fb      	strb	r3, [r7, #7]
    if(percent > 90) percent = 90;
 8000e9a:	79fb      	ldrb	r3, [r7, #7]
 8000e9c:	2b5a      	cmp	r3, #90	@ 0x5a
 8000e9e:	d901      	bls.n	8000ea4 <fan_set+0x14>
 8000ea0:	235a      	movs	r3, #90	@ 0x5a
 8000ea2:	71fb      	strb	r3, [r7, #7]
    if(percent < 10) percent = 10;
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	2b09      	cmp	r3, #9
 8000ea8:	d801      	bhi.n	8000eae <fan_set+0x1e>
 8000eaa:	230a      	movs	r3, #10
 8000eac:	71fb      	strb	r3, [r7, #7]

    uint32_t pulse = (htim2.Init.Period + 1) * percent / 100;
 8000eae:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <fan_set+0x48>)
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	3301      	adds	r3, #1
 8000eb4:	79fa      	ldrb	r2, [r7, #7]
 8000eb6:	fb02 f303 	mul.w	r3, r2, r3
 8000eba:	4a08      	ldr	r2, [pc, #32]	@ (8000edc <fan_set+0x4c>)
 8000ebc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec0:	095b      	lsrs	r3, r3, #5
 8000ec2:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse);
 8000ec4:	4b04      	ldr	r3, [pc, #16]	@ (8000ed8 <fan_set+0x48>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68fa      	ldr	r2, [r7, #12]
 8000eca:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000ecc:	bf00      	nop
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bc80      	pop	{r7}
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000100 	.word	0x20000100
 8000edc:	51eb851f 	.word	0x51eb851f

08000ee0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ee6:	f107 0308 	add.w	r3, r7, #8
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000efc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000efe:	4a1f      	ldr	r2, [pc, #124]	@ (8000f7c <MX_TIM1_Init+0x9c>)
 8000f00:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8000f02:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f04:	2247      	movs	r2, #71	@ 0x47
 8000f06:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f08:	4b1b      	ldr	r3, [pc, #108]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF-1;
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f10:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8000f14:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f16:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000f1c:	4b16      	ldr	r3, [pc, #88]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000f28:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f2a:	f001 fe75 	bl	8002c18 <HAL_TIM_Base_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000f34:	f7ff fe48 	bl	8000bc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000f3e:	f107 0308 	add.w	r3, r7, #8
 8000f42:	4619      	mov	r1, r3
 8000f44:	480c      	ldr	r0, [pc, #48]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f46:	f002 f873 	bl	8003030 <HAL_TIM_ConfigClockSource>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000f50:	f7ff fe3a 	bl	8000bc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f54:	2300      	movs	r3, #0
 8000f56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4805      	ldr	r0, [pc, #20]	@ (8000f78 <MX_TIM1_Init+0x98>)
 8000f62:	f002 fbdd 	bl	8003720 <HAL_TIMEx_MasterConfigSynchronization>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000f6c:	f7ff fe2c 	bl	8000bc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	200000b8 	.word	0x200000b8
 8000f7c:	40012c00 	.word	0x40012c00

08000f80 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08e      	sub	sp, #56	@ 0x38
 8000f84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f86:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f94:	f107 0320 	add.w	r3, r7, #32
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]
 8000faa:	611a      	str	r2, [r3, #16]
 8000fac:	615a      	str	r2, [r3, #20]
 8000fae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fb2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fb6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3600-1;
 8000fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fba:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8000fbe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc0:	4b29      	ldr	r3, [pc, #164]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000fc6:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fc8:	2263      	movs	r2, #99	@ 0x63
 8000fca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fcc:	4b26      	ldr	r3, [pc, #152]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fd2:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fd4:	2280      	movs	r2, #128	@ 0x80
 8000fd6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fd8:	4823      	ldr	r0, [pc, #140]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000fda:	f001 fe1d 	bl	8002c18 <HAL_TIM_Base_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000fe4:	f7ff fdf0 	bl	8000bc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	481c      	ldr	r0, [pc, #112]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8000ff6:	f002 f81b 	bl	8003030 <HAL_TIM_ConfigClockSource>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001000:	f7ff fde2 	bl	8000bc8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001004:	4818      	ldr	r0, [pc, #96]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8001006:	f001 fe56 	bl	8002cb6 <HAL_TIM_PWM_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001010:	f7ff fdda 	bl	8000bc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001014:	2300      	movs	r3, #0
 8001016:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800101c:	f107 0320 	add.w	r3, r7, #32
 8001020:	4619      	mov	r1, r3
 8001022:	4811      	ldr	r0, [pc, #68]	@ (8001068 <MX_TIM2_Init+0xe8>)
 8001024:	f002 fb7c 	bl	8003720 <HAL_TIMEx_MasterConfigSynchronization>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800102e:	f7ff fdcb 	bl	8000bc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001032:	2360      	movs	r3, #96	@ 0x60
 8001034:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001036:	2300      	movs	r3, #0
 8001038:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800103e:	2300      	movs	r3, #0
 8001040:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001042:	1d3b      	adds	r3, r7, #4
 8001044:	2200      	movs	r2, #0
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <MX_TIM2_Init+0xe8>)
 800104a:	f001 ff2f 	bl	8002eac <HAL_TIM_PWM_ConfigChannel>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001054:	f7ff fdb8 	bl	8000bc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001058:	4803      	ldr	r0, [pc, #12]	@ (8001068 <MX_TIM2_Init+0xe8>)
 800105a:	f000 f837 	bl	80010cc <HAL_TIM_MspPostInit>

}
 800105e:	bf00      	nop
 8001060:	3738      	adds	r7, #56	@ 0x38
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000100 	.word	0x20000100

0800106c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800106c:	b480      	push	{r7}
 800106e:	b085      	sub	sp, #20
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a12      	ldr	r2, [pc, #72]	@ (80010c4 <HAL_TIM_Base_MspInit+0x58>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d10c      	bne.n	8001098 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800107e:	4b12      	ldr	r3, [pc, #72]	@ (80010c8 <HAL_TIM_Base_MspInit+0x5c>)
 8001080:	699b      	ldr	r3, [r3, #24]
 8001082:	4a11      	ldr	r2, [pc, #68]	@ (80010c8 <HAL_TIM_Base_MspInit+0x5c>)
 8001084:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001088:	6193      	str	r3, [r2, #24]
 800108a:	4b0f      	ldr	r3, [pc, #60]	@ (80010c8 <HAL_TIM_Base_MspInit+0x5c>)
 800108c:	699b      	ldr	r3, [r3, #24]
 800108e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001096:	e010      	b.n	80010ba <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM2)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010a0:	d10b      	bne.n	80010ba <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010a2:	4b09      	ldr	r3, [pc, #36]	@ (80010c8 <HAL_TIM_Base_MspInit+0x5c>)
 80010a4:	69db      	ldr	r3, [r3, #28]
 80010a6:	4a08      	ldr	r2, [pc, #32]	@ (80010c8 <HAL_TIM_Base_MspInit+0x5c>)
 80010a8:	f043 0301 	orr.w	r3, r3, #1
 80010ac:	61d3      	str	r3, [r2, #28]
 80010ae:	4b06      	ldr	r3, [pc, #24]	@ (80010c8 <HAL_TIM_Base_MspInit+0x5c>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	f003 0301 	and.w	r3, r3, #1
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	40012c00 	.word	0x40012c00
 80010c8:	40021000 	.word	0x40021000

080010cc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d4:	f107 0310 	add.w	r3, r7, #16
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
 80010dc:	605a      	str	r2, [r3, #4]
 80010de:	609a      	str	r2, [r3, #8]
 80010e0:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010ea:	d117      	bne.n	800111c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <HAL_TIM_MspPostInit+0x58>)
 80010ee:	699b      	ldr	r3, [r3, #24]
 80010f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001124 <HAL_TIM_MspPostInit+0x58>)
 80010f2:	f043 0304 	orr.w	r3, r3, #4
 80010f6:	6193      	str	r3, [r2, #24]
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <HAL_TIM_MspPostInit+0x58>)
 80010fa:	699b      	ldr	r3, [r3, #24]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	60fb      	str	r3, [r7, #12]
 8001102:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = PWM_SIGNAL_Pin;
 8001104:	2301      	movs	r3, #1
 8001106:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001108:	2302      	movs	r3, #2
 800110a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110c:	2302      	movs	r3, #2
 800110e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 8001110:	f107 0310 	add.w	r3, r7, #16
 8001114:	4619      	mov	r1, r3
 8001116:	4804      	ldr	r0, [pc, #16]	@ (8001128 <HAL_TIM_MspPostInit+0x5c>)
 8001118:	f000 fe66 	bl	8001de8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800111c:	bf00      	nop
 800111e:	3720      	adds	r7, #32
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40021000 	.word	0x40021000
 8001128:	40010800 	.word	0x40010800

0800112c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <MX_USART3_UART_Init+0x50>)
 8001134:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001136:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001138:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800113c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800113e:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800114a:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001150:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001152:	220c      	movs	r2, #12
 8001154:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <MX_USART3_UART_Init+0x4c>)
 8001164:	f002 fb3a 	bl	80037dc <HAL_UART_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800116e:	f7ff fd2b 	bl	8000bc8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000148 	.word	0x20000148
 800117c:	40004800 	.word	0x40004800

08001180 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b088      	sub	sp, #32
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001188:	f107 0310 	add.w	r3, r7, #16
 800118c:	2200      	movs	r2, #0
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	605a      	str	r2, [r3, #4]
 8001192:	609a      	str	r2, [r3, #8]
 8001194:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART3)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a1c      	ldr	r2, [pc, #112]	@ (800120c <HAL_UART_MspInit+0x8c>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d131      	bne.n	8001204 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80011a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <HAL_UART_MspInit+0x90>)
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_UART_MspInit+0x90>)
 80011a6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011aa:	61d3      	str	r3, [r2, #28]
 80011ac:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <HAL_UART_MspInit+0x90>)
 80011ae:	69db      	ldr	r3, [r3, #28]
 80011b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b8:	4b15      	ldr	r3, [pc, #84]	@ (8001210 <HAL_UART_MspInit+0x90>)
 80011ba:	699b      	ldr	r3, [r3, #24]
 80011bc:	4a14      	ldr	r2, [pc, #80]	@ (8001210 <HAL_UART_MspInit+0x90>)
 80011be:	f043 0308 	orr.w	r3, r3, #8
 80011c2:	6193      	str	r3, [r2, #24]
 80011c4:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <HAL_UART_MspInit+0x90>)
 80011c6:	699b      	ldr	r3, [r3, #24]
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	60bb      	str	r3, [r7, #8]
 80011ce:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = UART_TX_Pin;
 80011d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011d4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d6:	2302      	movs	r3, #2
 80011d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011da:	2303      	movs	r3, #3
 80011dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(UART_TX_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0310 	add.w	r3, r7, #16
 80011e2:	4619      	mov	r1, r3
 80011e4:	480b      	ldr	r0, [pc, #44]	@ (8001214 <HAL_UART_MspInit+0x94>)
 80011e6:	f000 fdff 	bl	8001de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = UART_RX_Pin;
 80011ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011ee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(UART_RX_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 0310 	add.w	r3, r7, #16
 80011fc:	4619      	mov	r1, r3
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <HAL_UART_MspInit+0x94>)
 8001200:	f000 fdf2 	bl	8001de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001204:	bf00      	nop
 8001206:	3720      	adds	r7, #32
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40004800 	.word	0x40004800
 8001210:	40021000 	.word	0x40021000
 8001214:	40010c00 	.word	0x40010c00

08001218 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001218:	f7ff fdbe 	bl	8000d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800121c:	480b      	ldr	r0, [pc, #44]	@ (800124c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800121e:	490c      	ldr	r1, [pc, #48]	@ (8001250 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001220:	4a0c      	ldr	r2, [pc, #48]	@ (8001254 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001222:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001224:	e002      	b.n	800122c <LoopCopyDataInit>

08001226 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001226:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001228:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800122a:	3304      	adds	r3, #4

0800122c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800122c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001230:	d3f9      	bcc.n	8001226 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001232:	4a09      	ldr	r2, [pc, #36]	@ (8001258 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001234:	4c09      	ldr	r4, [pc, #36]	@ (800125c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001236:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001238:	e001      	b.n	800123e <LoopFillZerobss>

0800123a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800123a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800123c:	3204      	adds	r2, #4

0800123e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001240:	d3fb      	bcc.n	800123a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001242:	f002 fe5b 	bl	8003efc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001246:	f7ff fbfb 	bl	8000a40 <main>
  bx lr
 800124a:	4770      	bx	lr
  ldr r0, =_sdata
 800124c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001250:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001254:	08004e48 	.word	0x08004e48
  ldr r2, =_sbss
 8001258:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800125c:	200002e0 	.word	0x200002e0

08001260 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001260:	e7fe      	b.n	8001260 <ADC1_2_IRQHandler>
	...

08001264 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001268:	4b08      	ldr	r3, [pc, #32]	@ (800128c <HAL_Init+0x28>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a07      	ldr	r2, [pc, #28]	@ (800128c <HAL_Init+0x28>)
 800126e:	f043 0310 	orr.w	r3, r3, #16
 8001272:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001274:	2003      	movs	r0, #3
 8001276:	f000 fd83 	bl	8001d80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800127a:	200f      	movs	r0, #15
 800127c:	f000 f808 	bl	8001290 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001280:	f7ff fca8 	bl	8000bd4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	40022000 	.word	0x40022000

08001290 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001298:	4b12      	ldr	r3, [pc, #72]	@ (80012e4 <HAL_InitTick+0x54>)
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <HAL_InitTick+0x58>)
 800129e:	781b      	ldrb	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80012aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 fd8d 	bl	8001dce <HAL_SYSTICK_Config>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e00e      	b.n	80012dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b0f      	cmp	r3, #15
 80012c2:	d80a      	bhi.n	80012da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012c4:	2200      	movs	r2, #0
 80012c6:	6879      	ldr	r1, [r7, #4]
 80012c8:	f04f 30ff 	mov.w	r0, #4294967295
 80012cc:	f000 fd63 	bl	8001d96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012d0:	4a06      	ldr	r2, [pc, #24]	@ (80012ec <HAL_InitTick+0x5c>)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012d6:	2300      	movs	r3, #0
 80012d8:	e000      	b.n	80012dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3708      	adds	r7, #8
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	20000000 	.word	0x20000000
 80012e8:	20000008 	.word	0x20000008
 80012ec:	20000004 	.word	0x20000004

080012f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <HAL_IncTick+0x1c>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	461a      	mov	r2, r3
 80012fa:	4b05      	ldr	r3, [pc, #20]	@ (8001310 <HAL_IncTick+0x20>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4413      	add	r3, r2
 8001300:	4a03      	ldr	r2, [pc, #12]	@ (8001310 <HAL_IncTick+0x20>)
 8001302:	6013      	str	r3, [r2, #0]
}
 8001304:	bf00      	nop
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	20000008 	.word	0x20000008
 8001310:	20000190 	.word	0x20000190

08001314 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  return uwTick;
 8001318:	4b02      	ldr	r3, [pc, #8]	@ (8001324 <HAL_GetTick+0x10>)
 800131a:	681b      	ldr	r3, [r3, #0]
}
 800131c:	4618      	mov	r0, r3
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr
 8001324:	20000190 	.word	0x20000190

08001328 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b084      	sub	sp, #16
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001330:	f7ff fff0 	bl	8001314 <HAL_GetTick>
 8001334:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001340:	d005      	beq.n	800134e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <HAL_Delay+0x44>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	461a      	mov	r2, r3
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800134e:	bf00      	nop
 8001350:	f7ff ffe0 	bl	8001314 <HAL_GetTick>
 8001354:	4602      	mov	r2, r0
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	68fa      	ldr	r2, [r7, #12]
 800135c:	429a      	cmp	r2, r3
 800135e:	d8f7      	bhi.n	8001350 <HAL_Delay+0x28>
  {
  }
}
 8001360:	bf00      	nop
 8001362:	bf00      	nop
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000008 	.word	0x20000008

08001370 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001380:	2300      	movs	r3, #0
 8001382:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d101      	bne.n	8001392 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e0be      	b.n	8001510 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800139c:	2b00      	cmp	r3, #0
 800139e:	d109      	bne.n	80013b4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013ae:	6878      	ldr	r0, [r7, #4]
 80013b0:	f7ff fa1a 	bl	80007e8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 fbf1 	bl	8001b9c <ADC_ConversionStop_Disable>
 80013ba:	4603      	mov	r3, r0
 80013bc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013c2:	f003 0310 	and.w	r3, r3, #16
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	f040 8099 	bne.w	80014fe <HAL_ADC_Init+0x18e>
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	f040 8095 	bne.w	80014fe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80013dc:	f023 0302 	bic.w	r3, r3, #2
 80013e0:	f043 0202 	orr.w	r2, r3, #2
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013f0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	7b1b      	ldrb	r3, [r3, #12]
 80013f6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80013f8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80013fa:	68ba      	ldr	r2, [r7, #8]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001408:	d003      	beq.n	8001412 <HAL_ADC_Init+0xa2>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	689b      	ldr	r3, [r3, #8]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d102      	bne.n	8001418 <HAL_ADC_Init+0xa8>
 8001412:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001416:	e000      	b.n	800141a <HAL_ADC_Init+0xaa>
 8001418:	2300      	movs	r3, #0
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	4313      	orrs	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	7d1b      	ldrb	r3, [r3, #20]
 8001424:	2b01      	cmp	r3, #1
 8001426:	d119      	bne.n	800145c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	7b1b      	ldrb	r3, [r3, #12]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d109      	bne.n	8001444 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	3b01      	subs	r3, #1
 8001436:	035a      	lsls	r2, r3, #13
 8001438:	693b      	ldr	r3, [r7, #16]
 800143a:	4313      	orrs	r3, r2
 800143c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001440:	613b      	str	r3, [r7, #16]
 8001442:	e00b      	b.n	800145c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001448:	f043 0220 	orr.w	r2, r3, #32
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001454:	f043 0201 	orr.w	r2, r3, #1
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	693a      	ldr	r2, [r7, #16]
 800146c:	430a      	orrs	r2, r1
 800146e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	4b28      	ldr	r3, [pc, #160]	@ (8001518 <HAL_ADC_Init+0x1a8>)
 8001478:	4013      	ands	r3, r2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	6812      	ldr	r2, [r2, #0]
 800147e:	68b9      	ldr	r1, [r7, #8]
 8001480:	430b      	orrs	r3, r1
 8001482:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800148c:	d003      	beq.n	8001496 <HAL_ADC_Init+0x126>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d104      	bne.n	80014a0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	691b      	ldr	r3, [r3, #16]
 800149a:	3b01      	subs	r3, #1
 800149c:	051b      	lsls	r3, r3, #20
 800149e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014a6:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	430a      	orrs	r2, r1
 80014b2:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	689a      	ldr	r2, [r3, #8]
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <HAL_ADC_Init+0x1ac>)
 80014bc:	4013      	ands	r3, r2
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d10b      	bne.n	80014dc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2200      	movs	r2, #0
 80014c8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ce:	f023 0303 	bic.w	r3, r3, #3
 80014d2:	f043 0201 	orr.w	r2, r3, #1
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014da:	e018      	b.n	800150e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e0:	f023 0312 	bic.w	r3, r3, #18
 80014e4:	f043 0210 	orr.w	r2, r3, #16
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014f0:	f043 0201 	orr.w	r2, r3, #1
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80014fc:	e007      	b.n	800150e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001502:	f043 0210 	orr.w	r2, r3, #16
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800150e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	ffe1f7fd 	.word	0xffe1f7fd
 800151c:	ff1f0efe 	.word	0xff1f0efe

08001520 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001528:	2300      	movs	r3, #0
 800152a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001532:	2b01      	cmp	r3, #1
 8001534:	d101      	bne.n	800153a <HAL_ADC_Start+0x1a>
 8001536:	2302      	movs	r3, #2
 8001538:	e098      	b.n	800166c <HAL_ADC_Start+0x14c>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2201      	movs	r2, #1
 800153e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f000 fad0 	bl	8001ae8 <ADC_Enable>
 8001548:	4603      	mov	r3, r0
 800154a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	2b00      	cmp	r3, #0
 8001550:	f040 8087 	bne.w	8001662 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001558:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800155c:	f023 0301 	bic.w	r3, r3, #1
 8001560:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a41      	ldr	r2, [pc, #260]	@ (8001674 <HAL_ADC_Start+0x154>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d105      	bne.n	800157e <HAL_ADC_Start+0x5e>
 8001572:	4b41      	ldr	r3, [pc, #260]	@ (8001678 <HAL_ADC_Start+0x158>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d115      	bne.n	80015aa <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001582:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001594:	2b00      	cmp	r3, #0
 8001596:	d026      	beq.n	80015e6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800159c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80015a8:	e01d      	b.n	80015e6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ae:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a2f      	ldr	r2, [pc, #188]	@ (8001678 <HAL_ADC_Start+0x158>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d004      	beq.n	80015ca <HAL_ADC_Start+0xaa>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a2b      	ldr	r2, [pc, #172]	@ (8001674 <HAL_ADC_Start+0x154>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d10d      	bne.n	80015e6 <HAL_ADC_Start+0xc6>
 80015ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001678 <HAL_ADC_Start+0x158>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d007      	beq.n	80015e6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015da:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80015de:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d006      	beq.n	8001600 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015f6:	f023 0206 	bic.w	r2, r3, #6
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80015fe:	e002      	b.n	8001606 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2200      	movs	r2, #0
 8001604:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f06f 0202 	mvn.w	r2, #2
 8001616:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001622:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001626:	d113      	bne.n	8001650 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800162c:	4a11      	ldr	r2, [pc, #68]	@ (8001674 <HAL_ADC_Start+0x154>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d105      	bne.n	800163e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001632:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <HAL_ADC_Start+0x158>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800163a:	2b00      	cmp	r3, #0
 800163c:	d108      	bne.n	8001650 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	689a      	ldr	r2, [r3, #8]
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800164c:	609a      	str	r2, [r3, #8]
 800164e:	e00c      	b.n	800166a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	689a      	ldr	r2, [r3, #8]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800165e:	609a      	str	r2, [r3, #8]
 8001660:	e003      	b.n	800166a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800166a:	7bfb      	ldrb	r3, [r7, #15]
}
 800166c:	4618      	mov	r0, r3
 800166e:	3710      	adds	r7, #16
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40012800 	.word	0x40012800
 8001678:	40012400 	.word	0x40012400

0800167c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001684:	2300      	movs	r3, #0
 8001686:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800168e:	2b01      	cmp	r3, #1
 8001690:	d101      	bne.n	8001696 <HAL_ADC_Stop+0x1a>
 8001692:	2302      	movs	r3, #2
 8001694:	e01a      	b.n	80016cc <HAL_ADC_Stop+0x50>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2201      	movs	r2, #1
 800169a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f000 fa7c 	bl	8001b9c <ADC_ConversionStop_Disable>
 80016a4:	4603      	mov	r3, r0
 80016a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d109      	bne.n	80016c2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80016b6:	f023 0301 	bic.w	r3, r3, #1
 80016ba:	f043 0201 	orr.w	r2, r3, #1
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80016ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}

080016d4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80016d4:	b590      	push	{r4, r7, lr}
 80016d6:	b087      	sub	sp, #28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80016e6:	2300      	movs	r3, #0
 80016e8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80016ea:	f7ff fe13 	bl	8001314 <HAL_GetTick>
 80016ee:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d00b      	beq.n	8001716 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001702:	f043 0220 	orr.w	r2, r3, #32
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e0d3      	b.n	80018be <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001720:	2b00      	cmp	r3, #0
 8001722:	d131      	bne.n	8001788 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800172a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800172e:	2b00      	cmp	r3, #0
 8001730:	d12a      	bne.n	8001788 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001732:	e021      	b.n	8001778 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800173a:	d01d      	beq.n	8001778 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d007      	beq.n	8001752 <HAL_ADC_PollForConversion+0x7e>
 8001742:	f7ff fde7 	bl	8001314 <HAL_GetTick>
 8001746:	4602      	mov	r2, r0
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	429a      	cmp	r2, r3
 8001750:	d212      	bcs.n	8001778 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f003 0302 	and.w	r3, r3, #2
 800175c:	2b00      	cmp	r3, #0
 800175e:	d10b      	bne.n	8001778 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001764:	f043 0204 	orr.w	r2, r3, #4
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8001774:	2303      	movs	r3, #3
 8001776:	e0a2      	b.n	80018be <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d0d6      	beq.n	8001734 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001786:	e070      	b.n	800186a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001788:	4b4f      	ldr	r3, [pc, #316]	@ (80018c8 <HAL_ADC_PollForConversion+0x1f4>)
 800178a:	681c      	ldr	r4, [r3, #0]
 800178c:	2002      	movs	r0, #2
 800178e:	f001 f98d 	bl	8002aac <HAL_RCCEx_GetPeriphCLKFreq>
 8001792:	4603      	mov	r3, r0
 8001794:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6919      	ldr	r1, [r3, #16]
 800179e:	4b4b      	ldr	r3, [pc, #300]	@ (80018cc <HAL_ADC_PollForConversion+0x1f8>)
 80017a0:	400b      	ands	r3, r1
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d118      	bne.n	80017d8 <HAL_ADC_PollForConversion+0x104>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	68d9      	ldr	r1, [r3, #12]
 80017ac:	4b48      	ldr	r3, [pc, #288]	@ (80018d0 <HAL_ADC_PollForConversion+0x1fc>)
 80017ae:	400b      	ands	r3, r1
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d111      	bne.n	80017d8 <HAL_ADC_PollForConversion+0x104>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6919      	ldr	r1, [r3, #16]
 80017ba:	4b46      	ldr	r3, [pc, #280]	@ (80018d4 <HAL_ADC_PollForConversion+0x200>)
 80017bc:	400b      	ands	r3, r1
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d108      	bne.n	80017d4 <HAL_ADC_PollForConversion+0x100>
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	68d9      	ldr	r1, [r3, #12]
 80017c8:	4b43      	ldr	r3, [pc, #268]	@ (80018d8 <HAL_ADC_PollForConversion+0x204>)
 80017ca:	400b      	ands	r3, r1
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <HAL_ADC_PollForConversion+0x100>
 80017d0:	2314      	movs	r3, #20
 80017d2:	e020      	b.n	8001816 <HAL_ADC_PollForConversion+0x142>
 80017d4:	2329      	movs	r3, #41	@ 0x29
 80017d6:	e01e      	b.n	8001816 <HAL_ADC_PollForConversion+0x142>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	6919      	ldr	r1, [r3, #16]
 80017de:	4b3d      	ldr	r3, [pc, #244]	@ (80018d4 <HAL_ADC_PollForConversion+0x200>)
 80017e0:	400b      	ands	r3, r1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d106      	bne.n	80017f4 <HAL_ADC_PollForConversion+0x120>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68d9      	ldr	r1, [r3, #12]
 80017ec:	4b3a      	ldr	r3, [pc, #232]	@ (80018d8 <HAL_ADC_PollForConversion+0x204>)
 80017ee:	400b      	ands	r3, r1
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d00d      	beq.n	8001810 <HAL_ADC_PollForConversion+0x13c>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	6919      	ldr	r1, [r3, #16]
 80017fa:	4b38      	ldr	r3, [pc, #224]	@ (80018dc <HAL_ADC_PollForConversion+0x208>)
 80017fc:	400b      	ands	r3, r1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d108      	bne.n	8001814 <HAL_ADC_PollForConversion+0x140>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	68d9      	ldr	r1, [r3, #12]
 8001808:	4b34      	ldr	r3, [pc, #208]	@ (80018dc <HAL_ADC_PollForConversion+0x208>)
 800180a:	400b      	ands	r3, r1
 800180c:	2b00      	cmp	r3, #0
 800180e:	d101      	bne.n	8001814 <HAL_ADC_PollForConversion+0x140>
 8001810:	2354      	movs	r3, #84	@ 0x54
 8001812:	e000      	b.n	8001816 <HAL_ADC_PollForConversion+0x142>
 8001814:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001816:	fb02 f303 	mul.w	r3, r2, r3
 800181a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800181c:	e021      	b.n	8001862 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001824:	d01a      	beq.n	800185c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	2b00      	cmp	r3, #0
 800182a:	d007      	beq.n	800183c <HAL_ADC_PollForConversion+0x168>
 800182c:	f7ff fd72 	bl	8001314 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	429a      	cmp	r2, r3
 800183a:	d20f      	bcs.n	800185c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	429a      	cmp	r2, r3
 8001842:	d90b      	bls.n	800185c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001848:	f043 0204 	orr.w	r2, r3, #4
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e030      	b.n	80018be <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	3301      	adds	r3, #1
 8001860:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	693a      	ldr	r2, [r7, #16]
 8001866:	429a      	cmp	r2, r3
 8001868:	d8d9      	bhi.n	800181e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f06f 0212 	mvn.w	r2, #18
 8001872:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001878:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800188a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800188e:	d115      	bne.n	80018bc <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001894:	2b00      	cmp	r3, #0
 8001896:	d111      	bne.n	80018bc <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800189c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d105      	bne.n	80018bc <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b4:	f043 0201 	orr.w	r2, r3, #1
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80018bc:	2300      	movs	r3, #0
}
 80018be:	4618      	mov	r0, r3
 80018c0:	371c      	adds	r7, #28
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd90      	pop	{r4, r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000000 	.word	0x20000000
 80018cc:	24924924 	.word	0x24924924
 80018d0:	00924924 	.word	0x00924924
 80018d4:	12492492 	.word	0x12492492
 80018d8:	00492492 	.word	0x00492492
 80018dc:	00249249 	.word	0x00249249

080018e0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bc80      	pop	{r7}
 80018f6:	4770      	bx	lr

080018f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001902:	2300      	movs	r3, #0
 8001904:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001910:	2b01      	cmp	r3, #1
 8001912:	d101      	bne.n	8001918 <HAL_ADC_ConfigChannel+0x20>
 8001914:	2302      	movs	r3, #2
 8001916:	e0dc      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x1da>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b06      	cmp	r3, #6
 8001926:	d81c      	bhi.n	8001962 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	685a      	ldr	r2, [r3, #4]
 8001932:	4613      	mov	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	3b05      	subs	r3, #5
 800193a:	221f      	movs	r2, #31
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	4019      	ands	r1, r3
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	6818      	ldr	r0, [r3, #0]
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	4613      	mov	r3, r2
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	3b05      	subs	r3, #5
 8001954:	fa00 f203 	lsl.w	r2, r0, r3
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001960:	e03c      	b.n	80019dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	2b0c      	cmp	r3, #12
 8001968:	d81c      	bhi.n	80019a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685a      	ldr	r2, [r3, #4]
 8001974:	4613      	mov	r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	4413      	add	r3, r2
 800197a:	3b23      	subs	r3, #35	@ 0x23
 800197c:	221f      	movs	r2, #31
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43db      	mvns	r3, r3
 8001984:	4019      	ands	r1, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	6818      	ldr	r0, [r3, #0]
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685a      	ldr	r2, [r3, #4]
 800198e:	4613      	mov	r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	4413      	add	r3, r2
 8001994:	3b23      	subs	r3, #35	@ 0x23
 8001996:	fa00 f203 	lsl.w	r2, r0, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	430a      	orrs	r2, r1
 80019a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80019a2:	e01b      	b.n	80019dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685a      	ldr	r2, [r3, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	4413      	add	r3, r2
 80019b4:	3b41      	subs	r3, #65	@ 0x41
 80019b6:	221f      	movs	r2, #31
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	4019      	ands	r1, r3
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	6818      	ldr	r0, [r3, #0]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685a      	ldr	r2, [r3, #4]
 80019c8:	4613      	mov	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	4413      	add	r3, r2
 80019ce:	3b41      	subs	r3, #65	@ 0x41
 80019d0:	fa00 f203 	lsl.w	r2, r0, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	430a      	orrs	r2, r1
 80019da:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2b09      	cmp	r3, #9
 80019e2:	d91c      	bls.n	8001a1e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	68d9      	ldr	r1, [r3, #12]
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	4613      	mov	r3, r2
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	4413      	add	r3, r2
 80019f4:	3b1e      	subs	r3, #30
 80019f6:	2207      	movs	r2, #7
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	43db      	mvns	r3, r3
 80019fe:	4019      	ands	r1, r3
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	6898      	ldr	r0, [r3, #8]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	4413      	add	r3, r2
 8001a0e:	3b1e      	subs	r3, #30
 8001a10:	fa00 f203 	lsl.w	r2, r0, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	430a      	orrs	r2, r1
 8001a1a:	60da      	str	r2, [r3, #12]
 8001a1c:	e019      	b.n	8001a52 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6919      	ldr	r1, [r3, #16]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	4413      	add	r3, r2
 8001a2e:	2207      	movs	r2, #7
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	4019      	ands	r1, r3
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	6898      	ldr	r0, [r3, #8]
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	4613      	mov	r3, r2
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	4413      	add	r3, r2
 8001a46:	fa00 f203 	lsl.w	r2, r0, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	430a      	orrs	r2, r1
 8001a50:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2b10      	cmp	r3, #16
 8001a58:	d003      	beq.n	8001a62 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001a5e:	2b11      	cmp	r3, #17
 8001a60:	d132      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1d      	ldr	r2, [pc, #116]	@ (8001adc <HAL_ADC_ConfigChannel+0x1e4>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d125      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d126      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	689a      	ldr	r2, [r3, #8]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001a88:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a8a:	683b      	ldr	r3, [r7, #0]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	2b10      	cmp	r3, #16
 8001a90:	d11a      	bne.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a92:	4b13      	ldr	r3, [pc, #76]	@ (8001ae0 <HAL_ADC_ConfigChannel+0x1e8>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a13      	ldr	r2, [pc, #76]	@ (8001ae4 <HAL_ADC_ConfigChannel+0x1ec>)
 8001a98:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9c:	0c9a      	lsrs	r2, r3, #18
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	4413      	add	r3, r2
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001aa8:	e002      	b.n	8001ab0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	3b01      	subs	r3, #1
 8001aae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f9      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x1b2>
 8001ab6:	e007      	b.n	8001ac8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001abc:	f043 0220 	orr.w	r2, r3, #32
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	40012400 	.word	0x40012400
 8001ae0:	20000000 	.word	0x20000000
 8001ae4:	431bde83 	.word	0x431bde83

08001ae8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001af4:	2300      	movs	r3, #0
 8001af6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d040      	beq.n	8001b88 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689a      	ldr	r2, [r3, #8]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f042 0201 	orr.w	r2, r2, #1
 8001b14:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001b16:	4b1f      	ldr	r3, [pc, #124]	@ (8001b94 <ADC_Enable+0xac>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b98 <ADC_Enable+0xb0>)
 8001b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001b20:	0c9b      	lsrs	r3, r3, #18
 8001b22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b24:	e002      	b.n	8001b2c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f9      	bne.n	8001b26 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001b32:	f7ff fbef 	bl	8001314 <HAL_GetTick>
 8001b36:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b38:	e01f      	b.n	8001b7a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001b3a:	f7ff fbeb 	bl	8001314 <HAL_GetTick>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	2b02      	cmp	r3, #2
 8001b46:	d918      	bls.n	8001b7a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d011      	beq.n	8001b7a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b5a:	f043 0210 	orr.w	r2, r3, #16
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b66:	f043 0201 	orr.w	r2, r3, #1
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e007      	b.n	8001b8a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d1d8      	bne.n	8001b3a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3710      	adds	r7, #16
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	20000000 	.word	0x20000000
 8001b98:	431bde83 	.word	0x431bde83

08001b9c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b084      	sub	sp, #16
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d12e      	bne.n	8001c14 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 0201 	bic.w	r2, r2, #1
 8001bc4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001bc6:	f7ff fba5 	bl	8001314 <HAL_GetTick>
 8001bca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001bcc:	e01b      	b.n	8001c06 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001bce:	f7ff fba1 	bl	8001314 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d914      	bls.n	8001c06 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d10d      	bne.n	8001c06 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bee:	f043 0210 	orr.w	r2, r3, #16
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfa:	f043 0201 	orr.w	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e007      	b.n	8001c16 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	f003 0301 	and.w	r3, r3, #1
 8001c10:	2b01      	cmp	r3, #1
 8001c12:	d0dc      	beq.n	8001bce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3710      	adds	r7, #16
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c30:	4b0c      	ldr	r3, [pc, #48]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x44>)
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c36:	68ba      	ldr	r2, [r7, #8]
 8001c38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001c4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c52:	4a04      	ldr	r2, [pc, #16]	@ (8001c64 <__NVIC_SetPriorityGrouping+0x44>)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	60d3      	str	r3, [r2, #12]
}
 8001c58:	bf00      	nop
 8001c5a:	3714      	adds	r7, #20
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	e000ed00 	.word	0xe000ed00

08001c68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c6c:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <__NVIC_GetPriorityGrouping+0x18>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	0a1b      	lsrs	r3, r3, #8
 8001c72:	f003 0307 	and.w	r3, r3, #7
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000ed00 	.word	0xe000ed00

08001c84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	6039      	str	r1, [r7, #0]
 8001c8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	db0a      	blt.n	8001cae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	490c      	ldr	r1, [pc, #48]	@ (8001cd0 <__NVIC_SetPriority+0x4c>)
 8001c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca2:	0112      	lsls	r2, r2, #4
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cac:	e00a      	b.n	8001cc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4908      	ldr	r1, [pc, #32]	@ (8001cd4 <__NVIC_SetPriority+0x50>)
 8001cb4:	79fb      	ldrb	r3, [r7, #7]
 8001cb6:	f003 030f 	and.w	r3, r3, #15
 8001cba:	3b04      	subs	r3, #4
 8001cbc:	0112      	lsls	r2, r2, #4
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	440b      	add	r3, r1
 8001cc2:	761a      	strb	r2, [r3, #24]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	e000e100 	.word	0xe000e100
 8001cd4:	e000ed00 	.word	0xe000ed00

08001cd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b089      	sub	sp, #36	@ 0x24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cec:	69fb      	ldr	r3, [r7, #28]
 8001cee:	f1c3 0307 	rsb	r3, r3, #7
 8001cf2:	2b04      	cmp	r3, #4
 8001cf4:	bf28      	it	cs
 8001cf6:	2304      	movcs	r3, #4
 8001cf8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	2b06      	cmp	r3, #6
 8001d00:	d902      	bls.n	8001d08 <NVIC_EncodePriority+0x30>
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	3b03      	subs	r3, #3
 8001d06:	e000      	b.n	8001d0a <NVIC_EncodePriority+0x32>
 8001d08:	2300      	movs	r3, #0
 8001d0a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	fa02 f303 	lsl.w	r3, r2, r3
 8001d16:	43da      	mvns	r2, r3
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	401a      	ands	r2, r3
 8001d1c:	697b      	ldr	r3, [r7, #20]
 8001d1e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d20:	f04f 31ff 	mov.w	r1, #4294967295
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	43d9      	mvns	r1, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d30:	4313      	orrs	r3, r2
         );
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3724      	adds	r7, #36	@ 0x24
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr

08001d3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	3b01      	subs	r3, #1
 8001d48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d4c:	d301      	bcc.n	8001d52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e00f      	b.n	8001d72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d52:	4a0a      	ldr	r2, [pc, #40]	@ (8001d7c <SysTick_Config+0x40>)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	3b01      	subs	r3, #1
 8001d58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d5a:	210f      	movs	r1, #15
 8001d5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d60:	f7ff ff90 	bl	8001c84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d64:	4b05      	ldr	r3, [pc, #20]	@ (8001d7c <SysTick_Config+0x40>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d6a:	4b04      	ldr	r3, [pc, #16]	@ (8001d7c <SysTick_Config+0x40>)
 8001d6c:	2207      	movs	r2, #7
 8001d6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d70:	2300      	movs	r3, #0
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3708      	adds	r7, #8
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	e000e010 	.word	0xe000e010

08001d80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f7ff ff49 	bl	8001c20 <__NVIC_SetPriorityGrouping>
}
 8001d8e:	bf00      	nop
 8001d90:	3708      	adds	r7, #8
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b086      	sub	sp, #24
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
 8001da2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001da8:	f7ff ff5e 	bl	8001c68 <__NVIC_GetPriorityGrouping>
 8001dac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	68b9      	ldr	r1, [r7, #8]
 8001db2:	6978      	ldr	r0, [r7, #20]
 8001db4:	f7ff ff90 	bl	8001cd8 <NVIC_EncodePriority>
 8001db8:	4602      	mov	r2, r0
 8001dba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dbe:	4611      	mov	r1, r2
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff ff5f 	bl	8001c84 <__NVIC_SetPriority>
}
 8001dc6:	bf00      	nop
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b082      	sub	sp, #8
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f7ff ffb0 	bl	8001d3c <SysTick_Config>
 8001ddc:	4603      	mov	r3, r0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
	...

08001de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b08b      	sub	sp, #44	@ 0x2c
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001df2:	2300      	movs	r3, #0
 8001df4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001df6:	2300      	movs	r3, #0
 8001df8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dfa:	e169      	b.n	80020d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	69fa      	ldr	r2, [r7, #28]
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e10:	69ba      	ldr	r2, [r7, #24]
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	f040 8158 	bne.w	80020ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	4a9a      	ldr	r2, [pc, #616]	@ (8002088 <HAL_GPIO_Init+0x2a0>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d05e      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e24:	4a98      	ldr	r2, [pc, #608]	@ (8002088 <HAL_GPIO_Init+0x2a0>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d875      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e2a:	4a98      	ldr	r2, [pc, #608]	@ (800208c <HAL_GPIO_Init+0x2a4>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d058      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e30:	4a96      	ldr	r2, [pc, #600]	@ (800208c <HAL_GPIO_Init+0x2a4>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d86f      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e36:	4a96      	ldr	r2, [pc, #600]	@ (8002090 <HAL_GPIO_Init+0x2a8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d052      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e3c:	4a94      	ldr	r2, [pc, #592]	@ (8002090 <HAL_GPIO_Init+0x2a8>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d869      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e42:	4a94      	ldr	r2, [pc, #592]	@ (8002094 <HAL_GPIO_Init+0x2ac>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d04c      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e48:	4a92      	ldr	r2, [pc, #584]	@ (8002094 <HAL_GPIO_Init+0x2ac>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d863      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e4e:	4a92      	ldr	r2, [pc, #584]	@ (8002098 <HAL_GPIO_Init+0x2b0>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d046      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
 8001e54:	4a90      	ldr	r2, [pc, #576]	@ (8002098 <HAL_GPIO_Init+0x2b0>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d85d      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e5a:	2b12      	cmp	r3, #18
 8001e5c:	d82a      	bhi.n	8001eb4 <HAL_GPIO_Init+0xcc>
 8001e5e:	2b12      	cmp	r3, #18
 8001e60:	d859      	bhi.n	8001f16 <HAL_GPIO_Init+0x12e>
 8001e62:	a201      	add	r2, pc, #4	@ (adr r2, 8001e68 <HAL_GPIO_Init+0x80>)
 8001e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e68:	08001ee3 	.word	0x08001ee3
 8001e6c:	08001ebd 	.word	0x08001ebd
 8001e70:	08001ecf 	.word	0x08001ecf
 8001e74:	08001f11 	.word	0x08001f11
 8001e78:	08001f17 	.word	0x08001f17
 8001e7c:	08001f17 	.word	0x08001f17
 8001e80:	08001f17 	.word	0x08001f17
 8001e84:	08001f17 	.word	0x08001f17
 8001e88:	08001f17 	.word	0x08001f17
 8001e8c:	08001f17 	.word	0x08001f17
 8001e90:	08001f17 	.word	0x08001f17
 8001e94:	08001f17 	.word	0x08001f17
 8001e98:	08001f17 	.word	0x08001f17
 8001e9c:	08001f17 	.word	0x08001f17
 8001ea0:	08001f17 	.word	0x08001f17
 8001ea4:	08001f17 	.word	0x08001f17
 8001ea8:	08001f17 	.word	0x08001f17
 8001eac:	08001ec5 	.word	0x08001ec5
 8001eb0:	08001ed9 	.word	0x08001ed9
 8001eb4:	4a79      	ldr	r2, [pc, #484]	@ (800209c <HAL_GPIO_Init+0x2b4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eba:	e02c      	b.n	8001f16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	623b      	str	r3, [r7, #32]
          break;
 8001ec2:	e029      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	623b      	str	r3, [r7, #32]
          break;
 8001ecc:	e024      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	3308      	adds	r3, #8
 8001ed4:	623b      	str	r3, [r7, #32]
          break;
 8001ed6:	e01f      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	330c      	adds	r3, #12
 8001ede:	623b      	str	r3, [r7, #32]
          break;
 8001ee0:	e01a      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d102      	bne.n	8001ef0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001eea:	2304      	movs	r3, #4
 8001eec:	623b      	str	r3, [r7, #32]
          break;
 8001eee:	e013      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d105      	bne.n	8001f04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ef8:	2308      	movs	r3, #8
 8001efa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	69fa      	ldr	r2, [r7, #28]
 8001f00:	611a      	str	r2, [r3, #16]
          break;
 8001f02:	e009      	b.n	8001f18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f04:	2308      	movs	r3, #8
 8001f06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69fa      	ldr	r2, [r7, #28]
 8001f0c:	615a      	str	r2, [r3, #20]
          break;
 8001f0e:	e003      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f10:	2300      	movs	r3, #0
 8001f12:	623b      	str	r3, [r7, #32]
          break;
 8001f14:	e000      	b.n	8001f18 <HAL_GPIO_Init+0x130>
          break;
 8001f16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	2bff      	cmp	r3, #255	@ 0xff
 8001f1c:	d801      	bhi.n	8001f22 <HAL_GPIO_Init+0x13a>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	e001      	b.n	8001f26 <HAL_GPIO_Init+0x13e>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3304      	adds	r3, #4
 8001f26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f28:	69bb      	ldr	r3, [r7, #24]
 8001f2a:	2bff      	cmp	r3, #255	@ 0xff
 8001f2c:	d802      	bhi.n	8001f34 <HAL_GPIO_Init+0x14c>
 8001f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	e002      	b.n	8001f3a <HAL_GPIO_Init+0x152>
 8001f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f36:	3b08      	subs	r3, #8
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	681a      	ldr	r2, [r3, #0]
 8001f40:	210f      	movs	r1, #15
 8001f42:	693b      	ldr	r3, [r7, #16]
 8001f44:	fa01 f303 	lsl.w	r3, r1, r3
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	401a      	ands	r2, r3
 8001f4c:	6a39      	ldr	r1, [r7, #32]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	fa01 f303 	lsl.w	r3, r1, r3
 8001f54:	431a      	orrs	r2, r3
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f000 80b1 	beq.w	80020ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f68:	4b4d      	ldr	r3, [pc, #308]	@ (80020a0 <HAL_GPIO_Init+0x2b8>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	4a4c      	ldr	r2, [pc, #304]	@ (80020a0 <HAL_GPIO_Init+0x2b8>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	6193      	str	r3, [r2, #24]
 8001f74:	4b4a      	ldr	r3, [pc, #296]	@ (80020a0 <HAL_GPIO_Init+0x2b8>)
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f80:	4a48      	ldr	r2, [pc, #288]	@ (80020a4 <HAL_GPIO_Init+0x2bc>)
 8001f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f84:	089b      	lsrs	r3, r3, #2
 8001f86:	3302      	adds	r3, #2
 8001f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	009b      	lsls	r3, r3, #2
 8001f96:	220f      	movs	r2, #15
 8001f98:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a40      	ldr	r2, [pc, #256]	@ (80020a8 <HAL_GPIO_Init+0x2c0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d013      	beq.n	8001fd4 <HAL_GPIO_Init+0x1ec>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3f      	ldr	r2, [pc, #252]	@ (80020ac <HAL_GPIO_Init+0x2c4>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d00d      	beq.n	8001fd0 <HAL_GPIO_Init+0x1e8>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a3e      	ldr	r2, [pc, #248]	@ (80020b0 <HAL_GPIO_Init+0x2c8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d007      	beq.n	8001fcc <HAL_GPIO_Init+0x1e4>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	4a3d      	ldr	r2, [pc, #244]	@ (80020b4 <HAL_GPIO_Init+0x2cc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d101      	bne.n	8001fc8 <HAL_GPIO_Init+0x1e0>
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e006      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fc8:	2304      	movs	r3, #4
 8001fca:	e004      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fcc:	2302      	movs	r3, #2
 8001fce:	e002      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e000      	b.n	8001fd6 <HAL_GPIO_Init+0x1ee>
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001fd8:	f002 0203 	and.w	r2, r2, #3
 8001fdc:	0092      	lsls	r2, r2, #2
 8001fde:	4093      	lsls	r3, r2
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fe6:	492f      	ldr	r1, [pc, #188]	@ (80020a4 <HAL_GPIO_Init+0x2bc>)
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fea:	089b      	lsrs	r3, r3, #2
 8001fec:	3302      	adds	r3, #2
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d006      	beq.n	800200e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002000:	4b2d      	ldr	r3, [pc, #180]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	492c      	ldr	r1, [pc, #176]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002006:	69bb      	ldr	r3, [r7, #24]
 8002008:	4313      	orrs	r3, r2
 800200a:	608b      	str	r3, [r1, #8]
 800200c:	e006      	b.n	800201c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800200e:	4b2a      	ldr	r3, [pc, #168]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	43db      	mvns	r3, r3
 8002016:	4928      	ldr	r1, [pc, #160]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002018:	4013      	ands	r3, r2
 800201a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d006      	beq.n	8002036 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002028:	4b23      	ldr	r3, [pc, #140]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800202a:	68da      	ldr	r2, [r3, #12]
 800202c:	4922      	ldr	r1, [pc, #136]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	60cb      	str	r3, [r1, #12]
 8002034:	e006      	b.n	8002044 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002036:	4b20      	ldr	r3, [pc, #128]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002038:	68da      	ldr	r2, [r3, #12]
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	43db      	mvns	r3, r3
 800203e:	491e      	ldr	r1, [pc, #120]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002040:	4013      	ands	r3, r2
 8002042:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002050:	4b19      	ldr	r3, [pc, #100]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002052:	685a      	ldr	r2, [r3, #4]
 8002054:	4918      	ldr	r1, [pc, #96]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	604b      	str	r3, [r1, #4]
 800205c:	e006      	b.n	800206c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800205e:	4b16      	ldr	r3, [pc, #88]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	43db      	mvns	r3, r3
 8002066:	4914      	ldr	r1, [pc, #80]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 8002068:	4013      	ands	r3, r2
 800206a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d021      	beq.n	80020bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002078:	4b0f      	ldr	r3, [pc, #60]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	490e      	ldr	r1, [pc, #56]	@ (80020b8 <HAL_GPIO_Init+0x2d0>)
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	600b      	str	r3, [r1, #0]
 8002084:	e021      	b.n	80020ca <HAL_GPIO_Init+0x2e2>
 8002086:	bf00      	nop
 8002088:	10320000 	.word	0x10320000
 800208c:	10310000 	.word	0x10310000
 8002090:	10220000 	.word	0x10220000
 8002094:	10210000 	.word	0x10210000
 8002098:	10120000 	.word	0x10120000
 800209c:	10110000 	.word	0x10110000
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40010000 	.word	0x40010000
 80020a8:	40010800 	.word	0x40010800
 80020ac:	40010c00 	.word	0x40010c00
 80020b0:	40011000 	.word	0x40011000
 80020b4:	40011400 	.word	0x40011400
 80020b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020bc:	4b0b      	ldr	r3, [pc, #44]	@ (80020ec <HAL_GPIO_Init+0x304>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	69bb      	ldr	r3, [r7, #24]
 80020c2:	43db      	mvns	r3, r3
 80020c4:	4909      	ldr	r1, [pc, #36]	@ (80020ec <HAL_GPIO_Init+0x304>)
 80020c6:	4013      	ands	r3, r2
 80020c8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020cc:	3301      	adds	r3, #1
 80020ce:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d6:	fa22 f303 	lsr.w	r3, r2, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f47f ae8e 	bne.w	8001dfc <HAL_GPIO_Init+0x14>
  }
}
 80020e0:	bf00      	nop
 80020e2:	bf00      	nop
 80020e4:	372c      	adds	r7, #44	@ 0x2c
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr
 80020ec:	40010400 	.word	0x40010400

080020f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	807b      	strh	r3, [r7, #2]
 80020fc:	4613      	mov	r3, r2
 80020fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002100:	787b      	ldrb	r3, [r7, #1]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002106:	887a      	ldrh	r2, [r7, #2]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800210c:	e003      	b.n	8002116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800210e:	887b      	ldrh	r3, [r7, #2]
 8002110:	041a      	lsls	r2, r3, #16
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	611a      	str	r2, [r3, #16]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr

08002120 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d101      	bne.n	8002132 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e272      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	2b00      	cmp	r3, #0
 800213c:	f000 8087 	beq.w	800224e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002140:	4b92      	ldr	r3, [pc, #584]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 030c 	and.w	r3, r3, #12
 8002148:	2b04      	cmp	r3, #4
 800214a:	d00c      	beq.n	8002166 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800214c:	4b8f      	ldr	r3, [pc, #572]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 030c 	and.w	r3, r3, #12
 8002154:	2b08      	cmp	r3, #8
 8002156:	d112      	bne.n	800217e <HAL_RCC_OscConfig+0x5e>
 8002158:	4b8c      	ldr	r3, [pc, #560]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002164:	d10b      	bne.n	800217e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002166:	4b89      	ldr	r3, [pc, #548]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800216e:	2b00      	cmp	r3, #0
 8002170:	d06c      	beq.n	800224c <HAL_RCC_OscConfig+0x12c>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d168      	bne.n	800224c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	e24c      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002186:	d106      	bne.n	8002196 <HAL_RCC_OscConfig+0x76>
 8002188:	4b80      	ldr	r3, [pc, #512]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a7f      	ldr	r2, [pc, #508]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 800218e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002192:	6013      	str	r3, [r2, #0]
 8002194:	e02e      	b.n	80021f4 <HAL_RCC_OscConfig+0xd4>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x98>
 800219e:	4b7b      	ldr	r3, [pc, #492]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a7a      	ldr	r2, [pc, #488]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	4b78      	ldr	r3, [pc, #480]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a77      	ldr	r2, [pc, #476]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021b0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	e01d      	b.n	80021f4 <HAL_RCC_OscConfig+0xd4>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021c0:	d10c      	bne.n	80021dc <HAL_RCC_OscConfig+0xbc>
 80021c2:	4b72      	ldr	r3, [pc, #456]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a71      	ldr	r2, [pc, #452]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80021cc:	6013      	str	r3, [r2, #0]
 80021ce:	4b6f      	ldr	r3, [pc, #444]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a6e      	ldr	r2, [pc, #440]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021d8:	6013      	str	r3, [r2, #0]
 80021da:	e00b      	b.n	80021f4 <HAL_RCC_OscConfig+0xd4>
 80021dc:	4b6b      	ldr	r3, [pc, #428]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a6a      	ldr	r2, [pc, #424]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021e6:	6013      	str	r3, [r2, #0]
 80021e8:	4b68      	ldr	r3, [pc, #416]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a67      	ldr	r2, [pc, #412]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80021ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d013      	beq.n	8002224 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fc:	f7ff f88a 	bl	8001314 <HAL_GetTick>
 8002200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002202:	e008      	b.n	8002216 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002204:	f7ff f886 	bl	8001314 <HAL_GetTick>
 8002208:	4602      	mov	r2, r0
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	1ad3      	subs	r3, r2, r3
 800220e:	2b64      	cmp	r3, #100	@ 0x64
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e200      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002216:	4b5d      	ldr	r3, [pc, #372]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0f0      	beq.n	8002204 <HAL_RCC_OscConfig+0xe4>
 8002222:	e014      	b.n	800224e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002224:	f7ff f876 	bl	8001314 <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800222c:	f7ff f872 	bl	8001314 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b64      	cmp	r3, #100	@ 0x64
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e1ec      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800223e:	4b53      	ldr	r3, [pc, #332]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d1f0      	bne.n	800222c <HAL_RCC_OscConfig+0x10c>
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800224c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d063      	beq.n	8002322 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800225a:	4b4c      	ldr	r3, [pc, #304]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 030c 	and.w	r3, r3, #12
 8002262:	2b00      	cmp	r3, #0
 8002264:	d00b      	beq.n	800227e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002266:	4b49      	ldr	r3, [pc, #292]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 030c 	and.w	r3, r3, #12
 800226e:	2b08      	cmp	r3, #8
 8002270:	d11c      	bne.n	80022ac <HAL_RCC_OscConfig+0x18c>
 8002272:	4b46      	ldr	r3, [pc, #280]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227a:	2b00      	cmp	r3, #0
 800227c:	d116      	bne.n	80022ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800227e:	4b43      	ldr	r3, [pc, #268]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0302 	and.w	r3, r3, #2
 8002286:	2b00      	cmp	r3, #0
 8002288:	d005      	beq.n	8002296 <HAL_RCC_OscConfig+0x176>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	691b      	ldr	r3, [r3, #16]
 800228e:	2b01      	cmp	r3, #1
 8002290:	d001      	beq.n	8002296 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e1c0      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002296:	4b3d      	ldr	r3, [pc, #244]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	695b      	ldr	r3, [r3, #20]
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	4939      	ldr	r1, [pc, #228]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022aa:	e03a      	b.n	8002322 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d020      	beq.n	80022f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022b4:	4b36      	ldr	r3, [pc, #216]	@ (8002390 <HAL_RCC_OscConfig+0x270>)
 80022b6:	2201      	movs	r2, #1
 80022b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ba:	f7ff f82b 	bl	8001314 <HAL_GetTick>
 80022be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c0:	e008      	b.n	80022d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022c2:	f7ff f827 	bl	8001314 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d901      	bls.n	80022d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e1a1      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022d4:	4b2d      	ldr	r3, [pc, #180]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0302 	and.w	r3, r3, #2
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d0f0      	beq.n	80022c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022e0:	4b2a      	ldr	r3, [pc, #168]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	4927      	ldr	r1, [pc, #156]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	600b      	str	r3, [r1, #0]
 80022f4:	e015      	b.n	8002322 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80022f6:	4b26      	ldr	r3, [pc, #152]	@ (8002390 <HAL_RCC_OscConfig+0x270>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022fc:	f7ff f80a 	bl	8001314 <HAL_GetTick>
 8002300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002302:	e008      	b.n	8002316 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002304:	f7ff f806 	bl	8001314 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	2b02      	cmp	r3, #2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e180      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002316:	4b1d      	ldr	r3, [pc, #116]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d1f0      	bne.n	8002304 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0308 	and.w	r3, r3, #8
 800232a:	2b00      	cmp	r3, #0
 800232c:	d03a      	beq.n	80023a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699b      	ldr	r3, [r3, #24]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d019      	beq.n	800236a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002336:	4b17      	ldr	r3, [pc, #92]	@ (8002394 <HAL_RCC_OscConfig+0x274>)
 8002338:	2201      	movs	r2, #1
 800233a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800233c:	f7fe ffea 	bl	8001314 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002344:	f7fe ffe6 	bl	8001314 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e160      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002356:	4b0d      	ldr	r3, [pc, #52]	@ (800238c <HAL_RCC_OscConfig+0x26c>)
 8002358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d0f0      	beq.n	8002344 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002362:	2001      	movs	r0, #1
 8002364:	f000 face 	bl	8002904 <RCC_Delay>
 8002368:	e01c      	b.n	80023a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800236a:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <HAL_RCC_OscConfig+0x274>)
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002370:	f7fe ffd0 	bl	8001314 <HAL_GetTick>
 8002374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002376:	e00f      	b.n	8002398 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002378:	f7fe ffcc 	bl	8001314 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	693b      	ldr	r3, [r7, #16]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d908      	bls.n	8002398 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002386:	2303      	movs	r3, #3
 8002388:	e146      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
 800238a:	bf00      	nop
 800238c:	40021000 	.word	0x40021000
 8002390:	42420000 	.word	0x42420000
 8002394:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002398:	4b92      	ldr	r3, [pc, #584]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800239a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d1e9      	bne.n	8002378 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0304 	and.w	r3, r3, #4
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	f000 80a6 	beq.w	80024fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023b6:	4b8b      	ldr	r3, [pc, #556]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d10d      	bne.n	80023de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023c2:	4b88      	ldr	r3, [pc, #544]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80023c4:	69db      	ldr	r3, [r3, #28]
 80023c6:	4a87      	ldr	r2, [pc, #540]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80023c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023cc:	61d3      	str	r3, [r2, #28]
 80023ce:	4b85      	ldr	r3, [pc, #532]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023d6:	60bb      	str	r3, [r7, #8]
 80023d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80023da:	2301      	movs	r3, #1
 80023dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023de:	4b82      	ldr	r3, [pc, #520]	@ (80025e8 <HAL_RCC_OscConfig+0x4c8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d118      	bne.n	800241c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80023ea:	4b7f      	ldr	r3, [pc, #508]	@ (80025e8 <HAL_RCC_OscConfig+0x4c8>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4a7e      	ldr	r2, [pc, #504]	@ (80025e8 <HAL_RCC_OscConfig+0x4c8>)
 80023f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023f6:	f7fe ff8d 	bl	8001314 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023fc:	e008      	b.n	8002410 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023fe:	f7fe ff89 	bl	8001314 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	2b64      	cmp	r3, #100	@ 0x64
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e103      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002410:	4b75      	ldr	r3, [pc, #468]	@ (80025e8 <HAL_RCC_OscConfig+0x4c8>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002418:	2b00      	cmp	r3, #0
 800241a:	d0f0      	beq.n	80023fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d106      	bne.n	8002432 <HAL_RCC_OscConfig+0x312>
 8002424:	4b6f      	ldr	r3, [pc, #444]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002426:	6a1b      	ldr	r3, [r3, #32]
 8002428:	4a6e      	ldr	r2, [pc, #440]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	6213      	str	r3, [r2, #32]
 8002430:	e02d      	b.n	800248e <HAL_RCC_OscConfig+0x36e>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68db      	ldr	r3, [r3, #12]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d10c      	bne.n	8002454 <HAL_RCC_OscConfig+0x334>
 800243a:	4b6a      	ldr	r3, [pc, #424]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800243c:	6a1b      	ldr	r3, [r3, #32]
 800243e:	4a69      	ldr	r2, [pc, #420]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002440:	f023 0301 	bic.w	r3, r3, #1
 8002444:	6213      	str	r3, [r2, #32]
 8002446:	4b67      	ldr	r3, [pc, #412]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002448:	6a1b      	ldr	r3, [r3, #32]
 800244a:	4a66      	ldr	r2, [pc, #408]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800244c:	f023 0304 	bic.w	r3, r3, #4
 8002450:	6213      	str	r3, [r2, #32]
 8002452:	e01c      	b.n	800248e <HAL_RCC_OscConfig+0x36e>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	68db      	ldr	r3, [r3, #12]
 8002458:	2b05      	cmp	r3, #5
 800245a:	d10c      	bne.n	8002476 <HAL_RCC_OscConfig+0x356>
 800245c:	4b61      	ldr	r3, [pc, #388]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	4a60      	ldr	r2, [pc, #384]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002462:	f043 0304 	orr.w	r3, r3, #4
 8002466:	6213      	str	r3, [r2, #32]
 8002468:	4b5e      	ldr	r3, [pc, #376]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800246a:	6a1b      	ldr	r3, [r3, #32]
 800246c:	4a5d      	ldr	r2, [pc, #372]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800246e:	f043 0301 	orr.w	r3, r3, #1
 8002472:	6213      	str	r3, [r2, #32]
 8002474:	e00b      	b.n	800248e <HAL_RCC_OscConfig+0x36e>
 8002476:	4b5b      	ldr	r3, [pc, #364]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	4a5a      	ldr	r2, [pc, #360]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800247c:	f023 0301 	bic.w	r3, r3, #1
 8002480:	6213      	str	r3, [r2, #32]
 8002482:	4b58      	ldr	r3, [pc, #352]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	4a57      	ldr	r2, [pc, #348]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002488:	f023 0304 	bic.w	r3, r3, #4
 800248c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d015      	beq.n	80024c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002496:	f7fe ff3d 	bl	8001314 <HAL_GetTick>
 800249a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800249c:	e00a      	b.n	80024b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800249e:	f7fe ff39 	bl	8001314 <HAL_GetTick>
 80024a2:	4602      	mov	r2, r0
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e0b1      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b4:	4b4b      	ldr	r3, [pc, #300]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ee      	beq.n	800249e <HAL_RCC_OscConfig+0x37e>
 80024c0:	e014      	b.n	80024ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c2:	f7fe ff27 	bl	8001314 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024c8:	e00a      	b.n	80024e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024ca:	f7fe ff23 	bl	8001314 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024d8:	4293      	cmp	r3, r2
 80024da:	d901      	bls.n	80024e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80024dc:	2303      	movs	r3, #3
 80024de:	e09b      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e0:	4b40      	ldr	r3, [pc, #256]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d1ee      	bne.n	80024ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80024ec:	7dfb      	ldrb	r3, [r7, #23]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d105      	bne.n	80024fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024f2:	4b3c      	ldr	r3, [pc, #240]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80024f4:	69db      	ldr	r3, [r3, #28]
 80024f6:	4a3b      	ldr	r2, [pc, #236]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80024f8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	2b00      	cmp	r3, #0
 8002504:	f000 8087 	beq.w	8002616 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002508:	4b36      	ldr	r3, [pc, #216]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 030c 	and.w	r3, r3, #12
 8002510:	2b08      	cmp	r3, #8
 8002512:	d061      	beq.n	80025d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	2b02      	cmp	r3, #2
 800251a:	d146      	bne.n	80025aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800251c:	4b33      	ldr	r3, [pc, #204]	@ (80025ec <HAL_RCC_OscConfig+0x4cc>)
 800251e:	2200      	movs	r2, #0
 8002520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002522:	f7fe fef7 	bl	8001314 <HAL_GetTick>
 8002526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002528:	e008      	b.n	800253c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800252a:	f7fe fef3 	bl	8001314 <HAL_GetTick>
 800252e:	4602      	mov	r2, r0
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	2b02      	cmp	r3, #2
 8002536:	d901      	bls.n	800253c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002538:	2303      	movs	r3, #3
 800253a:	e06d      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800253c:	4b29      	ldr	r3, [pc, #164]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1f0      	bne.n	800252a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a1b      	ldr	r3, [r3, #32]
 800254c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002550:	d108      	bne.n	8002564 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002552:	4b24      	ldr	r3, [pc, #144]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	4921      	ldr	r1, [pc, #132]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002560:	4313      	orrs	r3, r2
 8002562:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002564:	4b1f      	ldr	r3, [pc, #124]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a19      	ldr	r1, [r3, #32]
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002574:	430b      	orrs	r3, r1
 8002576:	491b      	ldr	r1, [pc, #108]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 8002578:	4313      	orrs	r3, r2
 800257a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800257c:	4b1b      	ldr	r3, [pc, #108]	@ (80025ec <HAL_RCC_OscConfig+0x4cc>)
 800257e:	2201      	movs	r2, #1
 8002580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002582:	f7fe fec7 	bl	8001314 <HAL_GetTick>
 8002586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002588:	e008      	b.n	800259c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800258a:	f7fe fec3 	bl	8001314 <HAL_GetTick>
 800258e:	4602      	mov	r2, r0
 8002590:	693b      	ldr	r3, [r7, #16]
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b02      	cmp	r3, #2
 8002596:	d901      	bls.n	800259c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	e03d      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800259c:	4b11      	ldr	r3, [pc, #68]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d0f0      	beq.n	800258a <HAL_RCC_OscConfig+0x46a>
 80025a8:	e035      	b.n	8002616 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025aa:	4b10      	ldr	r3, [pc, #64]	@ (80025ec <HAL_RCC_OscConfig+0x4cc>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b0:	f7fe feb0 	bl	8001314 <HAL_GetTick>
 80025b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b6:	e008      	b.n	80025ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b8:	f7fe feac 	bl	8001314 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e026      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ca:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1f0      	bne.n	80025b8 <HAL_RCC_OscConfig+0x498>
 80025d6:	e01e      	b.n	8002616 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	69db      	ldr	r3, [r3, #28]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d107      	bne.n	80025f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	e019      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
 80025e4:	40021000 	.word	0x40021000
 80025e8:	40007000 	.word	0x40007000
 80025ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002620 <HAL_RCC_OscConfig+0x500>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	429a      	cmp	r2, r3
 8002602:	d106      	bne.n	8002612 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800260e:	429a      	cmp	r2, r3
 8002610:	d001      	beq.n	8002616 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002616:	2300      	movs	r3, #0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40021000 	.word	0x40021000

08002624 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d101      	bne.n	8002638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	e0d0      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002638:	4b6a      	ldr	r3, [pc, #424]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0307 	and.w	r3, r3, #7
 8002640:	683a      	ldr	r2, [r7, #0]
 8002642:	429a      	cmp	r2, r3
 8002644:	d910      	bls.n	8002668 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002646:	4b67      	ldr	r3, [pc, #412]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 0207 	bic.w	r2, r3, #7
 800264e:	4965      	ldr	r1, [pc, #404]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	4313      	orrs	r3, r2
 8002654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002656:	4b63      	ldr	r3, [pc, #396]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0307 	and.w	r3, r3, #7
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	429a      	cmp	r2, r3
 8002662:	d001      	beq.n	8002668 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e0b8      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d020      	beq.n	80026b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002680:	4b59      	ldr	r3, [pc, #356]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	4a58      	ldr	r2, [pc, #352]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002686:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800268a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0308 	and.w	r3, r3, #8
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002698:	4b53      	ldr	r3, [pc, #332]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	4a52      	ldr	r2, [pc, #328]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 800269e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80026a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026a4:	4b50      	ldr	r3, [pc, #320]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	689b      	ldr	r3, [r3, #8]
 80026b0:	494d      	ldr	r1, [pc, #308]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d040      	beq.n	8002744 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d107      	bne.n	80026da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026ca:	4b47      	ldr	r3, [pc, #284]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d115      	bne.n	8002702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e07f      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d107      	bne.n	80026f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026e2:	4b41      	ldr	r3, [pc, #260]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d109      	bne.n	8002702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	e073      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026f2:	4b3d      	ldr	r3, [pc, #244]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e06b      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002702:	4b39      	ldr	r3, [pc, #228]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f023 0203 	bic.w	r2, r3, #3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	4936      	ldr	r1, [pc, #216]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002710:	4313      	orrs	r3, r2
 8002712:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002714:	f7fe fdfe 	bl	8001314 <HAL_GetTick>
 8002718:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800271a:	e00a      	b.n	8002732 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800271c:	f7fe fdfa 	bl	8001314 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800272a:	4293      	cmp	r3, r2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e053      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002732:	4b2d      	ldr	r3, [pc, #180]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 020c 	and.w	r2, r3, #12
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	429a      	cmp	r2, r3
 8002742:	d1eb      	bne.n	800271c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002744:	4b27      	ldr	r3, [pc, #156]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0307 	and.w	r3, r3, #7
 800274c:	683a      	ldr	r2, [r7, #0]
 800274e:	429a      	cmp	r2, r3
 8002750:	d210      	bcs.n	8002774 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002752:	4b24      	ldr	r3, [pc, #144]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f023 0207 	bic.w	r2, r3, #7
 800275a:	4922      	ldr	r1, [pc, #136]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	4313      	orrs	r3, r2
 8002760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <HAL_RCC_ClockConfig+0x1c0>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f003 0307 	and.w	r3, r3, #7
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d001      	beq.n	8002774 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e032      	b.n	80027da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0304 	and.w	r3, r3, #4
 800277c:	2b00      	cmp	r3, #0
 800277e:	d008      	beq.n	8002792 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002780:	4b19      	ldr	r3, [pc, #100]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	4916      	ldr	r1, [pc, #88]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 800278e:	4313      	orrs	r3, r2
 8002790:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f003 0308 	and.w	r3, r3, #8
 800279a:	2b00      	cmp	r3, #0
 800279c:	d009      	beq.n	80027b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800279e:	4b12      	ldr	r3, [pc, #72]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	691b      	ldr	r3, [r3, #16]
 80027aa:	00db      	lsls	r3, r3, #3
 80027ac:	490e      	ldr	r1, [pc, #56]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80027b2:	f000 f821 	bl	80027f8 <HAL_RCC_GetSysClockFreq>
 80027b6:	4602      	mov	r2, r0
 80027b8:	4b0b      	ldr	r3, [pc, #44]	@ (80027e8 <HAL_RCC_ClockConfig+0x1c4>)
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	091b      	lsrs	r3, r3, #4
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	490a      	ldr	r1, [pc, #40]	@ (80027ec <HAL_RCC_ClockConfig+0x1c8>)
 80027c4:	5ccb      	ldrb	r3, [r1, r3]
 80027c6:	fa22 f303 	lsr.w	r3, r2, r3
 80027ca:	4a09      	ldr	r2, [pc, #36]	@ (80027f0 <HAL_RCC_ClockConfig+0x1cc>)
 80027cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80027ce:	4b09      	ldr	r3, [pc, #36]	@ (80027f4 <HAL_RCC_ClockConfig+0x1d0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fe fd5c 	bl	8001290 <HAL_InitTick>

  return HAL_OK;
 80027d8:	2300      	movs	r3, #0
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3710      	adds	r7, #16
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40022000 	.word	0x40022000
 80027e8:	40021000 	.word	0x40021000
 80027ec:	08004dcc 	.word	0x08004dcc
 80027f0:	20000000 	.word	0x20000000
 80027f4:	20000004 	.word	0x20000004

080027f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b087      	sub	sp, #28
 80027fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	2300      	movs	r3, #0
 8002808:	617b      	str	r3, [r7, #20]
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002812:	4b1e      	ldr	r3, [pc, #120]	@ (800288c <HAL_RCC_GetSysClockFreq+0x94>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f003 030c 	and.w	r3, r3, #12
 800281e:	2b04      	cmp	r3, #4
 8002820:	d002      	beq.n	8002828 <HAL_RCC_GetSysClockFreq+0x30>
 8002822:	2b08      	cmp	r3, #8
 8002824:	d003      	beq.n	800282e <HAL_RCC_GetSysClockFreq+0x36>
 8002826:	e027      	b.n	8002878 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002828:	4b19      	ldr	r3, [pc, #100]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x98>)
 800282a:	613b      	str	r3, [r7, #16]
      break;
 800282c:	e027      	b.n	800287e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	0c9b      	lsrs	r3, r3, #18
 8002832:	f003 030f 	and.w	r3, r3, #15
 8002836:	4a17      	ldr	r2, [pc, #92]	@ (8002894 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002838:	5cd3      	ldrb	r3, [r2, r3]
 800283a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d010      	beq.n	8002868 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002846:	4b11      	ldr	r3, [pc, #68]	@ (800288c <HAL_RCC_GetSysClockFreq+0x94>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	0c5b      	lsrs	r3, r3, #17
 800284c:	f003 0301 	and.w	r3, r3, #1
 8002850:	4a11      	ldr	r2, [pc, #68]	@ (8002898 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002852:	5cd3      	ldrb	r3, [r2, r3]
 8002854:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a0d      	ldr	r2, [pc, #52]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x98>)
 800285a:	fb03 f202 	mul.w	r2, r3, r2
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	fbb2 f3f3 	udiv	r3, r2, r3
 8002864:	617b      	str	r3, [r7, #20]
 8002866:	e004      	b.n	8002872 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a0c      	ldr	r2, [pc, #48]	@ (800289c <HAL_RCC_GetSysClockFreq+0xa4>)
 800286c:	fb02 f303 	mul.w	r3, r2, r3
 8002870:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	613b      	str	r3, [r7, #16]
      break;
 8002876:	e002      	b.n	800287e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002878:	4b05      	ldr	r3, [pc, #20]	@ (8002890 <HAL_RCC_GetSysClockFreq+0x98>)
 800287a:	613b      	str	r3, [r7, #16]
      break;
 800287c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800287e:	693b      	ldr	r3, [r7, #16]
}
 8002880:	4618      	mov	r0, r3
 8002882:	371c      	adds	r7, #28
 8002884:	46bd      	mov	sp, r7
 8002886:	bc80      	pop	{r7}
 8002888:	4770      	bx	lr
 800288a:	bf00      	nop
 800288c:	40021000 	.word	0x40021000
 8002890:	007a1200 	.word	0x007a1200
 8002894:	08004de4 	.word	0x08004de4
 8002898:	08004df4 	.word	0x08004df4
 800289c:	003d0900 	.word	0x003d0900

080028a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028a4:	4b02      	ldr	r3, [pc, #8]	@ (80028b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80028a6:	681b      	ldr	r3, [r3, #0]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr
 80028b0:	20000000 	.word	0x20000000

080028b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028b8:	f7ff fff2 	bl	80028a0 <HAL_RCC_GetHCLKFreq>
 80028bc:	4602      	mov	r2, r0
 80028be:	4b05      	ldr	r3, [pc, #20]	@ (80028d4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	0a1b      	lsrs	r3, r3, #8
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	4903      	ldr	r1, [pc, #12]	@ (80028d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028ca:	5ccb      	ldrb	r3, [r1, r3]
 80028cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40021000 	.word	0x40021000
 80028d8:	08004ddc 	.word	0x08004ddc

080028dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80028e0:	f7ff ffde 	bl	80028a0 <HAL_RCC_GetHCLKFreq>
 80028e4:	4602      	mov	r2, r0
 80028e6:	4b05      	ldr	r3, [pc, #20]	@ (80028fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	0adb      	lsrs	r3, r3, #11
 80028ec:	f003 0307 	and.w	r3, r3, #7
 80028f0:	4903      	ldr	r1, [pc, #12]	@ (8002900 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028f2:	5ccb      	ldrb	r3, [r1, r3]
 80028f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40021000 	.word	0x40021000
 8002900:	08004ddc 	.word	0x08004ddc

08002904 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800290c:	4b0a      	ldr	r3, [pc, #40]	@ (8002938 <RCC_Delay+0x34>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a0a      	ldr	r2, [pc, #40]	@ (800293c <RCC_Delay+0x38>)
 8002912:	fba2 2303 	umull	r2, r3, r2, r3
 8002916:	0a5b      	lsrs	r3, r3, #9
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	fb02 f303 	mul.w	r3, r2, r3
 800291e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002920:	bf00      	nop
  }
  while (Delay --);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1e5a      	subs	r2, r3, #1
 8002926:	60fa      	str	r2, [r7, #12]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d1f9      	bne.n	8002920 <RCC_Delay+0x1c>
}
 800292c:	bf00      	nop
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	bc80      	pop	{r7}
 8002936:	4770      	bx	lr
 8002938:	20000000 	.word	0x20000000
 800293c:	10624dd3 	.word	0x10624dd3

08002940 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	613b      	str	r3, [r7, #16]
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d07d      	beq.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800295c:	2300      	movs	r3, #0
 800295e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002960:	4b4f      	ldr	r3, [pc, #316]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002962:	69db      	ldr	r3, [r3, #28]
 8002964:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d10d      	bne.n	8002988 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800296c:	4b4c      	ldr	r3, [pc, #304]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800296e:	69db      	ldr	r3, [r3, #28]
 8002970:	4a4b      	ldr	r2, [pc, #300]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002976:	61d3      	str	r3, [r2, #28]
 8002978:	4b49      	ldr	r3, [pc, #292]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800297a:	69db      	ldr	r3, [r3, #28]
 800297c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002980:	60bb      	str	r3, [r7, #8]
 8002982:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002984:	2301      	movs	r3, #1
 8002986:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002988:	4b46      	ldr	r3, [pc, #280]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002990:	2b00      	cmp	r3, #0
 8002992:	d118      	bne.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002994:	4b43      	ldr	r3, [pc, #268]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a42      	ldr	r2, [pc, #264]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800299a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029a0:	f7fe fcb8 	bl	8001314 <HAL_GetTick>
 80029a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a6:	e008      	b.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a8:	f7fe fcb4 	bl	8001314 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b64      	cmp	r3, #100	@ 0x64
 80029b4:	d901      	bls.n	80029ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e06d      	b.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029ba:	4b3a      	ldr	r3, [pc, #232]	@ (8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d0f0      	beq.n	80029a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029c6:	4b36      	ldr	r3, [pc, #216]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d02e      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d027      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029e4:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029e6:	6a1b      	ldr	r3, [r3, #32]
 80029e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80029ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029ee:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029f4:	4b2c      	ldr	r3, [pc, #176]	@ (8002aa8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80029f6:	2200      	movs	r2, #0
 80029f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80029fa:	4a29      	ldr	r2, [pc, #164]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f003 0301 	and.w	r3, r3, #1
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d014      	beq.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a0a:	f7fe fc83 	bl	8001314 <HAL_GetTick>
 8002a0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a10:	e00a      	b.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a12:	f7fe fc7f 	bl	8001314 <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	693b      	ldr	r3, [r7, #16]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d901      	bls.n	8002a28 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e036      	b.n	8002a96 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a28:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	f003 0302 	and.w	r3, r3, #2
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0ee      	beq.n	8002a12 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a34:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	4917      	ldr	r1, [pc, #92]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d105      	bne.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4c:	4b14      	ldr	r3, [pc, #80]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	4a13      	ldr	r2, [pc, #76]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a56:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0302 	and.w	r3, r3, #2
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d008      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002a64:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	490b      	ldr	r1, [pc, #44]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a72:	4313      	orrs	r3, r2
 8002a74:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0310 	and.w	r3, r3, #16
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d008      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a82:	4b07      	ldr	r3, [pc, #28]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	4904      	ldr	r1, [pc, #16]	@ (8002aa0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a90:	4313      	orrs	r3, r2
 8002a92:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3718      	adds	r7, #24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}
 8002a9e:	bf00      	nop
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	40007000 	.word	0x40007000
 8002aa8:	42420440 	.word	0x42420440

08002aac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b088      	sub	sp, #32
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]
 8002ab8:	2300      	movs	r3, #0
 8002aba:	61fb      	str	r3, [r7, #28]
 8002abc:	2300      	movs	r3, #0
 8002abe:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	60fb      	str	r3, [r7, #12]
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2b10      	cmp	r3, #16
 8002acc:	d00a      	beq.n	8002ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b10      	cmp	r3, #16
 8002ad2:	f200 808a 	bhi.w	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d045      	beq.n	8002b68 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2b02      	cmp	r3, #2
 8002ae0:	d075      	beq.n	8002bce <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002ae2:	e082      	b.n	8002bea <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002ae4:	4b46      	ldr	r3, [pc, #280]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002aea:	4b45      	ldr	r3, [pc, #276]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d07b      	beq.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	0c9b      	lsrs	r3, r3, #18
 8002afa:	f003 030f 	and.w	r3, r3, #15
 8002afe:	4a41      	ldr	r2, [pc, #260]	@ (8002c04 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002b00:	5cd3      	ldrb	r3, [r2, r3]
 8002b02:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d015      	beq.n	8002b3a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002b0e:	4b3c      	ldr	r3, [pc, #240]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	0c5b      	lsrs	r3, r3, #17
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	4a3b      	ldr	r2, [pc, #236]	@ (8002c08 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002b1a:	5cd3      	ldrb	r3, [r2, r3]
 8002b1c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00d      	beq.n	8002b44 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002b28:	4a38      	ldr	r2, [pc, #224]	@ (8002c0c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	fb02 f303 	mul.w	r3, r2, r3
 8002b36:	61fb      	str	r3, [r7, #28]
 8002b38:	e004      	b.n	8002b44 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	4a34      	ldr	r2, [pc, #208]	@ (8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002b3e:	fb02 f303 	mul.w	r3, r2, r3
 8002b42:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002b44:	4b2e      	ldr	r3, [pc, #184]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b50:	d102      	bne.n	8002b58 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	61bb      	str	r3, [r7, #24]
      break;
 8002b56:	e04a      	b.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	4a2d      	ldr	r2, [pc, #180]	@ (8002c14 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b62:	085b      	lsrs	r3, r3, #1
 8002b64:	61bb      	str	r3, [r7, #24]
      break;
 8002b66:	e042      	b.n	8002bee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002b68:	4b25      	ldr	r3, [pc, #148]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b78:	d108      	bne.n	8002b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002b84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b88:	61bb      	str	r3, [r7, #24]
 8002b8a:	e01f      	b.n	8002bcc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b96:	d109      	bne.n	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002b98:	4b19      	ldr	r3, [pc, #100]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9c:	f003 0302 	and.w	r3, r3, #2
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002ba4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002ba8:	61bb      	str	r3, [r7, #24]
 8002baa:	e00f      	b.n	8002bcc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002bb2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002bb6:	d11c      	bne.n	8002bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002bb8:	4b11      	ldr	r3, [pc, #68]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d016      	beq.n	8002bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002bc4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002bc8:	61bb      	str	r3, [r7, #24]
      break;
 8002bca:	e012      	b.n	8002bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002bcc:	e011      	b.n	8002bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002bce:	f7ff fe85 	bl	80028dc <HAL_RCC_GetPCLK2Freq>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002c00 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	0b9b      	lsrs	r3, r3, #14
 8002bda:	f003 0303 	and.w	r3, r3, #3
 8002bde:	3301      	adds	r3, #1
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be6:	61bb      	str	r3, [r7, #24]
      break;
 8002be8:	e004      	b.n	8002bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bea:	bf00      	nop
 8002bec:	e002      	b.n	8002bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bee:	bf00      	nop
 8002bf0:	e000      	b.n	8002bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002bf2:	bf00      	nop
    }
  }
  return (frequency);
 8002bf4:	69bb      	ldr	r3, [r7, #24]
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3720      	adds	r7, #32
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	08004df8 	.word	0x08004df8
 8002c08:	08004e08 	.word	0x08004e08
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	003d0900 	.word	0x003d0900
 8002c14:	aaaaaaab 	.word	0xaaaaaaab

08002c18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e041      	b.n	8002cae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d106      	bne.n	8002c44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7fe fa14 	bl	800106c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3304      	adds	r3, #4
 8002c54:	4619      	mov	r1, r3
 8002c56:	4610      	mov	r0, r2
 8002c58:	f000 fab2 	bl	80031c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2201      	movs	r2, #1
 8002c60:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2201      	movs	r2, #1
 8002c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2201      	movs	r2, #1
 8002c70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2201      	movs	r2, #1
 8002c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2201      	movs	r2, #1
 8002c98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3708      	adds	r7, #8
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}

08002cb6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e041      	b.n	8002d4c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d106      	bne.n	8002ce2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f000 f839 	bl	8002d54 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2202      	movs	r2, #2
 8002ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	3304      	adds	r3, #4
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	4610      	mov	r0, r2
 8002cf6:	f000 fa63 	bl	80031c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2201      	movs	r2, #1
 8002d26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2201      	movs	r2, #1
 8002d36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2201      	movs	r2, #1
 8002d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d4a:	2300      	movs	r3, #0
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3708      	adds	r7, #8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bc80      	pop	{r7}
 8002d64:	4770      	bx	lr
	...

08002d68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d109      	bne.n	8002d8c <HAL_TIM_PWM_Start+0x24>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	bf14      	ite	ne
 8002d84:	2301      	movne	r3, #1
 8002d86:	2300      	moveq	r3, #0
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	e022      	b.n	8002dd2 <HAL_TIM_PWM_Start+0x6a>
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d109      	bne.n	8002da6 <HAL_TIM_PWM_Start+0x3e>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	bf14      	ite	ne
 8002d9e:	2301      	movne	r3, #1
 8002da0:	2300      	moveq	r3, #0
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	e015      	b.n	8002dd2 <HAL_TIM_PWM_Start+0x6a>
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	2b08      	cmp	r3, #8
 8002daa:	d109      	bne.n	8002dc0 <HAL_TIM_PWM_Start+0x58>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	bf14      	ite	ne
 8002db8:	2301      	movne	r3, #1
 8002dba:	2300      	moveq	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	e008      	b.n	8002dd2 <HAL_TIM_PWM_Start+0x6a>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	bf14      	ite	ne
 8002dcc:	2301      	movne	r3, #1
 8002dce:	2300      	moveq	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e05e      	b.n	8002e98 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d104      	bne.n	8002dea <HAL_TIM_PWM_Start+0x82>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2202      	movs	r2, #2
 8002de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002de8:	e013      	b.n	8002e12 <HAL_TIM_PWM_Start+0xaa>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	2b04      	cmp	r3, #4
 8002dee:	d104      	bne.n	8002dfa <HAL_TIM_PWM_Start+0x92>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2202      	movs	r2, #2
 8002df4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002df8:	e00b      	b.n	8002e12 <HAL_TIM_PWM_Start+0xaa>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	2b08      	cmp	r3, #8
 8002dfe:	d104      	bne.n	8002e0a <HAL_TIM_PWM_Start+0xa2>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e08:	e003      	b.n	8002e12 <HAL_TIM_PWM_Start+0xaa>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	2201      	movs	r2, #1
 8002e18:	6839      	ldr	r1, [r7, #0]
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fc5c 	bl	80036d8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1e      	ldr	r2, [pc, #120]	@ (8002ea0 <HAL_TIM_PWM_Start+0x138>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d107      	bne.n	8002e3a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e38:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a18      	ldr	r2, [pc, #96]	@ (8002ea0 <HAL_TIM_PWM_Start+0x138>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d00e      	beq.n	8002e62 <HAL_TIM_PWM_Start+0xfa>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e4c:	d009      	beq.n	8002e62 <HAL_TIM_PWM_Start+0xfa>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a14      	ldr	r2, [pc, #80]	@ (8002ea4 <HAL_TIM_PWM_Start+0x13c>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d004      	beq.n	8002e62 <HAL_TIM_PWM_Start+0xfa>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a12      	ldr	r2, [pc, #72]	@ (8002ea8 <HAL_TIM_PWM_Start+0x140>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d111      	bne.n	8002e86 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	2b06      	cmp	r3, #6
 8002e72:	d010      	beq.n	8002e96 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e84:	e007      	b.n	8002e96 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f042 0201 	orr.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40012c00 	.word	0x40012c00
 8002ea4:	40000400 	.word	0x40000400
 8002ea8:	40000800 	.word	0x40000800

08002eac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d101      	bne.n	8002eca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	e0ae      	b.n	8003028 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2201      	movs	r2, #1
 8002ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2b0c      	cmp	r3, #12
 8002ed6:	f200 809f 	bhi.w	8003018 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002eda:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee0:	08002f15 	.word	0x08002f15
 8002ee4:	08003019 	.word	0x08003019
 8002ee8:	08003019 	.word	0x08003019
 8002eec:	08003019 	.word	0x08003019
 8002ef0:	08002f55 	.word	0x08002f55
 8002ef4:	08003019 	.word	0x08003019
 8002ef8:	08003019 	.word	0x08003019
 8002efc:	08003019 	.word	0x08003019
 8002f00:	08002f97 	.word	0x08002f97
 8002f04:	08003019 	.word	0x08003019
 8002f08:	08003019 	.word	0x08003019
 8002f0c:	08003019 	.word	0x08003019
 8002f10:	08002fd7 	.word	0x08002fd7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68b9      	ldr	r1, [r7, #8]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f000 f9be 	bl	800329c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	699a      	ldr	r2, [r3, #24]
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f042 0208 	orr.w	r2, r2, #8
 8002f2e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	699a      	ldr	r2, [r3, #24]
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f022 0204 	bic.w	r2, r2, #4
 8002f3e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6999      	ldr	r1, [r3, #24]
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	691a      	ldr	r2, [r3, #16]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	619a      	str	r2, [r3, #24]
      break;
 8002f52:	e064      	b.n	800301e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68b9      	ldr	r1, [r7, #8]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 fa04 	bl	8003368 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699a      	ldr	r2, [r3, #24]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	699a      	ldr	r2, [r3, #24]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	6999      	ldr	r1, [r3, #24]
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	691b      	ldr	r3, [r3, #16]
 8002f8a:	021a      	lsls	r2, r3, #8
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	619a      	str	r2, [r3, #24]
      break;
 8002f94:	e043      	b.n	800301e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	68b9      	ldr	r1, [r7, #8]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f000 fa4d 	bl	800343c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	69da      	ldr	r2, [r3, #28]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f042 0208 	orr.w	r2, r2, #8
 8002fb0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	69da      	ldr	r2, [r3, #28]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 0204 	bic.w	r2, r2, #4
 8002fc0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	69d9      	ldr	r1, [r3, #28]
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	61da      	str	r2, [r3, #28]
      break;
 8002fd4:	e023      	b.n	800301e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	68b9      	ldr	r1, [r7, #8]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f000 fa97 	bl	8003510 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	69da      	ldr	r2, [r3, #28]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ff0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	69da      	ldr	r2, [r3, #28]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003000:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	69d9      	ldr	r1, [r3, #28]
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	021a      	lsls	r2, r3, #8
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	430a      	orrs	r2, r1
 8003014:	61da      	str	r2, [r3, #28]
      break;
 8003016:	e002      	b.n	800301e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	75fb      	strb	r3, [r7, #23]
      break;
 800301c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003026:	7dfb      	ldrb	r3, [r7, #23]
}
 8003028:	4618      	mov	r0, r3
 800302a:	3718      	adds	r7, #24
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_TIM_ConfigClockSource+0x1c>
 8003048:	2302      	movs	r3, #2
 800304a:	e0b4      	b.n	80031b6 <HAL_TIM_ConfigClockSource+0x186>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800306a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003072:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003084:	d03e      	beq.n	8003104 <HAL_TIM_ConfigClockSource+0xd4>
 8003086:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800308a:	f200 8087 	bhi.w	800319c <HAL_TIM_ConfigClockSource+0x16c>
 800308e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003092:	f000 8086 	beq.w	80031a2 <HAL_TIM_ConfigClockSource+0x172>
 8003096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800309a:	d87f      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 800309c:	2b70      	cmp	r3, #112	@ 0x70
 800309e:	d01a      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0xa6>
 80030a0:	2b70      	cmp	r3, #112	@ 0x70
 80030a2:	d87b      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030a4:	2b60      	cmp	r3, #96	@ 0x60
 80030a6:	d050      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x11a>
 80030a8:	2b60      	cmp	r3, #96	@ 0x60
 80030aa:	d877      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030ac:	2b50      	cmp	r3, #80	@ 0x50
 80030ae:	d03c      	beq.n	800312a <HAL_TIM_ConfigClockSource+0xfa>
 80030b0:	2b50      	cmp	r3, #80	@ 0x50
 80030b2:	d873      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030b4:	2b40      	cmp	r3, #64	@ 0x40
 80030b6:	d058      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x13a>
 80030b8:	2b40      	cmp	r3, #64	@ 0x40
 80030ba:	d86f      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030bc:	2b30      	cmp	r3, #48	@ 0x30
 80030be:	d064      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030c0:	2b30      	cmp	r3, #48	@ 0x30
 80030c2:	d86b      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d060      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	d867      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d05c      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030d0:	2b10      	cmp	r3, #16
 80030d2:	d05a      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030d4:	e062      	b.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030e6:	f000 fad8 	bl	800369a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68ba      	ldr	r2, [r7, #8]
 8003100:	609a      	str	r2, [r3, #8]
      break;
 8003102:	e04f      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003114:	f000 fac1 	bl	800369a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003126:	609a      	str	r2, [r3, #8]
      break;
 8003128:	e03c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003136:	461a      	mov	r2, r3
 8003138:	f000 fa38 	bl	80035ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2150      	movs	r1, #80	@ 0x50
 8003142:	4618      	mov	r0, r3
 8003144:	f000 fa8f 	bl	8003666 <TIM_ITRx_SetConfig>
      break;
 8003148:	e02c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003156:	461a      	mov	r2, r3
 8003158:	f000 fa56 	bl	8003608 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2160      	movs	r1, #96	@ 0x60
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fa7f 	bl	8003666 <TIM_ITRx_SetConfig>
      break;
 8003168:	e01c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003176:	461a      	mov	r2, r3
 8003178:	f000 fa18 	bl	80035ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2140      	movs	r1, #64	@ 0x40
 8003182:	4618      	mov	r0, r3
 8003184:	f000 fa6f 	bl	8003666 <TIM_ITRx_SetConfig>
      break;
 8003188:	e00c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4619      	mov	r1, r3
 8003194:	4610      	mov	r0, r2
 8003196:	f000 fa66 	bl	8003666 <TIM_ITRx_SetConfig>
      break;
 800319a:	e003      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	73fb      	strb	r3, [r7, #15]
      break;
 80031a0:	e000      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
	...

080031c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
 80031c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003290 <TIM_Base_SetConfig+0xd0>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d00b      	beq.n	80031f0 <TIM_Base_SetConfig+0x30>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031de:	d007      	beq.n	80031f0 <TIM_Base_SetConfig+0x30>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a2c      	ldr	r2, [pc, #176]	@ (8003294 <TIM_Base_SetConfig+0xd4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d003      	beq.n	80031f0 <TIM_Base_SetConfig+0x30>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a2b      	ldr	r2, [pc, #172]	@ (8003298 <TIM_Base_SetConfig+0xd8>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d108      	bne.n	8003202 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	68fa      	ldr	r2, [r7, #12]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	4a22      	ldr	r2, [pc, #136]	@ (8003290 <TIM_Base_SetConfig+0xd0>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d00b      	beq.n	8003222 <TIM_Base_SetConfig+0x62>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003210:	d007      	beq.n	8003222 <TIM_Base_SetConfig+0x62>
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a1f      	ldr	r2, [pc, #124]	@ (8003294 <TIM_Base_SetConfig+0xd4>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d003      	beq.n	8003222 <TIM_Base_SetConfig+0x62>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a1e      	ldr	r2, [pc, #120]	@ (8003298 <TIM_Base_SetConfig+0xd8>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d108      	bne.n	8003234 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003228:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	68fa      	ldr	r2, [r7, #12]
 8003230:	4313      	orrs	r3, r2
 8003232:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	689a      	ldr	r2, [r3, #8]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003250:	683b      	ldr	r3, [r7, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a0d      	ldr	r2, [pc, #52]	@ (8003290 <TIM_Base_SetConfig+0xd0>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d103      	bne.n	8003268 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	691a      	ldr	r2, [r3, #16]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	f003 0301 	and.w	r3, r3, #1
 8003276:	2b00      	cmp	r3, #0
 8003278:	d005      	beq.n	8003286 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f023 0201 	bic.w	r2, r3, #1
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	611a      	str	r2, [r3, #16]
  }
}
 8003286:	bf00      	nop
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr
 8003290:	40012c00 	.word	0x40012c00
 8003294:	40000400 	.word	0x40000400
 8003298:	40000800 	.word	0x40000800

0800329c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	f023 0201 	bic.w	r2, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	f023 0303 	bic.w	r3, r3, #3
 80032d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68fa      	ldr	r2, [r7, #12]
 80032da:	4313      	orrs	r3, r2
 80032dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f023 0302 	bic.w	r3, r3, #2
 80032e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a1c      	ldr	r2, [pc, #112]	@ (8003364 <TIM_OC1_SetConfig+0xc8>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d10c      	bne.n	8003312 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	f023 0308 	bic.w	r3, r3, #8
 80032fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	697a      	ldr	r2, [r7, #20]
 8003306:	4313      	orrs	r3, r2
 8003308:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	f023 0304 	bic.w	r3, r3, #4
 8003310:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a13      	ldr	r2, [pc, #76]	@ (8003364 <TIM_OC1_SetConfig+0xc8>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d111      	bne.n	800333e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003320:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003328:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	4313      	orrs	r3, r2
 8003332:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	699b      	ldr	r3, [r3, #24]
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	693a      	ldr	r2, [r7, #16]
 8003342:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	68fa      	ldr	r2, [r7, #12]
 8003348:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	697a      	ldr	r2, [r7, #20]
 8003356:	621a      	str	r2, [r3, #32]
}
 8003358:	bf00      	nop
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	bc80      	pop	{r7}
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	40012c00 	.word	0x40012c00

08003368 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003368:	b480      	push	{r7}
 800336a:	b087      	sub	sp, #28
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a1b      	ldr	r3, [r3, #32]
 8003376:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	f023 0210 	bic.w	r2, r3, #16
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003396:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800339e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	021b      	lsls	r3, r3, #8
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f023 0320 	bic.w	r3, r3, #32
 80033b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a1d      	ldr	r2, [pc, #116]	@ (8003438 <TIM_OC2_SetConfig+0xd0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d10d      	bne.n	80033e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	011b      	lsls	r3, r3, #4
 80033d6:	697a      	ldr	r2, [r7, #20]
 80033d8:	4313      	orrs	r3, r2
 80033da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a14      	ldr	r2, [pc, #80]	@ (8003438 <TIM_OC2_SetConfig+0xd0>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d113      	bne.n	8003414 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033ec:	693b      	ldr	r3, [r7, #16]
 80033ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80033fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	699b      	ldr	r3, [r3, #24]
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	4313      	orrs	r3, r2
 8003412:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685a      	ldr	r2, [r3, #4]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	621a      	str	r2, [r3, #32]
}
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr
 8003438:	40012c00 	.word	0x40012c00

0800343c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800343c:	b480      	push	{r7}
 800343e:	b087      	sub	sp, #28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a1b      	ldr	r3, [r3, #32]
 8003450:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	69db      	ldr	r3, [r3, #28]
 8003462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800346a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f023 0303 	bic.w	r3, r3, #3
 8003472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	4313      	orrs	r3, r2
 800347c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	021b      	lsls	r3, r3, #8
 800348c:	697a      	ldr	r2, [r7, #20]
 800348e:	4313      	orrs	r3, r2
 8003490:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	4a1d      	ldr	r2, [pc, #116]	@ (800350c <TIM_OC3_SetConfig+0xd0>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d10d      	bne.n	80034b6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80034a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	021b      	lsls	r3, r3, #8
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a14      	ldr	r2, [pc, #80]	@ (800350c <TIM_OC3_SetConfig+0xd0>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d113      	bne.n	80034e6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80034cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	693a      	ldr	r2, [r7, #16]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	693a      	ldr	r2, [r7, #16]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	693a      	ldr	r2, [r7, #16]
 80034ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	685a      	ldr	r2, [r3, #4]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	621a      	str	r2, [r3, #32]
}
 8003500:	bf00      	nop
 8003502:	371c      	adds	r7, #28
 8003504:	46bd      	mov	sp, r7
 8003506:	bc80      	pop	{r7}
 8003508:	4770      	bx	lr
 800350a:	bf00      	nop
 800350c:	40012c00 	.word	0x40012c00

08003510 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003510:	b480      	push	{r7}
 8003512:	b087      	sub	sp, #28
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6a1b      	ldr	r3, [r3, #32]
 800351e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	69db      	ldr	r3, [r3, #28]
 8003536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800353e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003546:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	021b      	lsls	r3, r3, #8
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4313      	orrs	r3, r2
 8003552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800355a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	031b      	lsls	r3, r3, #12
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	4313      	orrs	r3, r2
 8003566:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	4a0f      	ldr	r2, [pc, #60]	@ (80035a8 <TIM_OC4_SetConfig+0x98>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d109      	bne.n	8003584 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003576:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	019b      	lsls	r3, r3, #6
 800357e:	697a      	ldr	r2, [r7, #20]
 8003580:	4313      	orrs	r3, r2
 8003582:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	697a      	ldr	r2, [r7, #20]
 8003588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68fa      	ldr	r2, [r7, #12]
 800358e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	685a      	ldr	r2, [r3, #4]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	693a      	ldr	r2, [r7, #16]
 800359c:	621a      	str	r2, [r3, #32]
}
 800359e:	bf00      	nop
 80035a0:	371c      	adds	r7, #28
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr
 80035a8:	40012c00 	.word	0x40012c00

080035ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b087      	sub	sp, #28
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	60f8      	str	r0, [r7, #12]
 80035b4:	60b9      	str	r1, [r7, #8]
 80035b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6a1b      	ldr	r3, [r3, #32]
 80035bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	f023 0201 	bic.w	r2, r3, #1
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035d0:	693b      	ldr	r3, [r7, #16]
 80035d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	011b      	lsls	r3, r3, #4
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	4313      	orrs	r3, r2
 80035e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	f023 030a 	bic.w	r3, r3, #10
 80035e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035ea:	697a      	ldr	r2, [r7, #20]
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	697a      	ldr	r2, [r7, #20]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr

08003608 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003608:	b480      	push	{r7}
 800360a:	b087      	sub	sp, #28
 800360c:	af00      	add	r7, sp, #0
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6a1b      	ldr	r3, [r3, #32]
 8003618:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a1b      	ldr	r3, [r3, #32]
 800361e:	f023 0210 	bic.w	r2, r3, #16
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003632:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	031b      	lsls	r3, r3, #12
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003644:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	011b      	lsls	r3, r3, #4
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	4313      	orrs	r3, r2
 800364e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	697a      	ldr	r2, [r7, #20]
 800365a:	621a      	str	r2, [r3, #32]
}
 800365c:	bf00      	nop
 800365e:	371c      	adds	r7, #28
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr

08003666 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003666:	b480      	push	{r7}
 8003668:	b085      	sub	sp, #20
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
 800366e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800367c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4313      	orrs	r3, r2
 8003684:	f043 0307 	orr.w	r3, r3, #7
 8003688:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	609a      	str	r2, [r3, #8]
}
 8003690:	bf00      	nop
 8003692:	3714      	adds	r7, #20
 8003694:	46bd      	mov	sp, r7
 8003696:	bc80      	pop	{r7}
 8003698:	4770      	bx	lr

0800369a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800369a:	b480      	push	{r7}
 800369c:	b087      	sub	sp, #28
 800369e:	af00      	add	r7, sp, #0
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	607a      	str	r2, [r7, #4]
 80036a6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036b4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	021a      	lsls	r2, r3, #8
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	431a      	orrs	r2, r3
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	697a      	ldr	r2, [r7, #20]
 80036c4:	4313      	orrs	r3, r2
 80036c6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	697a      	ldr	r2, [r7, #20]
 80036cc:	609a      	str	r2, [r3, #8]
}
 80036ce:	bf00      	nop
 80036d0:	371c      	adds	r7, #28
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bc80      	pop	{r7}
 80036d6:	4770      	bx	lr

080036d8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	f003 031f 	and.w	r3, r3, #31
 80036ea:	2201      	movs	r2, #1
 80036ec:	fa02 f303 	lsl.w	r3, r2, r3
 80036f0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6a1a      	ldr	r2, [r3, #32]
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	43db      	mvns	r3, r3
 80036fa:	401a      	ands	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	6a1a      	ldr	r2, [r3, #32]
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	f003 031f 	and.w	r3, r3, #31
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	431a      	orrs	r2, r3
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	621a      	str	r2, [r3, #32]
}
 8003716:	bf00      	nop
 8003718:	371c      	adds	r7, #28
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr

08003720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003720:	b480      	push	{r7}
 8003722:	b085      	sub	sp, #20
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003730:	2b01      	cmp	r3, #1
 8003732:	d101      	bne.n	8003738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003734:	2302      	movs	r3, #2
 8003736:	e046      	b.n	80037c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2202      	movs	r2, #2
 8003744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800375e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	4313      	orrs	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68fa      	ldr	r2, [r7, #12]
 8003770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a16      	ldr	r2, [pc, #88]	@ (80037d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d00e      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003784:	d009      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a12      	ldr	r2, [pc, #72]	@ (80037d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d004      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a10      	ldr	r2, [pc, #64]	@ (80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d10c      	bne.n	80037b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bc80      	pop	{r7}
 80037ce:	4770      	bx	lr
 80037d0:	40012c00 	.word	0x40012c00
 80037d4:	40000400 	.word	0x40000400
 80037d8:	40000800 	.word	0x40000800

080037dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d101      	bne.n	80037ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e042      	b.n	8003874 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d106      	bne.n	8003808 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f7fd fcbc 	bl	8001180 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2224      	movs	r2, #36	@ 0x24
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68da      	ldr	r2, [r3, #12]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800381e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 f971 	bl	8003b08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	691a      	ldr	r2, [r3, #16]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003834:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	695a      	ldr	r2, [r3, #20]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003844:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68da      	ldr	r2, [r3, #12]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003854:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2220      	movs	r2, #32
 8003860:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2220      	movs	r2, #32
 8003868:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2200      	movs	r2, #0
 8003870:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b08a      	sub	sp, #40	@ 0x28
 8003880:	af02      	add	r7, sp, #8
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	603b      	str	r3, [r7, #0]
 8003888:	4613      	mov	r3, r2
 800388a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800388c:	2300      	movs	r3, #0
 800388e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b20      	cmp	r3, #32
 800389a:	d175      	bne.n	8003988 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d002      	beq.n	80038a8 <HAL_UART_Transmit+0x2c>
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d101      	bne.n	80038ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e06e      	b.n	800398a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2221      	movs	r2, #33	@ 0x21
 80038b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038ba:	f7fd fd2b 	bl	8001314 <HAL_GetTick>
 80038be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	88fa      	ldrh	r2, [r7, #6]
 80038c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	88fa      	ldrh	r2, [r7, #6]
 80038ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038d4:	d108      	bne.n	80038e8 <HAL_UART_Transmit+0x6c>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d104      	bne.n	80038e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80038de:	2300      	movs	r3, #0
 80038e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	e003      	b.n	80038f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80038e8:	68bb      	ldr	r3, [r7, #8]
 80038ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038ec:	2300      	movs	r3, #0
 80038ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038f0:	e02e      	b.n	8003950 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	2200      	movs	r2, #0
 80038fa:	2180      	movs	r1, #128	@ 0x80
 80038fc:	68f8      	ldr	r0, [r7, #12]
 80038fe:	f000 f848 	bl	8003992 <UART_WaitOnFlagUntilTimeout>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d005      	beq.n	8003914 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	2220      	movs	r2, #32
 800390c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003910:	2303      	movs	r3, #3
 8003912:	e03a      	b.n	800398a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d10b      	bne.n	8003932 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800391a:	69bb      	ldr	r3, [r7, #24]
 800391c:	881b      	ldrh	r3, [r3, #0]
 800391e:	461a      	mov	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003928:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	3302      	adds	r3, #2
 800392e:	61bb      	str	r3, [r7, #24]
 8003930:	e007      	b.n	8003942 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	781a      	ldrb	r2, [r3, #0]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	3301      	adds	r3, #1
 8003940:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003946:	b29b      	uxth	r3, r3
 8003948:	3b01      	subs	r3, #1
 800394a:	b29a      	uxth	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003954:	b29b      	uxth	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1cb      	bne.n	80038f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	2200      	movs	r2, #0
 8003962:	2140      	movs	r1, #64	@ 0x40
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f000 f814 	bl	8003992 <UART_WaitOnFlagUntilTimeout>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d005      	beq.n	800397c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2220      	movs	r2, #32
 8003974:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e006      	b.n	800398a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2220      	movs	r2, #32
 8003980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003984:	2300      	movs	r3, #0
 8003986:	e000      	b.n	800398a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003988:	2302      	movs	r3, #2
  }
}
 800398a:	4618      	mov	r0, r3
 800398c:	3720      	adds	r7, #32
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}

08003992 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003992:	b580      	push	{r7, lr}
 8003994:	b086      	sub	sp, #24
 8003996:	af00      	add	r7, sp, #0
 8003998:	60f8      	str	r0, [r7, #12]
 800399a:	60b9      	str	r1, [r7, #8]
 800399c:	603b      	str	r3, [r7, #0]
 800399e:	4613      	mov	r3, r2
 80039a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039a2:	e03b      	b.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039a4:	6a3b      	ldr	r3, [r7, #32]
 80039a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039aa:	d037      	beq.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ac:	f7fd fcb2 	bl	8001314 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	6a3a      	ldr	r2, [r7, #32]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d302      	bcc.n	80039c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e03a      	b.n	8003a3c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d023      	beq.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x8a>
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	2b80      	cmp	r3, #128	@ 0x80
 80039d8:	d020      	beq.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x8a>
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	2b40      	cmp	r3, #64	@ 0x40
 80039de:	d01d      	beq.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f003 0308 	and.w	r3, r3, #8
 80039ea:	2b08      	cmp	r3, #8
 80039ec:	d116      	bne.n	8003a1c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80039ee:	2300      	movs	r3, #0
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	617b      	str	r3, [r7, #20]
 8003a02:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003a04:	68f8      	ldr	r0, [r7, #12]
 8003a06:	f000 f81d 	bl	8003a44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2208      	movs	r2, #8
 8003a0e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e00f      	b.n	8003a3c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68bb      	ldr	r3, [r7, #8]
 8003a24:	4013      	ands	r3, r2
 8003a26:	68ba      	ldr	r2, [r7, #8]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	bf0c      	ite	eq
 8003a2c:	2301      	moveq	r3, #1
 8003a2e:	2300      	movne	r3, #0
 8003a30:	b2db      	uxtb	r3, r3
 8003a32:	461a      	mov	r2, r3
 8003a34:	79fb      	ldrb	r3, [r7, #7]
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d0b4      	beq.n	80039a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3718      	adds	r7, #24
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b095      	sub	sp, #84	@ 0x54
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	330c      	adds	r3, #12
 8003a52:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a56:	e853 3f00 	ldrex	r3, [r3]
 8003a5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003a5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	330c      	adds	r3, #12
 8003a6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8003a6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003a72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003a74:	e841 2300 	strex	r3, r2, [r1]
 8003a78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d1e5      	bne.n	8003a4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	3314      	adds	r3, #20
 8003a86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	e853 3f00 	ldrex	r3, [r3]
 8003a8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f023 0301 	bic.w	r3, r3, #1
 8003a96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3314      	adds	r3, #20
 8003a9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003aa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003aa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003aa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aa8:	e841 2300 	strex	r3, r2, [r1]
 8003aac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1e5      	bne.n	8003a80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d119      	bne.n	8003af0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	330c      	adds	r3, #12
 8003ac2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	e853 3f00 	ldrex	r3, [r3]
 8003aca:	60bb      	str	r3, [r7, #8]
   return(result);
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	f023 0310 	bic.w	r3, r3, #16
 8003ad2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	330c      	adds	r3, #12
 8003ada:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003adc:	61ba      	str	r2, [r7, #24]
 8003ade:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ae0:	6979      	ldr	r1, [r7, #20]
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	e841 2300 	strex	r3, r2, [r1]
 8003ae8:	613b      	str	r3, [r7, #16]
   return(result);
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1e5      	bne.n	8003abc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2220      	movs	r2, #32
 8003af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2200      	movs	r2, #0
 8003afc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003afe:	bf00      	nop
 8003b00:	3754      	adds	r7, #84	@ 0x54
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bc80      	pop	{r7}
 8003b06:	4770      	bx	lr

08003b08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b084      	sub	sp, #16
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68da      	ldr	r2, [r3, #12]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	430a      	orrs	r2, r1
 8003b24:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003b42:	f023 030c 	bic.w	r3, r3, #12
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6812      	ldr	r2, [r2, #0]
 8003b4a:	68b9      	ldr	r1, [r7, #8]
 8003b4c:	430b      	orrs	r3, r1
 8003b4e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	699a      	ldr	r2, [r3, #24]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a2c      	ldr	r2, [pc, #176]	@ (8003c1c <UART_SetConfig+0x114>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d103      	bne.n	8003b78 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003b70:	f7fe feb4 	bl	80028dc <HAL_RCC_GetPCLK2Freq>
 8003b74:	60f8      	str	r0, [r7, #12]
 8003b76:	e002      	b.n	8003b7e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003b78:	f7fe fe9c 	bl	80028b4 <HAL_RCC_GetPCLK1Freq>
 8003b7c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4613      	mov	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	009a      	lsls	r2, r3, #2
 8003b88:	441a      	add	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b94:	4a22      	ldr	r2, [pc, #136]	@ (8003c20 <UART_SetConfig+0x118>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	095b      	lsrs	r3, r3, #5
 8003b9c:	0119      	lsls	r1, r3, #4
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	4413      	add	r3, r2
 8003ba6:	009a      	lsls	r2, r3, #2
 8003ba8:	441a      	add	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8003c20 <UART_SetConfig+0x118>)
 8003bb6:	fba3 0302 	umull	r0, r3, r3, r2
 8003bba:	095b      	lsrs	r3, r3, #5
 8003bbc:	2064      	movs	r0, #100	@ 0x64
 8003bbe:	fb00 f303 	mul.w	r3, r0, r3
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	3332      	adds	r3, #50	@ 0x32
 8003bc8:	4a15      	ldr	r2, [pc, #84]	@ (8003c20 <UART_SetConfig+0x118>)
 8003bca:	fba2 2303 	umull	r2, r3, r2, r3
 8003bce:	095b      	lsrs	r3, r3, #5
 8003bd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003bd4:	4419      	add	r1, r3
 8003bd6:	68fa      	ldr	r2, [r7, #12]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	4413      	add	r3, r2
 8003bde:	009a      	lsls	r2, r3, #2
 8003be0:	441a      	add	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	009b      	lsls	r3, r3, #2
 8003be8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003bec:	4b0c      	ldr	r3, [pc, #48]	@ (8003c20 <UART_SetConfig+0x118>)
 8003bee:	fba3 0302 	umull	r0, r3, r3, r2
 8003bf2:	095b      	lsrs	r3, r3, #5
 8003bf4:	2064      	movs	r0, #100	@ 0x64
 8003bf6:	fb00 f303 	mul.w	r3, r0, r3
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	011b      	lsls	r3, r3, #4
 8003bfe:	3332      	adds	r3, #50	@ 0x32
 8003c00:	4a07      	ldr	r2, [pc, #28]	@ (8003c20 <UART_SetConfig+0x118>)
 8003c02:	fba2 2303 	umull	r2, r3, r2, r3
 8003c06:	095b      	lsrs	r3, r3, #5
 8003c08:	f003 020f 	and.w	r2, r3, #15
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	440a      	add	r2, r1
 8003c12:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003c14:	bf00      	nop
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}
 8003c1c:	40013800 	.word	0x40013800
 8003c20:	51eb851f 	.word	0x51eb851f

08003c24 <std>:
 8003c24:	2300      	movs	r3, #0
 8003c26:	b510      	push	{r4, lr}
 8003c28:	4604      	mov	r4, r0
 8003c2a:	e9c0 3300 	strd	r3, r3, [r0]
 8003c2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c32:	6083      	str	r3, [r0, #8]
 8003c34:	8181      	strh	r1, [r0, #12]
 8003c36:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c38:	81c2      	strh	r2, [r0, #14]
 8003c3a:	6183      	str	r3, [r0, #24]
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	2208      	movs	r2, #8
 8003c40:	305c      	adds	r0, #92	@ 0x5c
 8003c42:	f000 f906 	bl	8003e52 <memset>
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <std+0x58>)
 8003c48:	6224      	str	r4, [r4, #32]
 8003c4a:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003c80 <std+0x5c>)
 8003c4e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c50:	4b0c      	ldr	r3, [pc, #48]	@ (8003c84 <std+0x60>)
 8003c52:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c54:	4b0c      	ldr	r3, [pc, #48]	@ (8003c88 <std+0x64>)
 8003c56:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c58:	4b0c      	ldr	r3, [pc, #48]	@ (8003c8c <std+0x68>)
 8003c5a:	429c      	cmp	r4, r3
 8003c5c:	d006      	beq.n	8003c6c <std+0x48>
 8003c5e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c62:	4294      	cmp	r4, r2
 8003c64:	d002      	beq.n	8003c6c <std+0x48>
 8003c66:	33d0      	adds	r3, #208	@ 0xd0
 8003c68:	429c      	cmp	r4, r3
 8003c6a:	d105      	bne.n	8003c78 <std+0x54>
 8003c6c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c74:	f000 b966 	b.w	8003f44 <__retarget_lock_init_recursive>
 8003c78:	bd10      	pop	{r4, pc}
 8003c7a:	bf00      	nop
 8003c7c:	08003dcd 	.word	0x08003dcd
 8003c80:	08003def 	.word	0x08003def
 8003c84:	08003e27 	.word	0x08003e27
 8003c88:	08003e4b 	.word	0x08003e4b
 8003c8c:	20000194 	.word	0x20000194

08003c90 <stdio_exit_handler>:
 8003c90:	4a02      	ldr	r2, [pc, #8]	@ (8003c9c <stdio_exit_handler+0xc>)
 8003c92:	4903      	ldr	r1, [pc, #12]	@ (8003ca0 <stdio_exit_handler+0x10>)
 8003c94:	4803      	ldr	r0, [pc, #12]	@ (8003ca4 <stdio_exit_handler+0x14>)
 8003c96:	f000 b869 	b.w	8003d6c <_fwalk_sglue>
 8003c9a:	bf00      	nop
 8003c9c:	2000000c 	.word	0x2000000c
 8003ca0:	080047d9 	.word	0x080047d9
 8003ca4:	2000001c 	.word	0x2000001c

08003ca8 <cleanup_stdio>:
 8003ca8:	6841      	ldr	r1, [r0, #4]
 8003caa:	4b0c      	ldr	r3, [pc, #48]	@ (8003cdc <cleanup_stdio+0x34>)
 8003cac:	b510      	push	{r4, lr}
 8003cae:	4299      	cmp	r1, r3
 8003cb0:	4604      	mov	r4, r0
 8003cb2:	d001      	beq.n	8003cb8 <cleanup_stdio+0x10>
 8003cb4:	f000 fd90 	bl	80047d8 <_fflush_r>
 8003cb8:	68a1      	ldr	r1, [r4, #8]
 8003cba:	4b09      	ldr	r3, [pc, #36]	@ (8003ce0 <cleanup_stdio+0x38>)
 8003cbc:	4299      	cmp	r1, r3
 8003cbe:	d002      	beq.n	8003cc6 <cleanup_stdio+0x1e>
 8003cc0:	4620      	mov	r0, r4
 8003cc2:	f000 fd89 	bl	80047d8 <_fflush_r>
 8003cc6:	68e1      	ldr	r1, [r4, #12]
 8003cc8:	4b06      	ldr	r3, [pc, #24]	@ (8003ce4 <cleanup_stdio+0x3c>)
 8003cca:	4299      	cmp	r1, r3
 8003ccc:	d004      	beq.n	8003cd8 <cleanup_stdio+0x30>
 8003cce:	4620      	mov	r0, r4
 8003cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003cd4:	f000 bd80 	b.w	80047d8 <_fflush_r>
 8003cd8:	bd10      	pop	{r4, pc}
 8003cda:	bf00      	nop
 8003cdc:	20000194 	.word	0x20000194
 8003ce0:	200001fc 	.word	0x200001fc
 8003ce4:	20000264 	.word	0x20000264

08003ce8 <global_stdio_init.part.0>:
 8003ce8:	b510      	push	{r4, lr}
 8003cea:	4b0b      	ldr	r3, [pc, #44]	@ (8003d18 <global_stdio_init.part.0+0x30>)
 8003cec:	4c0b      	ldr	r4, [pc, #44]	@ (8003d1c <global_stdio_init.part.0+0x34>)
 8003cee:	4a0c      	ldr	r2, [pc, #48]	@ (8003d20 <global_stdio_init.part.0+0x38>)
 8003cf0:	4620      	mov	r0, r4
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	2104      	movs	r1, #4
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f7ff ff94 	bl	8003c24 <std>
 8003cfc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003d00:	2201      	movs	r2, #1
 8003d02:	2109      	movs	r1, #9
 8003d04:	f7ff ff8e 	bl	8003c24 <std>
 8003d08:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003d0c:	2202      	movs	r2, #2
 8003d0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d12:	2112      	movs	r1, #18
 8003d14:	f7ff bf86 	b.w	8003c24 <std>
 8003d18:	200002cc 	.word	0x200002cc
 8003d1c:	20000194 	.word	0x20000194
 8003d20:	08003c91 	.word	0x08003c91

08003d24 <__sfp_lock_acquire>:
 8003d24:	4801      	ldr	r0, [pc, #4]	@ (8003d2c <__sfp_lock_acquire+0x8>)
 8003d26:	f000 b90e 	b.w	8003f46 <__retarget_lock_acquire_recursive>
 8003d2a:	bf00      	nop
 8003d2c:	200002d5 	.word	0x200002d5

08003d30 <__sfp_lock_release>:
 8003d30:	4801      	ldr	r0, [pc, #4]	@ (8003d38 <__sfp_lock_release+0x8>)
 8003d32:	f000 b909 	b.w	8003f48 <__retarget_lock_release_recursive>
 8003d36:	bf00      	nop
 8003d38:	200002d5 	.word	0x200002d5

08003d3c <__sinit>:
 8003d3c:	b510      	push	{r4, lr}
 8003d3e:	4604      	mov	r4, r0
 8003d40:	f7ff fff0 	bl	8003d24 <__sfp_lock_acquire>
 8003d44:	6a23      	ldr	r3, [r4, #32]
 8003d46:	b11b      	cbz	r3, 8003d50 <__sinit+0x14>
 8003d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d4c:	f7ff bff0 	b.w	8003d30 <__sfp_lock_release>
 8003d50:	4b04      	ldr	r3, [pc, #16]	@ (8003d64 <__sinit+0x28>)
 8003d52:	6223      	str	r3, [r4, #32]
 8003d54:	4b04      	ldr	r3, [pc, #16]	@ (8003d68 <__sinit+0x2c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d1f5      	bne.n	8003d48 <__sinit+0xc>
 8003d5c:	f7ff ffc4 	bl	8003ce8 <global_stdio_init.part.0>
 8003d60:	e7f2      	b.n	8003d48 <__sinit+0xc>
 8003d62:	bf00      	nop
 8003d64:	08003ca9 	.word	0x08003ca9
 8003d68:	200002cc 	.word	0x200002cc

08003d6c <_fwalk_sglue>:
 8003d6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d70:	4607      	mov	r7, r0
 8003d72:	4688      	mov	r8, r1
 8003d74:	4614      	mov	r4, r2
 8003d76:	2600      	movs	r6, #0
 8003d78:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d7c:	f1b9 0901 	subs.w	r9, r9, #1
 8003d80:	d505      	bpl.n	8003d8e <_fwalk_sglue+0x22>
 8003d82:	6824      	ldr	r4, [r4, #0]
 8003d84:	2c00      	cmp	r4, #0
 8003d86:	d1f7      	bne.n	8003d78 <_fwalk_sglue+0xc>
 8003d88:	4630      	mov	r0, r6
 8003d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d8e:	89ab      	ldrh	r3, [r5, #12]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d907      	bls.n	8003da4 <_fwalk_sglue+0x38>
 8003d94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	d003      	beq.n	8003da4 <_fwalk_sglue+0x38>
 8003d9c:	4629      	mov	r1, r5
 8003d9e:	4638      	mov	r0, r7
 8003da0:	47c0      	blx	r8
 8003da2:	4306      	orrs	r6, r0
 8003da4:	3568      	adds	r5, #104	@ 0x68
 8003da6:	e7e9      	b.n	8003d7c <_fwalk_sglue+0x10>

08003da8 <iprintf>:
 8003da8:	b40f      	push	{r0, r1, r2, r3}
 8003daa:	b507      	push	{r0, r1, r2, lr}
 8003dac:	4906      	ldr	r1, [pc, #24]	@ (8003dc8 <iprintf+0x20>)
 8003dae:	ab04      	add	r3, sp, #16
 8003db0:	6808      	ldr	r0, [r1, #0]
 8003db2:	f853 2b04 	ldr.w	r2, [r3], #4
 8003db6:	6881      	ldr	r1, [r0, #8]
 8003db8:	9301      	str	r3, [sp, #4]
 8003dba:	f000 f9e5 	bl	8004188 <_vfiprintf_r>
 8003dbe:	b003      	add	sp, #12
 8003dc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dc4:	b004      	add	sp, #16
 8003dc6:	4770      	bx	lr
 8003dc8:	20000018 	.word	0x20000018

08003dcc <__sread>:
 8003dcc:	b510      	push	{r4, lr}
 8003dce:	460c      	mov	r4, r1
 8003dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dd4:	f000 f868 	bl	8003ea8 <_read_r>
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	bfab      	itete	ge
 8003ddc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dde:	89a3      	ldrhlt	r3, [r4, #12]
 8003de0:	181b      	addge	r3, r3, r0
 8003de2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003de6:	bfac      	ite	ge
 8003de8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003dea:	81a3      	strhlt	r3, [r4, #12]
 8003dec:	bd10      	pop	{r4, pc}

08003dee <__swrite>:
 8003dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003df2:	461f      	mov	r7, r3
 8003df4:	898b      	ldrh	r3, [r1, #12]
 8003df6:	4605      	mov	r5, r0
 8003df8:	05db      	lsls	r3, r3, #23
 8003dfa:	460c      	mov	r4, r1
 8003dfc:	4616      	mov	r6, r2
 8003dfe:	d505      	bpl.n	8003e0c <__swrite+0x1e>
 8003e00:	2302      	movs	r3, #2
 8003e02:	2200      	movs	r2, #0
 8003e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e08:	f000 f83c 	bl	8003e84 <_lseek_r>
 8003e0c:	89a3      	ldrh	r3, [r4, #12]
 8003e0e:	4632      	mov	r2, r6
 8003e10:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e14:	81a3      	strh	r3, [r4, #12]
 8003e16:	4628      	mov	r0, r5
 8003e18:	463b      	mov	r3, r7
 8003e1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e22:	f000 b853 	b.w	8003ecc <_write_r>

08003e26 <__sseek>:
 8003e26:	b510      	push	{r4, lr}
 8003e28:	460c      	mov	r4, r1
 8003e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e2e:	f000 f829 	bl	8003e84 <_lseek_r>
 8003e32:	1c43      	adds	r3, r0, #1
 8003e34:	89a3      	ldrh	r3, [r4, #12]
 8003e36:	bf15      	itete	ne
 8003e38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e42:	81a3      	strheq	r3, [r4, #12]
 8003e44:	bf18      	it	ne
 8003e46:	81a3      	strhne	r3, [r4, #12]
 8003e48:	bd10      	pop	{r4, pc}

08003e4a <__sclose>:
 8003e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e4e:	f000 b809 	b.w	8003e64 <_close_r>

08003e52 <memset>:
 8003e52:	4603      	mov	r3, r0
 8003e54:	4402      	add	r2, r0
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d100      	bne.n	8003e5c <memset+0xa>
 8003e5a:	4770      	bx	lr
 8003e5c:	f803 1b01 	strb.w	r1, [r3], #1
 8003e60:	e7f9      	b.n	8003e56 <memset+0x4>
	...

08003e64 <_close_r>:
 8003e64:	b538      	push	{r3, r4, r5, lr}
 8003e66:	2300      	movs	r3, #0
 8003e68:	4d05      	ldr	r5, [pc, #20]	@ (8003e80 <_close_r+0x1c>)
 8003e6a:	4604      	mov	r4, r0
 8003e6c:	4608      	mov	r0, r1
 8003e6e:	602b      	str	r3, [r5, #0]
 8003e70:	f7fc ff2b 	bl	8000cca <_close>
 8003e74:	1c43      	adds	r3, r0, #1
 8003e76:	d102      	bne.n	8003e7e <_close_r+0x1a>
 8003e78:	682b      	ldr	r3, [r5, #0]
 8003e7a:	b103      	cbz	r3, 8003e7e <_close_r+0x1a>
 8003e7c:	6023      	str	r3, [r4, #0]
 8003e7e:	bd38      	pop	{r3, r4, r5, pc}
 8003e80:	200002d0 	.word	0x200002d0

08003e84 <_lseek_r>:
 8003e84:	b538      	push	{r3, r4, r5, lr}
 8003e86:	4604      	mov	r4, r0
 8003e88:	4608      	mov	r0, r1
 8003e8a:	4611      	mov	r1, r2
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	4d05      	ldr	r5, [pc, #20]	@ (8003ea4 <_lseek_r+0x20>)
 8003e90:	602a      	str	r2, [r5, #0]
 8003e92:	461a      	mov	r2, r3
 8003e94:	f7fc ff3d 	bl	8000d12 <_lseek>
 8003e98:	1c43      	adds	r3, r0, #1
 8003e9a:	d102      	bne.n	8003ea2 <_lseek_r+0x1e>
 8003e9c:	682b      	ldr	r3, [r5, #0]
 8003e9e:	b103      	cbz	r3, 8003ea2 <_lseek_r+0x1e>
 8003ea0:	6023      	str	r3, [r4, #0]
 8003ea2:	bd38      	pop	{r3, r4, r5, pc}
 8003ea4:	200002d0 	.word	0x200002d0

08003ea8 <_read_r>:
 8003ea8:	b538      	push	{r3, r4, r5, lr}
 8003eaa:	4604      	mov	r4, r0
 8003eac:	4608      	mov	r0, r1
 8003eae:	4611      	mov	r1, r2
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	4d05      	ldr	r5, [pc, #20]	@ (8003ec8 <_read_r+0x20>)
 8003eb4:	602a      	str	r2, [r5, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	f7fc feea 	bl	8000c90 <_read>
 8003ebc:	1c43      	adds	r3, r0, #1
 8003ebe:	d102      	bne.n	8003ec6 <_read_r+0x1e>
 8003ec0:	682b      	ldr	r3, [r5, #0]
 8003ec2:	b103      	cbz	r3, 8003ec6 <_read_r+0x1e>
 8003ec4:	6023      	str	r3, [r4, #0]
 8003ec6:	bd38      	pop	{r3, r4, r5, pc}
 8003ec8:	200002d0 	.word	0x200002d0

08003ecc <_write_r>:
 8003ecc:	b538      	push	{r3, r4, r5, lr}
 8003ece:	4604      	mov	r4, r0
 8003ed0:	4608      	mov	r0, r1
 8003ed2:	4611      	mov	r1, r2
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	4d05      	ldr	r5, [pc, #20]	@ (8003eec <_write_r+0x20>)
 8003ed8:	602a      	str	r2, [r5, #0]
 8003eda:	461a      	mov	r2, r3
 8003edc:	f7fc fd5e 	bl	800099c <_write>
 8003ee0:	1c43      	adds	r3, r0, #1
 8003ee2:	d102      	bne.n	8003eea <_write_r+0x1e>
 8003ee4:	682b      	ldr	r3, [r5, #0]
 8003ee6:	b103      	cbz	r3, 8003eea <_write_r+0x1e>
 8003ee8:	6023      	str	r3, [r4, #0]
 8003eea:	bd38      	pop	{r3, r4, r5, pc}
 8003eec:	200002d0 	.word	0x200002d0

08003ef0 <__errno>:
 8003ef0:	4b01      	ldr	r3, [pc, #4]	@ (8003ef8 <__errno+0x8>)
 8003ef2:	6818      	ldr	r0, [r3, #0]
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000018 	.word	0x20000018

08003efc <__libc_init_array>:
 8003efc:	b570      	push	{r4, r5, r6, lr}
 8003efe:	2600      	movs	r6, #0
 8003f00:	4d0c      	ldr	r5, [pc, #48]	@ (8003f34 <__libc_init_array+0x38>)
 8003f02:	4c0d      	ldr	r4, [pc, #52]	@ (8003f38 <__libc_init_array+0x3c>)
 8003f04:	1b64      	subs	r4, r4, r5
 8003f06:	10a4      	asrs	r4, r4, #2
 8003f08:	42a6      	cmp	r6, r4
 8003f0a:	d109      	bne.n	8003f20 <__libc_init_array+0x24>
 8003f0c:	f000 ff1c 	bl	8004d48 <_init>
 8003f10:	2600      	movs	r6, #0
 8003f12:	4d0a      	ldr	r5, [pc, #40]	@ (8003f3c <__libc_init_array+0x40>)
 8003f14:	4c0a      	ldr	r4, [pc, #40]	@ (8003f40 <__libc_init_array+0x44>)
 8003f16:	1b64      	subs	r4, r4, r5
 8003f18:	10a4      	asrs	r4, r4, #2
 8003f1a:	42a6      	cmp	r6, r4
 8003f1c:	d105      	bne.n	8003f2a <__libc_init_array+0x2e>
 8003f1e:	bd70      	pop	{r4, r5, r6, pc}
 8003f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f24:	4798      	blx	r3
 8003f26:	3601      	adds	r6, #1
 8003f28:	e7ee      	b.n	8003f08 <__libc_init_array+0xc>
 8003f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f2e:	4798      	blx	r3
 8003f30:	3601      	adds	r6, #1
 8003f32:	e7f2      	b.n	8003f1a <__libc_init_array+0x1e>
 8003f34:	08004e40 	.word	0x08004e40
 8003f38:	08004e40 	.word	0x08004e40
 8003f3c:	08004e40 	.word	0x08004e40
 8003f40:	08004e44 	.word	0x08004e44

08003f44 <__retarget_lock_init_recursive>:
 8003f44:	4770      	bx	lr

08003f46 <__retarget_lock_acquire_recursive>:
 8003f46:	4770      	bx	lr

08003f48 <__retarget_lock_release_recursive>:
 8003f48:	4770      	bx	lr
	...

08003f4c <_free_r>:
 8003f4c:	b538      	push	{r3, r4, r5, lr}
 8003f4e:	4605      	mov	r5, r0
 8003f50:	2900      	cmp	r1, #0
 8003f52:	d040      	beq.n	8003fd6 <_free_r+0x8a>
 8003f54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f58:	1f0c      	subs	r4, r1, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	bfb8      	it	lt
 8003f5e:	18e4      	addlt	r4, r4, r3
 8003f60:	f000 f8de 	bl	8004120 <__malloc_lock>
 8003f64:	4a1c      	ldr	r2, [pc, #112]	@ (8003fd8 <_free_r+0x8c>)
 8003f66:	6813      	ldr	r3, [r2, #0]
 8003f68:	b933      	cbnz	r3, 8003f78 <_free_r+0x2c>
 8003f6a:	6063      	str	r3, [r4, #4]
 8003f6c:	6014      	str	r4, [r2, #0]
 8003f6e:	4628      	mov	r0, r5
 8003f70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f74:	f000 b8da 	b.w	800412c <__malloc_unlock>
 8003f78:	42a3      	cmp	r3, r4
 8003f7a:	d908      	bls.n	8003f8e <_free_r+0x42>
 8003f7c:	6820      	ldr	r0, [r4, #0]
 8003f7e:	1821      	adds	r1, r4, r0
 8003f80:	428b      	cmp	r3, r1
 8003f82:	bf01      	itttt	eq
 8003f84:	6819      	ldreq	r1, [r3, #0]
 8003f86:	685b      	ldreq	r3, [r3, #4]
 8003f88:	1809      	addeq	r1, r1, r0
 8003f8a:	6021      	streq	r1, [r4, #0]
 8003f8c:	e7ed      	b.n	8003f6a <_free_r+0x1e>
 8003f8e:	461a      	mov	r2, r3
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	b10b      	cbz	r3, 8003f98 <_free_r+0x4c>
 8003f94:	42a3      	cmp	r3, r4
 8003f96:	d9fa      	bls.n	8003f8e <_free_r+0x42>
 8003f98:	6811      	ldr	r1, [r2, #0]
 8003f9a:	1850      	adds	r0, r2, r1
 8003f9c:	42a0      	cmp	r0, r4
 8003f9e:	d10b      	bne.n	8003fb8 <_free_r+0x6c>
 8003fa0:	6820      	ldr	r0, [r4, #0]
 8003fa2:	4401      	add	r1, r0
 8003fa4:	1850      	adds	r0, r2, r1
 8003fa6:	4283      	cmp	r3, r0
 8003fa8:	6011      	str	r1, [r2, #0]
 8003faa:	d1e0      	bne.n	8003f6e <_free_r+0x22>
 8003fac:	6818      	ldr	r0, [r3, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	4408      	add	r0, r1
 8003fb2:	6010      	str	r0, [r2, #0]
 8003fb4:	6053      	str	r3, [r2, #4]
 8003fb6:	e7da      	b.n	8003f6e <_free_r+0x22>
 8003fb8:	d902      	bls.n	8003fc0 <_free_r+0x74>
 8003fba:	230c      	movs	r3, #12
 8003fbc:	602b      	str	r3, [r5, #0]
 8003fbe:	e7d6      	b.n	8003f6e <_free_r+0x22>
 8003fc0:	6820      	ldr	r0, [r4, #0]
 8003fc2:	1821      	adds	r1, r4, r0
 8003fc4:	428b      	cmp	r3, r1
 8003fc6:	bf01      	itttt	eq
 8003fc8:	6819      	ldreq	r1, [r3, #0]
 8003fca:	685b      	ldreq	r3, [r3, #4]
 8003fcc:	1809      	addeq	r1, r1, r0
 8003fce:	6021      	streq	r1, [r4, #0]
 8003fd0:	6063      	str	r3, [r4, #4]
 8003fd2:	6054      	str	r4, [r2, #4]
 8003fd4:	e7cb      	b.n	8003f6e <_free_r+0x22>
 8003fd6:	bd38      	pop	{r3, r4, r5, pc}
 8003fd8:	200002dc 	.word	0x200002dc

08003fdc <sbrk_aligned>:
 8003fdc:	b570      	push	{r4, r5, r6, lr}
 8003fde:	4e0f      	ldr	r6, [pc, #60]	@ (800401c <sbrk_aligned+0x40>)
 8003fe0:	460c      	mov	r4, r1
 8003fe2:	6831      	ldr	r1, [r6, #0]
 8003fe4:	4605      	mov	r5, r0
 8003fe6:	b911      	cbnz	r1, 8003fee <sbrk_aligned+0x12>
 8003fe8:	f000 fcb2 	bl	8004950 <_sbrk_r>
 8003fec:	6030      	str	r0, [r6, #0]
 8003fee:	4621      	mov	r1, r4
 8003ff0:	4628      	mov	r0, r5
 8003ff2:	f000 fcad 	bl	8004950 <_sbrk_r>
 8003ff6:	1c43      	adds	r3, r0, #1
 8003ff8:	d103      	bne.n	8004002 <sbrk_aligned+0x26>
 8003ffa:	f04f 34ff 	mov.w	r4, #4294967295
 8003ffe:	4620      	mov	r0, r4
 8004000:	bd70      	pop	{r4, r5, r6, pc}
 8004002:	1cc4      	adds	r4, r0, #3
 8004004:	f024 0403 	bic.w	r4, r4, #3
 8004008:	42a0      	cmp	r0, r4
 800400a:	d0f8      	beq.n	8003ffe <sbrk_aligned+0x22>
 800400c:	1a21      	subs	r1, r4, r0
 800400e:	4628      	mov	r0, r5
 8004010:	f000 fc9e 	bl	8004950 <_sbrk_r>
 8004014:	3001      	adds	r0, #1
 8004016:	d1f2      	bne.n	8003ffe <sbrk_aligned+0x22>
 8004018:	e7ef      	b.n	8003ffa <sbrk_aligned+0x1e>
 800401a:	bf00      	nop
 800401c:	200002d8 	.word	0x200002d8

08004020 <_malloc_r>:
 8004020:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004024:	1ccd      	adds	r5, r1, #3
 8004026:	f025 0503 	bic.w	r5, r5, #3
 800402a:	3508      	adds	r5, #8
 800402c:	2d0c      	cmp	r5, #12
 800402e:	bf38      	it	cc
 8004030:	250c      	movcc	r5, #12
 8004032:	2d00      	cmp	r5, #0
 8004034:	4606      	mov	r6, r0
 8004036:	db01      	blt.n	800403c <_malloc_r+0x1c>
 8004038:	42a9      	cmp	r1, r5
 800403a:	d904      	bls.n	8004046 <_malloc_r+0x26>
 800403c:	230c      	movs	r3, #12
 800403e:	6033      	str	r3, [r6, #0]
 8004040:	2000      	movs	r0, #0
 8004042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004046:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800411c <_malloc_r+0xfc>
 800404a:	f000 f869 	bl	8004120 <__malloc_lock>
 800404e:	f8d8 3000 	ldr.w	r3, [r8]
 8004052:	461c      	mov	r4, r3
 8004054:	bb44      	cbnz	r4, 80040a8 <_malloc_r+0x88>
 8004056:	4629      	mov	r1, r5
 8004058:	4630      	mov	r0, r6
 800405a:	f7ff ffbf 	bl	8003fdc <sbrk_aligned>
 800405e:	1c43      	adds	r3, r0, #1
 8004060:	4604      	mov	r4, r0
 8004062:	d158      	bne.n	8004116 <_malloc_r+0xf6>
 8004064:	f8d8 4000 	ldr.w	r4, [r8]
 8004068:	4627      	mov	r7, r4
 800406a:	2f00      	cmp	r7, #0
 800406c:	d143      	bne.n	80040f6 <_malloc_r+0xd6>
 800406e:	2c00      	cmp	r4, #0
 8004070:	d04b      	beq.n	800410a <_malloc_r+0xea>
 8004072:	6823      	ldr	r3, [r4, #0]
 8004074:	4639      	mov	r1, r7
 8004076:	4630      	mov	r0, r6
 8004078:	eb04 0903 	add.w	r9, r4, r3
 800407c:	f000 fc68 	bl	8004950 <_sbrk_r>
 8004080:	4581      	cmp	r9, r0
 8004082:	d142      	bne.n	800410a <_malloc_r+0xea>
 8004084:	6821      	ldr	r1, [r4, #0]
 8004086:	4630      	mov	r0, r6
 8004088:	1a6d      	subs	r5, r5, r1
 800408a:	4629      	mov	r1, r5
 800408c:	f7ff ffa6 	bl	8003fdc <sbrk_aligned>
 8004090:	3001      	adds	r0, #1
 8004092:	d03a      	beq.n	800410a <_malloc_r+0xea>
 8004094:	6823      	ldr	r3, [r4, #0]
 8004096:	442b      	add	r3, r5
 8004098:	6023      	str	r3, [r4, #0]
 800409a:	f8d8 3000 	ldr.w	r3, [r8]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	bb62      	cbnz	r2, 80040fc <_malloc_r+0xdc>
 80040a2:	f8c8 7000 	str.w	r7, [r8]
 80040a6:	e00f      	b.n	80040c8 <_malloc_r+0xa8>
 80040a8:	6822      	ldr	r2, [r4, #0]
 80040aa:	1b52      	subs	r2, r2, r5
 80040ac:	d420      	bmi.n	80040f0 <_malloc_r+0xd0>
 80040ae:	2a0b      	cmp	r2, #11
 80040b0:	d917      	bls.n	80040e2 <_malloc_r+0xc2>
 80040b2:	1961      	adds	r1, r4, r5
 80040b4:	42a3      	cmp	r3, r4
 80040b6:	6025      	str	r5, [r4, #0]
 80040b8:	bf18      	it	ne
 80040ba:	6059      	strne	r1, [r3, #4]
 80040bc:	6863      	ldr	r3, [r4, #4]
 80040be:	bf08      	it	eq
 80040c0:	f8c8 1000 	streq.w	r1, [r8]
 80040c4:	5162      	str	r2, [r4, r5]
 80040c6:	604b      	str	r3, [r1, #4]
 80040c8:	4630      	mov	r0, r6
 80040ca:	f000 f82f 	bl	800412c <__malloc_unlock>
 80040ce:	f104 000b 	add.w	r0, r4, #11
 80040d2:	1d23      	adds	r3, r4, #4
 80040d4:	f020 0007 	bic.w	r0, r0, #7
 80040d8:	1ac2      	subs	r2, r0, r3
 80040da:	bf1c      	itt	ne
 80040dc:	1a1b      	subne	r3, r3, r0
 80040de:	50a3      	strne	r3, [r4, r2]
 80040e0:	e7af      	b.n	8004042 <_malloc_r+0x22>
 80040e2:	6862      	ldr	r2, [r4, #4]
 80040e4:	42a3      	cmp	r3, r4
 80040e6:	bf0c      	ite	eq
 80040e8:	f8c8 2000 	streq.w	r2, [r8]
 80040ec:	605a      	strne	r2, [r3, #4]
 80040ee:	e7eb      	b.n	80040c8 <_malloc_r+0xa8>
 80040f0:	4623      	mov	r3, r4
 80040f2:	6864      	ldr	r4, [r4, #4]
 80040f4:	e7ae      	b.n	8004054 <_malloc_r+0x34>
 80040f6:	463c      	mov	r4, r7
 80040f8:	687f      	ldr	r7, [r7, #4]
 80040fa:	e7b6      	b.n	800406a <_malloc_r+0x4a>
 80040fc:	461a      	mov	r2, r3
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	42a3      	cmp	r3, r4
 8004102:	d1fb      	bne.n	80040fc <_malloc_r+0xdc>
 8004104:	2300      	movs	r3, #0
 8004106:	6053      	str	r3, [r2, #4]
 8004108:	e7de      	b.n	80040c8 <_malloc_r+0xa8>
 800410a:	230c      	movs	r3, #12
 800410c:	4630      	mov	r0, r6
 800410e:	6033      	str	r3, [r6, #0]
 8004110:	f000 f80c 	bl	800412c <__malloc_unlock>
 8004114:	e794      	b.n	8004040 <_malloc_r+0x20>
 8004116:	6005      	str	r5, [r0, #0]
 8004118:	e7d6      	b.n	80040c8 <_malloc_r+0xa8>
 800411a:	bf00      	nop
 800411c:	200002dc 	.word	0x200002dc

08004120 <__malloc_lock>:
 8004120:	4801      	ldr	r0, [pc, #4]	@ (8004128 <__malloc_lock+0x8>)
 8004122:	f7ff bf10 	b.w	8003f46 <__retarget_lock_acquire_recursive>
 8004126:	bf00      	nop
 8004128:	200002d4 	.word	0x200002d4

0800412c <__malloc_unlock>:
 800412c:	4801      	ldr	r0, [pc, #4]	@ (8004134 <__malloc_unlock+0x8>)
 800412e:	f7ff bf0b 	b.w	8003f48 <__retarget_lock_release_recursive>
 8004132:	bf00      	nop
 8004134:	200002d4 	.word	0x200002d4

08004138 <__sfputc_r>:
 8004138:	6893      	ldr	r3, [r2, #8]
 800413a:	b410      	push	{r4}
 800413c:	3b01      	subs	r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	6093      	str	r3, [r2, #8]
 8004142:	da07      	bge.n	8004154 <__sfputc_r+0x1c>
 8004144:	6994      	ldr	r4, [r2, #24]
 8004146:	42a3      	cmp	r3, r4
 8004148:	db01      	blt.n	800414e <__sfputc_r+0x16>
 800414a:	290a      	cmp	r1, #10
 800414c:	d102      	bne.n	8004154 <__sfputc_r+0x1c>
 800414e:	bc10      	pop	{r4}
 8004150:	f000 bb6a 	b.w	8004828 <__swbuf_r>
 8004154:	6813      	ldr	r3, [r2, #0]
 8004156:	1c58      	adds	r0, r3, #1
 8004158:	6010      	str	r0, [r2, #0]
 800415a:	7019      	strb	r1, [r3, #0]
 800415c:	4608      	mov	r0, r1
 800415e:	bc10      	pop	{r4}
 8004160:	4770      	bx	lr

08004162 <__sfputs_r>:
 8004162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004164:	4606      	mov	r6, r0
 8004166:	460f      	mov	r7, r1
 8004168:	4614      	mov	r4, r2
 800416a:	18d5      	adds	r5, r2, r3
 800416c:	42ac      	cmp	r4, r5
 800416e:	d101      	bne.n	8004174 <__sfputs_r+0x12>
 8004170:	2000      	movs	r0, #0
 8004172:	e007      	b.n	8004184 <__sfputs_r+0x22>
 8004174:	463a      	mov	r2, r7
 8004176:	4630      	mov	r0, r6
 8004178:	f814 1b01 	ldrb.w	r1, [r4], #1
 800417c:	f7ff ffdc 	bl	8004138 <__sfputc_r>
 8004180:	1c43      	adds	r3, r0, #1
 8004182:	d1f3      	bne.n	800416c <__sfputs_r+0xa>
 8004184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004188 <_vfiprintf_r>:
 8004188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800418c:	460d      	mov	r5, r1
 800418e:	4614      	mov	r4, r2
 8004190:	4698      	mov	r8, r3
 8004192:	4606      	mov	r6, r0
 8004194:	b09d      	sub	sp, #116	@ 0x74
 8004196:	b118      	cbz	r0, 80041a0 <_vfiprintf_r+0x18>
 8004198:	6a03      	ldr	r3, [r0, #32]
 800419a:	b90b      	cbnz	r3, 80041a0 <_vfiprintf_r+0x18>
 800419c:	f7ff fdce 	bl	8003d3c <__sinit>
 80041a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041a2:	07d9      	lsls	r1, r3, #31
 80041a4:	d405      	bmi.n	80041b2 <_vfiprintf_r+0x2a>
 80041a6:	89ab      	ldrh	r3, [r5, #12]
 80041a8:	059a      	lsls	r2, r3, #22
 80041aa:	d402      	bmi.n	80041b2 <_vfiprintf_r+0x2a>
 80041ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041ae:	f7ff feca 	bl	8003f46 <__retarget_lock_acquire_recursive>
 80041b2:	89ab      	ldrh	r3, [r5, #12]
 80041b4:	071b      	lsls	r3, r3, #28
 80041b6:	d501      	bpl.n	80041bc <_vfiprintf_r+0x34>
 80041b8:	692b      	ldr	r3, [r5, #16]
 80041ba:	b99b      	cbnz	r3, 80041e4 <_vfiprintf_r+0x5c>
 80041bc:	4629      	mov	r1, r5
 80041be:	4630      	mov	r0, r6
 80041c0:	f000 fb70 	bl	80048a4 <__swsetup_r>
 80041c4:	b170      	cbz	r0, 80041e4 <_vfiprintf_r+0x5c>
 80041c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041c8:	07dc      	lsls	r4, r3, #31
 80041ca:	d504      	bpl.n	80041d6 <_vfiprintf_r+0x4e>
 80041cc:	f04f 30ff 	mov.w	r0, #4294967295
 80041d0:	b01d      	add	sp, #116	@ 0x74
 80041d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041d6:	89ab      	ldrh	r3, [r5, #12]
 80041d8:	0598      	lsls	r0, r3, #22
 80041da:	d4f7      	bmi.n	80041cc <_vfiprintf_r+0x44>
 80041dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041de:	f7ff feb3 	bl	8003f48 <__retarget_lock_release_recursive>
 80041e2:	e7f3      	b.n	80041cc <_vfiprintf_r+0x44>
 80041e4:	2300      	movs	r3, #0
 80041e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80041e8:	2320      	movs	r3, #32
 80041ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80041ee:	2330      	movs	r3, #48	@ 0x30
 80041f0:	f04f 0901 	mov.w	r9, #1
 80041f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80041f8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80043a4 <_vfiprintf_r+0x21c>
 80041fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004200:	4623      	mov	r3, r4
 8004202:	469a      	mov	sl, r3
 8004204:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004208:	b10a      	cbz	r2, 800420e <_vfiprintf_r+0x86>
 800420a:	2a25      	cmp	r2, #37	@ 0x25
 800420c:	d1f9      	bne.n	8004202 <_vfiprintf_r+0x7a>
 800420e:	ebba 0b04 	subs.w	fp, sl, r4
 8004212:	d00b      	beq.n	800422c <_vfiprintf_r+0xa4>
 8004214:	465b      	mov	r3, fp
 8004216:	4622      	mov	r2, r4
 8004218:	4629      	mov	r1, r5
 800421a:	4630      	mov	r0, r6
 800421c:	f7ff ffa1 	bl	8004162 <__sfputs_r>
 8004220:	3001      	adds	r0, #1
 8004222:	f000 80a7 	beq.w	8004374 <_vfiprintf_r+0x1ec>
 8004226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004228:	445a      	add	r2, fp
 800422a:	9209      	str	r2, [sp, #36]	@ 0x24
 800422c:	f89a 3000 	ldrb.w	r3, [sl]
 8004230:	2b00      	cmp	r3, #0
 8004232:	f000 809f 	beq.w	8004374 <_vfiprintf_r+0x1ec>
 8004236:	2300      	movs	r3, #0
 8004238:	f04f 32ff 	mov.w	r2, #4294967295
 800423c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004240:	f10a 0a01 	add.w	sl, sl, #1
 8004244:	9304      	str	r3, [sp, #16]
 8004246:	9307      	str	r3, [sp, #28]
 8004248:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800424c:	931a      	str	r3, [sp, #104]	@ 0x68
 800424e:	4654      	mov	r4, sl
 8004250:	2205      	movs	r2, #5
 8004252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004256:	4853      	ldr	r0, [pc, #332]	@ (80043a4 <_vfiprintf_r+0x21c>)
 8004258:	f000 fb8a 	bl	8004970 <memchr>
 800425c:	9a04      	ldr	r2, [sp, #16]
 800425e:	b9d8      	cbnz	r0, 8004298 <_vfiprintf_r+0x110>
 8004260:	06d1      	lsls	r1, r2, #27
 8004262:	bf44      	itt	mi
 8004264:	2320      	movmi	r3, #32
 8004266:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800426a:	0713      	lsls	r3, r2, #28
 800426c:	bf44      	itt	mi
 800426e:	232b      	movmi	r3, #43	@ 0x2b
 8004270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004274:	f89a 3000 	ldrb.w	r3, [sl]
 8004278:	2b2a      	cmp	r3, #42	@ 0x2a
 800427a:	d015      	beq.n	80042a8 <_vfiprintf_r+0x120>
 800427c:	4654      	mov	r4, sl
 800427e:	2000      	movs	r0, #0
 8004280:	f04f 0c0a 	mov.w	ip, #10
 8004284:	9a07      	ldr	r2, [sp, #28]
 8004286:	4621      	mov	r1, r4
 8004288:	f811 3b01 	ldrb.w	r3, [r1], #1
 800428c:	3b30      	subs	r3, #48	@ 0x30
 800428e:	2b09      	cmp	r3, #9
 8004290:	d94b      	bls.n	800432a <_vfiprintf_r+0x1a2>
 8004292:	b1b0      	cbz	r0, 80042c2 <_vfiprintf_r+0x13a>
 8004294:	9207      	str	r2, [sp, #28]
 8004296:	e014      	b.n	80042c2 <_vfiprintf_r+0x13a>
 8004298:	eba0 0308 	sub.w	r3, r0, r8
 800429c:	fa09 f303 	lsl.w	r3, r9, r3
 80042a0:	4313      	orrs	r3, r2
 80042a2:	46a2      	mov	sl, r4
 80042a4:	9304      	str	r3, [sp, #16]
 80042a6:	e7d2      	b.n	800424e <_vfiprintf_r+0xc6>
 80042a8:	9b03      	ldr	r3, [sp, #12]
 80042aa:	1d19      	adds	r1, r3, #4
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	9103      	str	r1, [sp, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	bfbb      	ittet	lt
 80042b4:	425b      	neglt	r3, r3
 80042b6:	f042 0202 	orrlt.w	r2, r2, #2
 80042ba:	9307      	strge	r3, [sp, #28]
 80042bc:	9307      	strlt	r3, [sp, #28]
 80042be:	bfb8      	it	lt
 80042c0:	9204      	strlt	r2, [sp, #16]
 80042c2:	7823      	ldrb	r3, [r4, #0]
 80042c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80042c6:	d10a      	bne.n	80042de <_vfiprintf_r+0x156>
 80042c8:	7863      	ldrb	r3, [r4, #1]
 80042ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80042cc:	d132      	bne.n	8004334 <_vfiprintf_r+0x1ac>
 80042ce:	9b03      	ldr	r3, [sp, #12]
 80042d0:	3402      	adds	r4, #2
 80042d2:	1d1a      	adds	r2, r3, #4
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	9203      	str	r2, [sp, #12]
 80042d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042dc:	9305      	str	r3, [sp, #20]
 80042de:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80043a8 <_vfiprintf_r+0x220>
 80042e2:	2203      	movs	r2, #3
 80042e4:	4650      	mov	r0, sl
 80042e6:	7821      	ldrb	r1, [r4, #0]
 80042e8:	f000 fb42 	bl	8004970 <memchr>
 80042ec:	b138      	cbz	r0, 80042fe <_vfiprintf_r+0x176>
 80042ee:	2240      	movs	r2, #64	@ 0x40
 80042f0:	9b04      	ldr	r3, [sp, #16]
 80042f2:	eba0 000a 	sub.w	r0, r0, sl
 80042f6:	4082      	lsls	r2, r0
 80042f8:	4313      	orrs	r3, r2
 80042fa:	3401      	adds	r4, #1
 80042fc:	9304      	str	r3, [sp, #16]
 80042fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004302:	2206      	movs	r2, #6
 8004304:	4829      	ldr	r0, [pc, #164]	@ (80043ac <_vfiprintf_r+0x224>)
 8004306:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800430a:	f000 fb31 	bl	8004970 <memchr>
 800430e:	2800      	cmp	r0, #0
 8004310:	d03f      	beq.n	8004392 <_vfiprintf_r+0x20a>
 8004312:	4b27      	ldr	r3, [pc, #156]	@ (80043b0 <_vfiprintf_r+0x228>)
 8004314:	bb1b      	cbnz	r3, 800435e <_vfiprintf_r+0x1d6>
 8004316:	9b03      	ldr	r3, [sp, #12]
 8004318:	3307      	adds	r3, #7
 800431a:	f023 0307 	bic.w	r3, r3, #7
 800431e:	3308      	adds	r3, #8
 8004320:	9303      	str	r3, [sp, #12]
 8004322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004324:	443b      	add	r3, r7
 8004326:	9309      	str	r3, [sp, #36]	@ 0x24
 8004328:	e76a      	b.n	8004200 <_vfiprintf_r+0x78>
 800432a:	460c      	mov	r4, r1
 800432c:	2001      	movs	r0, #1
 800432e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004332:	e7a8      	b.n	8004286 <_vfiprintf_r+0xfe>
 8004334:	2300      	movs	r3, #0
 8004336:	f04f 0c0a 	mov.w	ip, #10
 800433a:	4619      	mov	r1, r3
 800433c:	3401      	adds	r4, #1
 800433e:	9305      	str	r3, [sp, #20]
 8004340:	4620      	mov	r0, r4
 8004342:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004346:	3a30      	subs	r2, #48	@ 0x30
 8004348:	2a09      	cmp	r2, #9
 800434a:	d903      	bls.n	8004354 <_vfiprintf_r+0x1cc>
 800434c:	2b00      	cmp	r3, #0
 800434e:	d0c6      	beq.n	80042de <_vfiprintf_r+0x156>
 8004350:	9105      	str	r1, [sp, #20]
 8004352:	e7c4      	b.n	80042de <_vfiprintf_r+0x156>
 8004354:	4604      	mov	r4, r0
 8004356:	2301      	movs	r3, #1
 8004358:	fb0c 2101 	mla	r1, ip, r1, r2
 800435c:	e7f0      	b.n	8004340 <_vfiprintf_r+0x1b8>
 800435e:	ab03      	add	r3, sp, #12
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	462a      	mov	r2, r5
 8004364:	4630      	mov	r0, r6
 8004366:	4b13      	ldr	r3, [pc, #76]	@ (80043b4 <_vfiprintf_r+0x22c>)
 8004368:	a904      	add	r1, sp, #16
 800436a:	f3af 8000 	nop.w
 800436e:	4607      	mov	r7, r0
 8004370:	1c78      	adds	r0, r7, #1
 8004372:	d1d6      	bne.n	8004322 <_vfiprintf_r+0x19a>
 8004374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004376:	07d9      	lsls	r1, r3, #31
 8004378:	d405      	bmi.n	8004386 <_vfiprintf_r+0x1fe>
 800437a:	89ab      	ldrh	r3, [r5, #12]
 800437c:	059a      	lsls	r2, r3, #22
 800437e:	d402      	bmi.n	8004386 <_vfiprintf_r+0x1fe>
 8004380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004382:	f7ff fde1 	bl	8003f48 <__retarget_lock_release_recursive>
 8004386:	89ab      	ldrh	r3, [r5, #12]
 8004388:	065b      	lsls	r3, r3, #25
 800438a:	f53f af1f 	bmi.w	80041cc <_vfiprintf_r+0x44>
 800438e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004390:	e71e      	b.n	80041d0 <_vfiprintf_r+0x48>
 8004392:	ab03      	add	r3, sp, #12
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	462a      	mov	r2, r5
 8004398:	4630      	mov	r0, r6
 800439a:	4b06      	ldr	r3, [pc, #24]	@ (80043b4 <_vfiprintf_r+0x22c>)
 800439c:	a904      	add	r1, sp, #16
 800439e:	f000 f87d 	bl	800449c <_printf_i>
 80043a2:	e7e4      	b.n	800436e <_vfiprintf_r+0x1e6>
 80043a4:	08004e0a 	.word	0x08004e0a
 80043a8:	08004e10 	.word	0x08004e10
 80043ac:	08004e14 	.word	0x08004e14
 80043b0:	00000000 	.word	0x00000000
 80043b4:	08004163 	.word	0x08004163

080043b8 <_printf_common>:
 80043b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043bc:	4616      	mov	r6, r2
 80043be:	4698      	mov	r8, r3
 80043c0:	688a      	ldr	r2, [r1, #8]
 80043c2:	690b      	ldr	r3, [r1, #16]
 80043c4:	4607      	mov	r7, r0
 80043c6:	4293      	cmp	r3, r2
 80043c8:	bfb8      	it	lt
 80043ca:	4613      	movlt	r3, r2
 80043cc:	6033      	str	r3, [r6, #0]
 80043ce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043d2:	460c      	mov	r4, r1
 80043d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043d8:	b10a      	cbz	r2, 80043de <_printf_common+0x26>
 80043da:	3301      	adds	r3, #1
 80043dc:	6033      	str	r3, [r6, #0]
 80043de:	6823      	ldr	r3, [r4, #0]
 80043e0:	0699      	lsls	r1, r3, #26
 80043e2:	bf42      	ittt	mi
 80043e4:	6833      	ldrmi	r3, [r6, #0]
 80043e6:	3302      	addmi	r3, #2
 80043e8:	6033      	strmi	r3, [r6, #0]
 80043ea:	6825      	ldr	r5, [r4, #0]
 80043ec:	f015 0506 	ands.w	r5, r5, #6
 80043f0:	d106      	bne.n	8004400 <_printf_common+0x48>
 80043f2:	f104 0a19 	add.w	sl, r4, #25
 80043f6:	68e3      	ldr	r3, [r4, #12]
 80043f8:	6832      	ldr	r2, [r6, #0]
 80043fa:	1a9b      	subs	r3, r3, r2
 80043fc:	42ab      	cmp	r3, r5
 80043fe:	dc2b      	bgt.n	8004458 <_printf_common+0xa0>
 8004400:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004404:	6822      	ldr	r2, [r4, #0]
 8004406:	3b00      	subs	r3, #0
 8004408:	bf18      	it	ne
 800440a:	2301      	movne	r3, #1
 800440c:	0692      	lsls	r2, r2, #26
 800440e:	d430      	bmi.n	8004472 <_printf_common+0xba>
 8004410:	4641      	mov	r1, r8
 8004412:	4638      	mov	r0, r7
 8004414:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004418:	47c8      	blx	r9
 800441a:	3001      	adds	r0, #1
 800441c:	d023      	beq.n	8004466 <_printf_common+0xae>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	6922      	ldr	r2, [r4, #16]
 8004422:	f003 0306 	and.w	r3, r3, #6
 8004426:	2b04      	cmp	r3, #4
 8004428:	bf14      	ite	ne
 800442a:	2500      	movne	r5, #0
 800442c:	6833      	ldreq	r3, [r6, #0]
 800442e:	f04f 0600 	mov.w	r6, #0
 8004432:	bf08      	it	eq
 8004434:	68e5      	ldreq	r5, [r4, #12]
 8004436:	f104 041a 	add.w	r4, r4, #26
 800443a:	bf08      	it	eq
 800443c:	1aed      	subeq	r5, r5, r3
 800443e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004442:	bf08      	it	eq
 8004444:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004448:	4293      	cmp	r3, r2
 800444a:	bfc4      	itt	gt
 800444c:	1a9b      	subgt	r3, r3, r2
 800444e:	18ed      	addgt	r5, r5, r3
 8004450:	42b5      	cmp	r5, r6
 8004452:	d11a      	bne.n	800448a <_printf_common+0xd2>
 8004454:	2000      	movs	r0, #0
 8004456:	e008      	b.n	800446a <_printf_common+0xb2>
 8004458:	2301      	movs	r3, #1
 800445a:	4652      	mov	r2, sl
 800445c:	4641      	mov	r1, r8
 800445e:	4638      	mov	r0, r7
 8004460:	47c8      	blx	r9
 8004462:	3001      	adds	r0, #1
 8004464:	d103      	bne.n	800446e <_printf_common+0xb6>
 8004466:	f04f 30ff 	mov.w	r0, #4294967295
 800446a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800446e:	3501      	adds	r5, #1
 8004470:	e7c1      	b.n	80043f6 <_printf_common+0x3e>
 8004472:	2030      	movs	r0, #48	@ 0x30
 8004474:	18e1      	adds	r1, r4, r3
 8004476:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800447a:	1c5a      	adds	r2, r3, #1
 800447c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004480:	4422      	add	r2, r4
 8004482:	3302      	adds	r3, #2
 8004484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004488:	e7c2      	b.n	8004410 <_printf_common+0x58>
 800448a:	2301      	movs	r3, #1
 800448c:	4622      	mov	r2, r4
 800448e:	4641      	mov	r1, r8
 8004490:	4638      	mov	r0, r7
 8004492:	47c8      	blx	r9
 8004494:	3001      	adds	r0, #1
 8004496:	d0e6      	beq.n	8004466 <_printf_common+0xae>
 8004498:	3601      	adds	r6, #1
 800449a:	e7d9      	b.n	8004450 <_printf_common+0x98>

0800449c <_printf_i>:
 800449c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044a0:	7e0f      	ldrb	r7, [r1, #24]
 80044a2:	4691      	mov	r9, r2
 80044a4:	2f78      	cmp	r7, #120	@ 0x78
 80044a6:	4680      	mov	r8, r0
 80044a8:	460c      	mov	r4, r1
 80044aa:	469a      	mov	sl, r3
 80044ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044b2:	d807      	bhi.n	80044c4 <_printf_i+0x28>
 80044b4:	2f62      	cmp	r7, #98	@ 0x62
 80044b6:	d80a      	bhi.n	80044ce <_printf_i+0x32>
 80044b8:	2f00      	cmp	r7, #0
 80044ba:	f000 80d1 	beq.w	8004660 <_printf_i+0x1c4>
 80044be:	2f58      	cmp	r7, #88	@ 0x58
 80044c0:	f000 80b8 	beq.w	8004634 <_printf_i+0x198>
 80044c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044cc:	e03a      	b.n	8004544 <_printf_i+0xa8>
 80044ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044d2:	2b15      	cmp	r3, #21
 80044d4:	d8f6      	bhi.n	80044c4 <_printf_i+0x28>
 80044d6:	a101      	add	r1, pc, #4	@ (adr r1, 80044dc <_printf_i+0x40>)
 80044d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044dc:	08004535 	.word	0x08004535
 80044e0:	08004549 	.word	0x08004549
 80044e4:	080044c5 	.word	0x080044c5
 80044e8:	080044c5 	.word	0x080044c5
 80044ec:	080044c5 	.word	0x080044c5
 80044f0:	080044c5 	.word	0x080044c5
 80044f4:	08004549 	.word	0x08004549
 80044f8:	080044c5 	.word	0x080044c5
 80044fc:	080044c5 	.word	0x080044c5
 8004500:	080044c5 	.word	0x080044c5
 8004504:	080044c5 	.word	0x080044c5
 8004508:	08004647 	.word	0x08004647
 800450c:	08004573 	.word	0x08004573
 8004510:	08004601 	.word	0x08004601
 8004514:	080044c5 	.word	0x080044c5
 8004518:	080044c5 	.word	0x080044c5
 800451c:	08004669 	.word	0x08004669
 8004520:	080044c5 	.word	0x080044c5
 8004524:	08004573 	.word	0x08004573
 8004528:	080044c5 	.word	0x080044c5
 800452c:	080044c5 	.word	0x080044c5
 8004530:	08004609 	.word	0x08004609
 8004534:	6833      	ldr	r3, [r6, #0]
 8004536:	1d1a      	adds	r2, r3, #4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	6032      	str	r2, [r6, #0]
 800453c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004540:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004544:	2301      	movs	r3, #1
 8004546:	e09c      	b.n	8004682 <_printf_i+0x1e6>
 8004548:	6833      	ldr	r3, [r6, #0]
 800454a:	6820      	ldr	r0, [r4, #0]
 800454c:	1d19      	adds	r1, r3, #4
 800454e:	6031      	str	r1, [r6, #0]
 8004550:	0606      	lsls	r6, r0, #24
 8004552:	d501      	bpl.n	8004558 <_printf_i+0xbc>
 8004554:	681d      	ldr	r5, [r3, #0]
 8004556:	e003      	b.n	8004560 <_printf_i+0xc4>
 8004558:	0645      	lsls	r5, r0, #25
 800455a:	d5fb      	bpl.n	8004554 <_printf_i+0xb8>
 800455c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004560:	2d00      	cmp	r5, #0
 8004562:	da03      	bge.n	800456c <_printf_i+0xd0>
 8004564:	232d      	movs	r3, #45	@ 0x2d
 8004566:	426d      	negs	r5, r5
 8004568:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800456c:	230a      	movs	r3, #10
 800456e:	4858      	ldr	r0, [pc, #352]	@ (80046d0 <_printf_i+0x234>)
 8004570:	e011      	b.n	8004596 <_printf_i+0xfa>
 8004572:	6821      	ldr	r1, [r4, #0]
 8004574:	6833      	ldr	r3, [r6, #0]
 8004576:	0608      	lsls	r0, r1, #24
 8004578:	f853 5b04 	ldr.w	r5, [r3], #4
 800457c:	d402      	bmi.n	8004584 <_printf_i+0xe8>
 800457e:	0649      	lsls	r1, r1, #25
 8004580:	bf48      	it	mi
 8004582:	b2ad      	uxthmi	r5, r5
 8004584:	2f6f      	cmp	r7, #111	@ 0x6f
 8004586:	6033      	str	r3, [r6, #0]
 8004588:	bf14      	ite	ne
 800458a:	230a      	movne	r3, #10
 800458c:	2308      	moveq	r3, #8
 800458e:	4850      	ldr	r0, [pc, #320]	@ (80046d0 <_printf_i+0x234>)
 8004590:	2100      	movs	r1, #0
 8004592:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004596:	6866      	ldr	r6, [r4, #4]
 8004598:	2e00      	cmp	r6, #0
 800459a:	60a6      	str	r6, [r4, #8]
 800459c:	db05      	blt.n	80045aa <_printf_i+0x10e>
 800459e:	6821      	ldr	r1, [r4, #0]
 80045a0:	432e      	orrs	r6, r5
 80045a2:	f021 0104 	bic.w	r1, r1, #4
 80045a6:	6021      	str	r1, [r4, #0]
 80045a8:	d04b      	beq.n	8004642 <_printf_i+0x1a6>
 80045aa:	4616      	mov	r6, r2
 80045ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80045b0:	fb03 5711 	mls	r7, r3, r1, r5
 80045b4:	5dc7      	ldrb	r7, [r0, r7]
 80045b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045ba:	462f      	mov	r7, r5
 80045bc:	42bb      	cmp	r3, r7
 80045be:	460d      	mov	r5, r1
 80045c0:	d9f4      	bls.n	80045ac <_printf_i+0x110>
 80045c2:	2b08      	cmp	r3, #8
 80045c4:	d10b      	bne.n	80045de <_printf_i+0x142>
 80045c6:	6823      	ldr	r3, [r4, #0]
 80045c8:	07df      	lsls	r7, r3, #31
 80045ca:	d508      	bpl.n	80045de <_printf_i+0x142>
 80045cc:	6923      	ldr	r3, [r4, #16]
 80045ce:	6861      	ldr	r1, [r4, #4]
 80045d0:	4299      	cmp	r1, r3
 80045d2:	bfde      	ittt	le
 80045d4:	2330      	movle	r3, #48	@ 0x30
 80045d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045de:	1b92      	subs	r2, r2, r6
 80045e0:	6122      	str	r2, [r4, #16]
 80045e2:	464b      	mov	r3, r9
 80045e4:	4621      	mov	r1, r4
 80045e6:	4640      	mov	r0, r8
 80045e8:	f8cd a000 	str.w	sl, [sp]
 80045ec:	aa03      	add	r2, sp, #12
 80045ee:	f7ff fee3 	bl	80043b8 <_printf_common>
 80045f2:	3001      	adds	r0, #1
 80045f4:	d14a      	bne.n	800468c <_printf_i+0x1f0>
 80045f6:	f04f 30ff 	mov.w	r0, #4294967295
 80045fa:	b004      	add	sp, #16
 80045fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004600:	6823      	ldr	r3, [r4, #0]
 8004602:	f043 0320 	orr.w	r3, r3, #32
 8004606:	6023      	str	r3, [r4, #0]
 8004608:	2778      	movs	r7, #120	@ 0x78
 800460a:	4832      	ldr	r0, [pc, #200]	@ (80046d4 <_printf_i+0x238>)
 800460c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004610:	6823      	ldr	r3, [r4, #0]
 8004612:	6831      	ldr	r1, [r6, #0]
 8004614:	061f      	lsls	r7, r3, #24
 8004616:	f851 5b04 	ldr.w	r5, [r1], #4
 800461a:	d402      	bmi.n	8004622 <_printf_i+0x186>
 800461c:	065f      	lsls	r7, r3, #25
 800461e:	bf48      	it	mi
 8004620:	b2ad      	uxthmi	r5, r5
 8004622:	6031      	str	r1, [r6, #0]
 8004624:	07d9      	lsls	r1, r3, #31
 8004626:	bf44      	itt	mi
 8004628:	f043 0320 	orrmi.w	r3, r3, #32
 800462c:	6023      	strmi	r3, [r4, #0]
 800462e:	b11d      	cbz	r5, 8004638 <_printf_i+0x19c>
 8004630:	2310      	movs	r3, #16
 8004632:	e7ad      	b.n	8004590 <_printf_i+0xf4>
 8004634:	4826      	ldr	r0, [pc, #152]	@ (80046d0 <_printf_i+0x234>)
 8004636:	e7e9      	b.n	800460c <_printf_i+0x170>
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	f023 0320 	bic.w	r3, r3, #32
 800463e:	6023      	str	r3, [r4, #0]
 8004640:	e7f6      	b.n	8004630 <_printf_i+0x194>
 8004642:	4616      	mov	r6, r2
 8004644:	e7bd      	b.n	80045c2 <_printf_i+0x126>
 8004646:	6833      	ldr	r3, [r6, #0]
 8004648:	6825      	ldr	r5, [r4, #0]
 800464a:	1d18      	adds	r0, r3, #4
 800464c:	6961      	ldr	r1, [r4, #20]
 800464e:	6030      	str	r0, [r6, #0]
 8004650:	062e      	lsls	r6, r5, #24
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	d501      	bpl.n	800465a <_printf_i+0x1be>
 8004656:	6019      	str	r1, [r3, #0]
 8004658:	e002      	b.n	8004660 <_printf_i+0x1c4>
 800465a:	0668      	lsls	r0, r5, #25
 800465c:	d5fb      	bpl.n	8004656 <_printf_i+0x1ba>
 800465e:	8019      	strh	r1, [r3, #0]
 8004660:	2300      	movs	r3, #0
 8004662:	4616      	mov	r6, r2
 8004664:	6123      	str	r3, [r4, #16]
 8004666:	e7bc      	b.n	80045e2 <_printf_i+0x146>
 8004668:	6833      	ldr	r3, [r6, #0]
 800466a:	2100      	movs	r1, #0
 800466c:	1d1a      	adds	r2, r3, #4
 800466e:	6032      	str	r2, [r6, #0]
 8004670:	681e      	ldr	r6, [r3, #0]
 8004672:	6862      	ldr	r2, [r4, #4]
 8004674:	4630      	mov	r0, r6
 8004676:	f000 f97b 	bl	8004970 <memchr>
 800467a:	b108      	cbz	r0, 8004680 <_printf_i+0x1e4>
 800467c:	1b80      	subs	r0, r0, r6
 800467e:	6060      	str	r0, [r4, #4]
 8004680:	6863      	ldr	r3, [r4, #4]
 8004682:	6123      	str	r3, [r4, #16]
 8004684:	2300      	movs	r3, #0
 8004686:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800468a:	e7aa      	b.n	80045e2 <_printf_i+0x146>
 800468c:	4632      	mov	r2, r6
 800468e:	4649      	mov	r1, r9
 8004690:	4640      	mov	r0, r8
 8004692:	6923      	ldr	r3, [r4, #16]
 8004694:	47d0      	blx	sl
 8004696:	3001      	adds	r0, #1
 8004698:	d0ad      	beq.n	80045f6 <_printf_i+0x15a>
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	079b      	lsls	r3, r3, #30
 800469e:	d413      	bmi.n	80046c8 <_printf_i+0x22c>
 80046a0:	68e0      	ldr	r0, [r4, #12]
 80046a2:	9b03      	ldr	r3, [sp, #12]
 80046a4:	4298      	cmp	r0, r3
 80046a6:	bfb8      	it	lt
 80046a8:	4618      	movlt	r0, r3
 80046aa:	e7a6      	b.n	80045fa <_printf_i+0x15e>
 80046ac:	2301      	movs	r3, #1
 80046ae:	4632      	mov	r2, r6
 80046b0:	4649      	mov	r1, r9
 80046b2:	4640      	mov	r0, r8
 80046b4:	47d0      	blx	sl
 80046b6:	3001      	adds	r0, #1
 80046b8:	d09d      	beq.n	80045f6 <_printf_i+0x15a>
 80046ba:	3501      	adds	r5, #1
 80046bc:	68e3      	ldr	r3, [r4, #12]
 80046be:	9903      	ldr	r1, [sp, #12]
 80046c0:	1a5b      	subs	r3, r3, r1
 80046c2:	42ab      	cmp	r3, r5
 80046c4:	dcf2      	bgt.n	80046ac <_printf_i+0x210>
 80046c6:	e7eb      	b.n	80046a0 <_printf_i+0x204>
 80046c8:	2500      	movs	r5, #0
 80046ca:	f104 0619 	add.w	r6, r4, #25
 80046ce:	e7f5      	b.n	80046bc <_printf_i+0x220>
 80046d0:	08004e1b 	.word	0x08004e1b
 80046d4:	08004e2c 	.word	0x08004e2c

080046d8 <__sflush_r>:
 80046d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046de:	0716      	lsls	r6, r2, #28
 80046e0:	4605      	mov	r5, r0
 80046e2:	460c      	mov	r4, r1
 80046e4:	d454      	bmi.n	8004790 <__sflush_r+0xb8>
 80046e6:	684b      	ldr	r3, [r1, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	dc02      	bgt.n	80046f2 <__sflush_r+0x1a>
 80046ec:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	dd48      	ble.n	8004784 <__sflush_r+0xac>
 80046f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046f4:	2e00      	cmp	r6, #0
 80046f6:	d045      	beq.n	8004784 <__sflush_r+0xac>
 80046f8:	2300      	movs	r3, #0
 80046fa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80046fe:	682f      	ldr	r7, [r5, #0]
 8004700:	6a21      	ldr	r1, [r4, #32]
 8004702:	602b      	str	r3, [r5, #0]
 8004704:	d030      	beq.n	8004768 <__sflush_r+0x90>
 8004706:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004708:	89a3      	ldrh	r3, [r4, #12]
 800470a:	0759      	lsls	r1, r3, #29
 800470c:	d505      	bpl.n	800471a <__sflush_r+0x42>
 800470e:	6863      	ldr	r3, [r4, #4]
 8004710:	1ad2      	subs	r2, r2, r3
 8004712:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004714:	b10b      	cbz	r3, 800471a <__sflush_r+0x42>
 8004716:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004718:	1ad2      	subs	r2, r2, r3
 800471a:	2300      	movs	r3, #0
 800471c:	4628      	mov	r0, r5
 800471e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004720:	6a21      	ldr	r1, [r4, #32]
 8004722:	47b0      	blx	r6
 8004724:	1c43      	adds	r3, r0, #1
 8004726:	89a3      	ldrh	r3, [r4, #12]
 8004728:	d106      	bne.n	8004738 <__sflush_r+0x60>
 800472a:	6829      	ldr	r1, [r5, #0]
 800472c:	291d      	cmp	r1, #29
 800472e:	d82b      	bhi.n	8004788 <__sflush_r+0xb0>
 8004730:	4a28      	ldr	r2, [pc, #160]	@ (80047d4 <__sflush_r+0xfc>)
 8004732:	40ca      	lsrs	r2, r1
 8004734:	07d6      	lsls	r6, r2, #31
 8004736:	d527      	bpl.n	8004788 <__sflush_r+0xb0>
 8004738:	2200      	movs	r2, #0
 800473a:	6062      	str	r2, [r4, #4]
 800473c:	6922      	ldr	r2, [r4, #16]
 800473e:	04d9      	lsls	r1, r3, #19
 8004740:	6022      	str	r2, [r4, #0]
 8004742:	d504      	bpl.n	800474e <__sflush_r+0x76>
 8004744:	1c42      	adds	r2, r0, #1
 8004746:	d101      	bne.n	800474c <__sflush_r+0x74>
 8004748:	682b      	ldr	r3, [r5, #0]
 800474a:	b903      	cbnz	r3, 800474e <__sflush_r+0x76>
 800474c:	6560      	str	r0, [r4, #84]	@ 0x54
 800474e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004750:	602f      	str	r7, [r5, #0]
 8004752:	b1b9      	cbz	r1, 8004784 <__sflush_r+0xac>
 8004754:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004758:	4299      	cmp	r1, r3
 800475a:	d002      	beq.n	8004762 <__sflush_r+0x8a>
 800475c:	4628      	mov	r0, r5
 800475e:	f7ff fbf5 	bl	8003f4c <_free_r>
 8004762:	2300      	movs	r3, #0
 8004764:	6363      	str	r3, [r4, #52]	@ 0x34
 8004766:	e00d      	b.n	8004784 <__sflush_r+0xac>
 8004768:	2301      	movs	r3, #1
 800476a:	4628      	mov	r0, r5
 800476c:	47b0      	blx	r6
 800476e:	4602      	mov	r2, r0
 8004770:	1c50      	adds	r0, r2, #1
 8004772:	d1c9      	bne.n	8004708 <__sflush_r+0x30>
 8004774:	682b      	ldr	r3, [r5, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0c6      	beq.n	8004708 <__sflush_r+0x30>
 800477a:	2b1d      	cmp	r3, #29
 800477c:	d001      	beq.n	8004782 <__sflush_r+0xaa>
 800477e:	2b16      	cmp	r3, #22
 8004780:	d11d      	bne.n	80047be <__sflush_r+0xe6>
 8004782:	602f      	str	r7, [r5, #0]
 8004784:	2000      	movs	r0, #0
 8004786:	e021      	b.n	80047cc <__sflush_r+0xf4>
 8004788:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800478c:	b21b      	sxth	r3, r3
 800478e:	e01a      	b.n	80047c6 <__sflush_r+0xee>
 8004790:	690f      	ldr	r7, [r1, #16]
 8004792:	2f00      	cmp	r7, #0
 8004794:	d0f6      	beq.n	8004784 <__sflush_r+0xac>
 8004796:	0793      	lsls	r3, r2, #30
 8004798:	bf18      	it	ne
 800479a:	2300      	movne	r3, #0
 800479c:	680e      	ldr	r6, [r1, #0]
 800479e:	bf08      	it	eq
 80047a0:	694b      	ldreq	r3, [r1, #20]
 80047a2:	1bf6      	subs	r6, r6, r7
 80047a4:	600f      	str	r7, [r1, #0]
 80047a6:	608b      	str	r3, [r1, #8]
 80047a8:	2e00      	cmp	r6, #0
 80047aa:	ddeb      	ble.n	8004784 <__sflush_r+0xac>
 80047ac:	4633      	mov	r3, r6
 80047ae:	463a      	mov	r2, r7
 80047b0:	4628      	mov	r0, r5
 80047b2:	6a21      	ldr	r1, [r4, #32]
 80047b4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80047b8:	47e0      	blx	ip
 80047ba:	2800      	cmp	r0, #0
 80047bc:	dc07      	bgt.n	80047ce <__sflush_r+0xf6>
 80047be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047c6:	f04f 30ff 	mov.w	r0, #4294967295
 80047ca:	81a3      	strh	r3, [r4, #12]
 80047cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047ce:	4407      	add	r7, r0
 80047d0:	1a36      	subs	r6, r6, r0
 80047d2:	e7e9      	b.n	80047a8 <__sflush_r+0xd0>
 80047d4:	20400001 	.word	0x20400001

080047d8 <_fflush_r>:
 80047d8:	b538      	push	{r3, r4, r5, lr}
 80047da:	690b      	ldr	r3, [r1, #16]
 80047dc:	4605      	mov	r5, r0
 80047de:	460c      	mov	r4, r1
 80047e0:	b913      	cbnz	r3, 80047e8 <_fflush_r+0x10>
 80047e2:	2500      	movs	r5, #0
 80047e4:	4628      	mov	r0, r5
 80047e6:	bd38      	pop	{r3, r4, r5, pc}
 80047e8:	b118      	cbz	r0, 80047f2 <_fflush_r+0x1a>
 80047ea:	6a03      	ldr	r3, [r0, #32]
 80047ec:	b90b      	cbnz	r3, 80047f2 <_fflush_r+0x1a>
 80047ee:	f7ff faa5 	bl	8003d3c <__sinit>
 80047f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d0f3      	beq.n	80047e2 <_fflush_r+0xa>
 80047fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80047fc:	07d0      	lsls	r0, r2, #31
 80047fe:	d404      	bmi.n	800480a <_fflush_r+0x32>
 8004800:	0599      	lsls	r1, r3, #22
 8004802:	d402      	bmi.n	800480a <_fflush_r+0x32>
 8004804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004806:	f7ff fb9e 	bl	8003f46 <__retarget_lock_acquire_recursive>
 800480a:	4628      	mov	r0, r5
 800480c:	4621      	mov	r1, r4
 800480e:	f7ff ff63 	bl	80046d8 <__sflush_r>
 8004812:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004814:	4605      	mov	r5, r0
 8004816:	07da      	lsls	r2, r3, #31
 8004818:	d4e4      	bmi.n	80047e4 <_fflush_r+0xc>
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	059b      	lsls	r3, r3, #22
 800481e:	d4e1      	bmi.n	80047e4 <_fflush_r+0xc>
 8004820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004822:	f7ff fb91 	bl	8003f48 <__retarget_lock_release_recursive>
 8004826:	e7dd      	b.n	80047e4 <_fflush_r+0xc>

08004828 <__swbuf_r>:
 8004828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800482a:	460e      	mov	r6, r1
 800482c:	4614      	mov	r4, r2
 800482e:	4605      	mov	r5, r0
 8004830:	b118      	cbz	r0, 800483a <__swbuf_r+0x12>
 8004832:	6a03      	ldr	r3, [r0, #32]
 8004834:	b90b      	cbnz	r3, 800483a <__swbuf_r+0x12>
 8004836:	f7ff fa81 	bl	8003d3c <__sinit>
 800483a:	69a3      	ldr	r3, [r4, #24]
 800483c:	60a3      	str	r3, [r4, #8]
 800483e:	89a3      	ldrh	r3, [r4, #12]
 8004840:	071a      	lsls	r2, r3, #28
 8004842:	d501      	bpl.n	8004848 <__swbuf_r+0x20>
 8004844:	6923      	ldr	r3, [r4, #16]
 8004846:	b943      	cbnz	r3, 800485a <__swbuf_r+0x32>
 8004848:	4621      	mov	r1, r4
 800484a:	4628      	mov	r0, r5
 800484c:	f000 f82a 	bl	80048a4 <__swsetup_r>
 8004850:	b118      	cbz	r0, 800485a <__swbuf_r+0x32>
 8004852:	f04f 37ff 	mov.w	r7, #4294967295
 8004856:	4638      	mov	r0, r7
 8004858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	6922      	ldr	r2, [r4, #16]
 800485e:	b2f6      	uxtb	r6, r6
 8004860:	1a98      	subs	r0, r3, r2
 8004862:	6963      	ldr	r3, [r4, #20]
 8004864:	4637      	mov	r7, r6
 8004866:	4283      	cmp	r3, r0
 8004868:	dc05      	bgt.n	8004876 <__swbuf_r+0x4e>
 800486a:	4621      	mov	r1, r4
 800486c:	4628      	mov	r0, r5
 800486e:	f7ff ffb3 	bl	80047d8 <_fflush_r>
 8004872:	2800      	cmp	r0, #0
 8004874:	d1ed      	bne.n	8004852 <__swbuf_r+0x2a>
 8004876:	68a3      	ldr	r3, [r4, #8]
 8004878:	3b01      	subs	r3, #1
 800487a:	60a3      	str	r3, [r4, #8]
 800487c:	6823      	ldr	r3, [r4, #0]
 800487e:	1c5a      	adds	r2, r3, #1
 8004880:	6022      	str	r2, [r4, #0]
 8004882:	701e      	strb	r6, [r3, #0]
 8004884:	6962      	ldr	r2, [r4, #20]
 8004886:	1c43      	adds	r3, r0, #1
 8004888:	429a      	cmp	r2, r3
 800488a:	d004      	beq.n	8004896 <__swbuf_r+0x6e>
 800488c:	89a3      	ldrh	r3, [r4, #12]
 800488e:	07db      	lsls	r3, r3, #31
 8004890:	d5e1      	bpl.n	8004856 <__swbuf_r+0x2e>
 8004892:	2e0a      	cmp	r6, #10
 8004894:	d1df      	bne.n	8004856 <__swbuf_r+0x2e>
 8004896:	4621      	mov	r1, r4
 8004898:	4628      	mov	r0, r5
 800489a:	f7ff ff9d 	bl	80047d8 <_fflush_r>
 800489e:	2800      	cmp	r0, #0
 80048a0:	d0d9      	beq.n	8004856 <__swbuf_r+0x2e>
 80048a2:	e7d6      	b.n	8004852 <__swbuf_r+0x2a>

080048a4 <__swsetup_r>:
 80048a4:	b538      	push	{r3, r4, r5, lr}
 80048a6:	4b29      	ldr	r3, [pc, #164]	@ (800494c <__swsetup_r+0xa8>)
 80048a8:	4605      	mov	r5, r0
 80048aa:	6818      	ldr	r0, [r3, #0]
 80048ac:	460c      	mov	r4, r1
 80048ae:	b118      	cbz	r0, 80048b8 <__swsetup_r+0x14>
 80048b0:	6a03      	ldr	r3, [r0, #32]
 80048b2:	b90b      	cbnz	r3, 80048b8 <__swsetup_r+0x14>
 80048b4:	f7ff fa42 	bl	8003d3c <__sinit>
 80048b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048bc:	0719      	lsls	r1, r3, #28
 80048be:	d422      	bmi.n	8004906 <__swsetup_r+0x62>
 80048c0:	06da      	lsls	r2, r3, #27
 80048c2:	d407      	bmi.n	80048d4 <__swsetup_r+0x30>
 80048c4:	2209      	movs	r2, #9
 80048c6:	602a      	str	r2, [r5, #0]
 80048c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048cc:	f04f 30ff 	mov.w	r0, #4294967295
 80048d0:	81a3      	strh	r3, [r4, #12]
 80048d2:	e033      	b.n	800493c <__swsetup_r+0x98>
 80048d4:	0758      	lsls	r0, r3, #29
 80048d6:	d512      	bpl.n	80048fe <__swsetup_r+0x5a>
 80048d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048da:	b141      	cbz	r1, 80048ee <__swsetup_r+0x4a>
 80048dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048e0:	4299      	cmp	r1, r3
 80048e2:	d002      	beq.n	80048ea <__swsetup_r+0x46>
 80048e4:	4628      	mov	r0, r5
 80048e6:	f7ff fb31 	bl	8003f4c <_free_r>
 80048ea:	2300      	movs	r3, #0
 80048ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048f4:	81a3      	strh	r3, [r4, #12]
 80048f6:	2300      	movs	r3, #0
 80048f8:	6063      	str	r3, [r4, #4]
 80048fa:	6923      	ldr	r3, [r4, #16]
 80048fc:	6023      	str	r3, [r4, #0]
 80048fe:	89a3      	ldrh	r3, [r4, #12]
 8004900:	f043 0308 	orr.w	r3, r3, #8
 8004904:	81a3      	strh	r3, [r4, #12]
 8004906:	6923      	ldr	r3, [r4, #16]
 8004908:	b94b      	cbnz	r3, 800491e <__swsetup_r+0x7a>
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004914:	d003      	beq.n	800491e <__swsetup_r+0x7a>
 8004916:	4621      	mov	r1, r4
 8004918:	4628      	mov	r0, r5
 800491a:	f000 f85c 	bl	80049d6 <__smakebuf_r>
 800491e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004922:	f013 0201 	ands.w	r2, r3, #1
 8004926:	d00a      	beq.n	800493e <__swsetup_r+0x9a>
 8004928:	2200      	movs	r2, #0
 800492a:	60a2      	str	r2, [r4, #8]
 800492c:	6962      	ldr	r2, [r4, #20]
 800492e:	4252      	negs	r2, r2
 8004930:	61a2      	str	r2, [r4, #24]
 8004932:	6922      	ldr	r2, [r4, #16]
 8004934:	b942      	cbnz	r2, 8004948 <__swsetup_r+0xa4>
 8004936:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800493a:	d1c5      	bne.n	80048c8 <__swsetup_r+0x24>
 800493c:	bd38      	pop	{r3, r4, r5, pc}
 800493e:	0799      	lsls	r1, r3, #30
 8004940:	bf58      	it	pl
 8004942:	6962      	ldrpl	r2, [r4, #20]
 8004944:	60a2      	str	r2, [r4, #8]
 8004946:	e7f4      	b.n	8004932 <__swsetup_r+0x8e>
 8004948:	2000      	movs	r0, #0
 800494a:	e7f7      	b.n	800493c <__swsetup_r+0x98>
 800494c:	20000018 	.word	0x20000018

08004950 <_sbrk_r>:
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	2300      	movs	r3, #0
 8004954:	4d05      	ldr	r5, [pc, #20]	@ (800496c <_sbrk_r+0x1c>)
 8004956:	4604      	mov	r4, r0
 8004958:	4608      	mov	r0, r1
 800495a:	602b      	str	r3, [r5, #0]
 800495c:	f7fc f9e6 	bl	8000d2c <_sbrk>
 8004960:	1c43      	adds	r3, r0, #1
 8004962:	d102      	bne.n	800496a <_sbrk_r+0x1a>
 8004964:	682b      	ldr	r3, [r5, #0]
 8004966:	b103      	cbz	r3, 800496a <_sbrk_r+0x1a>
 8004968:	6023      	str	r3, [r4, #0]
 800496a:	bd38      	pop	{r3, r4, r5, pc}
 800496c:	200002d0 	.word	0x200002d0

08004970 <memchr>:
 8004970:	4603      	mov	r3, r0
 8004972:	b510      	push	{r4, lr}
 8004974:	b2c9      	uxtb	r1, r1
 8004976:	4402      	add	r2, r0
 8004978:	4293      	cmp	r3, r2
 800497a:	4618      	mov	r0, r3
 800497c:	d101      	bne.n	8004982 <memchr+0x12>
 800497e:	2000      	movs	r0, #0
 8004980:	e003      	b.n	800498a <memchr+0x1a>
 8004982:	7804      	ldrb	r4, [r0, #0]
 8004984:	3301      	adds	r3, #1
 8004986:	428c      	cmp	r4, r1
 8004988:	d1f6      	bne.n	8004978 <memchr+0x8>
 800498a:	bd10      	pop	{r4, pc}

0800498c <__swhatbuf_r>:
 800498c:	b570      	push	{r4, r5, r6, lr}
 800498e:	460c      	mov	r4, r1
 8004990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004994:	4615      	mov	r5, r2
 8004996:	2900      	cmp	r1, #0
 8004998:	461e      	mov	r6, r3
 800499a:	b096      	sub	sp, #88	@ 0x58
 800499c:	da0c      	bge.n	80049b8 <__swhatbuf_r+0x2c>
 800499e:	89a3      	ldrh	r3, [r4, #12]
 80049a0:	2100      	movs	r1, #0
 80049a2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80049a6:	bf14      	ite	ne
 80049a8:	2340      	movne	r3, #64	@ 0x40
 80049aa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80049ae:	2000      	movs	r0, #0
 80049b0:	6031      	str	r1, [r6, #0]
 80049b2:	602b      	str	r3, [r5, #0]
 80049b4:	b016      	add	sp, #88	@ 0x58
 80049b6:	bd70      	pop	{r4, r5, r6, pc}
 80049b8:	466a      	mov	r2, sp
 80049ba:	f000 f849 	bl	8004a50 <_fstat_r>
 80049be:	2800      	cmp	r0, #0
 80049c0:	dbed      	blt.n	800499e <__swhatbuf_r+0x12>
 80049c2:	9901      	ldr	r1, [sp, #4]
 80049c4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80049c8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80049cc:	4259      	negs	r1, r3
 80049ce:	4159      	adcs	r1, r3
 80049d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049d4:	e7eb      	b.n	80049ae <__swhatbuf_r+0x22>

080049d6 <__smakebuf_r>:
 80049d6:	898b      	ldrh	r3, [r1, #12]
 80049d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049da:	079d      	lsls	r5, r3, #30
 80049dc:	4606      	mov	r6, r0
 80049de:	460c      	mov	r4, r1
 80049e0:	d507      	bpl.n	80049f2 <__smakebuf_r+0x1c>
 80049e2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80049e6:	6023      	str	r3, [r4, #0]
 80049e8:	6123      	str	r3, [r4, #16]
 80049ea:	2301      	movs	r3, #1
 80049ec:	6163      	str	r3, [r4, #20]
 80049ee:	b003      	add	sp, #12
 80049f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f2:	466a      	mov	r2, sp
 80049f4:	ab01      	add	r3, sp, #4
 80049f6:	f7ff ffc9 	bl	800498c <__swhatbuf_r>
 80049fa:	9f00      	ldr	r7, [sp, #0]
 80049fc:	4605      	mov	r5, r0
 80049fe:	4639      	mov	r1, r7
 8004a00:	4630      	mov	r0, r6
 8004a02:	f7ff fb0d 	bl	8004020 <_malloc_r>
 8004a06:	b948      	cbnz	r0, 8004a1c <__smakebuf_r+0x46>
 8004a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a0c:	059a      	lsls	r2, r3, #22
 8004a0e:	d4ee      	bmi.n	80049ee <__smakebuf_r+0x18>
 8004a10:	f023 0303 	bic.w	r3, r3, #3
 8004a14:	f043 0302 	orr.w	r3, r3, #2
 8004a18:	81a3      	strh	r3, [r4, #12]
 8004a1a:	e7e2      	b.n	80049e2 <__smakebuf_r+0xc>
 8004a1c:	89a3      	ldrh	r3, [r4, #12]
 8004a1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a26:	81a3      	strh	r3, [r4, #12]
 8004a28:	9b01      	ldr	r3, [sp, #4]
 8004a2a:	6020      	str	r0, [r4, #0]
 8004a2c:	b15b      	cbz	r3, 8004a46 <__smakebuf_r+0x70>
 8004a2e:	4630      	mov	r0, r6
 8004a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a34:	f000 f81e 	bl	8004a74 <_isatty_r>
 8004a38:	b128      	cbz	r0, 8004a46 <__smakebuf_r+0x70>
 8004a3a:	89a3      	ldrh	r3, [r4, #12]
 8004a3c:	f023 0303 	bic.w	r3, r3, #3
 8004a40:	f043 0301 	orr.w	r3, r3, #1
 8004a44:	81a3      	strh	r3, [r4, #12]
 8004a46:	89a3      	ldrh	r3, [r4, #12]
 8004a48:	431d      	orrs	r5, r3
 8004a4a:	81a5      	strh	r5, [r4, #12]
 8004a4c:	e7cf      	b.n	80049ee <__smakebuf_r+0x18>
	...

08004a50 <_fstat_r>:
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	2300      	movs	r3, #0
 8004a54:	4d06      	ldr	r5, [pc, #24]	@ (8004a70 <_fstat_r+0x20>)
 8004a56:	4604      	mov	r4, r0
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	602b      	str	r3, [r5, #0]
 8004a5e:	f7fc f93f 	bl	8000ce0 <_fstat>
 8004a62:	1c43      	adds	r3, r0, #1
 8004a64:	d102      	bne.n	8004a6c <_fstat_r+0x1c>
 8004a66:	682b      	ldr	r3, [r5, #0]
 8004a68:	b103      	cbz	r3, 8004a6c <_fstat_r+0x1c>
 8004a6a:	6023      	str	r3, [r4, #0]
 8004a6c:	bd38      	pop	{r3, r4, r5, pc}
 8004a6e:	bf00      	nop
 8004a70:	200002d0 	.word	0x200002d0

08004a74 <_isatty_r>:
 8004a74:	b538      	push	{r3, r4, r5, lr}
 8004a76:	2300      	movs	r3, #0
 8004a78:	4d05      	ldr	r5, [pc, #20]	@ (8004a90 <_isatty_r+0x1c>)
 8004a7a:	4604      	mov	r4, r0
 8004a7c:	4608      	mov	r0, r1
 8004a7e:	602b      	str	r3, [r5, #0]
 8004a80:	f7fc f93d 	bl	8000cfe <_isatty>
 8004a84:	1c43      	adds	r3, r0, #1
 8004a86:	d102      	bne.n	8004a8e <_isatty_r+0x1a>
 8004a88:	682b      	ldr	r3, [r5, #0]
 8004a8a:	b103      	cbz	r3, 8004a8e <_isatty_r+0x1a>
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	bd38      	pop	{r3, r4, r5, pc}
 8004a90:	200002d0 	.word	0x200002d0

08004a94 <logf>:
 8004a94:	b538      	push	{r3, r4, r5, lr}
 8004a96:	4604      	mov	r4, r0
 8004a98:	f000 f828 	bl	8004aec <__ieee754_logf>
 8004a9c:	4621      	mov	r1, r4
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f7fb fe27 	bl	80006f4 <__aeabi_fcmpun>
 8004aa6:	b970      	cbnz	r0, 8004ac6 <logf+0x32>
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	4620      	mov	r0, r4
 8004aac:	f7fb fe18 	bl	80006e0 <__aeabi_fcmpgt>
 8004ab0:	b948      	cbnz	r0, 8004ac6 <logf+0x32>
 8004ab2:	2100      	movs	r1, #0
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f7fb fdeb 	bl	8000690 <__aeabi_fcmpeq>
 8004aba:	b130      	cbz	r0, 8004aca <logf+0x36>
 8004abc:	f7ff fa18 	bl	8003ef0 <__errno>
 8004ac0:	2322      	movs	r3, #34	@ 0x22
 8004ac2:	4d06      	ldr	r5, [pc, #24]	@ (8004adc <logf+0x48>)
 8004ac4:	6003      	str	r3, [r0, #0]
 8004ac6:	4628      	mov	r0, r5
 8004ac8:	bd38      	pop	{r3, r4, r5, pc}
 8004aca:	f7ff fa11 	bl	8003ef0 <__errno>
 8004ace:	2321      	movs	r3, #33	@ 0x21
 8004ad0:	6003      	str	r3, [r0, #0]
 8004ad2:	4803      	ldr	r0, [pc, #12]	@ (8004ae0 <logf+0x4c>)
 8004ad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004ad8:	f000 b804 	b.w	8004ae4 <nanf>
 8004adc:	ff800000 	.word	0xff800000
 8004ae0:	08004e0f 	.word	0x08004e0f

08004ae4 <nanf>:
 8004ae4:	4800      	ldr	r0, [pc, #0]	@ (8004ae8 <nanf+0x4>)
 8004ae6:	4770      	bx	lr
 8004ae8:	7fc00000 	.word	0x7fc00000

08004aec <__ieee754_logf>:
 8004aec:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8004af0:	4601      	mov	r1, r0
 8004af2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004af6:	d106      	bne.n	8004b06 <__ieee754_logf+0x1a>
 8004af8:	2100      	movs	r1, #0
 8004afa:	f04f 404c 	mov.w	r0, #3422552064	@ 0xcc000000
 8004afe:	f7fb fce7 	bl	80004d0 <__aeabi_fdiv>
 8004b02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b06:	2800      	cmp	r0, #0
 8004b08:	4604      	mov	r4, r0
 8004b0a:	da03      	bge.n	8004b14 <__ieee754_logf+0x28>
 8004b0c:	f7fb fb22 	bl	8000154 <__aeabi_fsub>
 8004b10:	2100      	movs	r1, #0
 8004b12:	e7f4      	b.n	8004afe <__ieee754_logf+0x12>
 8004b14:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004b18:	db02      	blt.n	8004b20 <__ieee754_logf+0x34>
 8004b1a:	f7fb fb1d 	bl	8000158 <__addsf3>
 8004b1e:	e7f0      	b.n	8004b02 <__ieee754_logf+0x16>
 8004b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8004b24:	da35      	bge.n	8004b92 <__ieee754_logf+0xa6>
 8004b26:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8004b2a:	f7fb fc1d 	bl	8000368 <__aeabi_fmul>
 8004b2e:	f06f 0318 	mvn.w	r3, #24
 8004b32:	4604      	mov	r4, r0
 8004b34:	15e7      	asrs	r7, r4, #23
 8004b36:	3f7f      	subs	r7, #127	@ 0x7f
 8004b38:	441f      	add	r7, r3
 8004b3a:	4b76      	ldr	r3, [pc, #472]	@ (8004d14 <__ieee754_logf+0x228>)
 8004b3c:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8004b40:	4423      	add	r3, r4
 8004b42:	f403 0000 	and.w	r0, r3, #8388608	@ 0x800000
 8004b46:	f080 507e 	eor.w	r0, r0, #1065353216	@ 0x3f800000
 8004b4a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004b4e:	4320      	orrs	r0, r4
 8004b50:	eb07 57d3 	add.w	r7, r7, r3, lsr #23
 8004b54:	f7fb fafe 	bl	8000154 <__aeabi_fsub>
 8004b58:	4b6f      	ldr	r3, [pc, #444]	@ (8004d18 <__ieee754_logf+0x22c>)
 8004b5a:	f104 020f 	add.w	r2, r4, #15
 8004b5e:	4013      	ands	r3, r2
 8004b60:	4606      	mov	r6, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d143      	bne.n	8004bee <__ieee754_logf+0x102>
 8004b66:	2100      	movs	r1, #0
 8004b68:	f7fb fd92 	bl	8000690 <__aeabi_fcmpeq>
 8004b6c:	b198      	cbz	r0, 8004b96 <__ieee754_logf+0xaa>
 8004b6e:	2f00      	cmp	r7, #0
 8004b70:	f000 80cd 	beq.w	8004d0e <__ieee754_logf+0x222>
 8004b74:	4638      	mov	r0, r7
 8004b76:	f7fb fba3 	bl	80002c0 <__aeabi_i2f>
 8004b7a:	4968      	ldr	r1, [pc, #416]	@ (8004d1c <__ieee754_logf+0x230>)
 8004b7c:	4605      	mov	r5, r0
 8004b7e:	f7fb fbf3 	bl	8000368 <__aeabi_fmul>
 8004b82:	4967      	ldr	r1, [pc, #412]	@ (8004d20 <__ieee754_logf+0x234>)
 8004b84:	4604      	mov	r4, r0
 8004b86:	4628      	mov	r0, r5
 8004b88:	f7fb fbee 	bl	8000368 <__aeabi_fmul>
 8004b8c:	4601      	mov	r1, r0
 8004b8e:	4620      	mov	r0, r4
 8004b90:	e7c3      	b.n	8004b1a <__ieee754_logf+0x2e>
 8004b92:	2300      	movs	r3, #0
 8004b94:	e7ce      	b.n	8004b34 <__ieee754_logf+0x48>
 8004b96:	4963      	ldr	r1, [pc, #396]	@ (8004d24 <__ieee754_logf+0x238>)
 8004b98:	4630      	mov	r0, r6
 8004b9a:	f7fb fbe5 	bl	8000368 <__aeabi_fmul>
 8004b9e:	4601      	mov	r1, r0
 8004ba0:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8004ba4:	f7fb fad6 	bl	8000154 <__aeabi_fsub>
 8004ba8:	4631      	mov	r1, r6
 8004baa:	4604      	mov	r4, r0
 8004bac:	4630      	mov	r0, r6
 8004bae:	f7fb fbdb 	bl	8000368 <__aeabi_fmul>
 8004bb2:	4601      	mov	r1, r0
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	f7fb fbd7 	bl	8000368 <__aeabi_fmul>
 8004bba:	4604      	mov	r4, r0
 8004bbc:	b90f      	cbnz	r7, 8004bc2 <__ieee754_logf+0xd6>
 8004bbe:	4621      	mov	r1, r4
 8004bc0:	e078      	b.n	8004cb4 <__ieee754_logf+0x1c8>
 8004bc2:	4638      	mov	r0, r7
 8004bc4:	f7fb fb7c 	bl	80002c0 <__aeabi_i2f>
 8004bc8:	4954      	ldr	r1, [pc, #336]	@ (8004d1c <__ieee754_logf+0x230>)
 8004bca:	4607      	mov	r7, r0
 8004bcc:	f7fb fbcc 	bl	8000368 <__aeabi_fmul>
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	4638      	mov	r0, r7
 8004bd4:	4952      	ldr	r1, [pc, #328]	@ (8004d20 <__ieee754_logf+0x234>)
 8004bd6:	f7fb fbc7 	bl	8000368 <__aeabi_fmul>
 8004bda:	4601      	mov	r1, r0
 8004bdc:	4620      	mov	r0, r4
 8004bde:	f7fb fab9 	bl	8000154 <__aeabi_fsub>
 8004be2:	4631      	mov	r1, r6
 8004be4:	f7fb fab6 	bl	8000154 <__aeabi_fsub>
 8004be8:	4601      	mov	r1, r0
 8004bea:	4628      	mov	r0, r5
 8004bec:	e079      	b.n	8004ce2 <__ieee754_logf+0x1f6>
 8004bee:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004bf2:	f7fb fab1 	bl	8000158 <__addsf3>
 8004bf6:	4601      	mov	r1, r0
 8004bf8:	4630      	mov	r0, r6
 8004bfa:	f7fb fc69 	bl	80004d0 <__aeabi_fdiv>
 8004bfe:	4681      	mov	r9, r0
 8004c00:	4638      	mov	r0, r7
 8004c02:	f7fb fb5d 	bl	80002c0 <__aeabi_i2f>
 8004c06:	4649      	mov	r1, r9
 8004c08:	4680      	mov	r8, r0
 8004c0a:	4648      	mov	r0, r9
 8004c0c:	f7fb fbac 	bl	8000368 <__aeabi_fmul>
 8004c10:	4601      	mov	r1, r0
 8004c12:	4682      	mov	sl, r0
 8004c14:	f7fb fba8 	bl	8000368 <__aeabi_fmul>
 8004c18:	4605      	mov	r5, r0
 8004c1a:	4943      	ldr	r1, [pc, #268]	@ (8004d28 <__ieee754_logf+0x23c>)
 8004c1c:	f7fb fba4 	bl	8000368 <__aeabi_fmul>
 8004c20:	4942      	ldr	r1, [pc, #264]	@ (8004d2c <__ieee754_logf+0x240>)
 8004c22:	f7fb fa99 	bl	8000158 <__addsf3>
 8004c26:	4629      	mov	r1, r5
 8004c28:	f7fb fb9e 	bl	8000368 <__aeabi_fmul>
 8004c2c:	4940      	ldr	r1, [pc, #256]	@ (8004d30 <__ieee754_logf+0x244>)
 8004c2e:	f7fb fa93 	bl	8000158 <__addsf3>
 8004c32:	4629      	mov	r1, r5
 8004c34:	f7fb fb98 	bl	8000368 <__aeabi_fmul>
 8004c38:	493e      	ldr	r1, [pc, #248]	@ (8004d34 <__ieee754_logf+0x248>)
 8004c3a:	f7fb fa8d 	bl	8000158 <__addsf3>
 8004c3e:	4651      	mov	r1, sl
 8004c40:	f7fb fb92 	bl	8000368 <__aeabi_fmul>
 8004c44:	493c      	ldr	r1, [pc, #240]	@ (8004d38 <__ieee754_logf+0x24c>)
 8004c46:	4682      	mov	sl, r0
 8004c48:	4628      	mov	r0, r5
 8004c4a:	f7fb fb8d 	bl	8000368 <__aeabi_fmul>
 8004c4e:	493b      	ldr	r1, [pc, #236]	@ (8004d3c <__ieee754_logf+0x250>)
 8004c50:	f7fb fa82 	bl	8000158 <__addsf3>
 8004c54:	4629      	mov	r1, r5
 8004c56:	f7fb fb87 	bl	8000368 <__aeabi_fmul>
 8004c5a:	4939      	ldr	r1, [pc, #228]	@ (8004d40 <__ieee754_logf+0x254>)
 8004c5c:	f7fb fa7c 	bl	8000158 <__addsf3>
 8004c60:	4629      	mov	r1, r5
 8004c62:	f7fb fb81 	bl	8000368 <__aeabi_fmul>
 8004c66:	4601      	mov	r1, r0
 8004c68:	4650      	mov	r0, sl
 8004c6a:	f7fb fa75 	bl	8000158 <__addsf3>
 8004c6e:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 8004d44 <__ieee754_logf+0x258>
 8004c72:	4605      	mov	r5, r0
 8004c74:	44a3      	add	fp, r4
 8004c76:	f5c4 1457 	rsb	r4, r4, #3522560	@ 0x35c000
 8004c7a:	f504 7422 	add.w	r4, r4, #648	@ 0x288
 8004c7e:	ea44 040b 	orr.w	r4, r4, fp
 8004c82:	2c00      	cmp	r4, #0
 8004c84:	dd30      	ble.n	8004ce8 <__ieee754_logf+0x1fc>
 8004c86:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004c8a:	4630      	mov	r0, r6
 8004c8c:	f7fb fb6c 	bl	8000368 <__aeabi_fmul>
 8004c90:	4631      	mov	r1, r6
 8004c92:	f7fb fb69 	bl	8000368 <__aeabi_fmul>
 8004c96:	4601      	mov	r1, r0
 8004c98:	4604      	mov	r4, r0
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	f7fb fa5c 	bl	8000158 <__addsf3>
 8004ca0:	4649      	mov	r1, r9
 8004ca2:	f7fb fb61 	bl	8000368 <__aeabi_fmul>
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	b937      	cbnz	r7, 8004cb8 <__ieee754_logf+0x1cc>
 8004caa:	4601      	mov	r1, r0
 8004cac:	4620      	mov	r0, r4
 8004cae:	f7fb fa51 	bl	8000154 <__aeabi_fsub>
 8004cb2:	4601      	mov	r1, r0
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	e014      	b.n	8004ce2 <__ieee754_logf+0x1f6>
 8004cb8:	4918      	ldr	r1, [pc, #96]	@ (8004d1c <__ieee754_logf+0x230>)
 8004cba:	4640      	mov	r0, r8
 8004cbc:	f7fb fb54 	bl	8000368 <__aeabi_fmul>
 8004cc0:	4917      	ldr	r1, [pc, #92]	@ (8004d20 <__ieee754_logf+0x234>)
 8004cc2:	4607      	mov	r7, r0
 8004cc4:	4640      	mov	r0, r8
 8004cc6:	f7fb fb4f 	bl	8000368 <__aeabi_fmul>
 8004cca:	4629      	mov	r1, r5
 8004ccc:	f7fb fa44 	bl	8000158 <__addsf3>
 8004cd0:	4601      	mov	r1, r0
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	f7fb fa3e 	bl	8000154 <__aeabi_fsub>
 8004cd8:	4631      	mov	r1, r6
 8004cda:	f7fb fa3b 	bl	8000154 <__aeabi_fsub>
 8004cde:	4601      	mov	r1, r0
 8004ce0:	4638      	mov	r0, r7
 8004ce2:	f7fb fa37 	bl	8000154 <__aeabi_fsub>
 8004ce6:	e70c      	b.n	8004b02 <__ieee754_logf+0x16>
 8004ce8:	4601      	mov	r1, r0
 8004cea:	4630      	mov	r0, r6
 8004cec:	f7fb fa32 	bl	8000154 <__aeabi_fsub>
 8004cf0:	4649      	mov	r1, r9
 8004cf2:	f7fb fb39 	bl	8000368 <__aeabi_fmul>
 8004cf6:	4604      	mov	r4, r0
 8004cf8:	2f00      	cmp	r7, #0
 8004cfa:	f43f af60 	beq.w	8004bbe <__ieee754_logf+0xd2>
 8004cfe:	4907      	ldr	r1, [pc, #28]	@ (8004d1c <__ieee754_logf+0x230>)
 8004d00:	4640      	mov	r0, r8
 8004d02:	f7fb fb31 	bl	8000368 <__aeabi_fmul>
 8004d06:	4906      	ldr	r1, [pc, #24]	@ (8004d20 <__ieee754_logf+0x234>)
 8004d08:	4605      	mov	r5, r0
 8004d0a:	4640      	mov	r0, r8
 8004d0c:	e763      	b.n	8004bd6 <__ieee754_logf+0xea>
 8004d0e:	2000      	movs	r0, #0
 8004d10:	e6f7      	b.n	8004b02 <__ieee754_logf+0x16>
 8004d12:	bf00      	nop
 8004d14:	004afb20 	.word	0x004afb20
 8004d18:	007ffff0 	.word	0x007ffff0
 8004d1c:	3f317180 	.word	0x3f317180
 8004d20:	3717f7d1 	.word	0x3717f7d1
 8004d24:	3eaaaaab 	.word	0x3eaaaaab
 8004d28:	3e178897 	.word	0x3e178897
 8004d2c:	3e3a3325 	.word	0x3e3a3325
 8004d30:	3e924925 	.word	0x3e924925
 8004d34:	3f2aaaab 	.word	0x3f2aaaab
 8004d38:	3e1cd04f 	.word	0x3e1cd04f
 8004d3c:	3e638e29 	.word	0x3e638e29
 8004d40:	3ecccccd 	.word	0x3ecccccd
 8004d44:	ffcf5c30 	.word	0xffcf5c30

08004d48 <_init>:
 8004d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d4a:	bf00      	nop
 8004d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d4e:	bc08      	pop	{r3}
 8004d50:	469e      	mov	lr, r3
 8004d52:	4770      	bx	lr

08004d54 <_fini>:
 8004d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d56:	bf00      	nop
 8004d58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5a:	bc08      	pop	{r3}
 8004d5c:	469e      	mov	lr, r3
 8004d5e:	4770      	bx	lr
