# Reading pref.tcl
# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile C:/Work/SVN/2022_mentoring/sim/fpga_sim.mpf
# Loading project fpga_sim
# do do/main_menu.do
# 
# Main Menu:
#     1  - compile Altera libraries
#     2  - compile test bench only
#     3  - compile fpga only
#     4  - compile all
#     c  - clean (remove) all compiled libraries
#     r  - restart
#     rn - run
#     q  - quit
#     h  - help (print this menu)
# 
3
# compiling fpga...
# ** Error: ../projects/fpga_example/src/clk_rst_module.vhd(50): (vcom-1136) Unknown identifier "clk_100mt".
# ** Note: ../projects/fpga_example/src/clk_rst_module.vhd(111): VHDL Compiler exiting
# ** Error: C:/modeltech64_2021.3/win64/vcom failed.
# Error in macro ./do/compile_fpga.do line 25
# C:/modeltech64_2021.3/win64/vcom failed.
#     while executing
# "vcom -work fpga_top_lib -2008 -quiet ../projects/fpga_example/src/clk_rst_module.vhd"
# 
# Main Menu:
#     1  - compile Altera libraries
#     2  - compile test bench only
#     3  - compile fpga only
#     4  - compile all
#     c  - clean (remove) all compiled libraries
#     r  - restart
#     rn - run
#     q  - quit
#     h  - help (print this menu)
# 
3
# compiling fpga...
# 
# Main Menu:
#     1  - compile Altera libraries
#     2  - compile test bench only
#     3  - compile fpga only
#     4  - compile all
#     c  - clean (remove) all compiled libraries
#     r  - restart
#     rn - run
#     q  - quit
#     h  - help (print this menu)
# 
