Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Feb 11 20:59:05 2020
| Host         : DESKTOP-4INRPJ4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file gcd_wrapper_control_sets_placed.rpt
| Design       : gcd_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            2 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------+------------------+------------------+----------------+
|     Clock Signal    |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG      |                              |                  |                3 |              4 |
|  clk_IBUF_BUFG      | gcd_core1/fsm1/E[0]          | debouce1/Q[0]    |                2 |              4 |
|  clk_IBUF_BUFG      | debouce1/d_temp_reg[4]       |                  |                1 |              4 |
|  clk_IBUF_BUFG      | debouce1/d_temp2_reg[0]      |                  |                1 |              4 |
|  clk_IBUF_BUFG      | debouce1/d_temp2_reg[4]      |                  |                1 |              4 |
|  clk_IBUF_BUFG      | debouce1/d_temp_reg[0]       |                  |                1 |              4 |
|  led_reg[3]_i_2_n_0 |                              |                  |                1 |              4 |
|  clk_IBUF_BUFG      | gcd_core1/fsm1/x_reg[7]_0[0] |                  |                4 |              8 |
|  clk_IBUF_BUFG      | gcd_core1/fsm1/y_reg[7][0]   |                  |                4 |              8 |
|  clk_IBUF_BUFG      | debouce1/E[0]                |                  |                3 |              8 |
|  clk_IBUF_BUFG      | debouce1/load_sreg           | debouce1/Q[0]    |                2 |             10 |
|  clk_IBUF_BUFG      |                              | debouce1/Q[0]    |                2 |             12 |
+---------------------+------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     7 |
| 8      |                     3 |
| 10     |                     1 |
| 12     |                     1 |
+--------+-----------------------+


