*****************************************************************

  Device    [DRM]

  Author    []

  Abstract  [The Grid Device DRM]

  Revision History: 2016/06/28

   lower half of DRM

********************************************************************************/
gate
device devDRM0 : device DRM
{
    parameter
    (
        config string  CP_GRS_DIS_0 = "FALSE",
        config int     CP_DATA_WIDTH_A_0 = 18,
        config int     CP_DATA_WIDTH_B_0 = 18,
        config string  CP_WRITE_MODE_A_0 = "NORMAL_WRITE",
        config string  CP_WRITE_MODE_B_0 = "NORMAL_WRITE",
        config string  CP_OUTPUT_REG_A_0 = "ENABLE",
        config string  CP_OUTPUT_REG_B_0 = "ENABLE",
        config string  CP_RESET_TYPE_0 = "SYNC_RESET",
        config string  CP_CLKA_OR_POL_INV_0 = "FALSE",
        config string  CP_CLKB_OR_POL_INV_0 = "FALSE",
        config bit CP_INIT_00[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_01[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_02[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_03[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_04[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_05[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_06[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_07[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_08[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_09[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0A[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0B[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0C[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0D[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0E[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_0F[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_10[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_11[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_12[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_13[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_14[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_15[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_16[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_17[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_18[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_19[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1A[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1B[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1C[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1D[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1E[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config bit CP_INIT_1F[287:0]     = 288'h000000000000000000000000000000000000000000000000000000000000000000000000,
        config string  CP_DRM_18K       := "FALSE",
        config string  CP_FIFO_EN       := "FALSE",
        config string  CP_DRM_EN_0      := "TRUE",
        config bit     CP_MASK[1:0]      = 2'b00,
        //config string  CP_DRM_EN_1      := "FALSE"
        
        config string  CP_PICEA_0 = "FALSE",
        config string  CP_PICEB_0 = "FALSE",
        config string  CP_PIWEA_0 = "FALSE",
        config string  CP_PIWEB_0 = "FALSE",
        config string  CP_PIOCEA_0 = "FALSE",
        config string  CP_PIOCEB_0 = "FALSE",
        config string  CP_PICLKA_0 = "FALSE",
        config string  CP_PICLKB_0 = "FALSE",
        config string  CP_PIRSTA_0 = "FALSE",
        config string  CP_PIRSTB_0 = "FALSE"
    );
    port
    (
        
        input    ADA0[12:0]  = 13'b1111111111111,
        input    ADSA[0:0]     = 1'b1,
        input    DA0[17:0]   = 18'b111111111111111111,
        input    WEA[0:0]      = 1'b1,
        input    CLKA[0:0]     = 1'b1,
        input    CEA[0:0]      = 1'b1,
        input    OCEA[0:0]     = 1'b1,
        input    RSTA[0:0]     = 1'b1,
        input    ADB0[12:0]  = 13'b1111111111111,
        input    ADSB[0:0]     = 1'b1,
        input    DB0[17:0]   = 18'b111111111111111111,
        input    WEB[0:0]      = 1'b1,
        input    CLKB[0:0]     = 1'b1,
        input    CEB[0:0]      = 1'b1,
        input    OCEB[0:0]     = 1'b1,
        input    RSTB[0:0]     = 1'b1,
        output   QA0[17:0],
        output   QB0[17:0]
    );

};// end of device DRM

/*******************************************************************************

  Device    [DRM]

  Author    [yqtan]

  Abstract  [The structure netlist of DRM is described in the similar fashion
             as in HDL. In unit instantiation statement, the formal pin may be
             connected to net which is declared explicitly.

             In Valence, the connection can also be made from formal pin to other
             pin or port, in which case Valence compiler shall create the net to
             fulfil the connection. The built-in naming convention is kicked in
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devDRM0
{
   device DRM_INST DRM9A ;
};
