Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2195
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008355516474694014
power__switching__total,0.0001720325817586854
power__leakage__total,6.287637575042027E-7
power__total,0.0010082130320370197
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2558753004124812
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2558415773871544
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13125534364234653
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.201034528048064
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.131255
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2584997566946173
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2584997566946173
timing__hold__ws__corner:nom_slow_1p08V_125C,0.663498275101949
timing__setup__ws__corner:nom_slow_1p08V_125C,12.053670402974332
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.663498
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25611133383419193
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25611133383419193
timing__hold__ws__corner:nom_typ_1p20V_25C,0.32444120530699944
timing__setup__ws__corner:nom_typ_1p20V_25C,13.403785127873826
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.324441
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2558753004124812
clock__skew__worst_setup,0.2558415773871544
timing__hold__ws,0.13125534364234653
timing__setup__ws,12.053670402974332
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.131255
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1267
design__instance__area__stdcell,22828.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.788791
design__instance__utilization__stdcell,0.788791
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,19
design__instance__area__class:inverter,112.493
design__instance__count__class:sequential_cell,177
design__instance__area__class:sequential_cell,8707.31
design__instance__count__class:multi_input_combinational_cell,754
design__instance__area__class:multi_input_combinational_cell,8453.29
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,253
design__instance__area__class:timing_repair_buffer,4318.27
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,30078.1
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,15
design__instance__area__class:clock_inverter,81.648
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,181
global_route__vias,8207
global_route__wirelength,49770
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1271
route__net__special,2
route__drc_errors__iter:0,259
route__wirelength__iter:0,33204
route__drc_errors__iter:1,37
route__wirelength__iter:1,32847
route__drc_errors__iter:2,43
route__wirelength__iter:2,32798
route__drc_errors__iter:3,1
route__wirelength__iter:3,32800
route__drc_errors__iter:4,0
route__wirelength__iter:4,32802
route__drc_errors,0
route__wirelength,32802
route__vias,7222
route__vias__singlecut,7222
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,430.255
design__instance__count__class:fill_cell,928
design__instance__area__class:fill_cell,6112.71
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,19
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,19
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,19
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,19
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19975
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19985
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00024814
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000245018
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000147877
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000245018
design_powergrid__voltage__worst,0.000245018
design_powergrid__voltage__worst__net:VPWR,1.19975
design_powergrid__drop__worst,0.00024814
design_powergrid__drop__worst__net:VPWR,0.00024814
design_powergrid__voltage__worst__net:VGND,0.000245018
design_powergrid__drop__worst__net:VGND,0.000245018
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00014999999999999998685946966947568625982967205345630645751953125
ir__drop__worst,0.0002480000000000000108003883614316009698086418211460113525390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
