
---------- Begin Simulation Statistics ----------
final_tick                               580175833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  77224                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702404                       # Number of bytes of host memory used
host_op_rate                                    77481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7931.79                       # Real time elapsed on the host
host_tick_rate                               73145673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612526244                       # Number of instructions simulated
sim_ops                                     614563834                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.580176                       # Number of seconds simulated
sim_ticks                                580175833000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            75.622744                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78042095                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           103199237                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7273458                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123422314                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12732914                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12887522                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          154608                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159445325                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1061842                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018209                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5106724                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143198797                       # Number of branches committed
system.cpu0.commit.bw_lim_events             19733989                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058509                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       62868845                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580263397                       # Number of instructions committed
system.cpu0.commit.committedOps             581282889                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1031213263                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563688                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.389006                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    761312773     73.83%     73.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    160793821     15.59%     89.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38223516      3.71%     93.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33242725      3.22%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10906626      1.06%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2128743      0.21%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1925760      0.19%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2945310      0.29%     98.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     19733989      1.91%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1031213263                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887507                       # Number of function calls committed.
system.cpu0.commit.int_insts                561263843                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179948821                       # Number of loads committed
system.cpu0.commit.membars                    2037591                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037600      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322213808     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180967018     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70910775     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581282889                       # Class of committed instruction
system.cpu0.commit.refs                     251877828                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580263397                       # Number of Instructions Simulated
system.cpu0.committedOps                    581282889                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983961                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983961                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            171638649                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2176931                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77265140                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             657273712                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               401973274                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                459644592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5113850                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7131125                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3817246                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159445325                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114784105                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    636933271                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2756479                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     668748121                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          195                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14561228                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138501                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         397973345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90775009                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.580904                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1042187611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.642656                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883330                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               561936262     53.92%     53.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               358504922     34.40%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73087007      7.01%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                36880713      3.54%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6608784      0.63%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4035810      0.39%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108920      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021801      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3392      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1042187611                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      109032354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5175477                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150684941                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.553975                       # Inst execution rate
system.cpu0.iew.exec_refs                   286312181                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80169114                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              144616436                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205789507                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021555                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2642102                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81126912                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          644138560                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206143067                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3960879                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            637747225                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1043060                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2732258                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5113850                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4924156                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        53860                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11253189                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        26716                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7459                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4110120                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25840686                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9197905                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7459                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       844881                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4330596                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                268778180                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630384511                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854015                       # average fanout of values written-back
system.cpu0.iew.wb_producers                229540540                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.547580                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630465465                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               776312035                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404197852                       # number of integer regfile writes
system.cpu0.ipc                              0.504042                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504042                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038485      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            346727834     54.03%     54.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139031      0.65%     54.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018073      0.16%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208357509     32.47%     87.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79427104     12.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             641708105                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                75                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1227732                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001913                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 209962     17.10%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                891638     72.62%     89.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               126129     10.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             640897280                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2326896535                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630384442                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        707000740                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 641079206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                641708105                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059354                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       62855667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            65124                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           845                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13473678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1042187611                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.615732                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.816993                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          576953295     55.36%     55.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          324126473     31.10%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114564294     10.99%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20550860      1.97%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3915558      0.38%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1551691      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             350818      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             122107      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              52515      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1042187611                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557416                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9549726                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1932074                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205789507                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81126912                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1151219965                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9132649                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              157115960                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370557924                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6406725                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               407649086                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4010148                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11448                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            794425312                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             651708965                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          419833740                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                457241637                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4279251                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5113850                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14931496                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                49275811                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       794425255                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135582                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2880                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13821153                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2878                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1655620036                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1299288369                       # The number of ROB writes
system.cpu0.timesIdled                       12240529                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  851                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.779811                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4471421                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6060494                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819496                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7665386                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            258380                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403064                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          144684                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8643866                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3176                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           485235                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095573                       # Number of branches committed
system.cpu1.commit.bw_lim_events               761902                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054431                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4169179                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32262847                       # Number of instructions committed
system.cpu1.commit.committedOps              33280945                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    181048634                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183823                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.841608                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    167051271     92.27%     92.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7079296      3.91%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2370662      1.31%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2066514      1.14%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       522182      0.29%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       172486      0.10%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       955838      0.53%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68483      0.04%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       761902      0.42%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    181048634                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320810                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047583                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248584                       # Number of loads committed
system.cpu1.commit.membars                    2035970                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035970      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082569     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266509     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895759      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33280945                       # Class of committed instruction
system.cpu1.commit.refs                      12162280                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32262847                       # Number of Instructions Simulated
system.cpu1.committedOps                     33280945                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.644047                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.644047                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            160813655                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               337305                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4315667                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39447793                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5277644                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13265351                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                485437                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               606428                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2035250                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8643866                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4954858                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    175602591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                56476                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           41                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40165508                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1639396                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047470                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5455002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4729801                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.220577                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         181877337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.226438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.672935                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               157337342     86.51%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14138725      7.77%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5935484      3.26%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3147729      1.73%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  987840      0.54%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  201901      0.11%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128118      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      53      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     145      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           181877337                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         215687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              515670                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7685402                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.198610                       # Inst execution rate
system.cpu1.iew.exec_refs                    12911556                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2942387                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              139480999                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10052645                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018675                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           601887                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2971281                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37442975                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9969169                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           593999                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36165467                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                970519                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1643521                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                485437                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3667836                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12173                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          119982                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3569                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          148                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          231                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       804061                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        57585                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           148                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        89739                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        425931                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20896747                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35929534                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.878889                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18365914                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.197314                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35938060                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44466498                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24485637                       # number of integer regfile writes
system.cpu1.ipc                              0.177178                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.177178                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036074      5.54%      5.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21742897     59.15%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11048675     30.06%     94.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1931678      5.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36759466                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1085617                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029533                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 184497     16.99%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                812802     74.87%     91.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                88315      8.14%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35808994                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         256541658                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35929522                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         41605102                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  34388194                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36759466                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054781                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4162029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            59799                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           350                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1301127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    181877337                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.202111                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.661327                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          159307810     87.59%     87.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14731317      8.10%     95.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4418083      2.43%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1489872      0.82%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1397147      0.77%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             202874      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             218703      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              85057      0.05%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26474      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      181877337                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.201872                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6160548                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          530228                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10052645                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2971281                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    104                       # number of misc regfile reads
system.cpu1.numCycles                       182093024                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   978251859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              150291122                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412733                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6684827                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6619343                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1288137                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 8321                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47530036                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38561693                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26571962                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13641109                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2783045                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                485437                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10816877                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4159229                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47530024                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23449                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               598                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12727057                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217736557                       # The number of ROB reads
system.cpu1.rob.rob_writes                   75730693                       # The number of ROB writes
system.cpu1.timesIdled                           3506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3103918                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               667749                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4002971                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 88                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                171134                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4326827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8613264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        88311                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        49724                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36612305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2720346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     73199402                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2770070                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3056634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1665475                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2620869                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              390                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1269471                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1269464                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3056635                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           161                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12939362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12939362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    383460672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               383460672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              543                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4326920                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4326920    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4326920                       # Request fanout histogram
system.membus.respLayer1.occupancy        22556252849                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         16475302002                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   580175833000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   580175833000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    570791062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   868601651.561020                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2483699500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   575609504500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4566328500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     98555429                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        98555429                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     98555429                       # number of overall hits
system.cpu0.icache.overall_hits::total       98555429                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     16228675                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      16228675                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     16228675                       # number of overall misses
system.cpu0.icache.overall_misses::total     16228675                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 226043319995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 226043319995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 226043319995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 226043319995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114784104                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114784104                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114784104                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114784104                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.141384                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.141384                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.141384                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.141384                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13928.636811                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13928.636811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13928.636811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13928.636811                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3120                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.567164                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     15197735                       # number of writebacks
system.cpu0.icache.writebacks::total         15197735                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1030904                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1030904                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1030904                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1030904                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     15197771                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     15197771                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     15197771                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     15197771                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 201213784497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 201213784497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 201213784497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 201213784497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132403                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132403                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132403                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132403                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13239.690511                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13239.690511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13239.690511                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13239.690511                       # average overall mshr miss latency
system.cpu0.icache.replacements              15197735                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     98555429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       98555429                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     16228675                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     16228675                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 226043319995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 226043319995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114784104                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114784104                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.141384                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.141384                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13928.636811                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13928.636811                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1030904                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1030904                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     15197771                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     15197771                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 201213784497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 201213784497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132403                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13239.690511                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13239.690511                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999907                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113752789                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         15197737                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.484850                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999907                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244765977                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244765977                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    233074151                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       233074151                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    233074151                       # number of overall hits
system.cpu0.dcache.overall_hits::total      233074151                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     28412703                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      28412703                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     28412703                       # number of overall misses
system.cpu0.dcache.overall_misses::total     28412703                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 616649247982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 616649247982                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 616649247982                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 616649247982                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261486854                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261486854                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261486854                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261486854                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.108658                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.108658                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.108658                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.108658                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21703.294051                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21703.294051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21703.294051                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21703.294051                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2546272                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        82447                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            65386                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1100                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.942159                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.951818                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20312939                       # number of writebacks
system.cpu0.dcache.writebacks::total         20312939                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8493458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8493458                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8493458                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8493458                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19919245                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19919245                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19919245                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19919245                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 342922719994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 342922719994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 342922719994                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 342922719994                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076177                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076177                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076177                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076177                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17215.648484                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17215.648484                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17215.648484                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17215.648484                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20312939                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    168362667                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      168362667                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22215238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22215238                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 418689512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 418689512500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190577905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190577905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.116568                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.116568                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18846.951471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18846.951471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4971399                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4971399                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17243839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17243839                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 260095675000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 260095675000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090482                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15083.397322                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15083.397322                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64711484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64711484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6197465                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6197465                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 197959735482                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 197959735482                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70908949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70908949                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.087400                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.087400                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31942.049771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31942.049771                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3522059                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3522059                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2675406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2675406                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  82827044994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  82827044994                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037730                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30958.682530                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30958.682530                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          787                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     34075000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     34075000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411826                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411826                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43297.331639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43297.331639                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          773                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007326                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 65392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1716                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          133                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          133                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       524500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       524500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.071931                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071931                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3943.609023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3943.609023                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          132                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       393500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       393500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.071390                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.071390                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  2981.060606                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2981.060606                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611464                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611464                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406745                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406745                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31397258500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31397258500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018209                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399471                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399471                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77191.504505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77191.504505                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406745                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406745                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  30990513500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  30990513500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399471                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399471                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76191.504505                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76191.504505                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964529                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          254011694                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20325685                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.497079                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964529                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998892                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998892                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        545343363                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       545343363                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            15033005                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            19183477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              323712                       # number of demand (read+write) hits
system.l2.demand_hits::total                 34543013                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           15033005                       # number of overall hits
system.l2.overall_hits::.cpu0.data           19183477                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2819                       # number of overall hits
system.l2.overall_hits::.cpu1.data             323712                       # number of overall hits
system.l2.overall_hits::total                34543013                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            164762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1128212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            747090                       # number of demand (read+write) misses
system.l2.demand_misses::total                2041952                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           164762                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1128212                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1888                       # number of overall misses
system.l2.overall_misses::.cpu1.data           747090                       # number of overall misses
system.l2.overall_misses::total               2041952                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13550233000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 104926247408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    172328000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  75294230488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     193943038896                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13550233000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 104926247408                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    172328000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  75294230488                       # number of overall miss cycles
system.l2.overall_miss_latency::total    193943038896                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        15197767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20311689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1070802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36584965                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       15197767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20311689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1070802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36584965                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055545                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.401105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.697692                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055814                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055545                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.401105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.697692                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055814                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82241.251017                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93002.243734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91275.423729                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100783.346703                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94979.235014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82241.251017                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93002.243734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91275.423729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100783.346703                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94979.235014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              28039                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       648                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.270062                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1727605                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1665475                       # number of writebacks
system.l2.writebacks::total                   1665475                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          84460                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33081                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              117632                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         84460                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33081                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             117632                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       164693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1043752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       714009                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1924320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       164693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1043752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       714009                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2454325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4378645                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  11899330501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  88384217424                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    152825000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  65264932993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 165701305918                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  11899330501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  88384217424                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    152825000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  65264932993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 203834784826                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 369536090744                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.051387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.396431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.666798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052599                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.051387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.396431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.666798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119684                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72251.586291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84679.327488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81899.785638                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91406.316997                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86109.018208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72251.586291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84679.327488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81899.785638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91406.316997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83051.260459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84395.079013                       # average overall mshr miss latency
system.l2.replacements                        6995149                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4998835                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4998835                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4998835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4998835                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31501669                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31501669                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31501669                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31501669                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2454325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2454325                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 203834784826                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 203834784826                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83051.260459                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83051.260459                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   21                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 93                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1271000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1300500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              114                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.815789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14122.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13983.870968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            93                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1811500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1871000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.815789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20127.777778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20118.279570                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       433000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       433000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20619.047619                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20619.047619                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2346686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2485939                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         721566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         606430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1327996                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  68072731468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60107386998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  128180118466                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3068252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3813935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.235172                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.813254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94340.270284                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99116.776871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96521.464271                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        42433                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17504                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            59937                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       679133                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       588926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1268059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  57893246973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  52581298499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 110474545472                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.789781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.332480                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85245.816317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89283.370914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87120.982125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      15033005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           15035824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       164762                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           166650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13550233000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    172328000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13722561000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     15197767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4707                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       15202474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.401105                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010962                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82241.251017                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91275.423729                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82343.600360                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       164693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       166559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  11899330501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    152825000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  12052155501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.396431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010956                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72251.586291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81899.785638                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72359.677358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16836791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       184459                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17021250                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       406646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       140660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          547306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  36853515940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15186843490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52040359430                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17243437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17568556                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.432642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90628.005538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107968.459335                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95084.576873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        42027                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        15577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        57604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       364619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       125083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       489702                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  30490970451                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12683634494                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43174604945                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.021145                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.384730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83624.195259                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101401.745193                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88165.057412                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          327                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           11                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               338                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          235                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             243                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5160500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       388500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5549000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          562                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           581                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.418149                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.421053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.418244                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21959.574468                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 48562.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22835.390947                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           80                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          155                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          158                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3085495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3143495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.275801                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.157895                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.271945                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19906.419355                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19895.537975                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999853                       # Cycle average of tags in use
system.l2.tags.total_refs                    75369888                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6995569                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.773947                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.668438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.189000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.365825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.471286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.292777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.416694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.065453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.317075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 591685177                       # Number of tag accesses
system.l2.tags.data_accesses                591685177                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10540288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66886720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        119424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      45728384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    153595456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276870272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10540288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       119424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10659712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106590400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106590400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         164692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1045105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         714506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2399929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4326098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1665475                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1665475                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18167403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115286981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           205841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78818147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    264739493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             477217864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18167403                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       205841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18373244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183720855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183720855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183720855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18167403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115286981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          205841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78818147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    264739493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            660938719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1618348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    164692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    985642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    700145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2388897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003277432750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98869                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98869                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8664195                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1524340                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4326099                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1665475                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4326099                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1665475                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  84857                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47127                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            176618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            173953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            192806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            327486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            420544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            423223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            406000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            321549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            329575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            259446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           239436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           201955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           201195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           188045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           201459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           177952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            142330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            150618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            198524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 135386719123                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21206210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            214910006623                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31921.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50671.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3148829                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1036130                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4326099                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1665475                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1200126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1050309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  640740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  412087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  186544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  150590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  125259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  106743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   88394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   71404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  57355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  61848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   9793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   4152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  89327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  97997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 106376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 108620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 110104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 111966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 115226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 108817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 106942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 104784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 102804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 102571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1674587                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.940933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.201690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   242.312788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       568432     33.94%     33.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       626620     37.42%     71.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       176784     10.56%     81.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        99631      5.95%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60984      3.64%     91.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32085      1.92%     93.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18920      1.13%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13602      0.81%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        77529      4.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1674587                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.896064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.484496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98864     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98869                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.368316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.343021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83428     84.38%     84.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2406      2.43%     86.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8081      8.17%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3116      3.15%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1199      1.21%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              367      0.37%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              148      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98869                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              271439488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5430848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103572416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276870336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106590400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       467.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       178.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    477.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    183.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  580175821000                       # Total gap between requests
system.mem_ctrls.avgGap                      96831.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10540288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63081088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       119424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44809280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    152889408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103572416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18167402.708757776767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108727534.674819871783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 205841.045433548774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77233965.034872457385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 263522538.002716153860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 178519011.149504393339                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       164692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1045105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       714506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2399930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1665475                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5108709216                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45579139923                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     74695842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35671428365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 128476033277                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13845190538772                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31019.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43612.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40029.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49924.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53533.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8313058.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5596681860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2974680390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12845309820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3714692940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45798055680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     109741344180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     130373756640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       311044521510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.121127                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 337797755508                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19373120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 223004957492                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6359976420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3380377275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17437158060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4732932240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45798055680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     173357922990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      76801900800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       327868323465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        565.118891                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 197905707388                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19373120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 362897005612                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                161                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6034440104.938272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28433199437.756786                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     96.30%     96.30% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.23%     97.53% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.23%     98.77% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.23%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        40000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 222270596500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    91386184500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 488789648500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4948704                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4948704                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4948704                       # number of overall hits
system.cpu1.icache.overall_hits::total        4948704                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6154                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6154                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6154                       # number of overall misses
system.cpu1.icache.overall_misses::total         6154                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    284820499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    284820499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    284820499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    284820499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4954858                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4954858                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4954858                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4954858                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001242                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001242                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001242                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001242                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46282.174033                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46282.174033                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46282.174033                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46282.174033                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          392                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    49.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          196                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4675                       # number of writebacks
system.cpu1.icache.writebacks::total             4675                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1447                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1447                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4707                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4707                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4707                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    210939999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    210939999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    210939999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    210939999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000950                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000950                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000950                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000950                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44814.106437                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44814.106437                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44814.106437                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44814.106437                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4675                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4948704                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4948704                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6154                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6154                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    284820499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    284820499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4954858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4954858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001242                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46282.174033                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46282.174033                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4707                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    210939999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    210939999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000950                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44814.106437                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44814.106437                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.195872                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4706354                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4675                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1006.706738                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339728000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.195872                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974871                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9914423                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9914423                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9382101                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9382101                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9382101                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9382101                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2320155                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2320155                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2320155                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2320155                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 147865726577                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 147865726577                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 147865726577                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 147865726577                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11702256                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11702256                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11702256                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11702256                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.198266                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.198266                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.198266                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.198266                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63730.969085                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63730.969085                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63730.969085                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63730.969085                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       631651                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        52561                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13630                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            580                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.342700                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    90.622414                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1070669                       # number of writebacks
system.cpu1.dcache.writebacks::total          1070669                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1661554                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1661554                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1661554                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1661554                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       658601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       658601                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       658601                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       658601                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46489635855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46489635855                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46489635855                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46489635855                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056280                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056280                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056280                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056280                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70588.468367                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70588.468367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70588.468367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70588.468367                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1070669                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8446026                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8446026                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1360891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1360891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  78332500500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  78332500500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9806917                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9806917                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 57559.716759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 57559.716759                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1034848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1034848                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       326043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       326043                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17930817500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17930817500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033246                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033246                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 54995.253694                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54995.253694                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       936075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        936075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       959264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       959264                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  69533226077                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  69533226077                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895339                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.506117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.506117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72486.016443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72486.016443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       626706                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       626706                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       332558                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       332558                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28558818355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28558818355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175461                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175461                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85876.203113                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85876.203113                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          155                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5446500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5446500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.343681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.343681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35138.709677                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35138.709677                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1226500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1226500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.319444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.319444                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8887.681159                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8887.681159                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1088500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1088500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.319444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.319444                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7887.681159                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7887.681159                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592169                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592169                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425756                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425756                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  34932721000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  34932721000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418259                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418259                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82048.687511                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82048.687511                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425756                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425756                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34506965000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34506965000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418259                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418259                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81048.687511                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81048.687511                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.949684                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11058623                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1084210                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.199706                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339739500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.949684                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.935928                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935928                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26526366                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26526366                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 580175833000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32772363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6664310                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31587172                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5329674                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3642243                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             408                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            677                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3839486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3839486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      15202477                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17569887                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          581                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          581                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     45593271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60951428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3226020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             109784808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1945312064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2599976000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       600448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137054016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4682942528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10664820                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108311488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47250664                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062099                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245657                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               44366178     93.90%     93.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2834762      6.00%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  49724      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47250664                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73185846223                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30489959024                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22808408942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627340751                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7078963                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2431771422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66278                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704252                       # Number of bytes of host memory used
host_op_rate                                    66343                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37242.93                       # Real time elapsed on the host
host_tick_rate                               49716696                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468370436                       # Number of instructions simulated
sim_ops                                    2470803082                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.851596                       # Number of seconds simulated
sim_ticks                                1851595589500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.613673                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              162591054                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163221624                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13042849                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        184201640                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            301734                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         317758                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16024                       # Number of indirect misses.
system.cpu0.branchPred.lookups              194269609                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9865                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        199793                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13024497                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124311520                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33574943                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         606011                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      242345169                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           929497297                       # Number of instructions committed
system.cpu0.commit.committedOps             929696919                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3651983562                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.254573                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.213473                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3426570277     93.83%     93.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     79068020      2.17%     95.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     19133461      0.52%     96.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9475059      0.26%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8028675      0.22%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5925875      0.16%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37857583      1.04%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32349669      0.89%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33574943      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3651983562                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 318377132                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              678436                       # Number of function calls committed.
system.cpu0.commit.int_insts                762118445                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246728903                       # Number of loads committed
system.cpu0.commit.membars                     396046                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       397057      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       468824803     50.43%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13665      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     118055920     12.70%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36785143      3.96%     67.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8441285      0.91%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.31%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12320579      1.33%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141368688     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        713580      0.08%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105560008     11.35%     97.30% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25071074      2.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        929696919                       # Class of committed instruction
system.cpu0.commit.refs                     272713350                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  929497297                       # Number of Instructions Simulated
system.cpu0.committedOps                    929696919                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.983393                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.983393                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3216984847                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                18457                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           142621548                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1273684091                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99978747                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                291890523                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13816610                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                29208                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             67887185                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  194269609                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 77622934                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3591620852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1685442                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          152                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1448828900                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27669924                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.052469                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          85101881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         162892788                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.391305                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3690557912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.392655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.994565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2855983772     77.39%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               598794909     16.23%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                43500275      1.18%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130227884      3.53%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5902277      0.16%     98.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  568123      0.02%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42891692      1.16%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12675136      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13844      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3690557912                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                358913151                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315205818                       # number of floating regfile writes
system.cpu0.idleCycles                       11995437                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15081503                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               145708658                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.422866                       # Inst execution rate
system.cpu0.iew.exec_refs                   828287886                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  27856423                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1340546098                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            308383286                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            254774                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17874782                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            32527651                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1170338831                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            800431463                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12952237                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1565684559                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12067119                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1023500529                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13816610                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1048055736                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52872654                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          392960                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          268                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       981516                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61654383                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6543204                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        981516                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7069373                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8012130                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                815510508                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1029364240                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841105                       # average fanout of values written-back
system.cpu0.iew.wb_producers                685930050                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.278015                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1033348215                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1618076575                       # number of integer regfile reads
system.cpu0.int_regfile_writes              544950805                       # number of integer regfile writes
system.cpu0.ipc                              0.251042                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.251042                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           399916      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            539369917     34.17%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14247      0.00%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     34.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          124813162      7.91%     42.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1031      0.00%     42.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47586097      3.01%     45.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8858496      0.56%     45.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     45.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.77%     46.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13638269      0.86%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           492352844     31.19%     78.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725043      0.05%     78.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      311725054     19.75%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27008592      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1578636795                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              643648633                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1189941231                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    341939446                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         510380390                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  200191569                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.126813                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6035077      3.01%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                56957      0.03%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                89114      0.04%      3.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               48836      0.02%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             63436142     31.69%     34.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              189979      0.09%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              96270768     48.09%     82.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9920      0.00%     82.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         34049410     17.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            5365      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1134779815                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5861970928                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    687424794                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        901580554                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1169600844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1578636795                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             737987                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      240641915                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3889087                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        131976                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    195999553                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3690557912                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.427750                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.177771                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3079679699     83.45%     83.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          234684624      6.36%     89.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          112977724      3.06%     92.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           70351002      1.91%     94.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          109625202      2.97%     97.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           54969395      1.49%     99.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12902457      0.35%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            6761280      0.18%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            8606529      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3690557912                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.426364                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17332352                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10587940                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           308383286                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           32527651                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              363946147                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             187746050                       # number of misc regfile writes
system.cpu0.numCycles                      3702553349                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      638094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2563848584                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            779648100                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             158402467                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               131549428                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             569989463                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              8652759                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1736978119                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1228057772                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1030701347                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                313813702                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2802684                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13816610                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            666991638                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               251053252                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        489397943                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1247580176                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        537950                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11472                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                405764791                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11302                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4790398876                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2382705739                       # The number of ROB writes
system.cpu0.timesIdled                         156404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.704362                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              161728500                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           162208048                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12632940                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        182236759                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            268820                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         275015                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6195                       # Number of indirect misses.
system.cpu1.branchPred.lookups              192012246                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3980                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        192847                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12624314                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 123811470                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32864171                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         589006                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      235757778                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           926346895                       # Number of instructions committed
system.cpu1.commit.committedOps             926542329                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3649536364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.253879                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.212963                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3426130993     93.88%     93.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     77767718      2.13%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     18632596      0.51%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9342080      0.26%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7934056      0.22%     96.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5784148      0.16%     97.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37651367      1.03%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33429235      0.92%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32864171      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3649536364                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 316541643                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              602230                       # Number of function calls committed.
system.cpu1.commit.int_insts                760487454                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246313996                       # Number of loads committed
system.cpu1.commit.membars                     386434                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       386434      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       468494673     50.56%     50.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            942      0.00%     50.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117625056     12.70%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36070976      3.89%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8184955      0.88%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     11963968      1.29%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140666347     15.18%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        451618      0.05%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105840496     11.42%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24714112      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        926542329                       # Class of committed instruction
system.cpu1.commit.refs                     271672573                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  926346895                       # Number of Instructions Simulated
system.cpu1.committedOps                    926542329                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.982696                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.982696                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3222447508                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8720                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           142067374                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1260971968                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                95133859                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                288487976                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13392660                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17218                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             67599731                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  192012246                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75203611                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3593960326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1617865                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1431834766                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               26802572                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052045                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79700122                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         161997320                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.388099                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3687061734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.388418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.984883                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2857883869     77.51%     77.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               596049596     16.17%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43055254      1.17%     94.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               130214974      3.53%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5724400      0.16%     98.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  530673      0.01%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41460492      1.12%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12137800      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4676      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3687061734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                355865778                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               313303362                       # number of floating regfile writes
system.cpu1.idleCycles                        2296761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14615370                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               144656183                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.421575                       # Inst execution rate
system.cpu1.iew.exec_refs                   822143498                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27205657                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1357720768                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            306270952                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            246823                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         17221222                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            31724770                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1160610604                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            794937841                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12550001                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1555340336                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12211561                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1017321346                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13392660                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1042024231                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52510604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          373650                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       949509                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     59956956                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6366193                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        949509                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6807635                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7807735                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                811890445                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1023585907                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842844                       # average fanout of values written-back
system.cpu1.iew.wb_producers                684296636                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.277443                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1027482036                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1608974571                       # number of integer regfile reads
system.cpu1.int_regfile_writes              542648129                       # number of integer regfile writes
system.cpu1.ipc                              0.251086                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251086                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           388656      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            537048779     34.25%     34.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 954      0.00%     34.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  674      0.00%     34.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124283154      7.93%     42.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           46594191      2.97%     45.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8584092      0.55%     45.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.77%     46.50% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13280018      0.85%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           487930786     31.12%     78.47% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             457153      0.03%     78.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      310553043     19.81%     98.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26626757      1.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1567890337                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              639711852                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1182275943                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    339658328                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         503252417                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  199210410                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.127056                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6109427      3.07%      3.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      8      0.00%      3.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                57045      0.03%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                87324      0.04%      3.14% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               47996      0.02%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             63418426     31.83%     35.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              187983      0.09%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              95452037     47.92%     83.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  421      0.00%     83.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         33844932     16.99%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4811      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1127000239                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5843571335                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    683927579                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        892374678                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1159891820                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1567890337                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             718784                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      234068275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3794460                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        129778                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    190487043                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3687061734                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.425241                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.175461                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         3080742604     83.56%     83.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          232757162      6.31%     89.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          112169051      3.04%     92.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           70013983      1.90%     94.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          108586937      2.95%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           54460614      1.48%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           12867651      0.35%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            6813456      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            8650276      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3687061734                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.424976                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16816520                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10267212                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           306270952                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           31724770                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              361018181                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             185987035                       # number of misc regfile writes
system.cpu1.numCycles                      3689358495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13725858                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2571485476                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            777581939                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             157274469                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               126418375                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             568256375                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              8422352                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1720673156                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1216501896                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1021540614                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                310500767                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2811780                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13392660                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            664842699                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               243958675                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        482161804                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1238511352                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        421757                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11592                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                404288643                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11597                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4778938227                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2362173768                       # The number of ROB writes
system.cpu1.timesIdled                          33701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        136505271                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8353393                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           149320545                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 26                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3938527                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    218734952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     432790381                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8619123                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4359503                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139566305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    118587519                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    279066509                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      122947022                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          217383715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4373609                       # Transaction distribution
system.membus.trans_dist::CleanEvict        209682275                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           266846                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4710                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1079225                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1077593                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     217383716                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    651251689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              651251689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  14261434688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             14261434688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           247578                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         218734497                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               218734497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           218734497                       # Request fanout histogram
system.membus.respLayer1.occupancy       1123792212015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             60.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        515533160370                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              27.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1114                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          557                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    573295.332136                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   360914.120118                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          557    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      2436000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            557                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1851276264000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    319325500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     77455724                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        77455724                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     77455724                       # number of overall hits
system.cpu0.icache.overall_hits::total       77455724                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       167208                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        167208                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       167208                       # number of overall misses
system.cpu0.icache.overall_misses::total       167208                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9734738499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9734738499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9734738499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9734738499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     77622932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     77622932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     77622932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     77622932                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002154                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58219.334595                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58219.334595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58219.334595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58219.334595                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5662                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              121                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.793388                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152523                       # number of writebacks
system.cpu0.icache.writebacks::total           152523                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        14685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        14685                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        14685                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        14685                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152523                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152523                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152523                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152523                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8897841499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8897841499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8897841499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8897841499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001965                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001965                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001965                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001965                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58337.703160                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58337.703160                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58337.703160                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58337.703160                       # average overall mshr miss latency
system.cpu0.icache.replacements                152523                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     77455724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       77455724                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       167208                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       167208                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9734738499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9734738499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     77622932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     77622932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58219.334595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58219.334595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        14685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        14685                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152523                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152523                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8897841499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8897841499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001965                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58337.703160                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58337.703160                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           77608656                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152555                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           508.725745                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        155398387                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       155398387                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    164231294                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       164231294                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    164231294                       # number of overall hits
system.cpu0.dcache.overall_hits::total      164231294                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    140412777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     140412777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    140412777                       # number of overall misses
system.cpu0.dcache.overall_misses::total    140412777                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10401739030602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10401739030602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10401739030602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10401739030602                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    304644071                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    304644071                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    304644071                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    304644071                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.460908                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.460908                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.460908                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.460908                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74079.718761                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74079.718761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74079.718761                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74079.718761                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2509581382                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       426896                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         53733374                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7499                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.704333                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.927057                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69561912                       # number of writebacks
system.cpu0.dcache.writebacks::total         69561912                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     70637252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     70637252                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     70637252                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     70637252                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69775525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69775525                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69775525                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69775525                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 6160050391028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 6160050391028                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 6160050391028                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 6160050391028                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.229039                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.229039                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.229039                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.229039                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88283.827188                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88283.827188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88283.827188                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88283.827188                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69561823                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    144922658                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      144922658                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    133943061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    133943061                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10080707581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10080707581000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278865719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278865719                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.480314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.480314                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75261.140859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75261.140859                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     65537045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     65537045                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68406016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68406016                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 6100697921500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 6100697921500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.245301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.245301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89183.646092                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89183.646092                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19308636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19308636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6469716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6469716                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 321031449602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 321031449602                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25778352                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25778352                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250975                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.250975                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49620.640164                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49620.640164                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5100207                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5100207                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1369509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1369509                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  59352469528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  59352469528                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053126                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43338.502725                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43338.502725                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5536                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1603                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1603                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     78449000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     78449000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.224541                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.224541                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 48938.864629                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48938.864629                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1403                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1403                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          200                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          200                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2953500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.028015                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.028015                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 14767.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14767.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4229                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4229                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2007                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2007                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10182500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10182500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6236                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6236                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.321841                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.321841                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5073.492775                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5073.492775                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1952                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1952                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8230500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8230500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.313021                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.313021                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4216.444672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4216.444672                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6646                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       193147                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       193147                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4354957998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4354957998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       199793                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       199793                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.966736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.966736                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22547.375823                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22547.375823                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       193147                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       193147                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4161810998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4161810998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.966736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.966736                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21547.375823                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21547.375823                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.947622                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          234354344                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69834519                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.355852                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.947622                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998363                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        679548965                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       679548965                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               56743                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11342352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11355375                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22772285                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              56743                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11342352                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17815                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11355375                       # number of overall hits
system.l2.overall_hits::total                22772285                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95781                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          58227123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             19652                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          57949436                       # number of demand (read+write) misses
system.l2.demand_misses::total              116291992                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95781                       # number of overall misses
system.l2.overall_misses::.cpu0.data         58227123                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            19652                       # number of overall misses
system.l2.overall_misses::.cpu1.data         57949436                       # number of overall misses
system.l2.overall_misses::total             116291992                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8043033998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5898329536701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1699712996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5865377714329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11773449998024                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8043033998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5898329536701                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1699712996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5865377714329                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11773449998024                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152524                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69569475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           37467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69304811                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139064277                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152524                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69569475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          37467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69304811                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139064277                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.627973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.836964                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.524515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.836153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836246                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.627973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.836964                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.524515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.836153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836246                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83973.167935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101298.660020                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86490.585996                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101215.440895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101240.419014                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83973.167935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101298.660020                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86490.585996                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101215.440895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101240.419014                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            5834805                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    262917                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.192574                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 103468769                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4373609                       # number of writebacks
system.l2.writebacks::total                   4373609                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            568                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7397676                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            689                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7507464                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            14906397                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           568                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7397676                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           689                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7507464                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           14906397                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        95213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     50829447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18963                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     50441972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         101385595                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        95213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     50829447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18963                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     50441972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    120770975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        222156570                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7058980502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4927755474831                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1484491497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 4891343264522                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 9827642211352                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7058980502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4927755474831                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1484491497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 4891343264522                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 9872602499441                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 19700244710793                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.624249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.730629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.506125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.727828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.729056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.624249                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.730629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.506125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.727828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.597510                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74138.830853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96946.863790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78283.578389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96969.707380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96933.318894                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74138.830853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96946.863790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78283.578389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96969.707380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81746.483370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88677.299577                       # average overall mshr miss latency
system.l2.replacements                      332869557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5313530                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5313530                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5313530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5313530                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    125561318                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125561318                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    125561318                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125561318                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    120770975                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      120770975                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 9872602499441                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 9872602499441                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81746.483370                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81746.483370                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           39103                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           38453                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                77556                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         12177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12649                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              24826                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    130458500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    142687000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    273145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        51280                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        51102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           102382                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.237461                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.247525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.242484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10713.517287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11280.496482                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11002.396681                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          105                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           97                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             202                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        12072                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12552                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         24624                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    243540891                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    251539380                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    495080271                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.235413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.245626                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.240511                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20174.030070                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20039.784895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20105.599050                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                265                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           53                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          288                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            426                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.384058                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.377934                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          108                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          161                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1044000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.384058                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.377934                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19698.113208                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20171.296296                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20015.527950                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           695005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           663533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1358538                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         623185                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         607428                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1230613                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  51159854958                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  49811912484                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  100971767442                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1318190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1270961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2589151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.472758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.477928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.475296                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82094.169401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82004.636737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82049.976265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        88067                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        68524                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           156591                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       535118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       538904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1074022                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  41591052478                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  40888650495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82479702973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.405949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.424013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77723.142331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75873.718686                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76795.170837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         56743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95781                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        19652                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           115433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8043033998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1699712996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9742746994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        37467                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         189991                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.627973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.524515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.607571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83973.167935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86490.585996                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84401.748148                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          568                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          689                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1257                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        95213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18963                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114176                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7058980502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1484491497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8543471999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.624249                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.506125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.600955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74138.830853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78283.578389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74827.214117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     10647347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     10691842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          21339189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     57603938                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     57342008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       114945946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5847169681743                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5815565801845                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11662735483588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68251285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     68033850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136285135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843998                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.842845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101506.422734                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101418.942320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101462.782198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7309609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      7438940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     14748549                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     50294329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     49903068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    100197397                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4886164422353                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4850454614027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 9736619036380                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.736899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.733504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.735204                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97151.398965                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97197.523287                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97174.371071                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   372196058                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 332869621                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.118144                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.691563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.064625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.427153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009487                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.326986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.480185                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.338931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.145734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.366878                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2493243973                       # Number of tag accesses
system.l2.tags.data_accesses               2493243973                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6093760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3259423936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1213632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3234377728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7480414656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        13981523712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6093760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1213632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7307392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    279910976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       279910976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          95215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       50928499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       50537152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    116881479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           218461308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4373609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4373609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3291086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1760332523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           655452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1746805699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4039982974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7551067734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3291086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       655452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3946538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      151172847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            151172847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      151172847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3291086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1760332523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          655452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1746805699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4039982974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7702240580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3318830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     95216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  50405609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  50001302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 116557924.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004172373250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       205023                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       205023                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           323604739                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3133330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   218461309                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4373609                       # Number of write requests accepted
system.mem_ctrls.readBursts                 218461309                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4373609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1382295                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1054779                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           6547056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5691969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5302819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4916417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4520081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5207522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          44388946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          33418754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          28389131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          19776346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         13923259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11576276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          9353276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          8559945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7158620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          8348597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            235573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            245997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            209011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            280483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           280790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           172459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           167980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167966                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 7747651328142                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1085395070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11817882840642                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35690.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54440.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                187081999                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3035442                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             218461309                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4373609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4389910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8157156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                12790131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                19131576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                25789650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                29207159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                26594638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                22276778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                18580425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                15355670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12481380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               10132186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                5660351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2941920                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1805916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1055577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 538034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 172752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  15045                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 172972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 199411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 218025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 218872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 215083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 212911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 210202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 209027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 208631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     30280426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    465.827795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   306.837995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.866129                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3267148     10.79%     10.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      9326903     30.80%     41.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3714265     12.27%     53.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2146887      7.09%     60.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1474825      4.87%     65.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1083869      3.58%     69.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       884155      2.92%     72.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       738566      2.44%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7643808     25.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     30280426                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       205023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1058.803885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    203.038143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3399.040205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       185555     90.50%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095         7550      3.68%     94.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         3421      1.67%     95.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         1148      0.56%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         1480      0.72%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         1263      0.62%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335          769      0.38%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383          713      0.35%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          573      0.28%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          537      0.26%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          593      0.29%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          444      0.22%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          335      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          164      0.08%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          140      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          147      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815           43      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           71      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           51      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           26      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        205023                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       205023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.171927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           189509     92.43%     92.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3874      1.89%     94.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5555      2.71%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3269      1.59%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1608      0.78%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              652      0.32%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              283      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              137      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               56      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               27      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               10      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        205023                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            13893056896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                88466880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               212405952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             13981523776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            279910976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7503.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7551.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    151.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        59.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    58.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1851595578000                       # Total gap between requests
system.mem_ctrls.avgGap                       8309.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6093824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3225958976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1213632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3200083328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7459707136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    212405952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3291120.390735840891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1742258943.742207527161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 655451.982539948658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1728284159.968291044235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4028799365.424282073975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114715088.545527130365                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        95216                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     50928499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18963                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     50537152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    116881479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4373609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3117736465                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2811983634105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    696054354                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2791942567725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 6210142847993                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 46121716530026                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32743.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55214.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36705.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55245.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53131.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10545459.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         116948266260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          62159496630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        764590113000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8658962100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     146163850560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     836941729110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6219671040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1941682088700                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1048.653442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8925672773                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61829040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1780840876727                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          99253903980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          52754720040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        785354046960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8665398360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     146163850560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     837244582650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5964636480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1935401139030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1045.261260                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8197579162                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61829040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1781568970338                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2372                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5827240.943555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7497279.603487                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1187    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56805500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1187                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1844678654500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6916935000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75163908                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75163908                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75163908                       # number of overall hits
system.cpu1.icache.overall_hits::total       75163908                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39703                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39703                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39703                       # number of overall misses
system.cpu1.icache.overall_misses::total        39703                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2087639500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2087639500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2087639500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2087639500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75203611                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75203611                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75203611                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75203611                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000528                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000528                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000528                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000528                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 52581.404428                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52581.404428                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 52581.404428                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52581.404428                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        37467                       # number of writebacks
system.cpu1.icache.writebacks::total            37467                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2236                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2236                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2236                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2236                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        37467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        37467                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        37467                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        37467                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1955352000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1955352000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1955352000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1955352000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000498                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000498                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 52188.646008                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52188.646008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 52188.646008                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52188.646008                       # average overall mshr miss latency
system.cpu1.icache.replacements                 37467                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75163908                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75163908                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39703                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39703                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2087639500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2087639500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75203611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75203611                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000528                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000528                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 52581.404428                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52581.404428                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2236                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2236                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        37467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        37467                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1955352000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1955352000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000498                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 52188.646008                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52188.646008                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           75448432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            37499                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2012.011840                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        150444689                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       150444689                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    161407672                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       161407672                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    161407672                       # number of overall hits
system.cpu1.dcache.overall_hits::total      161407672                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    141253606                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     141253606                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    141253606                       # number of overall misses
system.cpu1.dcache.overall_misses::total    141253606                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10419514588555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10419514588555                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10419514588555                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10419514588555                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    302661278                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    302661278                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    302661278                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    302661278                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.466705                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.466705                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.466705                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.466705                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73764.591812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73764.591812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73764.591812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73764.591812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2490557772                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       433728                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53372042                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7438                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.664090                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    58.312450                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69294419                       # number of writebacks
system.cpu1.dcache.writebacks::total         69294419                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     71727352                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     71727352                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     71727352                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     71727352                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69526254                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69526254                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69526254                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69526254                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 6126039867694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 6126039867694                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 6126039867694                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 6126039867694                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.229716                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.229716                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.229716                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.229716                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88111.174057                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88111.174057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88111.174057                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88111.174057                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69294373                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    142577443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      142577443                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    134925608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    134925608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10105774238000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10105774238000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    277503051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    277503051                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.486213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.486213                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74898.860104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74898.860104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     66722728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     66722728                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68202880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68202880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 6068973047000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 6068973047000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.245773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.245773                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88984.116902                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88984.116902                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18830229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18830229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6327998                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6327998                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 313740350555                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 313740350555                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25158227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25158227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.251528                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.251528                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49579.717085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49579.717085                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5004624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5004624                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1323374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1323374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  57066820694                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  57066820694                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052602                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 43122.216920                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 43122.216920                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1603                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1603                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     64308000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     64308000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8399                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.190856                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190856                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40117.280100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40117.280100                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1273                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1273                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          330                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          330                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1577500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1577500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.039290                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.039290                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4780.303030                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4780.303030                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4294                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3026                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3026                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17098000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17098000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7320                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.413388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.413388                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5650.363516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5650.363516                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3023                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3023                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14075000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14075000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.412978                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.412978                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4655.970890                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4655.970890                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       188817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       188817                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4751745998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4751745998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       192847                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       192847                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979103                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979103                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25165.880180                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25165.880180                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       188817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       188817                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4562928998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4562928998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979103                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979103                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24165.880180                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24165.880180                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.931104                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          231293103                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69570625                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.324580                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.931104                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997847                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        675310285                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       675310285                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1851595589500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136797605                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9687139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133732239                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       328495948                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        170107033                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             117                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          343779                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4975                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         348754                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2797604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2797604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        189991                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136607615                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209184813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       112401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208402150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418156934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19522944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8904395392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4795776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8870336256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17799050368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       503753586                       # Total snoops (count)
system.tol2bus.snoopTraffic                 313898176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        642945452                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.212121                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.425072                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              510922942     79.47%     79.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1              127663007     19.86%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4359503      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          642945452                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278631540755                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105105049106                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229060946                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104718365412                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          56522852                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           175522                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
