<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)</text>
<text>Date: Sat Mar 14 14:17:06 2020
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</cell>
 <cell>12221</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9852</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</cell>
 <cell>2933</cell>
</row>
<row>
 <cell>4</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_Y</cell>
 <cell>1114</cell>
</row>
<row>
 <cell>5</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_Y</cell>
 <cell>1010</cell>
</row>
<row>
 <cell>6</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1157, 162)</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>311</cell>
</row>
<row>
 <cell>7</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</cell>
 <cell>18</cell>
</row>
<row>
 <cell>8</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q</cell>
 <cell>(1807, 229)</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_Z</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM:Y</cell>
 <cell>(1820, 225)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_i_0_rep</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</cell>
 <cell>(500, 30)</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</cell>
 <cell>(504, 2)</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD:Q</cell>
 <cell>(2113, 376)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD_Q</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_GB0</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DDR3_0_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0</cell>
 <cell>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> Port Name </cell>
 <cell> Pin Number </cell>
 <cell> I/O Function </cell>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>REF_CLK_0</cell>
 <cell>E25</cell>
 <cell>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</cell>
 <cell>REF_CLK_0_ibuf/U_IOPAD:Y</cell>
 <cell>(2256, 1)</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>REF_CLK_0_c</cell>
 <cell>HARDWIRED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>2</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>-</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>DDR3_0_0/CCC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 377)</cell>
 <cell>CCC_0_0/CCC_0_0/pll_inst_0_clkint_0</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_gbs_1</cell>
 <cell>12221</cell>
 <cell>1</cell>
 <cell>(1744, 204)</cell>
 <cell>2071</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 231)</cell>
 <cell>2617</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 258)</cell>
 <cell>2604</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 285)</cell>
 <cell>2545</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 312)</cell>
 <cell>127</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1750, 204)</cell>
 <cell>79</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1750, 231)</cell>
 <cell>806</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1750, 258)</cell>
 <cell>1017</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1750, 285)</cell>
 <cell>354</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1750, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>DDR3_0_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9852</cell>
 <cell>1</cell>
 <cell>(1743, 286)</cell>
 <cell>67</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 313)</cell>
 <cell>659</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1743, 340)</cell>
 <cell>499</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1743, 367)</cell>
 <cell>251</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1749, 232)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1749, 286)</cell>
 <cell>1398</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1749, 313)</cell>
 <cell>2516</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1749, 340)</cell>
 <cell>2234</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1749, 367)</cell>
 <cell>2226</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y</cell>
 <cell>2933</cell>
 <cell>1</cell>
 <cell>(1743, 231)</cell>
 <cell>139</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 258)</cell>
 <cell>844</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1743, 285)</cell>
 <cell>1093</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1743, 312)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1749, 231)</cell>
 <cell>45</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1749, 258)</cell>
 <cell>578</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1749, 285)</cell>
 <cell>223</cell>
</row>
<row>
 <cell>4</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>reset_syn_0_0/reset_syn_0_0/dff_1_rep_RNIM_0/U0_Y</cell>
 <cell>1114</cell>
 <cell>1</cell>
 <cell>(1740, 231)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 258)</cell>
 <cell>36</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1740, 285)</cell>
 <cell>88</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1746, 231)</cell>
 <cell>504</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1746, 258)</cell>
 <cell>381</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1746, 285)</cell>
 <cell>101</cell>
</row>
<row>
 <cell>5</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>CCC_0_0/CCC_0_0/clkint_0/U0_Y</cell>
 <cell>1010</cell>
 <cell>1</cell>
 <cell>(585, 204)</cell>
 <cell>113</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(585, 231)</cell>
 <cell>119</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(585, 258)</cell>
 <cell>482</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(585, 285)</cell>
 <cell>267</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(585, 312)</cell>
 <cell>29</cell>
</row>
<row>
 <cell>6</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</cell>
 <cell>(1157, 162)</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</cell>
 <cell>311</cell>
 <cell>1</cell>
 <cell>(585, 205)</cell>
 <cell>246</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(585, 232)</cell>
 <cell>65</cell>
</row>
<row>
 <cell>7</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y</cell>
 <cell>18</cell>
 <cell> </cell>
 <cell>(580, 41)</cell>
 <cell>18</cell>
</row>
<row>
 <cell>8</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
 <cell> </cell>
 <cell>(1750, 368)</cell>
 <cell>3</cell>
</row>
</table>
<text></text>
</section>
</doc>
