Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  2 16:45:18 2024
| Host         : Vihaan-FlowX13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    9           
TIMING-18  Warning           Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: display_driver_1/divider/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.646        0.000                      0                  115        0.062        0.000                      0                  115        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.646        0.000                      0                  115        0.062        0.000                      0                  115        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.431%)  route 3.036ns (78.569%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.824     9.190    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[0]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.431%)  route 3.036ns (78.569%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.824     9.190    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[1]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.431%)  route 3.036ns (78.569%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.824     9.190    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.828ns (21.431%)  route 3.036ns (78.569%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.824     9.190    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y89          FDRE                                         r  rotation_1/counter_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y89          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.732     9.098    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.732     9.098    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.732     9.098    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.828ns (21.954%)  route 2.944ns (78.046%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.732     9.098    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.603    15.026    rotation_1/CLK
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    rotation_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                  5.738    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.243%)  route 2.895ns (77.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.683     9.049    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  rotation_1/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.604    15.027    rotation_1/CLK
    SLICE_X3Y91          FDRE                                         r  rotation_1/counter_reg[10]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    rotation_1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 rotation_1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 0.828ns (22.243%)  route 2.895ns (77.757%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    rotation_1/CLK
    SLICE_X3Y92          FDRE                                         r  rotation_1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rotation_1/counter_reg[12]/Q
                         net (fo=2, routed)           1.001     6.783    rotation_1/counter_reg[12]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124     6.907 f  rotation_1/display_state[1]_i_4/O
                         net (fo=1, routed)           0.658     7.565    rotation_1/display_state[1]_i_4_n_0
    SLICE_X5Y93          LUT6 (Prop_lut6_I1_O)        0.124     7.689 r  rotation_1/display_state[1]_i_2/O
                         net (fo=3, routed)           0.553     8.242    rotation_1/display_state[1]_i_2_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.366 r  rotation_1/counter[0]_i_1/O
                         net (fo=28, routed)          0.683     9.049    rotation_1/counter[0]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  rotation_1/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.604    15.027    rotation_1/CLK
    SLICE_X3Y91          FDRE                                         r  rotation_1/counter_reg[11]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    14.837    rotation_1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  5.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 debounce_STOP/sig_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_STOP/sig_d_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.058%)  route 0.217ns (56.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.605     1.524    debounce_STOP/CLK
    SLICE_X2Y99          FDRE                                         r  debounce_STOP/sig_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  debounce_STOP/sig_rg_reg/Q
                         net (fo=2, routed)           0.217     1.905    debounce_STOP/sig_rg_reg_n_0
    SLICE_X2Y100         FDRE                                         r  debounce_STOP/sig_d_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_STOP/CLK
    SLICE_X2Y100         FDRE                                         r  debounce_STOP/sig_d_rg_reg/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.052     1.843    debounce_STOP/sig_d_rg_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 debounce_STOP/sig_d_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_STOP/sig_debounced_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.772%)  route 0.106ns (39.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_STOP/CLK
    SLICE_X2Y100         FDRE                                         r  debounce_STOP/sig_d_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  debounce_STOP/sig_d_rg_reg/Q
                         net (fo=2, routed)           0.106     1.788    debounce_STOP/sig_d_rg_reg_n_0
    SLICE_X0Y100         FDRE                                         r  debounce_STOP/sig_debounced_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_STOP/CLK
    SLICE_X0Y100         FDRE                                         r  debounce_STOP/sig_debounced_rg_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.070     1.604    debounce_STOP/sig_debounced_rg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rotation_1/display_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.227ns (76.180%)  route 0.071ns (23.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.604     1.523    rotation_1/CLK
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.128     1.651 r  rotation_1/display_state_reg[1]/Q
                         net (fo=3, routed)           0.071     1.722    rotation_1/display_state[1]
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.099     1.821 r  rotation_1/display_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    rotation_1/display_value[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.877     2.042    rotation_1/CLK
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_value_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.092     1.615    rotation_1/display_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce_START/counter_rg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_START/counter_rg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_START/counter_rg_reg[2]/Q
                         net (fo=2, routed)           0.156     1.816    debounce_START/counter_rg_reg_n_0_[2]
    SLICE_X1Y101         LUT4 (Prop_lut4_I2_O)        0.042     1.858 r  debounce_START/counter_rg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.858    debounce_START/p_0_in__0[3]
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.107     1.625    debounce_START/counter_rg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce_STOP/counter_rg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_STOP/counter_rg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_STOP/counter_rg_reg[2]/Q
                         net (fo=2, routed)           0.156     1.816    debounce_STOP/counter_rg_reg_n_0_[2]
    SLICE_X1Y100         LUT4 (Prop_lut4_I2_O)        0.042     1.858 r  debounce_STOP/counter_rg[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.858    debounce_STOP/p_0_in__1[3]
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[3]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.107     1.625    debounce_STOP/counter_rg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 rotation_1/display_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/display_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.604     1.523    rotation_1/CLK
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  rotation_1/display_state_reg[0]/Q
                         net (fo=3, routed)           0.167     1.832    rotation_1/display_state[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.042     1.874 r  rotation_1/display_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.874    rotation_1/display_state[1]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.877     2.042    rotation_1/CLK
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_state_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.107     1.630    rotation_1/display_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debounce_START/sig_d_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_START/sig_debounced_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.720%)  route 0.173ns (51.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_START/CLK
    SLICE_X2Y100         FDRE                                         r  debounce_START/sig_d_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  debounce_START/sig_d_rg_reg/Q
                         net (fo=2, routed)           0.173     1.855    debounce_START/sig_d_rg
    SLICE_X0Y101         FDRE                                         r  debounce_START/sig_debounced_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_START/CLK
    SLICE_X0Y101         FDRE                                         r  debounce_START/sig_debounced_rg_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.070     1.604    debounce_START/sig_debounced_rg_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debounce_START/counter_rg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_START/counter_rg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_START/counter_rg_reg[2]/Q
                         net (fo=2, routed)           0.156     1.816    debounce_START/counter_rg_reg_n_0_[2]
    SLICE_X1Y101         LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  debounce_START/counter_rg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.861    debounce_START/p_0_in__0[2]
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.091     1.609    debounce_START/counter_rg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 debounce_STOP/counter_rg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_STOP/counter_rg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_STOP/counter_rg_reg[2]/Q
                         net (fo=2, routed)           0.156     1.816    debounce_STOP/counter_rg_reg_n_0_[2]
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.045     1.861 r  debounce_STOP/counter_rg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    debounce_STOP/p_0_in__1[2]
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.872     2.037    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[2]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.091     1.609    debounce_STOP/counter_rg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 rotation_1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rotation_1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    rotation_1/CLK
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rotation_1/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.772    rotation_1/counter_reg_n_0_[7]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  rotation_1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    rotation_1/counter_reg[4]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.876     2.041    rotation_1/CLK
    SLICE_X3Y90          FDRE                                         r  rotation_1/counter_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    rotation_1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debounce_START/counter_rg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debounce_START/counter_rg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debounce_START/counter_rg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101    debounce_START/counter_rg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     debounce_START/isig_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     debounce_START/isig_sync_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y100    debounce_START/sig_d_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    debounce_START/sig_debounced_rg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     debounce_START/sig_rg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     debounce_START/isig_rg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     debounce_START/isig_rg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101    debounce_START/counter_rg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     debounce_START/isig_rg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y99     debounce_START/isig_rg_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/anode_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 4.343ns (59.328%)  route 2.978ns (40.672%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE                         0.000     0.000 r  display_driver_1/anode_reg[2]/C
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.594     0.594 r  display_driver_1/anode_reg[2]/Q
                         net (fo=1, routed)           2.978     3.572    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.749     7.321 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.321    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/cathode_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.180ns  (logic 4.208ns (58.607%)  route 2.972ns (41.393%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  display_driver_1/cathode_reg[0]_lopt_replica/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  display_driver_1/cathode_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.972     3.603    lopt
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.180 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.180    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.774ns  (logic 4.192ns (61.875%)  route 2.583ns (38.125%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  display_driver_1/cathode_reg[0]/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  display_driver_1/cathode_reg[0]/Q
                         net (fo=1, routed)           2.583     3.214    cathode_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.774 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.774    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/cathode_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.552ns  (logic 4.243ns (64.768%)  route 2.308ns (35.232%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE                         0.000     0.000 r  display_driver_1/cathode_reg[0]_lopt_replica_2/C
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.693     0.693 r  display_driver_1/cathode_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           2.308     3.001    lopt_1
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.552 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.552    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/cathode_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.475ns  (logic 4.165ns (64.317%)  route 2.310ns (35.683%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  display_driver_1/cathode_reg[0]_lopt_replica_3/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.631     0.631 r  display_driver_1/cathode_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           2.310     2.941    lopt_2
    P15                  OBUF (Prop_obuf_I_O)         3.534     6.475 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.475    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/anode_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.220ns  (logic 4.167ns (66.982%)  route 2.054ns (33.018%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE                         0.000     0.000 r  display_driver_1/anode_reg[1]/C
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.631     0.631 r  display_driver_1/anode_reg[1]/Q
                         net (fo=1, routed)           2.054     2.685    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.220 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.220    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/anode_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.091ns  (logic 4.167ns (68.403%)  route 1.925ns (31.597%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE                         0.000     0.000 r  display_driver_1/anode_reg[0]/C
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.631     0.631 r  display_driver_1/anode_reg[0]/Q
                         net (fo=1, routed)           1.925     2.556    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.091 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.091    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/cathode_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 1.639ns (42.384%)  route 2.228ns (57.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=52, routed)          1.478     2.963    display_driver_1/rst_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.154     3.117 r  display_driver_1/cathode[0]_i_1/O
                         net (fo=4, routed)           0.750     3.867    display_driver_1/cathode[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 1.639ns (42.384%)  route 2.228ns (57.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=52, routed)          1.478     2.963    display_driver_1/rst_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.154     3.117 r  display_driver_1/cathode[0]_i_1/O
                         net (fo=4, routed)           0.750     3.867    display_driver_1/cathode[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_3/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.867ns  (logic 1.639ns (42.384%)  route 2.228ns (57.616%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 f  rst_IBUF_inst/O
                         net (fo=52, routed)          1.478     2.963    display_driver_1/rst_IBUF
    SLICE_X1Y93          LUT1 (Prop_lut1_I0_O)        0.154     3.117 r  display_driver_1/cathode[0]_i_1/O
                         net (fo=4, routed)           0.750     3.867    display_driver_1/cathode[0]_i_1_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/current_digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.237ns (54.755%)  route 0.196ns (45.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  display_driver_1/current_digit_reg[0]/Q
                         net (fo=6, routed)           0.196     0.391    display_driver_1/current_digit[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.042     0.433 r  display_driver_1/current_digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.433    display_driver_1/current_digit[1]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  display_driver_1/current_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/current_digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.240ns (55.066%)  route 0.196ns (44.934%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  display_driver_1/current_digit_reg[0]/Q
                         net (fo=6, routed)           0.196     0.391    display_driver_1/current_digit[0]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.045     0.436 r  display_driver_1/current_digit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.436    display_driver_1/current_digit[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  display_driver_1/current_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.240ns (49.282%)  route 0.247ns (50.718%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  display_driver_1/current_digit_reg[0]/Q
                         net (fo=6, routed)           0.247     0.442    display_driver_1/current_digit[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.487 r  display_driver_1/anode[0]_i_1/O
                         net (fo=1, routed)           0.000     0.487    display_driver_1/anode[0]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  display_driver_1/anode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/anode_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.495ns  (logic 0.237ns (47.887%)  route 0.258ns (52.113%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  display_driver_1/current_digit_reg[0]/Q
                         net (fo=6, routed)           0.258     0.453    display_driver_1/current_digit[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.042     0.495 r  display_driver_1/anode[2]_i_1/O
                         net (fo=1, routed)           0.000     0.495    display_driver_1/anode[2]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  display_driver_1/anode_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.240ns (48.201%)  route 0.258ns (51.799%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[0]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.195     0.195 f  display_driver_1/current_digit_reg[0]/Q
                         net (fo=6, routed)           0.258     0.453    display_driver_1/current_digit[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.498 r  display_driver_1/anode[1]_i_1/O
                         net (fo=1, routed)           0.000     0.498    display_driver_1/anode[1]_i_1_n_0
    SLICE_X0Y92          FDSE                                         r  display_driver_1/anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.281ns (55.944%)  route 0.221ns (44.056%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[1]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.182     0.182 f  display_driver_1/current_digit_reg[1]/Q
                         net (fo=6, routed)           0.091     0.273    display_driver_1/current_digit[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.099     0.372 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.131     0.502    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/cathode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.281ns (49.950%)  route 0.282ns (50.050%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[1]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.182     0.182 f  display_driver_1/current_digit_reg[1]/Q
                         net (fo=6, routed)           0.091     0.273    display_driver_1/current_digit[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.099     0.372 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.191     0.563    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.281ns (49.950%)  route 0.282ns (50.050%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[1]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.182     0.182 f  display_driver_1/current_digit_reg[1]/Q
                         net (fo=6, routed)           0.091     0.273    display_driver_1/current_digit[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.099     0.372 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.191     0.563    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/current_digit_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.281ns (47.499%)  route 0.311ns (52.501%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  display_driver_1/current_digit_reg[1]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.182     0.182 f  display_driver_1/current_digit_reg[1]/Q
                         net (fo=6, routed)           0.091     0.273    display_driver_1/current_digit[1]
    SLICE_X0Y93          LUT3 (Prop_lut3_I0_O)        0.099     0.372 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.220     0.592    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X2Y93          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/anode_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 0.253ns (25.003%)  route 0.759ns (74.997%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  rst_IBUF_inst/O
                         net (fo=52, routed)          0.759     1.012    display_driver_1/rst_IBUF
    SLICE_X0Y92          FDSE                                         r  display_driver_1/anode_reg[0]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 debounce_STOP/sig_debounced_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 3.145ns (46.745%)  route 3.583ns (53.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.312    debounce_STOP/CLK
    SLICE_X0Y100         FDRE                                         r  debounce_STOP/sig_debounced_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  debounce_STOP/sig_debounced_rg_reg/Q
                         net (fo=1, routed)           3.583     9.352    STOP_debounced_OBUF
    A8                   OBUF (Prop_obuf_I_O)         2.689    12.041 r  STOP_debounced_OBUF_inst/O
                         net (fo=0)                   0.000    12.041    STOP_debounced
    A8                                                                r  STOP_debounced (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_START/sig_debounced_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 3.113ns (47.191%)  route 3.484ns (52.809%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.710     5.312    debounce_START/CLK
    SLICE_X0Y101         FDRE                                         r  debounce_START/sig_debounced_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  debounce_START/sig_debounced_rg_reg/Q
                         net (fo=1, routed)           3.484     9.252    START_debounced_OBUF
    C11                  OBUF (Prop_obuf_I_O)         2.657    11.909 r  START_debounced_OBUF_inst/O
                         net (fo=0)                   0.000    11.909    START_debounced
    C11                                                               r  START_debounced (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.068ns  (logic 0.580ns (28.045%)  route 1.488ns (71.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.823     6.606    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.665     7.395    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X2Y93          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.944ns  (logic 0.580ns (29.834%)  route 1.364ns (70.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.823     6.606    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.541     7.271    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.944ns  (logic 0.580ns (29.834%)  route 1.364ns (70.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.823     6.606    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.541     7.271    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.755ns  (logic 0.580ns (33.052%)  route 1.175ns (66.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.724     5.327    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.823     6.606    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.730 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.352     7.082    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.186ns (30.351%)  route 0.427ns (69.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.296     1.960    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.131     2.135    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.186ns (27.634%)  route 0.487ns (72.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.296     1.960    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.191     2.195    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.673ns  (logic 0.186ns (27.634%)  route 0.487ns (72.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.296     1.960    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.191     2.195    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X1Y92          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver_1/digit4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver_1/cathode_reg[0]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.186ns (26.491%)  route 0.516ns (73.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.603     1.522    display_driver_1/CLK
    SLICE_X5Y93          FDRE                                         r  display_driver_1/digit4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  display_driver_1/digit4_reg[0]/Q
                         net (fo=2, routed)           0.296     1.960    display_driver_1/digit4
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.045     2.005 r  display_driver_1/cathode[0]_i_2/O
                         net (fo=4, routed)           0.220     2.224    display_driver_1/cathode[0]_i_2_n_0
    SLICE_X2Y93          FDRE                                         r  display_driver_1/cathode_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_START/sig_debounced_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            START_debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.315ns (55.887%)  route 1.038ns (44.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_START/CLK
    SLICE_X0Y101         FDRE                                         r  debounce_START/sig_debounced_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_START/sig_debounced_rg_reg/Q
                         net (fo=1, routed)           1.038     2.697    START_debounced_OBUF
    C11                  OBUF (Prop_obuf_I_O)         1.174     3.871 r  START_debounced_OBUF_inst/O
                         net (fo=0)                   0.000     3.871    START_debounced
    C11                                                               r  START_debounced (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_STOP/sig_debounced_rg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_debounced
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.347ns (55.031%)  route 1.100ns (44.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.599     1.518    debounce_STOP/CLK
    SLICE_X0Y100         FDRE                                         r  debounce_STOP/sig_debounced_rg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  debounce_STOP/sig_debounced_rg_reg/Q
                         net (fo=1, routed)           1.100     2.760    STOP_debounced_OBUF
    A8                   OBUF (Prop_obuf_I_O)         1.206     3.965 r  STOP_debounced_OBUF_inst/O
                         net (fo=0)                   0.000     3.965    STOP_debounced
    A8                                                                r  STOP_debounced (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_STOP/counter_rg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.609ns (34.025%)  route 3.120ns (65.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_STOP/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  debounce_STOP/counter_rg[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.729    debounce_STOP/counter_rg[3]_i_1__0_n_0
    SLICE_X1Y100         FDSE                                         r  debounce_STOP/counter_rg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_STOP/CLK
    SLICE_X1Y100         FDSE                                         r  debounce_STOP/counter_rg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_STOP/counter_rg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.609ns (34.025%)  route 3.120ns (65.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_STOP/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  debounce_STOP/counter_rg[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.729    debounce_STOP/counter_rg[3]_i_1__0_n_0
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_STOP/counter_rg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.609ns (34.025%)  route 3.120ns (65.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_STOP/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  debounce_STOP/counter_rg[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.729    debounce_STOP/counter_rg[3]_i_1__0_n_0
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_STOP/counter_rg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.729ns  (logic 1.609ns (34.025%)  route 3.120ns (65.975%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_STOP/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.124     4.200 r  debounce_STOP/counter_rg[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.729    debounce_STOP/counter_rg[3]_i_1__0_n_0
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_STOP/CLK
    SLICE_X1Y100         FDRE                                         r  debounce_STOP/counter_rg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_START/counter_rg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.602ns (33.953%)  route 3.117ns (66.047%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_START/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.117     4.193 r  debounce_START/counter_rg[3]_i_1/O
                         net (fo=4, routed)           0.526     4.719    debounce_START/counter_rg[3]_i_1_n_0
    SLICE_X1Y101         FDSE                                         r  debounce_START/counter_rg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_START/CLK
    SLICE_X1Y101         FDSE                                         r  debounce_START/counter_rg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_START/counter_rg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.602ns (33.953%)  route 3.117ns (66.047%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_START/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.117     4.193 r  debounce_START/counter_rg[3]_i_1/O
                         net (fo=4, routed)           0.526     4.719    debounce_START/counter_rg[3]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_START/counter_rg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.602ns (33.953%)  route 3.117ns (66.047%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_START/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.117     4.193 r  debounce_START/counter_rg[3]_i_1/O
                         net (fo=4, routed)           0.526     4.719    debounce_START/counter_rg[3]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_START/counter_rg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.719ns  (logic 1.602ns (33.953%)  route 3.117ns (66.047%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.591     4.076    debounce_START/rst_IBUF
    SLICE_X1Y100         LUT3 (Prop_lut3_I2_O)        0.117     4.193 r  debounce_START/counter_rg[3]_i_1/O
                         net (fo=4, routed)           0.526     4.719    debounce_START/counter_rg[3]_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_START/CLK
    SLICE_X1Y101         FDRE                                         r  debounce_START/counter_rg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_STOP/sig_debounced_rg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 1.485ns (35.312%)  route 2.721ns (64.688%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.721     4.206    debounce_STOP/rst_IBUF
    SLICE_X0Y100         FDRE                                         r  debounce_STOP/sig_debounced_rg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_STOP/CLK
    SLICE_X0Y100         FDRE                                         r  debounce_STOP/sig_debounced_rg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            debounce_START/sig_debounced_rg_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 1.485ns (35.806%)  route 2.663ns (64.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  rst_IBUF_inst/O
                         net (fo=52, routed)          2.663     4.148    debounce_START/rst_IBUF
    SLICE_X0Y101         FDRE                                         r  debounce_START/sig_debounced_rg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.590     5.012    debounce_START/CLK
    SLICE_X0Y101         FDRE                                         r  debounce_START/sig_debounced_rg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STOP
                            (input port)
  Destination:            debounce_STOP/isig_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.719ns  (logic 0.254ns (35.279%)  route 0.465ns (64.721%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  STOP (IN)
                         net (fo=0)                   0.000     0.000    STOP
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  STOP_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.719    debounce_STOP/STOP_IBUF
    SLICE_X2Y96          FDRE                                         r  debounce_STOP/isig_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.877     2.042    debounce_STOP/CLK
    SLICE_X2Y96          FDRE                                         r  debounce_STOP/isig_rg_reg/C

Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            rotation_1/display_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.290ns (38.241%)  route 0.469ns (61.759%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  mode_IBUF[0]_inst/O
                         net (fo=1, routed)           0.469     0.715    rotation_1/mode_IBUF[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.045     0.760 r  rotation_1/display_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.760    rotation_1/display_value[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.877     2.042    rotation_1/CLK
    SLICE_X1Y93          FDRE                                         r  rotation_1/display_value_reg[0]/C

Slack:                    inf
  Source:                 START
                            (input port)
  Destination:            debounce_START/isig_rg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.244ns (30.549%)  route 0.556ns (69.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  START (IN)
                         net (fo=0)                   0.000     0.000    START
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  START_IBUF_inst/O
                         net (fo=1, routed)           0.556     0.800    debounce_START/START_IBUF
    SLICE_X2Y99          FDRE                                         r  debounce_START/isig_rg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.878     2.043    debounce_START/CLK
    SLICE_X2Y99          FDRE                                         r  debounce_START/isig_rg_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/counter_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/counter_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/counter_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/counter_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/counter_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            display_driver_1/divider/slowClk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.253ns (30.985%)  route 0.563ns (69.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  rst_IBUF_inst/O
                         net (fo=52, routed)          0.563     0.816    display_driver_1/divider/rst_IBUF
    SLICE_X4Y93          FDCE                                         f  display_driver_1/divider/slowClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100Mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100Mhz_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.874     2.039    display_driver_1/divider/CLK
    SLICE_X4Y93          FDCE                                         r  display_driver_1/divider/slowClk_reg/C





