library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity Calculadora is

        port(
--              input ports
                A, B : in std_logic_vector(3 downto 0);
					 S: in std_logic;
--              output ports
                Result : out std_logic
        );

end Calculadora;

architecture sumador of Calculadora is
		  
		  signal Sum1, Sum2, Sum3, Sum4;
		  signal CSum1, CSum2, CSum3, CSum4;
		  signal Res1, Res2, Res3, Res4;
		  signal CRes1, CRes2, CRes3, CRes4;
		  
		  
		  

        begin 

        

end bit_a_bit