
SC2104-Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f40  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e94  080070d0  080070d0  000170d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007f64  08007f64  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007f64  08007f64  00017f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007f6c  08007f6c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007f6c  08007f6c  00017f6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007f70  08007f70  00017f70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007f74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000518  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006f4  200006f4  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e1ff  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ebe  00000000  00000000  0002e40b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d50  00000000  00000000  000302d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c88  00000000  00000000  00031020  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ead  00000000  00000000  00031ca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ea90  00000000  00000000  00053b55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc9b3  00000000  00000000  000625e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012ef98  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000494c  00000000  00000000  0012efe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080070b8 	.word	0x080070b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080070b8 	.word	0x080070b8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eac:	b590      	push	{r4, r7, lr}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint8_t sbuf[15] = "Hello World! \n\r";
 8000eb2:	4b38      	ldr	r3, [pc, #224]	; (8000f94 <main+0xe8>)
 8000eb4:	f107 0410 	add.w	r4, r7, #16
 8000eb8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000eba:	c407      	stmia	r4!, {r0, r1, r2}
 8000ebc:	8023      	strh	r3, [r4, #0]
 8000ebe:	3402      	adds	r4, #2
 8000ec0:	0c1b      	lsrs	r3, r3, #16
 8000ec2:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ec4:	f000 ff00 	bl	8001cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ec8:	f000 f876 	bl	8000fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ecc:	f000 f9a6 	bl	800121c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000ed0:	f000 f97a 	bl	80011c8 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000ed4:	f000 f8ce 	bl	8001074 <MX_TIM6_Init>
  MX_TIM8_Init();
 8000ed8:	f000 f902 	bl	80010e0 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8000edc:	f000 fc5a 	bl	8001794 <OLED_Init>
  OLED_ShowString(10,5, "SC2104");
 8000ee0:	4a2d      	ldr	r2, [pc, #180]	; (8000f98 <main+0xec>)
 8000ee2:	2105      	movs	r1, #5
 8000ee4:	200a      	movs	r0, #10
 8000ee6:	f000 fc23 	bl	8001730 <OLED_ShowString>
  OLED_Refresh_Gram();
 8000eea:	f000 faf7 	bl	80014dc <OLED_Refresh_Gram>

	  //HELLO WORLD
	  //HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), HAL_MAX_DELAY);

	  //Set TRIG to low for awhile
	  HAL_GPIO_WritePin(TRIG_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000eee:	2200      	movs	r2, #0
 8000ef0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ef4:	4829      	ldr	r0, [pc, #164]	; (8000f9c <main+0xf0>)
 8000ef6:	f001 fa43 	bl	8002380 <HAL_GPIO_WritePin>
	  HAL_Delay(50);
 8000efa:	2032      	movs	r0, #50	; 0x32
 8000efc:	f000 ff56 	bl	8001dac <HAL_Delay>

	  //Output 1us of Trig
	  HAL_GPIO_WritePin(TRIG_Port, TRIG_Pin, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f06:	4825      	ldr	r0, [pc, #148]	; (8000f9c <main+0xf0>)
 8000f08:	f001 fa3a 	bl	8002380 <HAL_GPIO_WritePin>
	  delay_us(10);
 8000f0c:	200a      	movs	r0, #10
 8000f0e:	f000 fa13 	bl	8001338 <delay_us>
	  HAL_GPIO_WritePin(TRIG_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f18:	4820      	ldr	r0, [pc, #128]	; (8000f9c <main+0xf0>)
 8000f1a:	f001 fa31 	bl	8002380 <HAL_GPIO_WritePin>
	  HAL_Delay(50);
 8000f1e:	2032      	movs	r0, #50	; 0x32
 8000f20:	f000 ff44 	bl	8001dac <HAL_Delay>

	  //wait for rising edge
	  HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);
 8000f24:	2104      	movs	r1, #4
 8000f26:	481e      	ldr	r0, [pc, #120]	; (8000fa0 <main+0xf4>)
 8000f28:	f001 ffd6 	bl	8002ed8 <HAL_TIM_IC_Start_IT>
	  HAL_TIM_IC_CaptureCallback(&htim8);
 8000f2c:	481c      	ldr	r0, [pc, #112]	; (8000fa0 <main+0xf4>)
 8000f2e:	f000 fa1d 	bl	800136c <HAL_TIM_IC_CaptureCallback>

	  //measure
	  sprintf(buf, "Echo = %5d us ", echo);
 8000f32:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <main+0xf8>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fb06 	bl	8000548 <__aeabi_f2d>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	460b      	mov	r3, r1
 8000f40:	4638      	mov	r0, r7
 8000f42:	4919      	ldr	r1, [pc, #100]	; (8000fa8 <main+0xfc>)
 8000f44:	f003 fe40 	bl	8004bc8 <siprintf>
	  OLED_ShowString(10,40, &buf[0]);
 8000f48:	463b      	mov	r3, r7
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	2128      	movs	r1, #40	; 0x28
 8000f4e:	200a      	movs	r0, #10
 8000f50:	f000 fbee 	bl	8001730 <OLED_ShowString>
	  OLED_Refresh_Gram();
 8000f54:	f000 fac2 	bl	80014dc <OLED_Refresh_Gram>

	  distance = echo * (343 /2);
 8000f58:	4b12      	ldr	r3, [pc, #72]	; (8000fa4 <main+0xf8>)
 8000f5a:	edd3 7a00 	vldr	s15, [r3]
 8000f5e:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000fac <main+0x100>
 8000f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f66:	4b12      	ldr	r3, [pc, #72]	; (8000fb0 <main+0x104>)
 8000f68:	edc3 7a00 	vstr	s15, [r3]

	  sprintf(buf, "Dist = %5.1f cm ", distance);
 8000f6c:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <main+0x104>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff fae9 	bl	8000548 <__aeabi_f2d>
 8000f76:	4602      	mov	r2, r0
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4638      	mov	r0, r7
 8000f7c:	490d      	ldr	r1, [pc, #52]	; (8000fb4 <main+0x108>)
 8000f7e:	f003 fe23 	bl	8004bc8 <siprintf>
	  OLED_ShowString(10,50, &buf[0]);
 8000f82:	463b      	mov	r3, r7
 8000f84:	461a      	mov	r2, r3
 8000f86:	2132      	movs	r1, #50	; 0x32
 8000f88:	200a      	movs	r0, #10
 8000f8a:	f000 fbd1 	bl	8001730 <OLED_ShowString>
	  OLED_Refresh_Gram();
 8000f8e:	f000 faa5 	bl	80014dc <OLED_Refresh_Gram>
  {
 8000f92:	e7ac      	b.n	8000eee <main+0x42>
 8000f94:	080070fc 	.word	0x080070fc
 8000f98:	080070d0 	.word	0x080070d0
 8000f9c:	40020400 	.word	0x40020400
 8000fa0:	20000240 	.word	0x20000240
 8000fa4:	200002cc 	.word	0x200002cc
 8000fa8:	080070d8 	.word	0x080070d8
 8000fac:	432b0000 	.word	0x432b0000
 8000fb0:	200002d8 	.word	0x200002d8
 8000fb4:	080070e8 	.word	0x080070e8

08000fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b094      	sub	sp, #80	; 0x50
 8000fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fbe:	f107 0320 	add.w	r3, r7, #32
 8000fc2:	2230      	movs	r2, #48	; 0x30
 8000fc4:	2100      	movs	r1, #0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 f98c 	bl	80042e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fcc:	f107 030c 	add.w	r3, r7, #12
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60bb      	str	r3, [r7, #8]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <SystemClock_Config+0xb4>)
 8000fe2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe4:	4a21      	ldr	r2, [pc, #132]	; (800106c <SystemClock_Config+0xb4>)
 8000fe6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fea:	6413      	str	r3, [r2, #64]	; 0x40
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <SystemClock_Config+0xb4>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	60bb      	str	r3, [r7, #8]
 8000ff6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	607b      	str	r3, [r7, #4]
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <SystemClock_Config+0xb8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a1b      	ldr	r2, [pc, #108]	; (8001070 <SystemClock_Config+0xb8>)
 8001002:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b19      	ldr	r3, [pc, #100]	; (8001070 <SystemClock_Config+0xb8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001010:	607b      	str	r3, [r7, #4]
 8001012:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001014:	2302      	movs	r3, #2
 8001016:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001018:	2301      	movs	r3, #1
 800101a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800101c:	2310      	movs	r3, #16
 800101e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001020:	2300      	movs	r3, #0
 8001022:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001024:	f107 0320 	add.w	r3, r7, #32
 8001028:	4618      	mov	r0, r3
 800102a:	f001 f9eb 	bl	8002404 <HAL_RCC_OscConfig>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001034:	f000 f9fe 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001038:	230f      	movs	r3, #15
 800103a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800103c:	2300      	movs	r3, #0
 800103e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001040:	2300      	movs	r3, #0
 8001042:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001048:	2300      	movs	r3, #0
 800104a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800104c:	f107 030c 	add.w	r3, r7, #12
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f001 fc4e 	bl	80028f4 <HAL_RCC_ClockConfig>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800105e:	f000 f9e9 	bl	8001434 <Error_Handler>
  }
}
 8001062:	bf00      	nop
 8001064:	3750      	adds	r7, #80	; 0x50
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800
 8001070:	40007000 	.word	0x40007000

08001074 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800107a:	463b      	mov	r3, r7
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <MX_TIM6_Init+0x64>)
 8001084:	4a15      	ldr	r2, [pc, #84]	; (80010dc <MX_TIM6_Init+0x68>)
 8001086:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001088:	4b13      	ldr	r3, [pc, #76]	; (80010d8 <MX_TIM6_Init+0x64>)
 800108a:	2200      	movs	r2, #0
 800108c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800108e:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <MX_TIM6_Init+0x64>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001094:	4b10      	ldr	r3, [pc, #64]	; (80010d8 <MX_TIM6_Init+0x64>)
 8001096:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800109a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800109c:	4b0e      	ldr	r3, [pc, #56]	; (80010d8 <MX_TIM6_Init+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80010a2:	480d      	ldr	r0, [pc, #52]	; (80010d8 <MX_TIM6_Init+0x64>)
 80010a4:	f001 fe06 	bl	8002cb4 <HAL_TIM_Base_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80010ae:	f000 f9c1 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010b2:	2300      	movs	r3, #0
 80010b4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80010ba:	463b      	mov	r3, r7
 80010bc:	4619      	mov	r1, r3
 80010be:	4806      	ldr	r0, [pc, #24]	; (80010d8 <MX_TIM6_Init+0x64>)
 80010c0:	f002 fd94 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80010ca:	f000 f9b3 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	200001f8 	.word	0x200001f8
 80010dc:	40001000 	.word	0x40001000

080010e0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	; 0x28
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010e6:	f107 0318 	add.w	r3, r7, #24
 80010ea:	2200      	movs	r2, #0
 80010ec:	601a      	str	r2, [r3, #0]
 80010ee:	605a      	str	r2, [r3, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 80010f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80010fe:	463b      	mov	r3, r7
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800110a:	4b2d      	ldr	r3, [pc, #180]	; (80011c0 <MX_TIM8_Init+0xe0>)
 800110c:	4a2d      	ldr	r2, [pc, #180]	; (80011c4 <MX_TIM8_Init+0xe4>)
 800110e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001110:	4b2b      	ldr	r3, [pc, #172]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001112:	2200      	movs	r2, #0
 8001114:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001116:	4b2a      	ldr	r3, [pc, #168]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001118:	2200      	movs	r2, #0
 800111a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800111c:	4b28      	ldr	r3, [pc, #160]	; (80011c0 <MX_TIM8_Init+0xe0>)
 800111e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001122:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001124:	4b26      	ldr	r3, [pc, #152]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001126:	2200      	movs	r2, #0
 8001128:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800112a:	4b25      	ldr	r3, [pc, #148]	; (80011c0 <MX_TIM8_Init+0xe0>)
 800112c:	2200      	movs	r2, #0
 800112e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001130:	4b23      	ldr	r3, [pc, #140]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001132:	2200      	movs	r2, #0
 8001134:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001136:	4822      	ldr	r0, [pc, #136]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001138:	f001 fdbc 	bl	8002cb4 <HAL_TIM_Base_Init>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8001142:	f000 f977 	bl	8001434 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001146:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800114a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800114c:	f107 0318 	add.w	r3, r7, #24
 8001150:	4619      	mov	r1, r3
 8001152:	481b      	ldr	r0, [pc, #108]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001154:	f002 f98c 	bl	8003470 <HAL_TIM_ConfigClockSource>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800115e:	f000 f969 	bl	8001434 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8001162:	4817      	ldr	r0, [pc, #92]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001164:	f001 fe5e 	bl	8002e24 <HAL_TIM_IC_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 800116e:	f000 f961 	bl	8001434 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001172:	2300      	movs	r3, #0
 8001174:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001176:	2300      	movs	r3, #0
 8001178:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800117a:	f107 0310 	add.w	r3, r7, #16
 800117e:	4619      	mov	r1, r3
 8001180:	480f      	ldr	r0, [pc, #60]	; (80011c0 <MX_TIM8_Init+0xe0>)
 8001182:	f002 fd33 	bl	8003bec <HAL_TIMEx_MasterConfigSynchronization>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 800118c:	f000 f952 	bl	8001434 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001190:	230a      	movs	r3, #10
 8001192:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001194:	2301      	movs	r3, #1
 8001196:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	2204      	movs	r2, #4
 80011a4:	4619      	mov	r1, r3
 80011a6:	4806      	ldr	r0, [pc, #24]	; (80011c0 <MX_TIM8_Init+0xe0>)
 80011a8:	f002 f8c6 	bl	8003338 <HAL_TIM_IC_ConfigChannel>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 80011b2:	f000 f93f 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	3728      	adds	r7, #40	; 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000240 	.word	0x20000240
 80011c4:	40010400 	.word	0x40010400

080011c8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011cc:	4b11      	ldr	r3, [pc, #68]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011ce:	4a12      	ldr	r2, [pc, #72]	; (8001218 <MX_USART3_UART_Init+0x50>)
 80011d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80011d2:	4b10      	ldr	r3, [pc, #64]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80011da:	4b0e      	ldr	r3, [pc, #56]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80011e6:	4b0b      	ldr	r3, [pc, #44]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80011ec:	4b09      	ldr	r3, [pc, #36]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011fe:	4805      	ldr	r0, [pc, #20]	; (8001214 <MX_USART3_UART_Init+0x4c>)
 8001200:	f002 fd84 	bl	8003d0c <HAL_UART_Init>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800120a:	f000 f913 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20000288 	.word	0x20000288
 8001218:	40004800 	.word	0x40004800

0800121c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b08a      	sub	sp, #40	; 0x28
 8001220:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001222:	f107 0314 	add.w	r3, r7, #20
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	605a      	str	r2, [r3, #4]
 800122c:	609a      	str	r2, [r3, #8]
 800122e:	60da      	str	r2, [r3, #12]
 8001230:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001232:	2300      	movs	r3, #0
 8001234:	613b      	str	r3, [r7, #16]
 8001236:	4b3c      	ldr	r3, [pc, #240]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4a3b      	ldr	r2, [pc, #236]	; (8001328 <MX_GPIO_Init+0x10c>)
 800123c:	f043 0302 	orr.w	r3, r3, #2
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b39      	ldr	r3, [pc, #228]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	613b      	str	r3, [r7, #16]
 800124c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800124e:	2300      	movs	r3, #0
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	4b35      	ldr	r3, [pc, #212]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001256:	4a34      	ldr	r2, [pc, #208]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001258:	f043 0308 	orr.w	r3, r3, #8
 800125c:	6313      	str	r3, [r2, #48]	; 0x30
 800125e:	4b32      	ldr	r3, [pc, #200]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001262:	f003 0308 	and.w	r3, r3, #8
 8001266:	60fb      	str	r3, [r7, #12]
 8001268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	4b2e      	ldr	r3, [pc, #184]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001272:	4a2d      	ldr	r2, [pc, #180]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001274:	f043 0304 	orr.w	r3, r3, #4
 8001278:	6313      	str	r3, [r2, #48]	; 0x30
 800127a:	4b2b      	ldr	r3, [pc, #172]	; (8001328 <MX_GPIO_Init+0x10c>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127e:	f003 0304 	and.w	r3, r3, #4
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001286:	2300      	movs	r3, #0
 8001288:	607b      	str	r3, [r7, #4]
 800128a:	4b27      	ldr	r3, [pc, #156]	; (8001328 <MX_GPIO_Init+0x10c>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	4a26      	ldr	r2, [pc, #152]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6313      	str	r3, [r2, #48]	; 0x30
 8001296:	4b24      	ldr	r3, [pc, #144]	; (8001328 <MX_GPIO_Init+0x10c>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	607b      	str	r3, [r7, #4]
 80012a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(US_Trig_GPIO_Port, US_Trig_Pin, GPIO_PIN_RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012a8:	4820      	ldr	r0, [pc, #128]	; (800132c <MX_GPIO_Init+0x110>)
 80012aa:	f001 f869 	bl	8002380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin, GPIO_PIN_RESET);
 80012ae:	2200      	movs	r2, #0
 80012b0:	f44f 41f0 	mov.w	r1, #30720	; 0x7800
 80012b4:	481e      	ldr	r0, [pc, #120]	; (8001330 <MX_GPIO_Init+0x114>)
 80012b6:	f001 f863 	bl	8002380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED_Pin, GPIO_PIN_RESET);
 80012ba:	2200      	movs	r2, #0
 80012bc:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 80012c0:	481c      	ldr	r0, [pc, #112]	; (8001334 <MX_GPIO_Init+0x118>)
 80012c2:	f001 f85d 	bl	8002380 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : US_Trig_Pin */
  GPIO_InitStruct.Pin = US_Trig_Pin;
 80012c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012cc:	2301      	movs	r3, #1
 80012ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d4:	2300      	movs	r3, #0
 80012d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(US_Trig_GPIO_Port, &GPIO_InitStruct);
 80012d8:	f107 0314 	add.w	r3, r7, #20
 80012dc:	4619      	mov	r1, r3
 80012de:	4813      	ldr	r0, [pc, #76]	; (800132c <MX_GPIO_Init+0x110>)
 80012e0:	f000 fe9a 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin RESET__Pin SDIN_Pin SCLK_Pin */
  GPIO_InitStruct.Pin = DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin;
 80012e4:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 80012e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ea:	2301      	movs	r3, #1
 80012ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f2:	2300      	movs	r3, #0
 80012f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f6:	f107 0314 	add.w	r3, r7, #20
 80012fa:	4619      	mov	r1, r3
 80012fc:	480c      	ldr	r0, [pc, #48]	; (8001330 <MX_GPIO_Init+0x114>)
 80012fe:	f000 fe8b 	bl	8002018 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin LED_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LED_Pin;
 8001302:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8001306:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001308:	2301      	movs	r3, #1
 800130a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001310:	2300      	movs	r3, #0
 8001312:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	4619      	mov	r1, r3
 800131a:	4806      	ldr	r0, [pc, #24]	; (8001334 <MX_GPIO_Init+0x118>)
 800131c:	f000 fe7c 	bl	8002018 <HAL_GPIO_Init>

}
 8001320:	bf00      	nop
 8001322:	3728      	adds	r7, #40	; 0x28
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40023800 	.word	0x40023800
 800132c:	40020400 	.word	0x40020400
 8001330:	40020c00 	.word	0x40020c00
 8001334:	40020000 	.word	0x40020000

08001338 <delay_us>:

/* USER CODE BEGIN 4 */
void delay_us(uint16_t us){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	80fb      	strh	r3, [r7, #6]
	TIM6->EGR =1;	//reinit time
	TIM6->SR &= ~1;	//reset flag
	TIM6->CR1 |= 1; //counter
	while((TIM6->SR&0x0001) != 1);
	TIM6->SR &= ~(0x0001);*/
	HAL_TIM_Base_Start(&htim6);
 8001342:	4809      	ldr	r0, [pc, #36]	; (8001368 <delay_us+0x30>)
 8001344:	f001 fd06 	bl	8002d54 <HAL_TIM_Base_Start>
	__HAL_TIM_SET_COUNTER(&htim6, 0);
 8001348:	4b07      	ldr	r3, [pc, #28]	; (8001368 <delay_us+0x30>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2200      	movs	r2, #0
 800134e:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim6) < us);
 8001350:	bf00      	nop
 8001352:	4b05      	ldr	r3, [pc, #20]	; (8001368 <delay_us+0x30>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001358:	88fb      	ldrh	r3, [r7, #6]
 800135a:	429a      	cmp	r2, r3
 800135c:	d3f9      	bcc.n	8001352 <delay_us+0x1a>
}
 800135e:	bf00      	nop
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	200001f8 	.word	0x200001f8

0800136c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]

	if(htim==&htim8){
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	4a29      	ldr	r2, [pc, #164]	; (800141c <HAL_TIM_IC_CaptureCallback+0xb0>)
 8001378:	4293      	cmp	r3, r2
 800137a:	d14a      	bne.n	8001412 <HAL_TIM_IC_CaptureCallback+0xa6>
		if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_SET){
 800137c:	2180      	movs	r1, #128	; 0x80
 800137e:	4828      	ldr	r0, [pc, #160]	; (8001420 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001380:	f000 ffe6 	bl	8002350 <HAL_GPIO_ReadPin>
 8001384:	4603      	mov	r3, r0
 8001386:	2b01      	cmp	r3, #1
 8001388:	d10b      	bne.n	80013a2 <HAL_TIM_IC_CaptureCallback+0x36>
			tc1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800138a:	2104      	movs	r1, #4
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f002 f937 	bl	8003600 <HAL_TIM_ReadCapturedValue>
 8001392:	ee07 0a90 	vmov	s15, r0
 8001396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800139a:	4b22      	ldr	r3, [pc, #136]	; (8001424 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800139c:	edc3 7a00 	vstr	s15, [r3]
				echo = (65536-tc1)+tc2;
			}
		}

	}
}
 80013a0:	e037      	b.n	8001412 <HAL_TIM_IC_CaptureCallback+0xa6>
		} else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_7) == GPIO_PIN_RESET){
 80013a2:	2180      	movs	r1, #128	; 0x80
 80013a4:	481e      	ldr	r0, [pc, #120]	; (8001420 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80013a6:	f000 ffd3 	bl	8002350 <HAL_GPIO_ReadPin>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d130      	bne.n	8001412 <HAL_TIM_IC_CaptureCallback+0xa6>
			tc2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80013b0:	2104      	movs	r1, #4
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f002 f924 	bl	8003600 <HAL_TIM_ReadCapturedValue>
 80013b8:	ee07 0a90 	vmov	s15, r0
 80013bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80013c2:	edc3 7a00 	vstr	s15, [r3]
			if (tc2 > tc1){
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80013c8:	ed93 7a00 	vldr	s14, [r3]
 80013cc:	4b15      	ldr	r3, [pc, #84]	; (8001424 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80013ce:	edd3 7a00 	vldr	s15, [r3]
 80013d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	dd0b      	ble.n	80013f4 <HAL_TIM_IC_CaptureCallback+0x88>
				echo = tc2-tc1;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80013de:	ed93 7a00 	vldr	s14, [r3]
 80013e2:	4b10      	ldr	r3, [pc, #64]	; (8001424 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80013e4:	edd3 7a00 	vldr	s15, [r3]
 80013e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ec:	4b0f      	ldr	r3, [pc, #60]	; (800142c <HAL_TIM_IC_CaptureCallback+0xc0>)
 80013ee:	edc3 7a00 	vstr	s15, [r3]
}
 80013f2:	e00e      	b.n	8001412 <HAL_TIM_IC_CaptureCallback+0xa6>
				echo = (65536-tc1)+tc2;
 80013f4:	4b0b      	ldr	r3, [pc, #44]	; (8001424 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001430 <HAL_TIM_IC_CaptureCallback+0xc4>
 80013fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001404:	edd3 7a00 	vldr	s15, [r3]
 8001408:	ee77 7a27 	vadd.f32	s15, s14, s15
 800140c:	4b07      	ldr	r3, [pc, #28]	; (800142c <HAL_TIM_IC_CaptureCallback+0xc0>)
 800140e:	edc3 7a00 	vstr	s15, [r3]
}
 8001412:	bf00      	nop
 8001414:	3708      	adds	r7, #8
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000240 	.word	0x20000240
 8001420:	40020800 	.word	0x40020800
 8001424:	200002d0 	.word	0x200002d0
 8001428:	200002d4 	.word	0x200002d4
 800142c:	200002cc 	.word	0x200002cc
 8001430:	47800000 	.word	0x47800000

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800143c:	e7fe      	b.n	800143c <Error_Handler+0x8>
	...

08001440 <OLED_WR_Byte>:
Output  : none

**************************************************************************/  

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	460a      	mov	r2, r1
 800144a:	71fb      	strb	r3, [r7, #7]
 800144c:	4613      	mov	r3, r2
 800144e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1) 		// Data write
 8001450:	79bb      	ldrb	r3, [r7, #6]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d106      	bne.n	8001464 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();		// Set the D/C# line
 8001456:	2201      	movs	r2, #1
 8001458:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800145c:	481e      	ldr	r0, [pc, #120]	; (80014d8 <OLED_WR_Byte+0x98>)
 800145e:	f000 ff8f 	bl	8002380 <HAL_GPIO_WritePin>
 8001462:	e005      	b.n	8001470 <OLED_WR_Byte+0x30>
	else  					// Command write
	  OLED_RS_Clr();        // Clear the D/C# line
 8001464:	2200      	movs	r2, #0
 8001466:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800146a:	481b      	ldr	r0, [pc, #108]	; (80014d8 <OLED_WR_Byte+0x98>)
 800146c:	f000 ff88 	bl	8002380 <HAL_GPIO_WritePin>



	for(i=0;i<8;i++)
 8001470:	2300      	movs	r3, #0
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e022      	b.n	80014bc <OLED_WR_Byte+0x7c>
	{ // Complete the code below
		OLED_SCLK_Clr();
 8001476:	2200      	movs	r2, #0
 8001478:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800147c:	4816      	ldr	r0, [pc, #88]	; (80014d8 <OLED_WR_Byte+0x98>)
 800147e:	f000 ff7f 	bl	8002380 <HAL_GPIO_WritePin>
		(dat & 0x80)? OLED_SDIN_Set() : OLED_SDIN_Clr();
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	2b00      	cmp	r3, #0
 8001488:	da06      	bge.n	8001498 <OLED_WR_Byte+0x58>
 800148a:	2201      	movs	r2, #1
 800148c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001490:	4811      	ldr	r0, [pc, #68]	; (80014d8 <OLED_WR_Byte+0x98>)
 8001492:	f000 ff75 	bl	8002380 <HAL_GPIO_WritePin>
 8001496:	e005      	b.n	80014a4 <OLED_WR_Byte+0x64>
 8001498:	2200      	movs	r2, #0
 800149a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149e:	480e      	ldr	r0, [pc, #56]	; (80014d8 <OLED_WR_Byte+0x98>)
 80014a0:	f000 ff6e 	bl	8002380 <HAL_GPIO_WritePin>
		dat<<=1;
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	005b      	lsls	r3, r3, #1
 80014a8:	71fb      	strb	r3, [r7, #7]
		OLED_SCLK_Set();
 80014aa:	2201      	movs	r2, #1
 80014ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014b0:	4809      	ldr	r0, [pc, #36]	; (80014d8 <OLED_WR_Byte+0x98>)
 80014b2:	f000 ff65 	bl	8002380 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	3301      	adds	r3, #1
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	2b07      	cmp	r3, #7
 80014c0:	d9d9      	bls.n	8001476 <OLED_WR_Byte+0x36>
	}


	OLED_RS_Set();   	  // Keep the D/C# line high upon exit
 80014c2:	2201      	movs	r2, #1
 80014c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014c8:	4803      	ldr	r0, [pc, #12]	; (80014d8 <OLED_WR_Byte+0x98>)
 80014ca:	f000 ff59 	bl	8002380 <HAL_GPIO_WritePin>
} 
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	40020c00 	.word	0x40020c00

080014dc <OLED_Refresh_Gram>:

//**************************************************************************
// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	71fb      	strb	r3, [r7, #7]
 80014e6:	e026      	b.n	8001536 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	3b50      	subs	r3, #80	; 0x50
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ffa5 	bl	8001440 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 80014f6:	2100      	movs	r1, #0
 80014f8:	2000      	movs	r0, #0
 80014fa:	f7ff ffa1 	bl	8001440 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 80014fe:	2100      	movs	r1, #0
 8001500:	2010      	movs	r0, #16
 8001502:	f7ff ff9d 	bl	8001440 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8001506:	2300      	movs	r3, #0
 8001508:	71bb      	strb	r3, [r7, #6]
 800150a:	e00d      	b.n	8001528 <OLED_Refresh_Gram+0x4c>
 800150c:	79ba      	ldrb	r2, [r7, #6]
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	490d      	ldr	r1, [pc, #52]	; (8001548 <OLED_Refresh_Gram+0x6c>)
 8001512:	00d2      	lsls	r2, r2, #3
 8001514:	440a      	add	r2, r1
 8001516:	4413      	add	r3, r2
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	2101      	movs	r1, #1
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff ff8f 	bl	8001440 <OLED_WR_Byte>
 8001522:	79bb      	ldrb	r3, [r7, #6]
 8001524:	3301      	adds	r3, #1
 8001526:	71bb      	strb	r3, [r7, #6]
 8001528:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800152c:	2b00      	cmp	r3, #0
 800152e:	daed      	bge.n	800150c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	3301      	adds	r3, #1
 8001534:	71fb      	strb	r3, [r7, #7]
 8001536:	79fb      	ldrb	r3, [r7, #7]
 8001538:	2b07      	cmp	r3, #7
 800153a:	d9d5      	bls.n	80014e8 <OLED_Refresh_Gram+0xc>
	}
}
 800153c:	bf00      	nop
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200002dc 	.word	0x200002dc

0800154c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8001552:	2300      	movs	r3, #0
 8001554:	71fb      	strb	r3, [r7, #7]
 8001556:	e014      	b.n	8001582 <OLED_Clear+0x36>
 8001558:	2300      	movs	r3, #0
 800155a:	71bb      	strb	r3, [r7, #6]
 800155c:	e00a      	b.n	8001574 <OLED_Clear+0x28>
 800155e:	79ba      	ldrb	r2, [r7, #6]
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	490c      	ldr	r1, [pc, #48]	; (8001594 <OLED_Clear+0x48>)
 8001564:	00d2      	lsls	r2, r2, #3
 8001566:	440a      	add	r2, r1
 8001568:	4413      	add	r3, r2
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
 800156e:	79bb      	ldrb	r3, [r7, #6]
 8001570:	3301      	adds	r3, #1
 8001572:	71bb      	strb	r3, [r7, #6]
 8001574:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001578:	2b00      	cmp	r3, #0
 800157a:	daf0      	bge.n	800155e <OLED_Clear+0x12>
 800157c:	79fb      	ldrb	r3, [r7, #7]
 800157e:	3301      	adds	r3, #1
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b07      	cmp	r3, #7
 8001586:	d9e7      	bls.n	8001558 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001588:	f7ff ffa8 	bl	80014dc <OLED_Refresh_Gram>
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	200002dc 	.word	0x200002dc

08001598 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	4603      	mov	r3, r0
 80015a0:	71fb      	strb	r3, [r7, #7]
 80015a2:	460b      	mov	r3, r1
 80015a4:	71bb      	strb	r3, [r7, #6]
 80015a6:	4613      	mov	r3, r2
 80015a8:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	db41      	blt.n	800163a <OLED_DrawPoint+0xa2>
 80015b6:	79bb      	ldrb	r3, [r7, #6]
 80015b8:	2b3f      	cmp	r3, #63	; 0x3f
 80015ba:	d83e      	bhi.n	800163a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80015bc:	79bb      	ldrb	r3, [r7, #6]
 80015be:	08db      	lsrs	r3, r3, #3
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	f1c3 0307 	rsb	r3, r3, #7
 80015c6:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80015c8:	79bb      	ldrb	r3, [r7, #6]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80015d0:	7b7b      	ldrb	r3, [r7, #13]
 80015d2:	f1c3 0307 	rsb	r3, r3, #7
 80015d6:	2201      	movs	r2, #1
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80015de:	797b      	ldrb	r3, [r7, #5]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d012      	beq.n	800160a <OLED_DrawPoint+0x72>
 80015e4:	79fa      	ldrb	r2, [r7, #7]
 80015e6:	7bbb      	ldrb	r3, [r7, #14]
 80015e8:	4917      	ldr	r1, [pc, #92]	; (8001648 <OLED_DrawPoint+0xb0>)
 80015ea:	00d2      	lsls	r2, r2, #3
 80015ec:	440a      	add	r2, r1
 80015ee:	4413      	add	r3, r2
 80015f0:	7818      	ldrb	r0, [r3, #0]
 80015f2:	79fa      	ldrb	r2, [r7, #7]
 80015f4:	7bbb      	ldrb	r3, [r7, #14]
 80015f6:	7bf9      	ldrb	r1, [r7, #15]
 80015f8:	4301      	orrs	r1, r0
 80015fa:	b2c8      	uxtb	r0, r1
 80015fc:	4912      	ldr	r1, [pc, #72]	; (8001648 <OLED_DrawPoint+0xb0>)
 80015fe:	00d2      	lsls	r2, r2, #3
 8001600:	440a      	add	r2, r1
 8001602:	4413      	add	r3, r2
 8001604:	4602      	mov	r2, r0
 8001606:	701a      	strb	r2, [r3, #0]
 8001608:	e018      	b.n	800163c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800160a:	79fa      	ldrb	r2, [r7, #7]
 800160c:	7bbb      	ldrb	r3, [r7, #14]
 800160e:	490e      	ldr	r1, [pc, #56]	; (8001648 <OLED_DrawPoint+0xb0>)
 8001610:	00d2      	lsls	r2, r2, #3
 8001612:	440a      	add	r2, r1
 8001614:	4413      	add	r3, r2
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	b25a      	sxtb	r2, r3
 800161a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800161e:	43db      	mvns	r3, r3
 8001620:	b25b      	sxtb	r3, r3
 8001622:	4013      	ands	r3, r2
 8001624:	b259      	sxtb	r1, r3
 8001626:	79fa      	ldrb	r2, [r7, #7]
 8001628:	7bbb      	ldrb	r3, [r7, #14]
 800162a:	b2c8      	uxtb	r0, r1
 800162c:	4906      	ldr	r1, [pc, #24]	; (8001648 <OLED_DrawPoint+0xb0>)
 800162e:	00d2      	lsls	r2, r2, #3
 8001630:	440a      	add	r2, r1
 8001632:	4413      	add	r3, r2
 8001634:	4602      	mov	r2, r0
 8001636:	701a      	strb	r2, [r3, #0]
 8001638:	e000      	b.n	800163c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800163a:	bf00      	nop
}
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	200002dc 	.word	0x200002dc

0800164c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800164c:	b590      	push	{r4, r7, lr}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	4604      	mov	r4, r0
 8001654:	4608      	mov	r0, r1
 8001656:	4611      	mov	r1, r2
 8001658:	461a      	mov	r2, r3
 800165a:	4623      	mov	r3, r4
 800165c:	71fb      	strb	r3, [r7, #7]
 800165e:	4603      	mov	r3, r0
 8001660:	71bb      	strb	r3, [r7, #6]
 8001662:	460b      	mov	r3, r1
 8001664:	717b      	strb	r3, [r7, #5]
 8001666:	4613      	mov	r3, r2
 8001668:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800166e:	797b      	ldrb	r3, [r7, #5]
 8001670:	3b20      	subs	r3, #32
 8001672:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8001674:	2300      	movs	r3, #0
 8001676:	73bb      	strb	r3, [r7, #14]
 8001678:	e04d      	b.n	8001716 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800167a:	793b      	ldrb	r3, [r7, #4]
 800167c:	2b0c      	cmp	r3, #12
 800167e:	d10b      	bne.n	8001698 <OLED_ShowChar+0x4c>
 8001680:	797a      	ldrb	r2, [r7, #5]
 8001682:	7bb9      	ldrb	r1, [r7, #14]
 8001684:	4828      	ldr	r0, [pc, #160]	; (8001728 <OLED_ShowChar+0xdc>)
 8001686:	4613      	mov	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	4413      	add	r3, r2
 800168c:	009b      	lsls	r3, r3, #2
 800168e:	4403      	add	r3, r0
 8001690:	440b      	add	r3, r1
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	73fb      	strb	r3, [r7, #15]
 8001696:	e007      	b.n	80016a8 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8001698:	797a      	ldrb	r2, [r7, #5]
 800169a:	7bbb      	ldrb	r3, [r7, #14]
 800169c:	4923      	ldr	r1, [pc, #140]	; (800172c <OLED_ShowChar+0xe0>)
 800169e:	0112      	lsls	r2, r2, #4
 80016a0:	440a      	add	r2, r1
 80016a2:	4413      	add	r3, r2
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80016a8:	2300      	movs	r3, #0
 80016aa:	737b      	strb	r3, [r7, #13]
 80016ac:	e02d      	b.n	800170a <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80016ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	da07      	bge.n	80016c6 <OLED_ShowChar+0x7a>
 80016b6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80016ba:	79b9      	ldrb	r1, [r7, #6]
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	4618      	mov	r0, r3
 80016c0:	f7ff ff6a 	bl	8001598 <OLED_DrawPoint>
 80016c4:	e00c      	b.n	80016e0 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80016c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	bf0c      	ite	eq
 80016ce:	2301      	moveq	r3, #1
 80016d0:	2300      	movne	r3, #0
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	461a      	mov	r2, r3
 80016d6:	79b9      	ldrb	r1, [r7, #6]
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ff5c 	bl	8001598 <OLED_DrawPoint>
			temp<<=1;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	73fb      	strb	r3, [r7, #15]
			y++;
 80016e6:	79bb      	ldrb	r3, [r7, #6]
 80016e8:	3301      	adds	r3, #1
 80016ea:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80016ec:	79ba      	ldrb	r2, [r7, #6]
 80016ee:	7b3b      	ldrb	r3, [r7, #12]
 80016f0:	1ad2      	subs	r2, r2, r3
 80016f2:	793b      	ldrb	r3, [r7, #4]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d105      	bne.n	8001704 <OLED_ShowChar+0xb8>
			{
				y=y0;
 80016f8:	7b3b      	ldrb	r3, [r7, #12]
 80016fa:	71bb      	strb	r3, [r7, #6]
				x++;
 80016fc:	79fb      	ldrb	r3, [r7, #7]
 80016fe:	3301      	adds	r3, #1
 8001700:	71fb      	strb	r3, [r7, #7]
				break;
 8001702:	e005      	b.n	8001710 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8001704:	7b7b      	ldrb	r3, [r7, #13]
 8001706:	3301      	adds	r3, #1
 8001708:	737b      	strb	r3, [r7, #13]
 800170a:	7b7b      	ldrb	r3, [r7, #13]
 800170c:	2b07      	cmp	r3, #7
 800170e:	d9ce      	bls.n	80016ae <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8001710:	7bbb      	ldrb	r3, [r7, #14]
 8001712:	3301      	adds	r3, #1
 8001714:	73bb      	strb	r3, [r7, #14]
 8001716:	7bba      	ldrb	r2, [r7, #14]
 8001718:	793b      	ldrb	r3, [r7, #4]
 800171a:	429a      	cmp	r2, r3
 800171c:	d3ad      	bcc.n	800167a <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800171e:	bf00      	nop
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	bd90      	pop	{r4, r7, pc}
 8001728:	0800710c 	.word	0x0800710c
 800172c:	08007580 	.word	0x08007580

08001730 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af02      	add	r7, sp, #8
 8001736:	4603      	mov	r3, r0
 8001738:	603a      	str	r2, [r7, #0]
 800173a:	71fb      	strb	r3, [r7, #7]
 800173c:	460b      	mov	r3, r1
 800173e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8001740:	e01f      	b.n	8001782 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	2b7a      	cmp	r3, #122	; 0x7a
 8001746:	d904      	bls.n	8001752 <OLED_ShowString+0x22>
 8001748:	2300      	movs	r3, #0
 800174a:	71fb      	strb	r3, [r7, #7]
 800174c:	79bb      	ldrb	r3, [r7, #6]
 800174e:	3310      	adds	r3, #16
 8001750:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8001752:	79bb      	ldrb	r3, [r7, #6]
 8001754:	2b3a      	cmp	r3, #58	; 0x3a
 8001756:	d905      	bls.n	8001764 <OLED_ShowString+0x34>
 8001758:	2300      	movs	r3, #0
 800175a:	71fb      	strb	r3, [r7, #7]
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	71bb      	strb	r3, [r7, #6]
 8001760:	f7ff fef4 	bl	800154c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	79b9      	ldrb	r1, [r7, #6]
 800176a:	79f8      	ldrb	r0, [r7, #7]
 800176c:	2301      	movs	r3, #1
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	230c      	movs	r3, #12
 8001772:	f7ff ff6b 	bl	800164c <OLED_ShowChar>
        x+=8;
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	3308      	adds	r3, #8
 800177a:	71fb      	strb	r3, [r7, #7]
        p++;
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	3301      	adds	r3, #1
 8001780:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d1db      	bne.n	8001742 <OLED_ShowString+0x12>
    }  
}	 
 800178a:	bf00      	nop
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <OLED_Init>:

void OLED_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8001798:	f000 fe0c 	bl	80023b4 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 800179c:	4b42      	ldr	r3, [pc, #264]	; (80018a8 <OLED_Init+0x114>)
 800179e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017a0:	4a41      	ldr	r2, [pc, #260]	; (80018a8 <OLED_Init+0x114>)
 80017a2:	f023 0301 	bic.w	r3, r3, #1
 80017a6:	6713      	str	r3, [r2, #112]	; 0x70
 80017a8:	4b3f      	ldr	r3, [pc, #252]	; (80018a8 <OLED_Init+0x114>)
 80017aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80017ac:	4a3e      	ldr	r2, [pc, #248]	; (80018a8 <OLED_Init+0x114>)
 80017ae:	f023 0304 	bic.w	r3, r3, #4
 80017b2:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80017b4:	f000 fe12 	bl	80023dc <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017be:	483b      	ldr	r0, [pc, #236]	; (80018ac <OLED_Init+0x118>)
 80017c0:	f000 fdde 	bl	8002380 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80017c4:	2064      	movs	r0, #100	; 0x64
 80017c6:	f000 faf1 	bl	8001dac <HAL_Delay>
	OLED_RST_Set();
 80017ca:	2201      	movs	r2, #1
 80017cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80017d0:	4836      	ldr	r0, [pc, #216]	; (80018ac <OLED_Init+0x118>)
 80017d2:	f000 fdd5 	bl	8002380 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80017d6:	2100      	movs	r1, #0
 80017d8:	20ae      	movs	r0, #174	; 0xae
 80017da:	f7ff fe31 	bl	8001440 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80017de:	2100      	movs	r1, #0
 80017e0:	20d5      	movs	r0, #213	; 0xd5
 80017e2:	f7ff fe2d 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80017e6:	2100      	movs	r1, #0
 80017e8:	2050      	movs	r0, #80	; 0x50
 80017ea:	f7ff fe29 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80017ee:	2100      	movs	r1, #0
 80017f0:	20a8      	movs	r0, #168	; 0xa8
 80017f2:	f7ff fe25 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80017f6:	2100      	movs	r1, #0
 80017f8:	203f      	movs	r0, #63	; 0x3f
 80017fa:	f7ff fe21 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80017fe:	2100      	movs	r1, #0
 8001800:	20d3      	movs	r0, #211	; 0xd3
 8001802:	f7ff fe1d 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001806:	2100      	movs	r1, #0
 8001808:	2000      	movs	r0, #0
 800180a:	f7ff fe19 	bl	8001440 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800180e:	2100      	movs	r1, #0
 8001810:	2040      	movs	r0, #64	; 0x40
 8001812:	f7ff fe15 	bl	8001440 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001816:	2100      	movs	r1, #0
 8001818:	208d      	movs	r0, #141	; 0x8d
 800181a:	f7ff fe11 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800181e:	2100      	movs	r1, #0
 8001820:	2014      	movs	r0, #20
 8001822:	f7ff fe0d 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001826:	2100      	movs	r1, #0
 8001828:	2020      	movs	r0, #32
 800182a:	f7ff fe09 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800182e:	2100      	movs	r1, #0
 8001830:	2002      	movs	r0, #2
 8001832:	f7ff fe05 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001836:	2100      	movs	r1, #0
 8001838:	20a1      	movs	r0, #161	; 0xa1
 800183a:	f7ff fe01 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800183e:	2100      	movs	r1, #0
 8001840:	20c0      	movs	r0, #192	; 0xc0
 8001842:	f7ff fdfd 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001846:	2100      	movs	r1, #0
 8001848:	20da      	movs	r0, #218	; 0xda
 800184a:	f7ff fdf9 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800184e:	2100      	movs	r1, #0
 8001850:	2012      	movs	r0, #18
 8001852:	f7ff fdf5 	bl	8001440 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001856:	2100      	movs	r1, #0
 8001858:	2081      	movs	r0, #129	; 0x81
 800185a:	f7ff fdf1 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800185e:	2100      	movs	r1, #0
 8001860:	20ef      	movs	r0, #239	; 0xef
 8001862:	f7ff fded 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001866:	2100      	movs	r1, #0
 8001868:	20d9      	movs	r0, #217	; 0xd9
 800186a:	f7ff fde9 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800186e:	2100      	movs	r1, #0
 8001870:	20f1      	movs	r0, #241	; 0xf1
 8001872:	f7ff fde5 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001876:	2100      	movs	r1, #0
 8001878:	20db      	movs	r0, #219	; 0xdb
 800187a:	f7ff fde1 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800187e:	2100      	movs	r1, #0
 8001880:	2030      	movs	r0, #48	; 0x30
 8001882:	f7ff fddd 	bl	8001440 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001886:	2100      	movs	r1, #0
 8001888:	20a4      	movs	r0, #164	; 0xa4
 800188a:	f7ff fdd9 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800188e:	2100      	movs	r1, #0
 8001890:	20a6      	movs	r0, #166	; 0xa6
 8001892:	f7ff fdd5 	bl	8001440 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 8001896:	2100      	movs	r1, #0
 8001898:	20af      	movs	r0, #175	; 0xaf
 800189a:	f7ff fdd1 	bl	8001440 <OLED_WR_Byte>
	OLED_Clear(); 
 800189e:	f7ff fe55 	bl	800154c <OLED_Clear>
}
 80018a2:	bf00      	nop
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020c00 	.word	0x40020c00

080018b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018b6:	2300      	movs	r3, #0
 80018b8:	607b      	str	r3, [r7, #4]
 80018ba:	4b10      	ldr	r3, [pc, #64]	; (80018fc <HAL_MspInit+0x4c>)
 80018bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018be:	4a0f      	ldr	r2, [pc, #60]	; (80018fc <HAL_MspInit+0x4c>)
 80018c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018c4:	6453      	str	r3, [r2, #68]	; 0x44
 80018c6:	4b0d      	ldr	r3, [pc, #52]	; (80018fc <HAL_MspInit+0x4c>)
 80018c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ce:	607b      	str	r3, [r7, #4]
 80018d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
 80018d6:	4b09      	ldr	r3, [pc, #36]	; (80018fc <HAL_MspInit+0x4c>)
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	4a08      	ldr	r2, [pc, #32]	; (80018fc <HAL_MspInit+0x4c>)
 80018dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e0:	6413      	str	r3, [r2, #64]	; 0x40
 80018e2:	4b06      	ldr	r3, [pc, #24]	; (80018fc <HAL_MspInit+0x4c>)
 80018e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ee:	bf00      	nop
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	4770      	bx	lr
 80018fa:	bf00      	nop
 80018fc:	40023800 	.word	0x40023800

08001900 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	; 0x28
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001908:	f107 0314 	add.w	r3, r7, #20
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]
 8001916:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM6)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a27      	ldr	r2, [pc, #156]	; (80019bc <HAL_TIM_Base_MspInit+0xbc>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d10e      	bne.n	8001940 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
 8001926:	4b26      	ldr	r3, [pc, #152]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 8001928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192a:	4a25      	ldr	r2, [pc, #148]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 800192c:	f043 0310 	orr.w	r3, r3, #16
 8001930:	6413      	str	r3, [r2, #64]	; 0x40
 8001932:	4b23      	ldr	r3, [pc, #140]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001936:	f003 0310 	and.w	r3, r3, #16
 800193a:	613b      	str	r3, [r7, #16]
 800193c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800193e:	e038      	b.n	80019b2 <HAL_TIM_Base_MspInit+0xb2>
  else if(htim_base->Instance==TIM8)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a1f      	ldr	r2, [pc, #124]	; (80019c4 <HAL_TIM_Base_MspInit+0xc4>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d133      	bne.n	80019b2 <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60fb      	str	r3, [r7, #12]
 800194e:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	4a1b      	ldr	r2, [pc, #108]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 8001954:	f043 0302 	orr.w	r3, r3, #2
 8001958:	6453      	str	r3, [r2, #68]	; 0x44
 800195a:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	60fb      	str	r3, [r7, #12]
 8001964:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	60bb      	str	r3, [r7, #8]
 800196a:	4b15      	ldr	r3, [pc, #84]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_TIM_Base_MspInit+0xc0>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	60bb      	str	r3, [r7, #8]
 8001980:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = US_Echo_Pin;
 8001982:	2380      	movs	r3, #128	; 0x80
 8001984:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001986:	2302      	movs	r3, #2
 8001988:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198a:	2300      	movs	r3, #0
 800198c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198e:	2300      	movs	r3, #0
 8001990:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001992:	2303      	movs	r3, #3
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(US_Echo_GPIO_Port, &GPIO_InitStruct);
 8001996:	f107 0314 	add.w	r3, r7, #20
 800199a:	4619      	mov	r1, r3
 800199c:	480a      	ldr	r0, [pc, #40]	; (80019c8 <HAL_TIM_Base_MspInit+0xc8>)
 800199e:	f000 fb3b 	bl	8002018 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	2100      	movs	r1, #0
 80019a6:	202e      	movs	r0, #46	; 0x2e
 80019a8:	f000 faff 	bl	8001faa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80019ac:	202e      	movs	r0, #46	; 0x2e
 80019ae:	f000 fb18 	bl	8001fe2 <HAL_NVIC_EnableIRQ>
}
 80019b2:	bf00      	nop
 80019b4:	3728      	adds	r7, #40	; 0x28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40001000 	.word	0x40001000
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40010400 	.word	0x40010400
 80019c8:	40020800 	.word	0x40020800

080019cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	; 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a19      	ldr	r2, [pc, #100]	; (8001a50 <HAL_UART_MspInit+0x84>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d12c      	bne.n	8001a48 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b18      	ldr	r3, [pc, #96]	; (8001a54 <HAL_UART_MspInit+0x88>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f6:	4a17      	ldr	r2, [pc, #92]	; (8001a54 <HAL_UART_MspInit+0x88>)
 80019f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019fc:	6413      	str	r3, [r2, #64]	; 0x40
 80019fe:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <HAL_UART_MspInit+0x88>)
 8001a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a02:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <HAL_UART_MspInit+0x88>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a10      	ldr	r2, [pc, #64]	; (8001a54 <HAL_UART_MspInit+0x88>)
 8001a14:	f043 0308 	orr.w	r3, r3, #8
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <HAL_UART_MspInit+0x88>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a26:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a30:	2300      	movs	r3, #0
 8001a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a34:	2303      	movs	r3, #3
 8001a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a38:	2307      	movs	r3, #7
 8001a3a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4805      	ldr	r0, [pc, #20]	; (8001a58 <HAL_UART_MspInit+0x8c>)
 8001a44:	f000 fae8 	bl	8002018 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a48:	bf00      	nop
 8001a4a:	3728      	adds	r7, #40	; 0x28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40004800 	.word	0x40004800
 8001a54:	40023800 	.word	0x40023800
 8001a58:	40020c00 	.word	0x40020c00

08001a5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a60:	e7fe      	b.n	8001a60 <NMI_Handler+0x4>

08001a62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a62:	b480      	push	{r7}
 8001a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a66:	e7fe      	b.n	8001a66 <HardFault_Handler+0x4>

08001a68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a6c:	e7fe      	b.n	8001a6c <MemManage_Handler+0x4>

08001a6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a72:	e7fe      	b.n	8001a72 <BusFault_Handler+0x4>

08001a74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a78:	e7fe      	b.n	8001a78 <UsageFault_Handler+0x4>

08001a7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a7a:	b480      	push	{r7}
 8001a7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a7e:	bf00      	nop
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa8:	f000 f960 	bl	8001d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001ab4:	4802      	ldr	r0, [pc, #8]	; (8001ac0 <TIM8_CC_IRQHandler+0x10>)
 8001ab6:	f001 fb37 	bl	8003128 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	20000240 	.word	0x20000240

08001ac4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0
	return 1;
 8001ac8:	2301      	movs	r3, #1
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <_kill>:

int _kill(int pid, int sig)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ade:	f002 fbd7 	bl	8004290 <__errno>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2216      	movs	r2, #22
 8001ae6:	601a      	str	r2, [r3, #0]
	return -1;
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3708      	adds	r7, #8
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <_exit>:

void _exit (int status)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001afc:	f04f 31ff 	mov.w	r1, #4294967295
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff ffe7 	bl	8001ad4 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b06:	e7fe      	b.n	8001b06 <_exit+0x12>

08001b08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	e00a      	b.n	8001b30 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b1a:	f3af 8000 	nop.w
 8001b1e:	4601      	mov	r1, r0
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	1c5a      	adds	r2, r3, #1
 8001b24:	60ba      	str	r2, [r7, #8]
 8001b26:	b2ca      	uxtb	r2, r1
 8001b28:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	dbf0      	blt.n	8001b1a <_read+0x12>
	}

return len;
 8001b38:	687b      	ldr	r3, [r7, #4]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b086      	sub	sp, #24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	60f8      	str	r0, [r7, #12]
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	e009      	b.n	8001b68 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	1c5a      	adds	r2, r3, #1
 8001b58:	60ba      	str	r2, [r7, #8]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	dbf1      	blt.n	8001b54 <_write+0x12>
	}
	return len;
 8001b70:	687b      	ldr	r3, [r7, #4]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <_close>:

int _close(int file)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
	return -1;
 8001b82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ba2:	605a      	str	r2, [r3, #4]
	return 0;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <_isatty>:

int _isatty(int file)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b083      	sub	sp, #12
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
	return 1;
 8001bba:	2301      	movs	r3, #1
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
	return 0;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3714      	adds	r7, #20
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <_sbrk+0x5c>)
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <_sbrk+0x60>)
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <_sbrk+0x64>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <_sbrk+0x68>)
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <_sbrk+0x64>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c14:	f002 fb3c 	bl	8004290 <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	4a05      	ldr	r2, [pc, #20]	; (8001c48 <_sbrk+0x64>)
 8001c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20020000 	.word	0x20020000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	200006dc 	.word	0x200006dc
 8001c4c:	200006f8 	.word	0x200006f8

08001c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <SystemInit+0x20>)
 8001c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c5a:	4a05      	ldr	r2, [pc, #20]	; (8001c70 <SystemInit+0x20>)
 8001c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001c74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001cac <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c78:	480d      	ldr	r0, [pc, #52]	; (8001cb0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c7a:	490e      	ldr	r1, [pc, #56]	; (8001cb4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c7c:	4a0e      	ldr	r2, [pc, #56]	; (8001cb8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c80:	e002      	b.n	8001c88 <LoopCopyDataInit>

08001c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c86:	3304      	adds	r3, #4

08001c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c8c:	d3f9      	bcc.n	8001c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c8e:	4a0b      	ldr	r2, [pc, #44]	; (8001cbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c90:	4c0b      	ldr	r4, [pc, #44]	; (8001cc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c94:	e001      	b.n	8001c9a <LoopFillZerobss>

08001c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c98:	3204      	adds	r2, #4

08001c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c9c:	d3fb      	bcc.n	8001c96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c9e:	f7ff ffd7 	bl	8001c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ca2:	f002 fafb 	bl	800429c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ca6:	f7ff f901 	bl	8000eac <main>
  bx  lr    
 8001caa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001cac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001cb8:	08007f74 	.word	0x08007f74
  ldr r2, =_sbss
 8001cbc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001cc0:	200006f4 	.word	0x200006f4

08001cc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cc4:	e7fe      	b.n	8001cc4 <ADC_IRQHandler>
	...

08001cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ccc:	4b0e      	ldr	r3, [pc, #56]	; (8001d08 <HAL_Init+0x40>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a0d      	ldr	r2, [pc, #52]	; (8001d08 <HAL_Init+0x40>)
 8001cd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <HAL_Init+0x40>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <HAL_Init+0x40>)
 8001cde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ce2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <HAL_Init+0x40>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a07      	ldr	r2, [pc, #28]	; (8001d08 <HAL_Init+0x40>)
 8001cea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cf0:	2003      	movs	r0, #3
 8001cf2:	f000 f94f 	bl	8001f94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cf6:	200f      	movs	r0, #15
 8001cf8:	f000 f808 	bl	8001d0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cfc:	f7ff fdd8 	bl	80018b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023c00 	.word	0x40023c00

08001d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d14:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <HAL_InitTick+0x54>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <HAL_InitTick+0x58>)
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f000 f967 	bl	8001ffe <HAL_SYSTICK_Config>
 8001d30:	4603      	mov	r3, r0
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d001      	beq.n	8001d3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e00e      	b.n	8001d58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2b0f      	cmp	r3, #15
 8001d3e:	d80a      	bhi.n	8001d56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d40:	2200      	movs	r2, #0
 8001d42:	6879      	ldr	r1, [r7, #4]
 8001d44:	f04f 30ff 	mov.w	r0, #4294967295
 8001d48:	f000 f92f 	bl	8001faa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d4c:	4a06      	ldr	r2, [pc, #24]	; (8001d68 <HAL_InitTick+0x5c>)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d52:	2300      	movs	r3, #0
 8001d54:	e000      	b.n	8001d58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d56:	2301      	movs	r3, #1
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000008 	.word	0x20000008
 8001d68:	20000004 	.word	0x20000004

08001d6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d70:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <HAL_IncTick+0x20>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	461a      	mov	r2, r3
 8001d76:	4b06      	ldr	r3, [pc, #24]	; (8001d90 <HAL_IncTick+0x24>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	4a04      	ldr	r2, [pc, #16]	; (8001d90 <HAL_IncTick+0x24>)
 8001d7e:	6013      	str	r3, [r2, #0]
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	20000008 	.word	0x20000008
 8001d90:	200006e0 	.word	0x200006e0

08001d94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return uwTick;
 8001d98:	4b03      	ldr	r3, [pc, #12]	; (8001da8 <HAL_GetTick+0x14>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop
 8001da8:	200006e0 	.word	0x200006e0

08001dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001db4:	f7ff ffee 	bl	8001d94 <HAL_GetTick>
 8001db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dc4:	d005      	beq.n	8001dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <HAL_Delay+0x44>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4413      	add	r3, r2
 8001dd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001dd2:	bf00      	nop
 8001dd4:	f7ff ffde 	bl	8001d94 <HAL_GetTick>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d8f7      	bhi.n	8001dd4 <HAL_Delay+0x28>
  {
  }
}
 8001de4:	bf00      	nop
 8001de6:	bf00      	nop
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000008 	.word	0x20000008

08001df4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f003 0307 	and.w	r3, r3, #7
 8001e02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e04:	4b0c      	ldr	r3, [pc, #48]	; (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e10:	4013      	ands	r3, r2
 8001e12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e18:	68bb      	ldr	r3, [r7, #8]
 8001e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e26:	4a04      	ldr	r2, [pc, #16]	; (8001e38 <__NVIC_SetPriorityGrouping+0x44>)
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	60d3      	str	r3, [r2, #12]
}
 8001e2c:	bf00      	nop
 8001e2e:	3714      	adds	r7, #20
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <__NVIC_GetPriorityGrouping+0x18>)
 8001e42:	68db      	ldr	r3, [r3, #12]
 8001e44:	0a1b      	lsrs	r3, r3, #8
 8001e46:	f003 0307 	and.w	r3, r3, #7
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	e000ed00 	.word	0xe000ed00

08001e58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4603      	mov	r3, r0
 8001e60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	db0b      	blt.n	8001e82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e6a:	79fb      	ldrb	r3, [r7, #7]
 8001e6c:	f003 021f 	and.w	r2, r3, #31
 8001e70:	4907      	ldr	r1, [pc, #28]	; (8001e90 <__NVIC_EnableIRQ+0x38>)
 8001e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e76:	095b      	lsrs	r3, r3, #5
 8001e78:	2001      	movs	r0, #1
 8001e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e82:	bf00      	nop
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8c:	4770      	bx	lr
 8001e8e:	bf00      	nop
 8001e90:	e000e100 	.word	0xe000e100

08001e94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	6039      	str	r1, [r7, #0]
 8001e9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	db0a      	blt.n	8001ebe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	b2da      	uxtb	r2, r3
 8001eac:	490c      	ldr	r1, [pc, #48]	; (8001ee0 <__NVIC_SetPriority+0x4c>)
 8001eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eb2:	0112      	lsls	r2, r2, #4
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	440b      	add	r3, r1
 8001eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ebc:	e00a      	b.n	8001ed4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	b2da      	uxtb	r2, r3
 8001ec2:	4908      	ldr	r1, [pc, #32]	; (8001ee4 <__NVIC_SetPriority+0x50>)
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	f003 030f 	and.w	r3, r3, #15
 8001eca:	3b04      	subs	r3, #4
 8001ecc:	0112      	lsls	r2, r2, #4
 8001ece:	b2d2      	uxtb	r2, r2
 8001ed0:	440b      	add	r3, r1
 8001ed2:	761a      	strb	r2, [r3, #24]
}
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ede:	4770      	bx	lr
 8001ee0:	e000e100 	.word	0xe000e100
 8001ee4:	e000ed00 	.word	0xe000ed00

08001ee8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b089      	sub	sp, #36	; 0x24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f003 0307 	and.w	r3, r3, #7
 8001efa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f1c3 0307 	rsb	r3, r3, #7
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	bf28      	it	cs
 8001f06:	2304      	movcs	r3, #4
 8001f08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	2b06      	cmp	r3, #6
 8001f10:	d902      	bls.n	8001f18 <NVIC_EncodePriority+0x30>
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3b03      	subs	r3, #3
 8001f16:	e000      	b.n	8001f1a <NVIC_EncodePriority+0x32>
 8001f18:	2300      	movs	r3, #0
 8001f1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	f04f 32ff 	mov.w	r2, #4294967295
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	fa02 f303 	lsl.w	r3, r2, r3
 8001f26:	43da      	mvns	r2, r3
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	401a      	ands	r2, r3
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f30:	f04f 31ff 	mov.w	r1, #4294967295
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	fa01 f303 	lsl.w	r3, r1, r3
 8001f3a:	43d9      	mvns	r1, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f40:	4313      	orrs	r3, r2
         );
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3724      	adds	r7, #36	; 0x24
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
	...

08001f50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f60:	d301      	bcc.n	8001f66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f62:	2301      	movs	r3, #1
 8001f64:	e00f      	b.n	8001f86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f66:	4a0a      	ldr	r2, [pc, #40]	; (8001f90 <SysTick_Config+0x40>)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f6e:	210f      	movs	r1, #15
 8001f70:	f04f 30ff 	mov.w	r0, #4294967295
 8001f74:	f7ff ff8e 	bl	8001e94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <SysTick_Config+0x40>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f7e:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <SysTick_Config+0x40>)
 8001f80:	2207      	movs	r2, #7
 8001f82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	e000e010 	.word	0xe000e010

08001f94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f9c:	6878      	ldr	r0, [r7, #4]
 8001f9e:	f7ff ff29 	bl	8001df4 <__NVIC_SetPriorityGrouping>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b086      	sub	sp, #24
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	60b9      	str	r1, [r7, #8]
 8001fb4:	607a      	str	r2, [r7, #4]
 8001fb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fbc:	f7ff ff3e 	bl	8001e3c <__NVIC_GetPriorityGrouping>
 8001fc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	68b9      	ldr	r1, [r7, #8]
 8001fc6:	6978      	ldr	r0, [r7, #20]
 8001fc8:	f7ff ff8e 	bl	8001ee8 <NVIC_EncodePriority>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fd2:	4611      	mov	r1, r2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff5d 	bl	8001e94 <__NVIC_SetPriority>
}
 8001fda:	bf00      	nop
 8001fdc:	3718      	adds	r7, #24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	4603      	mov	r3, r0
 8001fea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff ff31 	bl	8001e58 <__NVIC_EnableIRQ>
}
 8001ff6:	bf00      	nop
 8001ff8:	3708      	adds	r7, #8
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}

08001ffe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b082      	sub	sp, #8
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f7ff ffa2 	bl	8001f50 <SysTick_Config>
 800200c:	4603      	mov	r3, r0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002018:	b480      	push	{r7}
 800201a:	b089      	sub	sp, #36	; 0x24
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002022:	2300      	movs	r3, #0
 8002024:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002026:	2300      	movs	r3, #0
 8002028:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800202a:	2300      	movs	r3, #0
 800202c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
 8002032:	e16b      	b.n	800230c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002034:	2201      	movs	r2, #1
 8002036:	69fb      	ldr	r3, [r7, #28]
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	697a      	ldr	r2, [r7, #20]
 8002044:	4013      	ands	r3, r2
 8002046:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002048:	693a      	ldr	r2, [r7, #16]
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	429a      	cmp	r2, r3
 800204e:	f040 815a 	bne.w	8002306 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 0303 	and.w	r3, r3, #3
 800205a:	2b01      	cmp	r3, #1
 800205c:	d005      	beq.n	800206a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002066:	2b02      	cmp	r3, #2
 8002068:	d130      	bne.n	80020cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	2203      	movs	r2, #3
 8002076:	fa02 f303 	lsl.w	r3, r2, r3
 800207a:	43db      	mvns	r3, r3
 800207c:	69ba      	ldr	r2, [r7, #24]
 800207e:	4013      	ands	r3, r2
 8002080:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	fa02 f303 	lsl.w	r3, r2, r3
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	4313      	orrs	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020a0:	2201      	movs	r2, #1
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	69ba      	ldr	r2, [r7, #24]
 80020ac:	4013      	ands	r3, r2
 80020ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	091b      	lsrs	r3, r3, #4
 80020b6:	f003 0201 	and.w	r2, r3, #1
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	fa02 f303 	lsl.w	r3, r2, r3
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	69ba      	ldr	r2, [r7, #24]
 80020ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	2b03      	cmp	r3, #3
 80020d6:	d017      	beq.n	8002108 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	2203      	movs	r2, #3
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	43db      	mvns	r3, r3
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4013      	ands	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	005b      	lsls	r3, r3, #1
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	4313      	orrs	r3, r2
 8002100:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	69ba      	ldr	r2, [r7, #24]
 8002106:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f003 0303 	and.w	r3, r3, #3
 8002110:	2b02      	cmp	r3, #2
 8002112:	d123      	bne.n	800215c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	08da      	lsrs	r2, r3, #3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	3208      	adds	r2, #8
 800211c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002120:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	f003 0307 	and.w	r3, r3, #7
 8002128:	009b      	lsls	r3, r3, #2
 800212a:	220f      	movs	r2, #15
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	43db      	mvns	r3, r3
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	4013      	ands	r3, r2
 8002136:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	691a      	ldr	r2, [r3, #16]
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f003 0307 	and.w	r3, r3, #7
 8002142:	009b      	lsls	r3, r3, #2
 8002144:	fa02 f303 	lsl.w	r3, r2, r3
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	4313      	orrs	r3, r2
 800214c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	08da      	lsrs	r2, r3, #3
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	3208      	adds	r2, #8
 8002156:	69b9      	ldr	r1, [r7, #24]
 8002158:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002162:	69fb      	ldr	r3, [r7, #28]
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	2203      	movs	r2, #3
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	43db      	mvns	r3, r3
 800216e:	69ba      	ldr	r2, [r7, #24]
 8002170:	4013      	ands	r3, r2
 8002172:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f003 0203 	and.w	r2, r3, #3
 800217c:	69fb      	ldr	r3, [r7, #28]
 800217e:	005b      	lsls	r3, r3, #1
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	4313      	orrs	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002198:	2b00      	cmp	r3, #0
 800219a:	f000 80b4 	beq.w	8002306 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	60fb      	str	r3, [r7, #12]
 80021a2:	4b60      	ldr	r3, [pc, #384]	; (8002324 <HAL_GPIO_Init+0x30c>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	4a5f      	ldr	r2, [pc, #380]	; (8002324 <HAL_GPIO_Init+0x30c>)
 80021a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ac:	6453      	str	r3, [r2, #68]	; 0x44
 80021ae:	4b5d      	ldr	r3, [pc, #372]	; (8002324 <HAL_GPIO_Init+0x30c>)
 80021b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021b6:	60fb      	str	r3, [r7, #12]
 80021b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021ba:	4a5b      	ldr	r2, [pc, #364]	; (8002328 <HAL_GPIO_Init+0x310>)
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	089b      	lsrs	r3, r3, #2
 80021c0:	3302      	adds	r3, #2
 80021c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	220f      	movs	r2, #15
 80021d2:	fa02 f303 	lsl.w	r3, r2, r3
 80021d6:	43db      	mvns	r3, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4013      	ands	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a52      	ldr	r2, [pc, #328]	; (800232c <HAL_GPIO_Init+0x314>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d02b      	beq.n	800223e <HAL_GPIO_Init+0x226>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a51      	ldr	r2, [pc, #324]	; (8002330 <HAL_GPIO_Init+0x318>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d025      	beq.n	800223a <HAL_GPIO_Init+0x222>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a50      	ldr	r2, [pc, #320]	; (8002334 <HAL_GPIO_Init+0x31c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01f      	beq.n	8002236 <HAL_GPIO_Init+0x21e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a4f      	ldr	r2, [pc, #316]	; (8002338 <HAL_GPIO_Init+0x320>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d019      	beq.n	8002232 <HAL_GPIO_Init+0x21a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4e      	ldr	r2, [pc, #312]	; (800233c <HAL_GPIO_Init+0x324>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <HAL_GPIO_Init+0x216>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4d      	ldr	r2, [pc, #308]	; (8002340 <HAL_GPIO_Init+0x328>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00d      	beq.n	800222a <HAL_GPIO_Init+0x212>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4c      	ldr	r2, [pc, #304]	; (8002344 <HAL_GPIO_Init+0x32c>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d007      	beq.n	8002226 <HAL_GPIO_Init+0x20e>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4b      	ldr	r2, [pc, #300]	; (8002348 <HAL_GPIO_Init+0x330>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d101      	bne.n	8002222 <HAL_GPIO_Init+0x20a>
 800221e:	2307      	movs	r3, #7
 8002220:	e00e      	b.n	8002240 <HAL_GPIO_Init+0x228>
 8002222:	2308      	movs	r3, #8
 8002224:	e00c      	b.n	8002240 <HAL_GPIO_Init+0x228>
 8002226:	2306      	movs	r3, #6
 8002228:	e00a      	b.n	8002240 <HAL_GPIO_Init+0x228>
 800222a:	2305      	movs	r3, #5
 800222c:	e008      	b.n	8002240 <HAL_GPIO_Init+0x228>
 800222e:	2304      	movs	r3, #4
 8002230:	e006      	b.n	8002240 <HAL_GPIO_Init+0x228>
 8002232:	2303      	movs	r3, #3
 8002234:	e004      	b.n	8002240 <HAL_GPIO_Init+0x228>
 8002236:	2302      	movs	r3, #2
 8002238:	e002      	b.n	8002240 <HAL_GPIO_Init+0x228>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <HAL_GPIO_Init+0x228>
 800223e:	2300      	movs	r3, #0
 8002240:	69fa      	ldr	r2, [r7, #28]
 8002242:	f002 0203 	and.w	r2, r2, #3
 8002246:	0092      	lsls	r2, r2, #2
 8002248:	4093      	lsls	r3, r2
 800224a:	69ba      	ldr	r2, [r7, #24]
 800224c:	4313      	orrs	r3, r2
 800224e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002250:	4935      	ldr	r1, [pc, #212]	; (8002328 <HAL_GPIO_Init+0x310>)
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	089b      	lsrs	r3, r3, #2
 8002256:	3302      	adds	r3, #2
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800225e:	4b3b      	ldr	r3, [pc, #236]	; (800234c <HAL_GPIO_Init+0x334>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	43db      	mvns	r3, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4013      	ands	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002282:	4a32      	ldr	r2, [pc, #200]	; (800234c <HAL_GPIO_Init+0x334>)
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002288:	4b30      	ldr	r3, [pc, #192]	; (800234c <HAL_GPIO_Init+0x334>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022ac:	4a27      	ldr	r2, [pc, #156]	; (800234c <HAL_GPIO_Init+0x334>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022b2:	4b26      	ldr	r3, [pc, #152]	; (800234c <HAL_GPIO_Init+0x334>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b8:	693b      	ldr	r3, [r7, #16]
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022d6:	4a1d      	ldr	r2, [pc, #116]	; (800234c <HAL_GPIO_Init+0x334>)
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022dc:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_GPIO_Init+0x334>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	69ba      	ldr	r2, [r7, #24]
 80022e8:	4013      	ands	r3, r2
 80022ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d003      	beq.n	8002300 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	693b      	ldr	r3, [r7, #16]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002300:	4a12      	ldr	r2, [pc, #72]	; (800234c <HAL_GPIO_Init+0x334>)
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	3301      	adds	r3, #1
 800230a:	61fb      	str	r3, [r7, #28]
 800230c:	69fb      	ldr	r3, [r7, #28]
 800230e:	2b0f      	cmp	r3, #15
 8002310:	f67f ae90 	bls.w	8002034 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002314:	bf00      	nop
 8002316:	bf00      	nop
 8002318:	3724      	adds	r7, #36	; 0x24
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	40023800 	.word	0x40023800
 8002328:	40013800 	.word	0x40013800
 800232c:	40020000 	.word	0x40020000
 8002330:	40020400 	.word	0x40020400
 8002334:	40020800 	.word	0x40020800
 8002338:	40020c00 	.word	0x40020c00
 800233c:	40021000 	.word	0x40021000
 8002340:	40021400 	.word	0x40021400
 8002344:	40021800 	.word	0x40021800
 8002348:	40021c00 	.word	0x40021c00
 800234c:	40013c00 	.word	0x40013c00

08002350 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	460b      	mov	r3, r1
 800235a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	691a      	ldr	r2, [r3, #16]
 8002360:	887b      	ldrh	r3, [r7, #2]
 8002362:	4013      	ands	r3, r2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d002      	beq.n	800236e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002368:	2301      	movs	r3, #1
 800236a:	73fb      	strb	r3, [r7, #15]
 800236c:	e001      	b.n	8002372 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800236e:	2300      	movs	r3, #0
 8002370:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002372:	7bfb      	ldrb	r3, [r7, #15]
}
 8002374:	4618      	mov	r0, r3
 8002376:	3714      	adds	r7, #20
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002380:	b480      	push	{r7}
 8002382:	b083      	sub	sp, #12
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	807b      	strh	r3, [r7, #2]
 800238c:	4613      	mov	r3, r2
 800238e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002390:	787b      	ldrb	r3, [r7, #1]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002396:	887a      	ldrh	r2, [r7, #2]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800239c:	e003      	b.n	80023a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800239e:	887b      	ldrh	r3, [r7, #2]
 80023a0:	041a      	lsls	r2, r3, #16
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	619a      	str	r2, [r3, #24]
}
 80023a6:	bf00      	nop
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
	...

080023b4 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b083      	sub	sp, #12
 80023b8:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80023ba:	4b06      	ldr	r3, [pc, #24]	; (80023d4 <HAL_PWR_EnableBkUpAccess+0x20>)
 80023bc:	2201      	movs	r2, #1
 80023be:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <HAL_PWR_EnableBkUpAccess+0x24>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80023c6:	687b      	ldr	r3, [r7, #4]
}
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr
 80023d4:	420e0020 	.word	0x420e0020
 80023d8:	40007000 	.word	0x40007000

080023dc <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <HAL_PWR_DisableBkUpAccess+0x20>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <HAL_PWR_DisableBkUpAccess+0x24>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80023ee:	687b      	ldr	r3, [r7, #4]
}
 80023f0:	bf00      	nop
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	420e0020 	.word	0x420e0020
 8002400:	40007000 	.word	0x40007000

08002404 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b086      	sub	sp, #24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e267      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	2b00      	cmp	r3, #0
 8002420:	d075      	beq.n	800250e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002422:	4b88      	ldr	r3, [pc, #544]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f003 030c 	and.w	r3, r3, #12
 800242a:	2b04      	cmp	r3, #4
 800242c:	d00c      	beq.n	8002448 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800242e:	4b85      	ldr	r3, [pc, #532]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002436:	2b08      	cmp	r3, #8
 8002438:	d112      	bne.n	8002460 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800243a:	4b82      	ldr	r3, [pc, #520]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002442:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002446:	d10b      	bne.n	8002460 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002448:	4b7e      	ldr	r3, [pc, #504]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d05b      	beq.n	800250c <HAL_RCC_OscConfig+0x108>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d157      	bne.n	800250c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800245c:	2301      	movs	r3, #1
 800245e:	e242      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002468:	d106      	bne.n	8002478 <HAL_RCC_OscConfig+0x74>
 800246a:	4b76      	ldr	r3, [pc, #472]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4a75      	ldr	r2, [pc, #468]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002474:	6013      	str	r3, [r2, #0]
 8002476:	e01d      	b.n	80024b4 <HAL_RCC_OscConfig+0xb0>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002480:	d10c      	bne.n	800249c <HAL_RCC_OscConfig+0x98>
 8002482:	4b70      	ldr	r3, [pc, #448]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a6f      	ldr	r2, [pc, #444]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002488:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	4b6d      	ldr	r3, [pc, #436]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a6c      	ldr	r2, [pc, #432]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	e00b      	b.n	80024b4 <HAL_RCC_OscConfig+0xb0>
 800249c:	4b69      	ldr	r3, [pc, #420]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a68      	ldr	r2, [pc, #416]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80024a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024a6:	6013      	str	r3, [r2, #0]
 80024a8:	4b66      	ldr	r3, [pc, #408]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a65      	ldr	r2, [pc, #404]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80024ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d013      	beq.n	80024e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024bc:	f7ff fc6a 	bl	8001d94 <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024c4:	f7ff fc66 	bl	8001d94 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b64      	cmp	r3, #100	; 0x64
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e207      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024d6:	4b5b      	ldr	r3, [pc, #364]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d0f0      	beq.n	80024c4 <HAL_RCC_OscConfig+0xc0>
 80024e2:	e014      	b.n	800250e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e4:	f7ff fc56 	bl	8001d94 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024ec:	f7ff fc52 	bl	8001d94 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b64      	cmp	r3, #100	; 0x64
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e1f3      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024fe:	4b51      	ldr	r3, [pc, #324]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0xe8>
 800250a:	e000      	b.n	800250e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d063      	beq.n	80025e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800251a:	4b4a      	ldr	r3, [pc, #296]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 030c 	and.w	r3, r3, #12
 8002522:	2b00      	cmp	r3, #0
 8002524:	d00b      	beq.n	800253e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002526:	4b47      	ldr	r3, [pc, #284]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800252e:	2b08      	cmp	r3, #8
 8002530:	d11c      	bne.n	800256c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002532:	4b44      	ldr	r3, [pc, #272]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d116      	bne.n	800256c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800253e:	4b41      	ldr	r3, [pc, #260]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f003 0302 	and.w	r3, r3, #2
 8002546:	2b00      	cmp	r3, #0
 8002548:	d005      	beq.n	8002556 <HAL_RCC_OscConfig+0x152>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d001      	beq.n	8002556 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e1c7      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002556:	4b3b      	ldr	r3, [pc, #236]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	00db      	lsls	r3, r3, #3
 8002564:	4937      	ldr	r1, [pc, #220]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002566:	4313      	orrs	r3, r2
 8002568:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800256a:	e03a      	b.n	80025e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d020      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002574:	4b34      	ldr	r3, [pc, #208]	; (8002648 <HAL_RCC_OscConfig+0x244>)
 8002576:	2201      	movs	r2, #1
 8002578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800257a:	f7ff fc0b 	bl	8001d94 <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002580:	e008      	b.n	8002594 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002582:	f7ff fc07 	bl	8001d94 <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e1a8      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002594:	4b2b      	ldr	r3, [pc, #172]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d0f0      	beq.n	8002582 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025a0:	4b28      	ldr	r3, [pc, #160]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	691b      	ldr	r3, [r3, #16]
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4925      	ldr	r1, [pc, #148]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	600b      	str	r3, [r1, #0]
 80025b4:	e015      	b.n	80025e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025b6:	4b24      	ldr	r3, [pc, #144]	; (8002648 <HAL_RCC_OscConfig+0x244>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025bc:	f7ff fbea 	bl	8001d94 <HAL_GetTick>
 80025c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c2:	e008      	b.n	80025d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025c4:	f7ff fbe6 	bl	8001d94 <HAL_GetTick>
 80025c8:	4602      	mov	r2, r0
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	1ad3      	subs	r3, r2, r3
 80025ce:	2b02      	cmp	r3, #2
 80025d0:	d901      	bls.n	80025d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025d2:	2303      	movs	r3, #3
 80025d4:	e187      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025d6:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f0      	bne.n	80025c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d036      	beq.n	800265c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d016      	beq.n	8002624 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025f6:	4b15      	ldr	r3, [pc, #84]	; (800264c <HAL_RCC_OscConfig+0x248>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025fc:	f7ff fbca 	bl	8001d94 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002604:	f7ff fbc6 	bl	8001d94 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e167      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002616:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <HAL_RCC_OscConfig+0x240>)
 8002618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800261a:	f003 0302 	and.w	r3, r3, #2
 800261e:	2b00      	cmp	r3, #0
 8002620:	d0f0      	beq.n	8002604 <HAL_RCC_OscConfig+0x200>
 8002622:	e01b      	b.n	800265c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002624:	4b09      	ldr	r3, [pc, #36]	; (800264c <HAL_RCC_OscConfig+0x248>)
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800262a:	f7ff fbb3 	bl	8001d94 <HAL_GetTick>
 800262e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002630:	e00e      	b.n	8002650 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002632:	f7ff fbaf 	bl	8001d94 <HAL_GetTick>
 8002636:	4602      	mov	r2, r0
 8002638:	693b      	ldr	r3, [r7, #16]
 800263a:	1ad3      	subs	r3, r2, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d907      	bls.n	8002650 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002640:	2303      	movs	r3, #3
 8002642:	e150      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
 8002644:	40023800 	.word	0x40023800
 8002648:	42470000 	.word	0x42470000
 800264c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002650:	4b88      	ldr	r3, [pc, #544]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002652:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d1ea      	bne.n	8002632 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	2b00      	cmp	r3, #0
 8002666:	f000 8097 	beq.w	8002798 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800266a:	2300      	movs	r3, #0
 800266c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800266e:	4b81      	ldr	r3, [pc, #516]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10f      	bne.n	800269a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
 800267e:	4b7d      	ldr	r3, [pc, #500]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	4a7c      	ldr	r2, [pc, #496]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002688:	6413      	str	r3, [r2, #64]	; 0x40
 800268a:	4b7a      	ldr	r3, [pc, #488]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 800268c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002696:	2301      	movs	r3, #1
 8002698:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800269a:	4b77      	ldr	r3, [pc, #476]	; (8002878 <HAL_RCC_OscConfig+0x474>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d118      	bne.n	80026d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026a6:	4b74      	ldr	r3, [pc, #464]	; (8002878 <HAL_RCC_OscConfig+0x474>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a73      	ldr	r2, [pc, #460]	; (8002878 <HAL_RCC_OscConfig+0x474>)
 80026ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026b2:	f7ff fb6f 	bl	8001d94 <HAL_GetTick>
 80026b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026ba:	f7ff fb6b 	bl	8001d94 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e10c      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026cc:	4b6a      	ldr	r3, [pc, #424]	; (8002878 <HAL_RCC_OscConfig+0x474>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d0f0      	beq.n	80026ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d106      	bne.n	80026ee <HAL_RCC_OscConfig+0x2ea>
 80026e0:	4b64      	ldr	r3, [pc, #400]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 80026e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026e4:	4a63      	ldr	r2, [pc, #396]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	6713      	str	r3, [r2, #112]	; 0x70
 80026ec:	e01c      	b.n	8002728 <HAL_RCC_OscConfig+0x324>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	2b05      	cmp	r3, #5
 80026f4:	d10c      	bne.n	8002710 <HAL_RCC_OscConfig+0x30c>
 80026f6:	4b5f      	ldr	r3, [pc, #380]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 80026f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026fa:	4a5e      	ldr	r2, [pc, #376]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 80026fc:	f043 0304 	orr.w	r3, r3, #4
 8002700:	6713      	str	r3, [r2, #112]	; 0x70
 8002702:	4b5c      	ldr	r3, [pc, #368]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002706:	4a5b      	ldr	r2, [pc, #364]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002708:	f043 0301 	orr.w	r3, r3, #1
 800270c:	6713      	str	r3, [r2, #112]	; 0x70
 800270e:	e00b      	b.n	8002728 <HAL_RCC_OscConfig+0x324>
 8002710:	4b58      	ldr	r3, [pc, #352]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002712:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002714:	4a57      	ldr	r2, [pc, #348]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002716:	f023 0301 	bic.w	r3, r3, #1
 800271a:	6713      	str	r3, [r2, #112]	; 0x70
 800271c:	4b55      	ldr	r3, [pc, #340]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 800271e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002720:	4a54      	ldr	r2, [pc, #336]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002722:	f023 0304 	bic.w	r3, r3, #4
 8002726:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d015      	beq.n	800275c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002730:	f7ff fb30 	bl	8001d94 <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002736:	e00a      	b.n	800274e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002738:	f7ff fb2c 	bl	8001d94 <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	f241 3288 	movw	r2, #5000	; 0x1388
 8002746:	4293      	cmp	r3, r2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e0cb      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274e:	4b49      	ldr	r3, [pc, #292]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002750:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d0ee      	beq.n	8002738 <HAL_RCC_OscConfig+0x334>
 800275a:	e014      	b.n	8002786 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800275c:	f7ff fb1a 	bl	8001d94 <HAL_GetTick>
 8002760:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002762:	e00a      	b.n	800277a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002764:	f7ff fb16 	bl	8001d94 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002772:	4293      	cmp	r3, r2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e0b5      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800277a:	4b3e      	ldr	r3, [pc, #248]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 800277c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b00      	cmp	r3, #0
 8002784:	d1ee      	bne.n	8002764 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002786:	7dfb      	ldrb	r3, [r7, #23]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d105      	bne.n	8002798 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800278c:	4b39      	ldr	r3, [pc, #228]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 800278e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002790:	4a38      	ldr	r2, [pc, #224]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002792:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002796:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	699b      	ldr	r3, [r3, #24]
 800279c:	2b00      	cmp	r3, #0
 800279e:	f000 80a1 	beq.w	80028e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027a2:	4b34      	ldr	r3, [pc, #208]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 80027a4:	689b      	ldr	r3, [r3, #8]
 80027a6:	f003 030c 	and.w	r3, r3, #12
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d05c      	beq.n	8002868 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	699b      	ldr	r3, [r3, #24]
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d141      	bne.n	800283a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027b6:	4b31      	ldr	r3, [pc, #196]	; (800287c <HAL_RCC_OscConfig+0x478>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027bc:	f7ff faea 	bl	8001d94 <HAL_GetTick>
 80027c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027c2:	e008      	b.n	80027d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027c4:	f7ff fae6 	bl	8001d94 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d901      	bls.n	80027d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027d2:	2303      	movs	r3, #3
 80027d4:	e087      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027d6:	4b27      	ldr	r3, [pc, #156]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1f0      	bne.n	80027c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	69da      	ldr	r2, [r3, #28]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a1b      	ldr	r3, [r3, #32]
 80027ea:	431a      	orrs	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	019b      	lsls	r3, r3, #6
 80027f2:	431a      	orrs	r2, r3
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f8:	085b      	lsrs	r3, r3, #1
 80027fa:	3b01      	subs	r3, #1
 80027fc:	041b      	lsls	r3, r3, #16
 80027fe:	431a      	orrs	r2, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002804:	061b      	lsls	r3, r3, #24
 8002806:	491b      	ldr	r1, [pc, #108]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 8002808:	4313      	orrs	r3, r2
 800280a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800280c:	4b1b      	ldr	r3, [pc, #108]	; (800287c <HAL_RCC_OscConfig+0x478>)
 800280e:	2201      	movs	r2, #1
 8002810:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002812:	f7ff fabf 	bl	8001d94 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800281a:	f7ff fabb 	bl	8001d94 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e05c      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800282c:	4b11      	ldr	r3, [pc, #68]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0f0      	beq.n	800281a <HAL_RCC_OscConfig+0x416>
 8002838:	e054      	b.n	80028e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800283a:	4b10      	ldr	r3, [pc, #64]	; (800287c <HAL_RCC_OscConfig+0x478>)
 800283c:	2200      	movs	r2, #0
 800283e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7ff faa8 	bl	8001d94 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002848:	f7ff faa4 	bl	8001d94 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e045      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800285a:	4b06      	ldr	r3, [pc, #24]	; (8002874 <HAL_RCC_OscConfig+0x470>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d1f0      	bne.n	8002848 <HAL_RCC_OscConfig+0x444>
 8002866:	e03d      	b.n	80028e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	2b01      	cmp	r3, #1
 800286e:	d107      	bne.n	8002880 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e038      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
 8002874:	40023800 	.word	0x40023800
 8002878:	40007000 	.word	0x40007000
 800287c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002880:	4b1b      	ldr	r3, [pc, #108]	; (80028f0 <HAL_RCC_OscConfig+0x4ec>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	699b      	ldr	r3, [r3, #24]
 800288a:	2b01      	cmp	r3, #1
 800288c:	d028      	beq.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002898:	429a      	cmp	r2, r3
 800289a:	d121      	bne.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d11a      	bne.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028b0:	4013      	ands	r3, r2
 80028b2:	687a      	ldr	r2, [r7, #4]
 80028b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d111      	bne.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028c6:	085b      	lsrs	r3, r3, #1
 80028c8:	3b01      	subs	r3, #1
 80028ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d107      	bne.n	80028e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028dc:	429a      	cmp	r2, r3
 80028de:	d001      	beq.n	80028e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80028e0:	2301      	movs	r3, #1
 80028e2:	e000      	b.n	80028e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3718      	adds	r7, #24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40023800 	.word	0x40023800

080028f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	e0cc      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002908:	4b68      	ldr	r3, [pc, #416]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 0307 	and.w	r3, r3, #7
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d90c      	bls.n	8002930 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b65      	ldr	r3, [pc, #404]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b63      	ldr	r3, [pc, #396]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0b8      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d020      	beq.n	800297e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f003 0304 	and.w	r3, r3, #4
 8002944:	2b00      	cmp	r3, #0
 8002946:	d005      	beq.n	8002954 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002948:	4b59      	ldr	r3, [pc, #356]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	4a58      	ldr	r2, [pc, #352]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800294e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002952:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0308 	and.w	r3, r3, #8
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002960:	4b53      	ldr	r3, [pc, #332]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a52      	ldr	r2, [pc, #328]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800296a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800296c:	4b50      	ldr	r3, [pc, #320]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	494d      	ldr	r1, [pc, #308]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	4313      	orrs	r3, r2
 800297c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0301 	and.w	r3, r3, #1
 8002986:	2b00      	cmp	r3, #0
 8002988:	d044      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d107      	bne.n	80029a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002992:	4b47      	ldr	r3, [pc, #284]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d119      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e07f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d003      	beq.n	80029b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d107      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b2:	4b3f      	ldr	r3, [pc, #252]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d109      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e06f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029c2:	4b3b      	ldr	r3, [pc, #236]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e067      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029d2:	4b37      	ldr	r3, [pc, #220]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f023 0203 	bic.w	r2, r3, #3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	4934      	ldr	r1, [pc, #208]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 80029e0:	4313      	orrs	r3, r2
 80029e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029e4:	f7ff f9d6 	bl	8001d94 <HAL_GetTick>
 80029e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029ea:	e00a      	b.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029ec:	f7ff f9d2 	bl	8001d94 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e04f      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 020c 	and.w	r2, r3, #12
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d1eb      	bne.n	80029ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a14:	4b25      	ldr	r3, [pc, #148]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0307 	and.w	r3, r3, #7
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d20c      	bcs.n	8002a3c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a22:	4b22      	ldr	r3, [pc, #136]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a2a:	4b20      	ldr	r3, [pc, #128]	; (8002aac <HAL_RCC_ClockConfig+0x1b8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0307 	and.w	r3, r3, #7
 8002a32:	683a      	ldr	r2, [r7, #0]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e032      	b.n	8002aa2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0304 	and.w	r3, r3, #4
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d008      	beq.n	8002a5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a48:	4b19      	ldr	r3, [pc, #100]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	4916      	ldr	r1, [pc, #88]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0308 	and.w	r3, r3, #8
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d009      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a66:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	00db      	lsls	r3, r3, #3
 8002a74:	490e      	ldr	r1, [pc, #56]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a7a:	f000 f821 	bl	8002ac0 <HAL_RCC_GetSysClockFreq>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	091b      	lsrs	r3, r3, #4
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	490a      	ldr	r1, [pc, #40]	; (8002ab4 <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	5ccb      	ldrb	r3, [r1, r3]
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	4a09      	ldr	r2, [pc, #36]	; (8002ab8 <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002a96:	4b09      	ldr	r3, [pc, #36]	; (8002abc <HAL_RCC_ClockConfig+0x1c8>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff f936 	bl	8001d0c <HAL_InitTick>

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40023c00 	.word	0x40023c00
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	08007b70 	.word	0x08007b70
 8002ab8:	20000000 	.word	0x20000000
 8002abc:	20000004 	.word	0x20000004

08002ac0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ac4:	b090      	sub	sp, #64	; 0x40
 8002ac6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	637b      	str	r3, [r7, #52]	; 0x34
 8002acc:	2300      	movs	r3, #0
 8002ace:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ad8:	4b59      	ldr	r3, [pc, #356]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	f003 030c 	and.w	r3, r3, #12
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d00d      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x40>
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	f200 80a1 	bhi.w	8002c2c <HAL_RCC_GetSysClockFreq+0x16c>
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d002      	beq.n	8002af4 <HAL_RCC_GetSysClockFreq+0x34>
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d003      	beq.n	8002afa <HAL_RCC_GetSysClockFreq+0x3a>
 8002af2:	e09b      	b.n	8002c2c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002af4:	4b53      	ldr	r3, [pc, #332]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x184>)
 8002af6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002af8:	e09b      	b.n	8002c32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002afa:	4b53      	ldr	r3, [pc, #332]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x188>)
 8002afc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002afe:	e098      	b.n	8002c32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b00:	4b4f      	ldr	r3, [pc, #316]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b08:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b0a:	4b4d      	ldr	r3, [pc, #308]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d028      	beq.n	8002b68 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b16:	4b4a      	ldr	r3, [pc, #296]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	099b      	lsrs	r3, r3, #6
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	623b      	str	r3, [r7, #32]
 8002b20:	627a      	str	r2, [r7, #36]	; 0x24
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002b28:	2100      	movs	r1, #0
 8002b2a:	4b47      	ldr	r3, [pc, #284]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b2c:	fb03 f201 	mul.w	r2, r3, r1
 8002b30:	2300      	movs	r3, #0
 8002b32:	fb00 f303 	mul.w	r3, r0, r3
 8002b36:	4413      	add	r3, r2
 8002b38:	4a43      	ldr	r2, [pc, #268]	; (8002c48 <HAL_RCC_GetSysClockFreq+0x188>)
 8002b3a:	fba0 1202 	umull	r1, r2, r0, r2
 8002b3e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002b40:	460a      	mov	r2, r1
 8002b42:	62ba      	str	r2, [r7, #40]	; 0x28
 8002b44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b46:	4413      	add	r3, r2
 8002b48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	61bb      	str	r3, [r7, #24]
 8002b50:	61fa      	str	r2, [r7, #28]
 8002b52:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b56:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002b5a:	f7fe f825 	bl	8000ba8 <__aeabi_uldivmod>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4613      	mov	r3, r2
 8002b64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b66:	e053      	b.n	8002c10 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b68:	4b35      	ldr	r3, [pc, #212]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	099b      	lsrs	r3, r3, #6
 8002b6e:	2200      	movs	r2, #0
 8002b70:	613b      	str	r3, [r7, #16]
 8002b72:	617a      	str	r2, [r7, #20]
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002b7a:	f04f 0b00 	mov.w	fp, #0
 8002b7e:	4652      	mov	r2, sl
 8002b80:	465b      	mov	r3, fp
 8002b82:	f04f 0000 	mov.w	r0, #0
 8002b86:	f04f 0100 	mov.w	r1, #0
 8002b8a:	0159      	lsls	r1, r3, #5
 8002b8c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b90:	0150      	lsls	r0, r2, #5
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	ebb2 080a 	subs.w	r8, r2, sl
 8002b9a:	eb63 090b 	sbc.w	r9, r3, fp
 8002b9e:	f04f 0200 	mov.w	r2, #0
 8002ba2:	f04f 0300 	mov.w	r3, #0
 8002ba6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002baa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002bae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002bb2:	ebb2 0408 	subs.w	r4, r2, r8
 8002bb6:	eb63 0509 	sbc.w	r5, r3, r9
 8002bba:	f04f 0200 	mov.w	r2, #0
 8002bbe:	f04f 0300 	mov.w	r3, #0
 8002bc2:	00eb      	lsls	r3, r5, #3
 8002bc4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bc8:	00e2      	lsls	r2, r4, #3
 8002bca:	4614      	mov	r4, r2
 8002bcc:	461d      	mov	r5, r3
 8002bce:	eb14 030a 	adds.w	r3, r4, sl
 8002bd2:	603b      	str	r3, [r7, #0]
 8002bd4:	eb45 030b 	adc.w	r3, r5, fp
 8002bd8:	607b      	str	r3, [r7, #4]
 8002bda:	f04f 0200 	mov.w	r2, #0
 8002bde:	f04f 0300 	mov.w	r3, #0
 8002be2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002be6:	4629      	mov	r1, r5
 8002be8:	028b      	lsls	r3, r1, #10
 8002bea:	4621      	mov	r1, r4
 8002bec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bf0:	4621      	mov	r1, r4
 8002bf2:	028a      	lsls	r2, r1, #10
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	60bb      	str	r3, [r7, #8]
 8002bfe:	60fa      	str	r2, [r7, #12]
 8002c00:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c04:	f7fd ffd0 	bl	8000ba8 <__aeabi_uldivmod>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	460b      	mov	r3, r1
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002c10:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <HAL_RCC_GetSysClockFreq+0x180>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	0c1b      	lsrs	r3, r3, #16
 8002c16:	f003 0303 	and.w	r3, r3, #3
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002c20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c28:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c2a:	e002      	b.n	8002c32 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c2c:	4b05      	ldr	r3, [pc, #20]	; (8002c44 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c2e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002c30:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3740      	adds	r7, #64	; 0x40
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c3e:	bf00      	nop
 8002c40:	40023800 	.word	0x40023800
 8002c44:	00f42400 	.word	0x00f42400
 8002c48:	017d7840 	.word	0x017d7840

08002c4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c50:	4b03      	ldr	r3, [pc, #12]	; (8002c60 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c52:	681b      	ldr	r3, [r3, #0]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	20000000 	.word	0x20000000

08002c64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002c68:	f7ff fff0 	bl	8002c4c <HAL_RCC_GetHCLKFreq>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	4b05      	ldr	r3, [pc, #20]	; (8002c84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	0a9b      	lsrs	r3, r3, #10
 8002c74:	f003 0307 	and.w	r3, r3, #7
 8002c78:	4903      	ldr	r1, [pc, #12]	; (8002c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c7a:	5ccb      	ldrb	r3, [r1, r3]
 8002c7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	40023800 	.word	0x40023800
 8002c88:	08007b80 	.word	0x08007b80

08002c8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c90:	f7ff ffdc 	bl	8002c4c <HAL_RCC_GetHCLKFreq>
 8002c94:	4602      	mov	r2, r0
 8002c96:	4b05      	ldr	r3, [pc, #20]	; (8002cac <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c98:	689b      	ldr	r3, [r3, #8]
 8002c9a:	0b5b      	lsrs	r3, r3, #13
 8002c9c:	f003 0307 	and.w	r3, r3, #7
 8002ca0:	4903      	ldr	r1, [pc, #12]	; (8002cb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ca2:	5ccb      	ldrb	r3, [r1, r3]
 8002ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40023800 	.word	0x40023800
 8002cb0:	08007b80 	.word	0x08007b80

08002cb4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b082      	sub	sp, #8
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d101      	bne.n	8002cc6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e041      	b.n	8002d4a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d106      	bne.n	8002ce0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f7fe fe10 	bl	8001900 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3304      	adds	r3, #4
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	f000 fcf0 	bl	80036d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
	...

08002d54 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d001      	beq.n	8002d6c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	e046      	b.n	8002dfa <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a23      	ldr	r2, [pc, #140]	; (8002e08 <HAL_TIM_Base_Start+0xb4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d022      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d86:	d01d      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a1f      	ldr	r2, [pc, #124]	; (8002e0c <HAL_TIM_Base_Start+0xb8>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d018      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a1e      	ldr	r2, [pc, #120]	; (8002e10 <HAL_TIM_Base_Start+0xbc>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d013      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1c      	ldr	r2, [pc, #112]	; (8002e14 <HAL_TIM_Base_Start+0xc0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d00e      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a1b      	ldr	r2, [pc, #108]	; (8002e18 <HAL_TIM_Base_Start+0xc4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d009      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a19      	ldr	r2, [pc, #100]	; (8002e1c <HAL_TIM_Base_Start+0xc8>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d004      	beq.n	8002dc4 <HAL_TIM_Base_Start+0x70>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a18      	ldr	r2, [pc, #96]	; (8002e20 <HAL_TIM_Base_Start+0xcc>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d111      	bne.n	8002de8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f003 0307 	and.w	r3, r3, #7
 8002dce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2b06      	cmp	r3, #6
 8002dd4:	d010      	beq.n	8002df8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f042 0201 	orr.w	r2, r2, #1
 8002de4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de6:	e007      	b.n	8002df8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f042 0201 	orr.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	40010000 	.word	0x40010000
 8002e0c:	40000400 	.word	0x40000400
 8002e10:	40000800 	.word	0x40000800
 8002e14:	40000c00 	.word	0x40000c00
 8002e18:	40010400 	.word	0x40010400
 8002e1c:	40014000 	.word	0x40014000
 8002e20:	40001800 	.word	0x40001800

08002e24 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d101      	bne.n	8002e36 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e041      	b.n	8002eba <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 f839 	bl	8002ec2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2202      	movs	r2, #2
 8002e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681a      	ldr	r2, [r3, #0]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3304      	adds	r3, #4
 8002e60:	4619      	mov	r1, r3
 8002e62:	4610      	mov	r0, r2
 8002e64:	f000 fc38 	bl	80036d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b083      	sub	sp, #12
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
	...

08002ed8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d104      	bne.n	8002ef6 <HAL_TIM_IC_Start_IT+0x1e>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	e013      	b.n	8002f1e <HAL_TIM_IC_Start_IT+0x46>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d104      	bne.n	8002f06 <HAL_TIM_IC_Start_IT+0x2e>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	e00b      	b.n	8002f1e <HAL_TIM_IC_Start_IT+0x46>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2b08      	cmp	r3, #8
 8002f0a:	d104      	bne.n	8002f16 <HAL_TIM_IC_Start_IT+0x3e>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	e003      	b.n	8002f1e <HAL_TIM_IC_Start_IT+0x46>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d104      	bne.n	8002f30 <HAL_TIM_IC_Start_IT+0x58>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	e013      	b.n	8002f58 <HAL_TIM_IC_Start_IT+0x80>
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	2b04      	cmp	r3, #4
 8002f34:	d104      	bne.n	8002f40 <HAL_TIM_IC_Start_IT+0x68>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	e00b      	b.n	8002f58 <HAL_TIM_IC_Start_IT+0x80>
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	2b08      	cmp	r3, #8
 8002f44:	d104      	bne.n	8002f50 <HAL_TIM_IC_Start_IT+0x78>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e003      	b.n	8002f58 <HAL_TIM_IC_Start_IT+0x80>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8002f5a:	7bbb      	ldrb	r3, [r7, #14]
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	d102      	bne.n	8002f66 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8002f60:	7b7b      	ldrb	r3, [r7, #13]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d001      	beq.n	8002f6a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e0cc      	b.n	8003104 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d104      	bne.n	8002f7a <HAL_TIM_IC_Start_IT+0xa2>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2202      	movs	r2, #2
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f78:	e013      	b.n	8002fa2 <HAL_TIM_IC_Start_IT+0xca>
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	2b04      	cmp	r3, #4
 8002f7e:	d104      	bne.n	8002f8a <HAL_TIM_IC_Start_IT+0xb2>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2202      	movs	r2, #2
 8002f84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f88:	e00b      	b.n	8002fa2 <HAL_TIM_IC_Start_IT+0xca>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d104      	bne.n	8002f9a <HAL_TIM_IC_Start_IT+0xc2>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f98:	e003      	b.n	8002fa2 <HAL_TIM_IC_Start_IT+0xca>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d104      	bne.n	8002fb2 <HAL_TIM_IC_Start_IT+0xda>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2202      	movs	r2, #2
 8002fac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fb0:	e013      	b.n	8002fda <HAL_TIM_IC_Start_IT+0x102>
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	2b04      	cmp	r3, #4
 8002fb6:	d104      	bne.n	8002fc2 <HAL_TIM_IC_Start_IT+0xea>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2202      	movs	r2, #2
 8002fbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fc0:	e00b      	b.n	8002fda <HAL_TIM_IC_Start_IT+0x102>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	2b08      	cmp	r3, #8
 8002fc6:	d104      	bne.n	8002fd2 <HAL_TIM_IC_Start_IT+0xfa>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2202      	movs	r2, #2
 8002fcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fd0:	e003      	b.n	8002fda <HAL_TIM_IC_Start_IT+0x102>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b0c      	cmp	r3, #12
 8002fde:	d841      	bhi.n	8003064 <HAL_TIM_IC_Start_IT+0x18c>
 8002fe0:	a201      	add	r2, pc, #4	; (adr r2, 8002fe8 <HAL_TIM_IC_Start_IT+0x110>)
 8002fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe6:	bf00      	nop
 8002fe8:	0800301d 	.word	0x0800301d
 8002fec:	08003065 	.word	0x08003065
 8002ff0:	08003065 	.word	0x08003065
 8002ff4:	08003065 	.word	0x08003065
 8002ff8:	0800302f 	.word	0x0800302f
 8002ffc:	08003065 	.word	0x08003065
 8003000:	08003065 	.word	0x08003065
 8003004:	08003065 	.word	0x08003065
 8003008:	08003041 	.word	0x08003041
 800300c:	08003065 	.word	0x08003065
 8003010:	08003065 	.word	0x08003065
 8003014:	08003065 	.word	0x08003065
 8003018:	08003053 	.word	0x08003053
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0202 	orr.w	r2, r2, #2
 800302a:	60da      	str	r2, [r3, #12]
      break;
 800302c:	e01d      	b.n	800306a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68da      	ldr	r2, [r3, #12]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f042 0204 	orr.w	r2, r2, #4
 800303c:	60da      	str	r2, [r3, #12]
      break;
 800303e:	e014      	b.n	800306a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	68da      	ldr	r2, [r3, #12]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f042 0208 	orr.w	r2, r2, #8
 800304e:	60da      	str	r2, [r3, #12]
      break;
 8003050:	e00b      	b.n	800306a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f042 0210 	orr.w	r2, r2, #16
 8003060:	60da      	str	r2, [r3, #12]
      break;
 8003062:	e002      	b.n	800306a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	73fb      	strb	r3, [r7, #15]
      break;
 8003068:	bf00      	nop
  }

  if (status == HAL_OK)
 800306a:	7bfb      	ldrb	r3, [r7, #15]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d148      	bne.n	8003102 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2201      	movs	r2, #1
 8003076:	6839      	ldr	r1, [r7, #0]
 8003078:	4618      	mov	r0, r3
 800307a:	f000 fd91 	bl	8003ba0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a22      	ldr	r2, [pc, #136]	; (800310c <HAL_TIM_IC_Start_IT+0x234>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d022      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003090:	d01d      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a1e      	ldr	r2, [pc, #120]	; (8003110 <HAL_TIM_IC_Start_IT+0x238>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d018      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a1c      	ldr	r2, [pc, #112]	; (8003114 <HAL_TIM_IC_Start_IT+0x23c>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d013      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a1b      	ldr	r2, [pc, #108]	; (8003118 <HAL_TIM_IC_Start_IT+0x240>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d00e      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a19      	ldr	r2, [pc, #100]	; (800311c <HAL_TIM_IC_Start_IT+0x244>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d009      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a18      	ldr	r2, [pc, #96]	; (8003120 <HAL_TIM_IC_Start_IT+0x248>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d004      	beq.n	80030ce <HAL_TIM_IC_Start_IT+0x1f6>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a16      	ldr	r2, [pc, #88]	; (8003124 <HAL_TIM_IC_Start_IT+0x24c>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d111      	bne.n	80030f2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b06      	cmp	r3, #6
 80030de:	d010      	beq.n	8003102 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f042 0201 	orr.w	r2, r2, #1
 80030ee:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f0:	e007      	b.n	8003102 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0201 	orr.w	r2, r2, #1
 8003100:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003102:	7bfb      	ldrb	r3, [r7, #15]
}
 8003104:	4618      	mov	r0, r3
 8003106:	3710      	adds	r7, #16
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40010000 	.word	0x40010000
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800
 8003118:	40000c00 	.word	0x40000c00
 800311c:	40010400 	.word	0x40010400
 8003120:	40014000 	.word	0x40014000
 8003124:	40001800 	.word	0x40001800

08003128 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	691b      	ldr	r3, [r3, #16]
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b02      	cmp	r3, #2
 800313c:	d122      	bne.n	8003184 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f003 0302 	and.w	r3, r3, #2
 8003148:	2b02      	cmp	r3, #2
 800314a:	d11b      	bne.n	8003184 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f06f 0202 	mvn.w	r2, #2
 8003154:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	699b      	ldr	r3, [r3, #24]
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7fe f8fe 	bl	800136c <HAL_TIM_IC_CaptureCallback>
 8003170:	e005      	b.n	800317e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	f000 fa92 	bl	800369c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 fa99 	bl	80036b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	f003 0304 	and.w	r3, r3, #4
 800318e:	2b04      	cmp	r3, #4
 8003190:	d122      	bne.n	80031d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	f003 0304 	and.w	r3, r3, #4
 800319c:	2b04      	cmp	r3, #4
 800319e:	d11b      	bne.n	80031d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f06f 0204 	mvn.w	r2, #4
 80031a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2202      	movs	r2, #2
 80031ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	699b      	ldr	r3, [r3, #24]
 80031b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d003      	beq.n	80031c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7fe f8d4 	bl	800136c <HAL_TIM_IC_CaptureCallback>
 80031c4:	e005      	b.n	80031d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 fa68 	bl	800369c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 fa6f 	bl	80036b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	f003 0308 	and.w	r3, r3, #8
 80031e2:	2b08      	cmp	r3, #8
 80031e4:	d122      	bne.n	800322c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0308 	and.w	r3, r3, #8
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d11b      	bne.n	800322c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f06f 0208 	mvn.w	r2, #8
 80031fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2204      	movs	r2, #4
 8003202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d003      	beq.n	800321a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7fe f8aa 	bl	800136c <HAL_TIM_IC_CaptureCallback>
 8003218:	e005      	b.n	8003226 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fa3e 	bl	800369c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003220:	6878      	ldr	r0, [r7, #4]
 8003222:	f000 fa45 	bl	80036b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2200      	movs	r2, #0
 800322a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	691b      	ldr	r3, [r3, #16]
 8003232:	f003 0310 	and.w	r3, r3, #16
 8003236:	2b10      	cmp	r3, #16
 8003238:	d122      	bne.n	8003280 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68db      	ldr	r3, [r3, #12]
 8003240:	f003 0310 	and.w	r3, r3, #16
 8003244:	2b10      	cmp	r3, #16
 8003246:	d11b      	bne.n	8003280 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0210 	mvn.w	r2, #16
 8003250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2208      	movs	r2, #8
 8003256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fe f880 	bl	800136c <HAL_TIM_IC_CaptureCallback>
 800326c:	e005      	b.n	800327a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 fa14 	bl	800369c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 fa1b 	bl	80036b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	2b01      	cmp	r3, #1
 800328c:	d10e      	bne.n	80032ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b01      	cmp	r3, #1
 800329a:	d107      	bne.n	80032ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f06f 0201 	mvn.w	r2, #1
 80032a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 f9ee 	bl	8003688 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	691b      	ldr	r3, [r3, #16]
 80032b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032b6:	2b80      	cmp	r3, #128	; 0x80
 80032b8:	d10e      	bne.n	80032d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c4:	2b80      	cmp	r3, #128	; 0x80
 80032c6:	d107      	bne.n	80032d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80032d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f000 fd10 	bl	8003cf8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e2:	2b40      	cmp	r3, #64	; 0x40
 80032e4:	d10e      	bne.n	8003304 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f0:	2b40      	cmp	r3, #64	; 0x40
 80032f2:	d107      	bne.n	8003304 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80032fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f000 f9e0 	bl	80036c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f003 0320 	and.w	r3, r3, #32
 800330e:	2b20      	cmp	r3, #32
 8003310:	d10e      	bne.n	8003330 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f003 0320 	and.w	r3, r3, #32
 800331c:	2b20      	cmp	r3, #32
 800331e:	d107      	bne.n	8003330 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f06f 0220 	mvn.w	r2, #32
 8003328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fcda 	bl	8003ce4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003352:	2302      	movs	r3, #2
 8003354:	e088      	b.n	8003468 <HAL_TIM_IC_ConfigChannel+0x130>
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d11b      	bne.n	800339c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6818      	ldr	r0, [r3, #0]
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	6819      	ldr	r1, [r3, #0]
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	f000 fa50 	bl	8003818 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	699a      	ldr	r2, [r3, #24]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 020c 	bic.w	r2, r2, #12
 8003386:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6999      	ldr	r1, [r3, #24]
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	689a      	ldr	r2, [r3, #8]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	430a      	orrs	r2, r1
 8003398:	619a      	str	r2, [r3, #24]
 800339a:	e060      	b.n	800345e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b04      	cmp	r3, #4
 80033a0:	d11c      	bne.n	80033dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6818      	ldr	r0, [r3, #0]
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	6819      	ldr	r1, [r3, #0]
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f000 fad4 	bl	800395e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	699a      	ldr	r2, [r3, #24]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80033c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6999      	ldr	r1, [r3, #24]
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	021a      	lsls	r2, r3, #8
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	430a      	orrs	r2, r1
 80033d8:	619a      	str	r2, [r3, #24]
 80033da:	e040      	b.n	800345e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b08      	cmp	r3, #8
 80033e0:	d11b      	bne.n	800341a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6818      	ldr	r0, [r3, #0]
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	6819      	ldr	r1, [r3, #0]
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	68db      	ldr	r3, [r3, #12]
 80033f2:	f000 fb21 	bl	8003a38 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	69da      	ldr	r2, [r3, #28]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 020c 	bic.w	r2, r2, #12
 8003404:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	69d9      	ldr	r1, [r3, #28]
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	430a      	orrs	r2, r1
 8003416:	61da      	str	r2, [r3, #28]
 8003418:	e021      	b.n	800345e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2b0c      	cmp	r3, #12
 800341e:	d11c      	bne.n	800345a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6818      	ldr	r0, [r3, #0]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	6819      	ldr	r1, [r3, #0]
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	685a      	ldr	r2, [r3, #4]
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f000 fb3e 	bl	8003ab0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	69da      	ldr	r2, [r3, #28]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003442:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	69d9      	ldr	r1, [r3, #28]
 800344a:	68bb      	ldr	r3, [r7, #8]
 800344c:	689b      	ldr	r3, [r3, #8]
 800344e:	021a      	lsls	r2, r3, #8
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	61da      	str	r2, [r3, #28]
 8003458:	e001      	b.n	800345e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003466:	7dfb      	ldrb	r3, [r7, #23]
}
 8003468:	4618      	mov	r0, r3
 800346a:	3718      	adds	r7, #24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800347a:	2300      	movs	r3, #0
 800347c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_TIM_ConfigClockSource+0x1c>
 8003488:	2302      	movs	r3, #2
 800348a:	e0b4      	b.n	80035f6 <HAL_TIM_ConfigClockSource+0x186>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2202      	movs	r2, #2
 8003498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034c4:	d03e      	beq.n	8003544 <HAL_TIM_ConfigClockSource+0xd4>
 80034c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034ca:	f200 8087 	bhi.w	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 80034ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034d2:	f000 8086 	beq.w	80035e2 <HAL_TIM_ConfigClockSource+0x172>
 80034d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034da:	d87f      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 80034dc:	2b70      	cmp	r3, #112	; 0x70
 80034de:	d01a      	beq.n	8003516 <HAL_TIM_ConfigClockSource+0xa6>
 80034e0:	2b70      	cmp	r3, #112	; 0x70
 80034e2:	d87b      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 80034e4:	2b60      	cmp	r3, #96	; 0x60
 80034e6:	d050      	beq.n	800358a <HAL_TIM_ConfigClockSource+0x11a>
 80034e8:	2b60      	cmp	r3, #96	; 0x60
 80034ea:	d877      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 80034ec:	2b50      	cmp	r3, #80	; 0x50
 80034ee:	d03c      	beq.n	800356a <HAL_TIM_ConfigClockSource+0xfa>
 80034f0:	2b50      	cmp	r3, #80	; 0x50
 80034f2:	d873      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 80034f4:	2b40      	cmp	r3, #64	; 0x40
 80034f6:	d058      	beq.n	80035aa <HAL_TIM_ConfigClockSource+0x13a>
 80034f8:	2b40      	cmp	r3, #64	; 0x40
 80034fa:	d86f      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 80034fc:	2b30      	cmp	r3, #48	; 0x30
 80034fe:	d064      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0x15a>
 8003500:	2b30      	cmp	r3, #48	; 0x30
 8003502:	d86b      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 8003504:	2b20      	cmp	r3, #32
 8003506:	d060      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0x15a>
 8003508:	2b20      	cmp	r3, #32
 800350a:	d867      	bhi.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
 800350c:	2b00      	cmp	r3, #0
 800350e:	d05c      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0x15a>
 8003510:	2b10      	cmp	r3, #16
 8003512:	d05a      	beq.n	80035ca <HAL_TIM_ConfigClockSource+0x15a>
 8003514:	e062      	b.n	80035dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6818      	ldr	r0, [r3, #0]
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	6899      	ldr	r1, [r3, #8]
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685a      	ldr	r2, [r3, #4]
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f000 fb1b 	bl	8003b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003538:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	68ba      	ldr	r2, [r7, #8]
 8003540:	609a      	str	r2, [r3, #8]
      break;
 8003542:	e04f      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6818      	ldr	r0, [r3, #0]
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	6899      	ldr	r1, [r3, #8]
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685a      	ldr	r2, [r3, #4]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	f000 fb04 	bl	8003b60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003566:	609a      	str	r2, [r3, #8]
      break;
 8003568:	e03c      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6818      	ldr	r0, [r3, #0]
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	6859      	ldr	r1, [r3, #4]
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	461a      	mov	r2, r3
 8003578:	f000 f9c2 	bl	8003900 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	2150      	movs	r1, #80	; 0x50
 8003582:	4618      	mov	r0, r3
 8003584:	f000 fad1 	bl	8003b2a <TIM_ITRx_SetConfig>
      break;
 8003588:	e02c      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6818      	ldr	r0, [r3, #0]
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	6859      	ldr	r1, [r3, #4]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	461a      	mov	r2, r3
 8003598:	f000 fa1e 	bl	80039d8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2160      	movs	r1, #96	; 0x60
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fac1 	bl	8003b2a <TIM_ITRx_SetConfig>
      break;
 80035a8:	e01c      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6818      	ldr	r0, [r3, #0]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	6859      	ldr	r1, [r3, #4]
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	461a      	mov	r2, r3
 80035b8:	f000 f9a2 	bl	8003900 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2140      	movs	r1, #64	; 0x40
 80035c2:	4618      	mov	r0, r3
 80035c4:	f000 fab1 	bl	8003b2a <TIM_ITRx_SetConfig>
      break;
 80035c8:	e00c      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4619      	mov	r1, r3
 80035d4:	4610      	mov	r0, r2
 80035d6:	f000 faa8 	bl	8003b2a <TIM_ITRx_SetConfig>
      break;
 80035da:	e003      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
      break;
 80035e0:	e000      	b.n	80035e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80035e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2201      	movs	r2, #1
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800360a:	2300      	movs	r3, #0
 800360c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	2b0c      	cmp	r3, #12
 8003612:	d831      	bhi.n	8003678 <HAL_TIM_ReadCapturedValue+0x78>
 8003614:	a201      	add	r2, pc, #4	; (adr r2, 800361c <HAL_TIM_ReadCapturedValue+0x1c>)
 8003616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800361a:	bf00      	nop
 800361c:	08003651 	.word	0x08003651
 8003620:	08003679 	.word	0x08003679
 8003624:	08003679 	.word	0x08003679
 8003628:	08003679 	.word	0x08003679
 800362c:	0800365b 	.word	0x0800365b
 8003630:	08003679 	.word	0x08003679
 8003634:	08003679 	.word	0x08003679
 8003638:	08003679 	.word	0x08003679
 800363c:	08003665 	.word	0x08003665
 8003640:	08003679 	.word	0x08003679
 8003644:	08003679 	.word	0x08003679
 8003648:	08003679 	.word	0x08003679
 800364c:	0800366f 	.word	0x0800366f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003656:	60fb      	str	r3, [r7, #12]

      break;
 8003658:	e00f      	b.n	800367a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003660:	60fb      	str	r3, [r7, #12]

      break;
 8003662:	e00a      	b.n	800367a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800366a:	60fb      	str	r3, [r7, #12]

      break;
 800366c:	e005      	b.n	800367a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	60fb      	str	r3, [r7, #12]

      break;
 8003676:	e000      	b.n	800367a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8003678:	bf00      	nop
  }

  return tmpreg;
 800367a:	68fb      	ldr	r3, [r7, #12]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3714      	adds	r7, #20
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003690:	bf00      	nop
 8003692:	370c      	adds	r7, #12
 8003694:	46bd      	mov	sp, r7
 8003696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369a:	4770      	bx	lr

0800369c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80036a4:	bf00      	nop
 80036a6:	370c      	adds	r7, #12
 80036a8:	46bd      	mov	sp, r7
 80036aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ae:	4770      	bx	lr

080036b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80036b8:	bf00      	nop
 80036ba:	370c      	adds	r7, #12
 80036bc:	46bd      	mov	sp, r7
 80036be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c2:	4770      	bx	lr

080036c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80036cc:	bf00      	nop
 80036ce:	370c      	adds	r7, #12
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80036d8:	b480      	push	{r7}
 80036da:	b085      	sub	sp, #20
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a40      	ldr	r2, [pc, #256]	; (80037ec <TIM_Base_SetConfig+0x114>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d013      	beq.n	8003718 <TIM_Base_SetConfig+0x40>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036f6:	d00f      	beq.n	8003718 <TIM_Base_SetConfig+0x40>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a3d      	ldr	r2, [pc, #244]	; (80037f0 <TIM_Base_SetConfig+0x118>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d00b      	beq.n	8003718 <TIM_Base_SetConfig+0x40>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	4a3c      	ldr	r2, [pc, #240]	; (80037f4 <TIM_Base_SetConfig+0x11c>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d007      	beq.n	8003718 <TIM_Base_SetConfig+0x40>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	4a3b      	ldr	r2, [pc, #236]	; (80037f8 <TIM_Base_SetConfig+0x120>)
 800370c:	4293      	cmp	r3, r2
 800370e:	d003      	beq.n	8003718 <TIM_Base_SetConfig+0x40>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a3a      	ldr	r2, [pc, #232]	; (80037fc <TIM_Base_SetConfig+0x124>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d108      	bne.n	800372a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800371e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a2f      	ldr	r2, [pc, #188]	; (80037ec <TIM_Base_SetConfig+0x114>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d02b      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003738:	d027      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a2c      	ldr	r2, [pc, #176]	; (80037f0 <TIM_Base_SetConfig+0x118>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d023      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a2b      	ldr	r2, [pc, #172]	; (80037f4 <TIM_Base_SetConfig+0x11c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d01f      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a2a      	ldr	r2, [pc, #168]	; (80037f8 <TIM_Base_SetConfig+0x120>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d01b      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	4a29      	ldr	r2, [pc, #164]	; (80037fc <TIM_Base_SetConfig+0x124>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d017      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a28      	ldr	r2, [pc, #160]	; (8003800 <TIM_Base_SetConfig+0x128>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d013      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4a27      	ldr	r2, [pc, #156]	; (8003804 <TIM_Base_SetConfig+0x12c>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d00f      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a26      	ldr	r2, [pc, #152]	; (8003808 <TIM_Base_SetConfig+0x130>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d00b      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a25      	ldr	r2, [pc, #148]	; (800380c <TIM_Base_SetConfig+0x134>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d007      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a24      	ldr	r2, [pc, #144]	; (8003810 <TIM_Base_SetConfig+0x138>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d003      	beq.n	800378a <TIM_Base_SetConfig+0xb2>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a23      	ldr	r2, [pc, #140]	; (8003814 <TIM_Base_SetConfig+0x13c>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d108      	bne.n	800379c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003790:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	4313      	orrs	r3, r2
 800379a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	68fa      	ldr	r2, [r7, #12]
 80037ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a0a      	ldr	r2, [pc, #40]	; (80037ec <TIM_Base_SetConfig+0x114>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d003      	beq.n	80037d0 <TIM_Base_SetConfig+0xf8>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	4a0c      	ldr	r2, [pc, #48]	; (80037fc <TIM_Base_SetConfig+0x124>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d103      	bne.n	80037d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	691a      	ldr	r2, [r3, #16]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2201      	movs	r2, #1
 80037dc:	615a      	str	r2, [r3, #20]
}
 80037de:	bf00      	nop
 80037e0:	3714      	adds	r7, #20
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40010000 	.word	0x40010000
 80037f0:	40000400 	.word	0x40000400
 80037f4:	40000800 	.word	0x40000800
 80037f8:	40000c00 	.word	0x40000c00
 80037fc:	40010400 	.word	0x40010400
 8003800:	40014000 	.word	0x40014000
 8003804:	40014400 	.word	0x40014400
 8003808:	40014800 	.word	0x40014800
 800380c:	40001800 	.word	0x40001800
 8003810:	40001c00 	.word	0x40001c00
 8003814:	40002000 	.word	0x40002000

08003818 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003818:	b480      	push	{r7}
 800381a:	b087      	sub	sp, #28
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6a1b      	ldr	r3, [r3, #32]
 800382a:	f023 0201 	bic.w	r2, r3, #1
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	4a28      	ldr	r2, [pc, #160]	; (80038e4 <TIM_TI1_SetConfig+0xcc>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d01b      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800384c:	d017      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	4a25      	ldr	r2, [pc, #148]	; (80038e8 <TIM_TI1_SetConfig+0xd0>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d013      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4a24      	ldr	r2, [pc, #144]	; (80038ec <TIM_TI1_SetConfig+0xd4>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d00f      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	4a23      	ldr	r2, [pc, #140]	; (80038f0 <TIM_TI1_SetConfig+0xd8>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d00b      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	4a22      	ldr	r2, [pc, #136]	; (80038f4 <TIM_TI1_SetConfig+0xdc>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d007      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	4a21      	ldr	r2, [pc, #132]	; (80038f8 <TIM_TI1_SetConfig+0xe0>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d003      	beq.n	800387e <TIM_TI1_SetConfig+0x66>
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a20      	ldr	r2, [pc, #128]	; (80038fc <TIM_TI1_SetConfig+0xe4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d101      	bne.n	8003882 <TIM_TI1_SetConfig+0x6a>
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <TIM_TI1_SetConfig+0x6c>
 8003882:	2300      	movs	r3, #0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f023 0303 	bic.w	r3, r3, #3
 800388e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4313      	orrs	r3, r2
 8003896:	617b      	str	r3, [r7, #20]
 8003898:	e003      	b.n	80038a2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	f043 0301 	orr.w	r3, r3, #1
 80038a0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80038a8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	011b      	lsls	r3, r3, #4
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	697a      	ldr	r2, [r7, #20]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	f023 030a 	bic.w	r3, r3, #10
 80038bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	f003 030a 	and.w	r3, r3, #10
 80038c4:	693a      	ldr	r2, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	697a      	ldr	r2, [r7, #20]
 80038ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	621a      	str	r2, [r3, #32]
}
 80038d6:	bf00      	nop
 80038d8:	371c      	adds	r7, #28
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	40010000 	.word	0x40010000
 80038e8:	40000400 	.word	0x40000400
 80038ec:	40000800 	.word	0x40000800
 80038f0:	40000c00 	.word	0x40000c00
 80038f4:	40010400 	.word	0x40010400
 80038f8:	40014000 	.word	0x40014000
 80038fc:	40001800 	.word	0x40001800

08003900 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6a1b      	ldr	r3, [r3, #32]
 8003910:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	f023 0201 	bic.w	r2, r3, #1
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	699b      	ldr	r3, [r3, #24]
 8003922:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800392a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f023 030a 	bic.w	r3, r3, #10
 800393c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800393e:	697a      	ldr	r2, [r7, #20]
 8003940:	68bb      	ldr	r3, [r7, #8]
 8003942:	4313      	orrs	r3, r2
 8003944:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	693a      	ldr	r2, [r7, #16]
 800394a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	697a      	ldr	r2, [r7, #20]
 8003950:	621a      	str	r2, [r3, #32]
}
 8003952:	bf00      	nop
 8003954:	371c      	adds	r7, #28
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800395e:	b480      	push	{r7}
 8003960:	b087      	sub	sp, #28
 8003962:	af00      	add	r7, sp, #0
 8003964:	60f8      	str	r0, [r7, #12]
 8003966:	60b9      	str	r1, [r7, #8]
 8003968:	607a      	str	r2, [r7, #4]
 800396a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6a1b      	ldr	r3, [r3, #32]
 8003970:	f023 0210 	bic.w	r2, r3, #16
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	699b      	ldr	r3, [r3, #24]
 800397c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6a1b      	ldr	r3, [r3, #32]
 8003982:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800398a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	021b      	lsls	r3, r3, #8
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	4313      	orrs	r3, r2
 8003994:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800399c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	031b      	lsls	r3, r3, #12
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039b0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	011b      	lsls	r3, r3, #4
 80039b6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4313      	orrs	r3, r2
 80039be:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	621a      	str	r2, [r3, #32]
}
 80039cc:	bf00      	nop
 80039ce:	371c      	adds	r7, #28
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039d8:	b480      	push	{r7}
 80039da:	b087      	sub	sp, #28
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	f023 0210 	bic.w	r2, r3, #16
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	031b      	lsls	r3, r3, #12
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	621a      	str	r2, [r3, #32]
}
 8003a2c:	bf00      	nop
 8003a2e:	371c      	adds	r7, #28
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b087      	sub	sp, #28
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	69db      	ldr	r3, [r3, #28]
 8003a56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a1b      	ldr	r3, [r3, #32]
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f023 0303 	bic.w	r3, r3, #3
 8003a64:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8003a66:	697a      	ldr	r2, [r7, #20]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	011b      	lsls	r3, r3, #4
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003a88:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	021b      	lsls	r3, r3, #8
 8003a8e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	4313      	orrs	r3, r2
 8003a96:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	693a      	ldr	r2, [r7, #16]
 8003aa2:	621a      	str	r2, [r3, #32]
}
 8003aa4:	bf00      	nop
 8003aa6:	371c      	adds	r7, #28
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003ab0:	b480      	push	{r7}
 8003ab2:	b087      	sub	sp, #28
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	60f8      	str	r0, [r7, #12]
 8003ab8:	60b9      	str	r1, [r7, #8]
 8003aba:	607a      	str	r2, [r7, #4]
 8003abc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	69db      	ldr	r3, [r3, #28]
 8003ace:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a1b      	ldr	r3, [r3, #32]
 8003ad4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003adc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	021b      	lsls	r3, r3, #8
 8003ae2:	697a      	ldr	r2, [r7, #20]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003aee:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	031b      	lsls	r3, r3, #12
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8003b02:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	031b      	lsls	r3, r3, #12
 8003b08:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	697a      	ldr	r2, [r7, #20]
 8003b16:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	693a      	ldr	r2, [r7, #16]
 8003b1c:	621a      	str	r2, [r3, #32]
}
 8003b1e:	bf00      	nop
 8003b20:	371c      	adds	r7, #28
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr

08003b2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b2a:	b480      	push	{r7}
 8003b2c:	b085      	sub	sp, #20
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	4313      	orrs	r3, r2
 8003b48:	f043 0307 	orr.w	r3, r3, #7
 8003b4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	68fa      	ldr	r2, [r7, #12]
 8003b52:	609a      	str	r2, [r3, #8]
}
 8003b54:	bf00      	nop
 8003b56:	3714      	adds	r7, #20
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b087      	sub	sp, #28
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
 8003b6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	021a      	lsls	r2, r3, #8
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	431a      	orrs	r2, r3
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	609a      	str	r2, [r3, #8]
}
 8003b94:	bf00      	nop
 8003b96:	371c      	adds	r7, #28
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b087      	sub	sp, #28
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	f003 031f 	and.w	r3, r3, #31
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6a1a      	ldr	r2, [r3, #32]
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	43db      	mvns	r3, r3
 8003bc2:	401a      	ands	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6a1a      	ldr	r2, [r3, #32]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	f003 031f 	and.w	r3, r3, #31
 8003bd2:	6879      	ldr	r1, [r7, #4]
 8003bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd8:	431a      	orrs	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	621a      	str	r2, [r3, #32]
}
 8003bde:	bf00      	nop
 8003be0:	371c      	adds	r7, #28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b085      	sub	sp, #20
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e05a      	b.n	8003cba <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68fa      	ldr	r2, [r7, #12]
 8003c3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a21      	ldr	r2, [pc, #132]	; (8003cc8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d022      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c50:	d01d      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a1d      	ldr	r2, [pc, #116]	; (8003ccc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d018      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a1b      	ldr	r2, [pc, #108]	; (8003cd0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d013      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a1a      	ldr	r2, [pc, #104]	; (8003cd4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d00e      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a18      	ldr	r2, [pc, #96]	; (8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d009      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a17      	ldr	r2, [pc, #92]	; (8003cdc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d004      	beq.n	8003c8e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a15      	ldr	r2, [pc, #84]	; (8003ce0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d10c      	bne.n	8003ca8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c94:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	40010000 	.word	0x40010000
 8003ccc:	40000400 	.word	0x40000400
 8003cd0:	40000800 	.word	0x40000800
 8003cd4:	40000c00 	.word	0x40000c00
 8003cd8:	40010400 	.word	0x40010400
 8003cdc:	40014000 	.word	0x40014000
 8003ce0:	40001800 	.word	0x40001800

08003ce4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e03f      	b.n	8003d9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d106      	bne.n	8003d38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7fd fe4a 	bl	80019cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2224      	movs	r2, #36	; 0x24
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 f829 	bl	8003da8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	695a      	ldr	r2, [r3, #20]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
	...

08003da8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003da8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dac:	b0c0      	sub	sp, #256	; 0x100
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dc4:	68d9      	ldr	r1, [r3, #12]
 8003dc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	ea40 0301 	orr.w	r3, r0, r1
 8003dd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	431a      	orrs	r2, r3
 8003de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	431a      	orrs	r2, r3
 8003de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003e00:	f021 010c 	bic.w	r1, r1, #12
 8003e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003e0e:	430b      	orrs	r3, r1
 8003e10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	695b      	ldr	r3, [r3, #20]
 8003e1a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e22:	6999      	ldr	r1, [r3, #24]
 8003e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	ea40 0301 	orr.w	r3, r0, r1
 8003e2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	4b8f      	ldr	r3, [pc, #572]	; (8004074 <UART_SetConfig+0x2cc>)
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d005      	beq.n	8003e48 <UART_SetConfig+0xa0>
 8003e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	4b8d      	ldr	r3, [pc, #564]	; (8004078 <UART_SetConfig+0x2d0>)
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d104      	bne.n	8003e52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e48:	f7fe ff20 	bl	8002c8c <HAL_RCC_GetPCLK2Freq>
 8003e4c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003e50:	e003      	b.n	8003e5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e52:	f7fe ff07 	bl	8002c64 <HAL_RCC_GetPCLK1Freq>
 8003e56:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e64:	f040 810c 	bne.w	8004080 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003e72:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003e76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003e7a:	4622      	mov	r2, r4
 8003e7c:	462b      	mov	r3, r5
 8003e7e:	1891      	adds	r1, r2, r2
 8003e80:	65b9      	str	r1, [r7, #88]	; 0x58
 8003e82:	415b      	adcs	r3, r3
 8003e84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003e8a:	4621      	mov	r1, r4
 8003e8c:	eb12 0801 	adds.w	r8, r2, r1
 8003e90:	4629      	mov	r1, r5
 8003e92:	eb43 0901 	adc.w	r9, r3, r1
 8003e96:	f04f 0200 	mov.w	r2, #0
 8003e9a:	f04f 0300 	mov.w	r3, #0
 8003e9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ea2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ea6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003eaa:	4690      	mov	r8, r2
 8003eac:	4699      	mov	r9, r3
 8003eae:	4623      	mov	r3, r4
 8003eb0:	eb18 0303 	adds.w	r3, r8, r3
 8003eb4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003eb8:	462b      	mov	r3, r5
 8003eba:	eb49 0303 	adc.w	r3, r9, r3
 8003ebe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003ece:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003ed2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003ed6:	460b      	mov	r3, r1
 8003ed8:	18db      	adds	r3, r3, r3
 8003eda:	653b      	str	r3, [r7, #80]	; 0x50
 8003edc:	4613      	mov	r3, r2
 8003ede:	eb42 0303 	adc.w	r3, r2, r3
 8003ee2:	657b      	str	r3, [r7, #84]	; 0x54
 8003ee4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003ee8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003eec:	f7fc fe5c 	bl	8000ba8 <__aeabi_uldivmod>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	4b61      	ldr	r3, [pc, #388]	; (800407c <UART_SetConfig+0x2d4>)
 8003ef6:	fba3 2302 	umull	r2, r3, r3, r2
 8003efa:	095b      	lsrs	r3, r3, #5
 8003efc:	011c      	lsls	r4, r3, #4
 8003efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f02:	2200      	movs	r2, #0
 8003f04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003f08:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003f0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003f10:	4642      	mov	r2, r8
 8003f12:	464b      	mov	r3, r9
 8003f14:	1891      	adds	r1, r2, r2
 8003f16:	64b9      	str	r1, [r7, #72]	; 0x48
 8003f18:	415b      	adcs	r3, r3
 8003f1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003f20:	4641      	mov	r1, r8
 8003f22:	eb12 0a01 	adds.w	sl, r2, r1
 8003f26:	4649      	mov	r1, r9
 8003f28:	eb43 0b01 	adc.w	fp, r3, r1
 8003f2c:	f04f 0200 	mov.w	r2, #0
 8003f30:	f04f 0300 	mov.w	r3, #0
 8003f34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f40:	4692      	mov	sl, r2
 8003f42:	469b      	mov	fp, r3
 8003f44:	4643      	mov	r3, r8
 8003f46:	eb1a 0303 	adds.w	r3, sl, r3
 8003f4a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003f4e:	464b      	mov	r3, r9
 8003f50:	eb4b 0303 	adc.w	r3, fp, r3
 8003f54:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003f64:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003f68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003f6c:	460b      	mov	r3, r1
 8003f6e:	18db      	adds	r3, r3, r3
 8003f70:	643b      	str	r3, [r7, #64]	; 0x40
 8003f72:	4613      	mov	r3, r2
 8003f74:	eb42 0303 	adc.w	r3, r2, r3
 8003f78:	647b      	str	r3, [r7, #68]	; 0x44
 8003f7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003f82:	f7fc fe11 	bl	8000ba8 <__aeabi_uldivmod>
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4611      	mov	r1, r2
 8003f8c:	4b3b      	ldr	r3, [pc, #236]	; (800407c <UART_SetConfig+0x2d4>)
 8003f8e:	fba3 2301 	umull	r2, r3, r3, r1
 8003f92:	095b      	lsrs	r3, r3, #5
 8003f94:	2264      	movs	r2, #100	; 0x64
 8003f96:	fb02 f303 	mul.w	r3, r2, r3
 8003f9a:	1acb      	subs	r3, r1, r3
 8003f9c:	00db      	lsls	r3, r3, #3
 8003f9e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003fa2:	4b36      	ldr	r3, [pc, #216]	; (800407c <UART_SetConfig+0x2d4>)
 8003fa4:	fba3 2302 	umull	r2, r3, r3, r2
 8003fa8:	095b      	lsrs	r3, r3, #5
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003fb0:	441c      	add	r4, r3
 8003fb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003fbc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003fc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003fc4:	4642      	mov	r2, r8
 8003fc6:	464b      	mov	r3, r9
 8003fc8:	1891      	adds	r1, r2, r2
 8003fca:	63b9      	str	r1, [r7, #56]	; 0x38
 8003fcc:	415b      	adcs	r3, r3
 8003fce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fd4:	4641      	mov	r1, r8
 8003fd6:	1851      	adds	r1, r2, r1
 8003fd8:	6339      	str	r1, [r7, #48]	; 0x30
 8003fda:	4649      	mov	r1, r9
 8003fdc:	414b      	adcs	r3, r1
 8003fde:	637b      	str	r3, [r7, #52]	; 0x34
 8003fe0:	f04f 0200 	mov.w	r2, #0
 8003fe4:	f04f 0300 	mov.w	r3, #0
 8003fe8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003fec:	4659      	mov	r1, fp
 8003fee:	00cb      	lsls	r3, r1, #3
 8003ff0:	4651      	mov	r1, sl
 8003ff2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ff6:	4651      	mov	r1, sl
 8003ff8:	00ca      	lsls	r2, r1, #3
 8003ffa:	4610      	mov	r0, r2
 8003ffc:	4619      	mov	r1, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	4642      	mov	r2, r8
 8004002:	189b      	adds	r3, r3, r2
 8004004:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004008:	464b      	mov	r3, r9
 800400a:	460a      	mov	r2, r1
 800400c:	eb42 0303 	adc.w	r3, r2, r3
 8004010:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004014:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004020:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004024:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004028:	460b      	mov	r3, r1
 800402a:	18db      	adds	r3, r3, r3
 800402c:	62bb      	str	r3, [r7, #40]	; 0x28
 800402e:	4613      	mov	r3, r2
 8004030:	eb42 0303 	adc.w	r3, r2, r3
 8004034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800403a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800403e:	f7fc fdb3 	bl	8000ba8 <__aeabi_uldivmod>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	4b0d      	ldr	r3, [pc, #52]	; (800407c <UART_SetConfig+0x2d4>)
 8004048:	fba3 1302 	umull	r1, r3, r3, r2
 800404c:	095b      	lsrs	r3, r3, #5
 800404e:	2164      	movs	r1, #100	; 0x64
 8004050:	fb01 f303 	mul.w	r3, r1, r3
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	3332      	adds	r3, #50	; 0x32
 800405a:	4a08      	ldr	r2, [pc, #32]	; (800407c <UART_SetConfig+0x2d4>)
 800405c:	fba2 2303 	umull	r2, r3, r2, r3
 8004060:	095b      	lsrs	r3, r3, #5
 8004062:	f003 0207 	and.w	r2, r3, #7
 8004066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4422      	add	r2, r4
 800406e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004070:	e105      	b.n	800427e <UART_SetConfig+0x4d6>
 8004072:	bf00      	nop
 8004074:	40011000 	.word	0x40011000
 8004078:	40011400 	.word	0x40011400
 800407c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004080:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004084:	2200      	movs	r2, #0
 8004086:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800408a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800408e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004092:	4642      	mov	r2, r8
 8004094:	464b      	mov	r3, r9
 8004096:	1891      	adds	r1, r2, r2
 8004098:	6239      	str	r1, [r7, #32]
 800409a:	415b      	adcs	r3, r3
 800409c:	627b      	str	r3, [r7, #36]	; 0x24
 800409e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040a2:	4641      	mov	r1, r8
 80040a4:	1854      	adds	r4, r2, r1
 80040a6:	4649      	mov	r1, r9
 80040a8:	eb43 0501 	adc.w	r5, r3, r1
 80040ac:	f04f 0200 	mov.w	r2, #0
 80040b0:	f04f 0300 	mov.w	r3, #0
 80040b4:	00eb      	lsls	r3, r5, #3
 80040b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ba:	00e2      	lsls	r2, r4, #3
 80040bc:	4614      	mov	r4, r2
 80040be:	461d      	mov	r5, r3
 80040c0:	4643      	mov	r3, r8
 80040c2:	18e3      	adds	r3, r4, r3
 80040c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040c8:	464b      	mov	r3, r9
 80040ca:	eb45 0303 	adc.w	r3, r5, r3
 80040ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80040d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80040de:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80040e2:	f04f 0200 	mov.w	r2, #0
 80040e6:	f04f 0300 	mov.w	r3, #0
 80040ea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80040ee:	4629      	mov	r1, r5
 80040f0:	008b      	lsls	r3, r1, #2
 80040f2:	4621      	mov	r1, r4
 80040f4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80040f8:	4621      	mov	r1, r4
 80040fa:	008a      	lsls	r2, r1, #2
 80040fc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004100:	f7fc fd52 	bl	8000ba8 <__aeabi_uldivmod>
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	4b60      	ldr	r3, [pc, #384]	; (800428c <UART_SetConfig+0x4e4>)
 800410a:	fba3 2302 	umull	r2, r3, r3, r2
 800410e:	095b      	lsrs	r3, r3, #5
 8004110:	011c      	lsls	r4, r3, #4
 8004112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004116:	2200      	movs	r2, #0
 8004118:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800411c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004120:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004124:	4642      	mov	r2, r8
 8004126:	464b      	mov	r3, r9
 8004128:	1891      	adds	r1, r2, r2
 800412a:	61b9      	str	r1, [r7, #24]
 800412c:	415b      	adcs	r3, r3
 800412e:	61fb      	str	r3, [r7, #28]
 8004130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004134:	4641      	mov	r1, r8
 8004136:	1851      	adds	r1, r2, r1
 8004138:	6139      	str	r1, [r7, #16]
 800413a:	4649      	mov	r1, r9
 800413c:	414b      	adcs	r3, r1
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	f04f 0200 	mov.w	r2, #0
 8004144:	f04f 0300 	mov.w	r3, #0
 8004148:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800414c:	4659      	mov	r1, fp
 800414e:	00cb      	lsls	r3, r1, #3
 8004150:	4651      	mov	r1, sl
 8004152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004156:	4651      	mov	r1, sl
 8004158:	00ca      	lsls	r2, r1, #3
 800415a:	4610      	mov	r0, r2
 800415c:	4619      	mov	r1, r3
 800415e:	4603      	mov	r3, r0
 8004160:	4642      	mov	r2, r8
 8004162:	189b      	adds	r3, r3, r2
 8004164:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004168:	464b      	mov	r3, r9
 800416a:	460a      	mov	r2, r1
 800416c:	eb42 0303 	adc.w	r3, r2, r3
 8004170:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	67bb      	str	r3, [r7, #120]	; 0x78
 800417e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004180:	f04f 0200 	mov.w	r2, #0
 8004184:	f04f 0300 	mov.w	r3, #0
 8004188:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800418c:	4649      	mov	r1, r9
 800418e:	008b      	lsls	r3, r1, #2
 8004190:	4641      	mov	r1, r8
 8004192:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004196:	4641      	mov	r1, r8
 8004198:	008a      	lsls	r2, r1, #2
 800419a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800419e:	f7fc fd03 	bl	8000ba8 <__aeabi_uldivmod>
 80041a2:	4602      	mov	r2, r0
 80041a4:	460b      	mov	r3, r1
 80041a6:	4b39      	ldr	r3, [pc, #228]	; (800428c <UART_SetConfig+0x4e4>)
 80041a8:	fba3 1302 	umull	r1, r3, r3, r2
 80041ac:	095b      	lsrs	r3, r3, #5
 80041ae:	2164      	movs	r1, #100	; 0x64
 80041b0:	fb01 f303 	mul.w	r3, r1, r3
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	011b      	lsls	r3, r3, #4
 80041b8:	3332      	adds	r3, #50	; 0x32
 80041ba:	4a34      	ldr	r2, [pc, #208]	; (800428c <UART_SetConfig+0x4e4>)
 80041bc:	fba2 2303 	umull	r2, r3, r2, r3
 80041c0:	095b      	lsrs	r3, r3, #5
 80041c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041c6:	441c      	add	r4, r3
 80041c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041cc:	2200      	movs	r2, #0
 80041ce:	673b      	str	r3, [r7, #112]	; 0x70
 80041d0:	677a      	str	r2, [r7, #116]	; 0x74
 80041d2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80041d6:	4642      	mov	r2, r8
 80041d8:	464b      	mov	r3, r9
 80041da:	1891      	adds	r1, r2, r2
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	415b      	adcs	r3, r3
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041e6:	4641      	mov	r1, r8
 80041e8:	1851      	adds	r1, r2, r1
 80041ea:	6039      	str	r1, [r7, #0]
 80041ec:	4649      	mov	r1, r9
 80041ee:	414b      	adcs	r3, r1
 80041f0:	607b      	str	r3, [r7, #4]
 80041f2:	f04f 0200 	mov.w	r2, #0
 80041f6:	f04f 0300 	mov.w	r3, #0
 80041fa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80041fe:	4659      	mov	r1, fp
 8004200:	00cb      	lsls	r3, r1, #3
 8004202:	4651      	mov	r1, sl
 8004204:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004208:	4651      	mov	r1, sl
 800420a:	00ca      	lsls	r2, r1, #3
 800420c:	4610      	mov	r0, r2
 800420e:	4619      	mov	r1, r3
 8004210:	4603      	mov	r3, r0
 8004212:	4642      	mov	r2, r8
 8004214:	189b      	adds	r3, r3, r2
 8004216:	66bb      	str	r3, [r7, #104]	; 0x68
 8004218:	464b      	mov	r3, r9
 800421a:	460a      	mov	r2, r1
 800421c:	eb42 0303 	adc.w	r3, r2, r3
 8004220:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	2200      	movs	r2, #0
 800422a:	663b      	str	r3, [r7, #96]	; 0x60
 800422c:	667a      	str	r2, [r7, #100]	; 0x64
 800422e:	f04f 0200 	mov.w	r2, #0
 8004232:	f04f 0300 	mov.w	r3, #0
 8004236:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800423a:	4649      	mov	r1, r9
 800423c:	008b      	lsls	r3, r1, #2
 800423e:	4641      	mov	r1, r8
 8004240:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004244:	4641      	mov	r1, r8
 8004246:	008a      	lsls	r2, r1, #2
 8004248:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800424c:	f7fc fcac 	bl	8000ba8 <__aeabi_uldivmod>
 8004250:	4602      	mov	r2, r0
 8004252:	460b      	mov	r3, r1
 8004254:	4b0d      	ldr	r3, [pc, #52]	; (800428c <UART_SetConfig+0x4e4>)
 8004256:	fba3 1302 	umull	r1, r3, r3, r2
 800425a:	095b      	lsrs	r3, r3, #5
 800425c:	2164      	movs	r1, #100	; 0x64
 800425e:	fb01 f303 	mul.w	r3, r1, r3
 8004262:	1ad3      	subs	r3, r2, r3
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	3332      	adds	r3, #50	; 0x32
 8004268:	4a08      	ldr	r2, [pc, #32]	; (800428c <UART_SetConfig+0x4e4>)
 800426a:	fba2 2303 	umull	r2, r3, r2, r3
 800426e:	095b      	lsrs	r3, r3, #5
 8004270:	f003 020f 	and.w	r2, r3, #15
 8004274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4422      	add	r2, r4
 800427c:	609a      	str	r2, [r3, #8]
}
 800427e:	bf00      	nop
 8004280:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004284:	46bd      	mov	sp, r7
 8004286:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800428a:	bf00      	nop
 800428c:	51eb851f 	.word	0x51eb851f

08004290 <__errno>:
 8004290:	4b01      	ldr	r3, [pc, #4]	; (8004298 <__errno+0x8>)
 8004292:	6818      	ldr	r0, [r3, #0]
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	2000000c 	.word	0x2000000c

0800429c <__libc_init_array>:
 800429c:	b570      	push	{r4, r5, r6, lr}
 800429e:	4d0d      	ldr	r5, [pc, #52]	; (80042d4 <__libc_init_array+0x38>)
 80042a0:	4c0d      	ldr	r4, [pc, #52]	; (80042d8 <__libc_init_array+0x3c>)
 80042a2:	1b64      	subs	r4, r4, r5
 80042a4:	10a4      	asrs	r4, r4, #2
 80042a6:	2600      	movs	r6, #0
 80042a8:	42a6      	cmp	r6, r4
 80042aa:	d109      	bne.n	80042c0 <__libc_init_array+0x24>
 80042ac:	4d0b      	ldr	r5, [pc, #44]	; (80042dc <__libc_init_array+0x40>)
 80042ae:	4c0c      	ldr	r4, [pc, #48]	; (80042e0 <__libc_init_array+0x44>)
 80042b0:	f002 ff02 	bl	80070b8 <_init>
 80042b4:	1b64      	subs	r4, r4, r5
 80042b6:	10a4      	asrs	r4, r4, #2
 80042b8:	2600      	movs	r6, #0
 80042ba:	42a6      	cmp	r6, r4
 80042bc:	d105      	bne.n	80042ca <__libc_init_array+0x2e>
 80042be:	bd70      	pop	{r4, r5, r6, pc}
 80042c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80042c4:	4798      	blx	r3
 80042c6:	3601      	adds	r6, #1
 80042c8:	e7ee      	b.n	80042a8 <__libc_init_array+0xc>
 80042ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80042ce:	4798      	blx	r3
 80042d0:	3601      	adds	r6, #1
 80042d2:	e7f2      	b.n	80042ba <__libc_init_array+0x1e>
 80042d4:	08007f6c 	.word	0x08007f6c
 80042d8:	08007f6c 	.word	0x08007f6c
 80042dc:	08007f6c 	.word	0x08007f6c
 80042e0:	08007f70 	.word	0x08007f70

080042e4 <memset>:
 80042e4:	4402      	add	r2, r0
 80042e6:	4603      	mov	r3, r0
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d100      	bne.n	80042ee <memset+0xa>
 80042ec:	4770      	bx	lr
 80042ee:	f803 1b01 	strb.w	r1, [r3], #1
 80042f2:	e7f9      	b.n	80042e8 <memset+0x4>

080042f4 <__cvt>:
 80042f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042f8:	ec55 4b10 	vmov	r4, r5, d0
 80042fc:	2d00      	cmp	r5, #0
 80042fe:	460e      	mov	r6, r1
 8004300:	4619      	mov	r1, r3
 8004302:	462b      	mov	r3, r5
 8004304:	bfbb      	ittet	lt
 8004306:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800430a:	461d      	movlt	r5, r3
 800430c:	2300      	movge	r3, #0
 800430e:	232d      	movlt	r3, #45	; 0x2d
 8004310:	700b      	strb	r3, [r1, #0]
 8004312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004314:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004318:	4691      	mov	r9, r2
 800431a:	f023 0820 	bic.w	r8, r3, #32
 800431e:	bfbc      	itt	lt
 8004320:	4622      	movlt	r2, r4
 8004322:	4614      	movlt	r4, r2
 8004324:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004328:	d005      	beq.n	8004336 <__cvt+0x42>
 800432a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800432e:	d100      	bne.n	8004332 <__cvt+0x3e>
 8004330:	3601      	adds	r6, #1
 8004332:	2102      	movs	r1, #2
 8004334:	e000      	b.n	8004338 <__cvt+0x44>
 8004336:	2103      	movs	r1, #3
 8004338:	ab03      	add	r3, sp, #12
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	ab02      	add	r3, sp, #8
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	ec45 4b10 	vmov	d0, r4, r5
 8004344:	4653      	mov	r3, sl
 8004346:	4632      	mov	r2, r6
 8004348:	f000 fcea 	bl	8004d20 <_dtoa_r>
 800434c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004350:	4607      	mov	r7, r0
 8004352:	d102      	bne.n	800435a <__cvt+0x66>
 8004354:	f019 0f01 	tst.w	r9, #1
 8004358:	d022      	beq.n	80043a0 <__cvt+0xac>
 800435a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800435e:	eb07 0906 	add.w	r9, r7, r6
 8004362:	d110      	bne.n	8004386 <__cvt+0x92>
 8004364:	783b      	ldrb	r3, [r7, #0]
 8004366:	2b30      	cmp	r3, #48	; 0x30
 8004368:	d10a      	bne.n	8004380 <__cvt+0x8c>
 800436a:	2200      	movs	r2, #0
 800436c:	2300      	movs	r3, #0
 800436e:	4620      	mov	r0, r4
 8004370:	4629      	mov	r1, r5
 8004372:	f7fc fba9 	bl	8000ac8 <__aeabi_dcmpeq>
 8004376:	b918      	cbnz	r0, 8004380 <__cvt+0x8c>
 8004378:	f1c6 0601 	rsb	r6, r6, #1
 800437c:	f8ca 6000 	str.w	r6, [sl]
 8004380:	f8da 3000 	ldr.w	r3, [sl]
 8004384:	4499      	add	r9, r3
 8004386:	2200      	movs	r2, #0
 8004388:	2300      	movs	r3, #0
 800438a:	4620      	mov	r0, r4
 800438c:	4629      	mov	r1, r5
 800438e:	f7fc fb9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8004392:	b108      	cbz	r0, 8004398 <__cvt+0xa4>
 8004394:	f8cd 900c 	str.w	r9, [sp, #12]
 8004398:	2230      	movs	r2, #48	; 0x30
 800439a:	9b03      	ldr	r3, [sp, #12]
 800439c:	454b      	cmp	r3, r9
 800439e:	d307      	bcc.n	80043b0 <__cvt+0xbc>
 80043a0:	9b03      	ldr	r3, [sp, #12]
 80043a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043a4:	1bdb      	subs	r3, r3, r7
 80043a6:	4638      	mov	r0, r7
 80043a8:	6013      	str	r3, [r2, #0]
 80043aa:	b004      	add	sp, #16
 80043ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b0:	1c59      	adds	r1, r3, #1
 80043b2:	9103      	str	r1, [sp, #12]
 80043b4:	701a      	strb	r2, [r3, #0]
 80043b6:	e7f0      	b.n	800439a <__cvt+0xa6>

080043b8 <__exponent>:
 80043b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043ba:	4603      	mov	r3, r0
 80043bc:	2900      	cmp	r1, #0
 80043be:	bfb8      	it	lt
 80043c0:	4249      	neglt	r1, r1
 80043c2:	f803 2b02 	strb.w	r2, [r3], #2
 80043c6:	bfb4      	ite	lt
 80043c8:	222d      	movlt	r2, #45	; 0x2d
 80043ca:	222b      	movge	r2, #43	; 0x2b
 80043cc:	2909      	cmp	r1, #9
 80043ce:	7042      	strb	r2, [r0, #1]
 80043d0:	dd2a      	ble.n	8004428 <__exponent+0x70>
 80043d2:	f10d 0407 	add.w	r4, sp, #7
 80043d6:	46a4      	mov	ip, r4
 80043d8:	270a      	movs	r7, #10
 80043da:	46a6      	mov	lr, r4
 80043dc:	460a      	mov	r2, r1
 80043de:	fb91 f6f7 	sdiv	r6, r1, r7
 80043e2:	fb07 1516 	mls	r5, r7, r6, r1
 80043e6:	3530      	adds	r5, #48	; 0x30
 80043e8:	2a63      	cmp	r2, #99	; 0x63
 80043ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80043ee:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80043f2:	4631      	mov	r1, r6
 80043f4:	dcf1      	bgt.n	80043da <__exponent+0x22>
 80043f6:	3130      	adds	r1, #48	; 0x30
 80043f8:	f1ae 0502 	sub.w	r5, lr, #2
 80043fc:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004400:	1c44      	adds	r4, r0, #1
 8004402:	4629      	mov	r1, r5
 8004404:	4561      	cmp	r1, ip
 8004406:	d30a      	bcc.n	800441e <__exponent+0x66>
 8004408:	f10d 0209 	add.w	r2, sp, #9
 800440c:	eba2 020e 	sub.w	r2, r2, lr
 8004410:	4565      	cmp	r5, ip
 8004412:	bf88      	it	hi
 8004414:	2200      	movhi	r2, #0
 8004416:	4413      	add	r3, r2
 8004418:	1a18      	subs	r0, r3, r0
 800441a:	b003      	add	sp, #12
 800441c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800441e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004422:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004426:	e7ed      	b.n	8004404 <__exponent+0x4c>
 8004428:	2330      	movs	r3, #48	; 0x30
 800442a:	3130      	adds	r1, #48	; 0x30
 800442c:	7083      	strb	r3, [r0, #2]
 800442e:	70c1      	strb	r1, [r0, #3]
 8004430:	1d03      	adds	r3, r0, #4
 8004432:	e7f1      	b.n	8004418 <__exponent+0x60>

08004434 <_printf_float>:
 8004434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004438:	ed2d 8b02 	vpush	{d8}
 800443c:	b08d      	sub	sp, #52	; 0x34
 800443e:	460c      	mov	r4, r1
 8004440:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004444:	4616      	mov	r6, r2
 8004446:	461f      	mov	r7, r3
 8004448:	4605      	mov	r5, r0
 800444a:	f001 fa57 	bl	80058fc <_localeconv_r>
 800444e:	f8d0 a000 	ldr.w	sl, [r0]
 8004452:	4650      	mov	r0, sl
 8004454:	f7fb febc 	bl	80001d0 <strlen>
 8004458:	2300      	movs	r3, #0
 800445a:	930a      	str	r3, [sp, #40]	; 0x28
 800445c:	6823      	ldr	r3, [r4, #0]
 800445e:	9305      	str	r3, [sp, #20]
 8004460:	f8d8 3000 	ldr.w	r3, [r8]
 8004464:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004468:	3307      	adds	r3, #7
 800446a:	f023 0307 	bic.w	r3, r3, #7
 800446e:	f103 0208 	add.w	r2, r3, #8
 8004472:	f8c8 2000 	str.w	r2, [r8]
 8004476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800447e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004482:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004486:	9307      	str	r3, [sp, #28]
 8004488:	f8cd 8018 	str.w	r8, [sp, #24]
 800448c:	ee08 0a10 	vmov	s16, r0
 8004490:	4b9f      	ldr	r3, [pc, #636]	; (8004710 <_printf_float+0x2dc>)
 8004492:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004496:	f04f 32ff 	mov.w	r2, #4294967295
 800449a:	f7fc fb47 	bl	8000b2c <__aeabi_dcmpun>
 800449e:	bb88      	cbnz	r0, 8004504 <_printf_float+0xd0>
 80044a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044a4:	4b9a      	ldr	r3, [pc, #616]	; (8004710 <_printf_float+0x2dc>)
 80044a6:	f04f 32ff 	mov.w	r2, #4294967295
 80044aa:	f7fc fb21 	bl	8000af0 <__aeabi_dcmple>
 80044ae:	bb48      	cbnz	r0, 8004504 <_printf_float+0xd0>
 80044b0:	2200      	movs	r2, #0
 80044b2:	2300      	movs	r3, #0
 80044b4:	4640      	mov	r0, r8
 80044b6:	4649      	mov	r1, r9
 80044b8:	f7fc fb10 	bl	8000adc <__aeabi_dcmplt>
 80044bc:	b110      	cbz	r0, 80044c4 <_printf_float+0x90>
 80044be:	232d      	movs	r3, #45	; 0x2d
 80044c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044c4:	4b93      	ldr	r3, [pc, #588]	; (8004714 <_printf_float+0x2e0>)
 80044c6:	4894      	ldr	r0, [pc, #592]	; (8004718 <_printf_float+0x2e4>)
 80044c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80044cc:	bf94      	ite	ls
 80044ce:	4698      	movls	r8, r3
 80044d0:	4680      	movhi	r8, r0
 80044d2:	2303      	movs	r3, #3
 80044d4:	6123      	str	r3, [r4, #16]
 80044d6:	9b05      	ldr	r3, [sp, #20]
 80044d8:	f023 0204 	bic.w	r2, r3, #4
 80044dc:	6022      	str	r2, [r4, #0]
 80044de:	f04f 0900 	mov.w	r9, #0
 80044e2:	9700      	str	r7, [sp, #0]
 80044e4:	4633      	mov	r3, r6
 80044e6:	aa0b      	add	r2, sp, #44	; 0x2c
 80044e8:	4621      	mov	r1, r4
 80044ea:	4628      	mov	r0, r5
 80044ec:	f000 f9d8 	bl	80048a0 <_printf_common>
 80044f0:	3001      	adds	r0, #1
 80044f2:	f040 8090 	bne.w	8004616 <_printf_float+0x1e2>
 80044f6:	f04f 30ff 	mov.w	r0, #4294967295
 80044fa:	b00d      	add	sp, #52	; 0x34
 80044fc:	ecbd 8b02 	vpop	{d8}
 8004500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004504:	4642      	mov	r2, r8
 8004506:	464b      	mov	r3, r9
 8004508:	4640      	mov	r0, r8
 800450a:	4649      	mov	r1, r9
 800450c:	f7fc fb0e 	bl	8000b2c <__aeabi_dcmpun>
 8004510:	b140      	cbz	r0, 8004524 <_printf_float+0xf0>
 8004512:	464b      	mov	r3, r9
 8004514:	2b00      	cmp	r3, #0
 8004516:	bfbc      	itt	lt
 8004518:	232d      	movlt	r3, #45	; 0x2d
 800451a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800451e:	487f      	ldr	r0, [pc, #508]	; (800471c <_printf_float+0x2e8>)
 8004520:	4b7f      	ldr	r3, [pc, #508]	; (8004720 <_printf_float+0x2ec>)
 8004522:	e7d1      	b.n	80044c8 <_printf_float+0x94>
 8004524:	6863      	ldr	r3, [r4, #4]
 8004526:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800452a:	9206      	str	r2, [sp, #24]
 800452c:	1c5a      	adds	r2, r3, #1
 800452e:	d13f      	bne.n	80045b0 <_printf_float+0x17c>
 8004530:	2306      	movs	r3, #6
 8004532:	6063      	str	r3, [r4, #4]
 8004534:	9b05      	ldr	r3, [sp, #20]
 8004536:	6861      	ldr	r1, [r4, #4]
 8004538:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800453c:	2300      	movs	r3, #0
 800453e:	9303      	str	r3, [sp, #12]
 8004540:	ab0a      	add	r3, sp, #40	; 0x28
 8004542:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004546:	ab09      	add	r3, sp, #36	; 0x24
 8004548:	ec49 8b10 	vmov	d0, r8, r9
 800454c:	9300      	str	r3, [sp, #0]
 800454e:	6022      	str	r2, [r4, #0]
 8004550:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004554:	4628      	mov	r0, r5
 8004556:	f7ff fecd 	bl	80042f4 <__cvt>
 800455a:	9b06      	ldr	r3, [sp, #24]
 800455c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800455e:	2b47      	cmp	r3, #71	; 0x47
 8004560:	4680      	mov	r8, r0
 8004562:	d108      	bne.n	8004576 <_printf_float+0x142>
 8004564:	1cc8      	adds	r0, r1, #3
 8004566:	db02      	blt.n	800456e <_printf_float+0x13a>
 8004568:	6863      	ldr	r3, [r4, #4]
 800456a:	4299      	cmp	r1, r3
 800456c:	dd41      	ble.n	80045f2 <_printf_float+0x1be>
 800456e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004572:	fa5f fb8b 	uxtb.w	fp, fp
 8004576:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800457a:	d820      	bhi.n	80045be <_printf_float+0x18a>
 800457c:	3901      	subs	r1, #1
 800457e:	465a      	mov	r2, fp
 8004580:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004584:	9109      	str	r1, [sp, #36]	; 0x24
 8004586:	f7ff ff17 	bl	80043b8 <__exponent>
 800458a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800458c:	1813      	adds	r3, r2, r0
 800458e:	2a01      	cmp	r2, #1
 8004590:	4681      	mov	r9, r0
 8004592:	6123      	str	r3, [r4, #16]
 8004594:	dc02      	bgt.n	800459c <_printf_float+0x168>
 8004596:	6822      	ldr	r2, [r4, #0]
 8004598:	07d2      	lsls	r2, r2, #31
 800459a:	d501      	bpl.n	80045a0 <_printf_float+0x16c>
 800459c:	3301      	adds	r3, #1
 800459e:	6123      	str	r3, [r4, #16]
 80045a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d09c      	beq.n	80044e2 <_printf_float+0xae>
 80045a8:	232d      	movs	r3, #45	; 0x2d
 80045aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045ae:	e798      	b.n	80044e2 <_printf_float+0xae>
 80045b0:	9a06      	ldr	r2, [sp, #24]
 80045b2:	2a47      	cmp	r2, #71	; 0x47
 80045b4:	d1be      	bne.n	8004534 <_printf_float+0x100>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1bc      	bne.n	8004534 <_printf_float+0x100>
 80045ba:	2301      	movs	r3, #1
 80045bc:	e7b9      	b.n	8004532 <_printf_float+0xfe>
 80045be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80045c2:	d118      	bne.n	80045f6 <_printf_float+0x1c2>
 80045c4:	2900      	cmp	r1, #0
 80045c6:	6863      	ldr	r3, [r4, #4]
 80045c8:	dd0b      	ble.n	80045e2 <_printf_float+0x1ae>
 80045ca:	6121      	str	r1, [r4, #16]
 80045cc:	b913      	cbnz	r3, 80045d4 <_printf_float+0x1a0>
 80045ce:	6822      	ldr	r2, [r4, #0]
 80045d0:	07d0      	lsls	r0, r2, #31
 80045d2:	d502      	bpl.n	80045da <_printf_float+0x1a6>
 80045d4:	3301      	adds	r3, #1
 80045d6:	440b      	add	r3, r1
 80045d8:	6123      	str	r3, [r4, #16]
 80045da:	65a1      	str	r1, [r4, #88]	; 0x58
 80045dc:	f04f 0900 	mov.w	r9, #0
 80045e0:	e7de      	b.n	80045a0 <_printf_float+0x16c>
 80045e2:	b913      	cbnz	r3, 80045ea <_printf_float+0x1b6>
 80045e4:	6822      	ldr	r2, [r4, #0]
 80045e6:	07d2      	lsls	r2, r2, #31
 80045e8:	d501      	bpl.n	80045ee <_printf_float+0x1ba>
 80045ea:	3302      	adds	r3, #2
 80045ec:	e7f4      	b.n	80045d8 <_printf_float+0x1a4>
 80045ee:	2301      	movs	r3, #1
 80045f0:	e7f2      	b.n	80045d8 <_printf_float+0x1a4>
 80045f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80045f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80045f8:	4299      	cmp	r1, r3
 80045fa:	db05      	blt.n	8004608 <_printf_float+0x1d4>
 80045fc:	6823      	ldr	r3, [r4, #0]
 80045fe:	6121      	str	r1, [r4, #16]
 8004600:	07d8      	lsls	r0, r3, #31
 8004602:	d5ea      	bpl.n	80045da <_printf_float+0x1a6>
 8004604:	1c4b      	adds	r3, r1, #1
 8004606:	e7e7      	b.n	80045d8 <_printf_float+0x1a4>
 8004608:	2900      	cmp	r1, #0
 800460a:	bfd4      	ite	le
 800460c:	f1c1 0202 	rsble	r2, r1, #2
 8004610:	2201      	movgt	r2, #1
 8004612:	4413      	add	r3, r2
 8004614:	e7e0      	b.n	80045d8 <_printf_float+0x1a4>
 8004616:	6823      	ldr	r3, [r4, #0]
 8004618:	055a      	lsls	r2, r3, #21
 800461a:	d407      	bmi.n	800462c <_printf_float+0x1f8>
 800461c:	6923      	ldr	r3, [r4, #16]
 800461e:	4642      	mov	r2, r8
 8004620:	4631      	mov	r1, r6
 8004622:	4628      	mov	r0, r5
 8004624:	47b8      	blx	r7
 8004626:	3001      	adds	r0, #1
 8004628:	d12c      	bne.n	8004684 <_printf_float+0x250>
 800462a:	e764      	b.n	80044f6 <_printf_float+0xc2>
 800462c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004630:	f240 80e0 	bls.w	80047f4 <_printf_float+0x3c0>
 8004634:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004638:	2200      	movs	r2, #0
 800463a:	2300      	movs	r3, #0
 800463c:	f7fc fa44 	bl	8000ac8 <__aeabi_dcmpeq>
 8004640:	2800      	cmp	r0, #0
 8004642:	d034      	beq.n	80046ae <_printf_float+0x27a>
 8004644:	4a37      	ldr	r2, [pc, #220]	; (8004724 <_printf_float+0x2f0>)
 8004646:	2301      	movs	r3, #1
 8004648:	4631      	mov	r1, r6
 800464a:	4628      	mov	r0, r5
 800464c:	47b8      	blx	r7
 800464e:	3001      	adds	r0, #1
 8004650:	f43f af51 	beq.w	80044f6 <_printf_float+0xc2>
 8004654:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004658:	429a      	cmp	r2, r3
 800465a:	db02      	blt.n	8004662 <_printf_float+0x22e>
 800465c:	6823      	ldr	r3, [r4, #0]
 800465e:	07d8      	lsls	r0, r3, #31
 8004660:	d510      	bpl.n	8004684 <_printf_float+0x250>
 8004662:	ee18 3a10 	vmov	r3, s16
 8004666:	4652      	mov	r2, sl
 8004668:	4631      	mov	r1, r6
 800466a:	4628      	mov	r0, r5
 800466c:	47b8      	blx	r7
 800466e:	3001      	adds	r0, #1
 8004670:	f43f af41 	beq.w	80044f6 <_printf_float+0xc2>
 8004674:	f04f 0800 	mov.w	r8, #0
 8004678:	f104 091a 	add.w	r9, r4, #26
 800467c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800467e:	3b01      	subs	r3, #1
 8004680:	4543      	cmp	r3, r8
 8004682:	dc09      	bgt.n	8004698 <_printf_float+0x264>
 8004684:	6823      	ldr	r3, [r4, #0]
 8004686:	079b      	lsls	r3, r3, #30
 8004688:	f100 8105 	bmi.w	8004896 <_printf_float+0x462>
 800468c:	68e0      	ldr	r0, [r4, #12]
 800468e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004690:	4298      	cmp	r0, r3
 8004692:	bfb8      	it	lt
 8004694:	4618      	movlt	r0, r3
 8004696:	e730      	b.n	80044fa <_printf_float+0xc6>
 8004698:	2301      	movs	r3, #1
 800469a:	464a      	mov	r2, r9
 800469c:	4631      	mov	r1, r6
 800469e:	4628      	mov	r0, r5
 80046a0:	47b8      	blx	r7
 80046a2:	3001      	adds	r0, #1
 80046a4:	f43f af27 	beq.w	80044f6 <_printf_float+0xc2>
 80046a8:	f108 0801 	add.w	r8, r8, #1
 80046ac:	e7e6      	b.n	800467c <_printf_float+0x248>
 80046ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	dc39      	bgt.n	8004728 <_printf_float+0x2f4>
 80046b4:	4a1b      	ldr	r2, [pc, #108]	; (8004724 <_printf_float+0x2f0>)
 80046b6:	2301      	movs	r3, #1
 80046b8:	4631      	mov	r1, r6
 80046ba:	4628      	mov	r0, r5
 80046bc:	47b8      	blx	r7
 80046be:	3001      	adds	r0, #1
 80046c0:	f43f af19 	beq.w	80044f6 <_printf_float+0xc2>
 80046c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046c8:	4313      	orrs	r3, r2
 80046ca:	d102      	bne.n	80046d2 <_printf_float+0x29e>
 80046cc:	6823      	ldr	r3, [r4, #0]
 80046ce:	07d9      	lsls	r1, r3, #31
 80046d0:	d5d8      	bpl.n	8004684 <_printf_float+0x250>
 80046d2:	ee18 3a10 	vmov	r3, s16
 80046d6:	4652      	mov	r2, sl
 80046d8:	4631      	mov	r1, r6
 80046da:	4628      	mov	r0, r5
 80046dc:	47b8      	blx	r7
 80046de:	3001      	adds	r0, #1
 80046e0:	f43f af09 	beq.w	80044f6 <_printf_float+0xc2>
 80046e4:	f04f 0900 	mov.w	r9, #0
 80046e8:	f104 0a1a 	add.w	sl, r4, #26
 80046ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046ee:	425b      	negs	r3, r3
 80046f0:	454b      	cmp	r3, r9
 80046f2:	dc01      	bgt.n	80046f8 <_printf_float+0x2c4>
 80046f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046f6:	e792      	b.n	800461e <_printf_float+0x1ea>
 80046f8:	2301      	movs	r3, #1
 80046fa:	4652      	mov	r2, sl
 80046fc:	4631      	mov	r1, r6
 80046fe:	4628      	mov	r0, r5
 8004700:	47b8      	blx	r7
 8004702:	3001      	adds	r0, #1
 8004704:	f43f aef7 	beq.w	80044f6 <_printf_float+0xc2>
 8004708:	f109 0901 	add.w	r9, r9, #1
 800470c:	e7ee      	b.n	80046ec <_printf_float+0x2b8>
 800470e:	bf00      	nop
 8004710:	7fefffff 	.word	0x7fefffff
 8004714:	08007b8c 	.word	0x08007b8c
 8004718:	08007b90 	.word	0x08007b90
 800471c:	08007b98 	.word	0x08007b98
 8004720:	08007b94 	.word	0x08007b94
 8004724:	08007b9c 	.word	0x08007b9c
 8004728:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800472a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800472c:	429a      	cmp	r2, r3
 800472e:	bfa8      	it	ge
 8004730:	461a      	movge	r2, r3
 8004732:	2a00      	cmp	r2, #0
 8004734:	4691      	mov	r9, r2
 8004736:	dc37      	bgt.n	80047a8 <_printf_float+0x374>
 8004738:	f04f 0b00 	mov.w	fp, #0
 800473c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004740:	f104 021a 	add.w	r2, r4, #26
 8004744:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004746:	9305      	str	r3, [sp, #20]
 8004748:	eba3 0309 	sub.w	r3, r3, r9
 800474c:	455b      	cmp	r3, fp
 800474e:	dc33      	bgt.n	80047b8 <_printf_float+0x384>
 8004750:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004754:	429a      	cmp	r2, r3
 8004756:	db3b      	blt.n	80047d0 <_printf_float+0x39c>
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	07da      	lsls	r2, r3, #31
 800475c:	d438      	bmi.n	80047d0 <_printf_float+0x39c>
 800475e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004760:	9a05      	ldr	r2, [sp, #20]
 8004762:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004764:	1a9a      	subs	r2, r3, r2
 8004766:	eba3 0901 	sub.w	r9, r3, r1
 800476a:	4591      	cmp	r9, r2
 800476c:	bfa8      	it	ge
 800476e:	4691      	movge	r9, r2
 8004770:	f1b9 0f00 	cmp.w	r9, #0
 8004774:	dc35      	bgt.n	80047e2 <_printf_float+0x3ae>
 8004776:	f04f 0800 	mov.w	r8, #0
 800477a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800477e:	f104 0a1a 	add.w	sl, r4, #26
 8004782:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	eba3 0309 	sub.w	r3, r3, r9
 800478c:	4543      	cmp	r3, r8
 800478e:	f77f af79 	ble.w	8004684 <_printf_float+0x250>
 8004792:	2301      	movs	r3, #1
 8004794:	4652      	mov	r2, sl
 8004796:	4631      	mov	r1, r6
 8004798:	4628      	mov	r0, r5
 800479a:	47b8      	blx	r7
 800479c:	3001      	adds	r0, #1
 800479e:	f43f aeaa 	beq.w	80044f6 <_printf_float+0xc2>
 80047a2:	f108 0801 	add.w	r8, r8, #1
 80047a6:	e7ec      	b.n	8004782 <_printf_float+0x34e>
 80047a8:	4613      	mov	r3, r2
 80047aa:	4631      	mov	r1, r6
 80047ac:	4642      	mov	r2, r8
 80047ae:	4628      	mov	r0, r5
 80047b0:	47b8      	blx	r7
 80047b2:	3001      	adds	r0, #1
 80047b4:	d1c0      	bne.n	8004738 <_printf_float+0x304>
 80047b6:	e69e      	b.n	80044f6 <_printf_float+0xc2>
 80047b8:	2301      	movs	r3, #1
 80047ba:	4631      	mov	r1, r6
 80047bc:	4628      	mov	r0, r5
 80047be:	9205      	str	r2, [sp, #20]
 80047c0:	47b8      	blx	r7
 80047c2:	3001      	adds	r0, #1
 80047c4:	f43f ae97 	beq.w	80044f6 <_printf_float+0xc2>
 80047c8:	9a05      	ldr	r2, [sp, #20]
 80047ca:	f10b 0b01 	add.w	fp, fp, #1
 80047ce:	e7b9      	b.n	8004744 <_printf_float+0x310>
 80047d0:	ee18 3a10 	vmov	r3, s16
 80047d4:	4652      	mov	r2, sl
 80047d6:	4631      	mov	r1, r6
 80047d8:	4628      	mov	r0, r5
 80047da:	47b8      	blx	r7
 80047dc:	3001      	adds	r0, #1
 80047de:	d1be      	bne.n	800475e <_printf_float+0x32a>
 80047e0:	e689      	b.n	80044f6 <_printf_float+0xc2>
 80047e2:	9a05      	ldr	r2, [sp, #20]
 80047e4:	464b      	mov	r3, r9
 80047e6:	4442      	add	r2, r8
 80047e8:	4631      	mov	r1, r6
 80047ea:	4628      	mov	r0, r5
 80047ec:	47b8      	blx	r7
 80047ee:	3001      	adds	r0, #1
 80047f0:	d1c1      	bne.n	8004776 <_printf_float+0x342>
 80047f2:	e680      	b.n	80044f6 <_printf_float+0xc2>
 80047f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047f6:	2a01      	cmp	r2, #1
 80047f8:	dc01      	bgt.n	80047fe <_printf_float+0x3ca>
 80047fa:	07db      	lsls	r3, r3, #31
 80047fc:	d538      	bpl.n	8004870 <_printf_float+0x43c>
 80047fe:	2301      	movs	r3, #1
 8004800:	4642      	mov	r2, r8
 8004802:	4631      	mov	r1, r6
 8004804:	4628      	mov	r0, r5
 8004806:	47b8      	blx	r7
 8004808:	3001      	adds	r0, #1
 800480a:	f43f ae74 	beq.w	80044f6 <_printf_float+0xc2>
 800480e:	ee18 3a10 	vmov	r3, s16
 8004812:	4652      	mov	r2, sl
 8004814:	4631      	mov	r1, r6
 8004816:	4628      	mov	r0, r5
 8004818:	47b8      	blx	r7
 800481a:	3001      	adds	r0, #1
 800481c:	f43f ae6b 	beq.w	80044f6 <_printf_float+0xc2>
 8004820:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004824:	2200      	movs	r2, #0
 8004826:	2300      	movs	r3, #0
 8004828:	f7fc f94e 	bl	8000ac8 <__aeabi_dcmpeq>
 800482c:	b9d8      	cbnz	r0, 8004866 <_printf_float+0x432>
 800482e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004830:	f108 0201 	add.w	r2, r8, #1
 8004834:	3b01      	subs	r3, #1
 8004836:	4631      	mov	r1, r6
 8004838:	4628      	mov	r0, r5
 800483a:	47b8      	blx	r7
 800483c:	3001      	adds	r0, #1
 800483e:	d10e      	bne.n	800485e <_printf_float+0x42a>
 8004840:	e659      	b.n	80044f6 <_printf_float+0xc2>
 8004842:	2301      	movs	r3, #1
 8004844:	4652      	mov	r2, sl
 8004846:	4631      	mov	r1, r6
 8004848:	4628      	mov	r0, r5
 800484a:	47b8      	blx	r7
 800484c:	3001      	adds	r0, #1
 800484e:	f43f ae52 	beq.w	80044f6 <_printf_float+0xc2>
 8004852:	f108 0801 	add.w	r8, r8, #1
 8004856:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004858:	3b01      	subs	r3, #1
 800485a:	4543      	cmp	r3, r8
 800485c:	dcf1      	bgt.n	8004842 <_printf_float+0x40e>
 800485e:	464b      	mov	r3, r9
 8004860:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004864:	e6dc      	b.n	8004620 <_printf_float+0x1ec>
 8004866:	f04f 0800 	mov.w	r8, #0
 800486a:	f104 0a1a 	add.w	sl, r4, #26
 800486e:	e7f2      	b.n	8004856 <_printf_float+0x422>
 8004870:	2301      	movs	r3, #1
 8004872:	4642      	mov	r2, r8
 8004874:	e7df      	b.n	8004836 <_printf_float+0x402>
 8004876:	2301      	movs	r3, #1
 8004878:	464a      	mov	r2, r9
 800487a:	4631      	mov	r1, r6
 800487c:	4628      	mov	r0, r5
 800487e:	47b8      	blx	r7
 8004880:	3001      	adds	r0, #1
 8004882:	f43f ae38 	beq.w	80044f6 <_printf_float+0xc2>
 8004886:	f108 0801 	add.w	r8, r8, #1
 800488a:	68e3      	ldr	r3, [r4, #12]
 800488c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800488e:	1a5b      	subs	r3, r3, r1
 8004890:	4543      	cmp	r3, r8
 8004892:	dcf0      	bgt.n	8004876 <_printf_float+0x442>
 8004894:	e6fa      	b.n	800468c <_printf_float+0x258>
 8004896:	f04f 0800 	mov.w	r8, #0
 800489a:	f104 0919 	add.w	r9, r4, #25
 800489e:	e7f4      	b.n	800488a <_printf_float+0x456>

080048a0 <_printf_common>:
 80048a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048a4:	4616      	mov	r6, r2
 80048a6:	4699      	mov	r9, r3
 80048a8:	688a      	ldr	r2, [r1, #8]
 80048aa:	690b      	ldr	r3, [r1, #16]
 80048ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048b0:	4293      	cmp	r3, r2
 80048b2:	bfb8      	it	lt
 80048b4:	4613      	movlt	r3, r2
 80048b6:	6033      	str	r3, [r6, #0]
 80048b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048bc:	4607      	mov	r7, r0
 80048be:	460c      	mov	r4, r1
 80048c0:	b10a      	cbz	r2, 80048c6 <_printf_common+0x26>
 80048c2:	3301      	adds	r3, #1
 80048c4:	6033      	str	r3, [r6, #0]
 80048c6:	6823      	ldr	r3, [r4, #0]
 80048c8:	0699      	lsls	r1, r3, #26
 80048ca:	bf42      	ittt	mi
 80048cc:	6833      	ldrmi	r3, [r6, #0]
 80048ce:	3302      	addmi	r3, #2
 80048d0:	6033      	strmi	r3, [r6, #0]
 80048d2:	6825      	ldr	r5, [r4, #0]
 80048d4:	f015 0506 	ands.w	r5, r5, #6
 80048d8:	d106      	bne.n	80048e8 <_printf_common+0x48>
 80048da:	f104 0a19 	add.w	sl, r4, #25
 80048de:	68e3      	ldr	r3, [r4, #12]
 80048e0:	6832      	ldr	r2, [r6, #0]
 80048e2:	1a9b      	subs	r3, r3, r2
 80048e4:	42ab      	cmp	r3, r5
 80048e6:	dc26      	bgt.n	8004936 <_printf_common+0x96>
 80048e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048ec:	1e13      	subs	r3, r2, #0
 80048ee:	6822      	ldr	r2, [r4, #0]
 80048f0:	bf18      	it	ne
 80048f2:	2301      	movne	r3, #1
 80048f4:	0692      	lsls	r2, r2, #26
 80048f6:	d42b      	bmi.n	8004950 <_printf_common+0xb0>
 80048f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80048fc:	4649      	mov	r1, r9
 80048fe:	4638      	mov	r0, r7
 8004900:	47c0      	blx	r8
 8004902:	3001      	adds	r0, #1
 8004904:	d01e      	beq.n	8004944 <_printf_common+0xa4>
 8004906:	6823      	ldr	r3, [r4, #0]
 8004908:	68e5      	ldr	r5, [r4, #12]
 800490a:	6832      	ldr	r2, [r6, #0]
 800490c:	f003 0306 	and.w	r3, r3, #6
 8004910:	2b04      	cmp	r3, #4
 8004912:	bf08      	it	eq
 8004914:	1aad      	subeq	r5, r5, r2
 8004916:	68a3      	ldr	r3, [r4, #8]
 8004918:	6922      	ldr	r2, [r4, #16]
 800491a:	bf0c      	ite	eq
 800491c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004920:	2500      	movne	r5, #0
 8004922:	4293      	cmp	r3, r2
 8004924:	bfc4      	itt	gt
 8004926:	1a9b      	subgt	r3, r3, r2
 8004928:	18ed      	addgt	r5, r5, r3
 800492a:	2600      	movs	r6, #0
 800492c:	341a      	adds	r4, #26
 800492e:	42b5      	cmp	r5, r6
 8004930:	d11a      	bne.n	8004968 <_printf_common+0xc8>
 8004932:	2000      	movs	r0, #0
 8004934:	e008      	b.n	8004948 <_printf_common+0xa8>
 8004936:	2301      	movs	r3, #1
 8004938:	4652      	mov	r2, sl
 800493a:	4649      	mov	r1, r9
 800493c:	4638      	mov	r0, r7
 800493e:	47c0      	blx	r8
 8004940:	3001      	adds	r0, #1
 8004942:	d103      	bne.n	800494c <_printf_common+0xac>
 8004944:	f04f 30ff 	mov.w	r0, #4294967295
 8004948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800494c:	3501      	adds	r5, #1
 800494e:	e7c6      	b.n	80048de <_printf_common+0x3e>
 8004950:	18e1      	adds	r1, r4, r3
 8004952:	1c5a      	adds	r2, r3, #1
 8004954:	2030      	movs	r0, #48	; 0x30
 8004956:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800495a:	4422      	add	r2, r4
 800495c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004960:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004964:	3302      	adds	r3, #2
 8004966:	e7c7      	b.n	80048f8 <_printf_common+0x58>
 8004968:	2301      	movs	r3, #1
 800496a:	4622      	mov	r2, r4
 800496c:	4649      	mov	r1, r9
 800496e:	4638      	mov	r0, r7
 8004970:	47c0      	blx	r8
 8004972:	3001      	adds	r0, #1
 8004974:	d0e6      	beq.n	8004944 <_printf_common+0xa4>
 8004976:	3601      	adds	r6, #1
 8004978:	e7d9      	b.n	800492e <_printf_common+0x8e>
	...

0800497c <_printf_i>:
 800497c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004980:	7e0f      	ldrb	r7, [r1, #24]
 8004982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004984:	2f78      	cmp	r7, #120	; 0x78
 8004986:	4691      	mov	r9, r2
 8004988:	4680      	mov	r8, r0
 800498a:	460c      	mov	r4, r1
 800498c:	469a      	mov	sl, r3
 800498e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004992:	d807      	bhi.n	80049a4 <_printf_i+0x28>
 8004994:	2f62      	cmp	r7, #98	; 0x62
 8004996:	d80a      	bhi.n	80049ae <_printf_i+0x32>
 8004998:	2f00      	cmp	r7, #0
 800499a:	f000 80d8 	beq.w	8004b4e <_printf_i+0x1d2>
 800499e:	2f58      	cmp	r7, #88	; 0x58
 80049a0:	f000 80a3 	beq.w	8004aea <_printf_i+0x16e>
 80049a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049ac:	e03a      	b.n	8004a24 <_printf_i+0xa8>
 80049ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049b2:	2b15      	cmp	r3, #21
 80049b4:	d8f6      	bhi.n	80049a4 <_printf_i+0x28>
 80049b6:	a101      	add	r1, pc, #4	; (adr r1, 80049bc <_printf_i+0x40>)
 80049b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049bc:	08004a15 	.word	0x08004a15
 80049c0:	08004a29 	.word	0x08004a29
 80049c4:	080049a5 	.word	0x080049a5
 80049c8:	080049a5 	.word	0x080049a5
 80049cc:	080049a5 	.word	0x080049a5
 80049d0:	080049a5 	.word	0x080049a5
 80049d4:	08004a29 	.word	0x08004a29
 80049d8:	080049a5 	.word	0x080049a5
 80049dc:	080049a5 	.word	0x080049a5
 80049e0:	080049a5 	.word	0x080049a5
 80049e4:	080049a5 	.word	0x080049a5
 80049e8:	08004b35 	.word	0x08004b35
 80049ec:	08004a59 	.word	0x08004a59
 80049f0:	08004b17 	.word	0x08004b17
 80049f4:	080049a5 	.word	0x080049a5
 80049f8:	080049a5 	.word	0x080049a5
 80049fc:	08004b57 	.word	0x08004b57
 8004a00:	080049a5 	.word	0x080049a5
 8004a04:	08004a59 	.word	0x08004a59
 8004a08:	080049a5 	.word	0x080049a5
 8004a0c:	080049a5 	.word	0x080049a5
 8004a10:	08004b1f 	.word	0x08004b1f
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	1d1a      	adds	r2, r3, #4
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	602a      	str	r2, [r5, #0]
 8004a1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a24:	2301      	movs	r3, #1
 8004a26:	e0a3      	b.n	8004b70 <_printf_i+0x1f4>
 8004a28:	6820      	ldr	r0, [r4, #0]
 8004a2a:	6829      	ldr	r1, [r5, #0]
 8004a2c:	0606      	lsls	r6, r0, #24
 8004a2e:	f101 0304 	add.w	r3, r1, #4
 8004a32:	d50a      	bpl.n	8004a4a <_printf_i+0xce>
 8004a34:	680e      	ldr	r6, [r1, #0]
 8004a36:	602b      	str	r3, [r5, #0]
 8004a38:	2e00      	cmp	r6, #0
 8004a3a:	da03      	bge.n	8004a44 <_printf_i+0xc8>
 8004a3c:	232d      	movs	r3, #45	; 0x2d
 8004a3e:	4276      	negs	r6, r6
 8004a40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a44:	485e      	ldr	r0, [pc, #376]	; (8004bc0 <_printf_i+0x244>)
 8004a46:	230a      	movs	r3, #10
 8004a48:	e019      	b.n	8004a7e <_printf_i+0x102>
 8004a4a:	680e      	ldr	r6, [r1, #0]
 8004a4c:	602b      	str	r3, [r5, #0]
 8004a4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004a52:	bf18      	it	ne
 8004a54:	b236      	sxthne	r6, r6
 8004a56:	e7ef      	b.n	8004a38 <_printf_i+0xbc>
 8004a58:	682b      	ldr	r3, [r5, #0]
 8004a5a:	6820      	ldr	r0, [r4, #0]
 8004a5c:	1d19      	adds	r1, r3, #4
 8004a5e:	6029      	str	r1, [r5, #0]
 8004a60:	0601      	lsls	r1, r0, #24
 8004a62:	d501      	bpl.n	8004a68 <_printf_i+0xec>
 8004a64:	681e      	ldr	r6, [r3, #0]
 8004a66:	e002      	b.n	8004a6e <_printf_i+0xf2>
 8004a68:	0646      	lsls	r6, r0, #25
 8004a6a:	d5fb      	bpl.n	8004a64 <_printf_i+0xe8>
 8004a6c:	881e      	ldrh	r6, [r3, #0]
 8004a6e:	4854      	ldr	r0, [pc, #336]	; (8004bc0 <_printf_i+0x244>)
 8004a70:	2f6f      	cmp	r7, #111	; 0x6f
 8004a72:	bf0c      	ite	eq
 8004a74:	2308      	moveq	r3, #8
 8004a76:	230a      	movne	r3, #10
 8004a78:	2100      	movs	r1, #0
 8004a7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a7e:	6865      	ldr	r5, [r4, #4]
 8004a80:	60a5      	str	r5, [r4, #8]
 8004a82:	2d00      	cmp	r5, #0
 8004a84:	bfa2      	ittt	ge
 8004a86:	6821      	ldrge	r1, [r4, #0]
 8004a88:	f021 0104 	bicge.w	r1, r1, #4
 8004a8c:	6021      	strge	r1, [r4, #0]
 8004a8e:	b90e      	cbnz	r6, 8004a94 <_printf_i+0x118>
 8004a90:	2d00      	cmp	r5, #0
 8004a92:	d04d      	beq.n	8004b30 <_printf_i+0x1b4>
 8004a94:	4615      	mov	r5, r2
 8004a96:	fbb6 f1f3 	udiv	r1, r6, r3
 8004a9a:	fb03 6711 	mls	r7, r3, r1, r6
 8004a9e:	5dc7      	ldrb	r7, [r0, r7]
 8004aa0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004aa4:	4637      	mov	r7, r6
 8004aa6:	42bb      	cmp	r3, r7
 8004aa8:	460e      	mov	r6, r1
 8004aaa:	d9f4      	bls.n	8004a96 <_printf_i+0x11a>
 8004aac:	2b08      	cmp	r3, #8
 8004aae:	d10b      	bne.n	8004ac8 <_printf_i+0x14c>
 8004ab0:	6823      	ldr	r3, [r4, #0]
 8004ab2:	07de      	lsls	r6, r3, #31
 8004ab4:	d508      	bpl.n	8004ac8 <_printf_i+0x14c>
 8004ab6:	6923      	ldr	r3, [r4, #16]
 8004ab8:	6861      	ldr	r1, [r4, #4]
 8004aba:	4299      	cmp	r1, r3
 8004abc:	bfde      	ittt	le
 8004abe:	2330      	movle	r3, #48	; 0x30
 8004ac0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ac4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ac8:	1b52      	subs	r2, r2, r5
 8004aca:	6122      	str	r2, [r4, #16]
 8004acc:	f8cd a000 	str.w	sl, [sp]
 8004ad0:	464b      	mov	r3, r9
 8004ad2:	aa03      	add	r2, sp, #12
 8004ad4:	4621      	mov	r1, r4
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	f7ff fee2 	bl	80048a0 <_printf_common>
 8004adc:	3001      	adds	r0, #1
 8004ade:	d14c      	bne.n	8004b7a <_printf_i+0x1fe>
 8004ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae4:	b004      	add	sp, #16
 8004ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004aea:	4835      	ldr	r0, [pc, #212]	; (8004bc0 <_printf_i+0x244>)
 8004aec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004af0:	6829      	ldr	r1, [r5, #0]
 8004af2:	6823      	ldr	r3, [r4, #0]
 8004af4:	f851 6b04 	ldr.w	r6, [r1], #4
 8004af8:	6029      	str	r1, [r5, #0]
 8004afa:	061d      	lsls	r5, r3, #24
 8004afc:	d514      	bpl.n	8004b28 <_printf_i+0x1ac>
 8004afe:	07df      	lsls	r7, r3, #31
 8004b00:	bf44      	itt	mi
 8004b02:	f043 0320 	orrmi.w	r3, r3, #32
 8004b06:	6023      	strmi	r3, [r4, #0]
 8004b08:	b91e      	cbnz	r6, 8004b12 <_printf_i+0x196>
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	f023 0320 	bic.w	r3, r3, #32
 8004b10:	6023      	str	r3, [r4, #0]
 8004b12:	2310      	movs	r3, #16
 8004b14:	e7b0      	b.n	8004a78 <_printf_i+0xfc>
 8004b16:	6823      	ldr	r3, [r4, #0]
 8004b18:	f043 0320 	orr.w	r3, r3, #32
 8004b1c:	6023      	str	r3, [r4, #0]
 8004b1e:	2378      	movs	r3, #120	; 0x78
 8004b20:	4828      	ldr	r0, [pc, #160]	; (8004bc4 <_printf_i+0x248>)
 8004b22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b26:	e7e3      	b.n	8004af0 <_printf_i+0x174>
 8004b28:	0659      	lsls	r1, r3, #25
 8004b2a:	bf48      	it	mi
 8004b2c:	b2b6      	uxthmi	r6, r6
 8004b2e:	e7e6      	b.n	8004afe <_printf_i+0x182>
 8004b30:	4615      	mov	r5, r2
 8004b32:	e7bb      	b.n	8004aac <_printf_i+0x130>
 8004b34:	682b      	ldr	r3, [r5, #0]
 8004b36:	6826      	ldr	r6, [r4, #0]
 8004b38:	6961      	ldr	r1, [r4, #20]
 8004b3a:	1d18      	adds	r0, r3, #4
 8004b3c:	6028      	str	r0, [r5, #0]
 8004b3e:	0635      	lsls	r5, r6, #24
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	d501      	bpl.n	8004b48 <_printf_i+0x1cc>
 8004b44:	6019      	str	r1, [r3, #0]
 8004b46:	e002      	b.n	8004b4e <_printf_i+0x1d2>
 8004b48:	0670      	lsls	r0, r6, #25
 8004b4a:	d5fb      	bpl.n	8004b44 <_printf_i+0x1c8>
 8004b4c:	8019      	strh	r1, [r3, #0]
 8004b4e:	2300      	movs	r3, #0
 8004b50:	6123      	str	r3, [r4, #16]
 8004b52:	4615      	mov	r5, r2
 8004b54:	e7ba      	b.n	8004acc <_printf_i+0x150>
 8004b56:	682b      	ldr	r3, [r5, #0]
 8004b58:	1d1a      	adds	r2, r3, #4
 8004b5a:	602a      	str	r2, [r5, #0]
 8004b5c:	681d      	ldr	r5, [r3, #0]
 8004b5e:	6862      	ldr	r2, [r4, #4]
 8004b60:	2100      	movs	r1, #0
 8004b62:	4628      	mov	r0, r5
 8004b64:	f7fb fb3c 	bl	80001e0 <memchr>
 8004b68:	b108      	cbz	r0, 8004b6e <_printf_i+0x1f2>
 8004b6a:	1b40      	subs	r0, r0, r5
 8004b6c:	6060      	str	r0, [r4, #4]
 8004b6e:	6863      	ldr	r3, [r4, #4]
 8004b70:	6123      	str	r3, [r4, #16]
 8004b72:	2300      	movs	r3, #0
 8004b74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b78:	e7a8      	b.n	8004acc <_printf_i+0x150>
 8004b7a:	6923      	ldr	r3, [r4, #16]
 8004b7c:	462a      	mov	r2, r5
 8004b7e:	4649      	mov	r1, r9
 8004b80:	4640      	mov	r0, r8
 8004b82:	47d0      	blx	sl
 8004b84:	3001      	adds	r0, #1
 8004b86:	d0ab      	beq.n	8004ae0 <_printf_i+0x164>
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	079b      	lsls	r3, r3, #30
 8004b8c:	d413      	bmi.n	8004bb6 <_printf_i+0x23a>
 8004b8e:	68e0      	ldr	r0, [r4, #12]
 8004b90:	9b03      	ldr	r3, [sp, #12]
 8004b92:	4298      	cmp	r0, r3
 8004b94:	bfb8      	it	lt
 8004b96:	4618      	movlt	r0, r3
 8004b98:	e7a4      	b.n	8004ae4 <_printf_i+0x168>
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	4632      	mov	r2, r6
 8004b9e:	4649      	mov	r1, r9
 8004ba0:	4640      	mov	r0, r8
 8004ba2:	47d0      	blx	sl
 8004ba4:	3001      	adds	r0, #1
 8004ba6:	d09b      	beq.n	8004ae0 <_printf_i+0x164>
 8004ba8:	3501      	adds	r5, #1
 8004baa:	68e3      	ldr	r3, [r4, #12]
 8004bac:	9903      	ldr	r1, [sp, #12]
 8004bae:	1a5b      	subs	r3, r3, r1
 8004bb0:	42ab      	cmp	r3, r5
 8004bb2:	dcf2      	bgt.n	8004b9a <_printf_i+0x21e>
 8004bb4:	e7eb      	b.n	8004b8e <_printf_i+0x212>
 8004bb6:	2500      	movs	r5, #0
 8004bb8:	f104 0619 	add.w	r6, r4, #25
 8004bbc:	e7f5      	b.n	8004baa <_printf_i+0x22e>
 8004bbe:	bf00      	nop
 8004bc0:	08007b9e 	.word	0x08007b9e
 8004bc4:	08007baf 	.word	0x08007baf

08004bc8 <siprintf>:
 8004bc8:	b40e      	push	{r1, r2, r3}
 8004bca:	b500      	push	{lr}
 8004bcc:	b09c      	sub	sp, #112	; 0x70
 8004bce:	ab1d      	add	r3, sp, #116	; 0x74
 8004bd0:	9002      	str	r0, [sp, #8]
 8004bd2:	9006      	str	r0, [sp, #24]
 8004bd4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004bd8:	4809      	ldr	r0, [pc, #36]	; (8004c00 <siprintf+0x38>)
 8004bda:	9107      	str	r1, [sp, #28]
 8004bdc:	9104      	str	r1, [sp, #16]
 8004bde:	4909      	ldr	r1, [pc, #36]	; (8004c04 <siprintf+0x3c>)
 8004be0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004be4:	9105      	str	r1, [sp, #20]
 8004be6:	6800      	ldr	r0, [r0, #0]
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	a902      	add	r1, sp, #8
 8004bec:	f001 fb76 	bl	80062dc <_svfiprintf_r>
 8004bf0:	9b02      	ldr	r3, [sp, #8]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	701a      	strb	r2, [r3, #0]
 8004bf6:	b01c      	add	sp, #112	; 0x70
 8004bf8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bfc:	b003      	add	sp, #12
 8004bfe:	4770      	bx	lr
 8004c00:	2000000c 	.word	0x2000000c
 8004c04:	ffff0208 	.word	0xffff0208

08004c08 <quorem>:
 8004c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c0c:	6903      	ldr	r3, [r0, #16]
 8004c0e:	690c      	ldr	r4, [r1, #16]
 8004c10:	42a3      	cmp	r3, r4
 8004c12:	4607      	mov	r7, r0
 8004c14:	f2c0 8081 	blt.w	8004d1a <quorem+0x112>
 8004c18:	3c01      	subs	r4, #1
 8004c1a:	f101 0814 	add.w	r8, r1, #20
 8004c1e:	f100 0514 	add.w	r5, r0, #20
 8004c22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004c26:	9301      	str	r3, [sp, #4]
 8004c28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004c2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004c30:	3301      	adds	r3, #1
 8004c32:	429a      	cmp	r2, r3
 8004c34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004c38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004c3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004c40:	d331      	bcc.n	8004ca6 <quorem+0x9e>
 8004c42:	f04f 0e00 	mov.w	lr, #0
 8004c46:	4640      	mov	r0, r8
 8004c48:	46ac      	mov	ip, r5
 8004c4a:	46f2      	mov	sl, lr
 8004c4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8004c50:	b293      	uxth	r3, r2
 8004c52:	fb06 e303 	mla	r3, r6, r3, lr
 8004c56:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	ebaa 0303 	sub.w	r3, sl, r3
 8004c60:	f8dc a000 	ldr.w	sl, [ip]
 8004c64:	0c12      	lsrs	r2, r2, #16
 8004c66:	fa13 f38a 	uxtah	r3, r3, sl
 8004c6a:	fb06 e202 	mla	r2, r6, r2, lr
 8004c6e:	9300      	str	r3, [sp, #0]
 8004c70:	9b00      	ldr	r3, [sp, #0]
 8004c72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004c76:	b292      	uxth	r2, r2
 8004c78:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004c7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004c80:	f8bd 3000 	ldrh.w	r3, [sp]
 8004c84:	4581      	cmp	r9, r0
 8004c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004c8a:	f84c 3b04 	str.w	r3, [ip], #4
 8004c8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004c92:	d2db      	bcs.n	8004c4c <quorem+0x44>
 8004c94:	f855 300b 	ldr.w	r3, [r5, fp]
 8004c98:	b92b      	cbnz	r3, 8004ca6 <quorem+0x9e>
 8004c9a:	9b01      	ldr	r3, [sp, #4]
 8004c9c:	3b04      	subs	r3, #4
 8004c9e:	429d      	cmp	r5, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	d32e      	bcc.n	8004d02 <quorem+0xfa>
 8004ca4:	613c      	str	r4, [r7, #16]
 8004ca6:	4638      	mov	r0, r7
 8004ca8:	f001 f8c4 	bl	8005e34 <__mcmp>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	db24      	blt.n	8004cfa <quorem+0xf2>
 8004cb0:	3601      	adds	r6, #1
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f04f 0c00 	mov.w	ip, #0
 8004cb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8004cbc:	f8d0 e000 	ldr.w	lr, [r0]
 8004cc0:	b293      	uxth	r3, r2
 8004cc2:	ebac 0303 	sub.w	r3, ip, r3
 8004cc6:	0c12      	lsrs	r2, r2, #16
 8004cc8:	fa13 f38e 	uxtah	r3, r3, lr
 8004ccc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004cd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004cda:	45c1      	cmp	r9, r8
 8004cdc:	f840 3b04 	str.w	r3, [r0], #4
 8004ce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004ce4:	d2e8      	bcs.n	8004cb8 <quorem+0xb0>
 8004ce6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004cea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004cee:	b922      	cbnz	r2, 8004cfa <quorem+0xf2>
 8004cf0:	3b04      	subs	r3, #4
 8004cf2:	429d      	cmp	r5, r3
 8004cf4:	461a      	mov	r2, r3
 8004cf6:	d30a      	bcc.n	8004d0e <quorem+0x106>
 8004cf8:	613c      	str	r4, [r7, #16]
 8004cfa:	4630      	mov	r0, r6
 8004cfc:	b003      	add	sp, #12
 8004cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d02:	6812      	ldr	r2, [r2, #0]
 8004d04:	3b04      	subs	r3, #4
 8004d06:	2a00      	cmp	r2, #0
 8004d08:	d1cc      	bne.n	8004ca4 <quorem+0x9c>
 8004d0a:	3c01      	subs	r4, #1
 8004d0c:	e7c7      	b.n	8004c9e <quorem+0x96>
 8004d0e:	6812      	ldr	r2, [r2, #0]
 8004d10:	3b04      	subs	r3, #4
 8004d12:	2a00      	cmp	r2, #0
 8004d14:	d1f0      	bne.n	8004cf8 <quorem+0xf0>
 8004d16:	3c01      	subs	r4, #1
 8004d18:	e7eb      	b.n	8004cf2 <quorem+0xea>
 8004d1a:	2000      	movs	r0, #0
 8004d1c:	e7ee      	b.n	8004cfc <quorem+0xf4>
	...

08004d20 <_dtoa_r>:
 8004d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d24:	ed2d 8b04 	vpush	{d8-d9}
 8004d28:	ec57 6b10 	vmov	r6, r7, d0
 8004d2c:	b093      	sub	sp, #76	; 0x4c
 8004d2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004d30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004d34:	9106      	str	r1, [sp, #24]
 8004d36:	ee10 aa10 	vmov	sl, s0
 8004d3a:	4604      	mov	r4, r0
 8004d3c:	9209      	str	r2, [sp, #36]	; 0x24
 8004d3e:	930c      	str	r3, [sp, #48]	; 0x30
 8004d40:	46bb      	mov	fp, r7
 8004d42:	b975      	cbnz	r5, 8004d62 <_dtoa_r+0x42>
 8004d44:	2010      	movs	r0, #16
 8004d46:	f000 fddd 	bl	8005904 <malloc>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	6260      	str	r0, [r4, #36]	; 0x24
 8004d4e:	b920      	cbnz	r0, 8004d5a <_dtoa_r+0x3a>
 8004d50:	4ba7      	ldr	r3, [pc, #668]	; (8004ff0 <_dtoa_r+0x2d0>)
 8004d52:	21ea      	movs	r1, #234	; 0xea
 8004d54:	48a7      	ldr	r0, [pc, #668]	; (8004ff4 <_dtoa_r+0x2d4>)
 8004d56:	f001 fbd1 	bl	80064fc <__assert_func>
 8004d5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004d5e:	6005      	str	r5, [r0, #0]
 8004d60:	60c5      	str	r5, [r0, #12]
 8004d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d64:	6819      	ldr	r1, [r3, #0]
 8004d66:	b151      	cbz	r1, 8004d7e <_dtoa_r+0x5e>
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	604a      	str	r2, [r1, #4]
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	4093      	lsls	r3, r2
 8004d70:	608b      	str	r3, [r1, #8]
 8004d72:	4620      	mov	r0, r4
 8004d74:	f000 fe1c 	bl	80059b0 <_Bfree>
 8004d78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	601a      	str	r2, [r3, #0]
 8004d7e:	1e3b      	subs	r3, r7, #0
 8004d80:	bfaa      	itet	ge
 8004d82:	2300      	movge	r3, #0
 8004d84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004d88:	f8c8 3000 	strge.w	r3, [r8]
 8004d8c:	4b9a      	ldr	r3, [pc, #616]	; (8004ff8 <_dtoa_r+0x2d8>)
 8004d8e:	bfbc      	itt	lt
 8004d90:	2201      	movlt	r2, #1
 8004d92:	f8c8 2000 	strlt.w	r2, [r8]
 8004d96:	ea33 030b 	bics.w	r3, r3, fp
 8004d9a:	d11b      	bne.n	8004dd4 <_dtoa_r+0xb4>
 8004d9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004d9e:	f242 730f 	movw	r3, #9999	; 0x270f
 8004da2:	6013      	str	r3, [r2, #0]
 8004da4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004da8:	4333      	orrs	r3, r6
 8004daa:	f000 8592 	beq.w	80058d2 <_dtoa_r+0xbb2>
 8004dae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004db0:	b963      	cbnz	r3, 8004dcc <_dtoa_r+0xac>
 8004db2:	4b92      	ldr	r3, [pc, #584]	; (8004ffc <_dtoa_r+0x2dc>)
 8004db4:	e022      	b.n	8004dfc <_dtoa_r+0xdc>
 8004db6:	4b92      	ldr	r3, [pc, #584]	; (8005000 <_dtoa_r+0x2e0>)
 8004db8:	9301      	str	r3, [sp, #4]
 8004dba:	3308      	adds	r3, #8
 8004dbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004dbe:	6013      	str	r3, [r2, #0]
 8004dc0:	9801      	ldr	r0, [sp, #4]
 8004dc2:	b013      	add	sp, #76	; 0x4c
 8004dc4:	ecbd 8b04 	vpop	{d8-d9}
 8004dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dcc:	4b8b      	ldr	r3, [pc, #556]	; (8004ffc <_dtoa_r+0x2dc>)
 8004dce:	9301      	str	r3, [sp, #4]
 8004dd0:	3303      	adds	r3, #3
 8004dd2:	e7f3      	b.n	8004dbc <_dtoa_r+0x9c>
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	4650      	mov	r0, sl
 8004dda:	4659      	mov	r1, fp
 8004ddc:	f7fb fe74 	bl	8000ac8 <__aeabi_dcmpeq>
 8004de0:	ec4b ab19 	vmov	d9, sl, fp
 8004de4:	4680      	mov	r8, r0
 8004de6:	b158      	cbz	r0, 8004e00 <_dtoa_r+0xe0>
 8004de8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004dea:	2301      	movs	r3, #1
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	f000 856b 	beq.w	80058cc <_dtoa_r+0xbac>
 8004df6:	4883      	ldr	r0, [pc, #524]	; (8005004 <_dtoa_r+0x2e4>)
 8004df8:	6018      	str	r0, [r3, #0]
 8004dfa:	1e43      	subs	r3, r0, #1
 8004dfc:	9301      	str	r3, [sp, #4]
 8004dfe:	e7df      	b.n	8004dc0 <_dtoa_r+0xa0>
 8004e00:	ec4b ab10 	vmov	d0, sl, fp
 8004e04:	aa10      	add	r2, sp, #64	; 0x40
 8004e06:	a911      	add	r1, sp, #68	; 0x44
 8004e08:	4620      	mov	r0, r4
 8004e0a:	f001 f8b9 	bl	8005f80 <__d2b>
 8004e0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004e12:	ee08 0a10 	vmov	s16, r0
 8004e16:	2d00      	cmp	r5, #0
 8004e18:	f000 8084 	beq.w	8004f24 <_dtoa_r+0x204>
 8004e1c:	ee19 3a90 	vmov	r3, s19
 8004e20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004e28:	4656      	mov	r6, sl
 8004e2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004e2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004e32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004e36:	4b74      	ldr	r3, [pc, #464]	; (8005008 <_dtoa_r+0x2e8>)
 8004e38:	2200      	movs	r2, #0
 8004e3a:	4630      	mov	r0, r6
 8004e3c:	4639      	mov	r1, r7
 8004e3e:	f7fb fa23 	bl	8000288 <__aeabi_dsub>
 8004e42:	a365      	add	r3, pc, #404	; (adr r3, 8004fd8 <_dtoa_r+0x2b8>)
 8004e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e48:	f7fb fbd6 	bl	80005f8 <__aeabi_dmul>
 8004e4c:	a364      	add	r3, pc, #400	; (adr r3, 8004fe0 <_dtoa_r+0x2c0>)
 8004e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e52:	f7fb fa1b 	bl	800028c <__adddf3>
 8004e56:	4606      	mov	r6, r0
 8004e58:	4628      	mov	r0, r5
 8004e5a:	460f      	mov	r7, r1
 8004e5c:	f7fb fb62 	bl	8000524 <__aeabi_i2d>
 8004e60:	a361      	add	r3, pc, #388	; (adr r3, 8004fe8 <_dtoa_r+0x2c8>)
 8004e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e66:	f7fb fbc7 	bl	80005f8 <__aeabi_dmul>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4630      	mov	r0, r6
 8004e70:	4639      	mov	r1, r7
 8004e72:	f7fb fa0b 	bl	800028c <__adddf3>
 8004e76:	4606      	mov	r6, r0
 8004e78:	460f      	mov	r7, r1
 8004e7a:	f7fb fe6d 	bl	8000b58 <__aeabi_d2iz>
 8004e7e:	2200      	movs	r2, #0
 8004e80:	9000      	str	r0, [sp, #0]
 8004e82:	2300      	movs	r3, #0
 8004e84:	4630      	mov	r0, r6
 8004e86:	4639      	mov	r1, r7
 8004e88:	f7fb fe28 	bl	8000adc <__aeabi_dcmplt>
 8004e8c:	b150      	cbz	r0, 8004ea4 <_dtoa_r+0x184>
 8004e8e:	9800      	ldr	r0, [sp, #0]
 8004e90:	f7fb fb48 	bl	8000524 <__aeabi_i2d>
 8004e94:	4632      	mov	r2, r6
 8004e96:	463b      	mov	r3, r7
 8004e98:	f7fb fe16 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e9c:	b910      	cbnz	r0, 8004ea4 <_dtoa_r+0x184>
 8004e9e:	9b00      	ldr	r3, [sp, #0]
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	9300      	str	r3, [sp, #0]
 8004ea4:	9b00      	ldr	r3, [sp, #0]
 8004ea6:	2b16      	cmp	r3, #22
 8004ea8:	d85a      	bhi.n	8004f60 <_dtoa_r+0x240>
 8004eaa:	9a00      	ldr	r2, [sp, #0]
 8004eac:	4b57      	ldr	r3, [pc, #348]	; (800500c <_dtoa_r+0x2ec>)
 8004eae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eb6:	ec51 0b19 	vmov	r0, r1, d9
 8004eba:	f7fb fe0f 	bl	8000adc <__aeabi_dcmplt>
 8004ebe:	2800      	cmp	r0, #0
 8004ec0:	d050      	beq.n	8004f64 <_dtoa_r+0x244>
 8004ec2:	9b00      	ldr	r3, [sp, #0]
 8004ec4:	3b01      	subs	r3, #1
 8004ec6:	9300      	str	r3, [sp, #0]
 8004ec8:	2300      	movs	r3, #0
 8004eca:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ece:	1b5d      	subs	r5, r3, r5
 8004ed0:	1e6b      	subs	r3, r5, #1
 8004ed2:	9305      	str	r3, [sp, #20]
 8004ed4:	bf45      	ittet	mi
 8004ed6:	f1c5 0301 	rsbmi	r3, r5, #1
 8004eda:	9304      	strmi	r3, [sp, #16]
 8004edc:	2300      	movpl	r3, #0
 8004ede:	2300      	movmi	r3, #0
 8004ee0:	bf4c      	ite	mi
 8004ee2:	9305      	strmi	r3, [sp, #20]
 8004ee4:	9304      	strpl	r3, [sp, #16]
 8004ee6:	9b00      	ldr	r3, [sp, #0]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	db3d      	blt.n	8004f68 <_dtoa_r+0x248>
 8004eec:	9b05      	ldr	r3, [sp, #20]
 8004eee:	9a00      	ldr	r2, [sp, #0]
 8004ef0:	920a      	str	r2, [sp, #40]	; 0x28
 8004ef2:	4413      	add	r3, r2
 8004ef4:	9305      	str	r3, [sp, #20]
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	9307      	str	r3, [sp, #28]
 8004efa:	9b06      	ldr	r3, [sp, #24]
 8004efc:	2b09      	cmp	r3, #9
 8004efe:	f200 8089 	bhi.w	8005014 <_dtoa_r+0x2f4>
 8004f02:	2b05      	cmp	r3, #5
 8004f04:	bfc4      	itt	gt
 8004f06:	3b04      	subgt	r3, #4
 8004f08:	9306      	strgt	r3, [sp, #24]
 8004f0a:	9b06      	ldr	r3, [sp, #24]
 8004f0c:	f1a3 0302 	sub.w	r3, r3, #2
 8004f10:	bfcc      	ite	gt
 8004f12:	2500      	movgt	r5, #0
 8004f14:	2501      	movle	r5, #1
 8004f16:	2b03      	cmp	r3, #3
 8004f18:	f200 8087 	bhi.w	800502a <_dtoa_r+0x30a>
 8004f1c:	e8df f003 	tbb	[pc, r3]
 8004f20:	59383a2d 	.word	0x59383a2d
 8004f24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004f28:	441d      	add	r5, r3
 8004f2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004f2e:	2b20      	cmp	r3, #32
 8004f30:	bfc1      	itttt	gt
 8004f32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004f36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004f3a:	fa0b f303 	lslgt.w	r3, fp, r3
 8004f3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004f42:	bfda      	itte	le
 8004f44:	f1c3 0320 	rsble	r3, r3, #32
 8004f48:	fa06 f003 	lslle.w	r0, r6, r3
 8004f4c:	4318      	orrgt	r0, r3
 8004f4e:	f7fb fad9 	bl	8000504 <__aeabi_ui2d>
 8004f52:	2301      	movs	r3, #1
 8004f54:	4606      	mov	r6, r0
 8004f56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004f5a:	3d01      	subs	r5, #1
 8004f5c:	930e      	str	r3, [sp, #56]	; 0x38
 8004f5e:	e76a      	b.n	8004e36 <_dtoa_r+0x116>
 8004f60:	2301      	movs	r3, #1
 8004f62:	e7b2      	b.n	8004eca <_dtoa_r+0x1aa>
 8004f64:	900b      	str	r0, [sp, #44]	; 0x2c
 8004f66:	e7b1      	b.n	8004ecc <_dtoa_r+0x1ac>
 8004f68:	9b04      	ldr	r3, [sp, #16]
 8004f6a:	9a00      	ldr	r2, [sp, #0]
 8004f6c:	1a9b      	subs	r3, r3, r2
 8004f6e:	9304      	str	r3, [sp, #16]
 8004f70:	4253      	negs	r3, r2
 8004f72:	9307      	str	r3, [sp, #28]
 8004f74:	2300      	movs	r3, #0
 8004f76:	930a      	str	r3, [sp, #40]	; 0x28
 8004f78:	e7bf      	b.n	8004efa <_dtoa_r+0x1da>
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	9308      	str	r3, [sp, #32]
 8004f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	dc55      	bgt.n	8005030 <_dtoa_r+0x310>
 8004f84:	2301      	movs	r3, #1
 8004f86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004f8a:	461a      	mov	r2, r3
 8004f8c:	9209      	str	r2, [sp, #36]	; 0x24
 8004f8e:	e00c      	b.n	8004faa <_dtoa_r+0x28a>
 8004f90:	2301      	movs	r3, #1
 8004f92:	e7f3      	b.n	8004f7c <_dtoa_r+0x25c>
 8004f94:	2300      	movs	r3, #0
 8004f96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f98:	9308      	str	r3, [sp, #32]
 8004f9a:	9b00      	ldr	r3, [sp, #0]
 8004f9c:	4413      	add	r3, r2
 8004f9e:	9302      	str	r3, [sp, #8]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	9303      	str	r3, [sp, #12]
 8004fa6:	bfb8      	it	lt
 8004fa8:	2301      	movlt	r3, #1
 8004faa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004fac:	2200      	movs	r2, #0
 8004fae:	6042      	str	r2, [r0, #4]
 8004fb0:	2204      	movs	r2, #4
 8004fb2:	f102 0614 	add.w	r6, r2, #20
 8004fb6:	429e      	cmp	r6, r3
 8004fb8:	6841      	ldr	r1, [r0, #4]
 8004fba:	d93d      	bls.n	8005038 <_dtoa_r+0x318>
 8004fbc:	4620      	mov	r0, r4
 8004fbe:	f000 fcb7 	bl	8005930 <_Balloc>
 8004fc2:	9001      	str	r0, [sp, #4]
 8004fc4:	2800      	cmp	r0, #0
 8004fc6:	d13b      	bne.n	8005040 <_dtoa_r+0x320>
 8004fc8:	4b11      	ldr	r3, [pc, #68]	; (8005010 <_dtoa_r+0x2f0>)
 8004fca:	4602      	mov	r2, r0
 8004fcc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004fd0:	e6c0      	b.n	8004d54 <_dtoa_r+0x34>
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e7df      	b.n	8004f96 <_dtoa_r+0x276>
 8004fd6:	bf00      	nop
 8004fd8:	636f4361 	.word	0x636f4361
 8004fdc:	3fd287a7 	.word	0x3fd287a7
 8004fe0:	8b60c8b3 	.word	0x8b60c8b3
 8004fe4:	3fc68a28 	.word	0x3fc68a28
 8004fe8:	509f79fb 	.word	0x509f79fb
 8004fec:	3fd34413 	.word	0x3fd34413
 8004ff0:	08007bcd 	.word	0x08007bcd
 8004ff4:	08007be4 	.word	0x08007be4
 8004ff8:	7ff00000 	.word	0x7ff00000
 8004ffc:	08007bc9 	.word	0x08007bc9
 8005000:	08007bc0 	.word	0x08007bc0
 8005004:	08007b9d 	.word	0x08007b9d
 8005008:	3ff80000 	.word	0x3ff80000
 800500c:	08007cd8 	.word	0x08007cd8
 8005010:	08007c3f 	.word	0x08007c3f
 8005014:	2501      	movs	r5, #1
 8005016:	2300      	movs	r3, #0
 8005018:	9306      	str	r3, [sp, #24]
 800501a:	9508      	str	r5, [sp, #32]
 800501c:	f04f 33ff 	mov.w	r3, #4294967295
 8005020:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005024:	2200      	movs	r2, #0
 8005026:	2312      	movs	r3, #18
 8005028:	e7b0      	b.n	8004f8c <_dtoa_r+0x26c>
 800502a:	2301      	movs	r3, #1
 800502c:	9308      	str	r3, [sp, #32]
 800502e:	e7f5      	b.n	800501c <_dtoa_r+0x2fc>
 8005030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005032:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005036:	e7b8      	b.n	8004faa <_dtoa_r+0x28a>
 8005038:	3101      	adds	r1, #1
 800503a:	6041      	str	r1, [r0, #4]
 800503c:	0052      	lsls	r2, r2, #1
 800503e:	e7b8      	b.n	8004fb2 <_dtoa_r+0x292>
 8005040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005042:	9a01      	ldr	r2, [sp, #4]
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	9b03      	ldr	r3, [sp, #12]
 8005048:	2b0e      	cmp	r3, #14
 800504a:	f200 809d 	bhi.w	8005188 <_dtoa_r+0x468>
 800504e:	2d00      	cmp	r5, #0
 8005050:	f000 809a 	beq.w	8005188 <_dtoa_r+0x468>
 8005054:	9b00      	ldr	r3, [sp, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	dd32      	ble.n	80050c0 <_dtoa_r+0x3a0>
 800505a:	4ab7      	ldr	r2, [pc, #732]	; (8005338 <_dtoa_r+0x618>)
 800505c:	f003 030f 	and.w	r3, r3, #15
 8005060:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005064:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005068:	9b00      	ldr	r3, [sp, #0]
 800506a:	05d8      	lsls	r0, r3, #23
 800506c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005070:	d516      	bpl.n	80050a0 <_dtoa_r+0x380>
 8005072:	4bb2      	ldr	r3, [pc, #712]	; (800533c <_dtoa_r+0x61c>)
 8005074:	ec51 0b19 	vmov	r0, r1, d9
 8005078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800507c:	f7fb fbe6 	bl	800084c <__aeabi_ddiv>
 8005080:	f007 070f 	and.w	r7, r7, #15
 8005084:	4682      	mov	sl, r0
 8005086:	468b      	mov	fp, r1
 8005088:	2503      	movs	r5, #3
 800508a:	4eac      	ldr	r6, [pc, #688]	; (800533c <_dtoa_r+0x61c>)
 800508c:	b957      	cbnz	r7, 80050a4 <_dtoa_r+0x384>
 800508e:	4642      	mov	r2, r8
 8005090:	464b      	mov	r3, r9
 8005092:	4650      	mov	r0, sl
 8005094:	4659      	mov	r1, fp
 8005096:	f7fb fbd9 	bl	800084c <__aeabi_ddiv>
 800509a:	4682      	mov	sl, r0
 800509c:	468b      	mov	fp, r1
 800509e:	e028      	b.n	80050f2 <_dtoa_r+0x3d2>
 80050a0:	2502      	movs	r5, #2
 80050a2:	e7f2      	b.n	800508a <_dtoa_r+0x36a>
 80050a4:	07f9      	lsls	r1, r7, #31
 80050a6:	d508      	bpl.n	80050ba <_dtoa_r+0x39a>
 80050a8:	4640      	mov	r0, r8
 80050aa:	4649      	mov	r1, r9
 80050ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 80050b0:	f7fb faa2 	bl	80005f8 <__aeabi_dmul>
 80050b4:	3501      	adds	r5, #1
 80050b6:	4680      	mov	r8, r0
 80050b8:	4689      	mov	r9, r1
 80050ba:	107f      	asrs	r7, r7, #1
 80050bc:	3608      	adds	r6, #8
 80050be:	e7e5      	b.n	800508c <_dtoa_r+0x36c>
 80050c0:	f000 809b 	beq.w	80051fa <_dtoa_r+0x4da>
 80050c4:	9b00      	ldr	r3, [sp, #0]
 80050c6:	4f9d      	ldr	r7, [pc, #628]	; (800533c <_dtoa_r+0x61c>)
 80050c8:	425e      	negs	r6, r3
 80050ca:	4b9b      	ldr	r3, [pc, #620]	; (8005338 <_dtoa_r+0x618>)
 80050cc:	f006 020f 	and.w	r2, r6, #15
 80050d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80050d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050d8:	ec51 0b19 	vmov	r0, r1, d9
 80050dc:	f7fb fa8c 	bl	80005f8 <__aeabi_dmul>
 80050e0:	1136      	asrs	r6, r6, #4
 80050e2:	4682      	mov	sl, r0
 80050e4:	468b      	mov	fp, r1
 80050e6:	2300      	movs	r3, #0
 80050e8:	2502      	movs	r5, #2
 80050ea:	2e00      	cmp	r6, #0
 80050ec:	d17a      	bne.n	80051e4 <_dtoa_r+0x4c4>
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d1d3      	bne.n	800509a <_dtoa_r+0x37a>
 80050f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 8082 	beq.w	80051fe <_dtoa_r+0x4de>
 80050fa:	4b91      	ldr	r3, [pc, #580]	; (8005340 <_dtoa_r+0x620>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	4650      	mov	r0, sl
 8005100:	4659      	mov	r1, fp
 8005102:	f7fb fceb 	bl	8000adc <__aeabi_dcmplt>
 8005106:	2800      	cmp	r0, #0
 8005108:	d079      	beq.n	80051fe <_dtoa_r+0x4de>
 800510a:	9b03      	ldr	r3, [sp, #12]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d076      	beq.n	80051fe <_dtoa_r+0x4de>
 8005110:	9b02      	ldr	r3, [sp, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	dd36      	ble.n	8005184 <_dtoa_r+0x464>
 8005116:	9b00      	ldr	r3, [sp, #0]
 8005118:	4650      	mov	r0, sl
 800511a:	4659      	mov	r1, fp
 800511c:	1e5f      	subs	r7, r3, #1
 800511e:	2200      	movs	r2, #0
 8005120:	4b88      	ldr	r3, [pc, #544]	; (8005344 <_dtoa_r+0x624>)
 8005122:	f7fb fa69 	bl	80005f8 <__aeabi_dmul>
 8005126:	9e02      	ldr	r6, [sp, #8]
 8005128:	4682      	mov	sl, r0
 800512a:	468b      	mov	fp, r1
 800512c:	3501      	adds	r5, #1
 800512e:	4628      	mov	r0, r5
 8005130:	f7fb f9f8 	bl	8000524 <__aeabi_i2d>
 8005134:	4652      	mov	r2, sl
 8005136:	465b      	mov	r3, fp
 8005138:	f7fb fa5e 	bl	80005f8 <__aeabi_dmul>
 800513c:	4b82      	ldr	r3, [pc, #520]	; (8005348 <_dtoa_r+0x628>)
 800513e:	2200      	movs	r2, #0
 8005140:	f7fb f8a4 	bl	800028c <__adddf3>
 8005144:	46d0      	mov	r8, sl
 8005146:	46d9      	mov	r9, fp
 8005148:	4682      	mov	sl, r0
 800514a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800514e:	2e00      	cmp	r6, #0
 8005150:	d158      	bne.n	8005204 <_dtoa_r+0x4e4>
 8005152:	4b7e      	ldr	r3, [pc, #504]	; (800534c <_dtoa_r+0x62c>)
 8005154:	2200      	movs	r2, #0
 8005156:	4640      	mov	r0, r8
 8005158:	4649      	mov	r1, r9
 800515a:	f7fb f895 	bl	8000288 <__aeabi_dsub>
 800515e:	4652      	mov	r2, sl
 8005160:	465b      	mov	r3, fp
 8005162:	4680      	mov	r8, r0
 8005164:	4689      	mov	r9, r1
 8005166:	f7fb fcd7 	bl	8000b18 <__aeabi_dcmpgt>
 800516a:	2800      	cmp	r0, #0
 800516c:	f040 8295 	bne.w	800569a <_dtoa_r+0x97a>
 8005170:	4652      	mov	r2, sl
 8005172:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005176:	4640      	mov	r0, r8
 8005178:	4649      	mov	r1, r9
 800517a:	f7fb fcaf 	bl	8000adc <__aeabi_dcmplt>
 800517e:	2800      	cmp	r0, #0
 8005180:	f040 8289 	bne.w	8005696 <_dtoa_r+0x976>
 8005184:	ec5b ab19 	vmov	sl, fp, d9
 8005188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800518a:	2b00      	cmp	r3, #0
 800518c:	f2c0 8148 	blt.w	8005420 <_dtoa_r+0x700>
 8005190:	9a00      	ldr	r2, [sp, #0]
 8005192:	2a0e      	cmp	r2, #14
 8005194:	f300 8144 	bgt.w	8005420 <_dtoa_r+0x700>
 8005198:	4b67      	ldr	r3, [pc, #412]	; (8005338 <_dtoa_r+0x618>)
 800519a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800519e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80051a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	f280 80d5 	bge.w	8005354 <_dtoa_r+0x634>
 80051aa:	9b03      	ldr	r3, [sp, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f300 80d1 	bgt.w	8005354 <_dtoa_r+0x634>
 80051b2:	f040 826f 	bne.w	8005694 <_dtoa_r+0x974>
 80051b6:	4b65      	ldr	r3, [pc, #404]	; (800534c <_dtoa_r+0x62c>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	4640      	mov	r0, r8
 80051bc:	4649      	mov	r1, r9
 80051be:	f7fb fa1b 	bl	80005f8 <__aeabi_dmul>
 80051c2:	4652      	mov	r2, sl
 80051c4:	465b      	mov	r3, fp
 80051c6:	f7fb fc9d 	bl	8000b04 <__aeabi_dcmpge>
 80051ca:	9e03      	ldr	r6, [sp, #12]
 80051cc:	4637      	mov	r7, r6
 80051ce:	2800      	cmp	r0, #0
 80051d0:	f040 8245 	bne.w	800565e <_dtoa_r+0x93e>
 80051d4:	9d01      	ldr	r5, [sp, #4]
 80051d6:	2331      	movs	r3, #49	; 0x31
 80051d8:	f805 3b01 	strb.w	r3, [r5], #1
 80051dc:	9b00      	ldr	r3, [sp, #0]
 80051de:	3301      	adds	r3, #1
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	e240      	b.n	8005666 <_dtoa_r+0x946>
 80051e4:	07f2      	lsls	r2, r6, #31
 80051e6:	d505      	bpl.n	80051f4 <_dtoa_r+0x4d4>
 80051e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051ec:	f7fb fa04 	bl	80005f8 <__aeabi_dmul>
 80051f0:	3501      	adds	r5, #1
 80051f2:	2301      	movs	r3, #1
 80051f4:	1076      	asrs	r6, r6, #1
 80051f6:	3708      	adds	r7, #8
 80051f8:	e777      	b.n	80050ea <_dtoa_r+0x3ca>
 80051fa:	2502      	movs	r5, #2
 80051fc:	e779      	b.n	80050f2 <_dtoa_r+0x3d2>
 80051fe:	9f00      	ldr	r7, [sp, #0]
 8005200:	9e03      	ldr	r6, [sp, #12]
 8005202:	e794      	b.n	800512e <_dtoa_r+0x40e>
 8005204:	9901      	ldr	r1, [sp, #4]
 8005206:	4b4c      	ldr	r3, [pc, #304]	; (8005338 <_dtoa_r+0x618>)
 8005208:	4431      	add	r1, r6
 800520a:	910d      	str	r1, [sp, #52]	; 0x34
 800520c:	9908      	ldr	r1, [sp, #32]
 800520e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005212:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005216:	2900      	cmp	r1, #0
 8005218:	d043      	beq.n	80052a2 <_dtoa_r+0x582>
 800521a:	494d      	ldr	r1, [pc, #308]	; (8005350 <_dtoa_r+0x630>)
 800521c:	2000      	movs	r0, #0
 800521e:	f7fb fb15 	bl	800084c <__aeabi_ddiv>
 8005222:	4652      	mov	r2, sl
 8005224:	465b      	mov	r3, fp
 8005226:	f7fb f82f 	bl	8000288 <__aeabi_dsub>
 800522a:	9d01      	ldr	r5, [sp, #4]
 800522c:	4682      	mov	sl, r0
 800522e:	468b      	mov	fp, r1
 8005230:	4649      	mov	r1, r9
 8005232:	4640      	mov	r0, r8
 8005234:	f7fb fc90 	bl	8000b58 <__aeabi_d2iz>
 8005238:	4606      	mov	r6, r0
 800523a:	f7fb f973 	bl	8000524 <__aeabi_i2d>
 800523e:	4602      	mov	r2, r0
 8005240:	460b      	mov	r3, r1
 8005242:	4640      	mov	r0, r8
 8005244:	4649      	mov	r1, r9
 8005246:	f7fb f81f 	bl	8000288 <__aeabi_dsub>
 800524a:	3630      	adds	r6, #48	; 0x30
 800524c:	f805 6b01 	strb.w	r6, [r5], #1
 8005250:	4652      	mov	r2, sl
 8005252:	465b      	mov	r3, fp
 8005254:	4680      	mov	r8, r0
 8005256:	4689      	mov	r9, r1
 8005258:	f7fb fc40 	bl	8000adc <__aeabi_dcmplt>
 800525c:	2800      	cmp	r0, #0
 800525e:	d163      	bne.n	8005328 <_dtoa_r+0x608>
 8005260:	4642      	mov	r2, r8
 8005262:	464b      	mov	r3, r9
 8005264:	4936      	ldr	r1, [pc, #216]	; (8005340 <_dtoa_r+0x620>)
 8005266:	2000      	movs	r0, #0
 8005268:	f7fb f80e 	bl	8000288 <__aeabi_dsub>
 800526c:	4652      	mov	r2, sl
 800526e:	465b      	mov	r3, fp
 8005270:	f7fb fc34 	bl	8000adc <__aeabi_dcmplt>
 8005274:	2800      	cmp	r0, #0
 8005276:	f040 80b5 	bne.w	80053e4 <_dtoa_r+0x6c4>
 800527a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800527c:	429d      	cmp	r5, r3
 800527e:	d081      	beq.n	8005184 <_dtoa_r+0x464>
 8005280:	4b30      	ldr	r3, [pc, #192]	; (8005344 <_dtoa_r+0x624>)
 8005282:	2200      	movs	r2, #0
 8005284:	4650      	mov	r0, sl
 8005286:	4659      	mov	r1, fp
 8005288:	f7fb f9b6 	bl	80005f8 <__aeabi_dmul>
 800528c:	4b2d      	ldr	r3, [pc, #180]	; (8005344 <_dtoa_r+0x624>)
 800528e:	4682      	mov	sl, r0
 8005290:	468b      	mov	fp, r1
 8005292:	4640      	mov	r0, r8
 8005294:	4649      	mov	r1, r9
 8005296:	2200      	movs	r2, #0
 8005298:	f7fb f9ae 	bl	80005f8 <__aeabi_dmul>
 800529c:	4680      	mov	r8, r0
 800529e:	4689      	mov	r9, r1
 80052a0:	e7c6      	b.n	8005230 <_dtoa_r+0x510>
 80052a2:	4650      	mov	r0, sl
 80052a4:	4659      	mov	r1, fp
 80052a6:	f7fb f9a7 	bl	80005f8 <__aeabi_dmul>
 80052aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052ac:	9d01      	ldr	r5, [sp, #4]
 80052ae:	930f      	str	r3, [sp, #60]	; 0x3c
 80052b0:	4682      	mov	sl, r0
 80052b2:	468b      	mov	fp, r1
 80052b4:	4649      	mov	r1, r9
 80052b6:	4640      	mov	r0, r8
 80052b8:	f7fb fc4e 	bl	8000b58 <__aeabi_d2iz>
 80052bc:	4606      	mov	r6, r0
 80052be:	f7fb f931 	bl	8000524 <__aeabi_i2d>
 80052c2:	3630      	adds	r6, #48	; 0x30
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	4640      	mov	r0, r8
 80052ca:	4649      	mov	r1, r9
 80052cc:	f7fa ffdc 	bl	8000288 <__aeabi_dsub>
 80052d0:	f805 6b01 	strb.w	r6, [r5], #1
 80052d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80052d6:	429d      	cmp	r5, r3
 80052d8:	4680      	mov	r8, r0
 80052da:	4689      	mov	r9, r1
 80052dc:	f04f 0200 	mov.w	r2, #0
 80052e0:	d124      	bne.n	800532c <_dtoa_r+0x60c>
 80052e2:	4b1b      	ldr	r3, [pc, #108]	; (8005350 <_dtoa_r+0x630>)
 80052e4:	4650      	mov	r0, sl
 80052e6:	4659      	mov	r1, fp
 80052e8:	f7fa ffd0 	bl	800028c <__adddf3>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	4640      	mov	r0, r8
 80052f2:	4649      	mov	r1, r9
 80052f4:	f7fb fc10 	bl	8000b18 <__aeabi_dcmpgt>
 80052f8:	2800      	cmp	r0, #0
 80052fa:	d173      	bne.n	80053e4 <_dtoa_r+0x6c4>
 80052fc:	4652      	mov	r2, sl
 80052fe:	465b      	mov	r3, fp
 8005300:	4913      	ldr	r1, [pc, #76]	; (8005350 <_dtoa_r+0x630>)
 8005302:	2000      	movs	r0, #0
 8005304:	f7fa ffc0 	bl	8000288 <__aeabi_dsub>
 8005308:	4602      	mov	r2, r0
 800530a:	460b      	mov	r3, r1
 800530c:	4640      	mov	r0, r8
 800530e:	4649      	mov	r1, r9
 8005310:	f7fb fbe4 	bl	8000adc <__aeabi_dcmplt>
 8005314:	2800      	cmp	r0, #0
 8005316:	f43f af35 	beq.w	8005184 <_dtoa_r+0x464>
 800531a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800531c:	1e6b      	subs	r3, r5, #1
 800531e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005320:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005324:	2b30      	cmp	r3, #48	; 0x30
 8005326:	d0f8      	beq.n	800531a <_dtoa_r+0x5fa>
 8005328:	9700      	str	r7, [sp, #0]
 800532a:	e049      	b.n	80053c0 <_dtoa_r+0x6a0>
 800532c:	4b05      	ldr	r3, [pc, #20]	; (8005344 <_dtoa_r+0x624>)
 800532e:	f7fb f963 	bl	80005f8 <__aeabi_dmul>
 8005332:	4680      	mov	r8, r0
 8005334:	4689      	mov	r9, r1
 8005336:	e7bd      	b.n	80052b4 <_dtoa_r+0x594>
 8005338:	08007cd8 	.word	0x08007cd8
 800533c:	08007cb0 	.word	0x08007cb0
 8005340:	3ff00000 	.word	0x3ff00000
 8005344:	40240000 	.word	0x40240000
 8005348:	401c0000 	.word	0x401c0000
 800534c:	40140000 	.word	0x40140000
 8005350:	3fe00000 	.word	0x3fe00000
 8005354:	9d01      	ldr	r5, [sp, #4]
 8005356:	4656      	mov	r6, sl
 8005358:	465f      	mov	r7, fp
 800535a:	4642      	mov	r2, r8
 800535c:	464b      	mov	r3, r9
 800535e:	4630      	mov	r0, r6
 8005360:	4639      	mov	r1, r7
 8005362:	f7fb fa73 	bl	800084c <__aeabi_ddiv>
 8005366:	f7fb fbf7 	bl	8000b58 <__aeabi_d2iz>
 800536a:	4682      	mov	sl, r0
 800536c:	f7fb f8da 	bl	8000524 <__aeabi_i2d>
 8005370:	4642      	mov	r2, r8
 8005372:	464b      	mov	r3, r9
 8005374:	f7fb f940 	bl	80005f8 <__aeabi_dmul>
 8005378:	4602      	mov	r2, r0
 800537a:	460b      	mov	r3, r1
 800537c:	4630      	mov	r0, r6
 800537e:	4639      	mov	r1, r7
 8005380:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005384:	f7fa ff80 	bl	8000288 <__aeabi_dsub>
 8005388:	f805 6b01 	strb.w	r6, [r5], #1
 800538c:	9e01      	ldr	r6, [sp, #4]
 800538e:	9f03      	ldr	r7, [sp, #12]
 8005390:	1bae      	subs	r6, r5, r6
 8005392:	42b7      	cmp	r7, r6
 8005394:	4602      	mov	r2, r0
 8005396:	460b      	mov	r3, r1
 8005398:	d135      	bne.n	8005406 <_dtoa_r+0x6e6>
 800539a:	f7fa ff77 	bl	800028c <__adddf3>
 800539e:	4642      	mov	r2, r8
 80053a0:	464b      	mov	r3, r9
 80053a2:	4606      	mov	r6, r0
 80053a4:	460f      	mov	r7, r1
 80053a6:	f7fb fbb7 	bl	8000b18 <__aeabi_dcmpgt>
 80053aa:	b9d0      	cbnz	r0, 80053e2 <_dtoa_r+0x6c2>
 80053ac:	4642      	mov	r2, r8
 80053ae:	464b      	mov	r3, r9
 80053b0:	4630      	mov	r0, r6
 80053b2:	4639      	mov	r1, r7
 80053b4:	f7fb fb88 	bl	8000ac8 <__aeabi_dcmpeq>
 80053b8:	b110      	cbz	r0, 80053c0 <_dtoa_r+0x6a0>
 80053ba:	f01a 0f01 	tst.w	sl, #1
 80053be:	d110      	bne.n	80053e2 <_dtoa_r+0x6c2>
 80053c0:	4620      	mov	r0, r4
 80053c2:	ee18 1a10 	vmov	r1, s16
 80053c6:	f000 faf3 	bl	80059b0 <_Bfree>
 80053ca:	2300      	movs	r3, #0
 80053cc:	9800      	ldr	r0, [sp, #0]
 80053ce:	702b      	strb	r3, [r5, #0]
 80053d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053d2:	3001      	adds	r0, #1
 80053d4:	6018      	str	r0, [r3, #0]
 80053d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f43f acf1 	beq.w	8004dc0 <_dtoa_r+0xa0>
 80053de:	601d      	str	r5, [r3, #0]
 80053e0:	e4ee      	b.n	8004dc0 <_dtoa_r+0xa0>
 80053e2:	9f00      	ldr	r7, [sp, #0]
 80053e4:	462b      	mov	r3, r5
 80053e6:	461d      	mov	r5, r3
 80053e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053ec:	2a39      	cmp	r2, #57	; 0x39
 80053ee:	d106      	bne.n	80053fe <_dtoa_r+0x6de>
 80053f0:	9a01      	ldr	r2, [sp, #4]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d1f7      	bne.n	80053e6 <_dtoa_r+0x6c6>
 80053f6:	9901      	ldr	r1, [sp, #4]
 80053f8:	2230      	movs	r2, #48	; 0x30
 80053fa:	3701      	adds	r7, #1
 80053fc:	700a      	strb	r2, [r1, #0]
 80053fe:	781a      	ldrb	r2, [r3, #0]
 8005400:	3201      	adds	r2, #1
 8005402:	701a      	strb	r2, [r3, #0]
 8005404:	e790      	b.n	8005328 <_dtoa_r+0x608>
 8005406:	4ba6      	ldr	r3, [pc, #664]	; (80056a0 <_dtoa_r+0x980>)
 8005408:	2200      	movs	r2, #0
 800540a:	f7fb f8f5 	bl	80005f8 <__aeabi_dmul>
 800540e:	2200      	movs	r2, #0
 8005410:	2300      	movs	r3, #0
 8005412:	4606      	mov	r6, r0
 8005414:	460f      	mov	r7, r1
 8005416:	f7fb fb57 	bl	8000ac8 <__aeabi_dcmpeq>
 800541a:	2800      	cmp	r0, #0
 800541c:	d09d      	beq.n	800535a <_dtoa_r+0x63a>
 800541e:	e7cf      	b.n	80053c0 <_dtoa_r+0x6a0>
 8005420:	9a08      	ldr	r2, [sp, #32]
 8005422:	2a00      	cmp	r2, #0
 8005424:	f000 80d7 	beq.w	80055d6 <_dtoa_r+0x8b6>
 8005428:	9a06      	ldr	r2, [sp, #24]
 800542a:	2a01      	cmp	r2, #1
 800542c:	f300 80ba 	bgt.w	80055a4 <_dtoa_r+0x884>
 8005430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005432:	2a00      	cmp	r2, #0
 8005434:	f000 80b2 	beq.w	800559c <_dtoa_r+0x87c>
 8005438:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800543c:	9e07      	ldr	r6, [sp, #28]
 800543e:	9d04      	ldr	r5, [sp, #16]
 8005440:	9a04      	ldr	r2, [sp, #16]
 8005442:	441a      	add	r2, r3
 8005444:	9204      	str	r2, [sp, #16]
 8005446:	9a05      	ldr	r2, [sp, #20]
 8005448:	2101      	movs	r1, #1
 800544a:	441a      	add	r2, r3
 800544c:	4620      	mov	r0, r4
 800544e:	9205      	str	r2, [sp, #20]
 8005450:	f000 fb66 	bl	8005b20 <__i2b>
 8005454:	4607      	mov	r7, r0
 8005456:	2d00      	cmp	r5, #0
 8005458:	dd0c      	ble.n	8005474 <_dtoa_r+0x754>
 800545a:	9b05      	ldr	r3, [sp, #20]
 800545c:	2b00      	cmp	r3, #0
 800545e:	dd09      	ble.n	8005474 <_dtoa_r+0x754>
 8005460:	42ab      	cmp	r3, r5
 8005462:	9a04      	ldr	r2, [sp, #16]
 8005464:	bfa8      	it	ge
 8005466:	462b      	movge	r3, r5
 8005468:	1ad2      	subs	r2, r2, r3
 800546a:	9204      	str	r2, [sp, #16]
 800546c:	9a05      	ldr	r2, [sp, #20]
 800546e:	1aed      	subs	r5, r5, r3
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	9305      	str	r3, [sp, #20]
 8005474:	9b07      	ldr	r3, [sp, #28]
 8005476:	b31b      	cbz	r3, 80054c0 <_dtoa_r+0x7a0>
 8005478:	9b08      	ldr	r3, [sp, #32]
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 80af 	beq.w	80055de <_dtoa_r+0x8be>
 8005480:	2e00      	cmp	r6, #0
 8005482:	dd13      	ble.n	80054ac <_dtoa_r+0x78c>
 8005484:	4639      	mov	r1, r7
 8005486:	4632      	mov	r2, r6
 8005488:	4620      	mov	r0, r4
 800548a:	f000 fc09 	bl	8005ca0 <__pow5mult>
 800548e:	ee18 2a10 	vmov	r2, s16
 8005492:	4601      	mov	r1, r0
 8005494:	4607      	mov	r7, r0
 8005496:	4620      	mov	r0, r4
 8005498:	f000 fb58 	bl	8005b4c <__multiply>
 800549c:	ee18 1a10 	vmov	r1, s16
 80054a0:	4680      	mov	r8, r0
 80054a2:	4620      	mov	r0, r4
 80054a4:	f000 fa84 	bl	80059b0 <_Bfree>
 80054a8:	ee08 8a10 	vmov	s16, r8
 80054ac:	9b07      	ldr	r3, [sp, #28]
 80054ae:	1b9a      	subs	r2, r3, r6
 80054b0:	d006      	beq.n	80054c0 <_dtoa_r+0x7a0>
 80054b2:	ee18 1a10 	vmov	r1, s16
 80054b6:	4620      	mov	r0, r4
 80054b8:	f000 fbf2 	bl	8005ca0 <__pow5mult>
 80054bc:	ee08 0a10 	vmov	s16, r0
 80054c0:	2101      	movs	r1, #1
 80054c2:	4620      	mov	r0, r4
 80054c4:	f000 fb2c 	bl	8005b20 <__i2b>
 80054c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	4606      	mov	r6, r0
 80054ce:	f340 8088 	ble.w	80055e2 <_dtoa_r+0x8c2>
 80054d2:	461a      	mov	r2, r3
 80054d4:	4601      	mov	r1, r0
 80054d6:	4620      	mov	r0, r4
 80054d8:	f000 fbe2 	bl	8005ca0 <__pow5mult>
 80054dc:	9b06      	ldr	r3, [sp, #24]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	4606      	mov	r6, r0
 80054e2:	f340 8081 	ble.w	80055e8 <_dtoa_r+0x8c8>
 80054e6:	f04f 0800 	mov.w	r8, #0
 80054ea:	6933      	ldr	r3, [r6, #16]
 80054ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80054f0:	6918      	ldr	r0, [r3, #16]
 80054f2:	f000 fac5 	bl	8005a80 <__hi0bits>
 80054f6:	f1c0 0020 	rsb	r0, r0, #32
 80054fa:	9b05      	ldr	r3, [sp, #20]
 80054fc:	4418      	add	r0, r3
 80054fe:	f010 001f 	ands.w	r0, r0, #31
 8005502:	f000 8092 	beq.w	800562a <_dtoa_r+0x90a>
 8005506:	f1c0 0320 	rsb	r3, r0, #32
 800550a:	2b04      	cmp	r3, #4
 800550c:	f340 808a 	ble.w	8005624 <_dtoa_r+0x904>
 8005510:	f1c0 001c 	rsb	r0, r0, #28
 8005514:	9b04      	ldr	r3, [sp, #16]
 8005516:	4403      	add	r3, r0
 8005518:	9304      	str	r3, [sp, #16]
 800551a:	9b05      	ldr	r3, [sp, #20]
 800551c:	4403      	add	r3, r0
 800551e:	4405      	add	r5, r0
 8005520:	9305      	str	r3, [sp, #20]
 8005522:	9b04      	ldr	r3, [sp, #16]
 8005524:	2b00      	cmp	r3, #0
 8005526:	dd07      	ble.n	8005538 <_dtoa_r+0x818>
 8005528:	ee18 1a10 	vmov	r1, s16
 800552c:	461a      	mov	r2, r3
 800552e:	4620      	mov	r0, r4
 8005530:	f000 fc10 	bl	8005d54 <__lshift>
 8005534:	ee08 0a10 	vmov	s16, r0
 8005538:	9b05      	ldr	r3, [sp, #20]
 800553a:	2b00      	cmp	r3, #0
 800553c:	dd05      	ble.n	800554a <_dtoa_r+0x82a>
 800553e:	4631      	mov	r1, r6
 8005540:	461a      	mov	r2, r3
 8005542:	4620      	mov	r0, r4
 8005544:	f000 fc06 	bl	8005d54 <__lshift>
 8005548:	4606      	mov	r6, r0
 800554a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800554c:	2b00      	cmp	r3, #0
 800554e:	d06e      	beq.n	800562e <_dtoa_r+0x90e>
 8005550:	ee18 0a10 	vmov	r0, s16
 8005554:	4631      	mov	r1, r6
 8005556:	f000 fc6d 	bl	8005e34 <__mcmp>
 800555a:	2800      	cmp	r0, #0
 800555c:	da67      	bge.n	800562e <_dtoa_r+0x90e>
 800555e:	9b00      	ldr	r3, [sp, #0]
 8005560:	3b01      	subs	r3, #1
 8005562:	ee18 1a10 	vmov	r1, s16
 8005566:	9300      	str	r3, [sp, #0]
 8005568:	220a      	movs	r2, #10
 800556a:	2300      	movs	r3, #0
 800556c:	4620      	mov	r0, r4
 800556e:	f000 fa41 	bl	80059f4 <__multadd>
 8005572:	9b08      	ldr	r3, [sp, #32]
 8005574:	ee08 0a10 	vmov	s16, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 81b1 	beq.w	80058e0 <_dtoa_r+0xbc0>
 800557e:	2300      	movs	r3, #0
 8005580:	4639      	mov	r1, r7
 8005582:	220a      	movs	r2, #10
 8005584:	4620      	mov	r0, r4
 8005586:	f000 fa35 	bl	80059f4 <__multadd>
 800558a:	9b02      	ldr	r3, [sp, #8]
 800558c:	2b00      	cmp	r3, #0
 800558e:	4607      	mov	r7, r0
 8005590:	f300 808e 	bgt.w	80056b0 <_dtoa_r+0x990>
 8005594:	9b06      	ldr	r3, [sp, #24]
 8005596:	2b02      	cmp	r3, #2
 8005598:	dc51      	bgt.n	800563e <_dtoa_r+0x91e>
 800559a:	e089      	b.n	80056b0 <_dtoa_r+0x990>
 800559c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800559e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80055a2:	e74b      	b.n	800543c <_dtoa_r+0x71c>
 80055a4:	9b03      	ldr	r3, [sp, #12]
 80055a6:	1e5e      	subs	r6, r3, #1
 80055a8:	9b07      	ldr	r3, [sp, #28]
 80055aa:	42b3      	cmp	r3, r6
 80055ac:	bfbf      	itttt	lt
 80055ae:	9b07      	ldrlt	r3, [sp, #28]
 80055b0:	9607      	strlt	r6, [sp, #28]
 80055b2:	1af2      	sublt	r2, r6, r3
 80055b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80055b6:	bfb6      	itet	lt
 80055b8:	189b      	addlt	r3, r3, r2
 80055ba:	1b9e      	subge	r6, r3, r6
 80055bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80055be:	9b03      	ldr	r3, [sp, #12]
 80055c0:	bfb8      	it	lt
 80055c2:	2600      	movlt	r6, #0
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	bfb7      	itett	lt
 80055c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80055cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80055d0:	1a9d      	sublt	r5, r3, r2
 80055d2:	2300      	movlt	r3, #0
 80055d4:	e734      	b.n	8005440 <_dtoa_r+0x720>
 80055d6:	9e07      	ldr	r6, [sp, #28]
 80055d8:	9d04      	ldr	r5, [sp, #16]
 80055da:	9f08      	ldr	r7, [sp, #32]
 80055dc:	e73b      	b.n	8005456 <_dtoa_r+0x736>
 80055de:	9a07      	ldr	r2, [sp, #28]
 80055e0:	e767      	b.n	80054b2 <_dtoa_r+0x792>
 80055e2:	9b06      	ldr	r3, [sp, #24]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	dc18      	bgt.n	800561a <_dtoa_r+0x8fa>
 80055e8:	f1ba 0f00 	cmp.w	sl, #0
 80055ec:	d115      	bne.n	800561a <_dtoa_r+0x8fa>
 80055ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055f2:	b993      	cbnz	r3, 800561a <_dtoa_r+0x8fa>
 80055f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80055f8:	0d1b      	lsrs	r3, r3, #20
 80055fa:	051b      	lsls	r3, r3, #20
 80055fc:	b183      	cbz	r3, 8005620 <_dtoa_r+0x900>
 80055fe:	9b04      	ldr	r3, [sp, #16]
 8005600:	3301      	adds	r3, #1
 8005602:	9304      	str	r3, [sp, #16]
 8005604:	9b05      	ldr	r3, [sp, #20]
 8005606:	3301      	adds	r3, #1
 8005608:	9305      	str	r3, [sp, #20]
 800560a:	f04f 0801 	mov.w	r8, #1
 800560e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005610:	2b00      	cmp	r3, #0
 8005612:	f47f af6a 	bne.w	80054ea <_dtoa_r+0x7ca>
 8005616:	2001      	movs	r0, #1
 8005618:	e76f      	b.n	80054fa <_dtoa_r+0x7da>
 800561a:	f04f 0800 	mov.w	r8, #0
 800561e:	e7f6      	b.n	800560e <_dtoa_r+0x8ee>
 8005620:	4698      	mov	r8, r3
 8005622:	e7f4      	b.n	800560e <_dtoa_r+0x8ee>
 8005624:	f43f af7d 	beq.w	8005522 <_dtoa_r+0x802>
 8005628:	4618      	mov	r0, r3
 800562a:	301c      	adds	r0, #28
 800562c:	e772      	b.n	8005514 <_dtoa_r+0x7f4>
 800562e:	9b03      	ldr	r3, [sp, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	dc37      	bgt.n	80056a4 <_dtoa_r+0x984>
 8005634:	9b06      	ldr	r3, [sp, #24]
 8005636:	2b02      	cmp	r3, #2
 8005638:	dd34      	ble.n	80056a4 <_dtoa_r+0x984>
 800563a:	9b03      	ldr	r3, [sp, #12]
 800563c:	9302      	str	r3, [sp, #8]
 800563e:	9b02      	ldr	r3, [sp, #8]
 8005640:	b96b      	cbnz	r3, 800565e <_dtoa_r+0x93e>
 8005642:	4631      	mov	r1, r6
 8005644:	2205      	movs	r2, #5
 8005646:	4620      	mov	r0, r4
 8005648:	f000 f9d4 	bl	80059f4 <__multadd>
 800564c:	4601      	mov	r1, r0
 800564e:	4606      	mov	r6, r0
 8005650:	ee18 0a10 	vmov	r0, s16
 8005654:	f000 fbee 	bl	8005e34 <__mcmp>
 8005658:	2800      	cmp	r0, #0
 800565a:	f73f adbb 	bgt.w	80051d4 <_dtoa_r+0x4b4>
 800565e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005660:	9d01      	ldr	r5, [sp, #4]
 8005662:	43db      	mvns	r3, r3
 8005664:	9300      	str	r3, [sp, #0]
 8005666:	f04f 0800 	mov.w	r8, #0
 800566a:	4631      	mov	r1, r6
 800566c:	4620      	mov	r0, r4
 800566e:	f000 f99f 	bl	80059b0 <_Bfree>
 8005672:	2f00      	cmp	r7, #0
 8005674:	f43f aea4 	beq.w	80053c0 <_dtoa_r+0x6a0>
 8005678:	f1b8 0f00 	cmp.w	r8, #0
 800567c:	d005      	beq.n	800568a <_dtoa_r+0x96a>
 800567e:	45b8      	cmp	r8, r7
 8005680:	d003      	beq.n	800568a <_dtoa_r+0x96a>
 8005682:	4641      	mov	r1, r8
 8005684:	4620      	mov	r0, r4
 8005686:	f000 f993 	bl	80059b0 <_Bfree>
 800568a:	4639      	mov	r1, r7
 800568c:	4620      	mov	r0, r4
 800568e:	f000 f98f 	bl	80059b0 <_Bfree>
 8005692:	e695      	b.n	80053c0 <_dtoa_r+0x6a0>
 8005694:	2600      	movs	r6, #0
 8005696:	4637      	mov	r7, r6
 8005698:	e7e1      	b.n	800565e <_dtoa_r+0x93e>
 800569a:	9700      	str	r7, [sp, #0]
 800569c:	4637      	mov	r7, r6
 800569e:	e599      	b.n	80051d4 <_dtoa_r+0x4b4>
 80056a0:	40240000 	.word	0x40240000
 80056a4:	9b08      	ldr	r3, [sp, #32]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 80ca 	beq.w	8005840 <_dtoa_r+0xb20>
 80056ac:	9b03      	ldr	r3, [sp, #12]
 80056ae:	9302      	str	r3, [sp, #8]
 80056b0:	2d00      	cmp	r5, #0
 80056b2:	dd05      	ble.n	80056c0 <_dtoa_r+0x9a0>
 80056b4:	4639      	mov	r1, r7
 80056b6:	462a      	mov	r2, r5
 80056b8:	4620      	mov	r0, r4
 80056ba:	f000 fb4b 	bl	8005d54 <__lshift>
 80056be:	4607      	mov	r7, r0
 80056c0:	f1b8 0f00 	cmp.w	r8, #0
 80056c4:	d05b      	beq.n	800577e <_dtoa_r+0xa5e>
 80056c6:	6879      	ldr	r1, [r7, #4]
 80056c8:	4620      	mov	r0, r4
 80056ca:	f000 f931 	bl	8005930 <_Balloc>
 80056ce:	4605      	mov	r5, r0
 80056d0:	b928      	cbnz	r0, 80056de <_dtoa_r+0x9be>
 80056d2:	4b87      	ldr	r3, [pc, #540]	; (80058f0 <_dtoa_r+0xbd0>)
 80056d4:	4602      	mov	r2, r0
 80056d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80056da:	f7ff bb3b 	b.w	8004d54 <_dtoa_r+0x34>
 80056de:	693a      	ldr	r2, [r7, #16]
 80056e0:	3202      	adds	r2, #2
 80056e2:	0092      	lsls	r2, r2, #2
 80056e4:	f107 010c 	add.w	r1, r7, #12
 80056e8:	300c      	adds	r0, #12
 80056ea:	f000 f913 	bl	8005914 <memcpy>
 80056ee:	2201      	movs	r2, #1
 80056f0:	4629      	mov	r1, r5
 80056f2:	4620      	mov	r0, r4
 80056f4:	f000 fb2e 	bl	8005d54 <__lshift>
 80056f8:	9b01      	ldr	r3, [sp, #4]
 80056fa:	f103 0901 	add.w	r9, r3, #1
 80056fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005702:	4413      	add	r3, r2
 8005704:	9305      	str	r3, [sp, #20]
 8005706:	f00a 0301 	and.w	r3, sl, #1
 800570a:	46b8      	mov	r8, r7
 800570c:	9304      	str	r3, [sp, #16]
 800570e:	4607      	mov	r7, r0
 8005710:	4631      	mov	r1, r6
 8005712:	ee18 0a10 	vmov	r0, s16
 8005716:	f7ff fa77 	bl	8004c08 <quorem>
 800571a:	4641      	mov	r1, r8
 800571c:	9002      	str	r0, [sp, #8]
 800571e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005722:	ee18 0a10 	vmov	r0, s16
 8005726:	f000 fb85 	bl	8005e34 <__mcmp>
 800572a:	463a      	mov	r2, r7
 800572c:	9003      	str	r0, [sp, #12]
 800572e:	4631      	mov	r1, r6
 8005730:	4620      	mov	r0, r4
 8005732:	f000 fb9b 	bl	8005e6c <__mdiff>
 8005736:	68c2      	ldr	r2, [r0, #12]
 8005738:	f109 3bff 	add.w	fp, r9, #4294967295
 800573c:	4605      	mov	r5, r0
 800573e:	bb02      	cbnz	r2, 8005782 <_dtoa_r+0xa62>
 8005740:	4601      	mov	r1, r0
 8005742:	ee18 0a10 	vmov	r0, s16
 8005746:	f000 fb75 	bl	8005e34 <__mcmp>
 800574a:	4602      	mov	r2, r0
 800574c:	4629      	mov	r1, r5
 800574e:	4620      	mov	r0, r4
 8005750:	9207      	str	r2, [sp, #28]
 8005752:	f000 f92d 	bl	80059b0 <_Bfree>
 8005756:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800575a:	ea43 0102 	orr.w	r1, r3, r2
 800575e:	9b04      	ldr	r3, [sp, #16]
 8005760:	430b      	orrs	r3, r1
 8005762:	464d      	mov	r5, r9
 8005764:	d10f      	bne.n	8005786 <_dtoa_r+0xa66>
 8005766:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800576a:	d02a      	beq.n	80057c2 <_dtoa_r+0xaa2>
 800576c:	9b03      	ldr	r3, [sp, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	dd02      	ble.n	8005778 <_dtoa_r+0xa58>
 8005772:	9b02      	ldr	r3, [sp, #8]
 8005774:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005778:	f88b a000 	strb.w	sl, [fp]
 800577c:	e775      	b.n	800566a <_dtoa_r+0x94a>
 800577e:	4638      	mov	r0, r7
 8005780:	e7ba      	b.n	80056f8 <_dtoa_r+0x9d8>
 8005782:	2201      	movs	r2, #1
 8005784:	e7e2      	b.n	800574c <_dtoa_r+0xa2c>
 8005786:	9b03      	ldr	r3, [sp, #12]
 8005788:	2b00      	cmp	r3, #0
 800578a:	db04      	blt.n	8005796 <_dtoa_r+0xa76>
 800578c:	9906      	ldr	r1, [sp, #24]
 800578e:	430b      	orrs	r3, r1
 8005790:	9904      	ldr	r1, [sp, #16]
 8005792:	430b      	orrs	r3, r1
 8005794:	d122      	bne.n	80057dc <_dtoa_r+0xabc>
 8005796:	2a00      	cmp	r2, #0
 8005798:	ddee      	ble.n	8005778 <_dtoa_r+0xa58>
 800579a:	ee18 1a10 	vmov	r1, s16
 800579e:	2201      	movs	r2, #1
 80057a0:	4620      	mov	r0, r4
 80057a2:	f000 fad7 	bl	8005d54 <__lshift>
 80057a6:	4631      	mov	r1, r6
 80057a8:	ee08 0a10 	vmov	s16, r0
 80057ac:	f000 fb42 	bl	8005e34 <__mcmp>
 80057b0:	2800      	cmp	r0, #0
 80057b2:	dc03      	bgt.n	80057bc <_dtoa_r+0xa9c>
 80057b4:	d1e0      	bne.n	8005778 <_dtoa_r+0xa58>
 80057b6:	f01a 0f01 	tst.w	sl, #1
 80057ba:	d0dd      	beq.n	8005778 <_dtoa_r+0xa58>
 80057bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80057c0:	d1d7      	bne.n	8005772 <_dtoa_r+0xa52>
 80057c2:	2339      	movs	r3, #57	; 0x39
 80057c4:	f88b 3000 	strb.w	r3, [fp]
 80057c8:	462b      	mov	r3, r5
 80057ca:	461d      	mov	r5, r3
 80057cc:	3b01      	subs	r3, #1
 80057ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80057d2:	2a39      	cmp	r2, #57	; 0x39
 80057d4:	d071      	beq.n	80058ba <_dtoa_r+0xb9a>
 80057d6:	3201      	adds	r2, #1
 80057d8:	701a      	strb	r2, [r3, #0]
 80057da:	e746      	b.n	800566a <_dtoa_r+0x94a>
 80057dc:	2a00      	cmp	r2, #0
 80057de:	dd07      	ble.n	80057f0 <_dtoa_r+0xad0>
 80057e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80057e4:	d0ed      	beq.n	80057c2 <_dtoa_r+0xaa2>
 80057e6:	f10a 0301 	add.w	r3, sl, #1
 80057ea:	f88b 3000 	strb.w	r3, [fp]
 80057ee:	e73c      	b.n	800566a <_dtoa_r+0x94a>
 80057f0:	9b05      	ldr	r3, [sp, #20]
 80057f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80057f6:	4599      	cmp	r9, r3
 80057f8:	d047      	beq.n	800588a <_dtoa_r+0xb6a>
 80057fa:	ee18 1a10 	vmov	r1, s16
 80057fe:	2300      	movs	r3, #0
 8005800:	220a      	movs	r2, #10
 8005802:	4620      	mov	r0, r4
 8005804:	f000 f8f6 	bl	80059f4 <__multadd>
 8005808:	45b8      	cmp	r8, r7
 800580a:	ee08 0a10 	vmov	s16, r0
 800580e:	f04f 0300 	mov.w	r3, #0
 8005812:	f04f 020a 	mov.w	r2, #10
 8005816:	4641      	mov	r1, r8
 8005818:	4620      	mov	r0, r4
 800581a:	d106      	bne.n	800582a <_dtoa_r+0xb0a>
 800581c:	f000 f8ea 	bl	80059f4 <__multadd>
 8005820:	4680      	mov	r8, r0
 8005822:	4607      	mov	r7, r0
 8005824:	f109 0901 	add.w	r9, r9, #1
 8005828:	e772      	b.n	8005710 <_dtoa_r+0x9f0>
 800582a:	f000 f8e3 	bl	80059f4 <__multadd>
 800582e:	4639      	mov	r1, r7
 8005830:	4680      	mov	r8, r0
 8005832:	2300      	movs	r3, #0
 8005834:	220a      	movs	r2, #10
 8005836:	4620      	mov	r0, r4
 8005838:	f000 f8dc 	bl	80059f4 <__multadd>
 800583c:	4607      	mov	r7, r0
 800583e:	e7f1      	b.n	8005824 <_dtoa_r+0xb04>
 8005840:	9b03      	ldr	r3, [sp, #12]
 8005842:	9302      	str	r3, [sp, #8]
 8005844:	9d01      	ldr	r5, [sp, #4]
 8005846:	ee18 0a10 	vmov	r0, s16
 800584a:	4631      	mov	r1, r6
 800584c:	f7ff f9dc 	bl	8004c08 <quorem>
 8005850:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005854:	9b01      	ldr	r3, [sp, #4]
 8005856:	f805 ab01 	strb.w	sl, [r5], #1
 800585a:	1aea      	subs	r2, r5, r3
 800585c:	9b02      	ldr	r3, [sp, #8]
 800585e:	4293      	cmp	r3, r2
 8005860:	dd09      	ble.n	8005876 <_dtoa_r+0xb56>
 8005862:	ee18 1a10 	vmov	r1, s16
 8005866:	2300      	movs	r3, #0
 8005868:	220a      	movs	r2, #10
 800586a:	4620      	mov	r0, r4
 800586c:	f000 f8c2 	bl	80059f4 <__multadd>
 8005870:	ee08 0a10 	vmov	s16, r0
 8005874:	e7e7      	b.n	8005846 <_dtoa_r+0xb26>
 8005876:	9b02      	ldr	r3, [sp, #8]
 8005878:	2b00      	cmp	r3, #0
 800587a:	bfc8      	it	gt
 800587c:	461d      	movgt	r5, r3
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	bfd8      	it	le
 8005882:	2501      	movle	r5, #1
 8005884:	441d      	add	r5, r3
 8005886:	f04f 0800 	mov.w	r8, #0
 800588a:	ee18 1a10 	vmov	r1, s16
 800588e:	2201      	movs	r2, #1
 8005890:	4620      	mov	r0, r4
 8005892:	f000 fa5f 	bl	8005d54 <__lshift>
 8005896:	4631      	mov	r1, r6
 8005898:	ee08 0a10 	vmov	s16, r0
 800589c:	f000 faca 	bl	8005e34 <__mcmp>
 80058a0:	2800      	cmp	r0, #0
 80058a2:	dc91      	bgt.n	80057c8 <_dtoa_r+0xaa8>
 80058a4:	d102      	bne.n	80058ac <_dtoa_r+0xb8c>
 80058a6:	f01a 0f01 	tst.w	sl, #1
 80058aa:	d18d      	bne.n	80057c8 <_dtoa_r+0xaa8>
 80058ac:	462b      	mov	r3, r5
 80058ae:	461d      	mov	r5, r3
 80058b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80058b4:	2a30      	cmp	r2, #48	; 0x30
 80058b6:	d0fa      	beq.n	80058ae <_dtoa_r+0xb8e>
 80058b8:	e6d7      	b.n	800566a <_dtoa_r+0x94a>
 80058ba:	9a01      	ldr	r2, [sp, #4]
 80058bc:	429a      	cmp	r2, r3
 80058be:	d184      	bne.n	80057ca <_dtoa_r+0xaaa>
 80058c0:	9b00      	ldr	r3, [sp, #0]
 80058c2:	3301      	adds	r3, #1
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	2331      	movs	r3, #49	; 0x31
 80058c8:	7013      	strb	r3, [r2, #0]
 80058ca:	e6ce      	b.n	800566a <_dtoa_r+0x94a>
 80058cc:	4b09      	ldr	r3, [pc, #36]	; (80058f4 <_dtoa_r+0xbd4>)
 80058ce:	f7ff ba95 	b.w	8004dfc <_dtoa_r+0xdc>
 80058d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f47f aa6e 	bne.w	8004db6 <_dtoa_r+0x96>
 80058da:	4b07      	ldr	r3, [pc, #28]	; (80058f8 <_dtoa_r+0xbd8>)
 80058dc:	f7ff ba8e 	b.w	8004dfc <_dtoa_r+0xdc>
 80058e0:	9b02      	ldr	r3, [sp, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	dcae      	bgt.n	8005844 <_dtoa_r+0xb24>
 80058e6:	9b06      	ldr	r3, [sp, #24]
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	f73f aea8 	bgt.w	800563e <_dtoa_r+0x91e>
 80058ee:	e7a9      	b.n	8005844 <_dtoa_r+0xb24>
 80058f0:	08007c3f 	.word	0x08007c3f
 80058f4:	08007b9c 	.word	0x08007b9c
 80058f8:	08007bc0 	.word	0x08007bc0

080058fc <_localeconv_r>:
 80058fc:	4800      	ldr	r0, [pc, #0]	; (8005900 <_localeconv_r+0x4>)
 80058fe:	4770      	bx	lr
 8005900:	20000160 	.word	0x20000160

08005904 <malloc>:
 8005904:	4b02      	ldr	r3, [pc, #8]	; (8005910 <malloc+0xc>)
 8005906:	4601      	mov	r1, r0
 8005908:	6818      	ldr	r0, [r3, #0]
 800590a:	f000 bc17 	b.w	800613c <_malloc_r>
 800590e:	bf00      	nop
 8005910:	2000000c 	.word	0x2000000c

08005914 <memcpy>:
 8005914:	440a      	add	r2, r1
 8005916:	4291      	cmp	r1, r2
 8005918:	f100 33ff 	add.w	r3, r0, #4294967295
 800591c:	d100      	bne.n	8005920 <memcpy+0xc>
 800591e:	4770      	bx	lr
 8005920:	b510      	push	{r4, lr}
 8005922:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005926:	f803 4f01 	strb.w	r4, [r3, #1]!
 800592a:	4291      	cmp	r1, r2
 800592c:	d1f9      	bne.n	8005922 <memcpy+0xe>
 800592e:	bd10      	pop	{r4, pc}

08005930 <_Balloc>:
 8005930:	b570      	push	{r4, r5, r6, lr}
 8005932:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005934:	4604      	mov	r4, r0
 8005936:	460d      	mov	r5, r1
 8005938:	b976      	cbnz	r6, 8005958 <_Balloc+0x28>
 800593a:	2010      	movs	r0, #16
 800593c:	f7ff ffe2 	bl	8005904 <malloc>
 8005940:	4602      	mov	r2, r0
 8005942:	6260      	str	r0, [r4, #36]	; 0x24
 8005944:	b920      	cbnz	r0, 8005950 <_Balloc+0x20>
 8005946:	4b18      	ldr	r3, [pc, #96]	; (80059a8 <_Balloc+0x78>)
 8005948:	4818      	ldr	r0, [pc, #96]	; (80059ac <_Balloc+0x7c>)
 800594a:	2166      	movs	r1, #102	; 0x66
 800594c:	f000 fdd6 	bl	80064fc <__assert_func>
 8005950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005954:	6006      	str	r6, [r0, #0]
 8005956:	60c6      	str	r6, [r0, #12]
 8005958:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800595a:	68f3      	ldr	r3, [r6, #12]
 800595c:	b183      	cbz	r3, 8005980 <_Balloc+0x50>
 800595e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005966:	b9b8      	cbnz	r0, 8005998 <_Balloc+0x68>
 8005968:	2101      	movs	r1, #1
 800596a:	fa01 f605 	lsl.w	r6, r1, r5
 800596e:	1d72      	adds	r2, r6, #5
 8005970:	0092      	lsls	r2, r2, #2
 8005972:	4620      	mov	r0, r4
 8005974:	f000 fb60 	bl	8006038 <_calloc_r>
 8005978:	b160      	cbz	r0, 8005994 <_Balloc+0x64>
 800597a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800597e:	e00e      	b.n	800599e <_Balloc+0x6e>
 8005980:	2221      	movs	r2, #33	; 0x21
 8005982:	2104      	movs	r1, #4
 8005984:	4620      	mov	r0, r4
 8005986:	f000 fb57 	bl	8006038 <_calloc_r>
 800598a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800598c:	60f0      	str	r0, [r6, #12]
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d1e4      	bne.n	800595e <_Balloc+0x2e>
 8005994:	2000      	movs	r0, #0
 8005996:	bd70      	pop	{r4, r5, r6, pc}
 8005998:	6802      	ldr	r2, [r0, #0]
 800599a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800599e:	2300      	movs	r3, #0
 80059a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059a4:	e7f7      	b.n	8005996 <_Balloc+0x66>
 80059a6:	bf00      	nop
 80059a8:	08007bcd 	.word	0x08007bcd
 80059ac:	08007c50 	.word	0x08007c50

080059b0 <_Bfree>:
 80059b0:	b570      	push	{r4, r5, r6, lr}
 80059b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80059b4:	4605      	mov	r5, r0
 80059b6:	460c      	mov	r4, r1
 80059b8:	b976      	cbnz	r6, 80059d8 <_Bfree+0x28>
 80059ba:	2010      	movs	r0, #16
 80059bc:	f7ff ffa2 	bl	8005904 <malloc>
 80059c0:	4602      	mov	r2, r0
 80059c2:	6268      	str	r0, [r5, #36]	; 0x24
 80059c4:	b920      	cbnz	r0, 80059d0 <_Bfree+0x20>
 80059c6:	4b09      	ldr	r3, [pc, #36]	; (80059ec <_Bfree+0x3c>)
 80059c8:	4809      	ldr	r0, [pc, #36]	; (80059f0 <_Bfree+0x40>)
 80059ca:	218a      	movs	r1, #138	; 0x8a
 80059cc:	f000 fd96 	bl	80064fc <__assert_func>
 80059d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059d4:	6006      	str	r6, [r0, #0]
 80059d6:	60c6      	str	r6, [r0, #12]
 80059d8:	b13c      	cbz	r4, 80059ea <_Bfree+0x3a>
 80059da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80059dc:	6862      	ldr	r2, [r4, #4]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80059e4:	6021      	str	r1, [r4, #0]
 80059e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80059ea:	bd70      	pop	{r4, r5, r6, pc}
 80059ec:	08007bcd 	.word	0x08007bcd
 80059f0:	08007c50 	.word	0x08007c50

080059f4 <__multadd>:
 80059f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059f8:	690d      	ldr	r5, [r1, #16]
 80059fa:	4607      	mov	r7, r0
 80059fc:	460c      	mov	r4, r1
 80059fe:	461e      	mov	r6, r3
 8005a00:	f101 0c14 	add.w	ip, r1, #20
 8005a04:	2000      	movs	r0, #0
 8005a06:	f8dc 3000 	ldr.w	r3, [ip]
 8005a0a:	b299      	uxth	r1, r3
 8005a0c:	fb02 6101 	mla	r1, r2, r1, r6
 8005a10:	0c1e      	lsrs	r6, r3, #16
 8005a12:	0c0b      	lsrs	r3, r1, #16
 8005a14:	fb02 3306 	mla	r3, r2, r6, r3
 8005a18:	b289      	uxth	r1, r1
 8005a1a:	3001      	adds	r0, #1
 8005a1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a20:	4285      	cmp	r5, r0
 8005a22:	f84c 1b04 	str.w	r1, [ip], #4
 8005a26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a2a:	dcec      	bgt.n	8005a06 <__multadd+0x12>
 8005a2c:	b30e      	cbz	r6, 8005a72 <__multadd+0x7e>
 8005a2e:	68a3      	ldr	r3, [r4, #8]
 8005a30:	42ab      	cmp	r3, r5
 8005a32:	dc19      	bgt.n	8005a68 <__multadd+0x74>
 8005a34:	6861      	ldr	r1, [r4, #4]
 8005a36:	4638      	mov	r0, r7
 8005a38:	3101      	adds	r1, #1
 8005a3a:	f7ff ff79 	bl	8005930 <_Balloc>
 8005a3e:	4680      	mov	r8, r0
 8005a40:	b928      	cbnz	r0, 8005a4e <__multadd+0x5a>
 8005a42:	4602      	mov	r2, r0
 8005a44:	4b0c      	ldr	r3, [pc, #48]	; (8005a78 <__multadd+0x84>)
 8005a46:	480d      	ldr	r0, [pc, #52]	; (8005a7c <__multadd+0x88>)
 8005a48:	21b5      	movs	r1, #181	; 0xb5
 8005a4a:	f000 fd57 	bl	80064fc <__assert_func>
 8005a4e:	6922      	ldr	r2, [r4, #16]
 8005a50:	3202      	adds	r2, #2
 8005a52:	f104 010c 	add.w	r1, r4, #12
 8005a56:	0092      	lsls	r2, r2, #2
 8005a58:	300c      	adds	r0, #12
 8005a5a:	f7ff ff5b 	bl	8005914 <memcpy>
 8005a5e:	4621      	mov	r1, r4
 8005a60:	4638      	mov	r0, r7
 8005a62:	f7ff ffa5 	bl	80059b0 <_Bfree>
 8005a66:	4644      	mov	r4, r8
 8005a68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005a6c:	3501      	adds	r5, #1
 8005a6e:	615e      	str	r6, [r3, #20]
 8005a70:	6125      	str	r5, [r4, #16]
 8005a72:	4620      	mov	r0, r4
 8005a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a78:	08007c3f 	.word	0x08007c3f
 8005a7c:	08007c50 	.word	0x08007c50

08005a80 <__hi0bits>:
 8005a80:	0c03      	lsrs	r3, r0, #16
 8005a82:	041b      	lsls	r3, r3, #16
 8005a84:	b9d3      	cbnz	r3, 8005abc <__hi0bits+0x3c>
 8005a86:	0400      	lsls	r0, r0, #16
 8005a88:	2310      	movs	r3, #16
 8005a8a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005a8e:	bf04      	itt	eq
 8005a90:	0200      	lsleq	r0, r0, #8
 8005a92:	3308      	addeq	r3, #8
 8005a94:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005a98:	bf04      	itt	eq
 8005a9a:	0100      	lsleq	r0, r0, #4
 8005a9c:	3304      	addeq	r3, #4
 8005a9e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005aa2:	bf04      	itt	eq
 8005aa4:	0080      	lsleq	r0, r0, #2
 8005aa6:	3302      	addeq	r3, #2
 8005aa8:	2800      	cmp	r0, #0
 8005aaa:	db05      	blt.n	8005ab8 <__hi0bits+0x38>
 8005aac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005ab0:	f103 0301 	add.w	r3, r3, #1
 8005ab4:	bf08      	it	eq
 8005ab6:	2320      	moveq	r3, #32
 8005ab8:	4618      	mov	r0, r3
 8005aba:	4770      	bx	lr
 8005abc:	2300      	movs	r3, #0
 8005abe:	e7e4      	b.n	8005a8a <__hi0bits+0xa>

08005ac0 <__lo0bits>:
 8005ac0:	6803      	ldr	r3, [r0, #0]
 8005ac2:	f013 0207 	ands.w	r2, r3, #7
 8005ac6:	4601      	mov	r1, r0
 8005ac8:	d00b      	beq.n	8005ae2 <__lo0bits+0x22>
 8005aca:	07da      	lsls	r2, r3, #31
 8005acc:	d423      	bmi.n	8005b16 <__lo0bits+0x56>
 8005ace:	0798      	lsls	r0, r3, #30
 8005ad0:	bf49      	itett	mi
 8005ad2:	085b      	lsrmi	r3, r3, #1
 8005ad4:	089b      	lsrpl	r3, r3, #2
 8005ad6:	2001      	movmi	r0, #1
 8005ad8:	600b      	strmi	r3, [r1, #0]
 8005ada:	bf5c      	itt	pl
 8005adc:	600b      	strpl	r3, [r1, #0]
 8005ade:	2002      	movpl	r0, #2
 8005ae0:	4770      	bx	lr
 8005ae2:	b298      	uxth	r0, r3
 8005ae4:	b9a8      	cbnz	r0, 8005b12 <__lo0bits+0x52>
 8005ae6:	0c1b      	lsrs	r3, r3, #16
 8005ae8:	2010      	movs	r0, #16
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	b90a      	cbnz	r2, 8005af2 <__lo0bits+0x32>
 8005aee:	3008      	adds	r0, #8
 8005af0:	0a1b      	lsrs	r3, r3, #8
 8005af2:	071a      	lsls	r2, r3, #28
 8005af4:	bf04      	itt	eq
 8005af6:	091b      	lsreq	r3, r3, #4
 8005af8:	3004      	addeq	r0, #4
 8005afa:	079a      	lsls	r2, r3, #30
 8005afc:	bf04      	itt	eq
 8005afe:	089b      	lsreq	r3, r3, #2
 8005b00:	3002      	addeq	r0, #2
 8005b02:	07da      	lsls	r2, r3, #31
 8005b04:	d403      	bmi.n	8005b0e <__lo0bits+0x4e>
 8005b06:	085b      	lsrs	r3, r3, #1
 8005b08:	f100 0001 	add.w	r0, r0, #1
 8005b0c:	d005      	beq.n	8005b1a <__lo0bits+0x5a>
 8005b0e:	600b      	str	r3, [r1, #0]
 8005b10:	4770      	bx	lr
 8005b12:	4610      	mov	r0, r2
 8005b14:	e7e9      	b.n	8005aea <__lo0bits+0x2a>
 8005b16:	2000      	movs	r0, #0
 8005b18:	4770      	bx	lr
 8005b1a:	2020      	movs	r0, #32
 8005b1c:	4770      	bx	lr
	...

08005b20 <__i2b>:
 8005b20:	b510      	push	{r4, lr}
 8005b22:	460c      	mov	r4, r1
 8005b24:	2101      	movs	r1, #1
 8005b26:	f7ff ff03 	bl	8005930 <_Balloc>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	b928      	cbnz	r0, 8005b3a <__i2b+0x1a>
 8005b2e:	4b05      	ldr	r3, [pc, #20]	; (8005b44 <__i2b+0x24>)
 8005b30:	4805      	ldr	r0, [pc, #20]	; (8005b48 <__i2b+0x28>)
 8005b32:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005b36:	f000 fce1 	bl	80064fc <__assert_func>
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	6144      	str	r4, [r0, #20]
 8005b3e:	6103      	str	r3, [r0, #16]
 8005b40:	bd10      	pop	{r4, pc}
 8005b42:	bf00      	nop
 8005b44:	08007c3f 	.word	0x08007c3f
 8005b48:	08007c50 	.word	0x08007c50

08005b4c <__multiply>:
 8005b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b50:	4691      	mov	r9, r2
 8005b52:	690a      	ldr	r2, [r1, #16]
 8005b54:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	bfb8      	it	lt
 8005b5c:	460b      	movlt	r3, r1
 8005b5e:	460c      	mov	r4, r1
 8005b60:	bfbc      	itt	lt
 8005b62:	464c      	movlt	r4, r9
 8005b64:	4699      	movlt	r9, r3
 8005b66:	6927      	ldr	r7, [r4, #16]
 8005b68:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005b6c:	68a3      	ldr	r3, [r4, #8]
 8005b6e:	6861      	ldr	r1, [r4, #4]
 8005b70:	eb07 060a 	add.w	r6, r7, sl
 8005b74:	42b3      	cmp	r3, r6
 8005b76:	b085      	sub	sp, #20
 8005b78:	bfb8      	it	lt
 8005b7a:	3101      	addlt	r1, #1
 8005b7c:	f7ff fed8 	bl	8005930 <_Balloc>
 8005b80:	b930      	cbnz	r0, 8005b90 <__multiply+0x44>
 8005b82:	4602      	mov	r2, r0
 8005b84:	4b44      	ldr	r3, [pc, #272]	; (8005c98 <__multiply+0x14c>)
 8005b86:	4845      	ldr	r0, [pc, #276]	; (8005c9c <__multiply+0x150>)
 8005b88:	f240 115d 	movw	r1, #349	; 0x15d
 8005b8c:	f000 fcb6 	bl	80064fc <__assert_func>
 8005b90:	f100 0514 	add.w	r5, r0, #20
 8005b94:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005b98:	462b      	mov	r3, r5
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	4543      	cmp	r3, r8
 8005b9e:	d321      	bcc.n	8005be4 <__multiply+0x98>
 8005ba0:	f104 0314 	add.w	r3, r4, #20
 8005ba4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005ba8:	f109 0314 	add.w	r3, r9, #20
 8005bac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005bb0:	9202      	str	r2, [sp, #8]
 8005bb2:	1b3a      	subs	r2, r7, r4
 8005bb4:	3a15      	subs	r2, #21
 8005bb6:	f022 0203 	bic.w	r2, r2, #3
 8005bba:	3204      	adds	r2, #4
 8005bbc:	f104 0115 	add.w	r1, r4, #21
 8005bc0:	428f      	cmp	r7, r1
 8005bc2:	bf38      	it	cc
 8005bc4:	2204      	movcc	r2, #4
 8005bc6:	9201      	str	r2, [sp, #4]
 8005bc8:	9a02      	ldr	r2, [sp, #8]
 8005bca:	9303      	str	r3, [sp, #12]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	d80c      	bhi.n	8005bea <__multiply+0x9e>
 8005bd0:	2e00      	cmp	r6, #0
 8005bd2:	dd03      	ble.n	8005bdc <__multiply+0x90>
 8005bd4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d05a      	beq.n	8005c92 <__multiply+0x146>
 8005bdc:	6106      	str	r6, [r0, #16]
 8005bde:	b005      	add	sp, #20
 8005be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005be4:	f843 2b04 	str.w	r2, [r3], #4
 8005be8:	e7d8      	b.n	8005b9c <__multiply+0x50>
 8005bea:	f8b3 a000 	ldrh.w	sl, [r3]
 8005bee:	f1ba 0f00 	cmp.w	sl, #0
 8005bf2:	d024      	beq.n	8005c3e <__multiply+0xf2>
 8005bf4:	f104 0e14 	add.w	lr, r4, #20
 8005bf8:	46a9      	mov	r9, r5
 8005bfa:	f04f 0c00 	mov.w	ip, #0
 8005bfe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005c02:	f8d9 1000 	ldr.w	r1, [r9]
 8005c06:	fa1f fb82 	uxth.w	fp, r2
 8005c0a:	b289      	uxth	r1, r1
 8005c0c:	fb0a 110b 	mla	r1, sl, fp, r1
 8005c10:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005c14:	f8d9 2000 	ldr.w	r2, [r9]
 8005c18:	4461      	add	r1, ip
 8005c1a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c1e:	fb0a c20b 	mla	r2, sl, fp, ip
 8005c22:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c26:	b289      	uxth	r1, r1
 8005c28:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c2c:	4577      	cmp	r7, lr
 8005c2e:	f849 1b04 	str.w	r1, [r9], #4
 8005c32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c36:	d8e2      	bhi.n	8005bfe <__multiply+0xb2>
 8005c38:	9a01      	ldr	r2, [sp, #4]
 8005c3a:	f845 c002 	str.w	ip, [r5, r2]
 8005c3e:	9a03      	ldr	r2, [sp, #12]
 8005c40:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005c44:	3304      	adds	r3, #4
 8005c46:	f1b9 0f00 	cmp.w	r9, #0
 8005c4a:	d020      	beq.n	8005c8e <__multiply+0x142>
 8005c4c:	6829      	ldr	r1, [r5, #0]
 8005c4e:	f104 0c14 	add.w	ip, r4, #20
 8005c52:	46ae      	mov	lr, r5
 8005c54:	f04f 0a00 	mov.w	sl, #0
 8005c58:	f8bc b000 	ldrh.w	fp, [ip]
 8005c5c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005c60:	fb09 220b 	mla	r2, r9, fp, r2
 8005c64:	4492      	add	sl, r2
 8005c66:	b289      	uxth	r1, r1
 8005c68:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005c6c:	f84e 1b04 	str.w	r1, [lr], #4
 8005c70:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005c74:	f8be 1000 	ldrh.w	r1, [lr]
 8005c78:	0c12      	lsrs	r2, r2, #16
 8005c7a:	fb09 1102 	mla	r1, r9, r2, r1
 8005c7e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005c82:	4567      	cmp	r7, ip
 8005c84:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005c88:	d8e6      	bhi.n	8005c58 <__multiply+0x10c>
 8005c8a:	9a01      	ldr	r2, [sp, #4]
 8005c8c:	50a9      	str	r1, [r5, r2]
 8005c8e:	3504      	adds	r5, #4
 8005c90:	e79a      	b.n	8005bc8 <__multiply+0x7c>
 8005c92:	3e01      	subs	r6, #1
 8005c94:	e79c      	b.n	8005bd0 <__multiply+0x84>
 8005c96:	bf00      	nop
 8005c98:	08007c3f 	.word	0x08007c3f
 8005c9c:	08007c50 	.word	0x08007c50

08005ca0 <__pow5mult>:
 8005ca0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ca4:	4615      	mov	r5, r2
 8005ca6:	f012 0203 	ands.w	r2, r2, #3
 8005caa:	4606      	mov	r6, r0
 8005cac:	460f      	mov	r7, r1
 8005cae:	d007      	beq.n	8005cc0 <__pow5mult+0x20>
 8005cb0:	4c25      	ldr	r4, [pc, #148]	; (8005d48 <__pow5mult+0xa8>)
 8005cb2:	3a01      	subs	r2, #1
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005cba:	f7ff fe9b 	bl	80059f4 <__multadd>
 8005cbe:	4607      	mov	r7, r0
 8005cc0:	10ad      	asrs	r5, r5, #2
 8005cc2:	d03d      	beq.n	8005d40 <__pow5mult+0xa0>
 8005cc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005cc6:	b97c      	cbnz	r4, 8005ce8 <__pow5mult+0x48>
 8005cc8:	2010      	movs	r0, #16
 8005cca:	f7ff fe1b 	bl	8005904 <malloc>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	6270      	str	r0, [r6, #36]	; 0x24
 8005cd2:	b928      	cbnz	r0, 8005ce0 <__pow5mult+0x40>
 8005cd4:	4b1d      	ldr	r3, [pc, #116]	; (8005d4c <__pow5mult+0xac>)
 8005cd6:	481e      	ldr	r0, [pc, #120]	; (8005d50 <__pow5mult+0xb0>)
 8005cd8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005cdc:	f000 fc0e 	bl	80064fc <__assert_func>
 8005ce0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ce4:	6004      	str	r4, [r0, #0]
 8005ce6:	60c4      	str	r4, [r0, #12]
 8005ce8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005cec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005cf0:	b94c      	cbnz	r4, 8005d06 <__pow5mult+0x66>
 8005cf2:	f240 2171 	movw	r1, #625	; 0x271
 8005cf6:	4630      	mov	r0, r6
 8005cf8:	f7ff ff12 	bl	8005b20 <__i2b>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d02:	4604      	mov	r4, r0
 8005d04:	6003      	str	r3, [r0, #0]
 8005d06:	f04f 0900 	mov.w	r9, #0
 8005d0a:	07eb      	lsls	r3, r5, #31
 8005d0c:	d50a      	bpl.n	8005d24 <__pow5mult+0x84>
 8005d0e:	4639      	mov	r1, r7
 8005d10:	4622      	mov	r2, r4
 8005d12:	4630      	mov	r0, r6
 8005d14:	f7ff ff1a 	bl	8005b4c <__multiply>
 8005d18:	4639      	mov	r1, r7
 8005d1a:	4680      	mov	r8, r0
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	f7ff fe47 	bl	80059b0 <_Bfree>
 8005d22:	4647      	mov	r7, r8
 8005d24:	106d      	asrs	r5, r5, #1
 8005d26:	d00b      	beq.n	8005d40 <__pow5mult+0xa0>
 8005d28:	6820      	ldr	r0, [r4, #0]
 8005d2a:	b938      	cbnz	r0, 8005d3c <__pow5mult+0x9c>
 8005d2c:	4622      	mov	r2, r4
 8005d2e:	4621      	mov	r1, r4
 8005d30:	4630      	mov	r0, r6
 8005d32:	f7ff ff0b 	bl	8005b4c <__multiply>
 8005d36:	6020      	str	r0, [r4, #0]
 8005d38:	f8c0 9000 	str.w	r9, [r0]
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	e7e4      	b.n	8005d0a <__pow5mult+0x6a>
 8005d40:	4638      	mov	r0, r7
 8005d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d46:	bf00      	nop
 8005d48:	08007da0 	.word	0x08007da0
 8005d4c:	08007bcd 	.word	0x08007bcd
 8005d50:	08007c50 	.word	0x08007c50

08005d54 <__lshift>:
 8005d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d58:	460c      	mov	r4, r1
 8005d5a:	6849      	ldr	r1, [r1, #4]
 8005d5c:	6923      	ldr	r3, [r4, #16]
 8005d5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005d62:	68a3      	ldr	r3, [r4, #8]
 8005d64:	4607      	mov	r7, r0
 8005d66:	4691      	mov	r9, r2
 8005d68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005d6c:	f108 0601 	add.w	r6, r8, #1
 8005d70:	42b3      	cmp	r3, r6
 8005d72:	db0b      	blt.n	8005d8c <__lshift+0x38>
 8005d74:	4638      	mov	r0, r7
 8005d76:	f7ff fddb 	bl	8005930 <_Balloc>
 8005d7a:	4605      	mov	r5, r0
 8005d7c:	b948      	cbnz	r0, 8005d92 <__lshift+0x3e>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	4b2a      	ldr	r3, [pc, #168]	; (8005e2c <__lshift+0xd8>)
 8005d82:	482b      	ldr	r0, [pc, #172]	; (8005e30 <__lshift+0xdc>)
 8005d84:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005d88:	f000 fbb8 	bl	80064fc <__assert_func>
 8005d8c:	3101      	adds	r1, #1
 8005d8e:	005b      	lsls	r3, r3, #1
 8005d90:	e7ee      	b.n	8005d70 <__lshift+0x1c>
 8005d92:	2300      	movs	r3, #0
 8005d94:	f100 0114 	add.w	r1, r0, #20
 8005d98:	f100 0210 	add.w	r2, r0, #16
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	4553      	cmp	r3, sl
 8005da0:	db37      	blt.n	8005e12 <__lshift+0xbe>
 8005da2:	6920      	ldr	r0, [r4, #16]
 8005da4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005da8:	f104 0314 	add.w	r3, r4, #20
 8005dac:	f019 091f 	ands.w	r9, r9, #31
 8005db0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005db4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005db8:	d02f      	beq.n	8005e1a <__lshift+0xc6>
 8005dba:	f1c9 0e20 	rsb	lr, r9, #32
 8005dbe:	468a      	mov	sl, r1
 8005dc0:	f04f 0c00 	mov.w	ip, #0
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	fa02 f209 	lsl.w	r2, r2, r9
 8005dca:	ea42 020c 	orr.w	r2, r2, ip
 8005dce:	f84a 2b04 	str.w	r2, [sl], #4
 8005dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dd6:	4298      	cmp	r0, r3
 8005dd8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005ddc:	d8f2      	bhi.n	8005dc4 <__lshift+0x70>
 8005dde:	1b03      	subs	r3, r0, r4
 8005de0:	3b15      	subs	r3, #21
 8005de2:	f023 0303 	bic.w	r3, r3, #3
 8005de6:	3304      	adds	r3, #4
 8005de8:	f104 0215 	add.w	r2, r4, #21
 8005dec:	4290      	cmp	r0, r2
 8005dee:	bf38      	it	cc
 8005df0:	2304      	movcc	r3, #4
 8005df2:	f841 c003 	str.w	ip, [r1, r3]
 8005df6:	f1bc 0f00 	cmp.w	ip, #0
 8005dfa:	d001      	beq.n	8005e00 <__lshift+0xac>
 8005dfc:	f108 0602 	add.w	r6, r8, #2
 8005e00:	3e01      	subs	r6, #1
 8005e02:	4638      	mov	r0, r7
 8005e04:	612e      	str	r6, [r5, #16]
 8005e06:	4621      	mov	r1, r4
 8005e08:	f7ff fdd2 	bl	80059b0 <_Bfree>
 8005e0c:	4628      	mov	r0, r5
 8005e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e12:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e16:	3301      	adds	r3, #1
 8005e18:	e7c1      	b.n	8005d9e <__lshift+0x4a>
 8005e1a:	3904      	subs	r1, #4
 8005e1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e20:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e24:	4298      	cmp	r0, r3
 8005e26:	d8f9      	bhi.n	8005e1c <__lshift+0xc8>
 8005e28:	e7ea      	b.n	8005e00 <__lshift+0xac>
 8005e2a:	bf00      	nop
 8005e2c:	08007c3f 	.word	0x08007c3f
 8005e30:	08007c50 	.word	0x08007c50

08005e34 <__mcmp>:
 8005e34:	b530      	push	{r4, r5, lr}
 8005e36:	6902      	ldr	r2, [r0, #16]
 8005e38:	690c      	ldr	r4, [r1, #16]
 8005e3a:	1b12      	subs	r2, r2, r4
 8005e3c:	d10e      	bne.n	8005e5c <__mcmp+0x28>
 8005e3e:	f100 0314 	add.w	r3, r0, #20
 8005e42:	3114      	adds	r1, #20
 8005e44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005e48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005e4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005e50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005e54:	42a5      	cmp	r5, r4
 8005e56:	d003      	beq.n	8005e60 <__mcmp+0x2c>
 8005e58:	d305      	bcc.n	8005e66 <__mcmp+0x32>
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	4610      	mov	r0, r2
 8005e5e:	bd30      	pop	{r4, r5, pc}
 8005e60:	4283      	cmp	r3, r0
 8005e62:	d3f3      	bcc.n	8005e4c <__mcmp+0x18>
 8005e64:	e7fa      	b.n	8005e5c <__mcmp+0x28>
 8005e66:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6a:	e7f7      	b.n	8005e5c <__mcmp+0x28>

08005e6c <__mdiff>:
 8005e6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e70:	460c      	mov	r4, r1
 8005e72:	4606      	mov	r6, r0
 8005e74:	4611      	mov	r1, r2
 8005e76:	4620      	mov	r0, r4
 8005e78:	4690      	mov	r8, r2
 8005e7a:	f7ff ffdb 	bl	8005e34 <__mcmp>
 8005e7e:	1e05      	subs	r5, r0, #0
 8005e80:	d110      	bne.n	8005ea4 <__mdiff+0x38>
 8005e82:	4629      	mov	r1, r5
 8005e84:	4630      	mov	r0, r6
 8005e86:	f7ff fd53 	bl	8005930 <_Balloc>
 8005e8a:	b930      	cbnz	r0, 8005e9a <__mdiff+0x2e>
 8005e8c:	4b3a      	ldr	r3, [pc, #232]	; (8005f78 <__mdiff+0x10c>)
 8005e8e:	4602      	mov	r2, r0
 8005e90:	f240 2132 	movw	r1, #562	; 0x232
 8005e94:	4839      	ldr	r0, [pc, #228]	; (8005f7c <__mdiff+0x110>)
 8005e96:	f000 fb31 	bl	80064fc <__assert_func>
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ea0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ea4:	bfa4      	itt	ge
 8005ea6:	4643      	movge	r3, r8
 8005ea8:	46a0      	movge	r8, r4
 8005eaa:	4630      	mov	r0, r6
 8005eac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005eb0:	bfa6      	itte	ge
 8005eb2:	461c      	movge	r4, r3
 8005eb4:	2500      	movge	r5, #0
 8005eb6:	2501      	movlt	r5, #1
 8005eb8:	f7ff fd3a 	bl	8005930 <_Balloc>
 8005ebc:	b920      	cbnz	r0, 8005ec8 <__mdiff+0x5c>
 8005ebe:	4b2e      	ldr	r3, [pc, #184]	; (8005f78 <__mdiff+0x10c>)
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005ec6:	e7e5      	b.n	8005e94 <__mdiff+0x28>
 8005ec8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005ecc:	6926      	ldr	r6, [r4, #16]
 8005ece:	60c5      	str	r5, [r0, #12]
 8005ed0:	f104 0914 	add.w	r9, r4, #20
 8005ed4:	f108 0514 	add.w	r5, r8, #20
 8005ed8:	f100 0e14 	add.w	lr, r0, #20
 8005edc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005ee0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005ee4:	f108 0210 	add.w	r2, r8, #16
 8005ee8:	46f2      	mov	sl, lr
 8005eea:	2100      	movs	r1, #0
 8005eec:	f859 3b04 	ldr.w	r3, [r9], #4
 8005ef0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005ef4:	fa1f f883 	uxth.w	r8, r3
 8005ef8:	fa11 f18b 	uxtah	r1, r1, fp
 8005efc:	0c1b      	lsrs	r3, r3, #16
 8005efe:	eba1 0808 	sub.w	r8, r1, r8
 8005f02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005f06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005f0a:	fa1f f888 	uxth.w	r8, r8
 8005f0e:	1419      	asrs	r1, r3, #16
 8005f10:	454e      	cmp	r6, r9
 8005f12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005f16:	f84a 3b04 	str.w	r3, [sl], #4
 8005f1a:	d8e7      	bhi.n	8005eec <__mdiff+0x80>
 8005f1c:	1b33      	subs	r3, r6, r4
 8005f1e:	3b15      	subs	r3, #21
 8005f20:	f023 0303 	bic.w	r3, r3, #3
 8005f24:	3304      	adds	r3, #4
 8005f26:	3415      	adds	r4, #21
 8005f28:	42a6      	cmp	r6, r4
 8005f2a:	bf38      	it	cc
 8005f2c:	2304      	movcc	r3, #4
 8005f2e:	441d      	add	r5, r3
 8005f30:	4473      	add	r3, lr
 8005f32:	469e      	mov	lr, r3
 8005f34:	462e      	mov	r6, r5
 8005f36:	4566      	cmp	r6, ip
 8005f38:	d30e      	bcc.n	8005f58 <__mdiff+0xec>
 8005f3a:	f10c 0203 	add.w	r2, ip, #3
 8005f3e:	1b52      	subs	r2, r2, r5
 8005f40:	f022 0203 	bic.w	r2, r2, #3
 8005f44:	3d03      	subs	r5, #3
 8005f46:	45ac      	cmp	ip, r5
 8005f48:	bf38      	it	cc
 8005f4a:	2200      	movcc	r2, #0
 8005f4c:	441a      	add	r2, r3
 8005f4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005f52:	b17b      	cbz	r3, 8005f74 <__mdiff+0x108>
 8005f54:	6107      	str	r7, [r0, #16]
 8005f56:	e7a3      	b.n	8005ea0 <__mdiff+0x34>
 8005f58:	f856 8b04 	ldr.w	r8, [r6], #4
 8005f5c:	fa11 f288 	uxtah	r2, r1, r8
 8005f60:	1414      	asrs	r4, r2, #16
 8005f62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005f66:	b292      	uxth	r2, r2
 8005f68:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005f6c:	f84e 2b04 	str.w	r2, [lr], #4
 8005f70:	1421      	asrs	r1, r4, #16
 8005f72:	e7e0      	b.n	8005f36 <__mdiff+0xca>
 8005f74:	3f01      	subs	r7, #1
 8005f76:	e7ea      	b.n	8005f4e <__mdiff+0xe2>
 8005f78:	08007c3f 	.word	0x08007c3f
 8005f7c:	08007c50 	.word	0x08007c50

08005f80 <__d2b>:
 8005f80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005f84:	4689      	mov	r9, r1
 8005f86:	2101      	movs	r1, #1
 8005f88:	ec57 6b10 	vmov	r6, r7, d0
 8005f8c:	4690      	mov	r8, r2
 8005f8e:	f7ff fccf 	bl	8005930 <_Balloc>
 8005f92:	4604      	mov	r4, r0
 8005f94:	b930      	cbnz	r0, 8005fa4 <__d2b+0x24>
 8005f96:	4602      	mov	r2, r0
 8005f98:	4b25      	ldr	r3, [pc, #148]	; (8006030 <__d2b+0xb0>)
 8005f9a:	4826      	ldr	r0, [pc, #152]	; (8006034 <__d2b+0xb4>)
 8005f9c:	f240 310a 	movw	r1, #778	; 0x30a
 8005fa0:	f000 faac 	bl	80064fc <__assert_func>
 8005fa4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005fa8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005fac:	bb35      	cbnz	r5, 8005ffc <__d2b+0x7c>
 8005fae:	2e00      	cmp	r6, #0
 8005fb0:	9301      	str	r3, [sp, #4]
 8005fb2:	d028      	beq.n	8006006 <__d2b+0x86>
 8005fb4:	4668      	mov	r0, sp
 8005fb6:	9600      	str	r6, [sp, #0]
 8005fb8:	f7ff fd82 	bl	8005ac0 <__lo0bits>
 8005fbc:	9900      	ldr	r1, [sp, #0]
 8005fbe:	b300      	cbz	r0, 8006002 <__d2b+0x82>
 8005fc0:	9a01      	ldr	r2, [sp, #4]
 8005fc2:	f1c0 0320 	rsb	r3, r0, #32
 8005fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fca:	430b      	orrs	r3, r1
 8005fcc:	40c2      	lsrs	r2, r0
 8005fce:	6163      	str	r3, [r4, #20]
 8005fd0:	9201      	str	r2, [sp, #4]
 8005fd2:	9b01      	ldr	r3, [sp, #4]
 8005fd4:	61a3      	str	r3, [r4, #24]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	bf14      	ite	ne
 8005fda:	2202      	movne	r2, #2
 8005fdc:	2201      	moveq	r2, #1
 8005fde:	6122      	str	r2, [r4, #16]
 8005fe0:	b1d5      	cbz	r5, 8006018 <__d2b+0x98>
 8005fe2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005fe6:	4405      	add	r5, r0
 8005fe8:	f8c9 5000 	str.w	r5, [r9]
 8005fec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005ff0:	f8c8 0000 	str.w	r0, [r8]
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	b003      	add	sp, #12
 8005ff8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ffc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006000:	e7d5      	b.n	8005fae <__d2b+0x2e>
 8006002:	6161      	str	r1, [r4, #20]
 8006004:	e7e5      	b.n	8005fd2 <__d2b+0x52>
 8006006:	a801      	add	r0, sp, #4
 8006008:	f7ff fd5a 	bl	8005ac0 <__lo0bits>
 800600c:	9b01      	ldr	r3, [sp, #4]
 800600e:	6163      	str	r3, [r4, #20]
 8006010:	2201      	movs	r2, #1
 8006012:	6122      	str	r2, [r4, #16]
 8006014:	3020      	adds	r0, #32
 8006016:	e7e3      	b.n	8005fe0 <__d2b+0x60>
 8006018:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800601c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006020:	f8c9 0000 	str.w	r0, [r9]
 8006024:	6918      	ldr	r0, [r3, #16]
 8006026:	f7ff fd2b 	bl	8005a80 <__hi0bits>
 800602a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800602e:	e7df      	b.n	8005ff0 <__d2b+0x70>
 8006030:	08007c3f 	.word	0x08007c3f
 8006034:	08007c50 	.word	0x08007c50

08006038 <_calloc_r>:
 8006038:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800603a:	fba1 2402 	umull	r2, r4, r1, r2
 800603e:	b94c      	cbnz	r4, 8006054 <_calloc_r+0x1c>
 8006040:	4611      	mov	r1, r2
 8006042:	9201      	str	r2, [sp, #4]
 8006044:	f000 f87a 	bl	800613c <_malloc_r>
 8006048:	9a01      	ldr	r2, [sp, #4]
 800604a:	4605      	mov	r5, r0
 800604c:	b930      	cbnz	r0, 800605c <_calloc_r+0x24>
 800604e:	4628      	mov	r0, r5
 8006050:	b003      	add	sp, #12
 8006052:	bd30      	pop	{r4, r5, pc}
 8006054:	220c      	movs	r2, #12
 8006056:	6002      	str	r2, [r0, #0]
 8006058:	2500      	movs	r5, #0
 800605a:	e7f8      	b.n	800604e <_calloc_r+0x16>
 800605c:	4621      	mov	r1, r4
 800605e:	f7fe f941 	bl	80042e4 <memset>
 8006062:	e7f4      	b.n	800604e <_calloc_r+0x16>

08006064 <_free_r>:
 8006064:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006066:	2900      	cmp	r1, #0
 8006068:	d044      	beq.n	80060f4 <_free_r+0x90>
 800606a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800606e:	9001      	str	r0, [sp, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	f1a1 0404 	sub.w	r4, r1, #4
 8006076:	bfb8      	it	lt
 8006078:	18e4      	addlt	r4, r4, r3
 800607a:	f000 fa9b 	bl	80065b4 <__malloc_lock>
 800607e:	4a1e      	ldr	r2, [pc, #120]	; (80060f8 <_free_r+0x94>)
 8006080:	9801      	ldr	r0, [sp, #4]
 8006082:	6813      	ldr	r3, [r2, #0]
 8006084:	b933      	cbnz	r3, 8006094 <_free_r+0x30>
 8006086:	6063      	str	r3, [r4, #4]
 8006088:	6014      	str	r4, [r2, #0]
 800608a:	b003      	add	sp, #12
 800608c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006090:	f000 ba96 	b.w	80065c0 <__malloc_unlock>
 8006094:	42a3      	cmp	r3, r4
 8006096:	d908      	bls.n	80060aa <_free_r+0x46>
 8006098:	6825      	ldr	r5, [r4, #0]
 800609a:	1961      	adds	r1, r4, r5
 800609c:	428b      	cmp	r3, r1
 800609e:	bf01      	itttt	eq
 80060a0:	6819      	ldreq	r1, [r3, #0]
 80060a2:	685b      	ldreq	r3, [r3, #4]
 80060a4:	1949      	addeq	r1, r1, r5
 80060a6:	6021      	streq	r1, [r4, #0]
 80060a8:	e7ed      	b.n	8006086 <_free_r+0x22>
 80060aa:	461a      	mov	r2, r3
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	b10b      	cbz	r3, 80060b4 <_free_r+0x50>
 80060b0:	42a3      	cmp	r3, r4
 80060b2:	d9fa      	bls.n	80060aa <_free_r+0x46>
 80060b4:	6811      	ldr	r1, [r2, #0]
 80060b6:	1855      	adds	r5, r2, r1
 80060b8:	42a5      	cmp	r5, r4
 80060ba:	d10b      	bne.n	80060d4 <_free_r+0x70>
 80060bc:	6824      	ldr	r4, [r4, #0]
 80060be:	4421      	add	r1, r4
 80060c0:	1854      	adds	r4, r2, r1
 80060c2:	42a3      	cmp	r3, r4
 80060c4:	6011      	str	r1, [r2, #0]
 80060c6:	d1e0      	bne.n	800608a <_free_r+0x26>
 80060c8:	681c      	ldr	r4, [r3, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	6053      	str	r3, [r2, #4]
 80060ce:	4421      	add	r1, r4
 80060d0:	6011      	str	r1, [r2, #0]
 80060d2:	e7da      	b.n	800608a <_free_r+0x26>
 80060d4:	d902      	bls.n	80060dc <_free_r+0x78>
 80060d6:	230c      	movs	r3, #12
 80060d8:	6003      	str	r3, [r0, #0]
 80060da:	e7d6      	b.n	800608a <_free_r+0x26>
 80060dc:	6825      	ldr	r5, [r4, #0]
 80060de:	1961      	adds	r1, r4, r5
 80060e0:	428b      	cmp	r3, r1
 80060e2:	bf04      	itt	eq
 80060e4:	6819      	ldreq	r1, [r3, #0]
 80060e6:	685b      	ldreq	r3, [r3, #4]
 80060e8:	6063      	str	r3, [r4, #4]
 80060ea:	bf04      	itt	eq
 80060ec:	1949      	addeq	r1, r1, r5
 80060ee:	6021      	streq	r1, [r4, #0]
 80060f0:	6054      	str	r4, [r2, #4]
 80060f2:	e7ca      	b.n	800608a <_free_r+0x26>
 80060f4:	b003      	add	sp, #12
 80060f6:	bd30      	pop	{r4, r5, pc}
 80060f8:	200006e4 	.word	0x200006e4

080060fc <sbrk_aligned>:
 80060fc:	b570      	push	{r4, r5, r6, lr}
 80060fe:	4e0e      	ldr	r6, [pc, #56]	; (8006138 <sbrk_aligned+0x3c>)
 8006100:	460c      	mov	r4, r1
 8006102:	6831      	ldr	r1, [r6, #0]
 8006104:	4605      	mov	r5, r0
 8006106:	b911      	cbnz	r1, 800610e <sbrk_aligned+0x12>
 8006108:	f000 f9e8 	bl	80064dc <_sbrk_r>
 800610c:	6030      	str	r0, [r6, #0]
 800610e:	4621      	mov	r1, r4
 8006110:	4628      	mov	r0, r5
 8006112:	f000 f9e3 	bl	80064dc <_sbrk_r>
 8006116:	1c43      	adds	r3, r0, #1
 8006118:	d00a      	beq.n	8006130 <sbrk_aligned+0x34>
 800611a:	1cc4      	adds	r4, r0, #3
 800611c:	f024 0403 	bic.w	r4, r4, #3
 8006120:	42a0      	cmp	r0, r4
 8006122:	d007      	beq.n	8006134 <sbrk_aligned+0x38>
 8006124:	1a21      	subs	r1, r4, r0
 8006126:	4628      	mov	r0, r5
 8006128:	f000 f9d8 	bl	80064dc <_sbrk_r>
 800612c:	3001      	adds	r0, #1
 800612e:	d101      	bne.n	8006134 <sbrk_aligned+0x38>
 8006130:	f04f 34ff 	mov.w	r4, #4294967295
 8006134:	4620      	mov	r0, r4
 8006136:	bd70      	pop	{r4, r5, r6, pc}
 8006138:	200006e8 	.word	0x200006e8

0800613c <_malloc_r>:
 800613c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006140:	1ccd      	adds	r5, r1, #3
 8006142:	f025 0503 	bic.w	r5, r5, #3
 8006146:	3508      	adds	r5, #8
 8006148:	2d0c      	cmp	r5, #12
 800614a:	bf38      	it	cc
 800614c:	250c      	movcc	r5, #12
 800614e:	2d00      	cmp	r5, #0
 8006150:	4607      	mov	r7, r0
 8006152:	db01      	blt.n	8006158 <_malloc_r+0x1c>
 8006154:	42a9      	cmp	r1, r5
 8006156:	d905      	bls.n	8006164 <_malloc_r+0x28>
 8006158:	230c      	movs	r3, #12
 800615a:	603b      	str	r3, [r7, #0]
 800615c:	2600      	movs	r6, #0
 800615e:	4630      	mov	r0, r6
 8006160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006164:	4e2e      	ldr	r6, [pc, #184]	; (8006220 <_malloc_r+0xe4>)
 8006166:	f000 fa25 	bl	80065b4 <__malloc_lock>
 800616a:	6833      	ldr	r3, [r6, #0]
 800616c:	461c      	mov	r4, r3
 800616e:	bb34      	cbnz	r4, 80061be <_malloc_r+0x82>
 8006170:	4629      	mov	r1, r5
 8006172:	4638      	mov	r0, r7
 8006174:	f7ff ffc2 	bl	80060fc <sbrk_aligned>
 8006178:	1c43      	adds	r3, r0, #1
 800617a:	4604      	mov	r4, r0
 800617c:	d14d      	bne.n	800621a <_malloc_r+0xde>
 800617e:	6834      	ldr	r4, [r6, #0]
 8006180:	4626      	mov	r6, r4
 8006182:	2e00      	cmp	r6, #0
 8006184:	d140      	bne.n	8006208 <_malloc_r+0xcc>
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	4631      	mov	r1, r6
 800618a:	4638      	mov	r0, r7
 800618c:	eb04 0803 	add.w	r8, r4, r3
 8006190:	f000 f9a4 	bl	80064dc <_sbrk_r>
 8006194:	4580      	cmp	r8, r0
 8006196:	d13a      	bne.n	800620e <_malloc_r+0xd2>
 8006198:	6821      	ldr	r1, [r4, #0]
 800619a:	3503      	adds	r5, #3
 800619c:	1a6d      	subs	r5, r5, r1
 800619e:	f025 0503 	bic.w	r5, r5, #3
 80061a2:	3508      	adds	r5, #8
 80061a4:	2d0c      	cmp	r5, #12
 80061a6:	bf38      	it	cc
 80061a8:	250c      	movcc	r5, #12
 80061aa:	4629      	mov	r1, r5
 80061ac:	4638      	mov	r0, r7
 80061ae:	f7ff ffa5 	bl	80060fc <sbrk_aligned>
 80061b2:	3001      	adds	r0, #1
 80061b4:	d02b      	beq.n	800620e <_malloc_r+0xd2>
 80061b6:	6823      	ldr	r3, [r4, #0]
 80061b8:	442b      	add	r3, r5
 80061ba:	6023      	str	r3, [r4, #0]
 80061bc:	e00e      	b.n	80061dc <_malloc_r+0xa0>
 80061be:	6822      	ldr	r2, [r4, #0]
 80061c0:	1b52      	subs	r2, r2, r5
 80061c2:	d41e      	bmi.n	8006202 <_malloc_r+0xc6>
 80061c4:	2a0b      	cmp	r2, #11
 80061c6:	d916      	bls.n	80061f6 <_malloc_r+0xba>
 80061c8:	1961      	adds	r1, r4, r5
 80061ca:	42a3      	cmp	r3, r4
 80061cc:	6025      	str	r5, [r4, #0]
 80061ce:	bf18      	it	ne
 80061d0:	6059      	strne	r1, [r3, #4]
 80061d2:	6863      	ldr	r3, [r4, #4]
 80061d4:	bf08      	it	eq
 80061d6:	6031      	streq	r1, [r6, #0]
 80061d8:	5162      	str	r2, [r4, r5]
 80061da:	604b      	str	r3, [r1, #4]
 80061dc:	4638      	mov	r0, r7
 80061de:	f104 060b 	add.w	r6, r4, #11
 80061e2:	f000 f9ed 	bl	80065c0 <__malloc_unlock>
 80061e6:	f026 0607 	bic.w	r6, r6, #7
 80061ea:	1d23      	adds	r3, r4, #4
 80061ec:	1af2      	subs	r2, r6, r3
 80061ee:	d0b6      	beq.n	800615e <_malloc_r+0x22>
 80061f0:	1b9b      	subs	r3, r3, r6
 80061f2:	50a3      	str	r3, [r4, r2]
 80061f4:	e7b3      	b.n	800615e <_malloc_r+0x22>
 80061f6:	6862      	ldr	r2, [r4, #4]
 80061f8:	42a3      	cmp	r3, r4
 80061fa:	bf0c      	ite	eq
 80061fc:	6032      	streq	r2, [r6, #0]
 80061fe:	605a      	strne	r2, [r3, #4]
 8006200:	e7ec      	b.n	80061dc <_malloc_r+0xa0>
 8006202:	4623      	mov	r3, r4
 8006204:	6864      	ldr	r4, [r4, #4]
 8006206:	e7b2      	b.n	800616e <_malloc_r+0x32>
 8006208:	4634      	mov	r4, r6
 800620a:	6876      	ldr	r6, [r6, #4]
 800620c:	e7b9      	b.n	8006182 <_malloc_r+0x46>
 800620e:	230c      	movs	r3, #12
 8006210:	603b      	str	r3, [r7, #0]
 8006212:	4638      	mov	r0, r7
 8006214:	f000 f9d4 	bl	80065c0 <__malloc_unlock>
 8006218:	e7a1      	b.n	800615e <_malloc_r+0x22>
 800621a:	6025      	str	r5, [r4, #0]
 800621c:	e7de      	b.n	80061dc <_malloc_r+0xa0>
 800621e:	bf00      	nop
 8006220:	200006e4 	.word	0x200006e4

08006224 <__ssputs_r>:
 8006224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006228:	688e      	ldr	r6, [r1, #8]
 800622a:	429e      	cmp	r6, r3
 800622c:	4682      	mov	sl, r0
 800622e:	460c      	mov	r4, r1
 8006230:	4690      	mov	r8, r2
 8006232:	461f      	mov	r7, r3
 8006234:	d838      	bhi.n	80062a8 <__ssputs_r+0x84>
 8006236:	898a      	ldrh	r2, [r1, #12]
 8006238:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800623c:	d032      	beq.n	80062a4 <__ssputs_r+0x80>
 800623e:	6825      	ldr	r5, [r4, #0]
 8006240:	6909      	ldr	r1, [r1, #16]
 8006242:	eba5 0901 	sub.w	r9, r5, r1
 8006246:	6965      	ldr	r5, [r4, #20]
 8006248:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800624c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006250:	3301      	adds	r3, #1
 8006252:	444b      	add	r3, r9
 8006254:	106d      	asrs	r5, r5, #1
 8006256:	429d      	cmp	r5, r3
 8006258:	bf38      	it	cc
 800625a:	461d      	movcc	r5, r3
 800625c:	0553      	lsls	r3, r2, #21
 800625e:	d531      	bpl.n	80062c4 <__ssputs_r+0xa0>
 8006260:	4629      	mov	r1, r5
 8006262:	f7ff ff6b 	bl	800613c <_malloc_r>
 8006266:	4606      	mov	r6, r0
 8006268:	b950      	cbnz	r0, 8006280 <__ssputs_r+0x5c>
 800626a:	230c      	movs	r3, #12
 800626c:	f8ca 3000 	str.w	r3, [sl]
 8006270:	89a3      	ldrh	r3, [r4, #12]
 8006272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006276:	81a3      	strh	r3, [r4, #12]
 8006278:	f04f 30ff 	mov.w	r0, #4294967295
 800627c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006280:	6921      	ldr	r1, [r4, #16]
 8006282:	464a      	mov	r2, r9
 8006284:	f7ff fb46 	bl	8005914 <memcpy>
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800628e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006292:	81a3      	strh	r3, [r4, #12]
 8006294:	6126      	str	r6, [r4, #16]
 8006296:	6165      	str	r5, [r4, #20]
 8006298:	444e      	add	r6, r9
 800629a:	eba5 0509 	sub.w	r5, r5, r9
 800629e:	6026      	str	r6, [r4, #0]
 80062a0:	60a5      	str	r5, [r4, #8]
 80062a2:	463e      	mov	r6, r7
 80062a4:	42be      	cmp	r6, r7
 80062a6:	d900      	bls.n	80062aa <__ssputs_r+0x86>
 80062a8:	463e      	mov	r6, r7
 80062aa:	6820      	ldr	r0, [r4, #0]
 80062ac:	4632      	mov	r2, r6
 80062ae:	4641      	mov	r1, r8
 80062b0:	f000 f966 	bl	8006580 <memmove>
 80062b4:	68a3      	ldr	r3, [r4, #8]
 80062b6:	1b9b      	subs	r3, r3, r6
 80062b8:	60a3      	str	r3, [r4, #8]
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	4433      	add	r3, r6
 80062be:	6023      	str	r3, [r4, #0]
 80062c0:	2000      	movs	r0, #0
 80062c2:	e7db      	b.n	800627c <__ssputs_r+0x58>
 80062c4:	462a      	mov	r2, r5
 80062c6:	f000 f981 	bl	80065cc <_realloc_r>
 80062ca:	4606      	mov	r6, r0
 80062cc:	2800      	cmp	r0, #0
 80062ce:	d1e1      	bne.n	8006294 <__ssputs_r+0x70>
 80062d0:	6921      	ldr	r1, [r4, #16]
 80062d2:	4650      	mov	r0, sl
 80062d4:	f7ff fec6 	bl	8006064 <_free_r>
 80062d8:	e7c7      	b.n	800626a <__ssputs_r+0x46>
	...

080062dc <_svfiprintf_r>:
 80062dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e0:	4698      	mov	r8, r3
 80062e2:	898b      	ldrh	r3, [r1, #12]
 80062e4:	061b      	lsls	r3, r3, #24
 80062e6:	b09d      	sub	sp, #116	; 0x74
 80062e8:	4607      	mov	r7, r0
 80062ea:	460d      	mov	r5, r1
 80062ec:	4614      	mov	r4, r2
 80062ee:	d50e      	bpl.n	800630e <_svfiprintf_r+0x32>
 80062f0:	690b      	ldr	r3, [r1, #16]
 80062f2:	b963      	cbnz	r3, 800630e <_svfiprintf_r+0x32>
 80062f4:	2140      	movs	r1, #64	; 0x40
 80062f6:	f7ff ff21 	bl	800613c <_malloc_r>
 80062fa:	6028      	str	r0, [r5, #0]
 80062fc:	6128      	str	r0, [r5, #16]
 80062fe:	b920      	cbnz	r0, 800630a <_svfiprintf_r+0x2e>
 8006300:	230c      	movs	r3, #12
 8006302:	603b      	str	r3, [r7, #0]
 8006304:	f04f 30ff 	mov.w	r0, #4294967295
 8006308:	e0d1      	b.n	80064ae <_svfiprintf_r+0x1d2>
 800630a:	2340      	movs	r3, #64	; 0x40
 800630c:	616b      	str	r3, [r5, #20]
 800630e:	2300      	movs	r3, #0
 8006310:	9309      	str	r3, [sp, #36]	; 0x24
 8006312:	2320      	movs	r3, #32
 8006314:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006318:	f8cd 800c 	str.w	r8, [sp, #12]
 800631c:	2330      	movs	r3, #48	; 0x30
 800631e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80064c8 <_svfiprintf_r+0x1ec>
 8006322:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006326:	f04f 0901 	mov.w	r9, #1
 800632a:	4623      	mov	r3, r4
 800632c:	469a      	mov	sl, r3
 800632e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006332:	b10a      	cbz	r2, 8006338 <_svfiprintf_r+0x5c>
 8006334:	2a25      	cmp	r2, #37	; 0x25
 8006336:	d1f9      	bne.n	800632c <_svfiprintf_r+0x50>
 8006338:	ebba 0b04 	subs.w	fp, sl, r4
 800633c:	d00b      	beq.n	8006356 <_svfiprintf_r+0x7a>
 800633e:	465b      	mov	r3, fp
 8006340:	4622      	mov	r2, r4
 8006342:	4629      	mov	r1, r5
 8006344:	4638      	mov	r0, r7
 8006346:	f7ff ff6d 	bl	8006224 <__ssputs_r>
 800634a:	3001      	adds	r0, #1
 800634c:	f000 80aa 	beq.w	80064a4 <_svfiprintf_r+0x1c8>
 8006350:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006352:	445a      	add	r2, fp
 8006354:	9209      	str	r2, [sp, #36]	; 0x24
 8006356:	f89a 3000 	ldrb.w	r3, [sl]
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80a2 	beq.w	80064a4 <_svfiprintf_r+0x1c8>
 8006360:	2300      	movs	r3, #0
 8006362:	f04f 32ff 	mov.w	r2, #4294967295
 8006366:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800636a:	f10a 0a01 	add.w	sl, sl, #1
 800636e:	9304      	str	r3, [sp, #16]
 8006370:	9307      	str	r3, [sp, #28]
 8006372:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006376:	931a      	str	r3, [sp, #104]	; 0x68
 8006378:	4654      	mov	r4, sl
 800637a:	2205      	movs	r2, #5
 800637c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006380:	4851      	ldr	r0, [pc, #324]	; (80064c8 <_svfiprintf_r+0x1ec>)
 8006382:	f7f9 ff2d 	bl	80001e0 <memchr>
 8006386:	9a04      	ldr	r2, [sp, #16]
 8006388:	b9d8      	cbnz	r0, 80063c2 <_svfiprintf_r+0xe6>
 800638a:	06d0      	lsls	r0, r2, #27
 800638c:	bf44      	itt	mi
 800638e:	2320      	movmi	r3, #32
 8006390:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006394:	0711      	lsls	r1, r2, #28
 8006396:	bf44      	itt	mi
 8006398:	232b      	movmi	r3, #43	; 0x2b
 800639a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800639e:	f89a 3000 	ldrb.w	r3, [sl]
 80063a2:	2b2a      	cmp	r3, #42	; 0x2a
 80063a4:	d015      	beq.n	80063d2 <_svfiprintf_r+0xf6>
 80063a6:	9a07      	ldr	r2, [sp, #28]
 80063a8:	4654      	mov	r4, sl
 80063aa:	2000      	movs	r0, #0
 80063ac:	f04f 0c0a 	mov.w	ip, #10
 80063b0:	4621      	mov	r1, r4
 80063b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063b6:	3b30      	subs	r3, #48	; 0x30
 80063b8:	2b09      	cmp	r3, #9
 80063ba:	d94e      	bls.n	800645a <_svfiprintf_r+0x17e>
 80063bc:	b1b0      	cbz	r0, 80063ec <_svfiprintf_r+0x110>
 80063be:	9207      	str	r2, [sp, #28]
 80063c0:	e014      	b.n	80063ec <_svfiprintf_r+0x110>
 80063c2:	eba0 0308 	sub.w	r3, r0, r8
 80063c6:	fa09 f303 	lsl.w	r3, r9, r3
 80063ca:	4313      	orrs	r3, r2
 80063cc:	9304      	str	r3, [sp, #16]
 80063ce:	46a2      	mov	sl, r4
 80063d0:	e7d2      	b.n	8006378 <_svfiprintf_r+0x9c>
 80063d2:	9b03      	ldr	r3, [sp, #12]
 80063d4:	1d19      	adds	r1, r3, #4
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	9103      	str	r1, [sp, #12]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	bfbb      	ittet	lt
 80063de:	425b      	neglt	r3, r3
 80063e0:	f042 0202 	orrlt.w	r2, r2, #2
 80063e4:	9307      	strge	r3, [sp, #28]
 80063e6:	9307      	strlt	r3, [sp, #28]
 80063e8:	bfb8      	it	lt
 80063ea:	9204      	strlt	r2, [sp, #16]
 80063ec:	7823      	ldrb	r3, [r4, #0]
 80063ee:	2b2e      	cmp	r3, #46	; 0x2e
 80063f0:	d10c      	bne.n	800640c <_svfiprintf_r+0x130>
 80063f2:	7863      	ldrb	r3, [r4, #1]
 80063f4:	2b2a      	cmp	r3, #42	; 0x2a
 80063f6:	d135      	bne.n	8006464 <_svfiprintf_r+0x188>
 80063f8:	9b03      	ldr	r3, [sp, #12]
 80063fa:	1d1a      	adds	r2, r3, #4
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	9203      	str	r2, [sp, #12]
 8006400:	2b00      	cmp	r3, #0
 8006402:	bfb8      	it	lt
 8006404:	f04f 33ff 	movlt.w	r3, #4294967295
 8006408:	3402      	adds	r4, #2
 800640a:	9305      	str	r3, [sp, #20]
 800640c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80064d8 <_svfiprintf_r+0x1fc>
 8006410:	7821      	ldrb	r1, [r4, #0]
 8006412:	2203      	movs	r2, #3
 8006414:	4650      	mov	r0, sl
 8006416:	f7f9 fee3 	bl	80001e0 <memchr>
 800641a:	b140      	cbz	r0, 800642e <_svfiprintf_r+0x152>
 800641c:	2340      	movs	r3, #64	; 0x40
 800641e:	eba0 000a 	sub.w	r0, r0, sl
 8006422:	fa03 f000 	lsl.w	r0, r3, r0
 8006426:	9b04      	ldr	r3, [sp, #16]
 8006428:	4303      	orrs	r3, r0
 800642a:	3401      	adds	r4, #1
 800642c:	9304      	str	r3, [sp, #16]
 800642e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006432:	4826      	ldr	r0, [pc, #152]	; (80064cc <_svfiprintf_r+0x1f0>)
 8006434:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006438:	2206      	movs	r2, #6
 800643a:	f7f9 fed1 	bl	80001e0 <memchr>
 800643e:	2800      	cmp	r0, #0
 8006440:	d038      	beq.n	80064b4 <_svfiprintf_r+0x1d8>
 8006442:	4b23      	ldr	r3, [pc, #140]	; (80064d0 <_svfiprintf_r+0x1f4>)
 8006444:	bb1b      	cbnz	r3, 800648e <_svfiprintf_r+0x1b2>
 8006446:	9b03      	ldr	r3, [sp, #12]
 8006448:	3307      	adds	r3, #7
 800644a:	f023 0307 	bic.w	r3, r3, #7
 800644e:	3308      	adds	r3, #8
 8006450:	9303      	str	r3, [sp, #12]
 8006452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006454:	4433      	add	r3, r6
 8006456:	9309      	str	r3, [sp, #36]	; 0x24
 8006458:	e767      	b.n	800632a <_svfiprintf_r+0x4e>
 800645a:	fb0c 3202 	mla	r2, ip, r2, r3
 800645e:	460c      	mov	r4, r1
 8006460:	2001      	movs	r0, #1
 8006462:	e7a5      	b.n	80063b0 <_svfiprintf_r+0xd4>
 8006464:	2300      	movs	r3, #0
 8006466:	3401      	adds	r4, #1
 8006468:	9305      	str	r3, [sp, #20]
 800646a:	4619      	mov	r1, r3
 800646c:	f04f 0c0a 	mov.w	ip, #10
 8006470:	4620      	mov	r0, r4
 8006472:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006476:	3a30      	subs	r2, #48	; 0x30
 8006478:	2a09      	cmp	r2, #9
 800647a:	d903      	bls.n	8006484 <_svfiprintf_r+0x1a8>
 800647c:	2b00      	cmp	r3, #0
 800647e:	d0c5      	beq.n	800640c <_svfiprintf_r+0x130>
 8006480:	9105      	str	r1, [sp, #20]
 8006482:	e7c3      	b.n	800640c <_svfiprintf_r+0x130>
 8006484:	fb0c 2101 	mla	r1, ip, r1, r2
 8006488:	4604      	mov	r4, r0
 800648a:	2301      	movs	r3, #1
 800648c:	e7f0      	b.n	8006470 <_svfiprintf_r+0x194>
 800648e:	ab03      	add	r3, sp, #12
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	462a      	mov	r2, r5
 8006494:	4b0f      	ldr	r3, [pc, #60]	; (80064d4 <_svfiprintf_r+0x1f8>)
 8006496:	a904      	add	r1, sp, #16
 8006498:	4638      	mov	r0, r7
 800649a:	f7fd ffcb 	bl	8004434 <_printf_float>
 800649e:	1c42      	adds	r2, r0, #1
 80064a0:	4606      	mov	r6, r0
 80064a2:	d1d6      	bne.n	8006452 <_svfiprintf_r+0x176>
 80064a4:	89ab      	ldrh	r3, [r5, #12]
 80064a6:	065b      	lsls	r3, r3, #25
 80064a8:	f53f af2c 	bmi.w	8006304 <_svfiprintf_r+0x28>
 80064ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80064ae:	b01d      	add	sp, #116	; 0x74
 80064b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b4:	ab03      	add	r3, sp, #12
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	462a      	mov	r2, r5
 80064ba:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <_svfiprintf_r+0x1f8>)
 80064bc:	a904      	add	r1, sp, #16
 80064be:	4638      	mov	r0, r7
 80064c0:	f7fe fa5c 	bl	800497c <_printf_i>
 80064c4:	e7eb      	b.n	800649e <_svfiprintf_r+0x1c2>
 80064c6:	bf00      	nop
 80064c8:	08007dac 	.word	0x08007dac
 80064cc:	08007db6 	.word	0x08007db6
 80064d0:	08004435 	.word	0x08004435
 80064d4:	08006225 	.word	0x08006225
 80064d8:	08007db2 	.word	0x08007db2

080064dc <_sbrk_r>:
 80064dc:	b538      	push	{r3, r4, r5, lr}
 80064de:	4d06      	ldr	r5, [pc, #24]	; (80064f8 <_sbrk_r+0x1c>)
 80064e0:	2300      	movs	r3, #0
 80064e2:	4604      	mov	r4, r0
 80064e4:	4608      	mov	r0, r1
 80064e6:	602b      	str	r3, [r5, #0]
 80064e8:	f7fb fb7c 	bl	8001be4 <_sbrk>
 80064ec:	1c43      	adds	r3, r0, #1
 80064ee:	d102      	bne.n	80064f6 <_sbrk_r+0x1a>
 80064f0:	682b      	ldr	r3, [r5, #0]
 80064f2:	b103      	cbz	r3, 80064f6 <_sbrk_r+0x1a>
 80064f4:	6023      	str	r3, [r4, #0]
 80064f6:	bd38      	pop	{r3, r4, r5, pc}
 80064f8:	200006ec 	.word	0x200006ec

080064fc <__assert_func>:
 80064fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80064fe:	4614      	mov	r4, r2
 8006500:	461a      	mov	r2, r3
 8006502:	4b09      	ldr	r3, [pc, #36]	; (8006528 <__assert_func+0x2c>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4605      	mov	r5, r0
 8006508:	68d8      	ldr	r0, [r3, #12]
 800650a:	b14c      	cbz	r4, 8006520 <__assert_func+0x24>
 800650c:	4b07      	ldr	r3, [pc, #28]	; (800652c <__assert_func+0x30>)
 800650e:	9100      	str	r1, [sp, #0]
 8006510:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006514:	4906      	ldr	r1, [pc, #24]	; (8006530 <__assert_func+0x34>)
 8006516:	462b      	mov	r3, r5
 8006518:	f000 f80e 	bl	8006538 <fiprintf>
 800651c:	f000 faac 	bl	8006a78 <abort>
 8006520:	4b04      	ldr	r3, [pc, #16]	; (8006534 <__assert_func+0x38>)
 8006522:	461c      	mov	r4, r3
 8006524:	e7f3      	b.n	800650e <__assert_func+0x12>
 8006526:	bf00      	nop
 8006528:	2000000c 	.word	0x2000000c
 800652c:	08007dbd 	.word	0x08007dbd
 8006530:	08007dca 	.word	0x08007dca
 8006534:	08007df8 	.word	0x08007df8

08006538 <fiprintf>:
 8006538:	b40e      	push	{r1, r2, r3}
 800653a:	b503      	push	{r0, r1, lr}
 800653c:	4601      	mov	r1, r0
 800653e:	ab03      	add	r3, sp, #12
 8006540:	4805      	ldr	r0, [pc, #20]	; (8006558 <fiprintf+0x20>)
 8006542:	f853 2b04 	ldr.w	r2, [r3], #4
 8006546:	6800      	ldr	r0, [r0, #0]
 8006548:	9301      	str	r3, [sp, #4]
 800654a:	f000 f897 	bl	800667c <_vfiprintf_r>
 800654e:	b002      	add	sp, #8
 8006550:	f85d eb04 	ldr.w	lr, [sp], #4
 8006554:	b003      	add	sp, #12
 8006556:	4770      	bx	lr
 8006558:	2000000c 	.word	0x2000000c

0800655c <__ascii_mbtowc>:
 800655c:	b082      	sub	sp, #8
 800655e:	b901      	cbnz	r1, 8006562 <__ascii_mbtowc+0x6>
 8006560:	a901      	add	r1, sp, #4
 8006562:	b142      	cbz	r2, 8006576 <__ascii_mbtowc+0x1a>
 8006564:	b14b      	cbz	r3, 800657a <__ascii_mbtowc+0x1e>
 8006566:	7813      	ldrb	r3, [r2, #0]
 8006568:	600b      	str	r3, [r1, #0]
 800656a:	7812      	ldrb	r2, [r2, #0]
 800656c:	1e10      	subs	r0, r2, #0
 800656e:	bf18      	it	ne
 8006570:	2001      	movne	r0, #1
 8006572:	b002      	add	sp, #8
 8006574:	4770      	bx	lr
 8006576:	4610      	mov	r0, r2
 8006578:	e7fb      	b.n	8006572 <__ascii_mbtowc+0x16>
 800657a:	f06f 0001 	mvn.w	r0, #1
 800657e:	e7f8      	b.n	8006572 <__ascii_mbtowc+0x16>

08006580 <memmove>:
 8006580:	4288      	cmp	r0, r1
 8006582:	b510      	push	{r4, lr}
 8006584:	eb01 0402 	add.w	r4, r1, r2
 8006588:	d902      	bls.n	8006590 <memmove+0x10>
 800658a:	4284      	cmp	r4, r0
 800658c:	4623      	mov	r3, r4
 800658e:	d807      	bhi.n	80065a0 <memmove+0x20>
 8006590:	1e43      	subs	r3, r0, #1
 8006592:	42a1      	cmp	r1, r4
 8006594:	d008      	beq.n	80065a8 <memmove+0x28>
 8006596:	f811 2b01 	ldrb.w	r2, [r1], #1
 800659a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800659e:	e7f8      	b.n	8006592 <memmove+0x12>
 80065a0:	4402      	add	r2, r0
 80065a2:	4601      	mov	r1, r0
 80065a4:	428a      	cmp	r2, r1
 80065a6:	d100      	bne.n	80065aa <memmove+0x2a>
 80065a8:	bd10      	pop	{r4, pc}
 80065aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065b2:	e7f7      	b.n	80065a4 <memmove+0x24>

080065b4 <__malloc_lock>:
 80065b4:	4801      	ldr	r0, [pc, #4]	; (80065bc <__malloc_lock+0x8>)
 80065b6:	f000 bc1f 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 80065ba:	bf00      	nop
 80065bc:	200006f0 	.word	0x200006f0

080065c0 <__malloc_unlock>:
 80065c0:	4801      	ldr	r0, [pc, #4]	; (80065c8 <__malloc_unlock+0x8>)
 80065c2:	f000 bc1a 	b.w	8006dfa <__retarget_lock_release_recursive>
 80065c6:	bf00      	nop
 80065c8:	200006f0 	.word	0x200006f0

080065cc <_realloc_r>:
 80065cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80065d0:	4680      	mov	r8, r0
 80065d2:	4614      	mov	r4, r2
 80065d4:	460e      	mov	r6, r1
 80065d6:	b921      	cbnz	r1, 80065e2 <_realloc_r+0x16>
 80065d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065dc:	4611      	mov	r1, r2
 80065de:	f7ff bdad 	b.w	800613c <_malloc_r>
 80065e2:	b92a      	cbnz	r2, 80065f0 <_realloc_r+0x24>
 80065e4:	f7ff fd3e 	bl	8006064 <_free_r>
 80065e8:	4625      	mov	r5, r4
 80065ea:	4628      	mov	r0, r5
 80065ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065f0:	f000 fc6a 	bl	8006ec8 <_malloc_usable_size_r>
 80065f4:	4284      	cmp	r4, r0
 80065f6:	4607      	mov	r7, r0
 80065f8:	d802      	bhi.n	8006600 <_realloc_r+0x34>
 80065fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80065fe:	d812      	bhi.n	8006626 <_realloc_r+0x5a>
 8006600:	4621      	mov	r1, r4
 8006602:	4640      	mov	r0, r8
 8006604:	f7ff fd9a 	bl	800613c <_malloc_r>
 8006608:	4605      	mov	r5, r0
 800660a:	2800      	cmp	r0, #0
 800660c:	d0ed      	beq.n	80065ea <_realloc_r+0x1e>
 800660e:	42bc      	cmp	r4, r7
 8006610:	4622      	mov	r2, r4
 8006612:	4631      	mov	r1, r6
 8006614:	bf28      	it	cs
 8006616:	463a      	movcs	r2, r7
 8006618:	f7ff f97c 	bl	8005914 <memcpy>
 800661c:	4631      	mov	r1, r6
 800661e:	4640      	mov	r0, r8
 8006620:	f7ff fd20 	bl	8006064 <_free_r>
 8006624:	e7e1      	b.n	80065ea <_realloc_r+0x1e>
 8006626:	4635      	mov	r5, r6
 8006628:	e7df      	b.n	80065ea <_realloc_r+0x1e>

0800662a <__sfputc_r>:
 800662a:	6893      	ldr	r3, [r2, #8]
 800662c:	3b01      	subs	r3, #1
 800662e:	2b00      	cmp	r3, #0
 8006630:	b410      	push	{r4}
 8006632:	6093      	str	r3, [r2, #8]
 8006634:	da08      	bge.n	8006648 <__sfputc_r+0x1e>
 8006636:	6994      	ldr	r4, [r2, #24]
 8006638:	42a3      	cmp	r3, r4
 800663a:	db01      	blt.n	8006640 <__sfputc_r+0x16>
 800663c:	290a      	cmp	r1, #10
 800663e:	d103      	bne.n	8006648 <__sfputc_r+0x1e>
 8006640:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006644:	f000 b94a 	b.w	80068dc <__swbuf_r>
 8006648:	6813      	ldr	r3, [r2, #0]
 800664a:	1c58      	adds	r0, r3, #1
 800664c:	6010      	str	r0, [r2, #0]
 800664e:	7019      	strb	r1, [r3, #0]
 8006650:	4608      	mov	r0, r1
 8006652:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006656:	4770      	bx	lr

08006658 <__sfputs_r>:
 8006658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800665a:	4606      	mov	r6, r0
 800665c:	460f      	mov	r7, r1
 800665e:	4614      	mov	r4, r2
 8006660:	18d5      	adds	r5, r2, r3
 8006662:	42ac      	cmp	r4, r5
 8006664:	d101      	bne.n	800666a <__sfputs_r+0x12>
 8006666:	2000      	movs	r0, #0
 8006668:	e007      	b.n	800667a <__sfputs_r+0x22>
 800666a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800666e:	463a      	mov	r2, r7
 8006670:	4630      	mov	r0, r6
 8006672:	f7ff ffda 	bl	800662a <__sfputc_r>
 8006676:	1c43      	adds	r3, r0, #1
 8006678:	d1f3      	bne.n	8006662 <__sfputs_r+0xa>
 800667a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800667c <_vfiprintf_r>:
 800667c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006680:	460d      	mov	r5, r1
 8006682:	b09d      	sub	sp, #116	; 0x74
 8006684:	4614      	mov	r4, r2
 8006686:	4698      	mov	r8, r3
 8006688:	4606      	mov	r6, r0
 800668a:	b118      	cbz	r0, 8006694 <_vfiprintf_r+0x18>
 800668c:	6983      	ldr	r3, [r0, #24]
 800668e:	b90b      	cbnz	r3, 8006694 <_vfiprintf_r+0x18>
 8006690:	f000 fb14 	bl	8006cbc <__sinit>
 8006694:	4b89      	ldr	r3, [pc, #548]	; (80068bc <_vfiprintf_r+0x240>)
 8006696:	429d      	cmp	r5, r3
 8006698:	d11b      	bne.n	80066d2 <_vfiprintf_r+0x56>
 800669a:	6875      	ldr	r5, [r6, #4]
 800669c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800669e:	07d9      	lsls	r1, r3, #31
 80066a0:	d405      	bmi.n	80066ae <_vfiprintf_r+0x32>
 80066a2:	89ab      	ldrh	r3, [r5, #12]
 80066a4:	059a      	lsls	r2, r3, #22
 80066a6:	d402      	bmi.n	80066ae <_vfiprintf_r+0x32>
 80066a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066aa:	f000 fba5 	bl	8006df8 <__retarget_lock_acquire_recursive>
 80066ae:	89ab      	ldrh	r3, [r5, #12]
 80066b0:	071b      	lsls	r3, r3, #28
 80066b2:	d501      	bpl.n	80066b8 <_vfiprintf_r+0x3c>
 80066b4:	692b      	ldr	r3, [r5, #16]
 80066b6:	b9eb      	cbnz	r3, 80066f4 <_vfiprintf_r+0x78>
 80066b8:	4629      	mov	r1, r5
 80066ba:	4630      	mov	r0, r6
 80066bc:	f000 f96e 	bl	800699c <__swsetup_r>
 80066c0:	b1c0      	cbz	r0, 80066f4 <_vfiprintf_r+0x78>
 80066c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80066c4:	07dc      	lsls	r4, r3, #31
 80066c6:	d50e      	bpl.n	80066e6 <_vfiprintf_r+0x6a>
 80066c8:	f04f 30ff 	mov.w	r0, #4294967295
 80066cc:	b01d      	add	sp, #116	; 0x74
 80066ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066d2:	4b7b      	ldr	r3, [pc, #492]	; (80068c0 <_vfiprintf_r+0x244>)
 80066d4:	429d      	cmp	r5, r3
 80066d6:	d101      	bne.n	80066dc <_vfiprintf_r+0x60>
 80066d8:	68b5      	ldr	r5, [r6, #8]
 80066da:	e7df      	b.n	800669c <_vfiprintf_r+0x20>
 80066dc:	4b79      	ldr	r3, [pc, #484]	; (80068c4 <_vfiprintf_r+0x248>)
 80066de:	429d      	cmp	r5, r3
 80066e0:	bf08      	it	eq
 80066e2:	68f5      	ldreq	r5, [r6, #12]
 80066e4:	e7da      	b.n	800669c <_vfiprintf_r+0x20>
 80066e6:	89ab      	ldrh	r3, [r5, #12]
 80066e8:	0598      	lsls	r0, r3, #22
 80066ea:	d4ed      	bmi.n	80066c8 <_vfiprintf_r+0x4c>
 80066ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80066ee:	f000 fb84 	bl	8006dfa <__retarget_lock_release_recursive>
 80066f2:	e7e9      	b.n	80066c8 <_vfiprintf_r+0x4c>
 80066f4:	2300      	movs	r3, #0
 80066f6:	9309      	str	r3, [sp, #36]	; 0x24
 80066f8:	2320      	movs	r3, #32
 80066fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80066fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8006702:	2330      	movs	r3, #48	; 0x30
 8006704:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80068c8 <_vfiprintf_r+0x24c>
 8006708:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800670c:	f04f 0901 	mov.w	r9, #1
 8006710:	4623      	mov	r3, r4
 8006712:	469a      	mov	sl, r3
 8006714:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006718:	b10a      	cbz	r2, 800671e <_vfiprintf_r+0xa2>
 800671a:	2a25      	cmp	r2, #37	; 0x25
 800671c:	d1f9      	bne.n	8006712 <_vfiprintf_r+0x96>
 800671e:	ebba 0b04 	subs.w	fp, sl, r4
 8006722:	d00b      	beq.n	800673c <_vfiprintf_r+0xc0>
 8006724:	465b      	mov	r3, fp
 8006726:	4622      	mov	r2, r4
 8006728:	4629      	mov	r1, r5
 800672a:	4630      	mov	r0, r6
 800672c:	f7ff ff94 	bl	8006658 <__sfputs_r>
 8006730:	3001      	adds	r0, #1
 8006732:	f000 80aa 	beq.w	800688a <_vfiprintf_r+0x20e>
 8006736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006738:	445a      	add	r2, fp
 800673a:	9209      	str	r2, [sp, #36]	; 0x24
 800673c:	f89a 3000 	ldrb.w	r3, [sl]
 8006740:	2b00      	cmp	r3, #0
 8006742:	f000 80a2 	beq.w	800688a <_vfiprintf_r+0x20e>
 8006746:	2300      	movs	r3, #0
 8006748:	f04f 32ff 	mov.w	r2, #4294967295
 800674c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006750:	f10a 0a01 	add.w	sl, sl, #1
 8006754:	9304      	str	r3, [sp, #16]
 8006756:	9307      	str	r3, [sp, #28]
 8006758:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800675c:	931a      	str	r3, [sp, #104]	; 0x68
 800675e:	4654      	mov	r4, sl
 8006760:	2205      	movs	r2, #5
 8006762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006766:	4858      	ldr	r0, [pc, #352]	; (80068c8 <_vfiprintf_r+0x24c>)
 8006768:	f7f9 fd3a 	bl	80001e0 <memchr>
 800676c:	9a04      	ldr	r2, [sp, #16]
 800676e:	b9d8      	cbnz	r0, 80067a8 <_vfiprintf_r+0x12c>
 8006770:	06d1      	lsls	r1, r2, #27
 8006772:	bf44      	itt	mi
 8006774:	2320      	movmi	r3, #32
 8006776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800677a:	0713      	lsls	r3, r2, #28
 800677c:	bf44      	itt	mi
 800677e:	232b      	movmi	r3, #43	; 0x2b
 8006780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006784:	f89a 3000 	ldrb.w	r3, [sl]
 8006788:	2b2a      	cmp	r3, #42	; 0x2a
 800678a:	d015      	beq.n	80067b8 <_vfiprintf_r+0x13c>
 800678c:	9a07      	ldr	r2, [sp, #28]
 800678e:	4654      	mov	r4, sl
 8006790:	2000      	movs	r0, #0
 8006792:	f04f 0c0a 	mov.w	ip, #10
 8006796:	4621      	mov	r1, r4
 8006798:	f811 3b01 	ldrb.w	r3, [r1], #1
 800679c:	3b30      	subs	r3, #48	; 0x30
 800679e:	2b09      	cmp	r3, #9
 80067a0:	d94e      	bls.n	8006840 <_vfiprintf_r+0x1c4>
 80067a2:	b1b0      	cbz	r0, 80067d2 <_vfiprintf_r+0x156>
 80067a4:	9207      	str	r2, [sp, #28]
 80067a6:	e014      	b.n	80067d2 <_vfiprintf_r+0x156>
 80067a8:	eba0 0308 	sub.w	r3, r0, r8
 80067ac:	fa09 f303 	lsl.w	r3, r9, r3
 80067b0:	4313      	orrs	r3, r2
 80067b2:	9304      	str	r3, [sp, #16]
 80067b4:	46a2      	mov	sl, r4
 80067b6:	e7d2      	b.n	800675e <_vfiprintf_r+0xe2>
 80067b8:	9b03      	ldr	r3, [sp, #12]
 80067ba:	1d19      	adds	r1, r3, #4
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	9103      	str	r1, [sp, #12]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	bfbb      	ittet	lt
 80067c4:	425b      	neglt	r3, r3
 80067c6:	f042 0202 	orrlt.w	r2, r2, #2
 80067ca:	9307      	strge	r3, [sp, #28]
 80067cc:	9307      	strlt	r3, [sp, #28]
 80067ce:	bfb8      	it	lt
 80067d0:	9204      	strlt	r2, [sp, #16]
 80067d2:	7823      	ldrb	r3, [r4, #0]
 80067d4:	2b2e      	cmp	r3, #46	; 0x2e
 80067d6:	d10c      	bne.n	80067f2 <_vfiprintf_r+0x176>
 80067d8:	7863      	ldrb	r3, [r4, #1]
 80067da:	2b2a      	cmp	r3, #42	; 0x2a
 80067dc:	d135      	bne.n	800684a <_vfiprintf_r+0x1ce>
 80067de:	9b03      	ldr	r3, [sp, #12]
 80067e0:	1d1a      	adds	r2, r3, #4
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	9203      	str	r2, [sp, #12]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	bfb8      	it	lt
 80067ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80067ee:	3402      	adds	r4, #2
 80067f0:	9305      	str	r3, [sp, #20]
 80067f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80068d8 <_vfiprintf_r+0x25c>
 80067f6:	7821      	ldrb	r1, [r4, #0]
 80067f8:	2203      	movs	r2, #3
 80067fa:	4650      	mov	r0, sl
 80067fc:	f7f9 fcf0 	bl	80001e0 <memchr>
 8006800:	b140      	cbz	r0, 8006814 <_vfiprintf_r+0x198>
 8006802:	2340      	movs	r3, #64	; 0x40
 8006804:	eba0 000a 	sub.w	r0, r0, sl
 8006808:	fa03 f000 	lsl.w	r0, r3, r0
 800680c:	9b04      	ldr	r3, [sp, #16]
 800680e:	4303      	orrs	r3, r0
 8006810:	3401      	adds	r4, #1
 8006812:	9304      	str	r3, [sp, #16]
 8006814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006818:	482c      	ldr	r0, [pc, #176]	; (80068cc <_vfiprintf_r+0x250>)
 800681a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800681e:	2206      	movs	r2, #6
 8006820:	f7f9 fcde 	bl	80001e0 <memchr>
 8006824:	2800      	cmp	r0, #0
 8006826:	d03f      	beq.n	80068a8 <_vfiprintf_r+0x22c>
 8006828:	4b29      	ldr	r3, [pc, #164]	; (80068d0 <_vfiprintf_r+0x254>)
 800682a:	bb1b      	cbnz	r3, 8006874 <_vfiprintf_r+0x1f8>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	3307      	adds	r3, #7
 8006830:	f023 0307 	bic.w	r3, r3, #7
 8006834:	3308      	adds	r3, #8
 8006836:	9303      	str	r3, [sp, #12]
 8006838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800683a:	443b      	add	r3, r7
 800683c:	9309      	str	r3, [sp, #36]	; 0x24
 800683e:	e767      	b.n	8006710 <_vfiprintf_r+0x94>
 8006840:	fb0c 3202 	mla	r2, ip, r2, r3
 8006844:	460c      	mov	r4, r1
 8006846:	2001      	movs	r0, #1
 8006848:	e7a5      	b.n	8006796 <_vfiprintf_r+0x11a>
 800684a:	2300      	movs	r3, #0
 800684c:	3401      	adds	r4, #1
 800684e:	9305      	str	r3, [sp, #20]
 8006850:	4619      	mov	r1, r3
 8006852:	f04f 0c0a 	mov.w	ip, #10
 8006856:	4620      	mov	r0, r4
 8006858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800685c:	3a30      	subs	r2, #48	; 0x30
 800685e:	2a09      	cmp	r2, #9
 8006860:	d903      	bls.n	800686a <_vfiprintf_r+0x1ee>
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0c5      	beq.n	80067f2 <_vfiprintf_r+0x176>
 8006866:	9105      	str	r1, [sp, #20]
 8006868:	e7c3      	b.n	80067f2 <_vfiprintf_r+0x176>
 800686a:	fb0c 2101 	mla	r1, ip, r1, r2
 800686e:	4604      	mov	r4, r0
 8006870:	2301      	movs	r3, #1
 8006872:	e7f0      	b.n	8006856 <_vfiprintf_r+0x1da>
 8006874:	ab03      	add	r3, sp, #12
 8006876:	9300      	str	r3, [sp, #0]
 8006878:	462a      	mov	r2, r5
 800687a:	4b16      	ldr	r3, [pc, #88]	; (80068d4 <_vfiprintf_r+0x258>)
 800687c:	a904      	add	r1, sp, #16
 800687e:	4630      	mov	r0, r6
 8006880:	f7fd fdd8 	bl	8004434 <_printf_float>
 8006884:	4607      	mov	r7, r0
 8006886:	1c78      	adds	r0, r7, #1
 8006888:	d1d6      	bne.n	8006838 <_vfiprintf_r+0x1bc>
 800688a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800688c:	07d9      	lsls	r1, r3, #31
 800688e:	d405      	bmi.n	800689c <_vfiprintf_r+0x220>
 8006890:	89ab      	ldrh	r3, [r5, #12]
 8006892:	059a      	lsls	r2, r3, #22
 8006894:	d402      	bmi.n	800689c <_vfiprintf_r+0x220>
 8006896:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006898:	f000 faaf 	bl	8006dfa <__retarget_lock_release_recursive>
 800689c:	89ab      	ldrh	r3, [r5, #12]
 800689e:	065b      	lsls	r3, r3, #25
 80068a0:	f53f af12 	bmi.w	80066c8 <_vfiprintf_r+0x4c>
 80068a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068a6:	e711      	b.n	80066cc <_vfiprintf_r+0x50>
 80068a8:	ab03      	add	r3, sp, #12
 80068aa:	9300      	str	r3, [sp, #0]
 80068ac:	462a      	mov	r2, r5
 80068ae:	4b09      	ldr	r3, [pc, #36]	; (80068d4 <_vfiprintf_r+0x258>)
 80068b0:	a904      	add	r1, sp, #16
 80068b2:	4630      	mov	r0, r6
 80068b4:	f7fe f862 	bl	800497c <_printf_i>
 80068b8:	e7e4      	b.n	8006884 <_vfiprintf_r+0x208>
 80068ba:	bf00      	nop
 80068bc:	08007f24 	.word	0x08007f24
 80068c0:	08007f44 	.word	0x08007f44
 80068c4:	08007f04 	.word	0x08007f04
 80068c8:	08007dac 	.word	0x08007dac
 80068cc:	08007db6 	.word	0x08007db6
 80068d0:	08004435 	.word	0x08004435
 80068d4:	08006659 	.word	0x08006659
 80068d8:	08007db2 	.word	0x08007db2

080068dc <__swbuf_r>:
 80068dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068de:	460e      	mov	r6, r1
 80068e0:	4614      	mov	r4, r2
 80068e2:	4605      	mov	r5, r0
 80068e4:	b118      	cbz	r0, 80068ee <__swbuf_r+0x12>
 80068e6:	6983      	ldr	r3, [r0, #24]
 80068e8:	b90b      	cbnz	r3, 80068ee <__swbuf_r+0x12>
 80068ea:	f000 f9e7 	bl	8006cbc <__sinit>
 80068ee:	4b21      	ldr	r3, [pc, #132]	; (8006974 <__swbuf_r+0x98>)
 80068f0:	429c      	cmp	r4, r3
 80068f2:	d12b      	bne.n	800694c <__swbuf_r+0x70>
 80068f4:	686c      	ldr	r4, [r5, #4]
 80068f6:	69a3      	ldr	r3, [r4, #24]
 80068f8:	60a3      	str	r3, [r4, #8]
 80068fa:	89a3      	ldrh	r3, [r4, #12]
 80068fc:	071a      	lsls	r2, r3, #28
 80068fe:	d52f      	bpl.n	8006960 <__swbuf_r+0x84>
 8006900:	6923      	ldr	r3, [r4, #16]
 8006902:	b36b      	cbz	r3, 8006960 <__swbuf_r+0x84>
 8006904:	6923      	ldr	r3, [r4, #16]
 8006906:	6820      	ldr	r0, [r4, #0]
 8006908:	1ac0      	subs	r0, r0, r3
 800690a:	6963      	ldr	r3, [r4, #20]
 800690c:	b2f6      	uxtb	r6, r6
 800690e:	4283      	cmp	r3, r0
 8006910:	4637      	mov	r7, r6
 8006912:	dc04      	bgt.n	800691e <__swbuf_r+0x42>
 8006914:	4621      	mov	r1, r4
 8006916:	4628      	mov	r0, r5
 8006918:	f000 f93c 	bl	8006b94 <_fflush_r>
 800691c:	bb30      	cbnz	r0, 800696c <__swbuf_r+0x90>
 800691e:	68a3      	ldr	r3, [r4, #8]
 8006920:	3b01      	subs	r3, #1
 8006922:	60a3      	str	r3, [r4, #8]
 8006924:	6823      	ldr	r3, [r4, #0]
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	6022      	str	r2, [r4, #0]
 800692a:	701e      	strb	r6, [r3, #0]
 800692c:	6963      	ldr	r3, [r4, #20]
 800692e:	3001      	adds	r0, #1
 8006930:	4283      	cmp	r3, r0
 8006932:	d004      	beq.n	800693e <__swbuf_r+0x62>
 8006934:	89a3      	ldrh	r3, [r4, #12]
 8006936:	07db      	lsls	r3, r3, #31
 8006938:	d506      	bpl.n	8006948 <__swbuf_r+0x6c>
 800693a:	2e0a      	cmp	r6, #10
 800693c:	d104      	bne.n	8006948 <__swbuf_r+0x6c>
 800693e:	4621      	mov	r1, r4
 8006940:	4628      	mov	r0, r5
 8006942:	f000 f927 	bl	8006b94 <_fflush_r>
 8006946:	b988      	cbnz	r0, 800696c <__swbuf_r+0x90>
 8006948:	4638      	mov	r0, r7
 800694a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800694c:	4b0a      	ldr	r3, [pc, #40]	; (8006978 <__swbuf_r+0x9c>)
 800694e:	429c      	cmp	r4, r3
 8006950:	d101      	bne.n	8006956 <__swbuf_r+0x7a>
 8006952:	68ac      	ldr	r4, [r5, #8]
 8006954:	e7cf      	b.n	80068f6 <__swbuf_r+0x1a>
 8006956:	4b09      	ldr	r3, [pc, #36]	; (800697c <__swbuf_r+0xa0>)
 8006958:	429c      	cmp	r4, r3
 800695a:	bf08      	it	eq
 800695c:	68ec      	ldreq	r4, [r5, #12]
 800695e:	e7ca      	b.n	80068f6 <__swbuf_r+0x1a>
 8006960:	4621      	mov	r1, r4
 8006962:	4628      	mov	r0, r5
 8006964:	f000 f81a 	bl	800699c <__swsetup_r>
 8006968:	2800      	cmp	r0, #0
 800696a:	d0cb      	beq.n	8006904 <__swbuf_r+0x28>
 800696c:	f04f 37ff 	mov.w	r7, #4294967295
 8006970:	e7ea      	b.n	8006948 <__swbuf_r+0x6c>
 8006972:	bf00      	nop
 8006974:	08007f24 	.word	0x08007f24
 8006978:	08007f44 	.word	0x08007f44
 800697c:	08007f04 	.word	0x08007f04

08006980 <__ascii_wctomb>:
 8006980:	b149      	cbz	r1, 8006996 <__ascii_wctomb+0x16>
 8006982:	2aff      	cmp	r2, #255	; 0xff
 8006984:	bf85      	ittet	hi
 8006986:	238a      	movhi	r3, #138	; 0x8a
 8006988:	6003      	strhi	r3, [r0, #0]
 800698a:	700a      	strbls	r2, [r1, #0]
 800698c:	f04f 30ff 	movhi.w	r0, #4294967295
 8006990:	bf98      	it	ls
 8006992:	2001      	movls	r0, #1
 8006994:	4770      	bx	lr
 8006996:	4608      	mov	r0, r1
 8006998:	4770      	bx	lr
	...

0800699c <__swsetup_r>:
 800699c:	4b32      	ldr	r3, [pc, #200]	; (8006a68 <__swsetup_r+0xcc>)
 800699e:	b570      	push	{r4, r5, r6, lr}
 80069a0:	681d      	ldr	r5, [r3, #0]
 80069a2:	4606      	mov	r6, r0
 80069a4:	460c      	mov	r4, r1
 80069a6:	b125      	cbz	r5, 80069b2 <__swsetup_r+0x16>
 80069a8:	69ab      	ldr	r3, [r5, #24]
 80069aa:	b913      	cbnz	r3, 80069b2 <__swsetup_r+0x16>
 80069ac:	4628      	mov	r0, r5
 80069ae:	f000 f985 	bl	8006cbc <__sinit>
 80069b2:	4b2e      	ldr	r3, [pc, #184]	; (8006a6c <__swsetup_r+0xd0>)
 80069b4:	429c      	cmp	r4, r3
 80069b6:	d10f      	bne.n	80069d8 <__swsetup_r+0x3c>
 80069b8:	686c      	ldr	r4, [r5, #4]
 80069ba:	89a3      	ldrh	r3, [r4, #12]
 80069bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069c0:	0719      	lsls	r1, r3, #28
 80069c2:	d42c      	bmi.n	8006a1e <__swsetup_r+0x82>
 80069c4:	06dd      	lsls	r5, r3, #27
 80069c6:	d411      	bmi.n	80069ec <__swsetup_r+0x50>
 80069c8:	2309      	movs	r3, #9
 80069ca:	6033      	str	r3, [r6, #0]
 80069cc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069d0:	81a3      	strh	r3, [r4, #12]
 80069d2:	f04f 30ff 	mov.w	r0, #4294967295
 80069d6:	e03e      	b.n	8006a56 <__swsetup_r+0xba>
 80069d8:	4b25      	ldr	r3, [pc, #148]	; (8006a70 <__swsetup_r+0xd4>)
 80069da:	429c      	cmp	r4, r3
 80069dc:	d101      	bne.n	80069e2 <__swsetup_r+0x46>
 80069de:	68ac      	ldr	r4, [r5, #8]
 80069e0:	e7eb      	b.n	80069ba <__swsetup_r+0x1e>
 80069e2:	4b24      	ldr	r3, [pc, #144]	; (8006a74 <__swsetup_r+0xd8>)
 80069e4:	429c      	cmp	r4, r3
 80069e6:	bf08      	it	eq
 80069e8:	68ec      	ldreq	r4, [r5, #12]
 80069ea:	e7e6      	b.n	80069ba <__swsetup_r+0x1e>
 80069ec:	0758      	lsls	r0, r3, #29
 80069ee:	d512      	bpl.n	8006a16 <__swsetup_r+0x7a>
 80069f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069f2:	b141      	cbz	r1, 8006a06 <__swsetup_r+0x6a>
 80069f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069f8:	4299      	cmp	r1, r3
 80069fa:	d002      	beq.n	8006a02 <__swsetup_r+0x66>
 80069fc:	4630      	mov	r0, r6
 80069fe:	f7ff fb31 	bl	8006064 <_free_r>
 8006a02:	2300      	movs	r3, #0
 8006a04:	6363      	str	r3, [r4, #52]	; 0x34
 8006a06:	89a3      	ldrh	r3, [r4, #12]
 8006a08:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a0c:	81a3      	strh	r3, [r4, #12]
 8006a0e:	2300      	movs	r3, #0
 8006a10:	6063      	str	r3, [r4, #4]
 8006a12:	6923      	ldr	r3, [r4, #16]
 8006a14:	6023      	str	r3, [r4, #0]
 8006a16:	89a3      	ldrh	r3, [r4, #12]
 8006a18:	f043 0308 	orr.w	r3, r3, #8
 8006a1c:	81a3      	strh	r3, [r4, #12]
 8006a1e:	6923      	ldr	r3, [r4, #16]
 8006a20:	b94b      	cbnz	r3, 8006a36 <__swsetup_r+0x9a>
 8006a22:	89a3      	ldrh	r3, [r4, #12]
 8006a24:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a2c:	d003      	beq.n	8006a36 <__swsetup_r+0x9a>
 8006a2e:	4621      	mov	r1, r4
 8006a30:	4630      	mov	r0, r6
 8006a32:	f000 fa09 	bl	8006e48 <__smakebuf_r>
 8006a36:	89a0      	ldrh	r0, [r4, #12]
 8006a38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a3c:	f010 0301 	ands.w	r3, r0, #1
 8006a40:	d00a      	beq.n	8006a58 <__swsetup_r+0xbc>
 8006a42:	2300      	movs	r3, #0
 8006a44:	60a3      	str	r3, [r4, #8]
 8006a46:	6963      	ldr	r3, [r4, #20]
 8006a48:	425b      	negs	r3, r3
 8006a4a:	61a3      	str	r3, [r4, #24]
 8006a4c:	6923      	ldr	r3, [r4, #16]
 8006a4e:	b943      	cbnz	r3, 8006a62 <__swsetup_r+0xc6>
 8006a50:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a54:	d1ba      	bne.n	80069cc <__swsetup_r+0x30>
 8006a56:	bd70      	pop	{r4, r5, r6, pc}
 8006a58:	0781      	lsls	r1, r0, #30
 8006a5a:	bf58      	it	pl
 8006a5c:	6963      	ldrpl	r3, [r4, #20]
 8006a5e:	60a3      	str	r3, [r4, #8]
 8006a60:	e7f4      	b.n	8006a4c <__swsetup_r+0xb0>
 8006a62:	2000      	movs	r0, #0
 8006a64:	e7f7      	b.n	8006a56 <__swsetup_r+0xba>
 8006a66:	bf00      	nop
 8006a68:	2000000c 	.word	0x2000000c
 8006a6c:	08007f24 	.word	0x08007f24
 8006a70:	08007f44 	.word	0x08007f44
 8006a74:	08007f04 	.word	0x08007f04

08006a78 <abort>:
 8006a78:	b508      	push	{r3, lr}
 8006a7a:	2006      	movs	r0, #6
 8006a7c:	f000 fa54 	bl	8006f28 <raise>
 8006a80:	2001      	movs	r0, #1
 8006a82:	f7fb f837 	bl	8001af4 <_exit>
	...

08006a88 <__sflush_r>:
 8006a88:	898a      	ldrh	r2, [r1, #12]
 8006a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8e:	4605      	mov	r5, r0
 8006a90:	0710      	lsls	r0, r2, #28
 8006a92:	460c      	mov	r4, r1
 8006a94:	d458      	bmi.n	8006b48 <__sflush_r+0xc0>
 8006a96:	684b      	ldr	r3, [r1, #4]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	dc05      	bgt.n	8006aa8 <__sflush_r+0x20>
 8006a9c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	dc02      	bgt.n	8006aa8 <__sflush_r+0x20>
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aaa:	2e00      	cmp	r6, #0
 8006aac:	d0f9      	beq.n	8006aa2 <__sflush_r+0x1a>
 8006aae:	2300      	movs	r3, #0
 8006ab0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ab4:	682f      	ldr	r7, [r5, #0]
 8006ab6:	602b      	str	r3, [r5, #0]
 8006ab8:	d032      	beq.n	8006b20 <__sflush_r+0x98>
 8006aba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006abc:	89a3      	ldrh	r3, [r4, #12]
 8006abe:	075a      	lsls	r2, r3, #29
 8006ac0:	d505      	bpl.n	8006ace <__sflush_r+0x46>
 8006ac2:	6863      	ldr	r3, [r4, #4]
 8006ac4:	1ac0      	subs	r0, r0, r3
 8006ac6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ac8:	b10b      	cbz	r3, 8006ace <__sflush_r+0x46>
 8006aca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006acc:	1ac0      	subs	r0, r0, r3
 8006ace:	2300      	movs	r3, #0
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ad4:	6a21      	ldr	r1, [r4, #32]
 8006ad6:	4628      	mov	r0, r5
 8006ad8:	47b0      	blx	r6
 8006ada:	1c43      	adds	r3, r0, #1
 8006adc:	89a3      	ldrh	r3, [r4, #12]
 8006ade:	d106      	bne.n	8006aee <__sflush_r+0x66>
 8006ae0:	6829      	ldr	r1, [r5, #0]
 8006ae2:	291d      	cmp	r1, #29
 8006ae4:	d82c      	bhi.n	8006b40 <__sflush_r+0xb8>
 8006ae6:	4a2a      	ldr	r2, [pc, #168]	; (8006b90 <__sflush_r+0x108>)
 8006ae8:	40ca      	lsrs	r2, r1
 8006aea:	07d6      	lsls	r6, r2, #31
 8006aec:	d528      	bpl.n	8006b40 <__sflush_r+0xb8>
 8006aee:	2200      	movs	r2, #0
 8006af0:	6062      	str	r2, [r4, #4]
 8006af2:	04d9      	lsls	r1, r3, #19
 8006af4:	6922      	ldr	r2, [r4, #16]
 8006af6:	6022      	str	r2, [r4, #0]
 8006af8:	d504      	bpl.n	8006b04 <__sflush_r+0x7c>
 8006afa:	1c42      	adds	r2, r0, #1
 8006afc:	d101      	bne.n	8006b02 <__sflush_r+0x7a>
 8006afe:	682b      	ldr	r3, [r5, #0]
 8006b00:	b903      	cbnz	r3, 8006b04 <__sflush_r+0x7c>
 8006b02:	6560      	str	r0, [r4, #84]	; 0x54
 8006b04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b06:	602f      	str	r7, [r5, #0]
 8006b08:	2900      	cmp	r1, #0
 8006b0a:	d0ca      	beq.n	8006aa2 <__sflush_r+0x1a>
 8006b0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b10:	4299      	cmp	r1, r3
 8006b12:	d002      	beq.n	8006b1a <__sflush_r+0x92>
 8006b14:	4628      	mov	r0, r5
 8006b16:	f7ff faa5 	bl	8006064 <_free_r>
 8006b1a:	2000      	movs	r0, #0
 8006b1c:	6360      	str	r0, [r4, #52]	; 0x34
 8006b1e:	e7c1      	b.n	8006aa4 <__sflush_r+0x1c>
 8006b20:	6a21      	ldr	r1, [r4, #32]
 8006b22:	2301      	movs	r3, #1
 8006b24:	4628      	mov	r0, r5
 8006b26:	47b0      	blx	r6
 8006b28:	1c41      	adds	r1, r0, #1
 8006b2a:	d1c7      	bne.n	8006abc <__sflush_r+0x34>
 8006b2c:	682b      	ldr	r3, [r5, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d0c4      	beq.n	8006abc <__sflush_r+0x34>
 8006b32:	2b1d      	cmp	r3, #29
 8006b34:	d001      	beq.n	8006b3a <__sflush_r+0xb2>
 8006b36:	2b16      	cmp	r3, #22
 8006b38:	d101      	bne.n	8006b3e <__sflush_r+0xb6>
 8006b3a:	602f      	str	r7, [r5, #0]
 8006b3c:	e7b1      	b.n	8006aa2 <__sflush_r+0x1a>
 8006b3e:	89a3      	ldrh	r3, [r4, #12]
 8006b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b44:	81a3      	strh	r3, [r4, #12]
 8006b46:	e7ad      	b.n	8006aa4 <__sflush_r+0x1c>
 8006b48:	690f      	ldr	r7, [r1, #16]
 8006b4a:	2f00      	cmp	r7, #0
 8006b4c:	d0a9      	beq.n	8006aa2 <__sflush_r+0x1a>
 8006b4e:	0793      	lsls	r3, r2, #30
 8006b50:	680e      	ldr	r6, [r1, #0]
 8006b52:	bf08      	it	eq
 8006b54:	694b      	ldreq	r3, [r1, #20]
 8006b56:	600f      	str	r7, [r1, #0]
 8006b58:	bf18      	it	ne
 8006b5a:	2300      	movne	r3, #0
 8006b5c:	eba6 0807 	sub.w	r8, r6, r7
 8006b60:	608b      	str	r3, [r1, #8]
 8006b62:	f1b8 0f00 	cmp.w	r8, #0
 8006b66:	dd9c      	ble.n	8006aa2 <__sflush_r+0x1a>
 8006b68:	6a21      	ldr	r1, [r4, #32]
 8006b6a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b6c:	4643      	mov	r3, r8
 8006b6e:	463a      	mov	r2, r7
 8006b70:	4628      	mov	r0, r5
 8006b72:	47b0      	blx	r6
 8006b74:	2800      	cmp	r0, #0
 8006b76:	dc06      	bgt.n	8006b86 <__sflush_r+0xfe>
 8006b78:	89a3      	ldrh	r3, [r4, #12]
 8006b7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b7e:	81a3      	strh	r3, [r4, #12]
 8006b80:	f04f 30ff 	mov.w	r0, #4294967295
 8006b84:	e78e      	b.n	8006aa4 <__sflush_r+0x1c>
 8006b86:	4407      	add	r7, r0
 8006b88:	eba8 0800 	sub.w	r8, r8, r0
 8006b8c:	e7e9      	b.n	8006b62 <__sflush_r+0xda>
 8006b8e:	bf00      	nop
 8006b90:	20400001 	.word	0x20400001

08006b94 <_fflush_r>:
 8006b94:	b538      	push	{r3, r4, r5, lr}
 8006b96:	690b      	ldr	r3, [r1, #16]
 8006b98:	4605      	mov	r5, r0
 8006b9a:	460c      	mov	r4, r1
 8006b9c:	b913      	cbnz	r3, 8006ba4 <_fflush_r+0x10>
 8006b9e:	2500      	movs	r5, #0
 8006ba0:	4628      	mov	r0, r5
 8006ba2:	bd38      	pop	{r3, r4, r5, pc}
 8006ba4:	b118      	cbz	r0, 8006bae <_fflush_r+0x1a>
 8006ba6:	6983      	ldr	r3, [r0, #24]
 8006ba8:	b90b      	cbnz	r3, 8006bae <_fflush_r+0x1a>
 8006baa:	f000 f887 	bl	8006cbc <__sinit>
 8006bae:	4b14      	ldr	r3, [pc, #80]	; (8006c00 <_fflush_r+0x6c>)
 8006bb0:	429c      	cmp	r4, r3
 8006bb2:	d11b      	bne.n	8006bec <_fflush_r+0x58>
 8006bb4:	686c      	ldr	r4, [r5, #4]
 8006bb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d0ef      	beq.n	8006b9e <_fflush_r+0xa>
 8006bbe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bc0:	07d0      	lsls	r0, r2, #31
 8006bc2:	d404      	bmi.n	8006bce <_fflush_r+0x3a>
 8006bc4:	0599      	lsls	r1, r3, #22
 8006bc6:	d402      	bmi.n	8006bce <_fflush_r+0x3a>
 8006bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bca:	f000 f915 	bl	8006df8 <__retarget_lock_acquire_recursive>
 8006bce:	4628      	mov	r0, r5
 8006bd0:	4621      	mov	r1, r4
 8006bd2:	f7ff ff59 	bl	8006a88 <__sflush_r>
 8006bd6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bd8:	07da      	lsls	r2, r3, #31
 8006bda:	4605      	mov	r5, r0
 8006bdc:	d4e0      	bmi.n	8006ba0 <_fflush_r+0xc>
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	059b      	lsls	r3, r3, #22
 8006be2:	d4dd      	bmi.n	8006ba0 <_fflush_r+0xc>
 8006be4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006be6:	f000 f908 	bl	8006dfa <__retarget_lock_release_recursive>
 8006bea:	e7d9      	b.n	8006ba0 <_fflush_r+0xc>
 8006bec:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <_fflush_r+0x70>)
 8006bee:	429c      	cmp	r4, r3
 8006bf0:	d101      	bne.n	8006bf6 <_fflush_r+0x62>
 8006bf2:	68ac      	ldr	r4, [r5, #8]
 8006bf4:	e7df      	b.n	8006bb6 <_fflush_r+0x22>
 8006bf6:	4b04      	ldr	r3, [pc, #16]	; (8006c08 <_fflush_r+0x74>)
 8006bf8:	429c      	cmp	r4, r3
 8006bfa:	bf08      	it	eq
 8006bfc:	68ec      	ldreq	r4, [r5, #12]
 8006bfe:	e7da      	b.n	8006bb6 <_fflush_r+0x22>
 8006c00:	08007f24 	.word	0x08007f24
 8006c04:	08007f44 	.word	0x08007f44
 8006c08:	08007f04 	.word	0x08007f04

08006c0c <std>:
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	b510      	push	{r4, lr}
 8006c10:	4604      	mov	r4, r0
 8006c12:	e9c0 3300 	strd	r3, r3, [r0]
 8006c16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006c1a:	6083      	str	r3, [r0, #8]
 8006c1c:	8181      	strh	r1, [r0, #12]
 8006c1e:	6643      	str	r3, [r0, #100]	; 0x64
 8006c20:	81c2      	strh	r2, [r0, #14]
 8006c22:	6183      	str	r3, [r0, #24]
 8006c24:	4619      	mov	r1, r3
 8006c26:	2208      	movs	r2, #8
 8006c28:	305c      	adds	r0, #92	; 0x5c
 8006c2a:	f7fd fb5b 	bl	80042e4 <memset>
 8006c2e:	4b05      	ldr	r3, [pc, #20]	; (8006c44 <std+0x38>)
 8006c30:	6263      	str	r3, [r4, #36]	; 0x24
 8006c32:	4b05      	ldr	r3, [pc, #20]	; (8006c48 <std+0x3c>)
 8006c34:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c36:	4b05      	ldr	r3, [pc, #20]	; (8006c4c <std+0x40>)
 8006c38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c3a:	4b05      	ldr	r3, [pc, #20]	; (8006c50 <std+0x44>)
 8006c3c:	6224      	str	r4, [r4, #32]
 8006c3e:	6323      	str	r3, [r4, #48]	; 0x30
 8006c40:	bd10      	pop	{r4, pc}
 8006c42:	bf00      	nop
 8006c44:	08006f61 	.word	0x08006f61
 8006c48:	08006f83 	.word	0x08006f83
 8006c4c:	08006fbb 	.word	0x08006fbb
 8006c50:	08006fdf 	.word	0x08006fdf

08006c54 <_cleanup_r>:
 8006c54:	4901      	ldr	r1, [pc, #4]	; (8006c5c <_cleanup_r+0x8>)
 8006c56:	f000 b8af 	b.w	8006db8 <_fwalk_reent>
 8006c5a:	bf00      	nop
 8006c5c:	08006b95 	.word	0x08006b95

08006c60 <__sfmoreglue>:
 8006c60:	b570      	push	{r4, r5, r6, lr}
 8006c62:	2268      	movs	r2, #104	; 0x68
 8006c64:	1e4d      	subs	r5, r1, #1
 8006c66:	4355      	muls	r5, r2
 8006c68:	460e      	mov	r6, r1
 8006c6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c6e:	f7ff fa65 	bl	800613c <_malloc_r>
 8006c72:	4604      	mov	r4, r0
 8006c74:	b140      	cbz	r0, 8006c88 <__sfmoreglue+0x28>
 8006c76:	2100      	movs	r1, #0
 8006c78:	e9c0 1600 	strd	r1, r6, [r0]
 8006c7c:	300c      	adds	r0, #12
 8006c7e:	60a0      	str	r0, [r4, #8]
 8006c80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c84:	f7fd fb2e 	bl	80042e4 <memset>
 8006c88:	4620      	mov	r0, r4
 8006c8a:	bd70      	pop	{r4, r5, r6, pc}

08006c8c <__sfp_lock_acquire>:
 8006c8c:	4801      	ldr	r0, [pc, #4]	; (8006c94 <__sfp_lock_acquire+0x8>)
 8006c8e:	f000 b8b3 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 8006c92:	bf00      	nop
 8006c94:	200006f1 	.word	0x200006f1

08006c98 <__sfp_lock_release>:
 8006c98:	4801      	ldr	r0, [pc, #4]	; (8006ca0 <__sfp_lock_release+0x8>)
 8006c9a:	f000 b8ae 	b.w	8006dfa <__retarget_lock_release_recursive>
 8006c9e:	bf00      	nop
 8006ca0:	200006f1 	.word	0x200006f1

08006ca4 <__sinit_lock_acquire>:
 8006ca4:	4801      	ldr	r0, [pc, #4]	; (8006cac <__sinit_lock_acquire+0x8>)
 8006ca6:	f000 b8a7 	b.w	8006df8 <__retarget_lock_acquire_recursive>
 8006caa:	bf00      	nop
 8006cac:	200006f2 	.word	0x200006f2

08006cb0 <__sinit_lock_release>:
 8006cb0:	4801      	ldr	r0, [pc, #4]	; (8006cb8 <__sinit_lock_release+0x8>)
 8006cb2:	f000 b8a2 	b.w	8006dfa <__retarget_lock_release_recursive>
 8006cb6:	bf00      	nop
 8006cb8:	200006f2 	.word	0x200006f2

08006cbc <__sinit>:
 8006cbc:	b510      	push	{r4, lr}
 8006cbe:	4604      	mov	r4, r0
 8006cc0:	f7ff fff0 	bl	8006ca4 <__sinit_lock_acquire>
 8006cc4:	69a3      	ldr	r3, [r4, #24]
 8006cc6:	b11b      	cbz	r3, 8006cd0 <__sinit+0x14>
 8006cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ccc:	f7ff bff0 	b.w	8006cb0 <__sinit_lock_release>
 8006cd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006cd4:	6523      	str	r3, [r4, #80]	; 0x50
 8006cd6:	4b13      	ldr	r3, [pc, #76]	; (8006d24 <__sinit+0x68>)
 8006cd8:	4a13      	ldr	r2, [pc, #76]	; (8006d28 <__sinit+0x6c>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	62a2      	str	r2, [r4, #40]	; 0x28
 8006cde:	42a3      	cmp	r3, r4
 8006ce0:	bf04      	itt	eq
 8006ce2:	2301      	moveq	r3, #1
 8006ce4:	61a3      	streq	r3, [r4, #24]
 8006ce6:	4620      	mov	r0, r4
 8006ce8:	f000 f820 	bl	8006d2c <__sfp>
 8006cec:	6060      	str	r0, [r4, #4]
 8006cee:	4620      	mov	r0, r4
 8006cf0:	f000 f81c 	bl	8006d2c <__sfp>
 8006cf4:	60a0      	str	r0, [r4, #8]
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	f000 f818 	bl	8006d2c <__sfp>
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	60e0      	str	r0, [r4, #12]
 8006d00:	2104      	movs	r1, #4
 8006d02:	6860      	ldr	r0, [r4, #4]
 8006d04:	f7ff ff82 	bl	8006c0c <std>
 8006d08:	68a0      	ldr	r0, [r4, #8]
 8006d0a:	2201      	movs	r2, #1
 8006d0c:	2109      	movs	r1, #9
 8006d0e:	f7ff ff7d 	bl	8006c0c <std>
 8006d12:	68e0      	ldr	r0, [r4, #12]
 8006d14:	2202      	movs	r2, #2
 8006d16:	2112      	movs	r1, #18
 8006d18:	f7ff ff78 	bl	8006c0c <std>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	61a3      	str	r3, [r4, #24]
 8006d20:	e7d2      	b.n	8006cc8 <__sinit+0xc>
 8006d22:	bf00      	nop
 8006d24:	08007b88 	.word	0x08007b88
 8006d28:	08006c55 	.word	0x08006c55

08006d2c <__sfp>:
 8006d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d2e:	4607      	mov	r7, r0
 8006d30:	f7ff ffac 	bl	8006c8c <__sfp_lock_acquire>
 8006d34:	4b1e      	ldr	r3, [pc, #120]	; (8006db0 <__sfp+0x84>)
 8006d36:	681e      	ldr	r6, [r3, #0]
 8006d38:	69b3      	ldr	r3, [r6, #24]
 8006d3a:	b913      	cbnz	r3, 8006d42 <__sfp+0x16>
 8006d3c:	4630      	mov	r0, r6
 8006d3e:	f7ff ffbd 	bl	8006cbc <__sinit>
 8006d42:	3648      	adds	r6, #72	; 0x48
 8006d44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d48:	3b01      	subs	r3, #1
 8006d4a:	d503      	bpl.n	8006d54 <__sfp+0x28>
 8006d4c:	6833      	ldr	r3, [r6, #0]
 8006d4e:	b30b      	cbz	r3, 8006d94 <__sfp+0x68>
 8006d50:	6836      	ldr	r6, [r6, #0]
 8006d52:	e7f7      	b.n	8006d44 <__sfp+0x18>
 8006d54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d58:	b9d5      	cbnz	r5, 8006d90 <__sfp+0x64>
 8006d5a:	4b16      	ldr	r3, [pc, #88]	; (8006db4 <__sfp+0x88>)
 8006d5c:	60e3      	str	r3, [r4, #12]
 8006d5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d62:	6665      	str	r5, [r4, #100]	; 0x64
 8006d64:	f000 f847 	bl	8006df6 <__retarget_lock_init_recursive>
 8006d68:	f7ff ff96 	bl	8006c98 <__sfp_lock_release>
 8006d6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d74:	6025      	str	r5, [r4, #0]
 8006d76:	61a5      	str	r5, [r4, #24]
 8006d78:	2208      	movs	r2, #8
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d80:	f7fd fab0 	bl	80042e4 <memset>
 8006d84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d8c:	4620      	mov	r0, r4
 8006d8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d90:	3468      	adds	r4, #104	; 0x68
 8006d92:	e7d9      	b.n	8006d48 <__sfp+0x1c>
 8006d94:	2104      	movs	r1, #4
 8006d96:	4638      	mov	r0, r7
 8006d98:	f7ff ff62 	bl	8006c60 <__sfmoreglue>
 8006d9c:	4604      	mov	r4, r0
 8006d9e:	6030      	str	r0, [r6, #0]
 8006da0:	2800      	cmp	r0, #0
 8006da2:	d1d5      	bne.n	8006d50 <__sfp+0x24>
 8006da4:	f7ff ff78 	bl	8006c98 <__sfp_lock_release>
 8006da8:	230c      	movs	r3, #12
 8006daa:	603b      	str	r3, [r7, #0]
 8006dac:	e7ee      	b.n	8006d8c <__sfp+0x60>
 8006dae:	bf00      	nop
 8006db0:	08007b88 	.word	0x08007b88
 8006db4:	ffff0001 	.word	0xffff0001

08006db8 <_fwalk_reent>:
 8006db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dbc:	4606      	mov	r6, r0
 8006dbe:	4688      	mov	r8, r1
 8006dc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006dc4:	2700      	movs	r7, #0
 8006dc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006dca:	f1b9 0901 	subs.w	r9, r9, #1
 8006dce:	d505      	bpl.n	8006ddc <_fwalk_reent+0x24>
 8006dd0:	6824      	ldr	r4, [r4, #0]
 8006dd2:	2c00      	cmp	r4, #0
 8006dd4:	d1f7      	bne.n	8006dc6 <_fwalk_reent+0xe>
 8006dd6:	4638      	mov	r0, r7
 8006dd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ddc:	89ab      	ldrh	r3, [r5, #12]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d907      	bls.n	8006df2 <_fwalk_reent+0x3a>
 8006de2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006de6:	3301      	adds	r3, #1
 8006de8:	d003      	beq.n	8006df2 <_fwalk_reent+0x3a>
 8006dea:	4629      	mov	r1, r5
 8006dec:	4630      	mov	r0, r6
 8006dee:	47c0      	blx	r8
 8006df0:	4307      	orrs	r7, r0
 8006df2:	3568      	adds	r5, #104	; 0x68
 8006df4:	e7e9      	b.n	8006dca <_fwalk_reent+0x12>

08006df6 <__retarget_lock_init_recursive>:
 8006df6:	4770      	bx	lr

08006df8 <__retarget_lock_acquire_recursive>:
 8006df8:	4770      	bx	lr

08006dfa <__retarget_lock_release_recursive>:
 8006dfa:	4770      	bx	lr

08006dfc <__swhatbuf_r>:
 8006dfc:	b570      	push	{r4, r5, r6, lr}
 8006dfe:	460e      	mov	r6, r1
 8006e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e04:	2900      	cmp	r1, #0
 8006e06:	b096      	sub	sp, #88	; 0x58
 8006e08:	4614      	mov	r4, r2
 8006e0a:	461d      	mov	r5, r3
 8006e0c:	da08      	bge.n	8006e20 <__swhatbuf_r+0x24>
 8006e0e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	602a      	str	r2, [r5, #0]
 8006e16:	061a      	lsls	r2, r3, #24
 8006e18:	d410      	bmi.n	8006e3c <__swhatbuf_r+0x40>
 8006e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006e1e:	e00e      	b.n	8006e3e <__swhatbuf_r+0x42>
 8006e20:	466a      	mov	r2, sp
 8006e22:	f000 f903 	bl	800702c <_fstat_r>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	dbf1      	blt.n	8006e0e <__swhatbuf_r+0x12>
 8006e2a:	9a01      	ldr	r2, [sp, #4]
 8006e2c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e30:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e34:	425a      	negs	r2, r3
 8006e36:	415a      	adcs	r2, r3
 8006e38:	602a      	str	r2, [r5, #0]
 8006e3a:	e7ee      	b.n	8006e1a <__swhatbuf_r+0x1e>
 8006e3c:	2340      	movs	r3, #64	; 0x40
 8006e3e:	2000      	movs	r0, #0
 8006e40:	6023      	str	r3, [r4, #0]
 8006e42:	b016      	add	sp, #88	; 0x58
 8006e44:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e48 <__smakebuf_r>:
 8006e48:	898b      	ldrh	r3, [r1, #12]
 8006e4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e4c:	079d      	lsls	r5, r3, #30
 8006e4e:	4606      	mov	r6, r0
 8006e50:	460c      	mov	r4, r1
 8006e52:	d507      	bpl.n	8006e64 <__smakebuf_r+0x1c>
 8006e54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e58:	6023      	str	r3, [r4, #0]
 8006e5a:	6123      	str	r3, [r4, #16]
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	6163      	str	r3, [r4, #20]
 8006e60:	b002      	add	sp, #8
 8006e62:	bd70      	pop	{r4, r5, r6, pc}
 8006e64:	ab01      	add	r3, sp, #4
 8006e66:	466a      	mov	r2, sp
 8006e68:	f7ff ffc8 	bl	8006dfc <__swhatbuf_r>
 8006e6c:	9900      	ldr	r1, [sp, #0]
 8006e6e:	4605      	mov	r5, r0
 8006e70:	4630      	mov	r0, r6
 8006e72:	f7ff f963 	bl	800613c <_malloc_r>
 8006e76:	b948      	cbnz	r0, 8006e8c <__smakebuf_r+0x44>
 8006e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e7c:	059a      	lsls	r2, r3, #22
 8006e7e:	d4ef      	bmi.n	8006e60 <__smakebuf_r+0x18>
 8006e80:	f023 0303 	bic.w	r3, r3, #3
 8006e84:	f043 0302 	orr.w	r3, r3, #2
 8006e88:	81a3      	strh	r3, [r4, #12]
 8006e8a:	e7e3      	b.n	8006e54 <__smakebuf_r+0xc>
 8006e8c:	4b0d      	ldr	r3, [pc, #52]	; (8006ec4 <__smakebuf_r+0x7c>)
 8006e8e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e90:	89a3      	ldrh	r3, [r4, #12]
 8006e92:	6020      	str	r0, [r4, #0]
 8006e94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e98:	81a3      	strh	r3, [r4, #12]
 8006e9a:	9b00      	ldr	r3, [sp, #0]
 8006e9c:	6163      	str	r3, [r4, #20]
 8006e9e:	9b01      	ldr	r3, [sp, #4]
 8006ea0:	6120      	str	r0, [r4, #16]
 8006ea2:	b15b      	cbz	r3, 8006ebc <__smakebuf_r+0x74>
 8006ea4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ea8:	4630      	mov	r0, r6
 8006eaa:	f000 f8d1 	bl	8007050 <_isatty_r>
 8006eae:	b128      	cbz	r0, 8006ebc <__smakebuf_r+0x74>
 8006eb0:	89a3      	ldrh	r3, [r4, #12]
 8006eb2:	f023 0303 	bic.w	r3, r3, #3
 8006eb6:	f043 0301 	orr.w	r3, r3, #1
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	89a0      	ldrh	r0, [r4, #12]
 8006ebe:	4305      	orrs	r5, r0
 8006ec0:	81a5      	strh	r5, [r4, #12]
 8006ec2:	e7cd      	b.n	8006e60 <__smakebuf_r+0x18>
 8006ec4:	08006c55 	.word	0x08006c55

08006ec8 <_malloc_usable_size_r>:
 8006ec8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ecc:	1f18      	subs	r0, r3, #4
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	bfbc      	itt	lt
 8006ed2:	580b      	ldrlt	r3, [r1, r0]
 8006ed4:	18c0      	addlt	r0, r0, r3
 8006ed6:	4770      	bx	lr

08006ed8 <_raise_r>:
 8006ed8:	291f      	cmp	r1, #31
 8006eda:	b538      	push	{r3, r4, r5, lr}
 8006edc:	4604      	mov	r4, r0
 8006ede:	460d      	mov	r5, r1
 8006ee0:	d904      	bls.n	8006eec <_raise_r+0x14>
 8006ee2:	2316      	movs	r3, #22
 8006ee4:	6003      	str	r3, [r0, #0]
 8006ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eea:	bd38      	pop	{r3, r4, r5, pc}
 8006eec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006eee:	b112      	cbz	r2, 8006ef6 <_raise_r+0x1e>
 8006ef0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006ef4:	b94b      	cbnz	r3, 8006f0a <_raise_r+0x32>
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f000 f830 	bl	8006f5c <_getpid_r>
 8006efc:	462a      	mov	r2, r5
 8006efe:	4601      	mov	r1, r0
 8006f00:	4620      	mov	r0, r4
 8006f02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f06:	f000 b817 	b.w	8006f38 <_kill_r>
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d00a      	beq.n	8006f24 <_raise_r+0x4c>
 8006f0e:	1c59      	adds	r1, r3, #1
 8006f10:	d103      	bne.n	8006f1a <_raise_r+0x42>
 8006f12:	2316      	movs	r3, #22
 8006f14:	6003      	str	r3, [r0, #0]
 8006f16:	2001      	movs	r0, #1
 8006f18:	e7e7      	b.n	8006eea <_raise_r+0x12>
 8006f1a:	2400      	movs	r4, #0
 8006f1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006f20:	4628      	mov	r0, r5
 8006f22:	4798      	blx	r3
 8006f24:	2000      	movs	r0, #0
 8006f26:	e7e0      	b.n	8006eea <_raise_r+0x12>

08006f28 <raise>:
 8006f28:	4b02      	ldr	r3, [pc, #8]	; (8006f34 <raise+0xc>)
 8006f2a:	4601      	mov	r1, r0
 8006f2c:	6818      	ldr	r0, [r3, #0]
 8006f2e:	f7ff bfd3 	b.w	8006ed8 <_raise_r>
 8006f32:	bf00      	nop
 8006f34:	2000000c 	.word	0x2000000c

08006f38 <_kill_r>:
 8006f38:	b538      	push	{r3, r4, r5, lr}
 8006f3a:	4d07      	ldr	r5, [pc, #28]	; (8006f58 <_kill_r+0x20>)
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	4604      	mov	r4, r0
 8006f40:	4608      	mov	r0, r1
 8006f42:	4611      	mov	r1, r2
 8006f44:	602b      	str	r3, [r5, #0]
 8006f46:	f7fa fdc5 	bl	8001ad4 <_kill>
 8006f4a:	1c43      	adds	r3, r0, #1
 8006f4c:	d102      	bne.n	8006f54 <_kill_r+0x1c>
 8006f4e:	682b      	ldr	r3, [r5, #0]
 8006f50:	b103      	cbz	r3, 8006f54 <_kill_r+0x1c>
 8006f52:	6023      	str	r3, [r4, #0]
 8006f54:	bd38      	pop	{r3, r4, r5, pc}
 8006f56:	bf00      	nop
 8006f58:	200006ec 	.word	0x200006ec

08006f5c <_getpid_r>:
 8006f5c:	f7fa bdb2 	b.w	8001ac4 <_getpid>

08006f60 <__sread>:
 8006f60:	b510      	push	{r4, lr}
 8006f62:	460c      	mov	r4, r1
 8006f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f68:	f000 f894 	bl	8007094 <_read_r>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	bfab      	itete	ge
 8006f70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f72:	89a3      	ldrhlt	r3, [r4, #12]
 8006f74:	181b      	addge	r3, r3, r0
 8006f76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f7a:	bfac      	ite	ge
 8006f7c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f7e:	81a3      	strhlt	r3, [r4, #12]
 8006f80:	bd10      	pop	{r4, pc}

08006f82 <__swrite>:
 8006f82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f86:	461f      	mov	r7, r3
 8006f88:	898b      	ldrh	r3, [r1, #12]
 8006f8a:	05db      	lsls	r3, r3, #23
 8006f8c:	4605      	mov	r5, r0
 8006f8e:	460c      	mov	r4, r1
 8006f90:	4616      	mov	r6, r2
 8006f92:	d505      	bpl.n	8006fa0 <__swrite+0x1e>
 8006f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f98:	2302      	movs	r3, #2
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f000 f868 	bl	8007070 <_lseek_r>
 8006fa0:	89a3      	ldrh	r3, [r4, #12]
 8006fa2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fa6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006faa:	81a3      	strh	r3, [r4, #12]
 8006fac:	4632      	mov	r2, r6
 8006fae:	463b      	mov	r3, r7
 8006fb0:	4628      	mov	r0, r5
 8006fb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fb6:	f000 b817 	b.w	8006fe8 <_write_r>

08006fba <__sseek>:
 8006fba:	b510      	push	{r4, lr}
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fc2:	f000 f855 	bl	8007070 <_lseek_r>
 8006fc6:	1c43      	adds	r3, r0, #1
 8006fc8:	89a3      	ldrh	r3, [r4, #12]
 8006fca:	bf15      	itete	ne
 8006fcc:	6560      	strne	r0, [r4, #84]	; 0x54
 8006fce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006fd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006fd6:	81a3      	strheq	r3, [r4, #12]
 8006fd8:	bf18      	it	ne
 8006fda:	81a3      	strhne	r3, [r4, #12]
 8006fdc:	bd10      	pop	{r4, pc}

08006fde <__sclose>:
 8006fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe2:	f000 b813 	b.w	800700c <_close_r>
	...

08006fe8 <_write_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	; (8007008 <_write_r+0x20>)
 8006fec:	4604      	mov	r4, r0
 8006fee:	4608      	mov	r0, r1
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7fa fda3 	bl	8001b42 <_write>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_write_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_write_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	200006ec 	.word	0x200006ec

0800700c <_close_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d06      	ldr	r5, [pc, #24]	; (8007028 <_close_r+0x1c>)
 8007010:	2300      	movs	r3, #0
 8007012:	4604      	mov	r4, r0
 8007014:	4608      	mov	r0, r1
 8007016:	602b      	str	r3, [r5, #0]
 8007018:	f7fa fdaf 	bl	8001b7a <_close>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d102      	bne.n	8007026 <_close_r+0x1a>
 8007020:	682b      	ldr	r3, [r5, #0]
 8007022:	b103      	cbz	r3, 8007026 <_close_r+0x1a>
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	bd38      	pop	{r3, r4, r5, pc}
 8007028:	200006ec 	.word	0x200006ec

0800702c <_fstat_r>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4d07      	ldr	r5, [pc, #28]	; (800704c <_fstat_r+0x20>)
 8007030:	2300      	movs	r3, #0
 8007032:	4604      	mov	r4, r0
 8007034:	4608      	mov	r0, r1
 8007036:	4611      	mov	r1, r2
 8007038:	602b      	str	r3, [r5, #0]
 800703a:	f7fa fdaa 	bl	8001b92 <_fstat>
 800703e:	1c43      	adds	r3, r0, #1
 8007040:	d102      	bne.n	8007048 <_fstat_r+0x1c>
 8007042:	682b      	ldr	r3, [r5, #0]
 8007044:	b103      	cbz	r3, 8007048 <_fstat_r+0x1c>
 8007046:	6023      	str	r3, [r4, #0]
 8007048:	bd38      	pop	{r3, r4, r5, pc}
 800704a:	bf00      	nop
 800704c:	200006ec 	.word	0x200006ec

08007050 <_isatty_r>:
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	4d06      	ldr	r5, [pc, #24]	; (800706c <_isatty_r+0x1c>)
 8007054:	2300      	movs	r3, #0
 8007056:	4604      	mov	r4, r0
 8007058:	4608      	mov	r0, r1
 800705a:	602b      	str	r3, [r5, #0]
 800705c:	f7fa fda9 	bl	8001bb2 <_isatty>
 8007060:	1c43      	adds	r3, r0, #1
 8007062:	d102      	bne.n	800706a <_isatty_r+0x1a>
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	b103      	cbz	r3, 800706a <_isatty_r+0x1a>
 8007068:	6023      	str	r3, [r4, #0]
 800706a:	bd38      	pop	{r3, r4, r5, pc}
 800706c:	200006ec 	.word	0x200006ec

08007070 <_lseek_r>:
 8007070:	b538      	push	{r3, r4, r5, lr}
 8007072:	4d07      	ldr	r5, [pc, #28]	; (8007090 <_lseek_r+0x20>)
 8007074:	4604      	mov	r4, r0
 8007076:	4608      	mov	r0, r1
 8007078:	4611      	mov	r1, r2
 800707a:	2200      	movs	r2, #0
 800707c:	602a      	str	r2, [r5, #0]
 800707e:	461a      	mov	r2, r3
 8007080:	f7fa fda2 	bl	8001bc8 <_lseek>
 8007084:	1c43      	adds	r3, r0, #1
 8007086:	d102      	bne.n	800708e <_lseek_r+0x1e>
 8007088:	682b      	ldr	r3, [r5, #0]
 800708a:	b103      	cbz	r3, 800708e <_lseek_r+0x1e>
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	bd38      	pop	{r3, r4, r5, pc}
 8007090:	200006ec 	.word	0x200006ec

08007094 <_read_r>:
 8007094:	b538      	push	{r3, r4, r5, lr}
 8007096:	4d07      	ldr	r5, [pc, #28]	; (80070b4 <_read_r+0x20>)
 8007098:	4604      	mov	r4, r0
 800709a:	4608      	mov	r0, r1
 800709c:	4611      	mov	r1, r2
 800709e:	2200      	movs	r2, #0
 80070a0:	602a      	str	r2, [r5, #0]
 80070a2:	461a      	mov	r2, r3
 80070a4:	f7fa fd30 	bl	8001b08 <_read>
 80070a8:	1c43      	adds	r3, r0, #1
 80070aa:	d102      	bne.n	80070b2 <_read_r+0x1e>
 80070ac:	682b      	ldr	r3, [r5, #0]
 80070ae:	b103      	cbz	r3, 80070b2 <_read_r+0x1e>
 80070b0:	6023      	str	r3, [r4, #0]
 80070b2:	bd38      	pop	{r3, r4, r5, pc}
 80070b4:	200006ec 	.word	0x200006ec

080070b8 <_init>:
 80070b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ba:	bf00      	nop
 80070bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070be:	bc08      	pop	{r3}
 80070c0:	469e      	mov	lr, r3
 80070c2:	4770      	bx	lr

080070c4 <_fini>:
 80070c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070c6:	bf00      	nop
 80070c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070ca:	bc08      	pop	{r3}
 80070cc:	469e      	mov	lr, r3
 80070ce:	4770      	bx	lr
