// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vfinn_design_wrapper.h for the primary calling header

#include "verilated.h"

#include "Vfinn_design_wrapper___024root.h"

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__14(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__14\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_29_out_V_TREADY 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_4__DOT__inst__DOT__impl__DOT__read_ok));
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__52(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__52\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__select_ln155_fu_473_p3 
        = ((0x34U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__xp_reg_327))
            ? 0U : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__xp_reg_327));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_if__DOT__ip_wdata_wide[0U] = 0U;
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_1_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_2_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_3_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_4_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_5_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_6_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_7_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_8_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_9_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_9_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_9_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_9_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_9_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_10_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_10_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_10_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_10_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_10_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_11_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_11_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_11_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_11_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_11_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_12_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_13_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_14_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_q0 
            = ((0x33U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_2__DOT__inst__DOT__grp_StreamingMaxPool_Precision_104u_2u_16u_ap_uint_3_0_48_s_fu_28__DOT__buf_V_15_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_1_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_1_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_1_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_1_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_1_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_2_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_2_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_2_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_2_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_2_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_3_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_3_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_3_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_3_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_3_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_4_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_4_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_4_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_4_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_4_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_5_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_5_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_5_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_5_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_5_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_6_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_6_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_6_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_6_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_6_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_7_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_16_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_17_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_17_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_17_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_17_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_17_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_18_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_19_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_20_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_20_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_20_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_20_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_20_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_21_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_21_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_21_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_21_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_21_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_22_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_22_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_22_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_22_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_22_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_23_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_23_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_23_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_23_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_23_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_24_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_24_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_24_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_24_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_24_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_25_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_26_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_27_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_28_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_28_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_28_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_28_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_28_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_29_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_29_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_29_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_29_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_29_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_30_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_30_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_30_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_30_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_30_address0]
                : 0U);
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_31_ce0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_31_q0 
            = ((0x19U >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_31_address0))
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_31_U__DOT__ram
               [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_31_address0]
                : 0U);
    }
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter6_fsm;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
            if ((1U & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__config_ce)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 1U;
            }
        }
        if ((2U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__ap_CS_fsm))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28_ap_start_reg = 1U;
        } else if (((0x1aU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__yp_fu_56)) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__ap_CS_fsm) 
                       >> 2U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28_ap_start_reg = 0U;
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28_ap_start_reg = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_loop_init 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_loop_init) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))
            ? 0U : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__kx_fu_298));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3486_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U59__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_3959_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3504_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U61__DOT__MVAU_hls_0_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_4004_pp0_iter1_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_4044_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_4044_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_4009_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_4009_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_3819_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_3819_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_3794_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_3794_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_3839_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_3839_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_3864_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_3864_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_3774_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_3774_pp0_iter1_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5117_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5117_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5072_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5072_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5047_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5047_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5037_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5037_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5027_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5027_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5007_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5007_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5002_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5002_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_4992_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_4992_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_4982_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_4982_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_4947_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_4947_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_4957_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_4957_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5127_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5127_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_4857_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_4857_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_4892_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_4892_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_4902_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_4902_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_4912_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_4912_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_4937_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_4937_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5137_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5137_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_4802_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_4802_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_4847_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_4847_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter2_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_condition_exit_pp0_iter0_stage0 
        = (((~ ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700_ap_start_reg)) 
                | ((2U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1)) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
            & (2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_kx_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_3231_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U30__DOT__MVAU_hls_0_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_17_reg_3809)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4222_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U26__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_72_reg_4797)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4239_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U28__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_80_reg_4837)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4265_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U31__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_17_reg_4882)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4274_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U32__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_18_reg_4887)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4282_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U33__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_22_reg_4907)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4291_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U34__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_26_reg_4927)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4300_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U35__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_27_reg_4932)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4308_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U36__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_31_reg_4952)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4317_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U37__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_35_reg_4972)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4326_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U38__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_36_reg_4977)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4334_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U39__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_40_reg_4997)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4343_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U40__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_44_reg_5017)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4352_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U41__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_45_reg_5022)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4360_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U42__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_49_reg_5042)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4369_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U43__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_53_reg_5062)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4395_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U46__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_62_reg_5107)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4404_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U47__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_63_reg_5112)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4412_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U48__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_67_reg_5132)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4421_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_11s_12_4_1_U49__DOT__MVAU_hls_1_mac_muladd_8s_3ns_11s_12_4_1_DSP48_0_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_71_reg_5152)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_3959_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_3959;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_3864_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_3864;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_3779_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_3779;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_3794_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_3794;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_3819_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_3819;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_3839_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_3839;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_4004_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_4004;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_4009_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_4009;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_4044_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_4044;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_3774_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_3774;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5027_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5027;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5007_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5007;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5002_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5002;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_4992_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_4992;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_4982_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_4982;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_4957_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_4957;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_4947_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_4947;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_4937_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_4937;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_4912_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_4912;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_4857_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_4857;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_4892_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_4892;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_4902_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_4902;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5037_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5037;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5047_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5047;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5072_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5072;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5077_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5077;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5117_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5117;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5127_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5127;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5137_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5137;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_4802_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_4802;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_4822_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_4822;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_4847_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_4847;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter1_reg;
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op825_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x54800U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_4044 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_4024 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_57_reg_4009 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_4004 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_54_reg_3994 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_3779 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_3979 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_3959 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_44_reg_3944 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_3774 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_3819 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_17_reg_3809 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_14_reg_3794 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_3839 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_3864 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_35_reg_3899 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_0__DOT__MVAU_hls_0__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
               >> 0x18U);
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_66_reg_5127 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_64_reg_5117 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_63_reg_5112 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_62_reg_5107 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_56_reg_5077 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_55_reg_5072 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_53_reg_5062 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_49_reg_5042 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_48_reg_5037 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_46_reg_5027 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_45_reg_5022 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_44_reg_5017 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_42_reg_5007 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_41_reg_5002 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_40_reg_4997 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_reg_4842 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_39_reg_4992 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_9_reg_4847 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_80_reg_4837 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_37_reg_4982 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_19_reg_4892 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_17_reg_4882 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_12_reg_4857 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_50_reg_5047 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_30_reg_4947 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_18_reg_4887 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_21_reg_4902 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_22_reg_4907 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_23_reg_4912 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_26_reg_4927 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_27_reg_4932 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_28_reg_4937 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_31_reg_4952 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_73_reg_4802 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_32_reg_4957 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_76_reg_4817 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_35_reg_4972 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_77_reg_4822 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_36_reg_4977 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_67_reg_5132 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_68_reg_5137 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_71_reg_5152 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_72_reg_4797 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U]);
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
          & (0U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_689 
            = ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                    ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_7_fu_662
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_6_fu_658)
                    : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_5_fu_654
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_4_fu_650))
                : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                    ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_3_fu_646
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_2_fu_642)
                    : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_1_fu_638
                        : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_fu_634)));
    } else if (((((((((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                       & (6U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1))) 
                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                         & (0U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                        & (1U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                       & (2U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                      & (3U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                 & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                     & (4U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                    & (5U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                               & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                   & (7U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_689 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_689 = 0U;
    }
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_exit_pp0_iter0_stage0;
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (1U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_1_fu_638 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (2U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_2_fu_642 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (3U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_3_fu_646 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (4U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_4_fu_650 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (5U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_5_fu_654 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (6U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_6_fu_658 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (7U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_7_fu_662 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op59_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op984_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0U == (7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_fu_634 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_1__DOT__MVAU_hls_1__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__53(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__53\n"); );
    // Body
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
            = ((0x40U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                ? ((0x20U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                    ? ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                        ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                            ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_103_fu_1406
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_102_fu_1402)
                            : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_101_fu_1398
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_100_fu_1394))
                        : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                            ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_99_fu_1390
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_98_fu_1386)
                            : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_97_fu_1382
                                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_96_fu_1378)))
                    : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mux_1047_27_1_1_U1__DOT__mux_5_2)
                : ((0x20U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mux_1047_27_1_1_U1__DOT__mux_5_1
                    : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__mux_1047_27_1_1_U1__DOT__mux_5_0));
    } else if (((((((((((((((((((((((((((((((((((((
                                                   ((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (((((((((((((((((((((((((((0x7eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)) 
                                                                                | (((0x7fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x7aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x79U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x78U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x77U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x76U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x75U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x74U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x73U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x72U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x71U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x70U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x6aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x69U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x68U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((0x67U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x66U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (1U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (2U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (3U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (4U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (5U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (6U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (7U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (8U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (9U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xaU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xbU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xcU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xdU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xeU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0xfU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x10U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x11U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x12U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x13U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x14U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x15U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x16U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x17U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x18U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x19U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x1fU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x20U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x21U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x22U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x23U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x24U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x25U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                               | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x26U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                              | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x27U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                             | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x28U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                            | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x29U 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                                & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                               & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                           | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x2aU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                               & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                              & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                          | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                                & (0x2bU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                              & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                             & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                         | (((((~ 
                                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                               & (0x2cU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                             & (0U 
                                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                            & (0x44a80U 
                                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                        | (((((~ 
                                                                               ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                              & (0x2dU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                            & (0U 
                                                                               == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                           & (0x44a80U 
                                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                       | (((((~ 
                                                                              ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                             & (0x2eU 
                                                                                == 
                                                                                (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                           & (0U 
                                                                              == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                          & (0x44a80U 
                                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                      | (((((~ 
                                                                             ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                            & (0x2fU 
                                                                               == 
                                                                               (0x7fU 
                                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                          & (0U 
                                                                             == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                         & (0x44a80U 
                                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                     | (((((~ 
                                                                            ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                           & (0x30U 
                                                                              == 
                                                                              (0x7fU 
                                                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                         & (0U 
                                                                            == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                        & (0x44a80U 
                                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                    | (((((~ 
                                                                           ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                                >> 1U) 
                                                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                          & (0x31U 
                                                                             == 
                                                                             (0x7fU 
                                                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                        & (0U 
                                                                           == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                       & (0x44a80U 
                                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                   | (((((~ 
                                                                          ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                                & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                               >> 1U) 
                                                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                         & (0x32U 
                                                                            == 
                                                                            (0x7fU 
                                                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                       & (0U 
                                                                          == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                      & (0x44a80U 
                                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                  | (((((~ 
                                                                         ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                               & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                              >> 1U) 
                                                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                        & (0x33U 
                                                                           == 
                                                                           (0x7fU 
                                                                            & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                      & (0U 
                                                                         == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                     & (0x44a80U 
                                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                 | (((((~ 
                                                                        ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                              & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                             >> 1U) 
                                                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                       & (0x34U 
                                                                          == 
                                                                          (0x7fU 
                                                                           & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                     & (0U 
                                                                        == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                    & (0x44a80U 
                                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                | (((((~ 
                                                                       ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                             & (0x44a80U 
                                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                            >> 1U) 
                                                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                      & (0x35U 
                                                                         == 
                                                                         (0x7fU 
                                                                          & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                    & (0U 
                                                                       == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                   & (0x44a80U 
                                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                               | (((((~ 
                                                                      ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                            & (0x44a80U 
                                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                           >> 1U) 
                                                                          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                     & (0x36U 
                                                                        == 
                                                                        (0x7fU 
                                                                         & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                   & (0U 
                                                                      == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                  & (0x44a80U 
                                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                              | (((((~ 
                                                                     ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                           & (0x44a80U 
                                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                          >> 1U) 
                                                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                    & (0x37U 
                                                                       == 
                                                                       (0x7fU 
                                                                        & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                  & (0U 
                                                                     == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                 & (0x44a80U 
                                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                             | (((((~ 
                                                                    ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                          & (0x44a80U 
                                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                         >> 1U) 
                                                                        & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                   & (0x38U 
                                                                      == 
                                                                      (0x7fU 
                                                                       & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                 & (0U 
                                                                    == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                                & (0x44a80U 
                                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                            | (((((~ 
                                                                   ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                         & (0x44a80U 
                                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                        >> 1U) 
                                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                  & (0x39U 
                                                                     == 
                                                                     (0x7fU 
                                                                      & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                                & (0U 
                                                                   == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                               & (0x44a80U 
                                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                           | (((((~ 
                                                                  ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                        & (0x44a80U 
                                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                       >> 1U) 
                                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                 & (0x3aU 
                                                                    == 
                                                                    (0x7fU 
                                                                     & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                               & (0U 
                                                                  == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                              & (0x44a80U 
                                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                          | (((((~ 
                                                                 ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                       & (0x44a80U 
                                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                      >> 1U) 
                                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                                & (0x3bU 
                                                                   == 
                                                                   (0x7fU 
                                                                    & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                              & (0U 
                                                                 == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                             & (0x44a80U 
                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                         | (((((~ 
                                                                ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                      & (0x44a80U 
                                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                     >> 1U) 
                                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                               & (0x3cU 
                                                                  == 
                                                                  (0x7fU 
                                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                             & (0U 
                                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                            & (0x44a80U 
                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                        | (((((~ 
                                                               ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                     & (0x44a80U 
                                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                    >> 1U) 
                                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                              & (0x3dU 
                                                                 == 
                                                                 (0x7fU 
                                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                            & (0U 
                                                               == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                           & (0x44a80U 
                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                       | (((((~ 
                                                              ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                    & (0x44a80U 
                                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                   >> 1U) 
                                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                             & (0x3eU 
                                                                == 
                                                                (0x7fU 
                                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                           & (0U 
                                                              == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                          & (0x44a80U 
                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                      | (((((~ 
                                                             ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                   & (0x44a80U 
                                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                  >> 1U) 
                                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                            & (0x3fU 
                                                               == 
                                                               (0x7fU 
                                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                          & (0U 
                                                             == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                         & (0x44a80U 
                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                     | (((((~ 
                                                            ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                  & (0x44a80U 
                                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                 >> 1U) 
                                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                           & (0x40U 
                                                              == 
                                                              (0x7fU 
                                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                         & (0U 
                                                            == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                        & (0x44a80U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                    | (((((~ 
                                                           ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                 & (0x44a80U 
                                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                                >> 1U) 
                                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                          & (0x41U 
                                                             == 
                                                             (0x7fU 
                                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                        & (0U 
                                                           == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                       & (0x44a80U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                   | (((((~ 
                                                          ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                                & (0x44a80U 
                                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                               >> 1U) 
                                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                         & (0x42U 
                                                            == 
                                                            (0x7fU 
                                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                       & (0U 
                                                          == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                      & (0x44a80U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                  | (((((~ 
                                                         ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                               & (0x44a80U 
                                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                              >> 1U) 
                                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                        & (0x43U 
                                                           == 
                                                           (0x7fU 
                                                            & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                      & (0U 
                                                         == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                     & (0x44a80U 
                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                 | (((((~ 
                                                        ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                              & (0x44a80U 
                                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                             >> 1U) 
                                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                       & (0x44U 
                                                          == 
                                                          (0x7fU 
                                                           & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                     & (0U 
                                                        == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                    & (0x44a80U 
                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                | (((((~ 
                                                       ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                             & (0x44a80U 
                                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                            >> 1U) 
                                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                      & (0x45U 
                                                         == 
                                                         (0x7fU 
                                                          & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                    & (0U 
                                                       == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                   & (0x44a80U 
                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                               | (((((~ 
                                                      ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                            & (0x44a80U 
                                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                           >> 1U) 
                                                          & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                     & (0x46U 
                                                        == 
                                                        (0x7fU 
                                                         & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                   & (0U 
                                                      == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                  & (0x44a80U 
                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                              | (((((~ 
                                                     ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                           & (0x44a80U 
                                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                          >> 1U) 
                                                         & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                    & (0x47U 
                                                       == 
                                                       (0x7fU 
                                                        & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                  & (0U 
                                                     == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                 & (0x44a80U 
                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                             | (((((~ 
                                                    ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                          & (0x44a80U 
                                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                         >> 1U) 
                                                        & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                   & (0x48U 
                                                      == 
                                                      (0x7fU 
                                                       & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                 & (0U 
                                                    == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                                & (0x44a80U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                            | (((((~ 
                                                   ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                         & (0x44a80U 
                                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                        >> 1U) 
                                                       & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                  & (0x49U 
                                                     == 
                                                     (0x7fU 
                                                      & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                                & (0U 
                                                   == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                               & (0x44a80U 
                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                           | (((((~ 
                                                  ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                        & (0x44a80U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                       >> 1U) 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                 & (0x4aU 
                                                    == 
                                                    (0x7fU 
                                                     & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                               & (0U 
                                                  == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                              & (0x44a80U 
                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                          | (((((~ 
                                                 ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                       & (0x44a80U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                      >> 1U) 
                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                                & (0x4bU 
                                                   == 
                                                   (0x7fU 
                                                    & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                              & (0U 
                                                 == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                             & (0x44a80U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                         | (((((~ (
                                                   (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                        & (0x44a80U 
                                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                       >> 1U) 
                                                      & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                               & (0x4cU 
                                                  == 
                                                  (0x7fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                             & (0U 
                                                == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                            & (0x44a80U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                        | (((((~ ((
                                                   ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                       & (0x44a80U 
                                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                      >> 1U) 
                                                     & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                              & (0x4dU 
                                                 == 
                                                 (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                           & (0x44a80U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                       | (((((~ (((
                                                   (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                      & (0x44a80U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                     >> 1U) 
                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                             & (0x4eU 
                                                == 
                                                (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                          & (0x44a80U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                     & (0x44a80U 
                                                        != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                            & (0x4fU 
                                               == (0x7fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                         & (0x44a80U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                    & (0x44a80U 
                                                       != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                   >> 1U) 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                           & (0x50U 
                                              == (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                        & (0x44a80U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                   & (0x44a80U 
                                                      != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                  >> 1U) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                          & (0x51U 
                                             == (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                       & (0x44a80U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                  & (0x44a80U 
                                                     != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                 >> 1U) 
                                                & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                         & (0x52U == 
                                            (0x7fU 
                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                 & (0x44a80U 
                                                    != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                                >> 1U) 
                                               & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                        & (0x53U == 
                                           (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                & (0x44a80U 
                                                   != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                               >> 1U) 
                                              & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                       & (0x54U == 
                                          (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                               & (0x44a80U 
                                                  != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                              >> 1U) 
                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                      & (0x55U == (0x7fU 
                                                   & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                               | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                           | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                              & (0x44a80U 
                                                 != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                             >> 1U) 
                                            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                     & (0x56U == (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                  & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                              | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                             & (0x44a80U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                            >> 1U) 
                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                    & (0x57U == (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                 & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                             | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x44a80U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                           >> 1U) & 
                                          ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                   & (0x58U == (0x7fU 
                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                            | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x44a80U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                  & (0x59U == (0x7fU 
                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                               & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                           | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                          & (0x44a80U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                 & (0x5aU == (0x7fU 
                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                               & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                              & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                          | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                         & (0x44a80U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                                & (0x5bU == (0x7fU 
                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                              & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                             & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                         | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                        & (0x44a80U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                               & (0x5cU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                             & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                            & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                        | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                       & (0x44a80U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                      >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                              & (0x5dU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                           & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                       | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                     >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                             & (0x5eU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                            & (0x5fU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                           & (0x60U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                          & (0x61U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                  & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                         & (0x62U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                 & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                        & (0x63U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                       & (0x64U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                               & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                      & (0x65U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_2616 = 0U;
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x64U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_100_fu_1394 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x65U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_101_fu_1398 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x66U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_102_fu_1402 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
         & (((((((((((((((((((((((((((0x7eU == (0x7fU 
                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1)) 
                                   | (((0x7fU == (0x7fU 
                                                  & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                  | (((0x7dU == (0x7fU 
                                                 & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                 | (((0x7cU == (0x7fU 
                                                & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                                | (((0x7bU == (0x7fU 
                                               & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                               | (((0x7aU == (0x7fU 
                                              & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                  & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                              | (((0x79U == (0x7fU 
                                             & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                 & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                             | (((0x78U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                            | (((0x77U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                               & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                           | (((0x76U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                               & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                              & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                          | (((0x75U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                              & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                             & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                         | (((0x74U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                             & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                            & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                        | (((0x73U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                           & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                       | (((0x72U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                      | (((0x71U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                     | (((0x70U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                    | (((0x6fU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                   | (((0x6eU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                  | (((0x6dU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | (((0x6cU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                | (((0x6bU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                    & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                   & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
               | (((0x6aU == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                  & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
              | (((0x69U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                 & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
             | (((0x68U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
                & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
            | (((0x67U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1)) 
                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
               & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_103_fu_1406 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x60U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_96_fu_1378 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x61U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_97_fu_1382 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x62U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_98_fu_1386 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op256_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_predicate_op2194_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212_out_V_TREADY))))))) 
            & (0x63U == (0x7fU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_sf_1))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_CS_iter0_fsm)) 
          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x44a80U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_212__DOT__inputBuf_V_99_fu_1390 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_5__DOT__MVAU_hls_5__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__54(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__54\n"); );
    // Body
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter6_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter5_reg;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl[0U][0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl__v0[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl[0U][1U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl__v0[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl[0U][2U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl__v0[2U];
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srl__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srl[0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srl__v0;
    }
    if (vlSelf->__Vdlyvset__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__U_StreamingDataWidthConverter_hls_1_fifo_w54_d2_S_ShiftReg__DOT__SRL_SIG__v0) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__U_StreamingDataWidthConverter_hls_1_fifo_w54_d2_S_ShiftReg__DOT__SRL_SIG[1U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__U_StreamingDataWidthConverter_hls_1_fifo_w54_d2_S_ShiftReg__DOT__SRL_SIG__v0;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__U_StreamingDataWidthConverter_hls_1_fifo_w54_d2_S_ShiftReg__DOT__SRL_SIG[0U] 
            = vlSelf->__Vdlyvval__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__U_StreamingDataWidthConverter_hls_1_fifo_w54_d2_S_ShiftReg__DOT__SRL_SIG__v1;
    }
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__maxcount_reg 
            = ((vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__count 
                > vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__maxcount_reg)
                ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__count
                : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__maxcount_reg);
        vlSelf->maxcount_16 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__maxcount_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__maxcount_reg 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__count) 
                > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__maxcount_reg))
                ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__count)
                : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__maxcount_reg));
        vlSelf->maxcount_17 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__maxcount_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__maxcount_reg 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__count) 
                > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__maxcount_reg))
                ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__count)
                : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__maxcount_reg));
        vlSelf->maxcount_18 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__maxcount_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__maxcount_reg 
            = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__count) 
                > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__maxcount_reg))
                ? (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__count)
                : (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__maxcount_reg));
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__maxcount_reg = 0U;
        vlSelf->maxcount_16 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__maxcount_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__maxcount_reg = 0U;
        vlSelf->maxcount_17 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__maxcount_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__maxcount_reg = 0U;
        vlSelf->maxcount_18 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__maxcount_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__maxcount_reg = 0U;
    }
    vlSelf->maxcount_19 = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__maxcount_reg;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4_out_V_TVALID 
        = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                 >> 2U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__count 
        = (0x3ffffU & ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state))
                        ? ((IData)(2U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr)
                        : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state))
                            ? 1U : 0U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__count 
        = (0xffffU & ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state))
                       ? ((IData)(2U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr))
                       : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state))
                           ? 1U : 0U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__count 
        = (0x3fffU & ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state))
                       ? ((IData)(2U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr))
                       : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state))
                           ? 1U : 0U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__count 
        = (0xfffU & ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state))
                      ? ((IData)(2U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr))
                      : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state))
                          ? 1U : 0U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA 
        = ((0xe00000U & ((((3U & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                              ((2U 
                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                ? (
                                                   (1U 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                    ? 0x4c3U
                                                    : 0x5efU)
                                                : (
                                                   (1U 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                    ? 0x4c0U
                                                    : 0x3f8U))) 
                                  + VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                                ((2U 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 0x67cU
                                                   : 0x779U)
                                                  : 
                                                 ((1U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 0x63dU
                                                   : 0x597U))))) 
                           + (3U & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                                ((2U 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 0x152U
                                                   : 0x2ddU)
                                                  : 
                                                 ((1U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 0x1c4U
                                                   : 0xb9U))) 
                                    + VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                                  ((2U 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                     ? 0x30aU
                                                     : 0x466U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                     ? 0x342U
                                                     : 0x259U)))))) 
                          + (3U & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                                ((2U 
                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                  ? 
                                                 ((1U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 0xfc28U
                                                   : 0xfe41U)
                                                  : 
                                                 ((1U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 0xfd4aU
                                                   : 0xfbdcU))) 
                                    + VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                                  ((2U 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                    ? 
                                                   ((1U 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                     ? 0xff99U
                                                     : 0x154U)
                                                    : 
                                                   ((1U 
                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                     ? 0x46U
                                                     : 0xff1aU)))) 
                                   + VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_reg_6775), 
                                                 ((2U 
                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                   ? 
                                                  ((1U 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                    ? 0xfde1U
                                                    : 0xffcaU)
                                                   : 
                                                  ((1U 
                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                    ? 0xfec8U
                                                    : 0xfd7bU)))))) 
                         << 0x15U)) | ((0x1c0000U & 
                                        ((((3U & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                              ((2U 
                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                ? 
                                                               ((1U 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                 ? 0x6d2U
                                                                 : 0x8d7U)
                                                                : 
                                                               ((1U 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                 ? 0x666U
                                                                 : 0x5aeU))) 
                                                  + 
                                                  VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                              ((2U 
                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                ? 
                                                               ((1U 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                 ? 0x81dU
                                                                 : 0xa49U)
                                                                : 
                                                               ((1U 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                 ? 0x813U
                                                                 : 0x688U))))) 
                                           + (3U & 
                                              (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                           ((2U 
                                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                             ? 
                                                            ((1U 
                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                              ? 0x43eU
                                                              : 0x5f3U)
                                                             : 
                                                            ((1U 
                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                              ? 0x30bU
                                                              : 0x3f9U))) 
                                               + VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                             ((2U 
                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                               ? 
                                                              ((1U 
                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                ? 0x588U
                                                                : 0x765U)
                                                               : 
                                                              ((1U 
                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                ? 0x4b8U
                                                                : 0x4d3U)))))) 
                                          + (3U & (
                                                   (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                                ((2U 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x60U
                                                                   : 0x19dU)
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0xfe02U
                                                                   : 0x16aU))) 
                                                    + 
                                                    VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                                ((2U 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x2f4U
                                                                   : 0x481U)
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x15dU
                                                                   : 0x31fU)))) 
                                                   + 
                                                   VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_reg_6764), 
                                                               ((2U 
                                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                 ? 
                                                                ((1U 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                  ? 0x1aaU
                                                                  : 0x30fU)
                                                                 : 
                                                                ((1U 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                  ? 0xffb0U
                                                                  : 0x244U)))))) 
                                         << 0x12U)) 
                                       | ((0x38000U 
                                           & ((((3U 
                                                 & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                ((2U 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x646U
                                                                   : 0x4dbU)
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x6d2U
                                                                   : 0x5fcU))) 
                                                    + 
                                                    VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                ((2U 
                                                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                  ? 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x73aU
                                                                   : 0x638U)
                                                                  : 
                                                                 ((1U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 0x81bU
                                                                   : 0x739U))))) 
                                                + (3U 
                                                   & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                  ((2U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x45fU
                                                                     : 0x21fU)
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x442U
                                                                     : 0x382U))) 
                                                      + 
                                                      VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                  ((2U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x552U
                                                                     : 0x37dU)
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x58aU
                                                                     : 0x4bfU)))))) 
                                               + (3U 
                                                  & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                  ((2U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x184U
                                                                     : 0xfe07U)
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x68U
                                                                     : 0xffccU))) 
                                                      + 
                                                      VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                  ((2U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x36bU
                                                                     : 0xc2U)
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x2f9U
                                                                     : 0x246U)))) 
                                                     + 
                                                     VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_reg_6753), 
                                                                 ((2U 
                                                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                   ? 
                                                                  ((1U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 0x277U
                                                                    : 0xff64U)
                                                                   : 
                                                                  ((1U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 0x1b1U
                                                                    : 0x109U)))))) 
                                              << 0xfU)) 
                                          | ((0x7000U 
                                              & ((((3U 
                                                    & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                   ((2U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x353U
                                                                      : 0x5f6U)
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x63dU
                                                                      : 0x7b9U))) 
                                                       + 
                                                       VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                   ((2U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x3deU
                                                                      : 0x6edU)
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x6d8U
                                                                      : 0x900U))))) 
                                                   + 
                                                   (3U 
                                                    & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                   ((2U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x23dU
                                                                      : 0x408U)
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x508U
                                                                      : 0x52aU))) 
                                                       + 
                                                       VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                   ((2U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x2c8U
                                                                      : 0x4ffU)
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x5a3U
                                                                      : 0x671U)))))) 
                                                  + 
                                                  (3U 
                                                   & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                   ((2U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x9dU
                                                                      : 0x123U)
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x338U
                                                                      : 0x154U))) 
                                                       + 
                                                       VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                   ((2U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x1b2U
                                                                      : 0x311U)
                                                                     : 
                                                                    ((1U 
                                                                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                      ? 0x46dU
                                                                      : 0x3e3U)))) 
                                                      + 
                                                      VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_reg_6742), 
                                                                  ((2U 
                                                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                    ? 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x127U
                                                                     : 0x21aU)
                                                                    : 
                                                                   ((1U 
                                                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                     ? 0x3d3U
                                                                     : 0x29bU)))))) 
                                                 << 0xcU)) 
                                             | ((0xe00U 
                                                 & ((((3U 
                                                       & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                      ((2U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0xacbU
                                                                         : 0xa18U)
                                                                        : 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x4c7U
                                                                         : 0x3beU))) 
                                                          + 
                                                          VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                      ((2U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0xc8bU
                                                                         : 0xba7U)
                                                                        : 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x623U
                                                                         : 0x443U))))) 
                                                      + 
                                                      (3U 
                                                       & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                      ((2U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x74bU
                                                                         : 0x6faU)
                                                                        : 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x20eU
                                                                         : 0x2b2U))) 
                                                          + 
                                                          VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                      ((2U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x90bU
                                                                         : 0x889U)
                                                                        : 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x36aU
                                                                         : 0x338U)))))) 
                                                     + 
                                                     (3U 
                                                      & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                      ((2U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x20bU
                                                                         : 0x24eU)
                                                                        : 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0xfdf8U
                                                                         : 0x121U))) 
                                                          + 
                                                          VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                      ((2U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0x58bU
                                                                         : 0x56bU)
                                                                        : 
                                                                       ((1U 
                                                                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                         ? 0xb1U
                                                                         : 0x22dU)))) 
                                                         + 
                                                         VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_reg_6731), 
                                                                     ((2U 
                                                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                       ? 
                                                                      ((1U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 0x3cbU
                                                                        : 0x3ddU)
                                                                       : 
                                                                      ((1U 
                                                                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                        ? 0xff54U
                                                                        : 0x1a7U)))))) 
                                                    << 9U)) 
                                                | ((0x1c0U 
                                                    & ((((3U 
                                                          & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                         ((2U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x8a9U
                                                                            : 0x6a6U)
                                                                           : 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x81fU
                                                                            : 0x49eU))) 
                                                             + 
                                                             VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                         ((2U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x9e7U
                                                                            : 0x7d5U)
                                                                           : 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x97dU
                                                                            : 0x586U))))) 
                                                         + 
                                                         (3U 
                                                          & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                         ((2U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x62dU
                                                                            : 0x448U)
                                                                           : 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x562U
                                                                            : 0x2ceU))) 
                                                             + 
                                                             VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                         ((2U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x76bU
                                                                            : 0x577U)
                                                                           : 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x6c0U
                                                                            : 0x3b6U)))))) 
                                                        + 
                                                        (3U 
                                                         & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                         ((2U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x274U
                                                                            : 0xbbU)
                                                                           : 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x148U
                                                                            : 0x17U))) 
                                                             + 
                                                             VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                         ((2U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x4f0U
                                                                            : 0x319U)
                                                                           : 
                                                                          ((1U 
                                                                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                            ? 0x404U
                                                                            : 0x1e6U)))) 
                                                            + 
                                                            VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_reg_6720), 
                                                                        ((2U 
                                                                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                          ? 
                                                                         ((1U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 0x3b2U
                                                                           : 0x1eaU)
                                                                          : 
                                                                         ((1U 
                                                                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                           ? 0x2a6U
                                                                           : 0xffU)))))) 
                                                       << 6U)) 
                                                   | ((0x38U 
                                                       & ((((3U 
                                                             & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x1685U
                                                                               : 0x9b5U)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x80U
                                                                               : 0xa69U))) 
                                                                + 
                                                                VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x17d2U
                                                                               : 0xbe7U)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x1d4U
                                                                               : 0xc1eU))))) 
                                                            + 
                                                            (3U 
                                                             & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x13ebU
                                                                               : 0x552U)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0xfdd6U
                                                                               : 0x700U))) 
                                                                + 
                                                                VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x1538U
                                                                               : 0x783U)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0xff2bU
                                                                               : 0x8b5U)))))) 
                                                           + 
                                                           (3U 
                                                            & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x1004U
                                                                               : 0xfebcU)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0xf9d9U
                                                                               : 0x1e3U))) 
                                                                + 
                                                                VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x129eU
                                                                               : 0x320U)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0xfc82U
                                                                               : 0x54cU)))) 
                                                               + 
                                                               VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_reg_6709), 
                                                                           ((2U 
                                                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                             ? 
                                                                            ((1U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 0x1151U
                                                                              : 0xeeU)
                                                                             : 
                                                                            ((1U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 0xfb2dU
                                                                              : 0x398U)))))) 
                                                          << 3U)) 
                                                      | (7U 
                                                         & (((3U 
                                                              & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                             ((2U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x905U
                                                                                : 0x711U)
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x60cU
                                                                                : 0x708U))) 
                                                                 + 
                                                                 VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                             ((2U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0xa63U
                                                                                : 0x834U)
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x7abU
                                                                                : 0x82bU))))) 
                                                             + 
                                                             (3U 
                                                              & (VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                             ((2U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x648U
                                                                                : 0x4caU)
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x2d0U
                                                                                : 0x4c2U))) 
                                                                 + 
                                                                 VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                             ((2U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x7a6U
                                                                                : 0x5eeU)
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x46eU
                                                                                : 0x5e5U)))))) 
                                                            + 
                                                            (3U 
                                                             & ((VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                             ((2U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x22cU
                                                                                : 0x161U)
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0xfdf5U
                                                                                : 0x159U))) 
                                                                 + 
                                                                 VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                             ((2U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x4e9U
                                                                                : 0x3a7U)
                                                                               : 
                                                                              ((1U 
                                                                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                                ? 0x132U
                                                                                : 0x39fU)))) 
                                                                + 
                                                                VL_GTES_III(16, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_reg_6698), 
                                                                            ((2U 
                                                                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                              ? 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0x38aU
                                                                               : 0x284U)
                                                                              : 
                                                                             ((1U 
                                                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936_pp0_iter6_reg))
                                                                               ? 0xff93U
                                                                               : 0x27cU))))))))))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__i_b_reg 
        = ((IData)(vlSelf->ap_rst_n) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_full_));
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter4_reg;
    }
    if ((IData)(((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                   >> 1U) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_4_fu_860 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2871_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_2_fu_852 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2837_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_1_fu_848 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2820_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_3_fu_856 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2854_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_5_fu_864 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2888_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_6_fu_868 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2905_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_7_fu_872 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2922_p2;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_fu_844 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2803_p2;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter5_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter4_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter3_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter4_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter3_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_16_fu_2803_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_7_reg_6623)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_2_reg_6618)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U122__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_17_fu_2820_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_16_reg_6633)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_11_reg_6628)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_18_fu_2837_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_25_reg_6643)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_20_reg_6638)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_19_fu_2854_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_34_reg_6653)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_29_reg_6648)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_20_fu_2871_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_43_reg_6663)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_38_reg_6658)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U126__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_21_fu_2888_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_52_reg_6673)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_47_reg_6668)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_22_fu_2905_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_61_reg_6683)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_56_reg_6678)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__accu_V_23_fu_2922_p2 
        = (0xffffU & (VL_EXTENDS_II(16,14, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_70_reg_6693)) 
                      + (VL_EXTENDS_II(16,13, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__add_ln840_65_reg_6688)) 
                         + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U129__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__p_reg))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        if ((4U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state))) {
        if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                      >> 2U) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                   >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
        } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                             >> 2U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                       >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[0U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[1U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ADat[2U];
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else if ((1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                              >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else if ((IData)(((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                                >> 2U)) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                           >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
    } else if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_full) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            if ((2U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))) {
                if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0xfffU & 0U);
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 1U;
                } else {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr) 
                                     - (IData)(1U)));
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
                }
                if ((0xa8eU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] 
                        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                        [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][0U];
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] 
                        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                        [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][1U];
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] 
                        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                        [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][2U];
                } else {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0xfffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr));
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
            }
        } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                             >> 2U) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                          >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                = (0xfffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr)));
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
        } else if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                             >> 2U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                       >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr;
            if ((0xa8eU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                    [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                    [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                    [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][2U];
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            }
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
        } else if ((1U & ((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                              >> 2U)) & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
        } else if ((IData)(((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__ACnt) 
                                >> 2U)) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                           >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 1U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0xfffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr) 
                                 - (IData)(1U)));
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 2U;
            }
            if ((0xa8eU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                    [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][0U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                    [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][1U];
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] 
                    = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srl
                    [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr][2U];
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
            }
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[0U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[1U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__srlo_[2U] = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_ = 0U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_full_ 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__state_)) 
           & (0xa8eU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_19__DOT__inst__DOT__impl__DOT__addr_)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        if ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state))) {
        if ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        }
    } else if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__i_b_reg) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ 
                    = ((0x2a3eU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr))
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srl
                       [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr]
                        : 0U);
                if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 1U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0x3fffU & 0U);
                } else {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0x3fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr) 
                                      - (IData)(1U)));
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0x3fffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr));
            }
        } else if ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                = (0x3fffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr)));
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0x2a3eU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr))
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_rtl_4__DOT__inst__DOT__impl__DOT__core__DOT__genUp__DOT__BRdy))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0x2a3eU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr))
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 1U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0x3fffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr) 
                                  - (IData)(1U)));
            }
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    }
    if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr)) 
         & (1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo;
    }
    if (((1U != (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo;
    }
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter6_fsm;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_condition_exit_pp0_iter0_stage0) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_loop_init = 1U;
        } else if (((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                         | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                             >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                        | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                          & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                >> 1U)))))) 
                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                            >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                         & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                               >> 1U))))))) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_loop_init = 0U;
        }
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_NS_iter2_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_NS_iter1_fsm;
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__push) 
             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__pop)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n = 1U;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__push)) 
                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__pop))) {
            if ((0U == VL_EXTENDS_II(32,2, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__mOutPtr)))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n = 0U;
            }
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter5_fsm;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_loop_init = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm = 1U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5294_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U123__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5303_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U124__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5312_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U125__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5330_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U127__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter2_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5339_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_16s_16_4_1_U128__DOT__MVAU_hls_2_mac_muladd_8s_3ns_16s_16_4_1_DSP48_2_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter2_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter2_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter2_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_wr;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_full_ 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__state_)) 
           & (0x2a3eU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__addr_)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state;
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_loop_init) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_CS_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_5_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_5_load_reg_1081;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_8_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_8_load_reg_1096;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_9_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_9_load_reg_1101;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__buf_V_load_reg_1056;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_5_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_5_fu_322;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_8_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_8_fu_334;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_9_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_9_fu_338;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_load 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__oldMax_V_fu_302;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io 
        = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io 
        = (1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln529_reg_211) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk 
        = (((3U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__i_b_reg)) 
           | (1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm 
        = (1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_NS_iter0_fsm)));
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5149_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U106__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5158_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U107__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5166_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U108__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5175_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U109__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5183_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U110__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5192_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U111__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5200_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U112__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5209_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U113__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5217_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U114__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5226_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U115__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5234_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U116__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5243_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U117__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5260_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U119__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5268_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U120__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897_pp0_iter1_reg)));
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5277_ce) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__mac_muladd_8s_3ns_12s_13_4_1_U121__DOT__MVAU_hls_2_mac_muladd_8s_3ns_12s_13_4_1_DSP48_1_U__DOT__a_reg 
            = (0x1ffffffU & VL_EXTENDS_II(25,8, (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922_pp0_iter1_reg)));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter1_reg;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter1_reg;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_5_fu_1491_p2 
        = ((7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                  >> 0xfU)) > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_5_load));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_8_fu_1566_p2 
        = ((7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                  >> 0x18U)) > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_8_load));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_9_fu_1591_p2 
        = ((7U & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U] 
                  >> 0x1bU)) > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_9_load));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__icmp_ln1035_fu_1366_p2 
        = ((7U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out[0U]) 
           > (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingMaxPool_hls_3__DOT__inst__DOT__grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28__DOT__grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_700__DOT__ap_sig_allocacmp_oldMax_V_load));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__icmp_ln566_reg_214) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__icmp_ln557_reg_204)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__15(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__15\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TDATA;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state))) {
        if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID) 
             & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                   >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TDATA;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID)) 
                          & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID)) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        }
    } else if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_full) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ 
                = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                         >> 1U));
            if ((2U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ 
                    = ((0x2f87eU >= vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr)
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srl
                       [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr]
                        : 0U);
                if ((0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr)) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 1U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0x3ffffU & 0U);
                } else {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0x3ffffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr 
                                       - (IData)(1U)));
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0x3ffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr);
            }
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID) 
                    & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                          >> 1U)))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                = (0x3ffffU & ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr));
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0x2f87eU >= vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr)
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID)) 
                          & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__ConvolutionInputGenerator_rtl_2_out_V_TVALID)) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0x2f87eU >= vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr)
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            if ((0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr)) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 1U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0x3ffffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr 
                                   - (IData)(1U)));
            }
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__55(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__55\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_NS_iter0_fsm 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm;
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_loop_init))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_sig_allocacmp_o_3 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_sig_allocacmp_t_3 = 0U;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_sig_allocacmp_o_3 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__o_fu_54;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_sig_allocacmp_t_3 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__t_fu_58;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__out_V_TVALID_int_regslice 
        = (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
               >> 1U)) & (~ (((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                                | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io)) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                                   >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                              | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                                & (~ 
                                                   ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                    >> 1U)))))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                      >> 1U))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_NS_iter2_fsm 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm))
            ? ((1U & ((~ ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                            | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg)) 
                           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                             & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                   >> 1U))))) & ((~ 
                                                  ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                                                   >> 1U)) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                                                     >> 1U) 
                                                    & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                                          & (~ 
                                                             ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                              >> 1U))))))))
                ? 1U : 2U) : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm))
                               ? ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                                            >> 1U) 
                                           & (~ (((
                                                   ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                                                    | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io)) 
                                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                                                       >> 1U) 
                                                      & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                                          | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                                            & (~ 
                                                               ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                                >> 1U)))))) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                                    & (~ 
                                                       ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                        >> 1U)))))))
                                   ? 2U : 1U) : 0U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_NS_iter1_fsm 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm))
            ? ((((~ (((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                        | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io)) 
                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                           >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                      | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                        & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                              >> 1U)))))) 
                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                        & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                              >> 1U))))) & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm))
                ? 2U : ((1U & ((~ (((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                                      | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io)) 
                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                                         >> 1U) & (
                                                   ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                                    | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                                      & (~ 
                                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                          >> 1U)))))) 
                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                      & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                            >> 1U))))) 
                               & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm)) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm) 
                                     & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg)))))
                         ? 1U : 2U)) : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm))
                                         ? (((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                                                      >> 1U) 
                                                     & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                                         | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                                           & (~ 
                                                              ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                               >> 1U)))))) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                                                     >> 1U) 
                                                    & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io) 
                                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                                          & (~ 
                                                             ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                                              >> 1U))))))) 
                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm))
                                             ? 2U : 1U)
                                         : 0U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_condition_297 
        = ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                    >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                               | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                       >> 1U)))))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                   >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                      >> 1U))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_done_reg = 0U;
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_NS_iter1_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter4_fsm;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm = 1U;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter1_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter3_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter2_reg;
    }
}

VL_INLINE_OPT void Vfinn_design_wrapper___024root___combo__TOP__16(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___combo__TOP__16\n"); );
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_full_ 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__state_)) 
           & (0x2f87eU == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_16__DOT__inst__DOT__impl__DOT__addr_));
}

extern const VlUnpacked<CData/*1:0*/, 512> Vfinn_design_wrapper__ConstPool__TABLE_hf3b24aa4_0;
extern const VlUnpacked<CData/*1:0*/, 128> Vfinn_design_wrapper__ConstPool__TABLE_h760de937_0;
extern const VlUnpacked<CData/*1:0*/, 128> Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0;
extern const VlUnpacked<CData/*3:0*/, 256> Vfinn_design_wrapper__ConstPool__TABLE_h4379c313_0;

VL_INLINE_OPT void Vfinn_design_wrapper___024root___sequent__TOP__56(Vfinn_design_wrapper___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vfinn_design_wrapper__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vfinn_design_wrapper___024root___sequent__TOP__56\n"); );
    // Init
    CData/*0:0*/ finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure;
    CData/*7:0*/ __Vtableidx29;
    CData/*6:0*/ __Vtableidx30;
    CData/*6:0*/ __Vtableidx31;
    CData/*6:0*/ __Vtableidx32;
    CData/*6:0*/ __Vtableidx33;
    CData/*6:0*/ __Vtableidx34;
    CData/*6:0*/ __Vtableidx35;
    SData/*8:0*/ __Vtableidx105;
    // Body
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__pop 
        = ((((~ (((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                    | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io)) 
                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                       >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                  | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                    & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                          >> 1U)))))) 
                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                    & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                          >> 1U))))) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2)) 
            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
               >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_condition_exit_pp0_iter0_stage0 
        = (((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_done_reg) 
                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter2_fsm) 
                     >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U_apdone_blk) 
                                | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state3_io)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207_pp0_iter1_reg)) 
                                  & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                        >> 1U)))))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                    >> 1U) & (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_block_state2_io) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_predicate_op32_read_state2) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__empty_n)))) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)) 
                                 & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                                       >> 1U))))))) 
            & (0xa900U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_sig_allocacmp_t_3))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter0_fsm));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__mOutPtr 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__mOutPtr;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_NS_iter0_fsm 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter0_fsm;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_i_load 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter0_fsm) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_loop_init))
            ? 0U : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__i_fu_60);
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__trunc_ln_fu_169_p3 
        = (((QData)((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ei_V_reg_208)) 
            << 0x2aU) | (0x3ffffffffffULL & (((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm) 
                                                >> 1U) 
                                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_loop_init_pp0_iter1_reg))
                                               ? 0ULL
                                               : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__p_Val2_s_fu_56) 
                                             >> 6U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__push 
        = ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_done_reg) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__full_n))))) 
             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2)) 
            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm) 
               >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__full_n));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_phi_mux_ei_V_3_phi_fu_78_p4 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln526_reg_207)
            ? 0ULL : ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln529_reg_211)
                       ? ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__icmp_ln529_reg_211)
                           ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__U_StreamingDataWidthConverter_hls_1_fifo_w54_d2_S_ShiftReg__DOT__SRL_SIG
                          [(IData)((1U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__mOutPtr))]
                           : 0ULL) : (QData)((IData)(
                                                     ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_CS_iter1_fsm) 
                                                        >> 1U) 
                                                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ap_loop_init_pp0_iter1_reg))
                                                       ? 0U
                                                       : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__ei_V_fu_50)))));
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln272_reg_5560 
            = (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_65_reg_5897 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_61_reg_5877 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_60_reg_5872 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_11_reg_5627 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_52_reg_5832 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_51_reg_5827 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_47_reg_5807 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_43_reg_5787 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_38_reg_5762 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_79_reg_5607 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_20_reg_5672 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_16_reg_5652 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_15_reg_5647 
            = (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
               >> 0x18U);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_24_reg_5692 
            = (0xffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U]);
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_25_reg_5697 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_29_reg_5717 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_74_reg_5582 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_33_reg_5737 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_34_reg_5742 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
                        >> 0x10U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_69_reg_5917 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
                        >> 8U));
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__local_temp_V_70_reg_5922 
            = (0xffU & (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
                        >> 0x10U));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932;
    }
    if ((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932 
            = (0x10U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1));
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter2_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter1_reg;
    }
    if ((IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                  >> 1U) & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter1_reg 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523;
    }
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
          & (0U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
            = ((8U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                ? ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_15_fu_936
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_14_fu_932)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_13_fu_928
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_12_fu_924))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_11_fu_920
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_10_fu_916)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_9_fu_912
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_8_fu_908)))
                : ((4U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                    ? ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_7_fu_904
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_6_fu_900)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_5_fu_896
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_4_fu_892))
                    : ((2U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                        ? ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_3_fu_888
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_2_fu_884)
                        : ((1U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)
                            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_1_fu_880
                            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_fu_876))));
    } else if (((((((((((((((((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x2a400U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                               & (0xeU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1))) 
                              | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                          | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                             & (0x2a400U 
                                                != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                            >> 1U) 
                                           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                    & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                   & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                                 & (0U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                             | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x2a400U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                       | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                           >> 1U) & 
                                          ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                   & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                  & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                 & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                                & (1U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                            | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                        | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                           & (0x2a400U 
                                              != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                      | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                          >> 1U) & 
                                         ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                  & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                 & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                               & (2U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                           | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                       | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                          & (0x2a400U 
                                             != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                               & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                              & (3U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                          | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                         & (0x2a400U 
                                            != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                               & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                              & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                             & (4U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                         | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                     | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                        & (0x2a400U 
                                           != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                    | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                       & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                   | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                               & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                              & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                             & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                            & (5U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                        | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                    | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                       & (0x2a400U 
                                          != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                      >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                              & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                             & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                            & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                           & (6U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                       | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                      & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                     >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                            & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                           & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                          & (7U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                      | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                         & (8U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                     | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                          & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                        & (9U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                    | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                   & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                               | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                              | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                  >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                          & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                         & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                        & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                       & (0xaU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                   | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                        & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                       & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                      & (0xbU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                  | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                              | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                 & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                            | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                          | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                             & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                        & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                       & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                      & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                     & (0xcU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                 | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                      & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                    & (0xdU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) 
                | (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                            | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                               & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                              >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                     & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
                   & (0xfU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1))))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    } else if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                    | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_phi_reg_pp0_iter1_inElem_1_reg_963 = 0U;
    }
    if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_sel_rd) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_B[0x11U];
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[1U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[1U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[2U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[2U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[3U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[3U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[4U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[4U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[5U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[5U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[6U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[6U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[7U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[7U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[8U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[8U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[9U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[9U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xaU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xaU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xbU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xbU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xcU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xcU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xdU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xdU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xeU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xeU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0xfU] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0xfU];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x10U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0x10U];
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_data_out[0x11U] 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_payload_A[0x11U];
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_condition_exit_pp0_iter0_stage0 
        = (((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_done_reg) 
                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2) 
                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__full_n))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm) 
                       >> 1U))) | ((0x2f880U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_t_1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
            & (0x2f880U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_t_1)) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter0_fsm));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__in0_V_TREADY_int_regslice 
        = (((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_done_reg) 
                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2) 
                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__full_n))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm) 
                       >> 1U))) | ((0x2f880U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_t_1) 
                                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
            & (0x2f880U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_t_1)) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter0_fsm));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_condition_242 
        = ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_done_reg) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__full_n))) 
                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm) 
                      >> 1U))) | ((0x2f880U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_t_1) 
                                  & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter0_fsm));
    __Vtableidx105 = ((0x100U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm) 
                                 << 7U)) | ((0x80U 
                                             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                                << 7U)) 
                                            | (((0x2f880U 
                                                 == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_sig_allocacmp_t_1) 
                                                << 6U) 
                                               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter0_fsm) 
                                                   << 5U) 
                                                  | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__intermediate_U__DOT__full_n) 
                                                      << 4U) 
                                                     | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_predicate_op33_write_state2) 
                                                         << 3U) 
                                                        | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_done_reg) 
                                                            << 2U) 
                                                           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_CS_iter1_fsm))))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_6u_54u_194688u_U0__DOT__ap_NS_iter1_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_hf3b24aa4_0
        [__Vtableidx105];
    if (((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0x10U == ((IData)(1U) + vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__trunc_ln218_reg_5936 
            = (3U & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xaU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_10_fu_916 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xbU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_11_fu_920 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xcU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_12_fu_924 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xdU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_13_fu_928 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xeU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_14_fu_932 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0xfU == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_15_fu_936 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (1U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_1_fu_880 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (2U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_2_fu_884 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (3U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_3_fu_888 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (4U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_4_fu_892 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (5U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_5_fu_896 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (6U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_6_fu_900 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (7U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_7_fu_904 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (8U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_8_fu_908 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (9U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_9_fu_912 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    if ((((((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2)) 
          & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)) 
         & (0U == (0xfU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1)))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__inputBuf_V_fu_876 
            = (0x7ffffffU & vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out);
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_data_out 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_sel_rd)
            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_B
            : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_payload_A);
    if (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
               | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                  & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                 >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                           | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                              & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523 
            = (0x2a400U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1);
    }
    if (vlSelf->ap_rst_n) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter3_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter2_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter1_fsm;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter7_fsm;
        if ((2U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 1U;
        } else if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_exit_pp0_iter0_stage0) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_NS_fsm;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm = 1U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm = 1U;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state 
        = vlSelf->__Vdly__finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln290_reg_5932_pp0_iter6_reg) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__icmp_ln249_reg_5523_pp0_iter6_reg)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 0U;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        if ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 1U;
        } else {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 0U;
        }
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    } else if ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state))) {
        if ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                   & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                         >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_data_out;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                          & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
        }
    } else if ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state))) {
        if (vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__i_b_reg) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ 
                = (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                         >> 1U));
            if ((2U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ 
                    = ((0xa8feU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr))
                        ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srl
                       [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr]
                        : 0U);
                if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr))) {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 1U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0xffffU & 0U);
                } else {
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
                    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                        = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr) 
                                      - (IData)(1U)));
                }
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0xffffU & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr));
            }
        } else if ((1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                          & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                = (0xffffU & ((IData)(1U) + (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr)));
        } else if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0xa8feU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr))
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr;
        } else if ((1U & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                          & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                                >> 1U))))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr;
        } else if (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingDataWidthConverter_hls_1__DOT__inst__DOT__StreamingDataWidthConverter_Batch_54u_27u_21632u_U0__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state) 
                       >> 1U))) {
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 1U;
            vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ 
                = ((0xa8feU >= (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr))
                    ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srl
                   [vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr]
                    : 0U);
            if ((0U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr))) {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 1U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
            } else {
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 2U;
                vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ 
                    = (0xffffU & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr) 
                                  - (IData)(1U)));
            }
        }
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__shift_en_o_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__srlo_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_ = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_ = 0U;
    }
    finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rs2) 
           & (~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state) 
                 >> 1U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm 
        = (1U & ((~ (IData)(vlSelf->ap_rst_n)) | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter0_fsm)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_full_ 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__state_)) 
           & (0xa8feU == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_17__DOT__inst__DOT__impl__DOT__addr_)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__en 
        = (1U & (((~ (IData)(finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure)) 
                  | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1)) 
                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__config_ce)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback 
        = ((IData)(finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__backpressure) 
           & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Rb1) 
              | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__config_ce)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter0_fsm 
        = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm;
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__rollback)
            ? vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
           [2U] : vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__Ptr
           [0U]);
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_loop_init_int) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_nxt 
        = ((0x7eU & ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff) 
                       >> 1U) + ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__config_ce)
                                  ? 0U : ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff))
                                           ? 1U : 1U))) 
                     << 1U)) | (1U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__config_ce)
                                       ? (1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff))
                                       : ((1U & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff))
                                           ? 0U : (0x3eU 
                                                   == 
                                                   (0x3fU 
                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2_wstrm__DOT__inst__DOT__core__DOT__mem__DOT__blkStage1__DOT__ptr_eff) 
                                                       >> 1U)))))));
    if (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm) 
         & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_init))) {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2 = 0U;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1 = 0U;
    } else {
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_sf_1 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__sf_fu_836;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__nf_1_fu_940;
        vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1 
            = vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__i_fu_840;
    }
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1 
        = ((0U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_nf_2) 
           & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY 
        = (IData)((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm) 
                              >> 2U)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io 
        = ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID 
        = (((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))) 
            & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
               >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4941_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4949_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4958_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4967_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4975_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4984_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_4993_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5001_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5010_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5019_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5027_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5036_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5045_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5053_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5062_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5071_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5079_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5088_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5097_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5105_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5114_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5123_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5131_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5140_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5149_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5158_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5166_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5175_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5183_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5192_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5200_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5209_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5217_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5226_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5234_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5243_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5251_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5260_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5268_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5277_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5285_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5294_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5303_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5312_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5321_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5330_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5339_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__grp_fu_5348_ce 
        = (1U & (((((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                       >> 1U)) | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                       >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                                     >> 1U))) | ((~ 
                                                  (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                    >> 1U) 
                                                   & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                      | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                         & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                                                 & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                                                    >> 1U))) 
                 | ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                         >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                   | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                      & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                       >> 1U))));
    __Vtableidx35 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                               << 5U)) | ((0x20U & 
                                           ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm) 
                                            << 4U)) 
                                          | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY) 
                                              << 4U) 
                                             | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                 << 3U) 
                                                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                    << 2U) 
                                                   | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter7_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h760de937_0
        [__Vtableidx35];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_exit_pp0_iter0_stage0 
        = (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                  | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                     & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
            & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
           & (0x2a400U == vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1));
    __Vtableidx30 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter2_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx30];
    __Vtableidx31 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter2_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter3_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx31];
    __Vtableidx32 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter3_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter4_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx32];
    __Vtableidx33 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter4_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter5_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx33];
    __Vtableidx34 = ((0x40U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter5_fsm) 
                               << 5U)) | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY) 
                                           << 5U) | 
                                          (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            << 4U) 
                                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                               << 3U) 
                                              | ((4U 
                                                  & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                     << 1U)) 
                                                 | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter6_fsm))))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter6_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h7621a6e4_0
        [__Vtableidx34];
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_condition_4262 
        = ((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                 | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                    & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                   & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
               | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                   >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                             | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
           & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__in0_V_TREADY_int_regslice 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm) 
            >> 2U) & (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1)) 
                      & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__weights_V_TREADY_int_regslice 
        = (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm) 
            >> 2U) & (((~ ((((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                             | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                           | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                               >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                         | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                            & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                       & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                      & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1)));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_NS_iter1_fsm 
        = ((2U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm))
            ? ((((~ (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                      | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                         & (0x2a400U != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                     | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                        & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))) 
                 & (~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                        >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))
                ? 2U : ((1U & ((~ (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                    >> 1U) & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                              | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                 & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY)))))) 
                               & ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm)) 
                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm) 
                                     & (((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                         | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                            & (0x2a400U 
                                               != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                        | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                           & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state))))))))
                         ? 1U : 2U)) : ((1U == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter1_fsm))
                                         ? (((~ (((
                                                   (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)) 
                                                   | ((~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_weights_V_U__DOT__B_V_data_1_state)) 
                                                      & (0x2a400U 
                                                         != vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_sig_allocacmp_i_1))) 
                                                  | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op75_read_state1) 
                                                     & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_in0_V_U__DOT__B_V_data_1_state)))) 
                                                 | (((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                                                     >> 1U) 
                                                    & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                                                       | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                                                          & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))))) 
                                             & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter0_fsm))
                                             ? 2U : 1U)
                                         : 0U));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_done_int 
        = ((((~ ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_block_state8_io) 
                 | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_predicate_op1018_write_state8) 
                    & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TREADY))))) 
             & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_CS_iter7_fsm) 
                >> 1U)) & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_loop_exit_ready_pp0_iter7_reg)) 
           | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_done_reg));
    __Vtableidx29 = ((0x80U & ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm) 
                               << 5U)) | ((((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__ap_done_int) 
                                            | ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30__DOT__flow_control_loop_pipe_sequential_init_U__DOT__ap_done_cache) 
                                               & (~ (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg)))) 
                                           << 6U) | 
                                          ((0x20U & 
                                            ((IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm) 
                                             << 2U)) 
                                           | (((((3U 
                                                  == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state)) 
                                                 & (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__StreamingFIFO_rtl_18__DOT__inst__DOT__impl__DOT__i_b_reg)) 
                                                | (1U 
                                                   == (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__regslice_both_out_V_U__DOT__B_V_data_1_state))) 
                                               << 4U) 
                                              | (IData)(vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_CS_fsm)))));
    vlSelf->finn_design_wrapper__DOT__finn_design_i__DOT__MVAU_hls_2__DOT__MVAU_hls_2__DOT__inst__DOT__ap_NS_fsm 
        = Vfinn_design_wrapper__ConstPool__TABLE_h4379c313_0
        [__Vtableidx29];
}
