// Seed: 1213507330
module module_0 ();
  reg id_1;
  always_ff
    if (id_1) return id_1 - 1;
    else id_1 <= 1;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6 = id_1[1][1], id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always if (1);
  wire id_8;
endmodule
