
full_pinout.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  08005d58  08005d58  00015d58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005fe8  08005fe8  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08005fe8  08005fe8  00015fe8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ff0  08005ff0  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ff0  08005ff0  00015ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005ff4  08005ff4  00015ff4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08005ff8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  20000098  08006090  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  08006090  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbe2  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c63  00000000  00000000  0002ccaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc0  00000000  00000000  0002e910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b18  00000000  00000000  0002f4d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022e9d  00000000  00000000  0002ffe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd20  00000000  00000000  00052e85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d77f9  00000000  00000000  0005fba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013739e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035b8  00000000  00000000  001373f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000098 	.word	0x20000098
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005d40 	.word	0x08005d40

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000009c 	.word	0x2000009c
 80001c4:	08005d40 	.word	0x08005d40

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2f>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa8:	bf24      	itt	cs
 8000aaa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab2:	d90d      	bls.n	8000ad0 <__aeabi_d2f+0x30>
 8000ab4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000abc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac8:	bf08      	it	eq
 8000aca:	f020 0001 	biceq.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad4:	d121      	bne.n	8000b1a <__aeabi_d2f+0x7a>
 8000ad6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ada:	bfbc      	itt	lt
 8000adc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	4770      	bxlt	lr
 8000ae2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aea:	f1c2 0218 	rsb	r2, r2, #24
 8000aee:	f1c2 0c20 	rsb	ip, r2, #32
 8000af2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af6:	fa20 f002 	lsr.w	r0, r0, r2
 8000afa:	bf18      	it	ne
 8000afc:	f040 0001 	orrne.w	r0, r0, #1
 8000b00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b0c:	ea40 000c 	orr.w	r0, r0, ip
 8000b10:	fa23 f302 	lsr.w	r3, r3, r2
 8000b14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b18:	e7cc      	b.n	8000ab4 <__aeabi_d2f+0x14>
 8000b1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1e:	d107      	bne.n	8000b30 <__aeabi_d2f+0x90>
 8000b20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b24:	bf1e      	ittt	ne
 8000b26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2e:	4770      	bxne	lr
 8000b30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop

08000b40 <__aeabi_uldivmod>:
 8000b40:	b953      	cbnz	r3, 8000b58 <__aeabi_uldivmod+0x18>
 8000b42:	b94a      	cbnz	r2, 8000b58 <__aeabi_uldivmod+0x18>
 8000b44:	2900      	cmp	r1, #0
 8000b46:	bf08      	it	eq
 8000b48:	2800      	cmpeq	r0, #0
 8000b4a:	bf1c      	itt	ne
 8000b4c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b50:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b54:	f000 b96e 	b.w	8000e34 <__aeabi_idiv0>
 8000b58:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b5c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b60:	f000 f806 	bl	8000b70 <__udivmoddi4>
 8000b64:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b6c:	b004      	add	sp, #16
 8000b6e:	4770      	bx	lr

08000b70 <__udivmoddi4>:
 8000b70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b74:	9d08      	ldr	r5, [sp, #32]
 8000b76:	4604      	mov	r4, r0
 8000b78:	468c      	mov	ip, r1
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	f040 8083 	bne.w	8000c86 <__udivmoddi4+0x116>
 8000b80:	428a      	cmp	r2, r1
 8000b82:	4617      	mov	r7, r2
 8000b84:	d947      	bls.n	8000c16 <__udivmoddi4+0xa6>
 8000b86:	fab2 f282 	clz	r2, r2
 8000b8a:	b142      	cbz	r2, 8000b9e <__udivmoddi4+0x2e>
 8000b8c:	f1c2 0020 	rsb	r0, r2, #32
 8000b90:	fa24 f000 	lsr.w	r0, r4, r0
 8000b94:	4091      	lsls	r1, r2
 8000b96:	4097      	lsls	r7, r2
 8000b98:	ea40 0c01 	orr.w	ip, r0, r1
 8000b9c:	4094      	lsls	r4, r2
 8000b9e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ba2:	0c23      	lsrs	r3, r4, #16
 8000ba4:	fbbc f6f8 	udiv	r6, ip, r8
 8000ba8:	fa1f fe87 	uxth.w	lr, r7
 8000bac:	fb08 c116 	mls	r1, r8, r6, ip
 8000bb0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bb4:	fb06 f10e 	mul.w	r1, r6, lr
 8000bb8:	4299      	cmp	r1, r3
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x60>
 8000bbc:	18fb      	adds	r3, r7, r3
 8000bbe:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bc2:	f080 8119 	bcs.w	8000df8 <__udivmoddi4+0x288>
 8000bc6:	4299      	cmp	r1, r3
 8000bc8:	f240 8116 	bls.w	8000df8 <__udivmoddi4+0x288>
 8000bcc:	3e02      	subs	r6, #2
 8000bce:	443b      	add	r3, r7
 8000bd0:	1a5b      	subs	r3, r3, r1
 8000bd2:	b2a4      	uxth	r4, r4
 8000bd4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bd8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bdc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000be0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000be4:	45a6      	cmp	lr, r4
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x8c>
 8000be8:	193c      	adds	r4, r7, r4
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bee:	f080 8105 	bcs.w	8000dfc <__udivmoddi4+0x28c>
 8000bf2:	45a6      	cmp	lr, r4
 8000bf4:	f240 8102 	bls.w	8000dfc <__udivmoddi4+0x28c>
 8000bf8:	3802      	subs	r0, #2
 8000bfa:	443c      	add	r4, r7
 8000bfc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c00:	eba4 040e 	sub.w	r4, r4, lr
 8000c04:	2600      	movs	r6, #0
 8000c06:	b11d      	cbz	r5, 8000c10 <__udivmoddi4+0xa0>
 8000c08:	40d4      	lsrs	r4, r2
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c10:	4631      	mov	r1, r6
 8000c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c16:	b902      	cbnz	r2, 8000c1a <__udivmoddi4+0xaa>
 8000c18:	deff      	udf	#255	; 0xff
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	2a00      	cmp	r2, #0
 8000c20:	d150      	bne.n	8000cc4 <__udivmoddi4+0x154>
 8000c22:	1bcb      	subs	r3, r1, r7
 8000c24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c28:	fa1f f887 	uxth.w	r8, r7
 8000c2c:	2601      	movs	r6, #1
 8000c2e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c32:	0c21      	lsrs	r1, r4, #16
 8000c34:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c3c:	fb08 f30c 	mul.w	r3, r8, ip
 8000c40:	428b      	cmp	r3, r1
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0xe4>
 8000c44:	1879      	adds	r1, r7, r1
 8000c46:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0xe2>
 8000c4c:	428b      	cmp	r3, r1
 8000c4e:	f200 80e9 	bhi.w	8000e24 <__udivmoddi4+0x2b4>
 8000c52:	4684      	mov	ip, r0
 8000c54:	1ac9      	subs	r1, r1, r3
 8000c56:	b2a3      	uxth	r3, r4
 8000c58:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c5c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c60:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c64:	fb08 f800 	mul.w	r8, r8, r0
 8000c68:	45a0      	cmp	r8, r4
 8000c6a:	d907      	bls.n	8000c7c <__udivmoddi4+0x10c>
 8000c6c:	193c      	adds	r4, r7, r4
 8000c6e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c72:	d202      	bcs.n	8000c7a <__udivmoddi4+0x10a>
 8000c74:	45a0      	cmp	r8, r4
 8000c76:	f200 80d9 	bhi.w	8000e2c <__udivmoddi4+0x2bc>
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	eba4 0408 	sub.w	r4, r4, r8
 8000c80:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c84:	e7bf      	b.n	8000c06 <__udivmoddi4+0x96>
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d909      	bls.n	8000c9e <__udivmoddi4+0x12e>
 8000c8a:	2d00      	cmp	r5, #0
 8000c8c:	f000 80b1 	beq.w	8000df2 <__udivmoddi4+0x282>
 8000c90:	2600      	movs	r6, #0
 8000c92:	e9c5 0100 	strd	r0, r1, [r5]
 8000c96:	4630      	mov	r0, r6
 8000c98:	4631      	mov	r1, r6
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	fab3 f683 	clz	r6, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d14a      	bne.n	8000d3c <__udivmoddi4+0x1cc>
 8000ca6:	428b      	cmp	r3, r1
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0x140>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 80b8 	bhi.w	8000e20 <__udivmoddi4+0x2b0>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb61 0103 	sbc.w	r1, r1, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	468c      	mov	ip, r1
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0a8      	beq.n	8000c10 <__udivmoddi4+0xa0>
 8000cbe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000cc2:	e7a5      	b.n	8000c10 <__udivmoddi4+0xa0>
 8000cc4:	f1c2 0320 	rsb	r3, r2, #32
 8000cc8:	fa20 f603 	lsr.w	r6, r0, r3
 8000ccc:	4097      	lsls	r7, r2
 8000cce:	fa01 f002 	lsl.w	r0, r1, r2
 8000cd2:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd6:	40d9      	lsrs	r1, r3
 8000cd8:	4330      	orrs	r0, r6
 8000cda:	0c03      	lsrs	r3, r0, #16
 8000cdc:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	fb0e 1116 	mls	r1, lr, r6, r1
 8000ce8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cec:	fb06 f108 	mul.w	r1, r6, r8
 8000cf0:	4299      	cmp	r1, r3
 8000cf2:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf6:	d909      	bls.n	8000d0c <__udivmoddi4+0x19c>
 8000cf8:	18fb      	adds	r3, r7, r3
 8000cfa:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000cfe:	f080 808d 	bcs.w	8000e1c <__udivmoddi4+0x2ac>
 8000d02:	4299      	cmp	r1, r3
 8000d04:	f240 808a 	bls.w	8000e1c <__udivmoddi4+0x2ac>
 8000d08:	3e02      	subs	r6, #2
 8000d0a:	443b      	add	r3, r7
 8000d0c:	1a5b      	subs	r3, r3, r1
 8000d0e:	b281      	uxth	r1, r0
 8000d10:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d14:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb00 f308 	mul.w	r3, r0, r8
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x1c4>
 8000d24:	1879      	adds	r1, r7, r1
 8000d26:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d2a:	d273      	bcs.n	8000e14 <__udivmoddi4+0x2a4>
 8000d2c:	428b      	cmp	r3, r1
 8000d2e:	d971      	bls.n	8000e14 <__udivmoddi4+0x2a4>
 8000d30:	3802      	subs	r0, #2
 8000d32:	4439      	add	r1, r7
 8000d34:	1acb      	subs	r3, r1, r3
 8000d36:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d3a:	e778      	b.n	8000c2e <__udivmoddi4+0xbe>
 8000d3c:	f1c6 0c20 	rsb	ip, r6, #32
 8000d40:	fa03 f406 	lsl.w	r4, r3, r6
 8000d44:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d48:	431c      	orrs	r4, r3
 8000d4a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000d52:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d56:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d5a:	431f      	orrs	r7, r3
 8000d5c:	0c3b      	lsrs	r3, r7, #16
 8000d5e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d62:	fa1f f884 	uxth.w	r8, r4
 8000d66:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d6a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d6e:	fb09 fa08 	mul.w	sl, r9, r8
 8000d72:	458a      	cmp	sl, r1
 8000d74:	fa02 f206 	lsl.w	r2, r2, r6
 8000d78:	fa00 f306 	lsl.w	r3, r0, r6
 8000d7c:	d908      	bls.n	8000d90 <__udivmoddi4+0x220>
 8000d7e:	1861      	adds	r1, r4, r1
 8000d80:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d84:	d248      	bcs.n	8000e18 <__udivmoddi4+0x2a8>
 8000d86:	458a      	cmp	sl, r1
 8000d88:	d946      	bls.n	8000e18 <__udivmoddi4+0x2a8>
 8000d8a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d8e:	4421      	add	r1, r4
 8000d90:	eba1 010a 	sub.w	r1, r1, sl
 8000d94:	b2bf      	uxth	r7, r7
 8000d96:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d9a:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d9e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000da2:	fb00 f808 	mul.w	r8, r0, r8
 8000da6:	45b8      	cmp	r8, r7
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x24a>
 8000daa:	19e7      	adds	r7, r4, r7
 8000dac:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000db0:	d22e      	bcs.n	8000e10 <__udivmoddi4+0x2a0>
 8000db2:	45b8      	cmp	r8, r7
 8000db4:	d92c      	bls.n	8000e10 <__udivmoddi4+0x2a0>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4427      	add	r7, r4
 8000dba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dbe:	eba7 0708 	sub.w	r7, r7, r8
 8000dc2:	fba0 8902 	umull	r8, r9, r0, r2
 8000dc6:	454f      	cmp	r7, r9
 8000dc8:	46c6      	mov	lr, r8
 8000dca:	4649      	mov	r1, r9
 8000dcc:	d31a      	bcc.n	8000e04 <__udivmoddi4+0x294>
 8000dce:	d017      	beq.n	8000e00 <__udivmoddi4+0x290>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x27a>
 8000dd2:	ebb3 020e 	subs.w	r2, r3, lr
 8000dd6:	eb67 0701 	sbc.w	r7, r7, r1
 8000dda:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000dde:	40f2      	lsrs	r2, r6
 8000de0:	ea4c 0202 	orr.w	r2, ip, r2
 8000de4:	40f7      	lsrs	r7, r6
 8000de6:	e9c5 2700 	strd	r2, r7, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	462e      	mov	r6, r5
 8000df4:	4628      	mov	r0, r5
 8000df6:	e70b      	b.n	8000c10 <__udivmoddi4+0xa0>
 8000df8:	4606      	mov	r6, r0
 8000dfa:	e6e9      	b.n	8000bd0 <__udivmoddi4+0x60>
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	e6fd      	b.n	8000bfc <__udivmoddi4+0x8c>
 8000e00:	4543      	cmp	r3, r8
 8000e02:	d2e5      	bcs.n	8000dd0 <__udivmoddi4+0x260>
 8000e04:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e08:	eb69 0104 	sbc.w	r1, r9, r4
 8000e0c:	3801      	subs	r0, #1
 8000e0e:	e7df      	b.n	8000dd0 <__udivmoddi4+0x260>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e7d2      	b.n	8000dba <__udivmoddi4+0x24a>
 8000e14:	4660      	mov	r0, ip
 8000e16:	e78d      	b.n	8000d34 <__udivmoddi4+0x1c4>
 8000e18:	4681      	mov	r9, r0
 8000e1a:	e7b9      	b.n	8000d90 <__udivmoddi4+0x220>
 8000e1c:	4666      	mov	r6, ip
 8000e1e:	e775      	b.n	8000d0c <__udivmoddi4+0x19c>
 8000e20:	4630      	mov	r0, r6
 8000e22:	e74a      	b.n	8000cba <__udivmoddi4+0x14a>
 8000e24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e28:	4439      	add	r1, r7
 8000e2a:	e713      	b.n	8000c54 <__udivmoddi4+0xe4>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	443c      	add	r4, r7
 8000e30:	e724      	b.n	8000c7c <__udivmoddi4+0x10c>
 8000e32:	bf00      	nop

08000e34 <__aeabi_idiv0>:
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop

08000e38 <main>:
  	  	  "Da li ste bili u kontaktu s nekim ko je bio pozitivan na COVID-19?"};
char* warning = "Molimo Vas da se javite na najblize COVID odjeljenje.";


int main(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e3e:	f001 fca5 	bl	800278c <HAL_Init>
 // SystemClock_Config();
  /* Initialize all configured peripherals */
  initUSART2(921600);
 8000e42:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 8000e46:	f001 fa01 	bl	800224c <initUSART2>
  MX_GPIO_Init();
 8000e4a:	f000 fc0b 	bl	8001664 <MX_GPIO_Init>
  MX_TIM12_Init();
 8000e4e:	f000 fb7d 	bl	800154c <MX_TIM12_Init>
  MX_USART2_UART_Init();
 8000e52:	f000 fbdd 	bl	8001610 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000e56:	f000 fb27 	bl	80014a8 <MX_ADC1_Init>

  HAL_TIM_Base_Start(&htim12); //Initialize stm32 timer for DC motor
 8000e5a:	4837      	ldr	r0, [pc, #220]	; (8000f38 <main+0x100>)
 8000e5c:	f002 fc80 	bl	8003760 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim12,TIM_CHANNEL_1);
 8000e60:	2100      	movs	r1, #0
 8000e62:	4835      	ldr	r0, [pc, #212]	; (8000f38 <main+0x100>)
 8000e64:	f002 fd3e 	bl	80038e4 <HAL_TIM_PWM_Start>
  float cels;
  float raw;
  while(1){
	  /* run this while loop until IR sensor detects object
	  - this stops the program from running until an object is detected */
	  while(!movementDetected());
 8000e68:	bf00      	nop
 8000e6a:	f000 f997 	bl	800119c <movementDetected>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d0fa      	beq.n	8000e6a <main+0x32>

	  HAL_Delay(500);
 8000e74:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e78:	f001 fcfa 	bl	8002870 <HAL_Delay>

	  printUSART2("Dobrodosli.\n");
 8000e7c:	482f      	ldr	r0, [pc, #188]	; (8000f3c <main+0x104>)
 8000e7e:	f001 fa53 	bl	8002328 <printUSART2>
	  printUSART2("Molimo Vas dodirnite senzor za mjerenje temperature i sacekajte da se Vasa temperatura izmjeri.\n");
 8000e82:	482f      	ldr	r0, [pc, #188]	; (8000f40 <main+0x108>)
 8000e84:	f001 fa50 	bl	8002328 <printUSART2>
	  HAL_Delay(3000);
 8000e88:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e8c:	f001 fcf0 	bl	8002870 <HAL_Delay>
	  while(mjerenje() < 32);
 8000e90:	bf00      	nop
 8000e92:	f000 f861 	bl	8000f58 <mjerenje>
 8000e96:	eef0 7a40 	vmov.f32	s15, s0
 8000e9a:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8000f44 <main+0x10c>
 8000e9e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea6:	d4f4      	bmi.n	8000e92 <main+0x5a>
	  printUSART2("Mjerenje ...\n");
 8000ea8:	4827      	ldr	r0, [pc, #156]	; (8000f48 <main+0x110>)
 8000eaa:	f001 fa3d 	bl	8002328 <printUSART2>
	  cels = mjerenje();
 8000eae:	f000 f853 	bl	8000f58 <mjerenje>
 8000eb2:	ed87 0a01 	vstr	s0, [r7, #4]
	  HAL_Delay(3000);
 8000eb6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000eba:	f001 fcd9 	bl	8002870 <HAL_Delay>


	  // output temperature
	  char res[4];
	  ftoa(cels, res, 1);
 8000ebe:	463b      	mov	r3, r7
 8000ec0:	2101      	movs	r1, #1
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	ed97 0a01 	vldr	s0, [r7, #4]
 8000ec8:	f000 fa7a 	bl	80013c0 <ftoa>
	  printUSART2("Vasa temperatura iznosi %s stepeni Celzijusa.\n", res);
 8000ecc:	463b      	mov	r3, r7
 8000ece:	4619      	mov	r1, r3
 8000ed0:	481e      	ldr	r0, [pc, #120]	; (8000f4c <main+0x114>)
 8000ed2:	f001 fa29 	bl	8002328 <printUSART2>

	 // if a person's temperature is higher than normal, stop the program and output the warning message
	 if(cels > 36.9) yesAnswer();
 8000ed6:	6878      	ldr	r0, [r7, #4]
 8000ed8:	f7ff fada 	bl	8000490 <__aeabi_f2d>
 8000edc:	a314      	add	r3, pc, #80	; (adr r3, 8000f30 <main+0xf8>)
 8000ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee2:	f7ff fdbd 	bl	8000a60 <__aeabi_dcmpgt>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d002      	beq.n	8000ef2 <main+0xba>
 8000eec:	f000 f97c 	bl	80011e8 <yesAnswer>
 8000ef0:	e001      	b.n	8000ef6 <main+0xbe>
	 else  outputQuestions();
 8000ef2:	f000 f8d5 	bl	80010a0 <outputQuestions>
	 HAL_Delay(4000);
 8000ef6:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8000efa:	f001 fcb9 	bl	8002870 <HAL_Delay>
	 // turn off the LEDs and motor before new program run
	 HAL_GPIO_WritePin(GPIOD,red_Pin,GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f04:	4812      	ldr	r0, [pc, #72]	; (8000f50 <main+0x118>)
 8000f06:	f002 fb69 	bl	80035dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOD,green_Pin, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f10:	480f      	ldr	r0, [pc, #60]	; (8000f50 <main+0x118>)
 8000f12:	f002 fb63 	bl	80035dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOA,DC_in1_Pin,GPIO_PIN_RESET);
 8000f16:	2200      	movs	r2, #0
 8000f18:	2110      	movs	r1, #16
 8000f1a:	480e      	ldr	r0, [pc, #56]	; (8000f54 <main+0x11c>)
 8000f1c:	f002 fb5e 	bl	80035dc <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOA,DC_in2_Pin,GPIO_PIN_RESET);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2120      	movs	r1, #32
 8000f24:	480b      	ldr	r0, [pc, #44]	; (8000f54 <main+0x11c>)
 8000f26:	f002 fb59 	bl	80035dc <HAL_GPIO_WritePin>
  while(1){
 8000f2a:	e79d      	b.n	8000e68 <main+0x30>
 8000f2c:	f3af 8000 	nop.w
 8000f30:	33333333 	.word	0x33333333
 8000f34:	40427333 	.word	0x40427333
 8000f38:	20000154 	.word	0x20000154
 8000f3c:	08005eb4 	.word	0x08005eb4
 8000f40:	08005ec4 	.word	0x08005ec4
 8000f44:	42000000 	.word	0x42000000
 8000f48:	08005f28 	.word	0x08005f28
 8000f4c:	08005f38 	.word	0x08005f38
 8000f50:	40020c00 	.word	0x40020c00
 8000f54:	40020000 	.word	0x40020000

08000f58 <mjerenje>:

  }

}

float mjerenje(){
 8000f58:	b5b0      	push	{r4, r5, r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
	float raw = getADC();
 8000f5e:	f000 fa8b 	bl	8001478 <getADC>
 8000f62:	4603      	mov	r3, r0
 8000f64:	ee07 3a90 	vmov	s15, r3
 8000f68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f6c:	edc7 7a01 	vstr	s15, [r7, #4]
	R2 = R1 * (1023.0 / raw - 1.0);
 8000f70:	4b43      	ldr	r3, [pc, #268]	; (8001080 <mjerenje+0x128>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff fa8b 	bl	8000490 <__aeabi_f2d>
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	460d      	mov	r5, r1
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f7ff fa86 	bl	8000490 <__aeabi_f2d>
 8000f84:	4602      	mov	r2, r0
 8000f86:	460b      	mov	r3, r1
 8000f88:	a139      	add	r1, pc, #228	; (adr r1, 8001070 <mjerenje+0x118>)
 8000f8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000f8e:	f7ff fc01 	bl	8000794 <__aeabi_ddiv>
 8000f92:	4602      	mov	r2, r0
 8000f94:	460b      	mov	r3, r1
 8000f96:	4610      	mov	r0, r2
 8000f98:	4619      	mov	r1, r3
 8000f9a:	f04f 0200 	mov.w	r2, #0
 8000f9e:	4b39      	ldr	r3, [pc, #228]	; (8001084 <mjerenje+0x12c>)
 8000fa0:	f7ff f916 	bl	80001d0 <__aeabi_dsub>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	4620      	mov	r0, r4
 8000faa:	4629      	mov	r1, r5
 8000fac:	f7ff fac8 	bl	8000540 <__aeabi_dmul>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	4610      	mov	r0, r2
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	f7ff fd72 	bl	8000aa0 <__aeabi_d2f>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	4a32      	ldr	r2, [pc, #200]	; (8001088 <mjerenje+0x130>)
 8000fc0:	6013      	str	r3, [r2, #0]
	logR2 = log(R2);
 8000fc2:	4b31      	ldr	r3, [pc, #196]	; (8001088 <mjerenje+0x130>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fa62 	bl	8000490 <__aeabi_f2d>
 8000fcc:	4602      	mov	r2, r0
 8000fce:	460b      	mov	r3, r1
 8000fd0:	ec43 2b10 	vmov	d0, r2, r3
 8000fd4:	f003 fcf4 	bl	80049c0 <log>
 8000fd8:	ec53 2b10 	vmov	r2, r3, d0
 8000fdc:	4610      	mov	r0, r2
 8000fde:	4619      	mov	r1, r3
 8000fe0:	f7ff fd5e 	bl	8000aa0 <__aeabi_d2f>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	4a29      	ldr	r2, [pc, #164]	; (800108c <mjerenje+0x134>)
 8000fe8:	6013      	str	r3, [r2, #0]
	T = (1.0 / (c1 + c2*logR2 + c3*logR2*logR2*logR2));
 8000fea:	4b29      	ldr	r3, [pc, #164]	; (8001090 <mjerenje+0x138>)
 8000fec:	ed93 7a00 	vldr	s14, [r3]
 8000ff0:	4b26      	ldr	r3, [pc, #152]	; (800108c <mjerenje+0x134>)
 8000ff2:	edd3 7a00 	vldr	s15, [r3]
 8000ff6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ffa:	4b26      	ldr	r3, [pc, #152]	; (8001094 <mjerenje+0x13c>)
 8000ffc:	edd3 7a00 	vldr	s15, [r3]
 8001000:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001004:	4b24      	ldr	r3, [pc, #144]	; (8001098 <mjerenje+0x140>)
 8001006:	edd3 6a00 	vldr	s13, [r3]
 800100a:	4b20      	ldr	r3, [pc, #128]	; (800108c <mjerenje+0x134>)
 800100c:	edd3 7a00 	vldr	s15, [r3]
 8001010:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001014:	4b1d      	ldr	r3, [pc, #116]	; (800108c <mjerenje+0x134>)
 8001016:	edd3 7a00 	vldr	s15, [r3]
 800101a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800101e:	4b1b      	ldr	r3, [pc, #108]	; (800108c <mjerenje+0x134>)
 8001020:	edd3 7a00 	vldr	s15, [r3]
 8001024:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001028:	ee37 7a27 	vadd.f32	s14, s14, s15
 800102c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001030:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001034:	4b19      	ldr	r3, [pc, #100]	; (800109c <mjerenje+0x144>)
 8001036:	edc3 7a00 	vstr	s15, [r3]
	return (T - 273.15);
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <mjerenje+0x144>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff fa26 	bl	8000490 <__aeabi_f2d>
 8001044:	a30c      	add	r3, pc, #48	; (adr r3, 8001078 <mjerenje+0x120>)
 8001046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104a:	f7ff f8c1 	bl	80001d0 <__aeabi_dsub>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4610      	mov	r0, r2
 8001054:	4619      	mov	r1, r3
 8001056:	f7ff fd23 	bl	8000aa0 <__aeabi_d2f>
 800105a:	4603      	mov	r3, r0
 800105c:	ee07 3a90 	vmov	s15, r3
}
 8001060:	eeb0 0a67 	vmov.f32	s0, s15
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bdb0      	pop	{r4, r5, r7, pc}
 800106a:	bf00      	nop
 800106c:	f3af 8000 	nop.w
 8001070:	00000000 	.word	0x00000000
 8001074:	408ff800 	.word	0x408ff800
 8001078:	66666666 	.word	0x66666666
 800107c:	40711266 	.word	0x40711266
 8001080:	20000000 	.word	0x20000000
 8001084:	3ff00000 	.word	0x3ff00000
 8001088:	2000010c 	.word	0x2000010c
 800108c:	2000019c 	.word	0x2000019c
 8001090:	20000008 	.word	0x20000008
 8001094:	20000004 	.word	0x20000004
 8001098:	2000000c 	.word	0x2000000c
 800109c:	200000bc 	.word	0x200000bc

080010a0 <outputQuestions>:

void outputQuestions(void){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0

	HAL_Delay(100);
 80010a6:	2064      	movs	r0, #100	; 0x64
 80010a8:	f001 fbe2 	bl	8002870 <HAL_Delay>
	counter = 0; // counter for questions[] array
 80010ac:	4b36      	ldr	r3, [pc, #216]	; (8001188 <outputQuestions+0xe8>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
		// should be initialized to 0 every time the program goes trough loop again
	int odgovor;
	// first question
	printUSART2("%s ", nextQuestion());
 80010b2:	f000 f885 	bl	80011c0 <nextQuestion>
 80010b6:	4603      	mov	r3, r0
 80010b8:	4619      	mov	r1, r3
 80010ba:	4834      	ldr	r0, [pc, #208]	; (800118c <outputQuestions+0xec>)
 80010bc:	f001 f934 	bl	8002328 <printUSART2>

	// check for YES button press
	if((odgovor = checkYes()) > 0) { yesAnswer(); return; }
 80010c0:	f000 f8a8 	bl	8001214 <checkYes>
 80010c4:	6078      	str	r0, [r7, #4]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	dd02      	ble.n	80010d2 <outputQuestions+0x32>
 80010cc:	f000 f88c 	bl	80011e8 <yesAnswer>
 80010d0:	e057      	b.n	8001182 <outputQuestions+0xe2>
	else if (odgovor == 0){
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d150      	bne.n	800117a <outputQuestions+0xda>
		// second question
		printUSART2("%s ", nextQuestion());
 80010d8:	f000 f872 	bl	80011c0 <nextQuestion>
 80010dc:	4603      	mov	r3, r0
 80010de:	4619      	mov	r1, r3
 80010e0:	482a      	ldr	r0, [pc, #168]	; (800118c <outputQuestions+0xec>)
 80010e2:	f001 f921 	bl	8002328 <printUSART2>
		if((odgovor = checkYes()) > 0) { yesAnswer(); return; }
 80010e6:	f000 f895 	bl	8001214 <checkYes>
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	dd02      	ble.n	80010f8 <outputQuestions+0x58>
 80010f2:	f000 f879 	bl	80011e8 <yesAnswer>
 80010f6:	e044      	b.n	8001182 <outputQuestions+0xe2>
		else if(odgovor == 0){
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d13d      	bne.n	800117a <outputQuestions+0xda>
			// 3rd question
			printUSART2("%s ", nextQuestion());
 80010fe:	f000 f85f 	bl	80011c0 <nextQuestion>
 8001102:	4603      	mov	r3, r0
 8001104:	4619      	mov	r1, r3
 8001106:	4821      	ldr	r0, [pc, #132]	; (800118c <outputQuestions+0xec>)
 8001108:	f001 f90e 	bl	8002328 <printUSART2>
			if((odgovor = checkYes()) > 0) { yesAnswer(); return; }
 800110c:	f000 f882 	bl	8001214 <checkYes>
 8001110:	6078      	str	r0, [r7, #4]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2b00      	cmp	r3, #0
 8001116:	dd02      	ble.n	800111e <outputQuestions+0x7e>
 8001118:	f000 f866 	bl	80011e8 <yesAnswer>
 800111c:	e031      	b.n	8001182 <outputQuestions+0xe2>
				else if(odgovor == 0){
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d12a      	bne.n	800117a <outputQuestions+0xda>
					// 4th question
					printUSART2("%s ", nextQuestion());
 8001124:	f000 f84c 	bl	80011c0 <nextQuestion>
 8001128:	4603      	mov	r3, r0
 800112a:	4619      	mov	r1, r3
 800112c:	4817      	ldr	r0, [pc, #92]	; (800118c <outputQuestions+0xec>)
 800112e:	f001 f8fb 	bl	8002328 <printUSART2>
					if((odgovor = checkYes()) > 0) { yesAnswer(); return; }
 8001132:	f000 f86f 	bl	8001214 <checkYes>
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2b00      	cmp	r3, #0
 800113c:	dd02      	ble.n	8001144 <outputQuestions+0xa4>
 800113e:	f000 f853 	bl	80011e8 <yesAnswer>
 8001142:	e01e      	b.n	8001182 <outputQuestions+0xe2>
					else if(odgovor == 0){
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d117      	bne.n	800117a <outputQuestions+0xda>
						 HAL_GPIO_WritePin(GPIOD,green_Pin, GPIO_PIN_SET); // turn on green LED
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001150:	480f      	ldr	r0, [pc, #60]	; (8001190 <outputQuestions+0xf0>)
 8001152:	f002 fa43 	bl	80035dc <HAL_GPIO_WritePin>
						 printUSART2("Mozete uci u prostoriju.\n\n");
 8001156:	480f      	ldr	r0, [pc, #60]	; (8001194 <outputQuestions+0xf4>)
 8001158:	f001 f8e6 	bl	8002328 <printUSART2>
						 HAL_Delay(3000);
 800115c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001160:	f001 fb86 	bl	8002870 <HAL_Delay>
						 HAL_GPIO_WritePin(GPIOA,DC_in1_Pin,GPIO_PIN_SET);   // Start motor clockwise rotation
 8001164:	2201      	movs	r2, #1
 8001166:	2110      	movs	r1, #16
 8001168:	480b      	ldr	r0, [pc, #44]	; (8001198 <outputQuestions+0xf8>)
 800116a:	f002 fa37 	bl	80035dc <HAL_GPIO_WritePin>
						 HAL_GPIO_WritePin(GPIOA,DC_in2_Pin,GPIO_PIN_RESET);
 800116e:	2200      	movs	r2, #0
 8001170:	2120      	movs	r1, #32
 8001172:	4809      	ldr	r0, [pc, #36]	; (8001198 <outputQuestions+0xf8>)
 8001174:	f002 fa32 	bl	80035dc <HAL_GPIO_WritePin>
						 return;
 8001178:	e003      	b.n	8001182 <outputQuestions+0xe2>
					}
				}
		}
	}

	HAL_Delay(1000);
 800117a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800117e:	f001 fb77 	bl	8002870 <HAL_Delay>

}
 8001182:	3708      	adds	r7, #8
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000108 	.word	0x20000108
 800118c:	08005f68 	.word	0x08005f68
 8001190:	40020c00 	.word	0x40020c00
 8001194:	08005f6c 	.word	0x08005f6c
 8001198:	40020000 	.word	0x40020000

0800119c <movementDetected>:


int movementDetected(){
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	// IR sensor returns LOW (0) when an object is detected
	if(HAL_GPIO_ReadPin(IR_sensor_GPIO_Port, IR_sensor_Pin) == GPIO_PIN_RESET){
 80011a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <movementDetected+0x20>)
 80011a6:	f002 fa01 	bl	80035ac <HAL_GPIO_ReadPin>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d101      	bne.n	80011b4 <movementDetected+0x18>
		return 1;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e000      	b.n	80011b6 <movementDetected+0x1a>
	}
	else return 0;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40020000 	.word	0x40020000

080011c0 <nextQuestion>:

char* nextQuestion(){
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
	return questions[counter++];
 80011c4:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <nextQuestion+0x20>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	1c5a      	adds	r2, r3, #1
 80011ca:	4905      	ldr	r1, [pc, #20]	; (80011e0 <nextQuestion+0x20>)
 80011cc:	600a      	str	r2, [r1, #0]
 80011ce:	4a05      	ldr	r2, [pc, #20]	; (80011e4 <nextQuestion+0x24>)
 80011d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	20000108 	.word	0x20000108
 80011e4:	20000010 	.word	0x20000010

080011e8 <yesAnswer>:

void yesAnswer(){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	// turn on red LED
	HAL_GPIO_WritePin(GPIOD,red_Pin,GPIO_PIN_SET);
 80011ec:	2201      	movs	r2, #1
 80011ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011f2:	4805      	ldr	r0, [pc, #20]	; (8001208 <yesAnswer+0x20>)
 80011f4:	f002 f9f2 	bl	80035dc <HAL_GPIO_WritePin>
	printUSART2("%s\n\n", warning);
 80011f8:	4b04      	ldr	r3, [pc, #16]	; (800120c <yesAnswer+0x24>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4619      	mov	r1, r3
 80011fe:	4804      	ldr	r0, [pc, #16]	; (8001210 <yesAnswer+0x28>)
 8001200:	f001 f892 	bl	8002328 <printUSART2>
}
 8001204:	bf00      	nop
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40020c00 	.word	0x40020c00
 800120c:	20000020 	.word	0x20000020
 8001210:	08005f88 	.word	0x08005f88

08001214 <checkYes>:

int checkYes(){
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	while(!(stateYes = HAL_GPIO_ReadPin(GPIOA,yes_button_Pin)) && !(stateNo = HAL_GPIO_ReadPin(GPIOD, no_button_Pin)));
 8001218:	bf00      	nop
 800121a:	2101      	movs	r1, #1
 800121c:	4825      	ldr	r0, [pc, #148]	; (80012b4 <checkYes+0xa0>)
 800121e:	f002 f9c5 	bl	80035ac <HAL_GPIO_ReadPin>
 8001222:	4603      	mov	r3, r0
 8001224:	461a      	mov	r2, r3
 8001226:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <checkYes+0xa4>)
 8001228:	601a      	str	r2, [r3, #0]
 800122a:	4b23      	ldr	r3, [pc, #140]	; (80012b8 <checkYes+0xa4>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d10c      	bne.n	800124c <checkYes+0x38>
 8001232:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001236:	4821      	ldr	r0, [pc, #132]	; (80012bc <checkYes+0xa8>)
 8001238:	f002 f9b8 	bl	80035ac <HAL_GPIO_ReadPin>
 800123c:	4603      	mov	r3, r0
 800123e:	461a      	mov	r2, r3
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <checkYes+0xac>)
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <checkYes+0xac>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d0e6      	beq.n	800121a <checkYes+0x6>

	while(HAL_GPIO_ReadPin(GPIOA,yes_button_Pin) || HAL_GPIO_ReadPin(GPIOD, no_button_Pin));
 800124c:	bf00      	nop
 800124e:	2101      	movs	r1, #1
 8001250:	4818      	ldr	r0, [pc, #96]	; (80012b4 <checkYes+0xa0>)
 8001252:	f002 f9ab 	bl	80035ac <HAL_GPIO_ReadPin>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1f8      	bne.n	800124e <checkYes+0x3a>
 800125c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001260:	4816      	ldr	r0, [pc, #88]	; (80012bc <checkYes+0xa8>)
 8001262:	f002 f9a3 	bl	80035ac <HAL_GPIO_ReadPin>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1f0      	bne.n	800124e <checkYes+0x3a>

	if(stateYes) {
 800126c:	4b12      	ldr	r3, [pc, #72]	; (80012b8 <checkYes+0xa4>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d00b      	beq.n	800128c <checkYes+0x78>
		stateYes = stateNo = 0;
 8001274:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <checkYes+0xac>)
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <checkYes+0xac>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a0e      	ldr	r2, [pc, #56]	; (80012b8 <checkYes+0xa4>)
 8001280:	6013      	str	r3, [r2, #0]
		printUSART2("DA\n");
 8001282:	4810      	ldr	r0, [pc, #64]	; (80012c4 <checkYes+0xb0>)
 8001284:	f001 f850 	bl	8002328 <printUSART2>

		return 1; // return 1 for yes
 8001288:	2301      	movs	r3, #1
 800128a:	e011      	b.n	80012b0 <checkYes+0x9c>
	}
	if(stateNo){
 800128c:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <checkYes+0xac>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d00b      	beq.n	80012ac <checkYes+0x98>
		stateYes = stateNo = 0;
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <checkYes+0xac>)
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <checkYes+0xac>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4a06      	ldr	r2, [pc, #24]	; (80012b8 <checkYes+0xa4>)
 80012a0:	6013      	str	r3, [r2, #0]
		printUSART2("NE\n");
 80012a2:	4809      	ldr	r0, [pc, #36]	; (80012c8 <checkYes+0xb4>)
 80012a4:	f001 f840 	bl	8002328 <printUSART2>
		return 0; // return 0 for no
 80012a8:	2300      	movs	r3, #0
 80012aa:	e001      	b.n	80012b0 <checkYes+0x9c>
	}
	return -1;
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	40020000 	.word	0x40020000
 80012b8:	200000b4 	.word	0x200000b4
 80012bc:	40020c00 	.word	0x40020c00
 80012c0:	200000b8 	.word	0x200000b8
 80012c4:	08005f90 	.word	0x08005f90
 80012c8:	08005f94 	.word	0x08005f94

080012cc <reverse>:


void reverse(char* str, int len)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
    int i = 0, j = len - 1, temp;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	3b01      	subs	r3, #1
 80012de:	613b      	str	r3, [r7, #16]
    while (i < j) {
 80012e0:	e018      	b.n	8001314 <reverse+0x48>
        temp = str[i];
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	4413      	add	r3, r2
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	441a      	add	r2, r3
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	6879      	ldr	r1, [r7, #4]
 80012f6:	440b      	add	r3, r1
 80012f8:	7812      	ldrb	r2, [r2, #0]
 80012fa:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	687a      	ldr	r2, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	68fa      	ldr	r2, [r7, #12]
 8001304:	b2d2      	uxtb	r2, r2
 8001306:	701a      	strb	r2, [r3, #0]
        i++;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	3301      	adds	r3, #1
 800130c:	617b      	str	r3, [r7, #20]
        j--;
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	3b01      	subs	r3, #1
 8001312:	613b      	str	r3, [r7, #16]
    while (i < j) {
 8001314:	697a      	ldr	r2, [r7, #20]
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	429a      	cmp	r2, r3
 800131a:	dbe2      	blt.n	80012e2 <reverse+0x16>
    }
}
 800131c:	bf00      	nop
 800131e:	bf00      	nop
 8001320:	371c      	adds	r7, #28
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <intToStr>:
// Converts a given integer x to string str[].
// d is the number of digits required in the output.
// If d is more than the number of digits in x,
// then 0s are added at the beginning.
int intToStr(int x, char str[], int d)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af00      	add	r7, sp, #0
 8001332:	60f8      	str	r0, [r7, #12]
 8001334:	60b9      	str	r1, [r7, #8]
 8001336:	607a      	str	r2, [r7, #4]
    int i = 0;
 8001338:	2300      	movs	r3, #0
 800133a:	617b      	str	r3, [r7, #20]
    while (x) {
 800133c:	e01d      	b.n	800137a <intToStr+0x4e>
        str[i++] = (x % 10) + '0';
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	4b1d      	ldr	r3, [pc, #116]	; (80013b8 <intToStr+0x8c>)
 8001342:	fb83 1302 	smull	r1, r3, r3, r2
 8001346:	1099      	asrs	r1, r3, #2
 8001348:	17d3      	asrs	r3, r2, #31
 800134a:	1ac9      	subs	r1, r1, r3
 800134c:	460b      	mov	r3, r1
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	440b      	add	r3, r1
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	1ad1      	subs	r1, r2, r3
 8001356:	b2ca      	uxtb	r2, r1
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	1c59      	adds	r1, r3, #1
 800135c:	6179      	str	r1, [r7, #20]
 800135e:	4619      	mov	r1, r3
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	440b      	add	r3, r1
 8001364:	3230      	adds	r2, #48	; 0x30
 8001366:	b2d2      	uxtb	r2, r2
 8001368:	701a      	strb	r2, [r3, #0]
        x = x / 10;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	4a12      	ldr	r2, [pc, #72]	; (80013b8 <intToStr+0x8c>)
 800136e:	fb82 1203 	smull	r1, r2, r2, r3
 8001372:	1092      	asrs	r2, r2, #2
 8001374:	17db      	asrs	r3, r3, #31
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	60fb      	str	r3, [r7, #12]
    while (x) {
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d1de      	bne.n	800133e <intToStr+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8001380:	e007      	b.n	8001392 <intToStr+0x66>
        str[i++] = '0';
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	1c5a      	adds	r2, r3, #1
 8001386:	617a      	str	r2, [r7, #20]
 8001388:	461a      	mov	r2, r3
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	4413      	add	r3, r2
 800138e:	2230      	movs	r2, #48	; 0x30
 8001390:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8001392:	697a      	ldr	r2, [r7, #20]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	429a      	cmp	r2, r3
 8001398:	dbf3      	blt.n	8001382 <intToStr+0x56>

    reverse(str, i);
 800139a:	6979      	ldr	r1, [r7, #20]
 800139c:	68b8      	ldr	r0, [r7, #8]
 800139e:	f7ff ff95 	bl	80012cc <reverse>
    str[i] = '\0';
 80013a2:	697b      	ldr	r3, [r7, #20]
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	4413      	add	r3, r2
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
    return i;
 80013ac:	697b      	ldr	r3, [r7, #20]
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3718      	adds	r7, #24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	66666667 	.word	0x66666667
 80013bc:	00000000 	.word	0x00000000

080013c0 <ftoa>:

// Converts a floating-point/double number to a string.
void ftoa(float n, char* res, int afterpoint)
{
 80013c0:	b5b0      	push	{r4, r5, r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80013ca:	60b8      	str	r0, [r7, #8]
 80013cc:	6079      	str	r1, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 80013ce:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013d6:	ee17 3a90 	vmov	r3, s15
 80013da:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	ee07 3a90 	vmov	s15, r3
 80013e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80013ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013ee:	edc7 7a06 	vstr	s15, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 80013f2:	2200      	movs	r2, #0
 80013f4:	68b9      	ldr	r1, [r7, #8]
 80013f6:	69f8      	ldr	r0, [r7, #28]
 80013f8:	f7ff ff98 	bl	800132c <intToStr>
 80013fc:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0) {
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d030      	beq.n	8001466 <ftoa+0xa6>
        res[i] = '.'; // add dot
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	4413      	add	r3, r2
 800140a:	222e      	movs	r2, #46	; 0x2e
 800140c:	701a      	strb	r2, [r3, #0]

        /* Get the value of fraction part up to given no.
         of points after dot. The third parameter
         is needed to handle cases like 233.007*/
        fpart = fpart * pow(10, afterpoint);
 800140e:	69b8      	ldr	r0, [r7, #24]
 8001410:	f7ff f83e 	bl	8000490 <__aeabi_f2d>
 8001414:	4604      	mov	r4, r0
 8001416:	460d      	mov	r5, r1
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff f827 	bl	800046c <__aeabi_i2d>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	ec43 2b11 	vmov	d1, r2, r3
 8001426:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8001470 <ftoa+0xb0>
 800142a:	f003 fb11 	bl	8004a50 <pow>
 800142e:	ec53 2b10 	vmov	r2, r3, d0
 8001432:	4620      	mov	r0, r4
 8001434:	4629      	mov	r1, r5
 8001436:	f7ff f883 	bl	8000540 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	4610      	mov	r0, r2
 8001440:	4619      	mov	r1, r3
 8001442:	f7ff fb2d 	bl	8000aa0 <__aeabi_d2f>
 8001446:	4603      	mov	r3, r0
 8001448:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 800144a:	edd7 7a06 	vldr	s15, [r7, #24]
 800144e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	3301      	adds	r3, #1
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	4413      	add	r3, r2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4619      	mov	r1, r3
 800145e:	ee17 0a90 	vmov	r0, s15
 8001462:	f7ff ff63 	bl	800132c <intToStr>
    }
}
 8001466:	bf00      	nop
 8001468:	3720      	adds	r7, #32
 800146a:	46bd      	mov	sp, r7
 800146c:	bdb0      	pop	{r4, r5, r7, pc}
 800146e:	bf00      	nop
 8001470:	00000000 	.word	0x00000000
 8001474:	40240000 	.word	0x40240000

08001478 <getADC>:


uint16_t getADC(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0
	HAL_ADC_Start (&hadc1);
 800147c:	4809      	ldr	r0, [pc, #36]	; (80014a4 <getADC+0x2c>)
 800147e:	f001 fa5f 	bl	8002940 <HAL_ADC_Start>
	while(HAL_ADC_PollForConversion(&hadc1,10000) != HAL_OK);
 8001482:	bf00      	nop
 8001484:	f242 7110 	movw	r1, #10000	; 0x2710
 8001488:	4806      	ldr	r0, [pc, #24]	; (80014a4 <getADC+0x2c>)
 800148a:	f001 fb2b 	bl	8002ae4 <HAL_ADC_PollForConversion>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1f7      	bne.n	8001484 <getADC+0xc>
	// HAL_ADC_PollForConversion(&hadc1,10000);

	return HAL_ADC_GetValue(&hadc1);
 8001494:	4803      	ldr	r0, [pc, #12]	; (80014a4 <getADC+0x2c>)
 8001496:	f001 fbb0 	bl	8002bfa <HAL_ADC_GetValue>
 800149a:	4603      	mov	r3, r0
 800149c:	b29b      	uxth	r3, r3
}
 800149e:	4618      	mov	r0, r3
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	200000c0 	.word	0x200000c0

080014a8 <MX_ADC1_Init>:
  }
}


static void MX_ADC1_Init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b084      	sub	sp, #16
 80014ac:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig = {0};
 80014ae:	463b      	mov	r3, r7
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]

  hadc1.Instance = ADC1;
 80014ba:	4b21      	ldr	r3, [pc, #132]	; (8001540 <MX_ADC1_Init+0x98>)
 80014bc:	4a21      	ldr	r2, [pc, #132]	; (8001544 <MX_ADC1_Init+0x9c>)
 80014be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80014c0:	4b1f      	ldr	r3, [pc, #124]	; (8001540 <MX_ADC1_Init+0x98>)
 80014c2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014c8:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <MX_ADC1_Init+0x98>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80014ce:	4b1c      	ldr	r3, [pc, #112]	; (8001540 <MX_ADC1_Init+0x98>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014d4:	4b1a      	ldr	r3, [pc, #104]	; (8001540 <MX_ADC1_Init+0x98>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014da:	4b19      	ldr	r3, [pc, #100]	; (8001540 <MX_ADC1_Init+0x98>)
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014e2:	4b17      	ldr	r3, [pc, #92]	; (8001540 <MX_ADC1_Init+0x98>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014e8:	4b15      	ldr	r3, [pc, #84]	; (8001540 <MX_ADC1_Init+0x98>)
 80014ea:	4a17      	ldr	r2, [pc, #92]	; (8001548 <MX_ADC1_Init+0xa0>)
 80014ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ee:	4b14      	ldr	r3, [pc, #80]	; (8001540 <MX_ADC1_Init+0x98>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <MX_ADC1_Init+0x98>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <MX_ADC1_Init+0x98>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001502:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <MX_ADC1_Init+0x98>)
 8001504:	2201      	movs	r2, #1
 8001506:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001508:	480d      	ldr	r0, [pc, #52]	; (8001540 <MX_ADC1_Init+0x98>)
 800150a:	f001 f9d5 	bl	80028b8 <HAL_ADC_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001514:	f000 f93c 	bl	8001790 <Error_Handler>
  }

  sConfig.Channel = ADC_CHANNEL_1;
 8001518:	2301      	movs	r3, #1
 800151a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800151c:	2301      	movs	r3, #1
 800151e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_ADC1_Init+0x98>)
 800152a:	f001 fb73 	bl	8002c14 <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001534:	f000 f92c 	bl	8001790 <Error_Handler>
  }

}
 8001538:	bf00      	nop
 800153a:	3710      	adds	r7, #16
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	200000c0 	.word	0x200000c0
 8001544:	40012000 	.word	0x40012000
 8001548:	0f000001 	.word	0x0f000001

0800154c <MX_TIM12_Init>:


static void MX_TIM12_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08c      	sub	sp, #48	; 0x30
 8001550:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001552:	f107 0320 	add.w	r3, r7, #32
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]
 8001568:	609a      	str	r2, [r3, #8]
 800156a:	60da      	str	r2, [r3, #12]
 800156c:	611a      	str	r2, [r3, #16]
 800156e:	615a      	str	r2, [r3, #20]
 8001570:	619a      	str	r2, [r3, #24]

  htim12.Instance = TIM12;
 8001572:	4b25      	ldr	r3, [pc, #148]	; (8001608 <MX_TIM12_Init+0xbc>)
 8001574:	4a25      	ldr	r2, [pc, #148]	; (800160c <MX_TIM12_Init+0xc0>)
 8001576:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 84-1;
 8001578:	4b23      	ldr	r3, [pc, #140]	; (8001608 <MX_TIM12_Init+0xbc>)
 800157a:	2253      	movs	r2, #83	; 0x53
 800157c:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157e:	4b22      	ldr	r3, [pc, #136]	; (8001608 <MX_TIM12_Init+0xbc>)
 8001580:	2200      	movs	r2, #0
 8001582:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001584:	4b20      	ldr	r3, [pc, #128]	; (8001608 <MX_TIM12_Init+0xbc>)
 8001586:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800158a:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158c:	4b1e      	ldr	r3, [pc, #120]	; (8001608 <MX_TIM12_Init+0xbc>)
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001592:	4b1d      	ldr	r3, [pc, #116]	; (8001608 <MX_TIM12_Init+0xbc>)
 8001594:	2200      	movs	r2, #0
 8001596:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001598:	481b      	ldr	r0, [pc, #108]	; (8001608 <MX_TIM12_Init+0xbc>)
 800159a:	f002 f891 	bl	80036c0 <HAL_TIM_Base_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <MX_TIM12_Init+0x5c>
  {
    Error_Handler();
 80015a4:	f000 f8f4 	bl	8001790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ac:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80015ae:	f107 0320 	add.w	r3, r7, #32
 80015b2:	4619      	mov	r1, r3
 80015b4:	4814      	ldr	r0, [pc, #80]	; (8001608 <MX_TIM12_Init+0xbc>)
 80015b6:	f002 fb1b 	bl	8003bf0 <HAL_TIM_ConfigClockSource>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 80015c0:	f000 f8e6 	bl	8001790 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80015c4:	4810      	ldr	r0, [pc, #64]	; (8001608 <MX_TIM12_Init+0xbc>)
 80015c6:	f002 f933 	bl	8003830 <HAL_TIM_PWM_Init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d001      	beq.n	80015d4 <MX_TIM12_Init+0x88>
  {
    Error_Handler();
 80015d0:	f000 f8de 	bl	8001790 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015d4:	2360      	movs	r3, #96	; 0x60
 80015d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015dc:	2300      	movs	r3, #0
 80015de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015e4:	1d3b      	adds	r3, r7, #4
 80015e6:	2200      	movs	r2, #0
 80015e8:	4619      	mov	r1, r3
 80015ea:	4807      	ldr	r0, [pc, #28]	; (8001608 <MX_TIM12_Init+0xbc>)
 80015ec:	f002 fa42 	bl	8003a74 <HAL_TIM_PWM_ConfigChannel>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <MX_TIM12_Init+0xae>
  {
    Error_Handler();
 80015f6:	f000 f8cb 	bl	8001790 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim12);
 80015fa:	4803      	ldr	r0, [pc, #12]	; (8001608 <MX_TIM12_Init+0xbc>)
 80015fc:	f000 fcbe 	bl	8001f7c <HAL_TIM_MspPostInit>

}
 8001600:	bf00      	nop
 8001602:	3730      	adds	r7, #48	; 0x30
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000154 	.word	0x20000154
 800160c:	40001800 	.word	0x40001800

08001610 <MX_USART2_UART_Init>:


static void MX_USART2_UART_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8001614:	4b11      	ldr	r3, [pc, #68]	; (800165c <MX_USART2_UART_Init+0x4c>)
 8001616:	4a12      	ldr	r2, [pc, #72]	; (8001660 <MX_USART2_UART_Init+0x50>)
 8001618:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800161a:	4b10      	ldr	r3, [pc, #64]	; (800165c <MX_USART2_UART_Init+0x4c>)
 800161c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001620:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <MX_USART2_UART_Init+0x4c>)
 8001624:	2200      	movs	r2, #0
 8001626:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001628:	4b0c      	ldr	r3, [pc, #48]	; (800165c <MX_USART2_UART_Init+0x4c>)
 800162a:	2200      	movs	r2, #0
 800162c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800162e:	4b0b      	ldr	r3, [pc, #44]	; (800165c <MX_USART2_UART_Init+0x4c>)
 8001630:	2200      	movs	r2, #0
 8001632:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001634:	4b09      	ldr	r3, [pc, #36]	; (800165c <MX_USART2_UART_Init+0x4c>)
 8001636:	220c      	movs	r2, #12
 8001638:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <MX_USART2_UART_Init+0x4c>)
 800163c:	2200      	movs	r2, #0
 800163e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001640:	4b06      	ldr	r3, [pc, #24]	; (800165c <MX_USART2_UART_Init+0x4c>)
 8001642:	2200      	movs	r2, #0
 8001644:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001646:	4805      	ldr	r0, [pc, #20]	; (800165c <MX_USART2_UART_Init+0x4c>)
 8001648:	f002 fea5 	bl	8004396 <HAL_UART_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001652:	f000 f89d 	bl	8001790 <Error_Handler>
  }

}
 8001656:	bf00      	nop
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	20000110 	.word	0x20000110
 8001660:	40004400 	.word	0x40004400

08001664 <MX_GPIO_Init>:


static void MX_GPIO_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b088      	sub	sp, #32
 8001668:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800166a:	f107 030c 	add.w	r3, r7, #12
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
 8001674:	609a      	str	r2, [r3, #8]
 8001676:	60da      	str	r2, [r3, #12]
 8001678:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	60bb      	str	r3, [r7, #8]
 800167e:	4b41      	ldr	r3, [pc, #260]	; (8001784 <MX_GPIO_Init+0x120>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a40      	ldr	r2, [pc, #256]	; (8001784 <MX_GPIO_Init+0x120>)
 8001684:	f043 0301 	orr.w	r3, r3, #1
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b3e      	ldr	r3, [pc, #248]	; (8001784 <MX_GPIO_Init+0x120>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0301 	and.w	r3, r3, #1
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	607b      	str	r3, [r7, #4]
 800169a:	4b3a      	ldr	r3, [pc, #232]	; (8001784 <MX_GPIO_Init+0x120>)
 800169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169e:	4a39      	ldr	r2, [pc, #228]	; (8001784 <MX_GPIO_Init+0x120>)
 80016a0:	f043 0302 	orr.w	r3, r3, #2
 80016a4:	6313      	str	r3, [r2, #48]	; 0x30
 80016a6:	4b37      	ldr	r3, [pc, #220]	; (8001784 <MX_GPIO_Init+0x120>)
 80016a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016b2:	2300      	movs	r3, #0
 80016b4:	603b      	str	r3, [r7, #0]
 80016b6:	4b33      	ldr	r3, [pc, #204]	; (8001784 <MX_GPIO_Init+0x120>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	4a32      	ldr	r2, [pc, #200]	; (8001784 <MX_GPIO_Init+0x120>)
 80016bc:	f043 0308 	orr.w	r3, r3, #8
 80016c0:	6313      	str	r3, [r2, #48]	; 0x30
 80016c2:	4b30      	ldr	r3, [pc, #192]	; (8001784 <MX_GPIO_Init+0x120>)
 80016c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c6:	f003 0308 	and.w	r3, r3, #8
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DC_in1_Pin|DC_in2_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2130      	movs	r1, #48	; 0x30
 80016d2:	482d      	ldr	r0, [pc, #180]	; (8001788 <MX_GPIO_Init+0x124>)
 80016d4:	f001 ff82 	bl	80035dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, green_Pin|red_Pin, GPIO_PIN_RESET);
 80016d8:	2200      	movs	r2, #0
 80016da:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80016de:	482b      	ldr	r0, [pc, #172]	; (800178c <MX_GPIO_Init+0x128>)
 80016e0:	f001 ff7c 	bl	80035dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : yes_button_Pin */
  GPIO_InitStruct.Pin = yes_button_Pin;
 80016e4:	2301      	movs	r3, #1
 80016e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e8:	2300      	movs	r3, #0
 80016ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	2300      	movs	r3, #0
 80016ee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(yes_button_GPIO_Port, &GPIO_InitStruct);
 80016f0:	f107 030c 	add.w	r3, r7, #12
 80016f4:	4619      	mov	r1, r3
 80016f6:	4824      	ldr	r0, [pc, #144]	; (8001788 <MX_GPIO_Init+0x124>)
 80016f8:	f001 fdbc 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_in1_Pin DC_in2_Pin */
  GPIO_InitStruct.Pin = DC_in1_Pin|DC_in2_Pin;
 80016fc:	2330      	movs	r3, #48	; 0x30
 80016fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001700:	2301      	movs	r3, #1
 8001702:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001704:	2300      	movs	r3, #0
 8001706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001708:	2300      	movs	r3, #0
 800170a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170c:	f107 030c 	add.w	r3, r7, #12
 8001710:	4619      	mov	r1, r3
 8001712:	481d      	ldr	r0, [pc, #116]	; (8001788 <MX_GPIO_Init+0x124>)
 8001714:	f001 fdae 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pin : no_button_Pin */
  GPIO_InitStruct.Pin = no_button_Pin;
 8001718:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800171c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800171e:	2300      	movs	r3, #0
 8001720:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001722:	2300      	movs	r3, #0
 8001724:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(no_button_GPIO_Port, &GPIO_InitStruct);
 8001726:	f107 030c 	add.w	r3, r7, #12
 800172a:	4619      	mov	r1, r3
 800172c:	4817      	ldr	r0, [pc, #92]	; (800178c <MX_GPIO_Init+0x128>)
 800172e:	f001 fda1 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pins : green_Pin red_Pin */
  GPIO_InitStruct.Pin = green_Pin|red_Pin;
 8001732:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001736:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001738:	2301      	movs	r3, #1
 800173a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173c:	2300      	movs	r3, #0
 800173e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001740:	2300      	movs	r3, #0
 8001742:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	4619      	mov	r1, r3
 800174a:	4810      	ldr	r0, [pc, #64]	; (800178c <MX_GPIO_Init+0x128>)
 800174c:	f001 fd92 	bl	8003274 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_sensor_Pin */
  GPIO_InitStruct.Pin = IR_sensor_Pin;
 8001750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001754:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800175a:	2302      	movs	r3, #2
 800175c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(IR_sensor_GPIO_Port, &GPIO_InitStruct);
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	4619      	mov	r1, r3
 8001764:	4808      	ldr	r0, [pc, #32]	; (8001788 <MX_GPIO_Init+0x124>)
 8001766:	f001 fd85 	bl	8003274 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800176a:	2200      	movs	r2, #0
 800176c:	2100      	movs	r1, #0
 800176e:	2028      	movs	r0, #40	; 0x28
 8001770:	f001 fd49 	bl	8003206 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001774:	2028      	movs	r0, #40	; 0x28
 8001776:	f001 fd62 	bl	800323e <HAL_NVIC_EnableIRQ>

}
 800177a:	bf00      	nop
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	40023800 	.word	0x40023800
 8001788:	40020000 	.word	0x40020000
 800178c:	40020c00 	.word	0x40020c00

08001790 <Error_Handler>:


void Error_Handler(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001794:	b672      	cpsid	i
}
 8001796:	bf00      	nop

  __disable_irq();
  while (1)
 8001798:	e7fe      	b.n	8001798 <Error_Handler+0x8>
	...

0800179c <getDNumMISC>:
#include "misc.h"

void getDNumMISC(uint8_t *dnum, uint32_t num)
{ /// calculate decimal digits from integer number 'num' and store them as ASCII char in dnum array
 800179c:	b480      	push	{r7}
 800179e:	b085      	sub	sp, #20
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
    uint8_t k;
    uint32_t step = 1000000000;
 80017a6:	4b19      	ldr	r3, [pc, #100]	; (800180c <getDNumMISC+0x70>)
 80017a8:	60bb      	str	r3, [r7, #8]

    for (k = 0; k < 10; k++)
 80017aa:	2300      	movs	r3, #0
 80017ac:	73fb      	strb	r3, [r7, #15]
 80017ae:	e023      	b.n	80017f8 <getDNumMISC+0x5c>
    {                     // convert integer value in hex format to decimal format
        dnum[9 - k] = 48; // set char value
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	f1c3 0309 	rsb	r3, r3, #9
 80017b6:	461a      	mov	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	2230      	movs	r2, #48	; 0x30
 80017be:	701a      	strb	r2, [r3, #0]
        while (num >= step)
 80017c0:	e00d      	b.n	80017de <getDNumMISC+0x42>
        {
            dnum[9 - k]++;
 80017c2:	7bfb      	ldrb	r3, [r7, #15]
 80017c4:	f1c3 0309 	rsb	r3, r3, #9
 80017c8:	461a      	mov	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	4413      	add	r3, r2
 80017ce:	781a      	ldrb	r2, [r3, #0]
 80017d0:	3201      	adds	r2, #1
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	701a      	strb	r2, [r3, #0]
            num -= step;
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	603b      	str	r3, [r7, #0]
        while (num >= step)
 80017de:	683a      	ldr	r2, [r7, #0]
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d2ed      	bcs.n	80017c2 <getDNumMISC+0x26>
        }
        step /= 10;
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	4a09      	ldr	r2, [pc, #36]	; (8001810 <getDNumMISC+0x74>)
 80017ea:	fba2 2303 	umull	r2, r3, r2, r3
 80017ee:	08db      	lsrs	r3, r3, #3
 80017f0:	60bb      	str	r3, [r7, #8]
    for (k = 0; k < 10; k++)
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	3301      	adds	r3, #1
 80017f6:	73fb      	strb	r3, [r7, #15]
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	2b09      	cmp	r3, #9
 80017fc:	d9d8      	bls.n	80017b0 <getDNumMISC+0x14>
    }
}
 80017fe:	bf00      	nop
 8001800:	bf00      	nop
 8001802:	3714      	adds	r7, #20
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	3b9aca00 	.word	0x3b9aca00
 8001810:	cccccccd 	.word	0xcccccccd

08001814 <putDNumMISC>:

void putDNumMISC(uint8_t *dnum, uint16_t *m, uint8_t *r_str)
{ /// add unsigned integer number digits into string r_str
 8001814:	b480      	push	{r7}
 8001816:	b087      	sub	sp, #28
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
    uint8_t k = 0, flag = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	75fb      	strb	r3, [r7, #23]
 8001824:	2300      	movs	r3, #0
 8001826:	75bb      	strb	r3, [r7, #22]

    for (k = 0; k < 10; k++)
 8001828:	2300      	movs	r3, #0
 800182a:	75fb      	strb	r3, [r7, #23]
 800182c:	e03a      	b.n	80018a4 <putDNumMISC+0x90>
    { // convert integer value in hex format to decimal format
        if (flag == 0)
 800182e:	7dbb      	ldrb	r3, [r7, #22]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d121      	bne.n	8001878 <putDNumMISC+0x64>
        {
            if ((dnum[9 - k] != 48) || (k == 9)) // include the 0x00000000 number
 8001834:	7dfb      	ldrb	r3, [r7, #23]
 8001836:	f1c3 0309 	rsb	r3, r3, #9
 800183a:	461a      	mov	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	4413      	add	r3, r2
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b30      	cmp	r3, #48	; 0x30
 8001844:	d102      	bne.n	800184c <putDNumMISC+0x38>
 8001846:	7dfb      	ldrb	r3, [r7, #23]
 8001848:	2b09      	cmp	r3, #9
 800184a:	d128      	bne.n	800189e <putDNumMISC+0x8a>
            {
                flag = 1;
 800184c:	2301      	movs	r3, #1
 800184e:	75bb      	strb	r3, [r7, #22]
                r_str[(*m)] = dnum[9 - k];
 8001850:	7dfb      	ldrb	r3, [r7, #23]
 8001852:	f1c3 0309 	rsb	r3, r3, #9
 8001856:	461a      	mov	r2, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	441a      	add	r2, r3
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	4619      	mov	r1, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	440b      	add	r3, r1
 8001866:	7812      	ldrb	r2, [r2, #0]
 8001868:	701a      	strb	r2, [r3, #0]
                (*m)++;
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	881b      	ldrh	r3, [r3, #0]
 800186e:	3301      	adds	r3, #1
 8001870:	b29a      	uxth	r2, r3
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	801a      	strh	r2, [r3, #0]
 8001876:	e012      	b.n	800189e <putDNumMISC+0x8a>
            }
        }
        else
        {
            r_str[(*m)] = dnum[9 - k];
 8001878:	7dfb      	ldrb	r3, [r7, #23]
 800187a:	f1c3 0309 	rsb	r3, r3, #9
 800187e:	461a      	mov	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	441a      	add	r2, r3
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	4619      	mov	r1, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	440b      	add	r3, r1
 800188e:	7812      	ldrb	r2, [r2, #0]
 8001890:	701a      	strb	r2, [r3, #0]
            (*m)++;
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	3301      	adds	r3, #1
 8001898:	b29a      	uxth	r2, r3
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	801a      	strh	r2, [r3, #0]
    for (k = 0; k < 10; k++)
 800189e:	7dfb      	ldrb	r3, [r7, #23]
 80018a0:	3301      	adds	r3, #1
 80018a2:	75fb      	strb	r3, [r7, #23]
 80018a4:	7dfb      	ldrb	r3, [r7, #23]
 80018a6:	2b09      	cmp	r3, #9
 80018a8:	d9c1      	bls.n	800182e <putDNumMISC+0x1a>
        }
    }
     r_str[(*m)] = 0x00;
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	461a      	mov	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	2200      	movs	r2, #0
 80018b6:	701a      	strb	r2, [r3, #0]
}
 80018b8:	bf00      	nop
 80018ba:	371c      	adds	r7, #28
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	0000      	movs	r0, r0
	...

080018c8 <getStr4NumMISC>:

void getStr4NumMISC(uint16_t type, uint32_t  * num, uint8_t * rstr)
{   /// print text and one signed integer or float number
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b090      	sub	sp, #64	; 0x40
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	60b9      	str	r1, [r7, #8]
 80018d2:	607a      	str	r2, [r7, #4]
 80018d4:	81fb      	strh	r3, [r7, #14]
    // the 'num' number is not modified!
    int32_t * p_int32;
    uint8_t dnum[11];
    uint8_t k;
    uint16_t m = 0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	827b      	strh	r3, [r7, #18]
    rstr[0] = 0x00;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
    
    switch(type)
 80018e0:	89fb      	ldrh	r3, [r7, #14]
 80018e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018e6:	f000 826f 	beq.w	8001dc8 <getStr4NumMISC+0x500>
 80018ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80018ee:	f300 82a4 	bgt.w	8001e3a <getStr4NumMISC+0x572>
 80018f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018f6:	f000 822b 	beq.w	8001d50 <getStr4NumMISC+0x488>
 80018fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018fe:	f300 829c 	bgt.w	8001e3a <getStr4NumMISC+0x572>
 8001902:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001906:	f000 81e7 	beq.w	8001cd8 <getStr4NumMISC+0x410>
 800190a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800190e:	f300 8294 	bgt.w	8001e3a <getStr4NumMISC+0x572>
 8001912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001916:	f000 8104 	beq.w	8001b22 <getStr4NumMISC+0x25a>
 800191a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800191e:	f300 828c 	bgt.w	8001e3a <getStr4NumMISC+0x572>
 8001922:	2b80      	cmp	r3, #128	; 0x80
 8001924:	f000 828d 	beq.w	8001e42 <getStr4NumMISC+0x57a>
 8001928:	2b80      	cmp	r3, #128	; 0x80
 800192a:	f300 8286 	bgt.w	8001e3a <getStr4NumMISC+0x572>
 800192e:	2b20      	cmp	r3, #32
 8001930:	dc4a      	bgt.n	80019c8 <getStr4NumMISC+0x100>
 8001932:	2b00      	cmp	r3, #0
 8001934:	f340 8281 	ble.w	8001e3a <getStr4NumMISC+0x572>
 8001938:	3b01      	subs	r3, #1
 800193a:	2b1f      	cmp	r3, #31
 800193c:	f200 827d 	bhi.w	8001e3a <getStr4NumMISC+0x572>
 8001940:	a201      	add	r2, pc, #4	; (adr r2, 8001948 <getStr4NumMISC+0x80>)
 8001942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001946:	bf00      	nop
 8001948:	080019d1 	.word	0x080019d1
 800194c:	08001a29 	.word	0x08001a29
 8001950:	08001e3b 	.word	0x08001e3b
 8001954:	08001a81 	.word	0x08001a81
 8001958:	08001e3b 	.word	0x08001e3b
 800195c:	08001e3b 	.word	0x08001e3b
 8001960:	08001e3b 	.word	0x08001e3b
 8001964:	08001ad5 	.word	0x08001ad5
 8001968:	08001e3b 	.word	0x08001e3b
 800196c:	08001e3b 	.word	0x08001e3b
 8001970:	08001e3b 	.word	0x08001e3b
 8001974:	08001e3b 	.word	0x08001e3b
 8001978:	08001e3b 	.word	0x08001e3b
 800197c:	08001e3b 	.word	0x08001e3b
 8001980:	08001e3b 	.word	0x08001e3b
 8001984:	08001ad5 	.word	0x08001ad5
 8001988:	08001e3b 	.word	0x08001e3b
 800198c:	08001e3b 	.word	0x08001e3b
 8001990:	08001e3b 	.word	0x08001e3b
 8001994:	08001e3b 	.word	0x08001e3b
 8001998:	08001e3b 	.word	0x08001e3b
 800199c:	08001e3b 	.word	0x08001e3b
 80019a0:	08001e3b 	.word	0x08001e3b
 80019a4:	08001e3b 	.word	0x08001e3b
 80019a8:	08001e3b 	.word	0x08001e3b
 80019ac:	08001e3b 	.word	0x08001e3b
 80019b0:	08001e3b 	.word	0x08001e3b
 80019b4:	08001e3b 	.word	0x08001e3b
 80019b8:	08001e3b 	.word	0x08001e3b
 80019bc:	08001e3b 	.word	0x08001e3b
 80019c0:	08001e3b 	.word	0x08001e3b
 80019c4:	08001ad5 	.word	0x08001ad5
 80019c8:	2b40      	cmp	r3, #64	; 0x40
 80019ca:	f000 823c 	beq.w	8001e46 <getStr4NumMISC+0x57e>
 80019ce:	e234      	b.n	8001e3a <getStr4NumMISC+0x572>
    {
		case(PRINT_ARG_TYPE_BINARY_BYTE):
		{// 8 bit binary representation
			for(k=0;k<8;k++)
 80019d0:	2300      	movs	r3, #0
 80019d2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80019d6:	e01c      	b.n	8001a12 <getStr4NumMISC+0x14a>
			{
				if((*num) & 0x00000080)
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d006      	beq.n	80019f2 <getStr4NumMISC+0x12a>
				{
					rstr[k] = '1';
 80019e4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	4413      	add	r3, r2
 80019ec:	2231      	movs	r2, #49	; 0x31
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	e005      	b.n	80019fe <getStr4NumMISC+0x136>
				}
				else
				{
					rstr[k] = '0';
 80019f2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	4413      	add	r3, r2
 80019fa:	2230      	movs	r2, #48	; 0x30
 80019fc:	701a      	strb	r2, [r3, #0]
				}
				*num = (*num)<<1;
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	005a      	lsls	r2, r3, #1
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	601a      	str	r2, [r3, #0]
			for(k=0;k<8;k++)
 8001a08:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a0c:	3301      	adds	r3, #1
 8001a0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001a12:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a16:	2b07      	cmp	r3, #7
 8001a18:	d9de      	bls.n	80019d8 <getStr4NumMISC+0x110>
			}
			rstr[k] = 0x00;
 8001a1a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	2200      	movs	r2, #0
 8001a24:	701a      	strb	r2, [r3, #0]
			break;
 8001a26:	e20f      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		case(PRINT_ARG_TYPE_BINARY_HALFWORD):
		{// 16 bit binary representation
			for(k=0;k<16;k++)
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001a2e:	e01c      	b.n	8001a6a <getStr4NumMISC+0x1a2>
			{
				if((*num) & 0x00008000)
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d006      	beq.n	8001a4a <getStr4NumMISC+0x182>
				{
					rstr[k] = '1';
 8001a3c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	4413      	add	r3, r2
 8001a44:	2231      	movs	r2, #49	; 0x31
 8001a46:	701a      	strb	r2, [r3, #0]
 8001a48:	e005      	b.n	8001a56 <getStr4NumMISC+0x18e>
				}
				else
				{
					rstr[k] = '0';
 8001a4a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	2230      	movs	r2, #48	; 0x30
 8001a54:	701a      	strb	r2, [r3, #0]
				}
				*num = (*num)<<1;
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	005a      	lsls	r2, r3, #1
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	601a      	str	r2, [r3, #0]
			for(k=0;k<16;k++)
 8001a60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a64:	3301      	adds	r3, #1
 8001a66:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001a6a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a6e:	2b0f      	cmp	r3, #15
 8001a70:	d9de      	bls.n	8001a30 <getStr4NumMISC+0x168>
			}
			rstr[k] = 0x00;
 8001a72:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
			break;
 8001a7e:	e1e3      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		case(PRINT_ARG_TYPE_BINARY_WORD):
		{// 32 bit binary representation
			for(k=0;k<32;k++)
 8001a80:	2300      	movs	r3, #0
 8001a82:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001a86:	e01a      	b.n	8001abe <getStr4NumMISC+0x1f6>
			{
				if((*num) & 0x80000000)
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	da06      	bge.n	8001a9e <getStr4NumMISC+0x1d6>
				{
					rstr[k] = '1';
 8001a90:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	4413      	add	r3, r2
 8001a98:	2231      	movs	r2, #49	; 0x31
 8001a9a:	701a      	strb	r2, [r3, #0]
 8001a9c:	e005      	b.n	8001aaa <getStr4NumMISC+0x1e2>
				}
				else
				{
					rstr[k] = '0';
 8001a9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	4413      	add	r3, r2
 8001aa6:	2230      	movs	r2, #48	; 0x30
 8001aa8:	701a      	strb	r2, [r3, #0]
				}
				*num = (*num)<<1;
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	005a      	lsls	r2, r3, #1
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	601a      	str	r2, [r3, #0]
			for(k=0;k<32;k++)
 8001ab4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001ab8:	3301      	adds	r3, #1
 8001aba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001abe:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001ac2:	2b1f      	cmp	r3, #31
 8001ac4:	d9e0      	bls.n	8001a88 <getStr4NumMISC+0x1c0>
			}
			rstr[k] = 0x00;
 8001ac6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	2200      	movs	r2, #0
 8001ad0:	701a      	strb	r2, [r3, #0]
			break;
 8001ad2:	e1b9      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		case(PRINT_ARG_TYPE_DECIMAL_BYTE):
		case(PRINT_ARG_TYPE_DECIMAL_HALFWORD):
		case(PRINT_ARG_TYPE_DECIMAL_WORD):
		{// conver integer number into appropriate string
			p_int32 = (int32_t *)num;
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	623b      	str	r3, [r7, #32]
            if (*p_int32 < 0)
 8001ad8:	6a3b      	ldr	r3, [r7, #32]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	da0e      	bge.n	8001afe <getStr4NumMISC+0x236>
            { // print the sign character
                rstr[m] = '-';
 8001ae0:	8a7b      	ldrh	r3, [r7, #18]
 8001ae2:	461a      	mov	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	222d      	movs	r2, #45	; 0x2d
 8001aea:	701a      	strb	r2, [r3, #0]
                m++;
 8001aec:	8a7b      	ldrh	r3, [r7, #18]
 8001aee:	3301      	adds	r3, #1
 8001af0:	b29b      	uxth	r3, r3
 8001af2:	827b      	strh	r3, [r7, #18]
                *p_int32 = (*p_int32)*(-1);
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	425a      	negs	r2, r3
 8001afa:	6a3b      	ldr	r3, [r7, #32]
 8001afc:	601a      	str	r2, [r3, #0]
            }

            getDNumMISC(dnum, (uint32_t)(*p_int32));
 8001afe:	6a3b      	ldr	r3, [r7, #32]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	461a      	mov	r2, r3
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	4611      	mov	r1, r2
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fe46 	bl	800179c <getDNumMISC>
            putDNumMISC(dnum, &m, rstr);
 8001b10:	f107 0112 	add.w	r1, r7, #18
 8001b14:	f107 0314 	add.w	r3, r7, #20
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff fe7a 	bl	8001814 <putDNumMISC>
			break;
 8001b20:	e192      	b.n	8001e48 <getStr4NumMISC+0x580>
			//getDNumMISC(dnum, exp);
            //putDNumMISC(dnum, &m, rstr);
			
			
			float f_step;
			float f_num = *((float *)num); // convert pointer
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	637b      	str	r3, [r7, #52]	; 0x34
			uint8_t sige = ' ';
 8001b28:	2320      	movs	r3, #32
 8001b2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			uint16_t e_part;
			uint32_t d_part, i_part;
			
            if (f_num < 0)
 8001b2e:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b3a:	d50f      	bpl.n	8001b5c <getStr4NumMISC+0x294>
            { // negative float number
                rstr[m] = '-';
 8001b3c:	8a7b      	ldrh	r3, [r7, #18]
 8001b3e:	461a      	mov	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4413      	add	r3, r2
 8001b44:	222d      	movs	r2, #45	; 0x2d
 8001b46:	701a      	strb	r2, [r3, #0]
                m++;
 8001b48:	8a7b      	ldrh	r3, [r7, #18]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	b29b      	uxth	r3, r3
 8001b4e:	827b      	strh	r3, [r7, #18]
                f_num = (-1) * f_num;
 8001b50:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b54:	eef1 7a67 	vneg.f32	s15, s15
 8001b58:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            }

            if (f_num < 1)
 8001b5c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001b60:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001b64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b6c:	d524      	bpl.n	8001bb8 <getStr4NumMISC+0x2f0>
            {
                sige = '-';
 8001b6e:	232d      	movs	r3, #45	; 0x2d
 8001b70:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
                f_step = 0.1;
 8001b74:	4bb8      	ldr	r3, [pc, #736]	; (8001e58 <getStr4NumMISC+0x590>)
 8001b76:	63bb      	str	r3, [r7, #56]	; 0x38
                e_part = 1;
 8001b78:	2301      	movs	r3, #1
 8001b7a:	863b      	strh	r3, [r7, #48]	; 0x30
                while (f_num < f_step)
 8001b7c:	e012      	b.n	8001ba4 <getStr4NumMISC+0x2dc>
                {
                    f_step = f_step * 0.1;
 8001b7e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001b80:	f7fe fc86 	bl	8000490 <__aeabi_f2d>
 8001b84:	a3b2      	add	r3, pc, #712	; (adr r3, 8001e50 <getStr4NumMISC+0x588>)
 8001b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b8a:	f7fe fcd9 	bl	8000540 <__aeabi_dmul>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	460b      	mov	r3, r1
 8001b92:	4610      	mov	r0, r2
 8001b94:	4619      	mov	r1, r3
 8001b96:	f7fe ff83 	bl	8000aa0 <__aeabi_d2f>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	63bb      	str	r3, [r7, #56]	; 0x38
                    e_part++;
 8001b9e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	863b      	strh	r3, [r7, #48]	; 0x30
                while (f_num < f_step)
 8001ba4:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001ba8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001bac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb4:	d4e3      	bmi.n	8001b7e <getStr4NumMISC+0x2b6>
 8001bb6:	e024      	b.n	8001c02 <getStr4NumMISC+0x33a>
                }
            }
            else
            {
                f_step = 1.0;
 8001bb8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001bbc:	63bb      	str	r3, [r7, #56]	; 0x38
                e_part = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	863b      	strh	r3, [r7, #48]	; 0x30
                while (f_num > f_step)
 8001bc2:	e00a      	b.n	8001bda <getStr4NumMISC+0x312>
                {
                    f_step = f_step * 10;
 8001bc4:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001bc8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001bcc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bd0:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                    e_part++;
 8001bd4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	863b      	strh	r3, [r7, #48]	; 0x30
                while (f_num > f_step)
 8001bda:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001bde:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001be2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bea:	dceb      	bgt.n	8001bc4 <getStr4NumMISC+0x2fc>
                }
                f_step = f_step / 10;
 8001bec:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001bf0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001bf4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bf8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                e_part--;
 8001bfc:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	863b      	strh	r3, [r7, #48]	; 0x30
            }

            f_num = f_num / f_step;
 8001c02:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 8001c06:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001c0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c0e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            i_part = (uint32_t)f_num;
 8001c12:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c1a:	ee17 3a90 	vmov	r3, s15
 8001c1e:	62bb      	str	r3, [r7, #40]	; 0x28

            f_num = f_num - (float)i_part;
 8001c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c22:	ee07 3a90 	vmov	s15, r3
 8001c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c2a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001c2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c32:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            d_part = (uint32_t)(1000 * f_num);
 8001c36:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001c3a:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8001e5c <getStr4NumMISC+0x594>
 8001c3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c46:	ee17 3a90 	vmov	r3, s15
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24

            getDNumMISC(dnum, i_part);
 8001c4c:	f107 0314 	add.w	r3, r7, #20
 8001c50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fda2 	bl	800179c <getDNumMISC>
            putDNumMISC(dnum, &m, rstr);
 8001c58:	f107 0112 	add.w	r1, r7, #18
 8001c5c:	f107 0314 	add.w	r3, r7, #20
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff fdd6 	bl	8001814 <putDNumMISC>

            getDNumMISC(dnum, d_part);
 8001c68:	f107 0314 	add.w	r3, r7, #20
 8001c6c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fd94 	bl	800179c <getDNumMISC>
            dnum[3] = '.';
 8001c74:	232e      	movs	r3, #46	; 0x2e
 8001c76:	75fb      	strb	r3, [r7, #23]
            putDNumMISC(dnum, &m, rstr);
 8001c78:	f107 0112 	add.w	r1, r7, #18
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f7ff fdc6 	bl	8001814 <putDNumMISC>

            rstr[m] = 'e';
 8001c88:	8a7b      	ldrh	r3, [r7, #18]
 8001c8a:	461a      	mov	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4413      	add	r3, r2
 8001c90:	2265      	movs	r2, #101	; 0x65
 8001c92:	701a      	strb	r2, [r3, #0]
            m++;
 8001c94:	8a7b      	ldrh	r3, [r7, #18]
 8001c96:	3301      	adds	r3, #1
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	827b      	strh	r3, [r7, #18]

            if (sige == '-')
 8001c9c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001ca0:	2b2d      	cmp	r3, #45	; 0x2d
 8001ca2:	d109      	bne.n	8001cb8 <getStr4NumMISC+0x3f0>
            {
                rstr[m] = '-';
 8001ca4:	8a7b      	ldrh	r3, [r7, #18]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4413      	add	r3, r2
 8001cac:	222d      	movs	r2, #45	; 0x2d
 8001cae:	701a      	strb	r2, [r3, #0]
                m++;
 8001cb0:	8a7b      	ldrh	r3, [r7, #18]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	827b      	strh	r3, [r7, #18]
            }

            getDNumMISC(dnum, e_part);
 8001cb8:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4611      	mov	r1, r2
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff fd6b 	bl	800179c <getDNumMISC>
            putDNumMISC(dnum, &m, rstr);
 8001cc6:	f107 0112 	add.w	r1, r7, #18
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff fd9f 	bl	8001814 <putDNumMISC>
				
			break;
 8001cd6:	e0b7      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		case(PRINT_ARG_TYPE_HEXADECIMAL_BYTE):
		{// 8 bit hex string representation
			uint8_t t_rez;
            for (k=0;k<2;k++)
 8001cd8:	2300      	movs	r3, #0
 8001cda:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001cde:	e02c      	b.n	8001d3a <getStr4NumMISC+0x472>
            {
                t_rez = ((*num) & 0x000000F0) >> 4;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	091b      	lsrs	r3, r3, #4
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	f003 030f 	and.w	r3, r3, #15
 8001cec:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
                if (t_rez < 0x0A)
 8001cf0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001cf4:	2b09      	cmp	r3, #9
 8001cf6:	d809      	bhi.n	8001d0c <getStr4NumMISC+0x444>
                {
                    rstr[m] = t_rez + 0x30;
 8001cf8:	8a7b      	ldrh	r3, [r7, #18]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4413      	add	r3, r2
 8001d00:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001d04:	3230      	adds	r2, #48	; 0x30
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	701a      	strb	r2, [r3, #0]
 8001d0a:	e008      	b.n	8001d1e <getStr4NumMISC+0x456>
                }
                else
                {
                    rstr[m] = t_rez + 0x41 - 0x0A;
 8001d0c:	8a7b      	ldrh	r3, [r7, #18]
 8001d0e:	461a      	mov	r2, r3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4413      	add	r3, r2
 8001d14:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001d18:	3237      	adds	r2, #55	; 0x37
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	701a      	strb	r2, [r3, #0]
                }
                (*num) = (*num) << 4;
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	011a      	lsls	r2, r3, #4
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	601a      	str	r2, [r3, #0]
                m++;
 8001d28:	8a7b      	ldrh	r3, [r7, #18]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	827b      	strh	r3, [r7, #18]
            for (k=0;k<2;k++)
 8001d30:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001d34:	3301      	adds	r3, #1
 8001d36:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001d3a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001d3e:	2b01      	cmp	r3, #1
 8001d40:	d9ce      	bls.n	8001ce0 <getStr4NumMISC+0x418>
            }
            rstr[m] = 0x00;
 8001d42:	8a7b      	ldrh	r3, [r7, #18]
 8001d44:	461a      	mov	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4413      	add	r3, r2
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]
			break;
 8001d4e:	e07b      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		case(PRINT_ARG_TYPE_HEXADECIMAL_HALFWORD):
		{// 16 bit hex string representation
			uint8_t t_rez;
            for (k=0;k<4;k++)
 8001d50:	2300      	movs	r3, #0
 8001d52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001d56:	e02c      	b.n	8001db2 <getStr4NumMISC+0x4ea>
            {
                t_rez = ((*num) & 0x0000F000) >> 12;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	0b1b      	lsrs	r3, r3, #12
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	f003 030f 	and.w	r3, r3, #15
 8001d64:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                if (t_rez < 0x0A)
 8001d68:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001d6c:	2b09      	cmp	r3, #9
 8001d6e:	d809      	bhi.n	8001d84 <getStr4NumMISC+0x4bc>
                {
                    rstr[m] = t_rez + 0x30;
 8001d70:	8a7b      	ldrh	r3, [r7, #18]
 8001d72:	461a      	mov	r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4413      	add	r3, r2
 8001d78:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8001d7c:	3230      	adds	r2, #48	; 0x30
 8001d7e:	b2d2      	uxtb	r2, r2
 8001d80:	701a      	strb	r2, [r3, #0]
 8001d82:	e008      	b.n	8001d96 <getStr4NumMISC+0x4ce>
                }
                else
                {
                    rstr[m] = t_rez + 0x41 - 0x0A;
 8001d84:	8a7b      	ldrh	r3, [r7, #18]
 8001d86:	461a      	mov	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8001d90:	3237      	adds	r2, #55	; 0x37
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	701a      	strb	r2, [r3, #0]
                }
                (*num) = (*num) << 4;
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	011a      	lsls	r2, r3, #4
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	601a      	str	r2, [r3, #0]
                m++;
 8001da0:	8a7b      	ldrh	r3, [r7, #18]
 8001da2:	3301      	adds	r3, #1
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	827b      	strh	r3, [r7, #18]
            for (k=0;k<4;k++)
 8001da8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001dac:	3301      	adds	r3, #1
 8001dae:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001db2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001db6:	2b03      	cmp	r3, #3
 8001db8:	d9ce      	bls.n	8001d58 <getStr4NumMISC+0x490>
            }
            rstr[m] = 0x00;
 8001dba:	8a7b      	ldrh	r3, [r7, #18]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	701a      	strb	r2, [r3, #0]
			break;
 8001dc6:	e03f      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		case(PRINT_ARG_TYPE_HEXADECIMAL_WORD):
		{// 32 bit hex string representation
            uint8_t t_rez;
            for (k=0;k<8;k++)
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001dce:	e029      	b.n	8001e24 <getStr4NumMISC+0x55c>
            {
                t_rez = ((*num) & 0xF0000000) >> 28;
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	0f1b      	lsrs	r3, r3, #28
 8001dd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
                if (t_rez < 0x0A)
 8001dda:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001dde:	2b09      	cmp	r3, #9
 8001de0:	d809      	bhi.n	8001df6 <getStr4NumMISC+0x52e>
                {
                    rstr[m] = t_rez + 0x30;
 8001de2:	8a7b      	ldrh	r3, [r7, #18]
 8001de4:	461a      	mov	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4413      	add	r3, r2
 8001dea:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001dee:	3230      	adds	r2, #48	; 0x30
 8001df0:	b2d2      	uxtb	r2, r2
 8001df2:	701a      	strb	r2, [r3, #0]
 8001df4:	e008      	b.n	8001e08 <getStr4NumMISC+0x540>
                }
                else
                {
                    rstr[m] = t_rez + 0x41 - 0x0A;
 8001df6:	8a7b      	ldrh	r3, [r7, #18]
 8001df8:	461a      	mov	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001e02:	3237      	adds	r2, #55	; 0x37
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	701a      	strb	r2, [r3, #0]
                }
                (*num) = (*num) << 4;
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	011a      	lsls	r2, r3, #4
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	601a      	str	r2, [r3, #0]
                m++;
 8001e12:	8a7b      	ldrh	r3, [r7, #18]
 8001e14:	3301      	adds	r3, #1
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	827b      	strh	r3, [r7, #18]
            for (k=0;k<8;k++)
 8001e1a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e1e:	3301      	adds	r3, #1
 8001e20:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8001e24:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001e28:	2b07      	cmp	r3, #7
 8001e2a:	d9d1      	bls.n	8001dd0 <getStr4NumMISC+0x508>
            }
            rstr[m] = 0x00;
 8001e2c:	8a7b      	ldrh	r3, [r7, #18]
 8001e2e:	461a      	mov	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
			break;
 8001e38:	e006      	b.n	8001e48 <getStr4NumMISC+0x580>
		}
		default:
		{
			rstr[0] = 0x00;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]
			break;
 8001e40:	e002      	b.n	8001e48 <getStr4NumMISC+0x580>
			break;
 8001e42:	bf00      	nop
 8001e44:	e000      	b.n	8001e48 <getStr4NumMISC+0x580>
			break;
 8001e46:	bf00      	nop
		}
	}
}
 8001e48:	bf00      	nop
 8001e4a:	3740      	adds	r7, #64	; 0x40
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	9999999a 	.word	0x9999999a
 8001e54:	3fb99999 	.word	0x3fb99999
 8001e58:	3dcccccd 	.word	0x3dcccccd
 8001e5c:	447a0000 	.word	0x447a0000

08001e60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
 8001e6a:	4b10      	ldr	r3, [pc, #64]	; (8001eac <HAL_MspInit+0x4c>)
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6e:	4a0f      	ldr	r2, [pc, #60]	; (8001eac <HAL_MspInit+0x4c>)
 8001e70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e74:	6453      	str	r3, [r2, #68]	; 0x44
 8001e76:	4b0d      	ldr	r3, [pc, #52]	; (8001eac <HAL_MspInit+0x4c>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	603b      	str	r3, [r7, #0]
 8001e86:	4b09      	ldr	r3, [pc, #36]	; (8001eac <HAL_MspInit+0x4c>)
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	4a08      	ldr	r2, [pc, #32]	; (8001eac <HAL_MspInit+0x4c>)
 8001e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e90:	6413      	str	r3, [r2, #64]	; 0x40
 8001e92:	4b06      	ldr	r3, [pc, #24]	; (8001eac <HAL_MspInit+0x4c>)
 8001e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9a:	603b      	str	r3, [r7, #0]
 8001e9c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	40023800 	.word	0x40023800

08001eb0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b08a      	sub	sp, #40	; 0x28
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	605a      	str	r2, [r3, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
 8001ec4:	60da      	str	r2, [r3, #12]
 8001ec6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a17      	ldr	r2, [pc, #92]	; (8001f2c <HAL_ADC_MspInit+0x7c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d127      	bne.n	8001f22 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	613b      	str	r3, [r7, #16]
 8001ed6:	4b16      	ldr	r3, [pc, #88]	; (8001f30 <HAL_ADC_MspInit+0x80>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eda:	4a15      	ldr	r2, [pc, #84]	; (8001f30 <HAL_ADC_MspInit+0x80>)
 8001edc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ee2:	4b13      	ldr	r3, [pc, #76]	; (8001f30 <HAL_ADC_MspInit+0x80>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eea:	613b      	str	r3, [r7, #16]
 8001eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
 8001ef2:	4b0f      	ldr	r3, [pc, #60]	; (8001f30 <HAL_ADC_MspInit+0x80>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef6:	4a0e      	ldr	r2, [pc, #56]	; (8001f30 <HAL_ADC_MspInit+0x80>)
 8001ef8:	f043 0301 	orr.w	r3, r3, #1
 8001efc:	6313      	str	r3, [r2, #48]	; 0x30
 8001efe:	4b0c      	ldr	r3, [pc, #48]	; (8001f30 <HAL_ADC_MspInit+0x80>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	60fb      	str	r3, [r7, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = thermistor_Pin;
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(thermistor_GPIO_Port, &GPIO_InitStruct);
 8001f16:	f107 0314 	add.w	r3, r7, #20
 8001f1a:	4619      	mov	r1, r3
 8001f1c:	4805      	ldr	r0, [pc, #20]	; (8001f34 <HAL_ADC_MspInit+0x84>)
 8001f1e:	f001 f9a9 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001f22:	bf00      	nop
 8001f24:	3728      	adds	r7, #40	; 0x28
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	40012000 	.word	0x40012000
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020000 	.word	0x40020000

08001f38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM12)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <HAL_TIM_Base_MspInit+0x3c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d10d      	bne.n	8001f66 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM12_MspInit 0 */

  /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	4b0a      	ldr	r3, [pc, #40]	; (8001f78 <HAL_TIM_Base_MspInit+0x40>)
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	4a09      	ldr	r2, [pc, #36]	; (8001f78 <HAL_TIM_Base_MspInit+0x40>)
 8001f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f58:	6413      	str	r3, [r2, #64]	; 0x40
 8001f5a:	4b07      	ldr	r3, [pc, #28]	; (8001f78 <HAL_TIM_Base_MspInit+0x40>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8001f66:	bf00      	nop
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40001800 	.word	0x40001800
 8001f78:	40023800 	.word	0x40023800

08001f7c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b088      	sub	sp, #32
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	f107 030c 	add.w	r3, r7, #12
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM12)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a12      	ldr	r2, [pc, #72]	; (8001fe4 <HAL_TIM_MspPostInit+0x68>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d11e      	bne.n	8001fdc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]
 8001fa2:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <HAL_TIM_MspPostInit+0x6c>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	4a10      	ldr	r2, [pc, #64]	; (8001fe8 <HAL_TIM_MspPostInit+0x6c>)
 8001fa8:	f043 0302 	orr.w	r3, r3, #2
 8001fac:	6313      	str	r3, [r2, #48]	; 0x30
 8001fae:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <HAL_TIM_MspPostInit+0x6c>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	60bb      	str	r3, [r7, #8]
 8001fb8:	68bb      	ldr	r3, [r7, #8]
    /**TIM12 GPIO Configuration
    PB14     ------> TIM12_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001fba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001fbe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8001fcc:	2309      	movs	r3, #9
 8001fce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fd0:	f107 030c 	add.w	r3, r7, #12
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4805      	ldr	r0, [pc, #20]	; (8001fec <HAL_TIM_MspPostInit+0x70>)
 8001fd8:	f001 f94c 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8001fdc:	bf00      	nop
 8001fde:	3720      	adds	r7, #32
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40001800 	.word	0x40001800
 8001fe8:	40023800 	.word	0x40023800
 8001fec:	40020400 	.word	0x40020400

08001ff0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b08a      	sub	sp, #40	; 0x28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	f107 0314 	add.w	r3, r7, #20
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
 8002002:	609a      	str	r2, [r3, #8]
 8002004:	60da      	str	r2, [r3, #12]
 8002006:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a19      	ldr	r2, [pc, #100]	; (8002074 <HAL_UART_MspInit+0x84>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d12b      	bne.n	800206a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	613b      	str	r3, [r7, #16]
 8002016:	4b18      	ldr	r3, [pc, #96]	; (8002078 <HAL_UART_MspInit+0x88>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a17      	ldr	r2, [pc, #92]	; (8002078 <HAL_UART_MspInit+0x88>)
 800201c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
 8002022:	4b15      	ldr	r3, [pc, #84]	; (8002078 <HAL_UART_MspInit+0x88>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	60fb      	str	r3, [r7, #12]
 8002032:	4b11      	ldr	r3, [pc, #68]	; (8002078 <HAL_UART_MspInit+0x88>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a10      	ldr	r2, [pc, #64]	; (8002078 <HAL_UART_MspInit+0x88>)
 8002038:	f043 0301 	orr.w	r3, r3, #1
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
 800203e:	4b0e      	ldr	r3, [pc, #56]	; (8002078 <HAL_UART_MspInit+0x88>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
 8002048:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800204a:	230c      	movs	r3, #12
 800204c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002056:	2303      	movs	r3, #3
 8002058:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800205a:	2307      	movs	r3, #7
 800205c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205e:	f107 0314 	add.w	r3, r7, #20
 8002062:	4619      	mov	r1, r3
 8002064:	4805      	ldr	r0, [pc, #20]	; (800207c <HAL_UART_MspInit+0x8c>)
 8002066:	f001 f905 	bl	8003274 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800206a:	bf00      	nop
 800206c:	3728      	adds	r7, #40	; 0x28
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40004400 	.word	0x40004400
 8002078:	40023800 	.word	0x40023800
 800207c:	40020000 	.word	0x40020000

08002080 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800208e:	b480      	push	{r7}
 8002090:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002092:	e7fe      	b.n	8002092 <HardFault_Handler+0x4>

08002094 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002098:	e7fe      	b.n	8002098 <MemManage_Handler+0x4>

0800209a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800209a:	b480      	push	{r7}
 800209c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800209e:	e7fe      	b.n	800209e <BusFault_Handler+0x4>

080020a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020a4:	e7fe      	b.n	80020a4 <UsageFault_Handler+0x4>

080020a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020a6:	b480      	push	{r7}
 80020a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020c2:	b480      	push	{r7}
 80020c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020c6:	bf00      	nop
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020d4:	f000 fbac 	bl	8002830 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}

080020dc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80020e0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80020e4:	f001 fa94 	bl	8003610 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020e8:	bf00      	nop
 80020ea:	bd80      	pop	{r7, pc}

080020ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80020f0:	4b16      	ldr	r3, [pc, #88]	; (800214c <SystemInit+0x60>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a15      	ldr	r2, [pc, #84]	; (800214c <SystemInit+0x60>)
 80020f6:	f043 0301 	orr.w	r3, r3, #1
 80020fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80020fc:	4b13      	ldr	r3, [pc, #76]	; (800214c <SystemInit+0x60>)
 80020fe:	2200      	movs	r2, #0
 8002100:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002102:	4b12      	ldr	r3, [pc, #72]	; (800214c <SystemInit+0x60>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a11      	ldr	r2, [pc, #68]	; (800214c <SystemInit+0x60>)
 8002108:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800210c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002110:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002112:	4b0e      	ldr	r3, [pc, #56]	; (800214c <SystemInit+0x60>)
 8002114:	4a0e      	ldr	r2, [pc, #56]	; (8002150 <SystemInit+0x64>)
 8002116:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002118:	4b0c      	ldr	r3, [pc, #48]	; (800214c <SystemInit+0x60>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a0b      	ldr	r2, [pc, #44]	; (800214c <SystemInit+0x60>)
 800211e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002122:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002124:	4b09      	ldr	r3, [pc, #36]	; (800214c <SystemInit+0x60>)
 8002126:	2200      	movs	r2, #0
 8002128:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800212a:	f000 f815 	bl	8002158 <SetSysClock>
  // ENABLE FPU!!!!!!!!!!!!!
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));
 800212e:	4b09      	ldr	r3, [pc, #36]	; (8002154 <SystemInit+0x68>)
 8002130:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002134:	4a07      	ldr	r2, [pc, #28]	; (8002154 <SystemInit+0x68>)
 8002136:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800213a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800213e:	4b05      	ldr	r3, [pc, #20]	; (8002154 <SystemInit+0x68>)
 8002140:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002144:	609a      	str	r2, [r3, #8]
#endif
}
 8002146:	bf00      	nop
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	40023800 	.word	0x40023800
 8002150:	24003010 	.word	0x24003010
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	607b      	str	r3, [r7, #4]
 8002162:	2300      	movs	r3, #0
 8002164:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002166:	4b35      	ldr	r3, [pc, #212]	; (800223c <SetSysClock+0xe4>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a34      	ldr	r2, [pc, #208]	; (800223c <SetSysClock+0xe4>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002170:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8002172:	4b32      	ldr	r3, [pc, #200]	; (800223c <SetSysClock+0xe4>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	3301      	adds	r3, #1
 8002180:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d102      	bne.n	800218e <SetSysClock+0x36>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2b64      	cmp	r3, #100	; 0x64
 800218c:	d1f1      	bne.n	8002172 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800218e:	4b2b      	ldr	r3, [pc, #172]	; (800223c <SetSysClock+0xe4>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d002      	beq.n	80021a0 <SetSysClock+0x48>
  {
    HSEStatus = (uint32_t)0x01;
 800219a:	2301      	movs	r3, #1
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	e001      	b.n	80021a4 <SetSysClock+0x4c>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80021a0:	2300      	movs	r3, #0
 80021a2:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d142      	bne.n	8002230 <SetSysClock+0xd8>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80021aa:	4b24      	ldr	r3, [pc, #144]	; (800223c <SetSysClock+0xe4>)
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	4a23      	ldr	r2, [pc, #140]	; (800223c <SetSysClock+0xe4>)
 80021b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021b4:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 80021b6:	4b22      	ldr	r3, [pc, #136]	; (8002240 <SetSysClock+0xe8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a21      	ldr	r2, [pc, #132]	; (8002240 <SetSysClock+0xe8>)
 80021bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021c0:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80021c2:	4b1e      	ldr	r3, [pc, #120]	; (800223c <SetSysClock+0xe4>)
 80021c4:	4a1d      	ldr	r2, [pc, #116]	; (800223c <SetSysClock+0xe4>)
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80021ca:	4b1c      	ldr	r3, [pc, #112]	; (800223c <SetSysClock+0xe4>)
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	4a1b      	ldr	r2, [pc, #108]	; (800223c <SetSysClock+0xe4>)
 80021d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021d4:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80021d6:	4b19      	ldr	r3, [pc, #100]	; (800223c <SetSysClock+0xe4>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	4a18      	ldr	r2, [pc, #96]	; (800223c <SetSysClock+0xe4>)
 80021dc:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80021e0:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80021e2:	4b16      	ldr	r3, [pc, #88]	; (800223c <SetSysClock+0xe4>)
 80021e4:	4a17      	ldr	r2, [pc, #92]	; (8002244 <SetSysClock+0xec>)
 80021e6:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80021e8:	4b14      	ldr	r3, [pc, #80]	; (800223c <SetSysClock+0xe4>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a13      	ldr	r2, [pc, #76]	; (800223c <SetSysClock+0xe4>)
 80021ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80021f2:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80021f4:	bf00      	nop
 80021f6:	4b11      	ldr	r3, [pc, #68]	; (800223c <SetSysClock+0xe4>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f9      	beq.n	80021f6 <SetSysClock+0x9e>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8002202:	4b11      	ldr	r3, [pc, #68]	; (8002248 <SetSysClock+0xf0>)
 8002204:	f240 6205 	movw	r2, #1541	; 0x605
 8002208:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800220a:	4b0c      	ldr	r3, [pc, #48]	; (800223c <SetSysClock+0xe4>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	4a0b      	ldr	r2, [pc, #44]	; (800223c <SetSysClock+0xe4>)
 8002210:	f023 0303 	bic.w	r3, r3, #3
 8002214:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8002216:	4b09      	ldr	r3, [pc, #36]	; (800223c <SetSysClock+0xe4>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4a08      	ldr	r2, [pc, #32]	; (800223c <SetSysClock+0xe4>)
 800221c:	f043 0302 	orr.w	r3, r3, #2
 8002220:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8002222:	bf00      	nop
 8002224:	4b05      	ldr	r3, [pc, #20]	; (800223c <SetSysClock+0xe4>)
 8002226:	689b      	ldr	r3, [r3, #8]
 8002228:	f003 030c 	and.w	r3, r3, #12
 800222c:	2b08      	cmp	r3, #8
 800222e:	d1f9      	bne.n	8002224 <SetSysClock+0xcc>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	40023800 	.word	0x40023800
 8002240:	40007000 	.word	0x40007000
 8002244:	07405408 	.word	0x07405408
 8002248:	40023c00 	.word	0x40023c00

0800224c <initUSART2>:
#include "usart.h"

UART_HandleTypeDef UART_HandleStruct;

void initUSART2(uint32_t baudrate)
{
 800224c:	b5b0      	push	{r4, r5, r7, lr}
 800224e:	b090      	sub	sp, #64	; 0x40
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
	
	//wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww
	//Configure pins
	//
	GPIO_InitTypeDef GPIO_InitStruct;
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002254:	2300      	movs	r3, #0
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	4b26      	ldr	r3, [pc, #152]	; (80022f4 <initUSART2+0xa8>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225c:	4a25      	ldr	r2, [pc, #148]	; (80022f4 <initUSART2+0xa8>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	6313      	str	r3, [r2, #48]	; 0x30
 8002264:	4b23      	ldr	r3, [pc, #140]	; (80022f4 <initUSART2+0xa8>)
 8002266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002268:	f003 0301 	and.w	r3, r3, #1
 800226c:	60fb      	str	r3, [r7, #12]
 800226e:	68fb      	ldr	r3, [r7, #12]
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002270:	2304      	movs	r3, #4
 8002272:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002274:	2302      	movs	r3, #2
 8002276:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002278:	2300      	movs	r3, #0
 800227a:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800227c:	2302      	movs	r3, #2
 800227e:	63bb      	str	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002280:	2307      	movs	r3, #7
 8002282:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002284:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002288:	4619      	mov	r1, r3
 800228a:	481b      	ldr	r0, [pc, #108]	; (80022f8 <initUSART2+0xac>)
 800228c:	f000 fff2 	bl	8003274 <HAL_GPIO_Init>
	

	UART_InitTypeDef UART_InitStruct;
	__HAL_RCC_USART2_CLK_ENABLE();
 8002290:	2300      	movs	r3, #0
 8002292:	60bb      	str	r3, [r7, #8]
 8002294:	4b17      	ldr	r3, [pc, #92]	; (80022f4 <initUSART2+0xa8>)
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	4a16      	ldr	r2, [pc, #88]	; (80022f4 <initUSART2+0xa8>)
 800229a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800229e:	6413      	str	r3, [r2, #64]	; 0x40
 80022a0:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <initUSART2+0xa8>)
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022a8:	60bb      	str	r3, [r7, #8]
 80022aa:	68bb      	ldr	r3, [r7, #8]
	UART_InitStruct.BaudRate = baudrate;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	613b      	str	r3, [r7, #16]
	UART_InitStruct.WordLength = UART_WORDLENGTH_8B;
 80022b0:	2300      	movs	r3, #0
 80022b2:	617b      	str	r3, [r7, #20]
	UART_InitStruct.StopBits = UART_STOPBITS_1;
 80022b4:	2300      	movs	r3, #0
 80022b6:	61bb      	str	r3, [r7, #24]
	UART_InitStruct.Parity = UART_PARITY_NONE;
 80022b8:	2300      	movs	r3, #0
 80022ba:	61fb      	str	r3, [r7, #28]
	UART_InitStruct.Mode = UART_MODE_TX;
 80022bc:	2308      	movs	r3, #8
 80022be:	623b      	str	r3, [r7, #32]
	UART_InitStruct.HwFlowCtl = UART_HWCONTROL_NONE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	; 0x24
	UART_InitStruct.OverSampling = UART_OVERSAMPLING_8;
 80022c4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28

	UART_HandleStruct.Instance = USART2;
 80022ca:	4b0c      	ldr	r3, [pc, #48]	; (80022fc <initUSART2+0xb0>)
 80022cc:	4a0c      	ldr	r2, [pc, #48]	; (8002300 <initUSART2+0xb4>)
 80022ce:	601a      	str	r2, [r3, #0]
	UART_HandleStruct.Init = UART_InitStruct;
 80022d0:	4b0a      	ldr	r3, [pc, #40]	; (80022fc <initUSART2+0xb0>)
 80022d2:	1d1c      	adds	r4, r3, #4
 80022d4:	f107 0510 	add.w	r5, r7, #16
 80022d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	HAL_UART_Init(&UART_HandleStruct);
 80022e4:	4805      	ldr	r0, [pc, #20]	; (80022fc <initUSART2+0xb0>)
 80022e6:	f002 f856 	bl	8004396 <HAL_UART_Init>
	
}
 80022ea:	bf00      	nop
 80022ec:	3740      	adds	r7, #64	; 0x40
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bdb0      	pop	{r4, r5, r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40023800 	.word	0x40023800
 80022f8:	40020000 	.word	0x40020000
 80022fc:	200001a0 	.word	0x200001a0
 8002300:	40004400 	.word	0x40004400

08002304 <putcharUSART2>:

void putcharUSART2(uint8_t data)
{/// print one character to USART2
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&UART_HandleStruct, & data,1,10000);
 800230e:	1df9      	adds	r1, r7, #7
 8002310:	f242 7310 	movw	r3, #10000	; 0x2710
 8002314:	2201      	movs	r2, #1
 8002316:	4803      	ldr	r0, [pc, #12]	; (8002324 <putcharUSART2+0x20>)
 8002318:	f002 f88a 	bl	8004430 <HAL_UART_Transmit>
	// while(!(USART2->SR & USART_SR_TC));									

	// USART2->DR = data;	
}
 800231c:	bf00      	nop
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	200001a0 	.word	0x200001a0

08002328 <printUSART2>:

void printUSART2(char *str, ... )
{ /// print text and up to 10 arguments!
 8002328:	b40f      	push	{r0, r1, r2, r3}
 800232a:	b5b0      	push	{r4, r5, r7, lr}
 800232c:	b094      	sub	sp, #80	; 0x50
 800232e:	af00      	add	r7, sp, #0
    uint8_t rstr[40];													// 33 max -> 32 ASCII for 32 bits and NULL 
    uint16_t k = 0;
 8002330:	2300      	movs	r3, #0
 8002332:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint32_t * p_uint32; 
	char * p_char;
	va_list vl;
	
	//va_start(vl, 10);													// always pass the last named parameter to va_start, for compatibility with older compilers
	va_start(vl, str);													// always pass the last named parameter to va_start, for compatibility with older compilers
 8002336:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800233a:	603b      	str	r3, [r7, #0]
	while(str[k] != 0x00)
 800233c:	e1c2      	b.n	80026c4 <printUSART2+0x39c>
	{
		if(str[k] == '%')
 800233e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002342:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002344:	4413      	add	r3, r2
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b25      	cmp	r3, #37	; 0x25
 800234a:	f040 81a4 	bne.w	8002696 <printUSART2+0x36e>
		{
			if(str[k+1] != 0x00)
 800234e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002352:	3301      	adds	r3, #1
 8002354:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002356:	4413      	add	r3, r2
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	f000 81ad 	beq.w	80026ba <printUSART2+0x392>
			{
				switch(str[k+1])
 8002360:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002364:	3301      	adds	r3, #1
 8002366:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002368:	4413      	add	r3, r2
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	3b62      	subs	r3, #98	; 0x62
 800236e:	2b16      	cmp	r3, #22
 8002370:	f200 8170 	bhi.w	8002654 <printUSART2+0x32c>
 8002374:	a201      	add	r2, pc, #4	; (adr r2, 800237c <printUSART2+0x54>)
 8002376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800237a:	bf00      	nop
 800237c:	080023d9 	.word	0x080023d9
 8002380:	080024f9 	.word	0x080024f9
 8002384:	08002469 	.word	0x08002469
 8002388:	08002655 	.word	0x08002655
 800238c:	0800252f 	.word	0x0800252f
 8002390:	08002655 	.word	0x08002655
 8002394:	08002655 	.word	0x08002655
 8002398:	08002655 	.word	0x08002655
 800239c:	08002655 	.word	0x08002655
 80023a0:	08002655 	.word	0x08002655
 80023a4:	08002655 	.word	0x08002655
 80023a8:	08002655 	.word	0x08002655
 80023ac:	08002655 	.word	0x08002655
 80023b0:	08002655 	.word	0x08002655
 80023b4:	08002655 	.word	0x08002655
 80023b8:	08002655 	.word	0x08002655
 80023bc:	08002655 	.word	0x08002655
 80023c0:	08002517 	.word	0x08002517
 80023c4:	08002655 	.word	0x08002655
 80023c8:	08002655 	.word	0x08002655
 80023cc:	08002655 	.word	0x08002655
 80023d0:	08002655 	.word	0x08002655
 80023d4:	080025bd 	.word	0x080025bd
				{
					case('b'):
					{// binary
						if(str[k+2] == 'b')
 80023d8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80023dc:	3302      	adds	r3, #2
 80023de:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80023e0:	4413      	add	r3, r2
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	2b62      	cmp	r3, #98	; 0x62
 80023e6:	d108      	bne.n	80023fa <printUSART2+0xd2>
						{// byte
							utmp32 = va_arg(vl, int);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	1d1a      	adds	r2, r3, #4
 80023ec:	603a      	str	r2, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_BINARY_BYTE);
 80023f2:	2301      	movs	r3, #1
 80023f4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80023f8:	e02e      	b.n	8002458 <printUSART2+0x130>
						}
						else if(str[k+2] == 'h')
 80023fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80023fe:	3302      	adds	r3, #2
 8002400:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002402:	4413      	add	r3, r2
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	2b68      	cmp	r3, #104	; 0x68
 8002408:	d108      	bne.n	800241c <printUSART2+0xf4>
						{// half word
							utmp32 = va_arg(vl, int);
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	1d1a      	adds	r2, r3, #4
 800240e:	603a      	str	r2, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_BINARY_HALFWORD);
 8002414:	2302      	movs	r3, #2
 8002416:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800241a:	e01d      	b.n	8002458 <printUSART2+0x130>
						}
						else if(str[k+2] == 'w')
 800241c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002420:	3302      	adds	r3, #2
 8002422:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002424:	4413      	add	r3, r2
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b77      	cmp	r3, #119	; 0x77
 800242a:	d108      	bne.n	800243e <printUSART2+0x116>
						{// word	
							utmp32 = va_arg(vl, uint32_t);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	1d1a      	adds	r2, r3, #4
 8002430:	603a      	str	r2, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_BINARY_WORD);
 8002436:	2304      	movs	r3, #4
 8002438:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800243c:	e00c      	b.n	8002458 <printUSART2+0x130>
						}
						else
						{// default word
							utmp32 = va_arg(vl, uint32_t);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	1d1a      	adds	r2, r3, #4
 8002442:	603a      	str	r2, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_BINARY_WORD);
 8002448:	2304      	movs	r3, #4
 800244a:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
							k--;
 800244e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002452:	3b01      	subs	r3, #1
 8002454:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
						}
						
						k++;	
 8002458:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800245c:	3301      	adds	r3, #1
 800245e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
						p_uint32 = &utmp32;
 8002462:	1d3b      	adds	r3, r7, #4
 8002464:	64bb      	str	r3, [r7, #72]	; 0x48
						break;
 8002466:	e0fd      	b.n	8002664 <printUSART2+0x33c>
					}
					case('d'):
					{// decimal
						if(str[k+2] == 'b')
 8002468:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800246c:	3302      	adds	r3, #2
 800246e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002470:	4413      	add	r3, r2
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b62      	cmp	r3, #98	; 0x62
 8002476:	d108      	bne.n	800248a <printUSART2+0x162>
						{// byte
							utmp32 = va_arg(vl, int);
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	1d1a      	adds	r2, r3, #4
 800247c:	603a      	str	r2, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_DECIMAL_BYTE);
 8002482:	2308      	movs	r3, #8
 8002484:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002488:	e02e      	b.n	80024e8 <printUSART2+0x1c0>
						}
						else if(str[k+2] == 'h')
 800248a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800248e:	3302      	adds	r3, #2
 8002490:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002492:	4413      	add	r3, r2
 8002494:	781b      	ldrb	r3, [r3, #0]
 8002496:	2b68      	cmp	r3, #104	; 0x68
 8002498:	d108      	bne.n	80024ac <printUSART2+0x184>
						{// half word
							utmp32 = va_arg(vl, int);
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	1d1a      	adds	r2, r3, #4
 800249e:	603a      	str	r2, [r7, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_DECIMAL_HALFWORD);
 80024a4:	2310      	movs	r3, #16
 80024a6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80024aa:	e01d      	b.n	80024e8 <printUSART2+0x1c0>
						}
						else if(str[k+2] == 'w')
 80024ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80024b0:	3302      	adds	r3, #2
 80024b2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80024b4:	4413      	add	r3, r2
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b77      	cmp	r3, #119	; 0x77
 80024ba:	d108      	bne.n	80024ce <printUSART2+0x1a6>
						{// word	
							utmp32 = va_arg(vl, uint32_t);
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	1d1a      	adds	r2, r3, #4
 80024c0:	603a      	str	r2, [r7, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_DECIMAL_WORD);
 80024c6:	2320      	movs	r3, #32
 80024c8:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80024cc:	e00c      	b.n	80024e8 <printUSART2+0x1c0>
						}
						else
						{// default word
							utmp32 = va_arg(vl, uint32_t);
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	1d1a      	adds	r2, r3, #4
 80024d2:	603a      	str	r2, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_DECIMAL_WORD);
 80024d8:	2320      	movs	r3, #32
 80024da:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
							k--;
 80024de:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80024e2:	3b01      	subs	r3, #1
 80024e4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
						}
						
						k++;	
 80024e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80024ec:	3301      	adds	r3, #1
 80024ee:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
						p_uint32 = &utmp32;
 80024f2:	1d3b      	adds	r3, r7, #4
 80024f4:	64bb      	str	r3, [r7, #72]	; 0x48
						break;
 80024f6:	e0b5      	b.n	8002664 <printUSART2+0x33c>
					}
					case('c'):
					{// character
						char tchar = va_arg(vl, int);	
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	1d1a      	adds	r2, r3, #4
 80024fc:	603a      	str	r2, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
						putcharUSART2(tchar);
 8002504:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff fefb 	bl	8002304 <putcharUSART2>
						arg_type = (PRINT_ARG_TYPE_CHARACTER);
 800250e:	2340      	movs	r3, #64	; 0x40
 8002510:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
						break;
 8002514:	e0a6      	b.n	8002664 <printUSART2+0x33c>
					}
					case('s'):
					{// string 
						p_char = va_arg(vl, char *);	
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	1d1a      	adds	r2, r3, #4
 800251a:	603a      	str	r2, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	647b      	str	r3, [r7, #68]	; 0x44
						sprintUSART2((uint8_t *)p_char);
 8002520:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002522:	f000 f8df 	bl	80026e4 <sprintUSART2>
						arg_type = (PRINT_ARG_TYPE_STRING);
 8002526:	2380      	movs	r3, #128	; 0x80
 8002528:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
						break;
 800252c:	e09a      	b.n	8002664 <printUSART2+0x33c>
					}
					case('f'):
					{// float
						uint64_t utmp64 = va_arg(vl, uint64_t);			// convert double to float representation IEEE 754
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	3307      	adds	r3, #7
 8002532:	f023 0307 	bic.w	r3, r3, #7
 8002536:	f103 0208 	add.w	r2, r3, #8
 800253a:	603a      	str	r2, [r7, #0]
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
						uint32_t tmp1 = utmp64&0x00000000FFFFFFFF;
 8002544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002546:	637b      	str	r3, [r7, #52]	; 0x34
						tmp1 = tmp1>>29;
 8002548:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800254a:	0f5b      	lsrs	r3, r3, #29
 800254c:	637b      	str	r3, [r7, #52]	; 0x34
						utmp32 = utmp64>>32;
 800254e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	000a      	movs	r2, r1
 800255c:	2300      	movs	r3, #0
 800255e:	4613      	mov	r3, r2
 8002560:	607b      	str	r3, [r7, #4]
						utmp32 &= 0x07FFFFFF;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002568:	607b      	str	r3, [r7, #4]
						utmp32 = utmp32<<3;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	607b      	str	r3, [r7, #4]
						utmp32 |= tmp1;
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002574:	4313      	orrs	r3, r2
 8002576:	607b      	str	r3, [r7, #4]
						if(utmp64 & 0x8000000000000000)
 8002578:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800257c:	2a00      	cmp	r2, #0
 800257e:	f173 0300 	sbcs.w	r3, r3, #0
 8002582:	da03      	bge.n	800258c <printUSART2+0x264>
							utmp32 |= 0x80000000;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800258a:	607b      	str	r3, [r7, #4]
							
						if(utmp64 & 0x4000000000000000)
 800258c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002590:	f04f 0000 	mov.w	r0, #0
 8002594:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002598:	ea02 0400 	and.w	r4, r2, r0
 800259c:	ea03 0501 	and.w	r5, r3, r1
 80025a0:	ea54 0305 	orrs.w	r3, r4, r5
 80025a4:	d003      	beq.n	80025ae <printUSART2+0x286>
							utmp32 |= 0x40000000;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80025ac:	607b      	str	r3, [r7, #4]
							
						p_uint32 = &utmp32;
 80025ae:	1d3b      	adds	r3, r7, #4
 80025b0:	64bb      	str	r3, [r7, #72]	; 0x48
						
						arg_type = (PRINT_ARG_TYPE_FLOAT);
 80025b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025b6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
						//arg_type = (PRINT_ARG_TYPE_HEXADECIMAL_WORD);
						//arg_type = (PRINT_ARG_TYPE_BINARY_WORD);
						break;
 80025ba:	e053      	b.n	8002664 <printUSART2+0x33c>
					}
					case('x'):
					{// hexadecimal 
						if(str[k+2] == 'b')
 80025bc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80025c0:	3302      	adds	r3, #2
 80025c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025c4:	4413      	add	r3, r2
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	2b62      	cmp	r3, #98	; 0x62
 80025ca:	d109      	bne.n	80025e0 <printUSART2+0x2b8>
						{// byte
							utmp32 = (uint32_t)va_arg(vl, int);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	1d1a      	adds	r2, r3, #4
 80025d0:	603a      	str	r2, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_HEXADECIMAL_BYTE);
 80025d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025da:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80025de:	e031      	b.n	8002644 <printUSART2+0x31c>
						}
						else if(str[k+2] == 'h')
 80025e0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80025e4:	3302      	adds	r3, #2
 80025e6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025e8:	4413      	add	r3, r2
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b68      	cmp	r3, #104	; 0x68
 80025ee:	d109      	bne.n	8002604 <printUSART2+0x2dc>
						{// half word
							utmp32 = (uint32_t)va_arg(vl, int);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	1d1a      	adds	r2, r3, #4
 80025f4:	603a      	str	r2, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_HEXADECIMAL_HALFWORD);
 80025fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025fe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002602:	e01f      	b.n	8002644 <printUSART2+0x31c>
						}
						else if(str[k+2] == 'w')
 8002604:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002608:	3302      	adds	r3, #2
 800260a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800260c:	4413      	add	r3, r2
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	2b77      	cmp	r3, #119	; 0x77
 8002612:	d109      	bne.n	8002628 <printUSART2+0x300>
						{// word	
							utmp32 = va_arg(vl, uint32_t);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	1d1a      	adds	r2, r3, #4
 8002618:	603a      	str	r2, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_HEXADECIMAL_WORD);
 800261e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002622:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8002626:	e00d      	b.n	8002644 <printUSART2+0x31c>
						}
						else
						{
							utmp32 = va_arg(vl, uint32_t);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	1d1a      	adds	r2, r3, #4
 800262c:	603a      	str	r2, [r7, #0]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	607b      	str	r3, [r7, #4]
							arg_type = (PRINT_ARG_TYPE_HEXADECIMAL_WORD);
 8002632:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002636:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
							k--;
 800263a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800263e:	3b01      	subs	r3, #1
 8002640:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
						}
						
						k++;
 8002644:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002648:	3301      	adds	r3, #1
 800264a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
						p_uint32 = &utmp32;
 800264e:	1d3b      	adds	r3, r7, #4
 8002650:	64bb      	str	r3, [r7, #72]	; 0x48
						break;
 8002652:	e007      	b.n	8002664 <printUSART2+0x33c>
					}
					default:
					{
						utmp32 = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	607b      	str	r3, [r7, #4]
						p_uint32 = &utmp32;
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	64bb      	str	r3, [r7, #72]	; 0x48
						arg_type = (PRINT_ARG_TYPE_UNKNOWN);
 800265c:	2300      	movs	r3, #0
 800265e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
						break;
 8002662:	bf00      	nop
					}
				}
					
				if(arg_type&(PRINT_ARG_TYPE_MASK_CHAR_STRING))	
 8002664:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002668:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00c      	beq.n	800268a <printUSART2+0x362>
				{
					getStr4NumMISC(arg_type, p_uint32, rstr);
 8002670:	f107 0208 	add.w	r2, r7, #8
 8002674:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002678:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff f924 	bl	80018c8 <getStr4NumMISC>
					sprintUSART2(rstr);	
 8002680:	f107 0308 	add.w	r3, r7, #8
 8002684:	4618      	mov	r0, r3
 8002686:	f000 f82d 	bl	80026e4 <sprintUSART2>
				}
				k++;
 800268a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800268e:	3301      	adds	r3, #1
 8002690:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002694:	e011      	b.n	80026ba <printUSART2+0x392>
			}
		}
		else
		{// not a '%' char -> print the char
			putcharUSART2(str[k]);
 8002696:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800269a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800269c:	4413      	add	r3, r2
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff fe2f 	bl	8002304 <putcharUSART2>
			if (str[k] == '\n')
 80026a6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80026aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026ac:	4413      	add	r3, r2
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	2b0a      	cmp	r3, #10
 80026b2:	d102      	bne.n	80026ba <printUSART2+0x392>
				putcharUSART2('\r');
 80026b4:	200d      	movs	r0, #13
 80026b6:	f7ff fe25 	bl	8002304 <putcharUSART2>
		}
		k++;
 80026ba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80026be:	3301      	adds	r3, #1
 80026c0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	while(str[k] != 0x00)
 80026c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80026c8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026ca:	4413      	add	r3, r2
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f47f ae35 	bne.w	800233e <printUSART2+0x16>
	}
	
	va_end(vl);
	return;
 80026d4:	bf00      	nop
}
 80026d6:	3750      	adds	r7, #80	; 0x50
 80026d8:	46bd      	mov	sp, r7
 80026da:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80026de:	b004      	add	sp, #16
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop

080026e4 <sprintUSART2>:

void sprintUSART2(uint8_t * str)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b084      	sub	sp, #16
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
	uint16_t k = 0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	81fb      	strh	r3, [r7, #14]
	
	while (str[k] != '\0')
 80026f0:	e016      	b.n	8002720 <sprintUSART2+0x3c>
    {
        putcharUSART2(str[k]);
 80026f2:	89fb      	ldrh	r3, [r7, #14]
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	4413      	add	r3, r2
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	4618      	mov	r0, r3
 80026fc:	f7ff fe02 	bl	8002304 <putcharUSART2>
        if (str[k] == '\n')
 8002700:	89fb      	ldrh	r3, [r7, #14]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	4413      	add	r3, r2
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b0a      	cmp	r3, #10
 800270a:	d102      	bne.n	8002712 <sprintUSART2+0x2e>
            putcharUSART2('\r');
 800270c:	200d      	movs	r0, #13
 800270e:	f7ff fdf9 	bl	8002304 <putcharUSART2>
        k++;
 8002712:	89fb      	ldrh	r3, [r7, #14]
 8002714:	3301      	adds	r3, #1
 8002716:	81fb      	strh	r3, [r7, #14]

        if (k == MAX_PRINT_STRING_SIZE)
 8002718:	89fb      	ldrh	r3, [r7, #14]
 800271a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800271e:	d006      	beq.n	800272e <sprintUSART2+0x4a>
	while (str[k] != '\0')
 8002720:	89fb      	ldrh	r3, [r7, #14]
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	4413      	add	r3, r2
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d1e2      	bne.n	80026f2 <sprintUSART2+0xe>
            break;
    }
}
 800272c:	e000      	b.n	8002730 <sprintUSART2+0x4c>
            break;
 800272e:	bf00      	nop
}
 8002730:	bf00      	nop
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <Reset_Handler>:
 8002738:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002770 <LoopFillZerobss+0x12>
 800273c:	480d      	ldr	r0, [pc, #52]	; (8002774 <LoopFillZerobss+0x16>)
 800273e:	490e      	ldr	r1, [pc, #56]	; (8002778 <LoopFillZerobss+0x1a>)
 8002740:	4a0e      	ldr	r2, [pc, #56]	; (800277c <LoopFillZerobss+0x1e>)
 8002742:	2300      	movs	r3, #0
 8002744:	e002      	b.n	800274c <LoopCopyDataInit>

08002746 <CopyDataInit>:
 8002746:	58d4      	ldr	r4, [r2, r3]
 8002748:	50c4      	str	r4, [r0, r3]
 800274a:	3304      	adds	r3, #4

0800274c <LoopCopyDataInit>:
 800274c:	18c4      	adds	r4, r0, r3
 800274e:	428c      	cmp	r4, r1
 8002750:	d3f9      	bcc.n	8002746 <CopyDataInit>
 8002752:	4a0b      	ldr	r2, [pc, #44]	; (8002780 <LoopFillZerobss+0x22>)
 8002754:	4c0b      	ldr	r4, [pc, #44]	; (8002784 <LoopFillZerobss+0x26>)
 8002756:	2300      	movs	r3, #0
 8002758:	e001      	b.n	800275e <LoopFillZerobss>

0800275a <FillZerobss>:
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	3204      	adds	r2, #4

0800275e <LoopFillZerobss>:
 800275e:	42a2      	cmp	r2, r4
 8002760:	d3fb      	bcc.n	800275a <FillZerobss>
 8002762:	f7ff fcc3 	bl	80020ec <SystemInit>
 8002766:	f002 f907 	bl	8004978 <__libc_init_array>
 800276a:	f7fe fb65 	bl	8000e38 <main>
 800276e:	4770      	bx	lr
 8002770:	20020000 	.word	0x20020000
 8002774:	20000000 	.word	0x20000000
 8002778:	20000098 	.word	0x20000098
 800277c:	08005ff8 	.word	0x08005ff8
 8002780:	20000098 	.word	0x20000098
 8002784:	200001e8 	.word	0x200001e8

08002788 <ADC_IRQHandler>:
 8002788:	e7fe      	b.n	8002788 <ADC_IRQHandler>
	...

0800278c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002790:	4b0e      	ldr	r3, [pc, #56]	; (80027cc <HAL_Init+0x40>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0d      	ldr	r2, [pc, #52]	; (80027cc <HAL_Init+0x40>)
 8002796:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800279a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800279c:	4b0b      	ldr	r3, [pc, #44]	; (80027cc <HAL_Init+0x40>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a0a      	ldr	r2, [pc, #40]	; (80027cc <HAL_Init+0x40>)
 80027a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027a8:	4b08      	ldr	r3, [pc, #32]	; (80027cc <HAL_Init+0x40>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a07      	ldr	r2, [pc, #28]	; (80027cc <HAL_Init+0x40>)
 80027ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027b4:	2003      	movs	r0, #3
 80027b6:	f000 fd1b 	bl	80031f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027ba:	2000      	movs	r0, #0
 80027bc:	f000 f808 	bl	80027d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027c0:	f7ff fb4e 	bl	8001e60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	40023c00 	.word	0x40023c00

080027d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027d8:	4b12      	ldr	r3, [pc, #72]	; (8002824 <HAL_InitTick+0x54>)
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	4b12      	ldr	r3, [pc, #72]	; (8002828 <HAL_InitTick+0x58>)
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	4619      	mov	r1, r3
 80027e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ee:	4618      	mov	r0, r3
 80027f0:	f000 fd33 	bl	800325a <HAL_SYSTICK_Config>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e00e      	b.n	800281c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2b0f      	cmp	r3, #15
 8002802:	d80a      	bhi.n	800281a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002804:	2200      	movs	r2, #0
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800280c:	f000 fcfb 	bl	8003206 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002810:	4a06      	ldr	r2, [pc, #24]	; (800282c <HAL_InitTick+0x5c>)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	e000      	b.n	800281c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
}
 800281c:	4618      	mov	r0, r3
 800281e:	3708      	adds	r7, #8
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	20000024 	.word	0x20000024
 8002828:	2000002c 	.word	0x2000002c
 800282c:	20000028 	.word	0x20000028

08002830 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002834:	4b06      	ldr	r3, [pc, #24]	; (8002850 <HAL_IncTick+0x20>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	461a      	mov	r2, r3
 800283a:	4b06      	ldr	r3, [pc, #24]	; (8002854 <HAL_IncTick+0x24>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4413      	add	r3, r2
 8002840:	4a04      	ldr	r2, [pc, #16]	; (8002854 <HAL_IncTick+0x24>)
 8002842:	6013      	str	r3, [r2, #0]
}
 8002844:	bf00      	nop
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	2000002c 	.word	0x2000002c
 8002854:	200001e4 	.word	0x200001e4

08002858 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  return uwTick;
 800285c:	4b03      	ldr	r3, [pc, #12]	; (800286c <HAL_GetTick+0x14>)
 800285e:	681b      	ldr	r3, [r3, #0]
}
 8002860:	4618      	mov	r0, r3
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	200001e4 	.word	0x200001e4

08002870 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002878:	f7ff ffee 	bl	8002858 <HAL_GetTick>
 800287c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002888:	d005      	beq.n	8002896 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800288a:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <HAL_Delay+0x44>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	461a      	mov	r2, r3
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4413      	add	r3, r2
 8002894:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002896:	bf00      	nop
 8002898:	f7ff ffde 	bl	8002858 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	429a      	cmp	r2, r3
 80028a6:	d8f7      	bhi.n	8002898 <HAL_Delay+0x28>
  {
  }
}
 80028a8:	bf00      	nop
 80028aa:	bf00      	nop
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	2000002c 	.word	0x2000002c

080028b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b084      	sub	sp, #16
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028c0:	2300      	movs	r3, #0
 80028c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e033      	b.n	8002936 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d109      	bne.n	80028ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff faea 	bl	8001eb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2200      	movs	r2, #0
 80028e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	f003 0310 	and.w	r3, r3, #16
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d118      	bne.n	8002928 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80028fe:	f023 0302 	bic.w	r3, r3, #2
 8002902:	f043 0202 	orr.w	r2, r3, #2
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 faa4 	bl	8002e58 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f023 0303 	bic.w	r3, r3, #3
 800291e:	f043 0201 	orr.w	r2, r3, #1
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	641a      	str	r2, [r3, #64]	; 0x40
 8002926:	e001      	b.n	800292c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002934:	7bfb      	ldrb	r3, [r7, #15]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
	...

08002940 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002948:	2300      	movs	r3, #0
 800294a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002952:	2b01      	cmp	r3, #1
 8002954:	d101      	bne.n	800295a <HAL_ADC_Start+0x1a>
 8002956:	2302      	movs	r3, #2
 8002958:	e0b2      	b.n	8002ac0 <HAL_ADC_Start+0x180>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f003 0301 	and.w	r3, r3, #1
 800296c:	2b01      	cmp	r3, #1
 800296e:	d018      	beq.n	80029a2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f042 0201 	orr.w	r2, r2, #1
 800297e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002980:	4b52      	ldr	r3, [pc, #328]	; (8002acc <HAL_ADC_Start+0x18c>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4a52      	ldr	r2, [pc, #328]	; (8002ad0 <HAL_ADC_Start+0x190>)
 8002986:	fba2 2303 	umull	r2, r3, r2, r3
 800298a:	0c9a      	lsrs	r2, r3, #18
 800298c:	4613      	mov	r3, r2
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002994:	e002      	b.n	800299c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002996:	68bb      	ldr	r3, [r7, #8]
 8002998:	3b01      	subs	r3, #1
 800299a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d1f9      	bne.n	8002996 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	f003 0301 	and.w	r3, r3, #1
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d17a      	bne.n	8002aa6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80029b8:	f023 0301 	bic.w	r3, r3, #1
 80029bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d007      	beq.n	80029e2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80029da:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029ee:	d106      	bne.n	80029fe <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029f4:	f023 0206 	bic.w	r2, r3, #6
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	645a      	str	r2, [r3, #68]	; 0x44
 80029fc:	e002      	b.n	8002a04 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a0c:	4b31      	ldr	r3, [pc, #196]	; (8002ad4 <HAL_ADC_Start+0x194>)
 8002a0e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a18:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f003 031f 	and.w	r3, r3, #31
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d12a      	bne.n	8002a7c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a2b      	ldr	r2, [pc, #172]	; (8002ad8 <HAL_ADC_Start+0x198>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d015      	beq.n	8002a5c <HAL_ADC_Start+0x11c>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a29      	ldr	r2, [pc, #164]	; (8002adc <HAL_ADC_Start+0x19c>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d105      	bne.n	8002a46 <HAL_ADC_Start+0x106>
 8002a3a:	4b26      	ldr	r3, [pc, #152]	; (8002ad4 <HAL_ADC_Start+0x194>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 031f 	and.w	r3, r3, #31
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d00a      	beq.n	8002a5c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a25      	ldr	r2, [pc, #148]	; (8002ae0 <HAL_ADC_Start+0x1a0>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d136      	bne.n	8002abe <HAL_ADC_Start+0x17e>
 8002a50:	4b20      	ldr	r3, [pc, #128]	; (8002ad4 <HAL_ADC_Start+0x194>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f003 0310 	and.w	r3, r3, #16
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d130      	bne.n	8002abe <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d129      	bne.n	8002abe <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a78:	609a      	str	r2, [r3, #8]
 8002a7a:	e020      	b.n	8002abe <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a15      	ldr	r2, [pc, #84]	; (8002ad8 <HAL_ADC_Start+0x198>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d11b      	bne.n	8002abe <HAL_ADC_Start+0x17e>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d114      	bne.n	8002abe <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689a      	ldr	r2, [r3, #8]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002aa2:	609a      	str	r2, [r3, #8]
 8002aa4:	e00b      	b.n	8002abe <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	f043 0210 	orr.w	r2, r3, #16
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f043 0201 	orr.w	r2, r3, #1
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002abe:	2300      	movs	r3, #0
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3714      	adds	r7, #20
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	20000024 	.word	0x20000024
 8002ad0:	431bde83 	.word	0x431bde83
 8002ad4:	40012300 	.word	0x40012300
 8002ad8:	40012000 	.word	0x40012000
 8002adc:	40012100 	.word	0x40012100
 8002ae0:	40012200 	.word	0x40012200

08002ae4 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b084      	sub	sp, #16
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002afc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b00:	d113      	bne.n	8002b2a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b10:	d10b      	bne.n	8002b2a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f043 0220 	orr.w	r2, r3, #32
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	e063      	b.n	8002bf2 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b2a:	f7ff fe95 	bl	8002858 <HAL_GetTick>
 8002b2e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b30:	e021      	b.n	8002b76 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b38:	d01d      	beq.n	8002b76 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <HAL_ADC_PollForConversion+0x6c>
 8002b40:	f7ff fe8a 	bl	8002858 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	683a      	ldr	r2, [r7, #0]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d212      	bcs.n	8002b76 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d00b      	beq.n	8002b76 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f043 0204 	orr.w	r2, r3, #4
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e03d      	b.n	8002bf2 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0302 	and.w	r3, r3, #2
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d1d6      	bne.n	8002b32 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f06f 0212 	mvn.w	r2, #18
 8002b8c:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d123      	bne.n	8002bf0 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d11f      	bne.n	8002bf0 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d006      	beq.n	8002bcc <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d111      	bne.n	8002bf0 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d105      	bne.n	8002bf0 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	f043 0201 	orr.w	r2, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002bf0:	2300      	movs	r3, #0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002bfa:	b480      	push	{r7}
 8002bfc:	b083      	sub	sp, #12
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d101      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x1c>
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	e105      	b.n	8002e3c <HAL_ADC_ConfigChannel+0x228>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2b09      	cmp	r3, #9
 8002c3e:	d925      	bls.n	8002c8c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68d9      	ldr	r1, [r3, #12]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4613      	mov	r3, r2
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	4413      	add	r3, r2
 8002c54:	3b1e      	subs	r3, #30
 8002c56:	2207      	movs	r2, #7
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	43da      	mvns	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	400a      	ands	r2, r1
 8002c64:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68d9      	ldr	r1, [r3, #12]
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	689a      	ldr	r2, [r3, #8]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	4618      	mov	r0, r3
 8002c78:	4603      	mov	r3, r0
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	4403      	add	r3, r0
 8002c7e:	3b1e      	subs	r3, #30
 8002c80:	409a      	lsls	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	e022      	b.n	8002cd2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6919      	ldr	r1, [r3, #16]
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4613      	mov	r3, r2
 8002c9c:	005b      	lsls	r3, r3, #1
 8002c9e:	4413      	add	r3, r2
 8002ca0:	2207      	movs	r2, #7
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43da      	mvns	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	400a      	ands	r2, r1
 8002cae:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	6919      	ldr	r1, [r3, #16]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	689a      	ldr	r2, [r3, #8]
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	b29b      	uxth	r3, r3
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	4403      	add	r3, r0
 8002cc8:	409a      	lsls	r2, r3
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	430a      	orrs	r2, r1
 8002cd0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	2b06      	cmp	r3, #6
 8002cd8:	d824      	bhi.n	8002d24 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4413      	add	r3, r2
 8002cea:	3b05      	subs	r3, #5
 8002cec:	221f      	movs	r2, #31
 8002cee:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf2:	43da      	mvns	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	400a      	ands	r2, r1
 8002cfa:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	b29b      	uxth	r3, r3
 8002d08:	4618      	mov	r0, r3
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	3b05      	subs	r3, #5
 8002d16:	fa00 f203 	lsl.w	r2, r0, r3
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	635a      	str	r2, [r3, #52]	; 0x34
 8002d22:	e04c      	b.n	8002dbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	2b0c      	cmp	r3, #12
 8002d2a:	d824      	bhi.n	8002d76 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685a      	ldr	r2, [r3, #4]
 8002d36:	4613      	mov	r3, r2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3b23      	subs	r3, #35	; 0x23
 8002d3e:	221f      	movs	r2, #31
 8002d40:	fa02 f303 	lsl.w	r3, r2, r3
 8002d44:	43da      	mvns	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	400a      	ands	r2, r1
 8002d4c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	3b23      	subs	r3, #35	; 0x23
 8002d68:	fa00 f203 	lsl.w	r2, r0, r3
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	430a      	orrs	r2, r1
 8002d72:	631a      	str	r2, [r3, #48]	; 0x30
 8002d74:	e023      	b.n	8002dbe <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	685a      	ldr	r2, [r3, #4]
 8002d80:	4613      	mov	r3, r2
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	4413      	add	r3, r2
 8002d86:	3b41      	subs	r3, #65	; 0x41
 8002d88:	221f      	movs	r2, #31
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	43da      	mvns	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	400a      	ands	r2, r1
 8002d96:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	4618      	mov	r0, r3
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	4613      	mov	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	4413      	add	r3, r2
 8002db0:	3b41      	subs	r3, #65	; 0x41
 8002db2:	fa00 f203 	lsl.w	r2, r0, r3
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dbe:	4b22      	ldr	r3, [pc, #136]	; (8002e48 <HAL_ADC_ConfigChannel+0x234>)
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a21      	ldr	r2, [pc, #132]	; (8002e4c <HAL_ADC_ConfigChannel+0x238>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d109      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1cc>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	2b12      	cmp	r3, #18
 8002dd2:	d105      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a19      	ldr	r2, [pc, #100]	; (8002e4c <HAL_ADC_ConfigChannel+0x238>)
 8002de6:	4293      	cmp	r3, r2
 8002de8:	d123      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x21e>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2b10      	cmp	r3, #16
 8002df0:	d003      	beq.n	8002dfa <HAL_ADC_ConfigChannel+0x1e6>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b11      	cmp	r3, #17
 8002df8:	d11b      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	2b10      	cmp	r3, #16
 8002e0c:	d111      	bne.n	8002e32 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002e0e:	4b10      	ldr	r3, [pc, #64]	; (8002e50 <HAL_ADC_ConfigChannel+0x23c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a10      	ldr	r2, [pc, #64]	; (8002e54 <HAL_ADC_ConfigChannel+0x240>)
 8002e14:	fba2 2303 	umull	r2, r3, r2, r3
 8002e18:	0c9a      	lsrs	r2, r3, #18
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	4413      	add	r3, r2
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e24:	e002      	b.n	8002e2c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d1f9      	bne.n	8002e26 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	40012300 	.word	0x40012300
 8002e4c:	40012000 	.word	0x40012000
 8002e50:	20000024 	.word	0x20000024
 8002e54:	431bde83 	.word	0x431bde83

08002e58 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b085      	sub	sp, #20
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e60:	4b79      	ldr	r3, [pc, #484]	; (8003048 <ADC_Init+0x1f0>)
 8002e62:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	685a      	ldr	r2, [r3, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	431a      	orrs	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685a      	ldr	r2, [r3, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e8c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	691b      	ldr	r3, [r3, #16]
 8002e98:	021a      	lsls	r2, r3, #8
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002eb0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	6859      	ldr	r1, [r3, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689a      	ldr	r2, [r3, #8]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	430a      	orrs	r2, r1
 8002ec2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ed2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6899      	ldr	r1, [r3, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68da      	ldr	r2, [r3, #12]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	430a      	orrs	r2, r1
 8002ee4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eea:	4a58      	ldr	r2, [pc, #352]	; (800304c <ADC_Init+0x1f4>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d022      	beq.n	8002f36 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	689a      	ldr	r2, [r3, #8]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002efe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6899      	ldr	r1, [r3, #8]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f20:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6899      	ldr	r1, [r3, #8]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	e00f      	b.n	8002f56 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f44:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f54:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f022 0202 	bic.w	r2, r2, #2
 8002f64:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	6899      	ldr	r1, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	7e1b      	ldrb	r3, [r3, #24]
 8002f70:	005a      	lsls	r2, r3, #1
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01b      	beq.n	8002fbc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f92:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002fa2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6859      	ldr	r1, [r3, #4]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	035a      	lsls	r2, r3, #13
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	430a      	orrs	r2, r1
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	e007      	b.n	8002fcc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	685a      	ldr	r2, [r3, #4]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002fca:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002fda:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	69db      	ldr	r3, [r3, #28]
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	051a      	lsls	r2, r3, #20
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	430a      	orrs	r2, r1
 8002ff0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003000:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	6899      	ldr	r1, [r3, #8]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800300e:	025a      	lsls	r2, r3, #9
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	430a      	orrs	r2, r1
 8003016:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689a      	ldr	r2, [r3, #8]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003026:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6899      	ldr	r1, [r3, #8]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	029a      	lsls	r2, r3, #10
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	609a      	str	r2, [r3, #8]
}
 800303c:	bf00      	nop
 800303e:	3714      	adds	r7, #20
 8003040:	46bd      	mov	sp, r7
 8003042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003046:	4770      	bx	lr
 8003048:	40012300 	.word	0x40012300
 800304c:	0f000001 	.word	0x0f000001

08003050 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003050:	b480      	push	{r7}
 8003052:	b085      	sub	sp, #20
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f003 0307 	and.w	r3, r3, #7
 800305e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003060:	4b0c      	ldr	r3, [pc, #48]	; (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800306c:	4013      	ands	r3, r2
 800306e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003078:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800307c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003080:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003082:	4a04      	ldr	r2, [pc, #16]	; (8003094 <__NVIC_SetPriorityGrouping+0x44>)
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	60d3      	str	r3, [r2, #12]
}
 8003088:	bf00      	nop
 800308a:	3714      	adds	r7, #20
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr
 8003094:	e000ed00 	.word	0xe000ed00

08003098 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800309c:	4b04      	ldr	r3, [pc, #16]	; (80030b0 <__NVIC_GetPriorityGrouping+0x18>)
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	0a1b      	lsrs	r3, r3, #8
 80030a2:	f003 0307 	and.w	r3, r3, #7
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr
 80030b0:	e000ed00 	.word	0xe000ed00

080030b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	db0b      	blt.n	80030de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030c6:	79fb      	ldrb	r3, [r7, #7]
 80030c8:	f003 021f 	and.w	r2, r3, #31
 80030cc:	4907      	ldr	r1, [pc, #28]	; (80030ec <__NVIC_EnableIRQ+0x38>)
 80030ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d2:	095b      	lsrs	r3, r3, #5
 80030d4:	2001      	movs	r0, #1
 80030d6:	fa00 f202 	lsl.w	r2, r0, r2
 80030da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030de:	bf00      	nop
 80030e0:	370c      	adds	r7, #12
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	e000e100 	.word	0xe000e100

080030f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	4603      	mov	r3, r0
 80030f8:	6039      	str	r1, [r7, #0]
 80030fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003100:	2b00      	cmp	r3, #0
 8003102:	db0a      	blt.n	800311a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	b2da      	uxtb	r2, r3
 8003108:	490c      	ldr	r1, [pc, #48]	; (800313c <__NVIC_SetPriority+0x4c>)
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	0112      	lsls	r2, r2, #4
 8003110:	b2d2      	uxtb	r2, r2
 8003112:	440b      	add	r3, r1
 8003114:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003118:	e00a      	b.n	8003130 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4908      	ldr	r1, [pc, #32]	; (8003140 <__NVIC_SetPriority+0x50>)
 8003120:	79fb      	ldrb	r3, [r7, #7]
 8003122:	f003 030f 	and.w	r3, r3, #15
 8003126:	3b04      	subs	r3, #4
 8003128:	0112      	lsls	r2, r2, #4
 800312a:	b2d2      	uxtb	r2, r2
 800312c:	440b      	add	r3, r1
 800312e:	761a      	strb	r2, [r3, #24]
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000e100 	.word	0xe000e100
 8003140:	e000ed00 	.word	0xe000ed00

08003144 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003144:	b480      	push	{r7}
 8003146:	b089      	sub	sp, #36	; 0x24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003158:	69fb      	ldr	r3, [r7, #28]
 800315a:	f1c3 0307 	rsb	r3, r3, #7
 800315e:	2b04      	cmp	r3, #4
 8003160:	bf28      	it	cs
 8003162:	2304      	movcs	r3, #4
 8003164:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003166:	69fb      	ldr	r3, [r7, #28]
 8003168:	3304      	adds	r3, #4
 800316a:	2b06      	cmp	r3, #6
 800316c:	d902      	bls.n	8003174 <NVIC_EncodePriority+0x30>
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	3b03      	subs	r3, #3
 8003172:	e000      	b.n	8003176 <NVIC_EncodePriority+0x32>
 8003174:	2300      	movs	r3, #0
 8003176:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43da      	mvns	r2, r3
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	401a      	ands	r2, r3
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800318c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	fa01 f303 	lsl.w	r3, r1, r3
 8003196:	43d9      	mvns	r1, r3
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800319c:	4313      	orrs	r3, r2
         );
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3724      	adds	r7, #36	; 0x24
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
	...

080031ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	3b01      	subs	r3, #1
 80031b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80031bc:	d301      	bcc.n	80031c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031be:	2301      	movs	r3, #1
 80031c0:	e00f      	b.n	80031e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031c2:	4a0a      	ldr	r2, [pc, #40]	; (80031ec <SysTick_Config+0x40>)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ca:	210f      	movs	r1, #15
 80031cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80031d0:	f7ff ff8e 	bl	80030f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031d4:	4b05      	ldr	r3, [pc, #20]	; (80031ec <SysTick_Config+0x40>)
 80031d6:	2200      	movs	r2, #0
 80031d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031da:	4b04      	ldr	r3, [pc, #16]	; (80031ec <SysTick_Config+0x40>)
 80031dc:	2207      	movs	r2, #7
 80031de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3708      	adds	r7, #8
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	e000e010 	.word	0xe000e010

080031f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031f8:	6878      	ldr	r0, [r7, #4]
 80031fa:	f7ff ff29 	bl	8003050 <__NVIC_SetPriorityGrouping>
}
 80031fe:	bf00      	nop
 8003200:	3708      	adds	r7, #8
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}

08003206 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003206:	b580      	push	{r7, lr}
 8003208:	b086      	sub	sp, #24
 800320a:	af00      	add	r7, sp, #0
 800320c:	4603      	mov	r3, r0
 800320e:	60b9      	str	r1, [r7, #8]
 8003210:	607a      	str	r2, [r7, #4]
 8003212:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003214:	2300      	movs	r3, #0
 8003216:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003218:	f7ff ff3e 	bl	8003098 <__NVIC_GetPriorityGrouping>
 800321c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	6978      	ldr	r0, [r7, #20]
 8003224:	f7ff ff8e 	bl	8003144 <NVIC_EncodePriority>
 8003228:	4602      	mov	r2, r0
 800322a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800322e:	4611      	mov	r1, r2
 8003230:	4618      	mov	r0, r3
 8003232:	f7ff ff5d 	bl	80030f0 <__NVIC_SetPriority>
}
 8003236:	bf00      	nop
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800323e:	b580      	push	{r7, lr}
 8003240:	b082      	sub	sp, #8
 8003242:	af00      	add	r7, sp, #0
 8003244:	4603      	mov	r3, r0
 8003246:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324c:	4618      	mov	r0, r3
 800324e:	f7ff ff31 	bl	80030b4 <__NVIC_EnableIRQ>
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}

0800325a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800325a:	b580      	push	{r7, lr}
 800325c:	b082      	sub	sp, #8
 800325e:	af00      	add	r7, sp, #0
 8003260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7ff ffa2 	bl	80031ac <SysTick_Config>
 8003268:	4603      	mov	r3, r0
}
 800326a:	4618      	mov	r0, r3
 800326c:	3708      	adds	r7, #8
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
	...

08003274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003274:	b480      	push	{r7}
 8003276:	b089      	sub	sp, #36	; 0x24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800327e:	2300      	movs	r3, #0
 8003280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003282:	2300      	movs	r3, #0
 8003284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003286:	2300      	movs	r3, #0
 8003288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800328a:	2300      	movs	r3, #0
 800328c:	61fb      	str	r3, [r7, #28]
 800328e:	e16b      	b.n	8003568 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003290:	2201      	movs	r2, #1
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	fa02 f303 	lsl.w	r3, r2, r3
 8003298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	697a      	ldr	r2, [r7, #20]
 80032a0:	4013      	ands	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032a4:	693a      	ldr	r2, [r7, #16]
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	429a      	cmp	r2, r3
 80032aa:	f040 815a 	bne.w	8003562 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f003 0303 	and.w	r3, r3, #3
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d005      	beq.n	80032c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d130      	bne.n	8003328 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032cc:	69fb      	ldr	r3, [r7, #28]
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	2203      	movs	r2, #3
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4013      	ands	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	69ba      	ldr	r2, [r7, #24]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032fc:	2201      	movs	r2, #1
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	43db      	mvns	r3, r3
 8003306:	69ba      	ldr	r2, [r7, #24]
 8003308:	4013      	ands	r3, r2
 800330a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	091b      	lsrs	r3, r3, #4
 8003312:	f003 0201 	and.w	r2, r3, #1
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	fa02 f303 	lsl.w	r3, r2, r3
 800331c:	69ba      	ldr	r2, [r7, #24]
 800331e:	4313      	orrs	r3, r2
 8003320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	2b03      	cmp	r3, #3
 8003332:	d017      	beq.n	8003364 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	005b      	lsls	r3, r3, #1
 800333e:	2203      	movs	r2, #3
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	689a      	ldr	r2, [r3, #8]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	005b      	lsls	r3, r3, #1
 8003354:	fa02 f303 	lsl.w	r3, r2, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	4313      	orrs	r3, r2
 800335c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	69ba      	ldr	r2, [r7, #24]
 8003362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	f003 0303 	and.w	r3, r3, #3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d123      	bne.n	80033b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003370:	69fb      	ldr	r3, [r7, #28]
 8003372:	08da      	lsrs	r2, r3, #3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	3208      	adds	r2, #8
 8003378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800337c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800337e:	69fb      	ldr	r3, [r7, #28]
 8003380:	f003 0307 	and.w	r3, r3, #7
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	220f      	movs	r2, #15
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	43db      	mvns	r3, r3
 800338e:	69ba      	ldr	r2, [r7, #24]
 8003390:	4013      	ands	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	691a      	ldr	r2, [r3, #16]
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	f003 0307 	and.w	r3, r3, #7
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	08da      	lsrs	r2, r3, #3
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	3208      	adds	r2, #8
 80033b2:	69b9      	ldr	r1, [r7, #24]
 80033b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	2203      	movs	r2, #3
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	69ba      	ldr	r2, [r7, #24]
 80033cc:	4013      	ands	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f003 0203 	and.w	r2, r3, #3
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 80b4 	beq.w	8003562 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	60fb      	str	r3, [r7, #12]
 80033fe:	4b60      	ldr	r3, [pc, #384]	; (8003580 <HAL_GPIO_Init+0x30c>)
 8003400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003402:	4a5f      	ldr	r2, [pc, #380]	; (8003580 <HAL_GPIO_Init+0x30c>)
 8003404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003408:	6453      	str	r3, [r2, #68]	; 0x44
 800340a:	4b5d      	ldr	r3, [pc, #372]	; (8003580 <HAL_GPIO_Init+0x30c>)
 800340c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800340e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003412:	60fb      	str	r3, [r7, #12]
 8003414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003416:	4a5b      	ldr	r2, [pc, #364]	; (8003584 <HAL_GPIO_Init+0x310>)
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	089b      	lsrs	r3, r3, #2
 800341c:	3302      	adds	r3, #2
 800341e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f003 0303 	and.w	r3, r3, #3
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	220f      	movs	r2, #15
 800342e:	fa02 f303 	lsl.w	r3, r2, r3
 8003432:	43db      	mvns	r3, r3
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	4013      	ands	r3, r2
 8003438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a52      	ldr	r2, [pc, #328]	; (8003588 <HAL_GPIO_Init+0x314>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d02b      	beq.n	800349a <HAL_GPIO_Init+0x226>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a51      	ldr	r2, [pc, #324]	; (800358c <HAL_GPIO_Init+0x318>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d025      	beq.n	8003496 <HAL_GPIO_Init+0x222>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a50      	ldr	r2, [pc, #320]	; (8003590 <HAL_GPIO_Init+0x31c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d01f      	beq.n	8003492 <HAL_GPIO_Init+0x21e>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a4f      	ldr	r2, [pc, #316]	; (8003594 <HAL_GPIO_Init+0x320>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d019      	beq.n	800348e <HAL_GPIO_Init+0x21a>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a4e      	ldr	r2, [pc, #312]	; (8003598 <HAL_GPIO_Init+0x324>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d013      	beq.n	800348a <HAL_GPIO_Init+0x216>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a4d      	ldr	r2, [pc, #308]	; (800359c <HAL_GPIO_Init+0x328>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d00d      	beq.n	8003486 <HAL_GPIO_Init+0x212>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a4c      	ldr	r2, [pc, #304]	; (80035a0 <HAL_GPIO_Init+0x32c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d007      	beq.n	8003482 <HAL_GPIO_Init+0x20e>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a4b      	ldr	r2, [pc, #300]	; (80035a4 <HAL_GPIO_Init+0x330>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d101      	bne.n	800347e <HAL_GPIO_Init+0x20a>
 800347a:	2307      	movs	r3, #7
 800347c:	e00e      	b.n	800349c <HAL_GPIO_Init+0x228>
 800347e:	2308      	movs	r3, #8
 8003480:	e00c      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003482:	2306      	movs	r3, #6
 8003484:	e00a      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003486:	2305      	movs	r3, #5
 8003488:	e008      	b.n	800349c <HAL_GPIO_Init+0x228>
 800348a:	2304      	movs	r3, #4
 800348c:	e006      	b.n	800349c <HAL_GPIO_Init+0x228>
 800348e:	2303      	movs	r3, #3
 8003490:	e004      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003492:	2302      	movs	r3, #2
 8003494:	e002      	b.n	800349c <HAL_GPIO_Init+0x228>
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_GPIO_Init+0x228>
 800349a:	2300      	movs	r3, #0
 800349c:	69fa      	ldr	r2, [r7, #28]
 800349e:	f002 0203 	and.w	r2, r2, #3
 80034a2:	0092      	lsls	r2, r2, #2
 80034a4:	4093      	lsls	r3, r2
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034ac:	4935      	ldr	r1, [pc, #212]	; (8003584 <HAL_GPIO_Init+0x310>)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	089b      	lsrs	r3, r3, #2
 80034b2:	3302      	adds	r3, #2
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ba:	4b3b      	ldr	r3, [pc, #236]	; (80035a8 <HAL_GPIO_Init+0x334>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034de:	4a32      	ldr	r2, [pc, #200]	; (80035a8 <HAL_GPIO_Init+0x334>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034e4:	4b30      	ldr	r3, [pc, #192]	; (80035a8 <HAL_GPIO_Init+0x334>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003508:	4a27      	ldr	r2, [pc, #156]	; (80035a8 <HAL_GPIO_Init+0x334>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800350e:	4b26      	ldr	r3, [pc, #152]	; (80035a8 <HAL_GPIO_Init+0x334>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	43db      	mvns	r3, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4013      	ands	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003532:	4a1d      	ldr	r2, [pc, #116]	; (80035a8 <HAL_GPIO_Init+0x334>)
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003538:	4b1b      	ldr	r3, [pc, #108]	; (80035a8 <HAL_GPIO_Init+0x334>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800355c:	4a12      	ldr	r2, [pc, #72]	; (80035a8 <HAL_GPIO_Init+0x334>)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	3301      	adds	r3, #1
 8003566:	61fb      	str	r3, [r7, #28]
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	2b0f      	cmp	r3, #15
 800356c:	f67f ae90 	bls.w	8003290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003570:	bf00      	nop
 8003572:	bf00      	nop
 8003574:	3724      	adds	r7, #36	; 0x24
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40023800 	.word	0x40023800
 8003584:	40013800 	.word	0x40013800
 8003588:	40020000 	.word	0x40020000
 800358c:	40020400 	.word	0x40020400
 8003590:	40020800 	.word	0x40020800
 8003594:	40020c00 	.word	0x40020c00
 8003598:	40021000 	.word	0x40021000
 800359c:	40021400 	.word	0x40021400
 80035a0:	40021800 	.word	0x40021800
 80035a4:	40021c00 	.word	0x40021c00
 80035a8:	40013c00 	.word	0x40013c00

080035ac <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
 80035b4:	460b      	mov	r3, r1
 80035b6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	691a      	ldr	r2, [r3, #16]
 80035bc:	887b      	ldrh	r3, [r7, #2]
 80035be:	4013      	ands	r3, r2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035c4:	2301      	movs	r3, #1
 80035c6:	73fb      	strb	r3, [r7, #15]
 80035c8:	e001      	b.n	80035ce <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035ca:	2300      	movs	r3, #0
 80035cc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3714      	adds	r7, #20
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	807b      	strh	r3, [r7, #2]
 80035e8:	4613      	mov	r3, r2
 80035ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035ec:	787b      	ldrb	r3, [r7, #1]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d003      	beq.n	80035fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035f2:	887a      	ldrh	r2, [r7, #2]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035f8:	e003      	b.n	8003602 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035fa:	887b      	ldrh	r3, [r7, #2]
 80035fc:	041a      	lsls	r2, r3, #16
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	619a      	str	r2, [r3, #24]
}
 8003602:	bf00      	nop
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360c:	4770      	bx	lr
	...

08003610 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	4603      	mov	r3, r0
 8003618:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800361a:	4b08      	ldr	r3, [pc, #32]	; (800363c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800361c:	695a      	ldr	r2, [r3, #20]
 800361e:	88fb      	ldrh	r3, [r7, #6]
 8003620:	4013      	ands	r3, r2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d006      	beq.n	8003634 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003626:	4a05      	ldr	r2, [pc, #20]	; (800363c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003628:	88fb      	ldrh	r3, [r7, #6]
 800362a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800362c:	88fb      	ldrh	r3, [r7, #6]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f806 	bl	8003640 <HAL_GPIO_EXTI_Callback>
  }
}
 8003634:	bf00      	nop
 8003636:	3708      	adds	r7, #8
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	40013c00 	.word	0x40013c00

08003640 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
	...

08003658 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800365c:	4b03      	ldr	r3, [pc, #12]	; (800366c <HAL_RCC_GetHCLKFreq+0x14>)
 800365e:	681b      	ldr	r3, [r3, #0]
}
 8003660:	4618      	mov	r0, r3
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	20000024 	.word	0x20000024

08003670 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003674:	f7ff fff0 	bl	8003658 <HAL_RCC_GetHCLKFreq>
 8003678:	4602      	mov	r2, r0
 800367a:	4b05      	ldr	r3, [pc, #20]	; (8003690 <HAL_RCC_GetPCLK1Freq+0x20>)
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	0a9b      	lsrs	r3, r3, #10
 8003680:	f003 0307 	and.w	r3, r3, #7
 8003684:	4903      	ldr	r1, [pc, #12]	; (8003694 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003686:	5ccb      	ldrb	r3, [r1, r3]
 8003688:	fa22 f303 	lsr.w	r3, r2, r3
}
 800368c:	4618      	mov	r0, r3
 800368e:	bd80      	pop	{r7, pc}
 8003690:	40023800 	.word	0x40023800
 8003694:	08005f98 	.word	0x08005f98

08003698 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800369c:	f7ff ffdc 	bl	8003658 <HAL_RCC_GetHCLKFreq>
 80036a0:	4602      	mov	r2, r0
 80036a2:	4b05      	ldr	r3, [pc, #20]	; (80036b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	0b5b      	lsrs	r3, r3, #13
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	4903      	ldr	r1, [pc, #12]	; (80036bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ae:	5ccb      	ldrb	r3, [r1, r3]
 80036b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	40023800 	.word	0x40023800
 80036bc:	08005f98 	.word	0x08005f98

080036c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e041      	b.n	8003756 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d106      	bne.n	80036ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f7fe fc26 	bl	8001f38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2202      	movs	r2, #2
 80036f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	3304      	adds	r3, #4
 80036fc:	4619      	mov	r1, r3
 80036fe:	4610      	mov	r0, r2
 8003700:	f000 fb3a 	bl	8003d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2201      	movs	r2, #1
 8003710:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2201      	movs	r2, #1
 8003738:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2201      	movs	r2, #1
 8003748:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2201      	movs	r2, #1
 8003750:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3708      	adds	r7, #8
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}
	...

08003760 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800376e:	b2db      	uxtb	r3, r3
 8003770:	2b01      	cmp	r3, #1
 8003772:	d001      	beq.n	8003778 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e046      	b.n	8003806 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2202      	movs	r2, #2
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a23      	ldr	r2, [pc, #140]	; (8003814 <HAL_TIM_Base_Start+0xb4>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d022      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003792:	d01d      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a1f      	ldr	r2, [pc, #124]	; (8003818 <HAL_TIM_Base_Start+0xb8>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d018      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a1e      	ldr	r2, [pc, #120]	; (800381c <HAL_TIM_Base_Start+0xbc>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d013      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	4a1c      	ldr	r2, [pc, #112]	; (8003820 <HAL_TIM_Base_Start+0xc0>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d00e      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a1b      	ldr	r2, [pc, #108]	; (8003824 <HAL_TIM_Base_Start+0xc4>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d009      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a19      	ldr	r2, [pc, #100]	; (8003828 <HAL_TIM_Base_Start+0xc8>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d004      	beq.n	80037d0 <HAL_TIM_Base_Start+0x70>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a18      	ldr	r2, [pc, #96]	; (800382c <HAL_TIM_Base_Start+0xcc>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d111      	bne.n	80037f4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 0307 	and.w	r3, r3, #7
 80037da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b06      	cmp	r3, #6
 80037e0:	d010      	beq.n	8003804 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f042 0201 	orr.w	r2, r2, #1
 80037f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037f2:	e007      	b.n	8003804 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3714      	adds	r7, #20
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40010000 	.word	0x40010000
 8003818:	40000400 	.word	0x40000400
 800381c:	40000800 	.word	0x40000800
 8003820:	40000c00 	.word	0x40000c00
 8003824:	40010400 	.word	0x40010400
 8003828:	40014000 	.word	0x40014000
 800382c:	40001800 	.word	0x40001800

08003830 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e041      	b.n	80038c6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d106      	bne.n	800385c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f839 	bl	80038ce <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2202      	movs	r2, #2
 8003860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3304      	adds	r3, #4
 800386c:	4619      	mov	r1, r3
 800386e:	4610      	mov	r0, r2
 8003870:	f000 fa82 	bl	8003d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80038d6:	bf00      	nop
 80038d8:	370c      	adds	r7, #12
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
	...

080038e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d109      	bne.n	8003908 <HAL_TIM_PWM_Start+0x24>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	bf14      	ite	ne
 8003900:	2301      	movne	r3, #1
 8003902:	2300      	moveq	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	e022      	b.n	800394e <HAL_TIM_PWM_Start+0x6a>
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	2b04      	cmp	r3, #4
 800390c:	d109      	bne.n	8003922 <HAL_TIM_PWM_Start+0x3e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b01      	cmp	r3, #1
 8003918:	bf14      	ite	ne
 800391a:	2301      	movne	r3, #1
 800391c:	2300      	moveq	r3, #0
 800391e:	b2db      	uxtb	r3, r3
 8003920:	e015      	b.n	800394e <HAL_TIM_PWM_Start+0x6a>
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	2b08      	cmp	r3, #8
 8003926:	d109      	bne.n	800393c <HAL_TIM_PWM_Start+0x58>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b01      	cmp	r3, #1
 8003932:	bf14      	ite	ne
 8003934:	2301      	movne	r3, #1
 8003936:	2300      	moveq	r3, #0
 8003938:	b2db      	uxtb	r3, r3
 800393a:	e008      	b.n	800394e <HAL_TIM_PWM_Start+0x6a>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b01      	cmp	r3, #1
 8003946:	bf14      	ite	ne
 8003948:	2301      	movne	r3, #1
 800394a:	2300      	moveq	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e07c      	b.n	8003a50 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d104      	bne.n	8003966 <HAL_TIM_PWM_Start+0x82>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2202      	movs	r2, #2
 8003960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003964:	e013      	b.n	800398e <HAL_TIM_PWM_Start+0xaa>
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b04      	cmp	r3, #4
 800396a:	d104      	bne.n	8003976 <HAL_TIM_PWM_Start+0x92>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003974:	e00b      	b.n	800398e <HAL_TIM_PWM_Start+0xaa>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b08      	cmp	r3, #8
 800397a:	d104      	bne.n	8003986 <HAL_TIM_PWM_Start+0xa2>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2202      	movs	r2, #2
 8003980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003984:	e003      	b.n	800398e <HAL_TIM_PWM_Start+0xaa>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2202      	movs	r2, #2
 800398a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2201      	movs	r2, #1
 8003994:	6839      	ldr	r1, [r7, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f000 fcd8 	bl	800434c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a2d      	ldr	r2, [pc, #180]	; (8003a58 <HAL_TIM_PWM_Start+0x174>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d004      	beq.n	80039b0 <HAL_TIM_PWM_Start+0xcc>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a2c      	ldr	r2, [pc, #176]	; (8003a5c <HAL_TIM_PWM_Start+0x178>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d101      	bne.n	80039b4 <HAL_TIM_PWM_Start+0xd0>
 80039b0:	2301      	movs	r3, #1
 80039b2:	e000      	b.n	80039b6 <HAL_TIM_PWM_Start+0xd2>
 80039b4:	2300      	movs	r3, #0
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d007      	beq.n	80039ca <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039c8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a22      	ldr	r2, [pc, #136]	; (8003a58 <HAL_TIM_PWM_Start+0x174>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d022      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039dc:	d01d      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a1f      	ldr	r2, [pc, #124]	; (8003a60 <HAL_TIM_PWM_Start+0x17c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d018      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1d      	ldr	r2, [pc, #116]	; (8003a64 <HAL_TIM_PWM_Start+0x180>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d013      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a1c      	ldr	r2, [pc, #112]	; (8003a68 <HAL_TIM_PWM_Start+0x184>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d00e      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a16      	ldr	r2, [pc, #88]	; (8003a5c <HAL_TIM_PWM_Start+0x178>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d009      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a18      	ldr	r2, [pc, #96]	; (8003a6c <HAL_TIM_PWM_Start+0x188>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d004      	beq.n	8003a1a <HAL_TIM_PWM_Start+0x136>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a16      	ldr	r2, [pc, #88]	; (8003a70 <HAL_TIM_PWM_Start+0x18c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d111      	bne.n	8003a3e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f003 0307 	and.w	r3, r3, #7
 8003a24:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2b06      	cmp	r3, #6
 8003a2a:	d010      	beq.n	8003a4e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a3c:	e007      	b.n	8003a4e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0201 	orr.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}
 8003a58:	40010000 	.word	0x40010000
 8003a5c:	40010400 	.word	0x40010400
 8003a60:	40000400 	.word	0x40000400
 8003a64:	40000800 	.word	0x40000800
 8003a68:	40000c00 	.word	0x40000c00
 8003a6c:	40014000 	.word	0x40014000
 8003a70:	40001800 	.word	0x40001800

08003a74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d101      	bne.n	8003a8e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003a8a:	2302      	movs	r3, #2
 8003a8c:	e0ac      	b.n	8003be8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2201      	movs	r2, #1
 8003a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2b0c      	cmp	r3, #12
 8003a9a:	f200 809f 	bhi.w	8003bdc <HAL_TIM_PWM_ConfigChannel+0x168>
 8003a9e:	a201      	add	r2, pc, #4	; (adr r2, 8003aa4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003aa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa4:	08003ad9 	.word	0x08003ad9
 8003aa8:	08003bdd 	.word	0x08003bdd
 8003aac:	08003bdd 	.word	0x08003bdd
 8003ab0:	08003bdd 	.word	0x08003bdd
 8003ab4:	08003b19 	.word	0x08003b19
 8003ab8:	08003bdd 	.word	0x08003bdd
 8003abc:	08003bdd 	.word	0x08003bdd
 8003ac0:	08003bdd 	.word	0x08003bdd
 8003ac4:	08003b5b 	.word	0x08003b5b
 8003ac8:	08003bdd 	.word	0x08003bdd
 8003acc:	08003bdd 	.word	0x08003bdd
 8003ad0:	08003bdd 	.word	0x08003bdd
 8003ad4:	08003b9b 	.word	0x08003b9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68b9      	ldr	r1, [r7, #8]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f000 f9ea 	bl	8003eb8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	699a      	ldr	r2, [r3, #24]
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 0208 	orr.w	r2, r2, #8
 8003af2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	699a      	ldr	r2, [r3, #24]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f022 0204 	bic.w	r2, r2, #4
 8003b02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	6999      	ldr	r1, [r3, #24]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	691a      	ldr	r2, [r3, #16]
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	430a      	orrs	r2, r1
 8003b14:	619a      	str	r2, [r3, #24]
      break;
 8003b16:	e062      	b.n	8003bde <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	68b9      	ldr	r1, [r7, #8]
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f000 fa3a 	bl	8003f98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	699a      	ldr	r2, [r3, #24]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699a      	ldr	r2, [r3, #24]
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	6999      	ldr	r1, [r3, #24]
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	021a      	lsls	r2, r3, #8
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	619a      	str	r2, [r3, #24]
      break;
 8003b58:	e041      	b.n	8003bde <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68b9      	ldr	r1, [r7, #8]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f000 fa8f 	bl	8004084 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	69da      	ldr	r2, [r3, #28]
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f042 0208 	orr.w	r2, r2, #8
 8003b74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69da      	ldr	r2, [r3, #28]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0204 	bic.w	r2, r2, #4
 8003b84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	69d9      	ldr	r1, [r3, #28]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	691a      	ldr	r2, [r3, #16]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	430a      	orrs	r2, r1
 8003b96:	61da      	str	r2, [r3, #28]
      break;
 8003b98:	e021      	b.n	8003bde <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68b9      	ldr	r1, [r7, #8]
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	f000 fae3 	bl	800416c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	69da      	ldr	r2, [r3, #28]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	69da      	ldr	r2, [r3, #28]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	69d9      	ldr	r1, [r3, #28]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	691b      	ldr	r3, [r3, #16]
 8003bd0:	021a      	lsls	r2, r3, #8
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	61da      	str	r2, [r3, #28]
      break;
 8003bda:	e000      	b.n	8003bde <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003bdc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003be6:	2300      	movs	r3, #0
}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3710      	adds	r7, #16
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d101      	bne.n	8003c08 <HAL_TIM_ConfigClockSource+0x18>
 8003c04:	2302      	movs	r3, #2
 8003c06:	e0b3      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x180>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2202      	movs	r2, #2
 8003c14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003c26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003c2e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c40:	d03e      	beq.n	8003cc0 <HAL_TIM_ConfigClockSource+0xd0>
 8003c42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c46:	f200 8087 	bhi.w	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c4e:	f000 8085 	beq.w	8003d5c <HAL_TIM_ConfigClockSource+0x16c>
 8003c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c56:	d87f      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c58:	2b70      	cmp	r3, #112	; 0x70
 8003c5a:	d01a      	beq.n	8003c92 <HAL_TIM_ConfigClockSource+0xa2>
 8003c5c:	2b70      	cmp	r3, #112	; 0x70
 8003c5e:	d87b      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c60:	2b60      	cmp	r3, #96	; 0x60
 8003c62:	d050      	beq.n	8003d06 <HAL_TIM_ConfigClockSource+0x116>
 8003c64:	2b60      	cmp	r3, #96	; 0x60
 8003c66:	d877      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c68:	2b50      	cmp	r3, #80	; 0x50
 8003c6a:	d03c      	beq.n	8003ce6 <HAL_TIM_ConfigClockSource+0xf6>
 8003c6c:	2b50      	cmp	r3, #80	; 0x50
 8003c6e:	d873      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c70:	2b40      	cmp	r3, #64	; 0x40
 8003c72:	d058      	beq.n	8003d26 <HAL_TIM_ConfigClockSource+0x136>
 8003c74:	2b40      	cmp	r3, #64	; 0x40
 8003c76:	d86f      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c78:	2b30      	cmp	r3, #48	; 0x30
 8003c7a:	d064      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x156>
 8003c7c:	2b30      	cmp	r3, #48	; 0x30
 8003c7e:	d86b      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c80:	2b20      	cmp	r3, #32
 8003c82:	d060      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x156>
 8003c84:	2b20      	cmp	r3, #32
 8003c86:	d867      	bhi.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d05c      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x156>
 8003c8c:	2b10      	cmp	r3, #16
 8003c8e:	d05a      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003c90:	e062      	b.n	8003d58 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6818      	ldr	r0, [r3, #0]
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	6899      	ldr	r1, [r3, #8]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	f000 fb33 	bl	800430c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003cb4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	609a      	str	r2, [r3, #8]
      break;
 8003cbe:	e04e      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6818      	ldr	r0, [r3, #0]
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	6899      	ldr	r1, [r3, #8]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	f000 fb1c 	bl	800430c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	689a      	ldr	r2, [r3, #8]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ce2:	609a      	str	r2, [r3, #8]
      break;
 8003ce4:	e03b      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6818      	ldr	r0, [r3, #0]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	6859      	ldr	r1, [r3, #4]
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	f000 fa90 	bl	8004218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2150      	movs	r1, #80	; 0x50
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f000 fae9 	bl	80042d6 <TIM_ITRx_SetConfig>
      break;
 8003d04:	e02b      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6818      	ldr	r0, [r3, #0]
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	6859      	ldr	r1, [r3, #4]
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	461a      	mov	r2, r3
 8003d14:	f000 faaf 	bl	8004276 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2160      	movs	r1, #96	; 0x60
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f000 fad9 	bl	80042d6 <TIM_ITRx_SetConfig>
      break;
 8003d24:	e01b      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6818      	ldr	r0, [r3, #0]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	6859      	ldr	r1, [r3, #4]
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	68db      	ldr	r3, [r3, #12]
 8003d32:	461a      	mov	r2, r3
 8003d34:	f000 fa70 	bl	8004218 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	2140      	movs	r1, #64	; 0x40
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f000 fac9 	bl	80042d6 <TIM_ITRx_SetConfig>
      break;
 8003d44:	e00b      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f000 fac0 	bl	80042d6 <TIM_ITRx_SetConfig>
        break;
 8003d56:	e002      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003d58:	bf00      	nop
 8003d5a:	e000      	b.n	8003d5e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8003d5c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b085      	sub	sp, #20
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	4a40      	ldr	r2, [pc, #256]	; (8003e8c <TIM_Base_SetConfig+0x114>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d013      	beq.n	8003db8 <TIM_Base_SetConfig+0x40>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d96:	d00f      	beq.n	8003db8 <TIM_Base_SetConfig+0x40>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a3d      	ldr	r2, [pc, #244]	; (8003e90 <TIM_Base_SetConfig+0x118>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d00b      	beq.n	8003db8 <TIM_Base_SetConfig+0x40>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a3c      	ldr	r2, [pc, #240]	; (8003e94 <TIM_Base_SetConfig+0x11c>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d007      	beq.n	8003db8 <TIM_Base_SetConfig+0x40>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	4a3b      	ldr	r2, [pc, #236]	; (8003e98 <TIM_Base_SetConfig+0x120>)
 8003dac:	4293      	cmp	r3, r2
 8003dae:	d003      	beq.n	8003db8 <TIM_Base_SetConfig+0x40>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4a3a      	ldr	r2, [pc, #232]	; (8003e9c <TIM_Base_SetConfig+0x124>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d108      	bne.n	8003dca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4a2f      	ldr	r2, [pc, #188]	; (8003e8c <TIM_Base_SetConfig+0x114>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d02b      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd8:	d027      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	4a2c      	ldr	r2, [pc, #176]	; (8003e90 <TIM_Base_SetConfig+0x118>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d023      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	4a2b      	ldr	r2, [pc, #172]	; (8003e94 <TIM_Base_SetConfig+0x11c>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d01f      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	4a2a      	ldr	r2, [pc, #168]	; (8003e98 <TIM_Base_SetConfig+0x120>)
 8003dee:	4293      	cmp	r3, r2
 8003df0:	d01b      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4a29      	ldr	r2, [pc, #164]	; (8003e9c <TIM_Base_SetConfig+0x124>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d017      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4a28      	ldr	r2, [pc, #160]	; (8003ea0 <TIM_Base_SetConfig+0x128>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d013      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a27      	ldr	r2, [pc, #156]	; (8003ea4 <TIM_Base_SetConfig+0x12c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d00f      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	4a26      	ldr	r2, [pc, #152]	; (8003ea8 <TIM_Base_SetConfig+0x130>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00b      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	4a25      	ldr	r2, [pc, #148]	; (8003eac <TIM_Base_SetConfig+0x134>)
 8003e16:	4293      	cmp	r3, r2
 8003e18:	d007      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	4a24      	ldr	r2, [pc, #144]	; (8003eb0 <TIM_Base_SetConfig+0x138>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d003      	beq.n	8003e2a <TIM_Base_SetConfig+0xb2>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	4a23      	ldr	r2, [pc, #140]	; (8003eb4 <TIM_Base_SetConfig+0x13c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d108      	bne.n	8003e3c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e30:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4a0a      	ldr	r2, [pc, #40]	; (8003e8c <TIM_Base_SetConfig+0x114>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d003      	beq.n	8003e70 <TIM_Base_SetConfig+0xf8>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4a0c      	ldr	r2, [pc, #48]	; (8003e9c <TIM_Base_SetConfig+0x124>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d103      	bne.n	8003e78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	691a      	ldr	r2, [r3, #16]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	615a      	str	r2, [r3, #20]
}
 8003e7e:	bf00      	nop
 8003e80:	3714      	adds	r7, #20
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40000400 	.word	0x40000400
 8003e94:	40000800 	.word	0x40000800
 8003e98:	40000c00 	.word	0x40000c00
 8003e9c:	40010400 	.word	0x40010400
 8003ea0:	40014000 	.word	0x40014000
 8003ea4:	40014400 	.word	0x40014400
 8003ea8:	40014800 	.word	0x40014800
 8003eac:	40001800 	.word	0x40001800
 8003eb0:	40001c00 	.word	0x40001c00
 8003eb4:	40002000 	.word	0x40002000

08003eb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b087      	sub	sp, #28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
 8003ec0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	f023 0201 	bic.w	r2, r3, #1
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	699b      	ldr	r3, [r3, #24]
 8003ede:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ee6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f023 0303 	bic.w	r3, r3, #3
 8003eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	68fa      	ldr	r2, [r7, #12]
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	f023 0302 	bic.w	r3, r3, #2
 8003f00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	697a      	ldr	r2, [r7, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	4a20      	ldr	r2, [pc, #128]	; (8003f90 <TIM_OC1_SetConfig+0xd8>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d003      	beq.n	8003f1c <TIM_OC1_SetConfig+0x64>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	4a1f      	ldr	r2, [pc, #124]	; (8003f94 <TIM_OC1_SetConfig+0xdc>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d10c      	bne.n	8003f36 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	f023 0308 	bic.w	r3, r3, #8
 8003f22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	697a      	ldr	r2, [r7, #20]
 8003f2a:	4313      	orrs	r3, r2
 8003f2c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f023 0304 	bic.w	r3, r3, #4
 8003f34:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	4a15      	ldr	r2, [pc, #84]	; (8003f90 <TIM_OC1_SetConfig+0xd8>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d003      	beq.n	8003f46 <TIM_OC1_SetConfig+0x8e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a14      	ldr	r2, [pc, #80]	; (8003f94 <TIM_OC1_SetConfig+0xdc>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d111      	bne.n	8003f6a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003f54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	693a      	ldr	r2, [r7, #16]
 8003f5c:	4313      	orrs	r3, r2
 8003f5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	699b      	ldr	r3, [r3, #24]
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	4313      	orrs	r3, r2
 8003f68:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	697a      	ldr	r2, [r7, #20]
 8003f82:	621a      	str	r2, [r3, #32]
}
 8003f84:	bf00      	nop
 8003f86:	371c      	adds	r7, #28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	40010000 	.word	0x40010000
 8003f94:	40010400 	.word	0x40010400

08003f98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b087      	sub	sp, #28
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a1b      	ldr	r3, [r3, #32]
 8003fa6:	f023 0210 	bic.w	r2, r3, #16
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a1b      	ldr	r3, [r3, #32]
 8003fb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	021b      	lsls	r3, r3, #8
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f023 0320 	bic.w	r3, r3, #32
 8003fe2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	697a      	ldr	r2, [r7, #20]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a22      	ldr	r2, [pc, #136]	; (800407c <TIM_OC2_SetConfig+0xe4>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d003      	beq.n	8004000 <TIM_OC2_SetConfig+0x68>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a21      	ldr	r2, [pc, #132]	; (8004080 <TIM_OC2_SetConfig+0xe8>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d10d      	bne.n	800401c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004006:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800401a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a17      	ldr	r2, [pc, #92]	; (800407c <TIM_OC2_SetConfig+0xe4>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d003      	beq.n	800402c <TIM_OC2_SetConfig+0x94>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a16      	ldr	r2, [pc, #88]	; (8004080 <TIM_OC2_SetConfig+0xe8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d113      	bne.n	8004054 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004032:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800403a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	693a      	ldr	r2, [r7, #16]
 8004044:	4313      	orrs	r3, r2
 8004046:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	693a      	ldr	r2, [r7, #16]
 8004050:	4313      	orrs	r3, r2
 8004052:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	685a      	ldr	r2, [r3, #4]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	621a      	str	r2, [r3, #32]
}
 800406e:	bf00      	nop
 8004070:	371c      	adds	r7, #28
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	40010000 	.word	0x40010000
 8004080:	40010400 	.word	0x40010400

08004084 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f023 0303 	bic.w	r3, r3, #3
 80040ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	021b      	lsls	r3, r3, #8
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a21      	ldr	r2, [pc, #132]	; (8004164 <TIM_OC3_SetConfig+0xe0>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d003      	beq.n	80040ea <TIM_OC3_SetConfig+0x66>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a20      	ldr	r2, [pc, #128]	; (8004168 <TIM_OC3_SetConfig+0xe4>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d10d      	bne.n	8004106 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80040f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	021b      	lsls	r3, r3, #8
 80040f8:	697a      	ldr	r2, [r7, #20]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040fe:	697b      	ldr	r3, [r7, #20]
 8004100:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004104:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	4a16      	ldr	r2, [pc, #88]	; (8004164 <TIM_OC3_SetConfig+0xe0>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d003      	beq.n	8004116 <TIM_OC3_SetConfig+0x92>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4a15      	ldr	r2, [pc, #84]	; (8004168 <TIM_OC3_SetConfig+0xe4>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d113      	bne.n	800413e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004116:	693b      	ldr	r3, [r7, #16]
 8004118:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800411c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004124:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	693a      	ldr	r2, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	699b      	ldr	r3, [r3, #24]
 8004136:	011b      	lsls	r3, r3, #4
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	4313      	orrs	r3, r2
 800413c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	693a      	ldr	r2, [r7, #16]
 8004142:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68fa      	ldr	r2, [r7, #12]
 8004148:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	621a      	str	r2, [r3, #32]
}
 8004158:	bf00      	nop
 800415a:	371c      	adds	r7, #28
 800415c:	46bd      	mov	sp, r7
 800415e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004162:	4770      	bx	lr
 8004164:	40010000 	.word	0x40010000
 8004168:	40010400 	.word	0x40010400

0800416c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800416c:	b480      	push	{r7}
 800416e:	b087      	sub	sp, #28
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800419a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	021b      	lsls	r3, r3, #8
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	031b      	lsls	r3, r3, #12
 80041be:	693a      	ldr	r2, [r7, #16]
 80041c0:	4313      	orrs	r3, r2
 80041c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	4a12      	ldr	r2, [pc, #72]	; (8004210 <TIM_OC4_SetConfig+0xa4>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d003      	beq.n	80041d4 <TIM_OC4_SetConfig+0x68>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a11      	ldr	r2, [pc, #68]	; (8004214 <TIM_OC4_SetConfig+0xa8>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d109      	bne.n	80041e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80041da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	695b      	ldr	r3, [r3, #20]
 80041e0:	019b      	lsls	r3, r3, #6
 80041e2:	697a      	ldr	r2, [r7, #20]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68fa      	ldr	r2, [r7, #12]
 80041f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	621a      	str	r2, [r3, #32]
}
 8004202:	bf00      	nop
 8004204:	371c      	adds	r7, #28
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40010000 	.word	0x40010000
 8004214:	40010400 	.word	0x40010400

08004218 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004218:	b480      	push	{r7}
 800421a:	b087      	sub	sp, #28
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6a1b      	ldr	r3, [r3, #32]
 800422e:	f023 0201 	bic.w	r2, r3, #1
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004242:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	f023 030a 	bic.w	r3, r3, #10
 8004254:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004256:	697a      	ldr	r2, [r7, #20]
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	4313      	orrs	r3, r2
 800425c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	693a      	ldr	r2, [r7, #16]
 8004262:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	621a      	str	r2, [r3, #32]
}
 800426a:	bf00      	nop
 800426c:	371c      	adds	r7, #28
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr

08004276 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004276:	b480      	push	{r7}
 8004278:	b087      	sub	sp, #28
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	6a1b      	ldr	r3, [r3, #32]
 8004286:	f023 0210 	bic.w	r2, r3, #16
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80042a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	031b      	lsls	r3, r3, #12
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80042b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	011b      	lsls	r3, r3, #4
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	621a      	str	r2, [r3, #32]
}
 80042ca:	bf00      	nop
 80042cc:	371c      	adds	r7, #28
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr

080042d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042d6:	b480      	push	{r7}
 80042d8:	b085      	sub	sp, #20
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
 80042de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042ee:	683a      	ldr	r2, [r7, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	f043 0307 	orr.w	r3, r3, #7
 80042f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	609a      	str	r2, [r3, #8]
}
 8004300:	bf00      	nop
 8004302:	3714      	adds	r7, #20
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
 8004318:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004326:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	021a      	lsls	r2, r3, #8
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	431a      	orrs	r2, r3
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	4313      	orrs	r3, r2
 8004334:	697a      	ldr	r2, [r7, #20]
 8004336:	4313      	orrs	r3, r2
 8004338:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	609a      	str	r2, [r3, #8]
}
 8004340:	bf00      	nop
 8004342:	371c      	adds	r7, #28
 8004344:	46bd      	mov	sp, r7
 8004346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434a:	4770      	bx	lr

0800434c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800434c:	b480      	push	{r7}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	f003 031f 	and.w	r3, r3, #31
 800435e:	2201      	movs	r2, #1
 8004360:	fa02 f303 	lsl.w	r3, r2, r3
 8004364:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a1a      	ldr	r2, [r3, #32]
 800436a:	697b      	ldr	r3, [r7, #20]
 800436c:	43db      	mvns	r3, r3
 800436e:	401a      	ands	r2, r3
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a1a      	ldr	r2, [r3, #32]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	f003 031f 	and.w	r3, r3, #31
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	fa01 f303 	lsl.w	r3, r1, r3
 8004384:	431a      	orrs	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b082      	sub	sp, #8
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d101      	bne.n	80043a8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e03f      	b.n	8004428 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d106      	bne.n	80043c2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2200      	movs	r2, #0
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043bc:	6878      	ldr	r0, [r7, #4]
 80043be:	f7fd fe17 	bl	8001ff0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2224      	movs	r2, #36	; 0x24
 80043c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68da      	ldr	r2, [r3, #12]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043d8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f904 	bl	80045e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691a      	ldr	r2, [r3, #16]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043ee:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695a      	ldr	r2, [r3, #20]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043fe:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800440e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2220      	movs	r2, #32
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2220      	movs	r2, #32
 8004422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08a      	sub	sp, #40	; 0x28
 8004434:	af02      	add	r7, sp, #8
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	603b      	str	r3, [r7, #0]
 800443c:	4613      	mov	r3, r2
 800443e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004440:	2300      	movs	r3, #0
 8004442:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800444a:	b2db      	uxtb	r3, r3
 800444c:	2b20      	cmp	r3, #32
 800444e:	d17c      	bne.n	800454a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_UART_Transmit+0x2c>
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e075      	b.n	800454c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <HAL_UART_Transmit+0x3e>
 800446a:	2302      	movs	r3, #2
 800446c:	e06e      	b.n	800454c <HAL_UART_Transmit+0x11c>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2221      	movs	r2, #33	; 0x21
 8004480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004484:	f7fe f9e8 	bl	8002858 <HAL_GetTick>
 8004488:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	88fa      	ldrh	r2, [r7, #6]
 800448e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	88fa      	ldrh	r2, [r7, #6]
 8004494:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800449e:	d108      	bne.n	80044b2 <HAL_UART_Transmit+0x82>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	691b      	ldr	r3, [r3, #16]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d104      	bne.n	80044b2 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80044a8:	2300      	movs	r3, #0
 80044aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	61bb      	str	r3, [r7, #24]
 80044b0:	e003      	b.n	80044ba <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044b6:	2300      	movs	r3, #0
 80044b8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80044c2:	e02a      	b.n	800451a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	9300      	str	r3, [sp, #0]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	2200      	movs	r2, #0
 80044cc:	2180      	movs	r1, #128	; 0x80
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 f840 	bl	8004554 <UART_WaitOnFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d001      	beq.n	80044de <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e036      	b.n	800454c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d10b      	bne.n	80044fc <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044e4:	69bb      	ldr	r3, [r7, #24]
 80044e6:	881b      	ldrh	r3, [r3, #0]
 80044e8:	461a      	mov	r2, r3
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044f2:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	3302      	adds	r3, #2
 80044f8:	61bb      	str	r3, [r7, #24]
 80044fa:	e007      	b.n	800450c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	781a      	ldrb	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	3301      	adds	r3, #1
 800450a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004510:	b29b      	uxth	r3, r3
 8004512:	3b01      	subs	r3, #1
 8004514:	b29a      	uxth	r2, r3
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800451e:	b29b      	uxth	r3, r3
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1cf      	bne.n	80044c4 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	9300      	str	r3, [sp, #0]
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	2200      	movs	r2, #0
 800452c:	2140      	movs	r1, #64	; 0x40
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 f810 	bl	8004554 <UART_WaitOnFlagUntilTimeout>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e006      	b.n	800454c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004546:	2300      	movs	r3, #0
 8004548:	e000      	b.n	800454c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800454a:	2302      	movs	r3, #2
  }
}
 800454c:	4618      	mov	r0, r3
 800454e:	3720      	adds	r7, #32
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}

08004554 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	60f8      	str	r0, [r7, #12]
 800455c:	60b9      	str	r1, [r7, #8]
 800455e:	603b      	str	r3, [r7, #0]
 8004560:	4613      	mov	r3, r2
 8004562:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004564:	e02c      	b.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800456c:	d028      	beq.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d007      	beq.n	8004584 <UART_WaitOnFlagUntilTimeout+0x30>
 8004574:	f7fe f970 	bl	8002858 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	429a      	cmp	r2, r3
 8004582:	d21d      	bcs.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004592:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695a      	ldr	r2, [r3, #20]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0201 	bic.w	r2, r2, #1
 80045a2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2220      	movs	r2, #32
 80045a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e00f      	b.n	80045e0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	4013      	ands	r3, r2
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	429a      	cmp	r2, r3
 80045ce:	bf0c      	ite	eq
 80045d0:	2301      	moveq	r3, #1
 80045d2:	2300      	movne	r3, #0
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	461a      	mov	r2, r3
 80045d8:	79fb      	ldrb	r3, [r7, #7]
 80045da:	429a      	cmp	r2, r3
 80045dc:	d0c3      	beq.n	8004566 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	b09f      	sub	sp, #124	; 0x7c
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	691b      	ldr	r3, [r3, #16]
 80045f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80045fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045fe:	68d9      	ldr	r1, [r3, #12]
 8004600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	ea40 0301 	orr.w	r3, r0, r1
 8004608:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800460a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800460c:	689a      	ldr	r2, [r3, #8]
 800460e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	431a      	orrs	r2, r3
 8004614:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004616:	695b      	ldr	r3, [r3, #20]
 8004618:	431a      	orrs	r2, r3
 800461a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800461c:	69db      	ldr	r3, [r3, #28]
 800461e:	4313      	orrs	r3, r2
 8004620:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004622:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800462c:	f021 010c 	bic.w	r1, r1, #12
 8004630:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004636:	430b      	orrs	r3, r1
 8004638:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800463a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	695b      	ldr	r3, [r3, #20]
 8004640:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004644:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004646:	6999      	ldr	r1, [r3, #24]
 8004648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	ea40 0301 	orr.w	r3, r0, r1
 8004650:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004652:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	4bc5      	ldr	r3, [pc, #788]	; (800496c <UART_SetConfig+0x384>)
 8004658:	429a      	cmp	r2, r3
 800465a:	d004      	beq.n	8004666 <UART_SetConfig+0x7e>
 800465c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	4bc3      	ldr	r3, [pc, #780]	; (8004970 <UART_SetConfig+0x388>)
 8004662:	429a      	cmp	r2, r3
 8004664:	d103      	bne.n	800466e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004666:	f7ff f817 	bl	8003698 <HAL_RCC_GetPCLK2Freq>
 800466a:	6778      	str	r0, [r7, #116]	; 0x74
 800466c:	e002      	b.n	8004674 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800466e:	f7fe ffff 	bl	8003670 <HAL_RCC_GetPCLK1Freq>
 8004672:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004674:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004676:	69db      	ldr	r3, [r3, #28]
 8004678:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800467c:	f040 80b6 	bne.w	80047ec <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004680:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004682:	461c      	mov	r4, r3
 8004684:	f04f 0500 	mov.w	r5, #0
 8004688:	4622      	mov	r2, r4
 800468a:	462b      	mov	r3, r5
 800468c:	1891      	adds	r1, r2, r2
 800468e:	6439      	str	r1, [r7, #64]	; 0x40
 8004690:	415b      	adcs	r3, r3
 8004692:	647b      	str	r3, [r7, #68]	; 0x44
 8004694:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004698:	1912      	adds	r2, r2, r4
 800469a:	eb45 0303 	adc.w	r3, r5, r3
 800469e:	f04f 0000 	mov.w	r0, #0
 80046a2:	f04f 0100 	mov.w	r1, #0
 80046a6:	00d9      	lsls	r1, r3, #3
 80046a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046ac:	00d0      	lsls	r0, r2, #3
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	1911      	adds	r1, r2, r4
 80046b4:	6639      	str	r1, [r7, #96]	; 0x60
 80046b6:	416b      	adcs	r3, r5
 80046b8:	667b      	str	r3, [r7, #100]	; 0x64
 80046ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	461a      	mov	r2, r3
 80046c0:	f04f 0300 	mov.w	r3, #0
 80046c4:	1891      	adds	r1, r2, r2
 80046c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80046c8:	415b      	adcs	r3, r3
 80046ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80046cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80046d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80046d4:	f7fc fa34 	bl	8000b40 <__aeabi_uldivmod>
 80046d8:	4602      	mov	r2, r0
 80046da:	460b      	mov	r3, r1
 80046dc:	4ba5      	ldr	r3, [pc, #660]	; (8004974 <UART_SetConfig+0x38c>)
 80046de:	fba3 2302 	umull	r2, r3, r3, r2
 80046e2:	095b      	lsrs	r3, r3, #5
 80046e4:	011e      	lsls	r6, r3, #4
 80046e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046e8:	461c      	mov	r4, r3
 80046ea:	f04f 0500 	mov.w	r5, #0
 80046ee:	4622      	mov	r2, r4
 80046f0:	462b      	mov	r3, r5
 80046f2:	1891      	adds	r1, r2, r2
 80046f4:	6339      	str	r1, [r7, #48]	; 0x30
 80046f6:	415b      	adcs	r3, r3
 80046f8:	637b      	str	r3, [r7, #52]	; 0x34
 80046fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80046fe:	1912      	adds	r2, r2, r4
 8004700:	eb45 0303 	adc.w	r3, r5, r3
 8004704:	f04f 0000 	mov.w	r0, #0
 8004708:	f04f 0100 	mov.w	r1, #0
 800470c:	00d9      	lsls	r1, r3, #3
 800470e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004712:	00d0      	lsls	r0, r2, #3
 8004714:	4602      	mov	r2, r0
 8004716:	460b      	mov	r3, r1
 8004718:	1911      	adds	r1, r2, r4
 800471a:	65b9      	str	r1, [r7, #88]	; 0x58
 800471c:	416b      	adcs	r3, r5
 800471e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	461a      	mov	r2, r3
 8004726:	f04f 0300 	mov.w	r3, #0
 800472a:	1891      	adds	r1, r2, r2
 800472c:	62b9      	str	r1, [r7, #40]	; 0x28
 800472e:	415b      	adcs	r3, r3
 8004730:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004732:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004736:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800473a:	f7fc fa01 	bl	8000b40 <__aeabi_uldivmod>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4b8c      	ldr	r3, [pc, #560]	; (8004974 <UART_SetConfig+0x38c>)
 8004744:	fba3 1302 	umull	r1, r3, r3, r2
 8004748:	095b      	lsrs	r3, r3, #5
 800474a:	2164      	movs	r1, #100	; 0x64
 800474c:	fb01 f303 	mul.w	r3, r1, r3
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	3332      	adds	r3, #50	; 0x32
 8004756:	4a87      	ldr	r2, [pc, #540]	; (8004974 <UART_SetConfig+0x38c>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	095b      	lsrs	r3, r3, #5
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004764:	441e      	add	r6, r3
 8004766:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004768:	4618      	mov	r0, r3
 800476a:	f04f 0100 	mov.w	r1, #0
 800476e:	4602      	mov	r2, r0
 8004770:	460b      	mov	r3, r1
 8004772:	1894      	adds	r4, r2, r2
 8004774:	623c      	str	r4, [r7, #32]
 8004776:	415b      	adcs	r3, r3
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
 800477a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800477e:	1812      	adds	r2, r2, r0
 8004780:	eb41 0303 	adc.w	r3, r1, r3
 8004784:	f04f 0400 	mov.w	r4, #0
 8004788:	f04f 0500 	mov.w	r5, #0
 800478c:	00dd      	lsls	r5, r3, #3
 800478e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004792:	00d4      	lsls	r4, r2, #3
 8004794:	4622      	mov	r2, r4
 8004796:	462b      	mov	r3, r5
 8004798:	1814      	adds	r4, r2, r0
 800479a:	653c      	str	r4, [r7, #80]	; 0x50
 800479c:	414b      	adcs	r3, r1
 800479e:	657b      	str	r3, [r7, #84]	; 0x54
 80047a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	461a      	mov	r2, r3
 80047a6:	f04f 0300 	mov.w	r3, #0
 80047aa:	1891      	adds	r1, r2, r2
 80047ac:	61b9      	str	r1, [r7, #24]
 80047ae:	415b      	adcs	r3, r3
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047b6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80047ba:	f7fc f9c1 	bl	8000b40 <__aeabi_uldivmod>
 80047be:	4602      	mov	r2, r0
 80047c0:	460b      	mov	r3, r1
 80047c2:	4b6c      	ldr	r3, [pc, #432]	; (8004974 <UART_SetConfig+0x38c>)
 80047c4:	fba3 1302 	umull	r1, r3, r3, r2
 80047c8:	095b      	lsrs	r3, r3, #5
 80047ca:	2164      	movs	r1, #100	; 0x64
 80047cc:	fb01 f303 	mul.w	r3, r1, r3
 80047d0:	1ad3      	subs	r3, r2, r3
 80047d2:	00db      	lsls	r3, r3, #3
 80047d4:	3332      	adds	r3, #50	; 0x32
 80047d6:	4a67      	ldr	r2, [pc, #412]	; (8004974 <UART_SetConfig+0x38c>)
 80047d8:	fba2 2303 	umull	r2, r3, r2, r3
 80047dc:	095b      	lsrs	r3, r3, #5
 80047de:	f003 0207 	and.w	r2, r3, #7
 80047e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4432      	add	r2, r6
 80047e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047ea:	e0b9      	b.n	8004960 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047ee:	461c      	mov	r4, r3
 80047f0:	f04f 0500 	mov.w	r5, #0
 80047f4:	4622      	mov	r2, r4
 80047f6:	462b      	mov	r3, r5
 80047f8:	1891      	adds	r1, r2, r2
 80047fa:	6139      	str	r1, [r7, #16]
 80047fc:	415b      	adcs	r3, r3
 80047fe:	617b      	str	r3, [r7, #20]
 8004800:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004804:	1912      	adds	r2, r2, r4
 8004806:	eb45 0303 	adc.w	r3, r5, r3
 800480a:	f04f 0000 	mov.w	r0, #0
 800480e:	f04f 0100 	mov.w	r1, #0
 8004812:	00d9      	lsls	r1, r3, #3
 8004814:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004818:	00d0      	lsls	r0, r2, #3
 800481a:	4602      	mov	r2, r0
 800481c:	460b      	mov	r3, r1
 800481e:	eb12 0804 	adds.w	r8, r2, r4
 8004822:	eb43 0905 	adc.w	r9, r3, r5
 8004826:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	4618      	mov	r0, r3
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	f04f 0200 	mov.w	r2, #0
 8004834:	f04f 0300 	mov.w	r3, #0
 8004838:	008b      	lsls	r3, r1, #2
 800483a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800483e:	0082      	lsls	r2, r0, #2
 8004840:	4640      	mov	r0, r8
 8004842:	4649      	mov	r1, r9
 8004844:	f7fc f97c 	bl	8000b40 <__aeabi_uldivmod>
 8004848:	4602      	mov	r2, r0
 800484a:	460b      	mov	r3, r1
 800484c:	4b49      	ldr	r3, [pc, #292]	; (8004974 <UART_SetConfig+0x38c>)
 800484e:	fba3 2302 	umull	r2, r3, r3, r2
 8004852:	095b      	lsrs	r3, r3, #5
 8004854:	011e      	lsls	r6, r3, #4
 8004856:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004858:	4618      	mov	r0, r3
 800485a:	f04f 0100 	mov.w	r1, #0
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	1894      	adds	r4, r2, r2
 8004864:	60bc      	str	r4, [r7, #8]
 8004866:	415b      	adcs	r3, r3
 8004868:	60fb      	str	r3, [r7, #12]
 800486a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800486e:	1812      	adds	r2, r2, r0
 8004870:	eb41 0303 	adc.w	r3, r1, r3
 8004874:	f04f 0400 	mov.w	r4, #0
 8004878:	f04f 0500 	mov.w	r5, #0
 800487c:	00dd      	lsls	r5, r3, #3
 800487e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004882:	00d4      	lsls	r4, r2, #3
 8004884:	4622      	mov	r2, r4
 8004886:	462b      	mov	r3, r5
 8004888:	1814      	adds	r4, r2, r0
 800488a:	64bc      	str	r4, [r7, #72]	; 0x48
 800488c:	414b      	adcs	r3, r1
 800488e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004890:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	4618      	mov	r0, r3
 8004896:	f04f 0100 	mov.w	r1, #0
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	f04f 0300 	mov.w	r3, #0
 80048a2:	008b      	lsls	r3, r1, #2
 80048a4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80048a8:	0082      	lsls	r2, r0, #2
 80048aa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80048ae:	f7fc f947 	bl	8000b40 <__aeabi_uldivmod>
 80048b2:	4602      	mov	r2, r0
 80048b4:	460b      	mov	r3, r1
 80048b6:	4b2f      	ldr	r3, [pc, #188]	; (8004974 <UART_SetConfig+0x38c>)
 80048b8:	fba3 1302 	umull	r1, r3, r3, r2
 80048bc:	095b      	lsrs	r3, r3, #5
 80048be:	2164      	movs	r1, #100	; 0x64
 80048c0:	fb01 f303 	mul.w	r3, r1, r3
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	011b      	lsls	r3, r3, #4
 80048c8:	3332      	adds	r3, #50	; 0x32
 80048ca:	4a2a      	ldr	r2, [pc, #168]	; (8004974 <UART_SetConfig+0x38c>)
 80048cc:	fba2 2303 	umull	r2, r3, r2, r3
 80048d0:	095b      	lsrs	r3, r3, #5
 80048d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048d6:	441e      	add	r6, r3
 80048d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048da:	4618      	mov	r0, r3
 80048dc:	f04f 0100 	mov.w	r1, #0
 80048e0:	4602      	mov	r2, r0
 80048e2:	460b      	mov	r3, r1
 80048e4:	1894      	adds	r4, r2, r2
 80048e6:	603c      	str	r4, [r7, #0]
 80048e8:	415b      	adcs	r3, r3
 80048ea:	607b      	str	r3, [r7, #4]
 80048ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048f0:	1812      	adds	r2, r2, r0
 80048f2:	eb41 0303 	adc.w	r3, r1, r3
 80048f6:	f04f 0400 	mov.w	r4, #0
 80048fa:	f04f 0500 	mov.w	r5, #0
 80048fe:	00dd      	lsls	r5, r3, #3
 8004900:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004904:	00d4      	lsls	r4, r2, #3
 8004906:	4622      	mov	r2, r4
 8004908:	462b      	mov	r3, r5
 800490a:	eb12 0a00 	adds.w	sl, r2, r0
 800490e:	eb43 0b01 	adc.w	fp, r3, r1
 8004912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	4618      	mov	r0, r3
 8004918:	f04f 0100 	mov.w	r1, #0
 800491c:	f04f 0200 	mov.w	r2, #0
 8004920:	f04f 0300 	mov.w	r3, #0
 8004924:	008b      	lsls	r3, r1, #2
 8004926:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800492a:	0082      	lsls	r2, r0, #2
 800492c:	4650      	mov	r0, sl
 800492e:	4659      	mov	r1, fp
 8004930:	f7fc f906 	bl	8000b40 <__aeabi_uldivmod>
 8004934:	4602      	mov	r2, r0
 8004936:	460b      	mov	r3, r1
 8004938:	4b0e      	ldr	r3, [pc, #56]	; (8004974 <UART_SetConfig+0x38c>)
 800493a:	fba3 1302 	umull	r1, r3, r3, r2
 800493e:	095b      	lsrs	r3, r3, #5
 8004940:	2164      	movs	r1, #100	; 0x64
 8004942:	fb01 f303 	mul.w	r3, r1, r3
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	011b      	lsls	r3, r3, #4
 800494a:	3332      	adds	r3, #50	; 0x32
 800494c:	4a09      	ldr	r2, [pc, #36]	; (8004974 <UART_SetConfig+0x38c>)
 800494e:	fba2 2303 	umull	r2, r3, r2, r3
 8004952:	095b      	lsrs	r3, r3, #5
 8004954:	f003 020f 	and.w	r2, r3, #15
 8004958:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	4432      	add	r2, r6
 800495e:	609a      	str	r2, [r3, #8]
}
 8004960:	bf00      	nop
 8004962:	377c      	adds	r7, #124	; 0x7c
 8004964:	46bd      	mov	sp, r7
 8004966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800496a:	bf00      	nop
 800496c:	40011000 	.word	0x40011000
 8004970:	40011400 	.word	0x40011400
 8004974:	51eb851f 	.word	0x51eb851f

08004978 <__libc_init_array>:
 8004978:	b570      	push	{r4, r5, r6, lr}
 800497a:	4d0d      	ldr	r5, [pc, #52]	; (80049b0 <__libc_init_array+0x38>)
 800497c:	4c0d      	ldr	r4, [pc, #52]	; (80049b4 <__libc_init_array+0x3c>)
 800497e:	1b64      	subs	r4, r4, r5
 8004980:	10a4      	asrs	r4, r4, #2
 8004982:	2600      	movs	r6, #0
 8004984:	42a6      	cmp	r6, r4
 8004986:	d109      	bne.n	800499c <__libc_init_array+0x24>
 8004988:	4d0b      	ldr	r5, [pc, #44]	; (80049b8 <__libc_init_array+0x40>)
 800498a:	4c0c      	ldr	r4, [pc, #48]	; (80049bc <__libc_init_array+0x44>)
 800498c:	f001 f9d8 	bl	8005d40 <_init>
 8004990:	1b64      	subs	r4, r4, r5
 8004992:	10a4      	asrs	r4, r4, #2
 8004994:	2600      	movs	r6, #0
 8004996:	42a6      	cmp	r6, r4
 8004998:	d105      	bne.n	80049a6 <__libc_init_array+0x2e>
 800499a:	bd70      	pop	{r4, r5, r6, pc}
 800499c:	f855 3b04 	ldr.w	r3, [r5], #4
 80049a0:	4798      	blx	r3
 80049a2:	3601      	adds	r6, #1
 80049a4:	e7ee      	b.n	8004984 <__libc_init_array+0xc>
 80049a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80049aa:	4798      	blx	r3
 80049ac:	3601      	adds	r6, #1
 80049ae:	e7f2      	b.n	8004996 <__libc_init_array+0x1e>
 80049b0:	08005ff0 	.word	0x08005ff0
 80049b4:	08005ff0 	.word	0x08005ff0
 80049b8:	08005ff0 	.word	0x08005ff0
 80049bc:	08005ff4 	.word	0x08005ff4

080049c0 <log>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	ed2d 8b02 	vpush	{d8}
 80049c6:	ec55 4b10 	vmov	r4, r5, d0
 80049ca:	f000 f8f1 	bl	8004bb0 <__ieee754_log>
 80049ce:	4b1e      	ldr	r3, [pc, #120]	; (8004a48 <log+0x88>)
 80049d0:	eeb0 8a40 	vmov.f32	s16, s0
 80049d4:	eef0 8a60 	vmov.f32	s17, s1
 80049d8:	f993 3000 	ldrsb.w	r3, [r3]
 80049dc:	3301      	adds	r3, #1
 80049de:	d01a      	beq.n	8004a16 <log+0x56>
 80049e0:	4622      	mov	r2, r4
 80049e2:	462b      	mov	r3, r5
 80049e4:	4620      	mov	r0, r4
 80049e6:	4629      	mov	r1, r5
 80049e8:	f7fc f844 	bl	8000a74 <__aeabi_dcmpun>
 80049ec:	b998      	cbnz	r0, 8004a16 <log+0x56>
 80049ee:	2200      	movs	r2, #0
 80049f0:	2300      	movs	r3, #0
 80049f2:	4620      	mov	r0, r4
 80049f4:	4629      	mov	r1, r5
 80049f6:	f7fc f833 	bl	8000a60 <__aeabi_dcmpgt>
 80049fa:	b960      	cbnz	r0, 8004a16 <log+0x56>
 80049fc:	2200      	movs	r2, #0
 80049fe:	2300      	movs	r3, #0
 8004a00:	4620      	mov	r0, r4
 8004a02:	4629      	mov	r1, r5
 8004a04:	f7fc f804 	bl	8000a10 <__aeabi_dcmpeq>
 8004a08:	b160      	cbz	r0, 8004a24 <log+0x64>
 8004a0a:	f001 f993 	bl	8005d34 <__errno>
 8004a0e:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 8004a40 <log+0x80>
 8004a12:	2322      	movs	r3, #34	; 0x22
 8004a14:	6003      	str	r3, [r0, #0]
 8004a16:	eeb0 0a48 	vmov.f32	s0, s16
 8004a1a:	eef0 0a68 	vmov.f32	s1, s17
 8004a1e:	ecbd 8b02 	vpop	{d8}
 8004a22:	bd38      	pop	{r3, r4, r5, pc}
 8004a24:	f001 f986 	bl	8005d34 <__errno>
 8004a28:	ecbd 8b02 	vpop	{d8}
 8004a2c:	2321      	movs	r3, #33	; 0x21
 8004a2e:	6003      	str	r3, [r0, #0]
 8004a30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a34:	4805      	ldr	r0, [pc, #20]	; (8004a4c <log+0x8c>)
 8004a36:	f001 b863 	b.w	8005b00 <nan>
 8004a3a:	bf00      	nop
 8004a3c:	f3af 8000 	nop.w
 8004a40:	00000000 	.word	0x00000000
 8004a44:	fff00000 	.word	0xfff00000
 8004a48:	20000094 	.word	0x20000094
 8004a4c:	08005fa0 	.word	0x08005fa0

08004a50 <pow>:
 8004a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a54:	ec59 8b10 	vmov	r8, r9, d0
 8004a58:	ec57 6b11 	vmov	r6, r7, d1
 8004a5c:	f000 fa64 	bl	8004f28 <__ieee754_pow>
 8004a60:	4b4e      	ldr	r3, [pc, #312]	; (8004b9c <pow+0x14c>)
 8004a62:	f993 3000 	ldrsb.w	r3, [r3]
 8004a66:	3301      	adds	r3, #1
 8004a68:	ec55 4b10 	vmov	r4, r5, d0
 8004a6c:	d015      	beq.n	8004a9a <pow+0x4a>
 8004a6e:	4632      	mov	r2, r6
 8004a70:	463b      	mov	r3, r7
 8004a72:	4630      	mov	r0, r6
 8004a74:	4639      	mov	r1, r7
 8004a76:	f7fb fffd 	bl	8000a74 <__aeabi_dcmpun>
 8004a7a:	b970      	cbnz	r0, 8004a9a <pow+0x4a>
 8004a7c:	4642      	mov	r2, r8
 8004a7e:	464b      	mov	r3, r9
 8004a80:	4640      	mov	r0, r8
 8004a82:	4649      	mov	r1, r9
 8004a84:	f7fb fff6 	bl	8000a74 <__aeabi_dcmpun>
 8004a88:	2200      	movs	r2, #0
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	b148      	cbz	r0, 8004aa2 <pow+0x52>
 8004a8e:	4630      	mov	r0, r6
 8004a90:	4639      	mov	r1, r7
 8004a92:	f7fb ffbd 	bl	8000a10 <__aeabi_dcmpeq>
 8004a96:	2800      	cmp	r0, #0
 8004a98:	d17d      	bne.n	8004b96 <pow+0x146>
 8004a9a:	ec45 4b10 	vmov	d0, r4, r5
 8004a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004aa2:	4640      	mov	r0, r8
 8004aa4:	4649      	mov	r1, r9
 8004aa6:	f7fb ffb3 	bl	8000a10 <__aeabi_dcmpeq>
 8004aaa:	b1e0      	cbz	r0, 8004ae6 <pow+0x96>
 8004aac:	2200      	movs	r2, #0
 8004aae:	2300      	movs	r3, #0
 8004ab0:	4630      	mov	r0, r6
 8004ab2:	4639      	mov	r1, r7
 8004ab4:	f7fb ffac 	bl	8000a10 <__aeabi_dcmpeq>
 8004ab8:	2800      	cmp	r0, #0
 8004aba:	d16c      	bne.n	8004b96 <pow+0x146>
 8004abc:	ec47 6b10 	vmov	d0, r6, r7
 8004ac0:	f001 f811 	bl	8005ae6 <finite>
 8004ac4:	2800      	cmp	r0, #0
 8004ac6:	d0e8      	beq.n	8004a9a <pow+0x4a>
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2300      	movs	r3, #0
 8004acc:	4630      	mov	r0, r6
 8004ace:	4639      	mov	r1, r7
 8004ad0:	f7fb ffa8 	bl	8000a24 <__aeabi_dcmplt>
 8004ad4:	2800      	cmp	r0, #0
 8004ad6:	d0e0      	beq.n	8004a9a <pow+0x4a>
 8004ad8:	f001 f92c 	bl	8005d34 <__errno>
 8004adc:	2321      	movs	r3, #33	; 0x21
 8004ade:	6003      	str	r3, [r0, #0]
 8004ae0:	2400      	movs	r4, #0
 8004ae2:	4d2f      	ldr	r5, [pc, #188]	; (8004ba0 <pow+0x150>)
 8004ae4:	e7d9      	b.n	8004a9a <pow+0x4a>
 8004ae6:	ec45 4b10 	vmov	d0, r4, r5
 8004aea:	f000 fffc 	bl	8005ae6 <finite>
 8004aee:	bbb8      	cbnz	r0, 8004b60 <pow+0x110>
 8004af0:	ec49 8b10 	vmov	d0, r8, r9
 8004af4:	f000 fff7 	bl	8005ae6 <finite>
 8004af8:	b390      	cbz	r0, 8004b60 <pow+0x110>
 8004afa:	ec47 6b10 	vmov	d0, r6, r7
 8004afe:	f000 fff2 	bl	8005ae6 <finite>
 8004b02:	b368      	cbz	r0, 8004b60 <pow+0x110>
 8004b04:	4622      	mov	r2, r4
 8004b06:	462b      	mov	r3, r5
 8004b08:	4620      	mov	r0, r4
 8004b0a:	4629      	mov	r1, r5
 8004b0c:	f7fb ffb2 	bl	8000a74 <__aeabi_dcmpun>
 8004b10:	b160      	cbz	r0, 8004b2c <pow+0xdc>
 8004b12:	f001 f90f 	bl	8005d34 <__errno>
 8004b16:	2321      	movs	r3, #33	; 0x21
 8004b18:	6003      	str	r3, [r0, #0]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	4610      	mov	r0, r2
 8004b20:	4619      	mov	r1, r3
 8004b22:	f7fb fe37 	bl	8000794 <__aeabi_ddiv>
 8004b26:	4604      	mov	r4, r0
 8004b28:	460d      	mov	r5, r1
 8004b2a:	e7b6      	b.n	8004a9a <pow+0x4a>
 8004b2c:	f001 f902 	bl	8005d34 <__errno>
 8004b30:	2322      	movs	r3, #34	; 0x22
 8004b32:	6003      	str	r3, [r0, #0]
 8004b34:	2200      	movs	r2, #0
 8004b36:	2300      	movs	r3, #0
 8004b38:	4640      	mov	r0, r8
 8004b3a:	4649      	mov	r1, r9
 8004b3c:	f7fb ff72 	bl	8000a24 <__aeabi_dcmplt>
 8004b40:	2400      	movs	r4, #0
 8004b42:	b158      	cbz	r0, 8004b5c <pow+0x10c>
 8004b44:	ec47 6b10 	vmov	d0, r6, r7
 8004b48:	f000 ffe2 	bl	8005b10 <rint>
 8004b4c:	4632      	mov	r2, r6
 8004b4e:	ec51 0b10 	vmov	r0, r1, d0
 8004b52:	463b      	mov	r3, r7
 8004b54:	f7fb ff5c 	bl	8000a10 <__aeabi_dcmpeq>
 8004b58:	2800      	cmp	r0, #0
 8004b5a:	d0c2      	beq.n	8004ae2 <pow+0x92>
 8004b5c:	4d11      	ldr	r5, [pc, #68]	; (8004ba4 <pow+0x154>)
 8004b5e:	e79c      	b.n	8004a9a <pow+0x4a>
 8004b60:	2200      	movs	r2, #0
 8004b62:	2300      	movs	r3, #0
 8004b64:	4620      	mov	r0, r4
 8004b66:	4629      	mov	r1, r5
 8004b68:	f7fb ff52 	bl	8000a10 <__aeabi_dcmpeq>
 8004b6c:	2800      	cmp	r0, #0
 8004b6e:	d094      	beq.n	8004a9a <pow+0x4a>
 8004b70:	ec49 8b10 	vmov	d0, r8, r9
 8004b74:	f000 ffb7 	bl	8005ae6 <finite>
 8004b78:	2800      	cmp	r0, #0
 8004b7a:	d08e      	beq.n	8004a9a <pow+0x4a>
 8004b7c:	ec47 6b10 	vmov	d0, r6, r7
 8004b80:	f000 ffb1 	bl	8005ae6 <finite>
 8004b84:	2800      	cmp	r0, #0
 8004b86:	d088      	beq.n	8004a9a <pow+0x4a>
 8004b88:	f001 f8d4 	bl	8005d34 <__errno>
 8004b8c:	2322      	movs	r3, #34	; 0x22
 8004b8e:	6003      	str	r3, [r0, #0]
 8004b90:	2400      	movs	r4, #0
 8004b92:	2500      	movs	r5, #0
 8004b94:	e781      	b.n	8004a9a <pow+0x4a>
 8004b96:	4d04      	ldr	r5, [pc, #16]	; (8004ba8 <pow+0x158>)
 8004b98:	2400      	movs	r4, #0
 8004b9a:	e77e      	b.n	8004a9a <pow+0x4a>
 8004b9c:	20000094 	.word	0x20000094
 8004ba0:	fff00000 	.word	0xfff00000
 8004ba4:	7ff00000 	.word	0x7ff00000
 8004ba8:	3ff00000 	.word	0x3ff00000
 8004bac:	00000000 	.word	0x00000000

08004bb0 <__ieee754_log>:
 8004bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bb4:	ec51 0b10 	vmov	r0, r1, d0
 8004bb8:	ed2d 8b04 	vpush	{d8-d9}
 8004bbc:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	460d      	mov	r5, r1
 8004bc4:	da29      	bge.n	8004c1a <__ieee754_log+0x6a>
 8004bc6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004bca:	4303      	orrs	r3, r0
 8004bcc:	ee10 2a10 	vmov	r2, s0
 8004bd0:	d10c      	bne.n	8004bec <__ieee754_log+0x3c>
 8004bd2:	49cf      	ldr	r1, [pc, #828]	; (8004f10 <__ieee754_log+0x360>)
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	2000      	movs	r0, #0
 8004bda:	f7fb fddb 	bl	8000794 <__aeabi_ddiv>
 8004bde:	ec41 0b10 	vmov	d0, r0, r1
 8004be2:	b003      	add	sp, #12
 8004be4:	ecbd 8b04 	vpop	{d8-d9}
 8004be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bec:	2900      	cmp	r1, #0
 8004bee:	da05      	bge.n	8004bfc <__ieee754_log+0x4c>
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	f7fb faed 	bl	80001d0 <__aeabi_dsub>
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	e7ee      	b.n	8004bda <__ieee754_log+0x2a>
 8004bfc:	4bc5      	ldr	r3, [pc, #788]	; (8004f14 <__ieee754_log+0x364>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f7fb fc9e 	bl	8000540 <__aeabi_dmul>
 8004c04:	f06f 0335 	mvn.w	r3, #53	; 0x35
 8004c08:	460d      	mov	r5, r1
 8004c0a:	4ac3      	ldr	r2, [pc, #780]	; (8004f18 <__ieee754_log+0x368>)
 8004c0c:	4295      	cmp	r5, r2
 8004c0e:	dd06      	ble.n	8004c1e <__ieee754_log+0x6e>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	f7fb fade 	bl	80001d4 <__adddf3>
 8004c18:	e7e1      	b.n	8004bde <__ieee754_log+0x2e>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e7f5      	b.n	8004c0a <__ieee754_log+0x5a>
 8004c1e:	152c      	asrs	r4, r5, #20
 8004c20:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004c24:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8004c28:	441c      	add	r4, r3
 8004c2a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 8004c2e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8004c32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004c36:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 8004c3a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 8004c3e:	ea42 0105 	orr.w	r1, r2, r5
 8004c42:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8004c46:	2200      	movs	r2, #0
 8004c48:	4bb4      	ldr	r3, [pc, #720]	; (8004f1c <__ieee754_log+0x36c>)
 8004c4a:	f7fb fac1 	bl	80001d0 <__aeabi_dsub>
 8004c4e:	1cab      	adds	r3, r5, #2
 8004c50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	4682      	mov	sl, r0
 8004c58:	468b      	mov	fp, r1
 8004c5a:	f04f 0200 	mov.w	r2, #0
 8004c5e:	dc53      	bgt.n	8004d08 <__ieee754_log+0x158>
 8004c60:	2300      	movs	r3, #0
 8004c62:	f7fb fed5 	bl	8000a10 <__aeabi_dcmpeq>
 8004c66:	b1d0      	cbz	r0, 8004c9e <__ieee754_log+0xee>
 8004c68:	2c00      	cmp	r4, #0
 8004c6a:	f000 8122 	beq.w	8004eb2 <__ieee754_log+0x302>
 8004c6e:	4620      	mov	r0, r4
 8004c70:	f7fb fbfc 	bl	800046c <__aeabi_i2d>
 8004c74:	a390      	add	r3, pc, #576	; (adr r3, 8004eb8 <__ieee754_log+0x308>)
 8004c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7a:	4606      	mov	r6, r0
 8004c7c:	460f      	mov	r7, r1
 8004c7e:	f7fb fc5f 	bl	8000540 <__aeabi_dmul>
 8004c82:	a38f      	add	r3, pc, #572	; (adr r3, 8004ec0 <__ieee754_log+0x310>)
 8004c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c88:	4604      	mov	r4, r0
 8004c8a:	460d      	mov	r5, r1
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	4639      	mov	r1, r7
 8004c90:	f7fb fc56 	bl	8000540 <__aeabi_dmul>
 8004c94:	4602      	mov	r2, r0
 8004c96:	460b      	mov	r3, r1
 8004c98:	4620      	mov	r0, r4
 8004c9a:	4629      	mov	r1, r5
 8004c9c:	e7ba      	b.n	8004c14 <__ieee754_log+0x64>
 8004c9e:	a38a      	add	r3, pc, #552	; (adr r3, 8004ec8 <__ieee754_log+0x318>)
 8004ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca4:	4650      	mov	r0, sl
 8004ca6:	4659      	mov	r1, fp
 8004ca8:	f7fb fc4a 	bl	8000540 <__aeabi_dmul>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	2000      	movs	r0, #0
 8004cb2:	499b      	ldr	r1, [pc, #620]	; (8004f20 <__ieee754_log+0x370>)
 8004cb4:	f7fb fa8c 	bl	80001d0 <__aeabi_dsub>
 8004cb8:	4652      	mov	r2, sl
 8004cba:	4606      	mov	r6, r0
 8004cbc:	460f      	mov	r7, r1
 8004cbe:	465b      	mov	r3, fp
 8004cc0:	4650      	mov	r0, sl
 8004cc2:	4659      	mov	r1, fp
 8004cc4:	f7fb fc3c 	bl	8000540 <__aeabi_dmul>
 8004cc8:	4602      	mov	r2, r0
 8004cca:	460b      	mov	r3, r1
 8004ccc:	4630      	mov	r0, r6
 8004cce:	4639      	mov	r1, r7
 8004cd0:	f7fb fc36 	bl	8000540 <__aeabi_dmul>
 8004cd4:	4606      	mov	r6, r0
 8004cd6:	460f      	mov	r7, r1
 8004cd8:	b914      	cbnz	r4, 8004ce0 <__ieee754_log+0x130>
 8004cda:	4632      	mov	r2, r6
 8004cdc:	463b      	mov	r3, r7
 8004cde:	e0a2      	b.n	8004e26 <__ieee754_log+0x276>
 8004ce0:	4620      	mov	r0, r4
 8004ce2:	f7fb fbc3 	bl	800046c <__aeabi_i2d>
 8004ce6:	a374      	add	r3, pc, #464	; (adr r3, 8004eb8 <__ieee754_log+0x308>)
 8004ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cec:	4680      	mov	r8, r0
 8004cee:	4689      	mov	r9, r1
 8004cf0:	f7fb fc26 	bl	8000540 <__aeabi_dmul>
 8004cf4:	a372      	add	r3, pc, #456	; (adr r3, 8004ec0 <__ieee754_log+0x310>)
 8004cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfa:	4604      	mov	r4, r0
 8004cfc:	460d      	mov	r5, r1
 8004cfe:	4640      	mov	r0, r8
 8004d00:	4649      	mov	r1, r9
 8004d02:	f7fb fc1d 	bl	8000540 <__aeabi_dmul>
 8004d06:	e0a7      	b.n	8004e58 <__ieee754_log+0x2a8>
 8004d08:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004d0c:	f7fb fa62 	bl	80001d4 <__adddf3>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4650      	mov	r0, sl
 8004d16:	4659      	mov	r1, fp
 8004d18:	f7fb fd3c 	bl	8000794 <__aeabi_ddiv>
 8004d1c:	ec41 0b18 	vmov	d8, r0, r1
 8004d20:	4620      	mov	r0, r4
 8004d22:	f7fb fba3 	bl	800046c <__aeabi_i2d>
 8004d26:	ec53 2b18 	vmov	r2, r3, d8
 8004d2a:	ec41 0b19 	vmov	d9, r0, r1
 8004d2e:	ec51 0b18 	vmov	r0, r1, d8
 8004d32:	f7fb fc05 	bl	8000540 <__aeabi_dmul>
 8004d36:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8004d3a:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 8004d3e:	9301      	str	r3, [sp, #4]
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4680      	mov	r8, r0
 8004d46:	4689      	mov	r9, r1
 8004d48:	f7fb fbfa 	bl	8000540 <__aeabi_dmul>
 8004d4c:	a360      	add	r3, pc, #384	; (adr r3, 8004ed0 <__ieee754_log+0x320>)
 8004d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d52:	4606      	mov	r6, r0
 8004d54:	460f      	mov	r7, r1
 8004d56:	f7fb fbf3 	bl	8000540 <__aeabi_dmul>
 8004d5a:	a35f      	add	r3, pc, #380	; (adr r3, 8004ed8 <__ieee754_log+0x328>)
 8004d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d60:	f7fb fa38 	bl	80001d4 <__adddf3>
 8004d64:	4632      	mov	r2, r6
 8004d66:	463b      	mov	r3, r7
 8004d68:	f7fb fbea 	bl	8000540 <__aeabi_dmul>
 8004d6c:	a35c      	add	r3, pc, #368	; (adr r3, 8004ee0 <__ieee754_log+0x330>)
 8004d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d72:	f7fb fa2f 	bl	80001d4 <__adddf3>
 8004d76:	4632      	mov	r2, r6
 8004d78:	463b      	mov	r3, r7
 8004d7a:	f7fb fbe1 	bl	8000540 <__aeabi_dmul>
 8004d7e:	a35a      	add	r3, pc, #360	; (adr r3, 8004ee8 <__ieee754_log+0x338>)
 8004d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d84:	f7fb fa26 	bl	80001d4 <__adddf3>
 8004d88:	4642      	mov	r2, r8
 8004d8a:	464b      	mov	r3, r9
 8004d8c:	f7fb fbd8 	bl	8000540 <__aeabi_dmul>
 8004d90:	a357      	add	r3, pc, #348	; (adr r3, 8004ef0 <__ieee754_log+0x340>)
 8004d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d96:	4680      	mov	r8, r0
 8004d98:	4689      	mov	r9, r1
 8004d9a:	4630      	mov	r0, r6
 8004d9c:	4639      	mov	r1, r7
 8004d9e:	f7fb fbcf 	bl	8000540 <__aeabi_dmul>
 8004da2:	a355      	add	r3, pc, #340	; (adr r3, 8004ef8 <__ieee754_log+0x348>)
 8004da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004da8:	f7fb fa14 	bl	80001d4 <__adddf3>
 8004dac:	4632      	mov	r2, r6
 8004dae:	463b      	mov	r3, r7
 8004db0:	f7fb fbc6 	bl	8000540 <__aeabi_dmul>
 8004db4:	a352      	add	r3, pc, #328	; (adr r3, 8004f00 <__ieee754_log+0x350>)
 8004db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dba:	f7fb fa0b 	bl	80001d4 <__adddf3>
 8004dbe:	4632      	mov	r2, r6
 8004dc0:	463b      	mov	r3, r7
 8004dc2:	f7fb fbbd 	bl	8000540 <__aeabi_dmul>
 8004dc6:	460b      	mov	r3, r1
 8004dc8:	4602      	mov	r2, r0
 8004dca:	4649      	mov	r1, r9
 8004dcc:	4640      	mov	r0, r8
 8004dce:	f7fb fa01 	bl	80001d4 <__adddf3>
 8004dd2:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8004dd6:	9b01      	ldr	r3, [sp, #4]
 8004dd8:	3551      	adds	r5, #81	; 0x51
 8004dda:	431d      	orrs	r5, r3
 8004ddc:	2d00      	cmp	r5, #0
 8004dde:	4680      	mov	r8, r0
 8004de0:	4689      	mov	r9, r1
 8004de2:	dd48      	ble.n	8004e76 <__ieee754_log+0x2c6>
 8004de4:	4b4e      	ldr	r3, [pc, #312]	; (8004f20 <__ieee754_log+0x370>)
 8004de6:	2200      	movs	r2, #0
 8004de8:	4650      	mov	r0, sl
 8004dea:	4659      	mov	r1, fp
 8004dec:	f7fb fba8 	bl	8000540 <__aeabi_dmul>
 8004df0:	4652      	mov	r2, sl
 8004df2:	465b      	mov	r3, fp
 8004df4:	f7fb fba4 	bl	8000540 <__aeabi_dmul>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4606      	mov	r6, r0
 8004dfe:	460f      	mov	r7, r1
 8004e00:	4640      	mov	r0, r8
 8004e02:	4649      	mov	r1, r9
 8004e04:	f7fb f9e6 	bl	80001d4 <__adddf3>
 8004e08:	ec53 2b18 	vmov	r2, r3, d8
 8004e0c:	f7fb fb98 	bl	8000540 <__aeabi_dmul>
 8004e10:	4680      	mov	r8, r0
 8004e12:	4689      	mov	r9, r1
 8004e14:	b964      	cbnz	r4, 8004e30 <__ieee754_log+0x280>
 8004e16:	4602      	mov	r2, r0
 8004e18:	460b      	mov	r3, r1
 8004e1a:	4630      	mov	r0, r6
 8004e1c:	4639      	mov	r1, r7
 8004e1e:	f7fb f9d7 	bl	80001d0 <__aeabi_dsub>
 8004e22:	4602      	mov	r2, r0
 8004e24:	460b      	mov	r3, r1
 8004e26:	4650      	mov	r0, sl
 8004e28:	4659      	mov	r1, fp
 8004e2a:	f7fb f9d1 	bl	80001d0 <__aeabi_dsub>
 8004e2e:	e6d6      	b.n	8004bde <__ieee754_log+0x2e>
 8004e30:	a321      	add	r3, pc, #132	; (adr r3, 8004eb8 <__ieee754_log+0x308>)
 8004e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e36:	ec51 0b19 	vmov	r0, r1, d9
 8004e3a:	f7fb fb81 	bl	8000540 <__aeabi_dmul>
 8004e3e:	a320      	add	r3, pc, #128	; (adr r3, 8004ec0 <__ieee754_log+0x310>)
 8004e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e44:	4604      	mov	r4, r0
 8004e46:	460d      	mov	r5, r1
 8004e48:	ec51 0b19 	vmov	r0, r1, d9
 8004e4c:	f7fb fb78 	bl	8000540 <__aeabi_dmul>
 8004e50:	4642      	mov	r2, r8
 8004e52:	464b      	mov	r3, r9
 8004e54:	f7fb f9be 	bl	80001d4 <__adddf3>
 8004e58:	4602      	mov	r2, r0
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	4630      	mov	r0, r6
 8004e5e:	4639      	mov	r1, r7
 8004e60:	f7fb f9b6 	bl	80001d0 <__aeabi_dsub>
 8004e64:	4652      	mov	r2, sl
 8004e66:	465b      	mov	r3, fp
 8004e68:	f7fb f9b2 	bl	80001d0 <__aeabi_dsub>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4620      	mov	r0, r4
 8004e72:	4629      	mov	r1, r5
 8004e74:	e7d9      	b.n	8004e2a <__ieee754_log+0x27a>
 8004e76:	4602      	mov	r2, r0
 8004e78:	460b      	mov	r3, r1
 8004e7a:	4650      	mov	r0, sl
 8004e7c:	4659      	mov	r1, fp
 8004e7e:	f7fb f9a7 	bl	80001d0 <__aeabi_dsub>
 8004e82:	ec53 2b18 	vmov	r2, r3, d8
 8004e86:	f7fb fb5b 	bl	8000540 <__aeabi_dmul>
 8004e8a:	4606      	mov	r6, r0
 8004e8c:	460f      	mov	r7, r1
 8004e8e:	2c00      	cmp	r4, #0
 8004e90:	f43f af23 	beq.w	8004cda <__ieee754_log+0x12a>
 8004e94:	a308      	add	r3, pc, #32	; (adr r3, 8004eb8 <__ieee754_log+0x308>)
 8004e96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e9a:	ec51 0b19 	vmov	r0, r1, d9
 8004e9e:	f7fb fb4f 	bl	8000540 <__aeabi_dmul>
 8004ea2:	a307      	add	r3, pc, #28	; (adr r3, 8004ec0 <__ieee754_log+0x310>)
 8004ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	460d      	mov	r5, r1
 8004eac:	ec51 0b19 	vmov	r0, r1, d9
 8004eb0:	e727      	b.n	8004d02 <__ieee754_log+0x152>
 8004eb2:	ed9f 0b15 	vldr	d0, [pc, #84]	; 8004f08 <__ieee754_log+0x358>
 8004eb6:	e694      	b.n	8004be2 <__ieee754_log+0x32>
 8004eb8:	fee00000 	.word	0xfee00000
 8004ebc:	3fe62e42 	.word	0x3fe62e42
 8004ec0:	35793c76 	.word	0x35793c76
 8004ec4:	3dea39ef 	.word	0x3dea39ef
 8004ec8:	55555555 	.word	0x55555555
 8004ecc:	3fd55555 	.word	0x3fd55555
 8004ed0:	df3e5244 	.word	0xdf3e5244
 8004ed4:	3fc2f112 	.word	0x3fc2f112
 8004ed8:	96cb03de 	.word	0x96cb03de
 8004edc:	3fc74664 	.word	0x3fc74664
 8004ee0:	94229359 	.word	0x94229359
 8004ee4:	3fd24924 	.word	0x3fd24924
 8004ee8:	55555593 	.word	0x55555593
 8004eec:	3fe55555 	.word	0x3fe55555
 8004ef0:	d078c69f 	.word	0xd078c69f
 8004ef4:	3fc39a09 	.word	0x3fc39a09
 8004ef8:	1d8e78af 	.word	0x1d8e78af
 8004efc:	3fcc71c5 	.word	0x3fcc71c5
 8004f00:	9997fa04 	.word	0x9997fa04
 8004f04:	3fd99999 	.word	0x3fd99999
	...
 8004f10:	c3500000 	.word	0xc3500000
 8004f14:	43500000 	.word	0x43500000
 8004f18:	7fefffff 	.word	0x7fefffff
 8004f1c:	3ff00000 	.word	0x3ff00000
 8004f20:	3fe00000 	.word	0x3fe00000
 8004f24:	00000000 	.word	0x00000000

08004f28 <__ieee754_pow>:
 8004f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f2c:	ed2d 8b06 	vpush	{d8-d10}
 8004f30:	b08d      	sub	sp, #52	; 0x34
 8004f32:	ed8d 1b02 	vstr	d1, [sp, #8]
 8004f36:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 8004f3a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8004f3e:	ea56 0100 	orrs.w	r1, r6, r0
 8004f42:	ec53 2b10 	vmov	r2, r3, d0
 8004f46:	f000 84d1 	beq.w	80058ec <__ieee754_pow+0x9c4>
 8004f4a:	497f      	ldr	r1, [pc, #508]	; (8005148 <__ieee754_pow+0x220>)
 8004f4c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8004f50:	428c      	cmp	r4, r1
 8004f52:	ee10 8a10 	vmov	r8, s0
 8004f56:	4699      	mov	r9, r3
 8004f58:	dc09      	bgt.n	8004f6e <__ieee754_pow+0x46>
 8004f5a:	d103      	bne.n	8004f64 <__ieee754_pow+0x3c>
 8004f5c:	b97a      	cbnz	r2, 8004f7e <__ieee754_pow+0x56>
 8004f5e:	42a6      	cmp	r6, r4
 8004f60:	dd02      	ble.n	8004f68 <__ieee754_pow+0x40>
 8004f62:	e00c      	b.n	8004f7e <__ieee754_pow+0x56>
 8004f64:	428e      	cmp	r6, r1
 8004f66:	dc02      	bgt.n	8004f6e <__ieee754_pow+0x46>
 8004f68:	428e      	cmp	r6, r1
 8004f6a:	d110      	bne.n	8004f8e <__ieee754_pow+0x66>
 8004f6c:	b178      	cbz	r0, 8004f8e <__ieee754_pow+0x66>
 8004f6e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004f72:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004f76:	ea54 0308 	orrs.w	r3, r4, r8
 8004f7a:	f000 84b7 	beq.w	80058ec <__ieee754_pow+0x9c4>
 8004f7e:	4873      	ldr	r0, [pc, #460]	; (800514c <__ieee754_pow+0x224>)
 8004f80:	b00d      	add	sp, #52	; 0x34
 8004f82:	ecbd 8b06 	vpop	{d8-d10}
 8004f86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f8a:	f000 bdb9 	b.w	8005b00 <nan>
 8004f8e:	f1b9 0f00 	cmp.w	r9, #0
 8004f92:	da36      	bge.n	8005002 <__ieee754_pow+0xda>
 8004f94:	496e      	ldr	r1, [pc, #440]	; (8005150 <__ieee754_pow+0x228>)
 8004f96:	428e      	cmp	r6, r1
 8004f98:	dc51      	bgt.n	800503e <__ieee754_pow+0x116>
 8004f9a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 8004f9e:	428e      	cmp	r6, r1
 8004fa0:	f340 84af 	ble.w	8005902 <__ieee754_pow+0x9da>
 8004fa4:	1531      	asrs	r1, r6, #20
 8004fa6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8004faa:	2914      	cmp	r1, #20
 8004fac:	dd0f      	ble.n	8004fce <__ieee754_pow+0xa6>
 8004fae:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8004fb2:	fa20 fc01 	lsr.w	ip, r0, r1
 8004fb6:	fa0c f101 	lsl.w	r1, ip, r1
 8004fba:	4281      	cmp	r1, r0
 8004fbc:	f040 84a1 	bne.w	8005902 <__ieee754_pow+0x9da>
 8004fc0:	f00c 0c01 	and.w	ip, ip, #1
 8004fc4:	f1cc 0102 	rsb	r1, ip, #2
 8004fc8:	9100      	str	r1, [sp, #0]
 8004fca:	b180      	cbz	r0, 8004fee <__ieee754_pow+0xc6>
 8004fcc:	e059      	b.n	8005082 <__ieee754_pow+0x15a>
 8004fce:	2800      	cmp	r0, #0
 8004fd0:	d155      	bne.n	800507e <__ieee754_pow+0x156>
 8004fd2:	f1c1 0114 	rsb	r1, r1, #20
 8004fd6:	fa46 fc01 	asr.w	ip, r6, r1
 8004fda:	fa0c f101 	lsl.w	r1, ip, r1
 8004fde:	42b1      	cmp	r1, r6
 8004fe0:	f040 848c 	bne.w	80058fc <__ieee754_pow+0x9d4>
 8004fe4:	f00c 0c01 	and.w	ip, ip, #1
 8004fe8:	f1cc 0102 	rsb	r1, ip, #2
 8004fec:	9100      	str	r1, [sp, #0]
 8004fee:	4959      	ldr	r1, [pc, #356]	; (8005154 <__ieee754_pow+0x22c>)
 8004ff0:	428e      	cmp	r6, r1
 8004ff2:	d12d      	bne.n	8005050 <__ieee754_pow+0x128>
 8004ff4:	2f00      	cmp	r7, #0
 8004ff6:	da79      	bge.n	80050ec <__ieee754_pow+0x1c4>
 8004ff8:	4956      	ldr	r1, [pc, #344]	; (8005154 <__ieee754_pow+0x22c>)
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	f7fb fbca 	bl	8000794 <__aeabi_ddiv>
 8005000:	e016      	b.n	8005030 <__ieee754_pow+0x108>
 8005002:	2100      	movs	r1, #0
 8005004:	9100      	str	r1, [sp, #0]
 8005006:	2800      	cmp	r0, #0
 8005008:	d13b      	bne.n	8005082 <__ieee754_pow+0x15a>
 800500a:	494f      	ldr	r1, [pc, #316]	; (8005148 <__ieee754_pow+0x220>)
 800500c:	428e      	cmp	r6, r1
 800500e:	d1ee      	bne.n	8004fee <__ieee754_pow+0xc6>
 8005010:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005014:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005018:	ea53 0308 	orrs.w	r3, r3, r8
 800501c:	f000 8466 	beq.w	80058ec <__ieee754_pow+0x9c4>
 8005020:	4b4d      	ldr	r3, [pc, #308]	; (8005158 <__ieee754_pow+0x230>)
 8005022:	429c      	cmp	r4, r3
 8005024:	dd0d      	ble.n	8005042 <__ieee754_pow+0x11a>
 8005026:	2f00      	cmp	r7, #0
 8005028:	f280 8464 	bge.w	80058f4 <__ieee754_pow+0x9cc>
 800502c:	2000      	movs	r0, #0
 800502e:	2100      	movs	r1, #0
 8005030:	ec41 0b10 	vmov	d0, r0, r1
 8005034:	b00d      	add	sp, #52	; 0x34
 8005036:	ecbd 8b06 	vpop	{d8-d10}
 800503a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503e:	2102      	movs	r1, #2
 8005040:	e7e0      	b.n	8005004 <__ieee754_pow+0xdc>
 8005042:	2f00      	cmp	r7, #0
 8005044:	daf2      	bge.n	800502c <__ieee754_pow+0x104>
 8005046:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800504a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800504e:	e7ef      	b.n	8005030 <__ieee754_pow+0x108>
 8005050:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005054:	d104      	bne.n	8005060 <__ieee754_pow+0x138>
 8005056:	4610      	mov	r0, r2
 8005058:	4619      	mov	r1, r3
 800505a:	f7fb fa71 	bl	8000540 <__aeabi_dmul>
 800505e:	e7e7      	b.n	8005030 <__ieee754_pow+0x108>
 8005060:	493e      	ldr	r1, [pc, #248]	; (800515c <__ieee754_pow+0x234>)
 8005062:	428f      	cmp	r7, r1
 8005064:	d10d      	bne.n	8005082 <__ieee754_pow+0x15a>
 8005066:	f1b9 0f00 	cmp.w	r9, #0
 800506a:	db0a      	blt.n	8005082 <__ieee754_pow+0x15a>
 800506c:	ec43 2b10 	vmov	d0, r2, r3
 8005070:	b00d      	add	sp, #52	; 0x34
 8005072:	ecbd 8b06 	vpop	{d8-d10}
 8005076:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507a:	f000 bc77 	b.w	800596c <__ieee754_sqrt>
 800507e:	2100      	movs	r1, #0
 8005080:	9100      	str	r1, [sp, #0]
 8005082:	ec43 2b10 	vmov	d0, r2, r3
 8005086:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800508a:	f000 fd23 	bl	8005ad4 <fabs>
 800508e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005092:	ec51 0b10 	vmov	r0, r1, d0
 8005096:	f1b8 0f00 	cmp.w	r8, #0
 800509a:	d12a      	bne.n	80050f2 <__ieee754_pow+0x1ca>
 800509c:	b12c      	cbz	r4, 80050aa <__ieee754_pow+0x182>
 800509e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8005154 <__ieee754_pow+0x22c>
 80050a2:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 80050a6:	45e6      	cmp	lr, ip
 80050a8:	d123      	bne.n	80050f2 <__ieee754_pow+0x1ca>
 80050aa:	2f00      	cmp	r7, #0
 80050ac:	da05      	bge.n	80050ba <__ieee754_pow+0x192>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	2000      	movs	r0, #0
 80050b4:	4927      	ldr	r1, [pc, #156]	; (8005154 <__ieee754_pow+0x22c>)
 80050b6:	f7fb fb6d 	bl	8000794 <__aeabi_ddiv>
 80050ba:	f1b9 0f00 	cmp.w	r9, #0
 80050be:	dab7      	bge.n	8005030 <__ieee754_pow+0x108>
 80050c0:	9b00      	ldr	r3, [sp, #0]
 80050c2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80050c6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80050ca:	4323      	orrs	r3, r4
 80050cc:	d108      	bne.n	80050e0 <__ieee754_pow+0x1b8>
 80050ce:	4602      	mov	r2, r0
 80050d0:	460b      	mov	r3, r1
 80050d2:	4610      	mov	r0, r2
 80050d4:	4619      	mov	r1, r3
 80050d6:	f7fb f87b 	bl	80001d0 <__aeabi_dsub>
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	e78d      	b.n	8004ffc <__ieee754_pow+0xd4>
 80050e0:	9b00      	ldr	r3, [sp, #0]
 80050e2:	2b01      	cmp	r3, #1
 80050e4:	d1a4      	bne.n	8005030 <__ieee754_pow+0x108>
 80050e6:	4602      	mov	r2, r0
 80050e8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80050ec:	4610      	mov	r0, r2
 80050ee:	4619      	mov	r1, r3
 80050f0:	e79e      	b.n	8005030 <__ieee754_pow+0x108>
 80050f2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 80050f6:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 80050fa:	950a      	str	r5, [sp, #40]	; 0x28
 80050fc:	9d00      	ldr	r5, [sp, #0]
 80050fe:	46ac      	mov	ip, r5
 8005100:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8005102:	ea5c 0505 	orrs.w	r5, ip, r5
 8005106:	d0e4      	beq.n	80050d2 <__ieee754_pow+0x1aa>
 8005108:	4b15      	ldr	r3, [pc, #84]	; (8005160 <__ieee754_pow+0x238>)
 800510a:	429e      	cmp	r6, r3
 800510c:	f340 80fc 	ble.w	8005308 <__ieee754_pow+0x3e0>
 8005110:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8005114:	429e      	cmp	r6, r3
 8005116:	4b10      	ldr	r3, [pc, #64]	; (8005158 <__ieee754_pow+0x230>)
 8005118:	dd07      	ble.n	800512a <__ieee754_pow+0x202>
 800511a:	429c      	cmp	r4, r3
 800511c:	dc0a      	bgt.n	8005134 <__ieee754_pow+0x20c>
 800511e:	2f00      	cmp	r7, #0
 8005120:	da84      	bge.n	800502c <__ieee754_pow+0x104>
 8005122:	a307      	add	r3, pc, #28	; (adr r3, 8005140 <__ieee754_pow+0x218>)
 8005124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005128:	e795      	b.n	8005056 <__ieee754_pow+0x12e>
 800512a:	429c      	cmp	r4, r3
 800512c:	dbf7      	blt.n	800511e <__ieee754_pow+0x1f6>
 800512e:	4b09      	ldr	r3, [pc, #36]	; (8005154 <__ieee754_pow+0x22c>)
 8005130:	429c      	cmp	r4, r3
 8005132:	dd17      	ble.n	8005164 <__ieee754_pow+0x23c>
 8005134:	2f00      	cmp	r7, #0
 8005136:	dcf4      	bgt.n	8005122 <__ieee754_pow+0x1fa>
 8005138:	e778      	b.n	800502c <__ieee754_pow+0x104>
 800513a:	bf00      	nop
 800513c:	f3af 8000 	nop.w
 8005140:	8800759c 	.word	0x8800759c
 8005144:	7e37e43c 	.word	0x7e37e43c
 8005148:	7ff00000 	.word	0x7ff00000
 800514c:	08005fa0 	.word	0x08005fa0
 8005150:	433fffff 	.word	0x433fffff
 8005154:	3ff00000 	.word	0x3ff00000
 8005158:	3fefffff 	.word	0x3fefffff
 800515c:	3fe00000 	.word	0x3fe00000
 8005160:	41e00000 	.word	0x41e00000
 8005164:	4b64      	ldr	r3, [pc, #400]	; (80052f8 <__ieee754_pow+0x3d0>)
 8005166:	2200      	movs	r2, #0
 8005168:	f7fb f832 	bl	80001d0 <__aeabi_dsub>
 800516c:	a356      	add	r3, pc, #344	; (adr r3, 80052c8 <__ieee754_pow+0x3a0>)
 800516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005172:	4604      	mov	r4, r0
 8005174:	460d      	mov	r5, r1
 8005176:	f7fb f9e3 	bl	8000540 <__aeabi_dmul>
 800517a:	a355      	add	r3, pc, #340	; (adr r3, 80052d0 <__ieee754_pow+0x3a8>)
 800517c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005180:	4606      	mov	r6, r0
 8005182:	460f      	mov	r7, r1
 8005184:	4620      	mov	r0, r4
 8005186:	4629      	mov	r1, r5
 8005188:	f7fb f9da 	bl	8000540 <__aeabi_dmul>
 800518c:	4b5b      	ldr	r3, [pc, #364]	; (80052fc <__ieee754_pow+0x3d4>)
 800518e:	4682      	mov	sl, r0
 8005190:	468b      	mov	fp, r1
 8005192:	2200      	movs	r2, #0
 8005194:	4620      	mov	r0, r4
 8005196:	4629      	mov	r1, r5
 8005198:	f7fb f9d2 	bl	8000540 <__aeabi_dmul>
 800519c:	4602      	mov	r2, r0
 800519e:	460b      	mov	r3, r1
 80051a0:	a14d      	add	r1, pc, #308	; (adr r1, 80052d8 <__ieee754_pow+0x3b0>)
 80051a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051a6:	f7fb f813 	bl	80001d0 <__aeabi_dsub>
 80051aa:	4622      	mov	r2, r4
 80051ac:	462b      	mov	r3, r5
 80051ae:	f7fb f9c7 	bl	8000540 <__aeabi_dmul>
 80051b2:	4602      	mov	r2, r0
 80051b4:	460b      	mov	r3, r1
 80051b6:	2000      	movs	r0, #0
 80051b8:	4951      	ldr	r1, [pc, #324]	; (8005300 <__ieee754_pow+0x3d8>)
 80051ba:	f7fb f809 	bl	80001d0 <__aeabi_dsub>
 80051be:	4622      	mov	r2, r4
 80051c0:	4680      	mov	r8, r0
 80051c2:	4689      	mov	r9, r1
 80051c4:	462b      	mov	r3, r5
 80051c6:	4620      	mov	r0, r4
 80051c8:	4629      	mov	r1, r5
 80051ca:	f7fb f9b9 	bl	8000540 <__aeabi_dmul>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4640      	mov	r0, r8
 80051d4:	4649      	mov	r1, r9
 80051d6:	f7fb f9b3 	bl	8000540 <__aeabi_dmul>
 80051da:	a341      	add	r3, pc, #260	; (adr r3, 80052e0 <__ieee754_pow+0x3b8>)
 80051dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051e0:	f7fb f9ae 	bl	8000540 <__aeabi_dmul>
 80051e4:	4602      	mov	r2, r0
 80051e6:	460b      	mov	r3, r1
 80051e8:	4650      	mov	r0, sl
 80051ea:	4659      	mov	r1, fp
 80051ec:	f7fa fff0 	bl	80001d0 <__aeabi_dsub>
 80051f0:	4602      	mov	r2, r0
 80051f2:	460b      	mov	r3, r1
 80051f4:	4680      	mov	r8, r0
 80051f6:	4689      	mov	r9, r1
 80051f8:	4630      	mov	r0, r6
 80051fa:	4639      	mov	r1, r7
 80051fc:	f7fa ffea 	bl	80001d4 <__adddf3>
 8005200:	2400      	movs	r4, #0
 8005202:	4632      	mov	r2, r6
 8005204:	463b      	mov	r3, r7
 8005206:	4620      	mov	r0, r4
 8005208:	460d      	mov	r5, r1
 800520a:	f7fa ffe1 	bl	80001d0 <__aeabi_dsub>
 800520e:	4602      	mov	r2, r0
 8005210:	460b      	mov	r3, r1
 8005212:	4640      	mov	r0, r8
 8005214:	4649      	mov	r1, r9
 8005216:	f7fa ffdb 	bl	80001d0 <__aeabi_dsub>
 800521a:	9b00      	ldr	r3, [sp, #0]
 800521c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800521e:	3b01      	subs	r3, #1
 8005220:	4313      	orrs	r3, r2
 8005222:	4682      	mov	sl, r0
 8005224:	468b      	mov	fp, r1
 8005226:	f040 81f1 	bne.w	800560c <__ieee754_pow+0x6e4>
 800522a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 80052e8 <__ieee754_pow+0x3c0>
 800522e:	eeb0 8a47 	vmov.f32	s16, s14
 8005232:	eef0 8a67 	vmov.f32	s17, s15
 8005236:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800523a:	2600      	movs	r6, #0
 800523c:	4632      	mov	r2, r6
 800523e:	463b      	mov	r3, r7
 8005240:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005244:	f7fa ffc4 	bl	80001d0 <__aeabi_dsub>
 8005248:	4622      	mov	r2, r4
 800524a:	462b      	mov	r3, r5
 800524c:	f7fb f978 	bl	8000540 <__aeabi_dmul>
 8005250:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005254:	4680      	mov	r8, r0
 8005256:	4689      	mov	r9, r1
 8005258:	4650      	mov	r0, sl
 800525a:	4659      	mov	r1, fp
 800525c:	f7fb f970 	bl	8000540 <__aeabi_dmul>
 8005260:	4602      	mov	r2, r0
 8005262:	460b      	mov	r3, r1
 8005264:	4640      	mov	r0, r8
 8005266:	4649      	mov	r1, r9
 8005268:	f7fa ffb4 	bl	80001d4 <__adddf3>
 800526c:	4632      	mov	r2, r6
 800526e:	463b      	mov	r3, r7
 8005270:	4680      	mov	r8, r0
 8005272:	4689      	mov	r9, r1
 8005274:	4620      	mov	r0, r4
 8005276:	4629      	mov	r1, r5
 8005278:	f7fb f962 	bl	8000540 <__aeabi_dmul>
 800527c:	460b      	mov	r3, r1
 800527e:	4604      	mov	r4, r0
 8005280:	460d      	mov	r5, r1
 8005282:	4602      	mov	r2, r0
 8005284:	4649      	mov	r1, r9
 8005286:	4640      	mov	r0, r8
 8005288:	f7fa ffa4 	bl	80001d4 <__adddf3>
 800528c:	4b1d      	ldr	r3, [pc, #116]	; (8005304 <__ieee754_pow+0x3dc>)
 800528e:	4299      	cmp	r1, r3
 8005290:	ec45 4b19 	vmov	d9, r4, r5
 8005294:	4606      	mov	r6, r0
 8005296:	460f      	mov	r7, r1
 8005298:	468b      	mov	fp, r1
 800529a:	f340 82fe 	ble.w	800589a <__ieee754_pow+0x972>
 800529e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80052a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80052a6:	4303      	orrs	r3, r0
 80052a8:	f000 81f0 	beq.w	800568c <__ieee754_pow+0x764>
 80052ac:	a310      	add	r3, pc, #64	; (adr r3, 80052f0 <__ieee754_pow+0x3c8>)
 80052ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052b2:	ec51 0b18 	vmov	r0, r1, d8
 80052b6:	f7fb f943 	bl	8000540 <__aeabi_dmul>
 80052ba:	a30d      	add	r3, pc, #52	; (adr r3, 80052f0 <__ieee754_pow+0x3c8>)
 80052bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c0:	e6cb      	b.n	800505a <__ieee754_pow+0x132>
 80052c2:	bf00      	nop
 80052c4:	f3af 8000 	nop.w
 80052c8:	60000000 	.word	0x60000000
 80052cc:	3ff71547 	.word	0x3ff71547
 80052d0:	f85ddf44 	.word	0xf85ddf44
 80052d4:	3e54ae0b 	.word	0x3e54ae0b
 80052d8:	55555555 	.word	0x55555555
 80052dc:	3fd55555 	.word	0x3fd55555
 80052e0:	652b82fe 	.word	0x652b82fe
 80052e4:	3ff71547 	.word	0x3ff71547
 80052e8:	00000000 	.word	0x00000000
 80052ec:	bff00000 	.word	0xbff00000
 80052f0:	8800759c 	.word	0x8800759c
 80052f4:	7e37e43c 	.word	0x7e37e43c
 80052f8:	3ff00000 	.word	0x3ff00000
 80052fc:	3fd00000 	.word	0x3fd00000
 8005300:	3fe00000 	.word	0x3fe00000
 8005304:	408fffff 	.word	0x408fffff
 8005308:	4bd7      	ldr	r3, [pc, #860]	; (8005668 <__ieee754_pow+0x740>)
 800530a:	ea03 0309 	and.w	r3, r3, r9
 800530e:	2200      	movs	r2, #0
 8005310:	b92b      	cbnz	r3, 800531e <__ieee754_pow+0x3f6>
 8005312:	4bd6      	ldr	r3, [pc, #856]	; (800566c <__ieee754_pow+0x744>)
 8005314:	f7fb f914 	bl	8000540 <__aeabi_dmul>
 8005318:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800531c:	460c      	mov	r4, r1
 800531e:	1523      	asrs	r3, r4, #20
 8005320:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005324:	4413      	add	r3, r2
 8005326:	9309      	str	r3, [sp, #36]	; 0x24
 8005328:	4bd1      	ldr	r3, [pc, #836]	; (8005670 <__ieee754_pow+0x748>)
 800532a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800532e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005332:	429c      	cmp	r4, r3
 8005334:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005338:	dd08      	ble.n	800534c <__ieee754_pow+0x424>
 800533a:	4bce      	ldr	r3, [pc, #824]	; (8005674 <__ieee754_pow+0x74c>)
 800533c:	429c      	cmp	r4, r3
 800533e:	f340 8163 	ble.w	8005608 <__ieee754_pow+0x6e0>
 8005342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005344:	3301      	adds	r3, #1
 8005346:	9309      	str	r3, [sp, #36]	; 0x24
 8005348:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800534c:	2400      	movs	r4, #0
 800534e:	00e3      	lsls	r3, r4, #3
 8005350:	930b      	str	r3, [sp, #44]	; 0x2c
 8005352:	4bc9      	ldr	r3, [pc, #804]	; (8005678 <__ieee754_pow+0x750>)
 8005354:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005358:	ed93 7b00 	vldr	d7, [r3]
 800535c:	4629      	mov	r1, r5
 800535e:	ec53 2b17 	vmov	r2, r3, d7
 8005362:	eeb0 8a47 	vmov.f32	s16, s14
 8005366:	eef0 8a67 	vmov.f32	s17, s15
 800536a:	4682      	mov	sl, r0
 800536c:	f7fa ff30 	bl	80001d0 <__aeabi_dsub>
 8005370:	4652      	mov	r2, sl
 8005372:	4606      	mov	r6, r0
 8005374:	460f      	mov	r7, r1
 8005376:	462b      	mov	r3, r5
 8005378:	ec51 0b18 	vmov	r0, r1, d8
 800537c:	f7fa ff2a 	bl	80001d4 <__adddf3>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	2000      	movs	r0, #0
 8005386:	49bd      	ldr	r1, [pc, #756]	; (800567c <__ieee754_pow+0x754>)
 8005388:	f7fb fa04 	bl	8000794 <__aeabi_ddiv>
 800538c:	ec41 0b19 	vmov	d9, r0, r1
 8005390:	4602      	mov	r2, r0
 8005392:	460b      	mov	r3, r1
 8005394:	4630      	mov	r0, r6
 8005396:	4639      	mov	r1, r7
 8005398:	f7fb f8d2 	bl	8000540 <__aeabi_dmul>
 800539c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053a0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80053a4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80053a8:	2300      	movs	r3, #0
 80053aa:	9304      	str	r3, [sp, #16]
 80053ac:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80053b0:	46ab      	mov	fp, r5
 80053b2:	106d      	asrs	r5, r5, #1
 80053b4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80053b8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80053bc:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80053c0:	2200      	movs	r2, #0
 80053c2:	4640      	mov	r0, r8
 80053c4:	4649      	mov	r1, r9
 80053c6:	4614      	mov	r4, r2
 80053c8:	461d      	mov	r5, r3
 80053ca:	f7fb f8b9 	bl	8000540 <__aeabi_dmul>
 80053ce:	4602      	mov	r2, r0
 80053d0:	460b      	mov	r3, r1
 80053d2:	4630      	mov	r0, r6
 80053d4:	4639      	mov	r1, r7
 80053d6:	f7fa fefb 	bl	80001d0 <__aeabi_dsub>
 80053da:	ec53 2b18 	vmov	r2, r3, d8
 80053de:	4606      	mov	r6, r0
 80053e0:	460f      	mov	r7, r1
 80053e2:	4620      	mov	r0, r4
 80053e4:	4629      	mov	r1, r5
 80053e6:	f7fa fef3 	bl	80001d0 <__aeabi_dsub>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	4650      	mov	r0, sl
 80053f0:	4659      	mov	r1, fp
 80053f2:	f7fa feed 	bl	80001d0 <__aeabi_dsub>
 80053f6:	4642      	mov	r2, r8
 80053f8:	464b      	mov	r3, r9
 80053fa:	f7fb f8a1 	bl	8000540 <__aeabi_dmul>
 80053fe:	4602      	mov	r2, r0
 8005400:	460b      	mov	r3, r1
 8005402:	4630      	mov	r0, r6
 8005404:	4639      	mov	r1, r7
 8005406:	f7fa fee3 	bl	80001d0 <__aeabi_dsub>
 800540a:	ec53 2b19 	vmov	r2, r3, d9
 800540e:	f7fb f897 	bl	8000540 <__aeabi_dmul>
 8005412:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005416:	ec41 0b18 	vmov	d8, r0, r1
 800541a:	4610      	mov	r0, r2
 800541c:	4619      	mov	r1, r3
 800541e:	f7fb f88f 	bl	8000540 <__aeabi_dmul>
 8005422:	a37d      	add	r3, pc, #500	; (adr r3, 8005618 <__ieee754_pow+0x6f0>)
 8005424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005428:	4604      	mov	r4, r0
 800542a:	460d      	mov	r5, r1
 800542c:	f7fb f888 	bl	8000540 <__aeabi_dmul>
 8005430:	a37b      	add	r3, pc, #492	; (adr r3, 8005620 <__ieee754_pow+0x6f8>)
 8005432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005436:	f7fa fecd 	bl	80001d4 <__adddf3>
 800543a:	4622      	mov	r2, r4
 800543c:	462b      	mov	r3, r5
 800543e:	f7fb f87f 	bl	8000540 <__aeabi_dmul>
 8005442:	a379      	add	r3, pc, #484	; (adr r3, 8005628 <__ieee754_pow+0x700>)
 8005444:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005448:	f7fa fec4 	bl	80001d4 <__adddf3>
 800544c:	4622      	mov	r2, r4
 800544e:	462b      	mov	r3, r5
 8005450:	f7fb f876 	bl	8000540 <__aeabi_dmul>
 8005454:	a376      	add	r3, pc, #472	; (adr r3, 8005630 <__ieee754_pow+0x708>)
 8005456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545a:	f7fa febb 	bl	80001d4 <__adddf3>
 800545e:	4622      	mov	r2, r4
 8005460:	462b      	mov	r3, r5
 8005462:	f7fb f86d 	bl	8000540 <__aeabi_dmul>
 8005466:	a374      	add	r3, pc, #464	; (adr r3, 8005638 <__ieee754_pow+0x710>)
 8005468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546c:	f7fa feb2 	bl	80001d4 <__adddf3>
 8005470:	4622      	mov	r2, r4
 8005472:	462b      	mov	r3, r5
 8005474:	f7fb f864 	bl	8000540 <__aeabi_dmul>
 8005478:	a371      	add	r3, pc, #452	; (adr r3, 8005640 <__ieee754_pow+0x718>)
 800547a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800547e:	f7fa fea9 	bl	80001d4 <__adddf3>
 8005482:	4622      	mov	r2, r4
 8005484:	4606      	mov	r6, r0
 8005486:	460f      	mov	r7, r1
 8005488:	462b      	mov	r3, r5
 800548a:	4620      	mov	r0, r4
 800548c:	4629      	mov	r1, r5
 800548e:	f7fb f857 	bl	8000540 <__aeabi_dmul>
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	4630      	mov	r0, r6
 8005498:	4639      	mov	r1, r7
 800549a:	f7fb f851 	bl	8000540 <__aeabi_dmul>
 800549e:	4642      	mov	r2, r8
 80054a0:	4604      	mov	r4, r0
 80054a2:	460d      	mov	r5, r1
 80054a4:	464b      	mov	r3, r9
 80054a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054aa:	f7fa fe93 	bl	80001d4 <__adddf3>
 80054ae:	ec53 2b18 	vmov	r2, r3, d8
 80054b2:	f7fb f845 	bl	8000540 <__aeabi_dmul>
 80054b6:	4622      	mov	r2, r4
 80054b8:	462b      	mov	r3, r5
 80054ba:	f7fa fe8b 	bl	80001d4 <__adddf3>
 80054be:	4642      	mov	r2, r8
 80054c0:	4682      	mov	sl, r0
 80054c2:	468b      	mov	fp, r1
 80054c4:	464b      	mov	r3, r9
 80054c6:	4640      	mov	r0, r8
 80054c8:	4649      	mov	r1, r9
 80054ca:	f7fb f839 	bl	8000540 <__aeabi_dmul>
 80054ce:	4b6c      	ldr	r3, [pc, #432]	; (8005680 <__ieee754_pow+0x758>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	4606      	mov	r6, r0
 80054d4:	460f      	mov	r7, r1
 80054d6:	f7fa fe7d 	bl	80001d4 <__adddf3>
 80054da:	4652      	mov	r2, sl
 80054dc:	465b      	mov	r3, fp
 80054de:	f7fa fe79 	bl	80001d4 <__adddf3>
 80054e2:	9c04      	ldr	r4, [sp, #16]
 80054e4:	460d      	mov	r5, r1
 80054e6:	4622      	mov	r2, r4
 80054e8:	460b      	mov	r3, r1
 80054ea:	4640      	mov	r0, r8
 80054ec:	4649      	mov	r1, r9
 80054ee:	f7fb f827 	bl	8000540 <__aeabi_dmul>
 80054f2:	4b63      	ldr	r3, [pc, #396]	; (8005680 <__ieee754_pow+0x758>)
 80054f4:	4680      	mov	r8, r0
 80054f6:	4689      	mov	r9, r1
 80054f8:	2200      	movs	r2, #0
 80054fa:	4620      	mov	r0, r4
 80054fc:	4629      	mov	r1, r5
 80054fe:	f7fa fe67 	bl	80001d0 <__aeabi_dsub>
 8005502:	4632      	mov	r2, r6
 8005504:	463b      	mov	r3, r7
 8005506:	f7fa fe63 	bl	80001d0 <__aeabi_dsub>
 800550a:	4602      	mov	r2, r0
 800550c:	460b      	mov	r3, r1
 800550e:	4650      	mov	r0, sl
 8005510:	4659      	mov	r1, fp
 8005512:	f7fa fe5d 	bl	80001d0 <__aeabi_dsub>
 8005516:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800551a:	f7fb f811 	bl	8000540 <__aeabi_dmul>
 800551e:	4622      	mov	r2, r4
 8005520:	4606      	mov	r6, r0
 8005522:	460f      	mov	r7, r1
 8005524:	462b      	mov	r3, r5
 8005526:	ec51 0b18 	vmov	r0, r1, d8
 800552a:	f7fb f809 	bl	8000540 <__aeabi_dmul>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4630      	mov	r0, r6
 8005534:	4639      	mov	r1, r7
 8005536:	f7fa fe4d 	bl	80001d4 <__adddf3>
 800553a:	4606      	mov	r6, r0
 800553c:	460f      	mov	r7, r1
 800553e:	4602      	mov	r2, r0
 8005540:	460b      	mov	r3, r1
 8005542:	4640      	mov	r0, r8
 8005544:	4649      	mov	r1, r9
 8005546:	f7fa fe45 	bl	80001d4 <__adddf3>
 800554a:	9c04      	ldr	r4, [sp, #16]
 800554c:	a33e      	add	r3, pc, #248	; (adr r3, 8005648 <__ieee754_pow+0x720>)
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	4620      	mov	r0, r4
 8005554:	460d      	mov	r5, r1
 8005556:	f7fa fff3 	bl	8000540 <__aeabi_dmul>
 800555a:	4642      	mov	r2, r8
 800555c:	ec41 0b18 	vmov	d8, r0, r1
 8005560:	464b      	mov	r3, r9
 8005562:	4620      	mov	r0, r4
 8005564:	4629      	mov	r1, r5
 8005566:	f7fa fe33 	bl	80001d0 <__aeabi_dsub>
 800556a:	4602      	mov	r2, r0
 800556c:	460b      	mov	r3, r1
 800556e:	4630      	mov	r0, r6
 8005570:	4639      	mov	r1, r7
 8005572:	f7fa fe2d 	bl	80001d0 <__aeabi_dsub>
 8005576:	a336      	add	r3, pc, #216	; (adr r3, 8005650 <__ieee754_pow+0x728>)
 8005578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557c:	f7fa ffe0 	bl	8000540 <__aeabi_dmul>
 8005580:	a335      	add	r3, pc, #212	; (adr r3, 8005658 <__ieee754_pow+0x730>)
 8005582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005586:	4606      	mov	r6, r0
 8005588:	460f      	mov	r7, r1
 800558a:	4620      	mov	r0, r4
 800558c:	4629      	mov	r1, r5
 800558e:	f7fa ffd7 	bl	8000540 <__aeabi_dmul>
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4630      	mov	r0, r6
 8005598:	4639      	mov	r1, r7
 800559a:	f7fa fe1b 	bl	80001d4 <__adddf3>
 800559e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80055a0:	4b38      	ldr	r3, [pc, #224]	; (8005684 <__ieee754_pow+0x75c>)
 80055a2:	4413      	add	r3, r2
 80055a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a8:	f7fa fe14 	bl	80001d4 <__adddf3>
 80055ac:	4682      	mov	sl, r0
 80055ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055b0:	468b      	mov	fp, r1
 80055b2:	f7fa ff5b 	bl	800046c <__aeabi_i2d>
 80055b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80055b8:	4b33      	ldr	r3, [pc, #204]	; (8005688 <__ieee754_pow+0x760>)
 80055ba:	4413      	add	r3, r2
 80055bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80055c0:	4606      	mov	r6, r0
 80055c2:	460f      	mov	r7, r1
 80055c4:	4652      	mov	r2, sl
 80055c6:	465b      	mov	r3, fp
 80055c8:	ec51 0b18 	vmov	r0, r1, d8
 80055cc:	f7fa fe02 	bl	80001d4 <__adddf3>
 80055d0:	4642      	mov	r2, r8
 80055d2:	464b      	mov	r3, r9
 80055d4:	f7fa fdfe 	bl	80001d4 <__adddf3>
 80055d8:	4632      	mov	r2, r6
 80055da:	463b      	mov	r3, r7
 80055dc:	f7fa fdfa 	bl	80001d4 <__adddf3>
 80055e0:	9c04      	ldr	r4, [sp, #16]
 80055e2:	4632      	mov	r2, r6
 80055e4:	463b      	mov	r3, r7
 80055e6:	4620      	mov	r0, r4
 80055e8:	460d      	mov	r5, r1
 80055ea:	f7fa fdf1 	bl	80001d0 <__aeabi_dsub>
 80055ee:	4642      	mov	r2, r8
 80055f0:	464b      	mov	r3, r9
 80055f2:	f7fa fded 	bl	80001d0 <__aeabi_dsub>
 80055f6:	ec53 2b18 	vmov	r2, r3, d8
 80055fa:	f7fa fde9 	bl	80001d0 <__aeabi_dsub>
 80055fe:	4602      	mov	r2, r0
 8005600:	460b      	mov	r3, r1
 8005602:	4650      	mov	r0, sl
 8005604:	4659      	mov	r1, fp
 8005606:	e606      	b.n	8005216 <__ieee754_pow+0x2ee>
 8005608:	2401      	movs	r4, #1
 800560a:	e6a0      	b.n	800534e <__ieee754_pow+0x426>
 800560c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8005660 <__ieee754_pow+0x738>
 8005610:	e60d      	b.n	800522e <__ieee754_pow+0x306>
 8005612:	bf00      	nop
 8005614:	f3af 8000 	nop.w
 8005618:	4a454eef 	.word	0x4a454eef
 800561c:	3fca7e28 	.word	0x3fca7e28
 8005620:	93c9db65 	.word	0x93c9db65
 8005624:	3fcd864a 	.word	0x3fcd864a
 8005628:	a91d4101 	.word	0xa91d4101
 800562c:	3fd17460 	.word	0x3fd17460
 8005630:	518f264d 	.word	0x518f264d
 8005634:	3fd55555 	.word	0x3fd55555
 8005638:	db6fabff 	.word	0xdb6fabff
 800563c:	3fdb6db6 	.word	0x3fdb6db6
 8005640:	33333303 	.word	0x33333303
 8005644:	3fe33333 	.word	0x3fe33333
 8005648:	e0000000 	.word	0xe0000000
 800564c:	3feec709 	.word	0x3feec709
 8005650:	dc3a03fd 	.word	0xdc3a03fd
 8005654:	3feec709 	.word	0x3feec709
 8005658:	145b01f5 	.word	0x145b01f5
 800565c:	be3e2fe0 	.word	0xbe3e2fe0
 8005660:	00000000 	.word	0x00000000
 8005664:	3ff00000 	.word	0x3ff00000
 8005668:	7ff00000 	.word	0x7ff00000
 800566c:	43400000 	.word	0x43400000
 8005670:	0003988e 	.word	0x0003988e
 8005674:	000bb679 	.word	0x000bb679
 8005678:	08005fa8 	.word	0x08005fa8
 800567c:	3ff00000 	.word	0x3ff00000
 8005680:	40080000 	.word	0x40080000
 8005684:	08005fc8 	.word	0x08005fc8
 8005688:	08005fb8 	.word	0x08005fb8
 800568c:	a3b5      	add	r3, pc, #724	; (adr r3, 8005964 <__ieee754_pow+0xa3c>)
 800568e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005692:	4640      	mov	r0, r8
 8005694:	4649      	mov	r1, r9
 8005696:	f7fa fd9d 	bl	80001d4 <__adddf3>
 800569a:	4622      	mov	r2, r4
 800569c:	ec41 0b1a 	vmov	d10, r0, r1
 80056a0:	462b      	mov	r3, r5
 80056a2:	4630      	mov	r0, r6
 80056a4:	4639      	mov	r1, r7
 80056a6:	f7fa fd93 	bl	80001d0 <__aeabi_dsub>
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	ec51 0b1a 	vmov	r0, r1, d10
 80056b2:	f7fb f9d5 	bl	8000a60 <__aeabi_dcmpgt>
 80056b6:	2800      	cmp	r0, #0
 80056b8:	f47f adf8 	bne.w	80052ac <__ieee754_pow+0x384>
 80056bc:	4aa4      	ldr	r2, [pc, #656]	; (8005950 <__ieee754_pow+0xa28>)
 80056be:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80056c2:	4293      	cmp	r3, r2
 80056c4:	f340 810b 	ble.w	80058de <__ieee754_pow+0x9b6>
 80056c8:	151b      	asrs	r3, r3, #20
 80056ca:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80056ce:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80056d2:	fa4a f303 	asr.w	r3, sl, r3
 80056d6:	445b      	add	r3, fp
 80056d8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80056dc:	4e9d      	ldr	r6, [pc, #628]	; (8005954 <__ieee754_pow+0xa2c>)
 80056de:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80056e2:	4116      	asrs	r6, r2
 80056e4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80056e8:	2000      	movs	r0, #0
 80056ea:	ea23 0106 	bic.w	r1, r3, r6
 80056ee:	f1c2 0214 	rsb	r2, r2, #20
 80056f2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80056f6:	fa4a fa02 	asr.w	sl, sl, r2
 80056fa:	f1bb 0f00 	cmp.w	fp, #0
 80056fe:	4602      	mov	r2, r0
 8005700:	460b      	mov	r3, r1
 8005702:	4620      	mov	r0, r4
 8005704:	4629      	mov	r1, r5
 8005706:	bfb8      	it	lt
 8005708:	f1ca 0a00 	rsblt	sl, sl, #0
 800570c:	f7fa fd60 	bl	80001d0 <__aeabi_dsub>
 8005710:	ec41 0b19 	vmov	d9, r0, r1
 8005714:	4642      	mov	r2, r8
 8005716:	464b      	mov	r3, r9
 8005718:	ec51 0b19 	vmov	r0, r1, d9
 800571c:	f7fa fd5a 	bl	80001d4 <__adddf3>
 8005720:	2400      	movs	r4, #0
 8005722:	a379      	add	r3, pc, #484	; (adr r3, 8005908 <__ieee754_pow+0x9e0>)
 8005724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005728:	4620      	mov	r0, r4
 800572a:	460d      	mov	r5, r1
 800572c:	f7fa ff08 	bl	8000540 <__aeabi_dmul>
 8005730:	ec53 2b19 	vmov	r2, r3, d9
 8005734:	4606      	mov	r6, r0
 8005736:	460f      	mov	r7, r1
 8005738:	4620      	mov	r0, r4
 800573a:	4629      	mov	r1, r5
 800573c:	f7fa fd48 	bl	80001d0 <__aeabi_dsub>
 8005740:	4602      	mov	r2, r0
 8005742:	460b      	mov	r3, r1
 8005744:	4640      	mov	r0, r8
 8005746:	4649      	mov	r1, r9
 8005748:	f7fa fd42 	bl	80001d0 <__aeabi_dsub>
 800574c:	a370      	add	r3, pc, #448	; (adr r3, 8005910 <__ieee754_pow+0x9e8>)
 800574e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005752:	f7fa fef5 	bl	8000540 <__aeabi_dmul>
 8005756:	a370      	add	r3, pc, #448	; (adr r3, 8005918 <__ieee754_pow+0x9f0>)
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	4680      	mov	r8, r0
 800575e:	4689      	mov	r9, r1
 8005760:	4620      	mov	r0, r4
 8005762:	4629      	mov	r1, r5
 8005764:	f7fa feec 	bl	8000540 <__aeabi_dmul>
 8005768:	4602      	mov	r2, r0
 800576a:	460b      	mov	r3, r1
 800576c:	4640      	mov	r0, r8
 800576e:	4649      	mov	r1, r9
 8005770:	f7fa fd30 	bl	80001d4 <__adddf3>
 8005774:	4604      	mov	r4, r0
 8005776:	460d      	mov	r5, r1
 8005778:	4602      	mov	r2, r0
 800577a:	460b      	mov	r3, r1
 800577c:	4630      	mov	r0, r6
 800577e:	4639      	mov	r1, r7
 8005780:	f7fa fd28 	bl	80001d4 <__adddf3>
 8005784:	4632      	mov	r2, r6
 8005786:	463b      	mov	r3, r7
 8005788:	4680      	mov	r8, r0
 800578a:	4689      	mov	r9, r1
 800578c:	f7fa fd20 	bl	80001d0 <__aeabi_dsub>
 8005790:	4602      	mov	r2, r0
 8005792:	460b      	mov	r3, r1
 8005794:	4620      	mov	r0, r4
 8005796:	4629      	mov	r1, r5
 8005798:	f7fa fd1a 	bl	80001d0 <__aeabi_dsub>
 800579c:	4642      	mov	r2, r8
 800579e:	4606      	mov	r6, r0
 80057a0:	460f      	mov	r7, r1
 80057a2:	464b      	mov	r3, r9
 80057a4:	4640      	mov	r0, r8
 80057a6:	4649      	mov	r1, r9
 80057a8:	f7fa feca 	bl	8000540 <__aeabi_dmul>
 80057ac:	a35c      	add	r3, pc, #368	; (adr r3, 8005920 <__ieee754_pow+0x9f8>)
 80057ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b2:	4604      	mov	r4, r0
 80057b4:	460d      	mov	r5, r1
 80057b6:	f7fa fec3 	bl	8000540 <__aeabi_dmul>
 80057ba:	a35b      	add	r3, pc, #364	; (adr r3, 8005928 <__ieee754_pow+0xa00>)
 80057bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c0:	f7fa fd06 	bl	80001d0 <__aeabi_dsub>
 80057c4:	4622      	mov	r2, r4
 80057c6:	462b      	mov	r3, r5
 80057c8:	f7fa feba 	bl	8000540 <__aeabi_dmul>
 80057cc:	a358      	add	r3, pc, #352	; (adr r3, 8005930 <__ieee754_pow+0xa08>)
 80057ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d2:	f7fa fcff 	bl	80001d4 <__adddf3>
 80057d6:	4622      	mov	r2, r4
 80057d8:	462b      	mov	r3, r5
 80057da:	f7fa feb1 	bl	8000540 <__aeabi_dmul>
 80057de:	a356      	add	r3, pc, #344	; (adr r3, 8005938 <__ieee754_pow+0xa10>)
 80057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e4:	f7fa fcf4 	bl	80001d0 <__aeabi_dsub>
 80057e8:	4622      	mov	r2, r4
 80057ea:	462b      	mov	r3, r5
 80057ec:	f7fa fea8 	bl	8000540 <__aeabi_dmul>
 80057f0:	a353      	add	r3, pc, #332	; (adr r3, 8005940 <__ieee754_pow+0xa18>)
 80057f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f6:	f7fa fced 	bl	80001d4 <__adddf3>
 80057fa:	4622      	mov	r2, r4
 80057fc:	462b      	mov	r3, r5
 80057fe:	f7fa fe9f 	bl	8000540 <__aeabi_dmul>
 8005802:	4602      	mov	r2, r0
 8005804:	460b      	mov	r3, r1
 8005806:	4640      	mov	r0, r8
 8005808:	4649      	mov	r1, r9
 800580a:	f7fa fce1 	bl	80001d0 <__aeabi_dsub>
 800580e:	4604      	mov	r4, r0
 8005810:	460d      	mov	r5, r1
 8005812:	4602      	mov	r2, r0
 8005814:	460b      	mov	r3, r1
 8005816:	4640      	mov	r0, r8
 8005818:	4649      	mov	r1, r9
 800581a:	f7fa fe91 	bl	8000540 <__aeabi_dmul>
 800581e:	2200      	movs	r2, #0
 8005820:	ec41 0b19 	vmov	d9, r0, r1
 8005824:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005828:	4620      	mov	r0, r4
 800582a:	4629      	mov	r1, r5
 800582c:	f7fa fcd0 	bl	80001d0 <__aeabi_dsub>
 8005830:	4602      	mov	r2, r0
 8005832:	460b      	mov	r3, r1
 8005834:	ec51 0b19 	vmov	r0, r1, d9
 8005838:	f7fa ffac 	bl	8000794 <__aeabi_ddiv>
 800583c:	4632      	mov	r2, r6
 800583e:	4604      	mov	r4, r0
 8005840:	460d      	mov	r5, r1
 8005842:	463b      	mov	r3, r7
 8005844:	4640      	mov	r0, r8
 8005846:	4649      	mov	r1, r9
 8005848:	f7fa fe7a 	bl	8000540 <__aeabi_dmul>
 800584c:	4632      	mov	r2, r6
 800584e:	463b      	mov	r3, r7
 8005850:	f7fa fcc0 	bl	80001d4 <__adddf3>
 8005854:	4602      	mov	r2, r0
 8005856:	460b      	mov	r3, r1
 8005858:	4620      	mov	r0, r4
 800585a:	4629      	mov	r1, r5
 800585c:	f7fa fcb8 	bl	80001d0 <__aeabi_dsub>
 8005860:	4642      	mov	r2, r8
 8005862:	464b      	mov	r3, r9
 8005864:	f7fa fcb4 	bl	80001d0 <__aeabi_dsub>
 8005868:	460b      	mov	r3, r1
 800586a:	4602      	mov	r2, r0
 800586c:	493a      	ldr	r1, [pc, #232]	; (8005958 <__ieee754_pow+0xa30>)
 800586e:	2000      	movs	r0, #0
 8005870:	f7fa fcae 	bl	80001d0 <__aeabi_dsub>
 8005874:	e9cd 0100 	strd	r0, r1, [sp]
 8005878:	9b01      	ldr	r3, [sp, #4]
 800587a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800587e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005882:	da2f      	bge.n	80058e4 <__ieee754_pow+0x9bc>
 8005884:	4650      	mov	r0, sl
 8005886:	ed9d 0b00 	vldr	d0, [sp]
 800588a:	f000 f9cd 	bl	8005c28 <scalbn>
 800588e:	ec51 0b10 	vmov	r0, r1, d0
 8005892:	ec53 2b18 	vmov	r2, r3, d8
 8005896:	f7ff bbe0 	b.w	800505a <__ieee754_pow+0x132>
 800589a:	4b30      	ldr	r3, [pc, #192]	; (800595c <__ieee754_pow+0xa34>)
 800589c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80058a0:	429e      	cmp	r6, r3
 80058a2:	f77f af0b 	ble.w	80056bc <__ieee754_pow+0x794>
 80058a6:	4b2e      	ldr	r3, [pc, #184]	; (8005960 <__ieee754_pow+0xa38>)
 80058a8:	440b      	add	r3, r1
 80058aa:	4303      	orrs	r3, r0
 80058ac:	d00b      	beq.n	80058c6 <__ieee754_pow+0x99e>
 80058ae:	a326      	add	r3, pc, #152	; (adr r3, 8005948 <__ieee754_pow+0xa20>)
 80058b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b4:	ec51 0b18 	vmov	r0, r1, d8
 80058b8:	f7fa fe42 	bl	8000540 <__aeabi_dmul>
 80058bc:	a322      	add	r3, pc, #136	; (adr r3, 8005948 <__ieee754_pow+0xa20>)
 80058be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c2:	f7ff bbca 	b.w	800505a <__ieee754_pow+0x132>
 80058c6:	4622      	mov	r2, r4
 80058c8:	462b      	mov	r3, r5
 80058ca:	f7fa fc81 	bl	80001d0 <__aeabi_dsub>
 80058ce:	4642      	mov	r2, r8
 80058d0:	464b      	mov	r3, r9
 80058d2:	f7fb f8bb 	bl	8000a4c <__aeabi_dcmpge>
 80058d6:	2800      	cmp	r0, #0
 80058d8:	f43f aef0 	beq.w	80056bc <__ieee754_pow+0x794>
 80058dc:	e7e7      	b.n	80058ae <__ieee754_pow+0x986>
 80058de:	f04f 0a00 	mov.w	sl, #0
 80058e2:	e717      	b.n	8005714 <__ieee754_pow+0x7ec>
 80058e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058e8:	4619      	mov	r1, r3
 80058ea:	e7d2      	b.n	8005892 <__ieee754_pow+0x96a>
 80058ec:	491a      	ldr	r1, [pc, #104]	; (8005958 <__ieee754_pow+0xa30>)
 80058ee:	2000      	movs	r0, #0
 80058f0:	f7ff bb9e 	b.w	8005030 <__ieee754_pow+0x108>
 80058f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058f8:	f7ff bb9a 	b.w	8005030 <__ieee754_pow+0x108>
 80058fc:	9000      	str	r0, [sp, #0]
 80058fe:	f7ff bb76 	b.w	8004fee <__ieee754_pow+0xc6>
 8005902:	2100      	movs	r1, #0
 8005904:	f7ff bb60 	b.w	8004fc8 <__ieee754_pow+0xa0>
 8005908:	00000000 	.word	0x00000000
 800590c:	3fe62e43 	.word	0x3fe62e43
 8005910:	fefa39ef 	.word	0xfefa39ef
 8005914:	3fe62e42 	.word	0x3fe62e42
 8005918:	0ca86c39 	.word	0x0ca86c39
 800591c:	be205c61 	.word	0xbe205c61
 8005920:	72bea4d0 	.word	0x72bea4d0
 8005924:	3e663769 	.word	0x3e663769
 8005928:	c5d26bf1 	.word	0xc5d26bf1
 800592c:	3ebbbd41 	.word	0x3ebbbd41
 8005930:	af25de2c 	.word	0xaf25de2c
 8005934:	3f11566a 	.word	0x3f11566a
 8005938:	16bebd93 	.word	0x16bebd93
 800593c:	3f66c16c 	.word	0x3f66c16c
 8005940:	5555553e 	.word	0x5555553e
 8005944:	3fc55555 	.word	0x3fc55555
 8005948:	c2f8f359 	.word	0xc2f8f359
 800594c:	01a56e1f 	.word	0x01a56e1f
 8005950:	3fe00000 	.word	0x3fe00000
 8005954:	000fffff 	.word	0x000fffff
 8005958:	3ff00000 	.word	0x3ff00000
 800595c:	4090cbff 	.word	0x4090cbff
 8005960:	3f6f3400 	.word	0x3f6f3400
 8005964:	652b82fe 	.word	0x652b82fe
 8005968:	3c971547 	.word	0x3c971547

0800596c <__ieee754_sqrt>:
 800596c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005970:	ec55 4b10 	vmov	r4, r5, d0
 8005974:	4e56      	ldr	r6, [pc, #344]	; (8005ad0 <__ieee754_sqrt+0x164>)
 8005976:	43ae      	bics	r6, r5
 8005978:	ee10 0a10 	vmov	r0, s0
 800597c:	ee10 3a10 	vmov	r3, s0
 8005980:	4629      	mov	r1, r5
 8005982:	462a      	mov	r2, r5
 8005984:	d110      	bne.n	80059a8 <__ieee754_sqrt+0x3c>
 8005986:	ee10 2a10 	vmov	r2, s0
 800598a:	462b      	mov	r3, r5
 800598c:	f7fa fdd8 	bl	8000540 <__aeabi_dmul>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	4620      	mov	r0, r4
 8005996:	4629      	mov	r1, r5
 8005998:	f7fa fc1c 	bl	80001d4 <__adddf3>
 800599c:	4604      	mov	r4, r0
 800599e:	460d      	mov	r5, r1
 80059a0:	ec45 4b10 	vmov	d0, r4, r5
 80059a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a8:	2d00      	cmp	r5, #0
 80059aa:	dc10      	bgt.n	80059ce <__ieee754_sqrt+0x62>
 80059ac:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80059b0:	4330      	orrs	r0, r6
 80059b2:	d0f5      	beq.n	80059a0 <__ieee754_sqrt+0x34>
 80059b4:	b15d      	cbz	r5, 80059ce <__ieee754_sqrt+0x62>
 80059b6:	ee10 2a10 	vmov	r2, s0
 80059ba:	462b      	mov	r3, r5
 80059bc:	ee10 0a10 	vmov	r0, s0
 80059c0:	f7fa fc06 	bl	80001d0 <__aeabi_dsub>
 80059c4:	4602      	mov	r2, r0
 80059c6:	460b      	mov	r3, r1
 80059c8:	f7fa fee4 	bl	8000794 <__aeabi_ddiv>
 80059cc:	e7e6      	b.n	800599c <__ieee754_sqrt+0x30>
 80059ce:	1509      	asrs	r1, r1, #20
 80059d0:	d076      	beq.n	8005ac0 <__ieee754_sqrt+0x154>
 80059d2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80059d6:	07ce      	lsls	r6, r1, #31
 80059d8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80059dc:	bf5e      	ittt	pl
 80059de:	0fda      	lsrpl	r2, r3, #31
 80059e0:	005b      	lslpl	r3, r3, #1
 80059e2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80059e6:	0fda      	lsrs	r2, r3, #31
 80059e8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80059ec:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 80059f0:	2000      	movs	r0, #0
 80059f2:	106d      	asrs	r5, r5, #1
 80059f4:	005b      	lsls	r3, r3, #1
 80059f6:	f04f 0e16 	mov.w	lr, #22
 80059fa:	4684      	mov	ip, r0
 80059fc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005a00:	eb0c 0401 	add.w	r4, ip, r1
 8005a04:	4294      	cmp	r4, r2
 8005a06:	bfde      	ittt	le
 8005a08:	1b12      	suble	r2, r2, r4
 8005a0a:	eb04 0c01 	addle.w	ip, r4, r1
 8005a0e:	1840      	addle	r0, r0, r1
 8005a10:	0052      	lsls	r2, r2, #1
 8005a12:	f1be 0e01 	subs.w	lr, lr, #1
 8005a16:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005a1a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005a1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a22:	d1ed      	bne.n	8005a00 <__ieee754_sqrt+0x94>
 8005a24:	4671      	mov	r1, lr
 8005a26:	2720      	movs	r7, #32
 8005a28:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005a2c:	4562      	cmp	r2, ip
 8005a2e:	eb04 060e 	add.w	r6, r4, lr
 8005a32:	dc02      	bgt.n	8005a3a <__ieee754_sqrt+0xce>
 8005a34:	d113      	bne.n	8005a5e <__ieee754_sqrt+0xf2>
 8005a36:	429e      	cmp	r6, r3
 8005a38:	d811      	bhi.n	8005a5e <__ieee754_sqrt+0xf2>
 8005a3a:	2e00      	cmp	r6, #0
 8005a3c:	eb06 0e04 	add.w	lr, r6, r4
 8005a40:	da43      	bge.n	8005aca <__ieee754_sqrt+0x15e>
 8005a42:	f1be 0f00 	cmp.w	lr, #0
 8005a46:	db40      	blt.n	8005aca <__ieee754_sqrt+0x15e>
 8005a48:	f10c 0801 	add.w	r8, ip, #1
 8005a4c:	eba2 020c 	sub.w	r2, r2, ip
 8005a50:	429e      	cmp	r6, r3
 8005a52:	bf88      	it	hi
 8005a54:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8005a58:	1b9b      	subs	r3, r3, r6
 8005a5a:	4421      	add	r1, r4
 8005a5c:	46c4      	mov	ip, r8
 8005a5e:	0052      	lsls	r2, r2, #1
 8005a60:	3f01      	subs	r7, #1
 8005a62:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005a66:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8005a6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a6e:	d1dd      	bne.n	8005a2c <__ieee754_sqrt+0xc0>
 8005a70:	4313      	orrs	r3, r2
 8005a72:	d006      	beq.n	8005a82 <__ieee754_sqrt+0x116>
 8005a74:	1c4c      	adds	r4, r1, #1
 8005a76:	bf13      	iteet	ne
 8005a78:	3101      	addne	r1, #1
 8005a7a:	3001      	addeq	r0, #1
 8005a7c:	4639      	moveq	r1, r7
 8005a7e:	f021 0101 	bicne.w	r1, r1, #1
 8005a82:	1043      	asrs	r3, r0, #1
 8005a84:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005a88:	0849      	lsrs	r1, r1, #1
 8005a8a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005a8e:	07c2      	lsls	r2, r0, #31
 8005a90:	bf48      	it	mi
 8005a92:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8005a96:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8005a9a:	460c      	mov	r4, r1
 8005a9c:	463d      	mov	r5, r7
 8005a9e:	e77f      	b.n	80059a0 <__ieee754_sqrt+0x34>
 8005aa0:	0ada      	lsrs	r2, r3, #11
 8005aa2:	3815      	subs	r0, #21
 8005aa4:	055b      	lsls	r3, r3, #21
 8005aa6:	2a00      	cmp	r2, #0
 8005aa8:	d0fa      	beq.n	8005aa0 <__ieee754_sqrt+0x134>
 8005aaa:	02d7      	lsls	r7, r2, #11
 8005aac:	d50a      	bpl.n	8005ac4 <__ieee754_sqrt+0x158>
 8005aae:	f1c1 0420 	rsb	r4, r1, #32
 8005ab2:	fa23 f404 	lsr.w	r4, r3, r4
 8005ab6:	1e4d      	subs	r5, r1, #1
 8005ab8:	408b      	lsls	r3, r1
 8005aba:	4322      	orrs	r2, r4
 8005abc:	1b41      	subs	r1, r0, r5
 8005abe:	e788      	b.n	80059d2 <__ieee754_sqrt+0x66>
 8005ac0:	4608      	mov	r0, r1
 8005ac2:	e7f0      	b.n	8005aa6 <__ieee754_sqrt+0x13a>
 8005ac4:	0052      	lsls	r2, r2, #1
 8005ac6:	3101      	adds	r1, #1
 8005ac8:	e7ef      	b.n	8005aaa <__ieee754_sqrt+0x13e>
 8005aca:	46e0      	mov	r8, ip
 8005acc:	e7be      	b.n	8005a4c <__ieee754_sqrt+0xe0>
 8005ace:	bf00      	nop
 8005ad0:	7ff00000 	.word	0x7ff00000

08005ad4 <fabs>:
 8005ad4:	ec51 0b10 	vmov	r0, r1, d0
 8005ad8:	ee10 2a10 	vmov	r2, s0
 8005adc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005ae0:	ec43 2b10 	vmov	d0, r2, r3
 8005ae4:	4770      	bx	lr

08005ae6 <finite>:
 8005ae6:	b082      	sub	sp, #8
 8005ae8:	ed8d 0b00 	vstr	d0, [sp]
 8005aec:	9801      	ldr	r0, [sp, #4]
 8005aee:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005af2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005af6:	0fc0      	lsrs	r0, r0, #31
 8005af8:	b002      	add	sp, #8
 8005afa:	4770      	bx	lr
 8005afc:	0000      	movs	r0, r0
	...

08005b00 <nan>:
 8005b00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8005b08 <nan+0x8>
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	00000000 	.word	0x00000000
 8005b0c:	7ff80000 	.word	0x7ff80000

08005b10 <rint>:
 8005b10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b12:	ec51 0b10 	vmov	r0, r1, d0
 8005b16:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005b1a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8005b1e:	2e13      	cmp	r6, #19
 8005b20:	ee10 4a10 	vmov	r4, s0
 8005b24:	460b      	mov	r3, r1
 8005b26:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8005b2a:	dc58      	bgt.n	8005bde <rint+0xce>
 8005b2c:	2e00      	cmp	r6, #0
 8005b2e:	da2b      	bge.n	8005b88 <rint+0x78>
 8005b30:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8005b34:	4302      	orrs	r2, r0
 8005b36:	d023      	beq.n	8005b80 <rint+0x70>
 8005b38:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8005b3c:	4302      	orrs	r2, r0
 8005b3e:	4254      	negs	r4, r2
 8005b40:	4314      	orrs	r4, r2
 8005b42:	0c4b      	lsrs	r3, r1, #17
 8005b44:	0b24      	lsrs	r4, r4, #12
 8005b46:	045b      	lsls	r3, r3, #17
 8005b48:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8005b4c:	ea44 0103 	orr.w	r1, r4, r3
 8005b50:	4b32      	ldr	r3, [pc, #200]	; (8005c1c <rint+0x10c>)
 8005b52:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005b56:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	4630      	mov	r0, r6
 8005b60:	4639      	mov	r1, r7
 8005b62:	f7fa fb37 	bl	80001d4 <__adddf3>
 8005b66:	e9cd 0100 	strd	r0, r1, [sp]
 8005b6a:	463b      	mov	r3, r7
 8005b6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005b70:	4632      	mov	r2, r6
 8005b72:	f7fa fb2d 	bl	80001d0 <__aeabi_dsub>
 8005b76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b7a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8005b7e:	4639      	mov	r1, r7
 8005b80:	ec41 0b10 	vmov	d0, r0, r1
 8005b84:	b003      	add	sp, #12
 8005b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b88:	4a25      	ldr	r2, [pc, #148]	; (8005c20 <rint+0x110>)
 8005b8a:	4132      	asrs	r2, r6
 8005b8c:	ea01 0702 	and.w	r7, r1, r2
 8005b90:	4307      	orrs	r7, r0
 8005b92:	d0f5      	beq.n	8005b80 <rint+0x70>
 8005b94:	0851      	lsrs	r1, r2, #1
 8005b96:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 8005b9a:	4314      	orrs	r4, r2
 8005b9c:	d00c      	beq.n	8005bb8 <rint+0xa8>
 8005b9e:	ea23 0201 	bic.w	r2, r3, r1
 8005ba2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8005ba6:	2e13      	cmp	r6, #19
 8005ba8:	fa43 f606 	asr.w	r6, r3, r6
 8005bac:	bf0c      	ite	eq
 8005bae:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8005bb2:	2400      	movne	r4, #0
 8005bb4:	ea42 0306 	orr.w	r3, r2, r6
 8005bb8:	4918      	ldr	r1, [pc, #96]	; (8005c1c <rint+0x10c>)
 8005bba:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	f7fa fb04 	bl	80001d4 <__adddf3>
 8005bcc:	e9cd 0100 	strd	r0, r1, [sp]
 8005bd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005bd4:	4622      	mov	r2, r4
 8005bd6:	462b      	mov	r3, r5
 8005bd8:	f7fa fafa 	bl	80001d0 <__aeabi_dsub>
 8005bdc:	e7d0      	b.n	8005b80 <rint+0x70>
 8005bde:	2e33      	cmp	r6, #51	; 0x33
 8005be0:	dd07      	ble.n	8005bf2 <rint+0xe2>
 8005be2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005be6:	d1cb      	bne.n	8005b80 <rint+0x70>
 8005be8:	ee10 2a10 	vmov	r2, s0
 8005bec:	f7fa faf2 	bl	80001d4 <__adddf3>
 8005bf0:	e7c6      	b.n	8005b80 <rint+0x70>
 8005bf2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8005bf6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8005bfa:	40d6      	lsrs	r6, r2
 8005bfc:	4230      	tst	r0, r6
 8005bfe:	d0bf      	beq.n	8005b80 <rint+0x70>
 8005c00:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 8005c04:	ea4f 0156 	mov.w	r1, r6, lsr #1
 8005c08:	bf1f      	itttt	ne
 8005c0a:	ea24 0101 	bicne.w	r1, r4, r1
 8005c0e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8005c12:	fa44 f202 	asrne.w	r2, r4, r2
 8005c16:	ea41 0402 	orrne.w	r4, r1, r2
 8005c1a:	e7cd      	b.n	8005bb8 <rint+0xa8>
 8005c1c:	08005fd8 	.word	0x08005fd8
 8005c20:	000fffff 	.word	0x000fffff
 8005c24:	00000000 	.word	0x00000000

08005c28 <scalbn>:
 8005c28:	b570      	push	{r4, r5, r6, lr}
 8005c2a:	ec55 4b10 	vmov	r4, r5, d0
 8005c2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005c32:	4606      	mov	r6, r0
 8005c34:	462b      	mov	r3, r5
 8005c36:	b99a      	cbnz	r2, 8005c60 <scalbn+0x38>
 8005c38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005c3c:	4323      	orrs	r3, r4
 8005c3e:	d036      	beq.n	8005cae <scalbn+0x86>
 8005c40:	4b39      	ldr	r3, [pc, #228]	; (8005d28 <scalbn+0x100>)
 8005c42:	4629      	mov	r1, r5
 8005c44:	ee10 0a10 	vmov	r0, s0
 8005c48:	2200      	movs	r2, #0
 8005c4a:	f7fa fc79 	bl	8000540 <__aeabi_dmul>
 8005c4e:	4b37      	ldr	r3, [pc, #220]	; (8005d2c <scalbn+0x104>)
 8005c50:	429e      	cmp	r6, r3
 8005c52:	4604      	mov	r4, r0
 8005c54:	460d      	mov	r5, r1
 8005c56:	da10      	bge.n	8005c7a <scalbn+0x52>
 8005c58:	a32b      	add	r3, pc, #172	; (adr r3, 8005d08 <scalbn+0xe0>)
 8005c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5e:	e03a      	b.n	8005cd6 <scalbn+0xae>
 8005c60:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005c64:	428a      	cmp	r2, r1
 8005c66:	d10c      	bne.n	8005c82 <scalbn+0x5a>
 8005c68:	ee10 2a10 	vmov	r2, s0
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	4629      	mov	r1, r5
 8005c70:	f7fa fab0 	bl	80001d4 <__adddf3>
 8005c74:	4604      	mov	r4, r0
 8005c76:	460d      	mov	r5, r1
 8005c78:	e019      	b.n	8005cae <scalbn+0x86>
 8005c7a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005c7e:	460b      	mov	r3, r1
 8005c80:	3a36      	subs	r2, #54	; 0x36
 8005c82:	4432      	add	r2, r6
 8005c84:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005c88:	428a      	cmp	r2, r1
 8005c8a:	dd08      	ble.n	8005c9e <scalbn+0x76>
 8005c8c:	2d00      	cmp	r5, #0
 8005c8e:	a120      	add	r1, pc, #128	; (adr r1, 8005d10 <scalbn+0xe8>)
 8005c90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c94:	da1c      	bge.n	8005cd0 <scalbn+0xa8>
 8005c96:	a120      	add	r1, pc, #128	; (adr r1, 8005d18 <scalbn+0xf0>)
 8005c98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005c9c:	e018      	b.n	8005cd0 <scalbn+0xa8>
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	dd08      	ble.n	8005cb4 <scalbn+0x8c>
 8005ca2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005ca6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005caa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005cae:	ec45 4b10 	vmov	d0, r4, r5
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}
 8005cb4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005cb8:	da19      	bge.n	8005cee <scalbn+0xc6>
 8005cba:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005cbe:	429e      	cmp	r6, r3
 8005cc0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8005cc4:	dd0a      	ble.n	8005cdc <scalbn+0xb4>
 8005cc6:	a112      	add	r1, pc, #72	; (adr r1, 8005d10 <scalbn+0xe8>)
 8005cc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d1e2      	bne.n	8005c96 <scalbn+0x6e>
 8005cd0:	a30f      	add	r3, pc, #60	; (adr r3, 8005d10 <scalbn+0xe8>)
 8005cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd6:	f7fa fc33 	bl	8000540 <__aeabi_dmul>
 8005cda:	e7cb      	b.n	8005c74 <scalbn+0x4c>
 8005cdc:	a10a      	add	r1, pc, #40	; (adr r1, 8005d08 <scalbn+0xe0>)
 8005cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d0b8      	beq.n	8005c58 <scalbn+0x30>
 8005ce6:	a10e      	add	r1, pc, #56	; (adr r1, 8005d20 <scalbn+0xf8>)
 8005ce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005cec:	e7b4      	b.n	8005c58 <scalbn+0x30>
 8005cee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005cf2:	3236      	adds	r2, #54	; 0x36
 8005cf4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005cf8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4b0c      	ldr	r3, [pc, #48]	; (8005d30 <scalbn+0x108>)
 8005d00:	2200      	movs	r2, #0
 8005d02:	e7e8      	b.n	8005cd6 <scalbn+0xae>
 8005d04:	f3af 8000 	nop.w
 8005d08:	c2f8f359 	.word	0xc2f8f359
 8005d0c:	01a56e1f 	.word	0x01a56e1f
 8005d10:	8800759c 	.word	0x8800759c
 8005d14:	7e37e43c 	.word	0x7e37e43c
 8005d18:	8800759c 	.word	0x8800759c
 8005d1c:	fe37e43c 	.word	0xfe37e43c
 8005d20:	c2f8f359 	.word	0xc2f8f359
 8005d24:	81a56e1f 	.word	0x81a56e1f
 8005d28:	43500000 	.word	0x43500000
 8005d2c:	ffff3cb0 	.word	0xffff3cb0
 8005d30:	3c900000 	.word	0x3c900000

08005d34 <__errno>:
 8005d34:	4b01      	ldr	r3, [pc, #4]	; (8005d3c <__errno+0x8>)
 8005d36:	6818      	ldr	r0, [r3, #0]
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20000030 	.word	0x20000030

08005d40 <_init>:
 8005d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d42:	bf00      	nop
 8005d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d46:	bc08      	pop	{r3}
 8005d48:	469e      	mov	lr, r3
 8005d4a:	4770      	bx	lr

08005d4c <_fini>:
 8005d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d4e:	bf00      	nop
 8005d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d52:	bc08      	pop	{r3}
 8005d54:	469e      	mov	lr, r3
 8005d56:	4770      	bx	lr
