# ğŸš€ 100 Days of Verilog  
## Day 31 â€“ Odd Parity Checker  

---

## ğŸ“Œ Overview  
This project is part of my 100 Days of Verilog learning journey.  
Day 31 focuses on designing an Odd Parity Checker, a combinational circuit used for detecting transmission errors in digital communication systems.

The checker verifies whether the received data follows the odd parity rule.

---

## ğŸ“… Day 31 Objective  
- Understand the concept of parity checking  
- Learn how Odd Parity Checker detects errors  
- Implement odd parity verification logic using XOR  
- Validate functionality through simulation  

---

## ğŸ§  Concept â€“ Odd Parity Checker  

In an Odd Parity system, the total number of 1â€™s (including the parity bit) must be odd.

The parity checker is used on the receiver side to ensure that this condition is satisfied.

### ğŸ”¹ Odd Parity Rule  

- If total number of 1â€™s (data + parity) is odd â†’ No error  
- If total number of 1â€™s is even â†’ Error detected  

---

## ğŸ”¢ Logic Explanation  

For a 4-bit data input (D3, D2, D1, D0) and parity bit P:

First compute:

D3 âŠ• D2 âŠ• D1 âŠ• D0 âŠ• P  

The XOR operation gives:
- 1 â†’ Odd number of 1â€™s  
- 0 â†’ Even number of 1â€™s  

Since odd parity expects the result to be 1 in the correct case,  
the error output is the inverted XOR result.

Error = NOT (D3 âŠ• D2 âŠ• D1 âŠ• D0 âŠ• P)

- If parity condition is satisfied â†’ Error = 0  
- If parity condition is violated â†’ Error = 1  

---

## ğŸ§‘â€ğŸ’» Design Approach  

- A 4-bit data input and one parity input are used  
- XOR operation is applied to all bits  
- The result is inverted to generate the error signal  
- The design is purely combinational (no clock required)  

This design efficiently detects single-bit transmission errors.

---

## ğŸ§ª Verification  

- Valid odd parity combinations were tested â†’ Error remained 0  
- Invalid parity combinations were tested â†’ Error became 1  
- Simulation waveforms confirmed correct combinational behavior  

The checker correctly identifies parity violations.

---

## ğŸ“ Files Included  

| File Name | Description |
|-----------|------------|
| odd_parity_checker.v | Verilog implementation of odd parity checker |
| tb_odd_parity_checker.v | Testbench for verification |
| odd_parity_checker_waveform.png | Simulation waveform |
| odd_parity_checker_rtl.png | RTL schematic |

---

## ğŸ¯ Key Learnings  

- Difference between Even and Odd parity checking  
- XOR is fundamental for parity verification  
- Inversion logic is required for odd parity checking  
- Parity checkers are widely used in communication systems  

---

## ğŸ›  Tools Used  

- Verilog HDL  
- Vivado 

---

## âœ… Status  

âœ” Day 31 completed successfully  

Next ğŸ‘‰ Binary-Seven Segment Display Converter 

---

â­ Part of my 100 Days of Verilog journey
