# RISC-V Assembly Instructions Breakdown

## **1. `lui a0, 0x2b`**  
**Opcode (U-Type):** `0110111`  
**Registers:** `rd = a0 (00101)`  
**Immediate:** `0x2b (0000000000101011)`  

| imm[31:12] | rd (`a0`) | opcode  |
|------------|---------|---------|
| 0000000000101011 | 00101 | 0110111 |

---
## **2. `addi sp, sp, -32`**  
**Opcode (I-Type):** `0010011`  
**Registers:** `rs1 = sp (00010)`, `rd = sp (00010)`  
**Immediate:** `-32 (111111110000)`  

| imm[11:0] | rs1 (`sp`) | funct3 | rd (`sp`) | opcode  |
|-----------|-----------|--------|---------|---------|
| 111111110000 | 00010 | 000 | 00010 | 0010011 |

---


