// Seed: 2420053543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_5, id_6, id_7, id_8, id_9;
  assign id_2 = 1, id_1 = id_8;
  reg  id_10;
  wire id_11;
  id_12(
      !(1)
  );
  assign id_10 = 1;
  assign module_1.id_2 = 0;
  assign id_9 = !1;
  id_13(
      -1, id_1
  );
  initial if (id_5) id_10 <= -1;
  assign {this} = 1;
  wire id_14;
  assign id_12 = -1;
  assign id_2  = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input supply1 id_2
);
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
