{"vcs1":{"timestamp_begin":1711619388.022709167, "rt":1.16, "ut":0.26, "st":0.21}}
{"vcselab":{"timestamp_begin":1711619389.266220472, "rt":0.85, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1711619390.186246545, "rt":0.43, "ut":0.16, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711619387.365290716}
{"VCS_COMP_START_TIME": 1711619387.365290716}
{"VCS_COMP_END_TIME": 1711619391.836621537}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215172}}
