axi_memory_master_vip_pkg.sv,systemverilog,xil_defaultlib,../../../../hw.srcs/sources_1/ip/axi_memory_master_vip/sim/axi_memory_master_vip_pkg.sv,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
axi_memory_master_vip.sv,systemverilog,xil_defaultlib,../../../../hw.srcs/sources_1/ip/axi_memory_master_vip/sim/axi_memory_master_vip.sv,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
