Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 23:37:18 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_45/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.067        0.000                      0                 1411        0.001        0.000                      0                 1411        2.176        0.000                       0                  1391  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.451}        4.902           203.998         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.067        0.000                      0                 1411        0.001        0.000                      0                 1411        2.176        0.000                       0                  1391  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 genblk1[5].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.451ns period=4.902ns})
  Destination:            reg_out/reg_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.451ns period=4.902ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.902ns  (vclock rise@4.902ns - vclock rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.817ns (39.100%)  route 2.830ns (60.899%))
  Logic Levels:           17  (CARRY8=11 LUT2=6)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 6.258 - 4.902 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.796ns (routing 0.001ns, distribution 0.795ns)
  Clock Net Delay (Destination): 0.700ns (routing 0.001ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, routed)        0.796     1.742    genblk1[5].reg_in/clk_IBUF_BUFG
    SLICE_X122Y498       FDRE                                         r  genblk1[5].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y498       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.821 r  genblk1[5].reg_in/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.100     1.921    conv/add000083/O6[2]
    SLICE_X122Y498       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.043 r  conv/add000083/reg_out[0]_i_70/O
                         net (fo=1, routed)           0.009     2.052    conv/add000083/reg_out[0]_i_70_n_0
    SLICE_X122Y498       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     2.232 r  conv/add000083/reg_out_reg[0]_i_31/O[5]
                         net (fo=1, routed)           0.328     2.560    conv/add000083/reg_out_reg[0]_i_31_n_10
    SLICE_X121Y499       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.611 r  conv/add000083/reg_out[0]_i_133/O
                         net (fo=1, routed)           0.022     2.633    conv/add000083/reg_out[0]_i_133_n_0
    SLICE_X121Y499       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.792 r  conv/add000083/reg_out_reg[0]_i_46/CO[7]
                         net (fo=1, routed)           0.026     2.818    conv/add000083/reg_out_reg[0]_i_46_n_0
    SLICE_X121Y500       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.874 r  conv/add000083/reg_out_reg[21]_i_71/O[0]
                         net (fo=1, routed)           0.173     3.047    conv/add000083/reg_out_reg[21]_i_71_n_15
    SLICE_X121Y497       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.086 r  conv/add000083/reg_out[0]_i_124/O
                         net (fo=1, routed)           0.015     3.101    conv/add000083/reg_out[0]_i_124_n_0
    SLICE_X121Y497       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.218 r  conv/add000083/reg_out_reg[0]_i_45/CO[7]
                         net (fo=1, routed)           0.026     3.244    conv/add000083/reg_out_reg[0]_i_45_n_0
    SLICE_X121Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.320 r  conv/add000083/reg_out_reg[21]_i_41/O[1]
                         net (fo=2, routed)           0.505     3.825    conv/add000083/reg_out_reg[21]_i_41_n_14
    SLICE_X123Y496       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[4])
                                                      0.150     3.975 r  conv/add000083/reg_out_reg[21]_i_25/O[4]
                         net (fo=2, routed)           0.357     4.332    conv/add000083/reg_out_reg[21]_i_25_n_11
    SLICE_X124Y495       CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[6])
                                                      0.112     4.444 r  conv/add000083/reg_out_reg[21]_i_16/O[6]
                         net (fo=2, routed)           0.174     4.618    conv/add000083/reg_out_reg[21]_i_16_n_9
    SLICE_X124Y492       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     4.669 r  conv/add000083/reg_out[16]_i_20/O
                         net (fo=1, routed)           0.010     4.679    conv/add000083/reg_out[16]_i_20_n_0
    SLICE_X124Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     4.794 r  conv/add000083/reg_out_reg[16]_i_11/CO[7]
                         net (fo=1, routed)           0.026     4.820    conv/add000083/reg_out_reg[16]_i_11_n_0
    SLICE_X124Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.896 r  conv/add000083/reg_out_reg[21]_i_9/O[1]
                         net (fo=2, routed)           0.375     5.271    conv/add000083/reg_out_reg[21]_i_9_n_14
    SLICE_X125Y492       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[4])
                                                      0.162     5.433 r  conv/add000083/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, routed)           0.290     5.723    conv/add000083/reg_out_reg[21]_i_3_n_11
    SLICE_X125Y501       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     5.774 r  conv/add000083/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.025     5.799    conv/add000083/reg_out[21]_i_5_n_0
    SLICE_X125Y501       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     5.983 r  conv/add000083/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.132     6.115    reg_out/a[21]
    SLICE_X125Y502       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     6.152 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.237     6.389    reg_out/reg_out[21]_i_1_n_0
    SLICE_X126Y501       FDRE                                         r  reg_out/reg_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.902     4.902 r  
    AP13                                              0.000     4.902 r  clk (IN)
                         net (fo=0)                   0.000     4.902    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.247 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.247    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.247 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.534    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.558 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, routed)        0.700     6.258    reg_out/clk_IBUF_BUFG
    SLICE_X126Y501       FDRE                                         r  reg_out/reg_out_reg[18]/C
                         clock pessimism              0.308     6.565    
                         clock uncertainty           -0.035     6.530    
    SLICE_X126Y501       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.456    reg_out/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.456    
                         arrival time                          -6.389    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 demux/genblk1[85].z_reg[85][4]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.451ns period=4.902ns})
  Destination:            genblk1[85].reg_in/reg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.451ns period=4.902ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.709ns (routing 0.001ns, distribution 0.708ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.001ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, routed)        0.709     1.365    demux/clk_IBUF_BUFG
    SLICE_X128Y499       FDRE                                         r  demux/genblk1[85].z_reg[85][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y499       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.423 r  demux/genblk1[85].z_reg[85][4]/Q
                         net (fo=1, routed)           0.106     1.529    genblk1[85].reg_in/D[4]
    SLICE_X130Y498       FDRE                                         r  genblk1[85].reg_in/reg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1390, routed)        0.827     1.773    genblk1[85].reg_in/clk_IBUF_BUFG
    SLICE_X130Y498       FDRE                                         r  genblk1[85].reg_in/reg_out_reg[4]/C
                         clock pessimism             -0.307     1.466    
    SLICE_X130Y498       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.528    genblk1[85].reg_in/reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.001    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.451 }
Period(ns):         4.902
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.902       3.612      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.451       2.176      SLICE_X119Y525  genblk1[106].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.451       2.176      SLICE_X119Y500  demux/genblk1[10].z_reg[10][1]/C



