
*** Running vivado
    with args -log design_1_TopModule1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_TopModule1_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_TopModule1_0_0.tcl -notrace
Command: synth_design -top design_1_TopModule1_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12844 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ipshared/788b/src/TopModule.v:33]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ipshared/788b/src/TopModule.v:33]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ipshared/788b/src/TopModule.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 333.871 ; gain = 124.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_TopModule1_0_0' [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/synth/design_1_TopModule1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'TopModule' [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ipshared/788b/src/TopModule.v:2]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter PIX_W bound to: 28 - type: integer 
	Parameter PIX_H bound to: 28 - type: integer 
	Parameter OUTNODE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TopModule' (1#1) [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ipshared/788b/src/TopModule.v:2]
INFO: [Synth 8-256] done synthesizing module 'design_1_TopModule1_0_0' (2#1) [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/synth/design_1_TopModule1_0_0.v:57]
WARNING: [Synth 8-3331] design TopModule has unconnected port clk
WARNING: [Synth 8-3331] design TopModule has unconnected port reset
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[31]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[30]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[29]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[28]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[27]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[26]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[25]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[24]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[23]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[22]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[21]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[20]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[19]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[18]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[17]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[16]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[15]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[14]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[13]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[12]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[11]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[10]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[9]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 351.742 ; gain = 142.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 351.742 ; gain = 142.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'rst'. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_TopModule1_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_TopModule1_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule1_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule1_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 591.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 591.555 ; gain = 382.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 591.555 ; gain = 382.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 591.555 ; gain = 382.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 591.555 ; gain = 382.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design TopModule has unconnected port clk
WARNING: [Synth 8-3331] design TopModule has unconnected port reset
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[31]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[30]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[29]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[28]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[27]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[26]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[25]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[24]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[23]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[22]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[21]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[20]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[19]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[18]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[17]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[16]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[15]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[14]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[13]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[12]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[11]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[10]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[9]
WARNING: [Synth 8-3331] design TopModule has unconnected port doutb[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 591.555 ; gain = 382.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 615.734 ; gain = 406.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 615.734 ; gain = 406.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     0|
|2     |  inst   |TopModule |     0|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 625.344 ; gain = 138.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 625.344 ; gain = 415.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc] for cell 'inst'
WARNING: [Vivado 12-584] No ports matched 'rst'. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.srcs/sources_1/bd/design_1/ip/design_1_TopModule1_0_0/src/constraint.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 59 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 658.906 ; gain = 412.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeff/Version2016_4/system_wrapper_v2/system_wrapper.runs/design_1_TopModule1_0_0_synth_1/design_1_TopModule1_0_0.dcp' has been generated.
