// Seed: 3516738280
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10
    , id_12
);
  logic id_13;
  ;
  assign id_12 = !id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd21
) (
    input uwire id_0,
    output wor id_1,
    output wire void id_2,
    input wand _id_3,
    output uwire id_4
);
  parameter id_6 = -1 & -1;
  xor primCall (id_4, id_0, id_8, id_6, id_7);
  wire [1 : (  {  1  ,  !  id_3  |  -1  }  )] id_7, id_8;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
