//
// Generated (version 2020.3<build 62942>) at Mon May 30 10:15:11 2022
//

module cmos_8_16bit
(
    input [7:0] pdata_i,
    input N15_0,
    input de_i,
    input pclk,
    output [15:0] pdata_o,
    output de_o
);
    wire N6;
    wire [11:0] N18;
    wire [15:0] N20;
    wire _N866;
    wire [7:0] pdata_i_d0;
    wire [11:0] x_cnt;

    GTP_LUT5CARRY /* N2_0 */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        N2_0 (
            .COUT (_N866),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;
	// ../source/Camera/cmos_8_16bit.v:24

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b10011001000000000011001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (),
            .Z (N18[0]),
            .CIN (_N866),
            .I0 (),
            .I1 (x_cnt[0]),
            .I2 (),
            .I3 (de_i),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1 & I3) | (I0 & I1 & I3) ;
	// CARRY = (~I1 & I3) ? CIN : I4 ;
	// ../source/Camera/cmos_8_16bit.v:24

    GTP_LUT2 /* N6 */ #(
            .INIT(4'b1000))
        N6_vname (
            .Z (N6),
            .I0 (de_i),
            .I1 (x_cnt[0]));
    // defparam N6_vname.orig_name = N6;
	// LUT = I0&I1 ;
	// ../source/Camera/cmos_8_16bit.v:33

    GTP_LUT3 /* \N20[0]  */ #(
            .INIT(8'b10000000))
        \N20[0]  (
            .Z (N20[0]),
            .I0 (de_i),
            .I1 (pdata_i[0]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[1]  */ #(
            .INIT(8'b10000000))
        \N20[1]  (
            .Z (N20[1]),
            .I0 (de_i),
            .I1 (pdata_i[1]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[2]  */ #(
            .INIT(8'b10000000))
        \N20[2]  (
            .Z (N20[2]),
            .I0 (de_i),
            .I1 (pdata_i[2]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[3]  */ #(
            .INIT(8'b10000000))
        \N20[3]  (
            .Z (N20[3]),
            .I0 (de_i),
            .I1 (pdata_i[3]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[4]  */ #(
            .INIT(8'b10000000))
        \N20[4]  (
            .Z (N20[4]),
            .I0 (de_i),
            .I1 (pdata_i[4]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[5]  */ #(
            .INIT(8'b10000000))
        \N20[5]  (
            .Z (N20[5]),
            .I0 (de_i),
            .I1 (pdata_i[5]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[6]  */ #(
            .INIT(8'b10000000))
        \N20[6]  (
            .Z (N20[6]),
            .I0 (de_i),
            .I1 (pdata_i[6]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[7]  */ #(
            .INIT(8'b10000000))
        \N20[7]  (
            .Z (N20[7]),
            .I0 (de_i),
            .I1 (pdata_i[7]),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[8]  */ #(
            .INIT(8'b10000000))
        \N20[8]  (
            .Z (N20[8]),
            .I0 (pdata_i_d0[0]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[9]  */ #(
            .INIT(8'b10000000))
        \N20[9]  (
            .Z (N20[9]),
            .I0 (pdata_i_d0[1]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[10]  */ #(
            .INIT(8'b10000000))
        \N20[10]  (
            .Z (N20[10]),
            .I0 (pdata_i_d0[2]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[11]  */ #(
            .INIT(8'b10000000))
        \N20[11]  (
            .Z (N20[11]),
            .I0 (pdata_i_d0[3]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[12]  */ #(
            .INIT(8'b10000000))
        \N20[12]  (
            .Z (N20[12]),
            .I0 (pdata_i_d0[4]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[13]  */ #(
            .INIT(8'b10000000))
        \N20[13]  (
            .Z (N20[13]),
            .I0 (pdata_i_d0[5]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[14]  */ #(
            .INIT(8'b10000000))
        \N20[14]  (
            .Z (N20[14]),
            .I0 (pdata_i_d0[6]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N20[15]  */ #(
            .INIT(8'b10000000))
        \N20[15]  (
            .Z (N20[15]),
            .I0 (pdata_i_d0[7]),
            .I1 (de_i),
            .I2 (x_cnt[0]));
	// LUT = I0&I1&I2 ;

    GTP_DFF_C /* de_o */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        de_o_vname (
            .Q (de_o),
            .C (N15_0),
            .CLK (pclk),
            .D (N6));
    // defparam de_o_vname.orig_name = de_o;
	// ../source/Camera/cmos_8_16bit.v:29

    GTP_DFF /* \pdata_i_d0[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[0]  (
            .Q (pdata_i_d0[0]),
            .CLK (pclk),
            .D (pdata_i[0]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[1]  (
            .Q (pdata_i_d0[1]),
            .CLK (pclk),
            .D (pdata_i[1]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[2]  (
            .Q (pdata_i_d0[2]),
            .CLK (pclk),
            .D (pdata_i[2]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[3]  (
            .Q (pdata_i_d0[3]),
            .CLK (pclk),
            .D (pdata_i[3]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[4]  (
            .Q (pdata_i_d0[4]),
            .CLK (pclk),
            .D (pdata_i[4]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[5]  (
            .Q (pdata_i_d0[5]),
            .CLK (pclk),
            .D (pdata_i[5]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[6]  (
            .Q (pdata_i_d0[6]),
            .CLK (pclk),
            .D (pdata_i[6]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF /* \pdata_i_d0[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_i_d0[7]  (
            .Q (pdata_i_d0[7]),
            .CLK (pclk),
            .D (pdata_i[7]));
	// ../source/Camera/cmos_8_16bit.v:14

    GTP_DFF_C /* \pdata_o[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[0]  (
            .Q (pdata_o[0]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[0]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[1]  (
            .Q (pdata_o[1]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[1]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[2]  (
            .Q (pdata_o[2]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[2]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[3]  (
            .Q (pdata_o[3]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[3]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[4]  (
            .Q (pdata_o[4]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[4]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[5]  (
            .Q (pdata_o[5]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[5]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[6]  (
            .Q (pdata_o[6]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[6]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[7]  (
            .Q (pdata_o[7]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[7]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[8]  (
            .Q (pdata_o[8]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[8]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[9]  (
            .Q (pdata_o[9]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[9]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[10]  (
            .Q (pdata_o[10]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[10]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[11]  (
            .Q (pdata_o[11]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[11]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[12]  (
            .Q (pdata_o[12]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[12]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[13]  (
            .Q (pdata_o[13]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[13]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[14]  (
            .Q (pdata_o[14]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[14]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \pdata_o[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pdata_o[15]  (
            .Q (pdata_o[15]),
            .C (N15_0),
            .CLK (pclk),
            .D (N20[15]));
	// ../source/Camera/cmos_8_16bit.v:47

    GTP_DFF_C /* \x_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \x_cnt[0]  (
            .Q (x_cnt[0]),
            .C (N15_0),
            .CLK (pclk),
            .D (N18[0]));
	// ../source/Camera/cmos_8_16bit.v:19


endmodule


module cmos_write_req_gen
(
    input N15_0,
    input cmos_vsync,
    input pclk,
    input write_req_ack,
    output [1:0] read_addr_index,
    output [1:0] write_addr_index,
    output write_req
);
    wire N6;
    wire [1:0] N17;
    wire _N5808;
    wire cmos_vsync_d0;
    wire cmos_vsync_d1;

    GTP_LUT2 /* N6 */ #(
            .INIT(4'b0100))
        N6_vname (
            .Z (N6),
            .I0 (cmos_vsync_d1),
            .I1 (cmos_vsync_d0));
    // defparam N6_vname.orig_name = N6;
	// LUT = ~I0&I1 ;
	// ../source/Camera/cmos_write_req_gen.v:31

    GTP_LUT2 /* N17_sum1 */ #(
            .INIT(4'b0110))
        N17_sum1 (
            .Z (N17[1]),
            .I0 (write_addr_index[1]),
            .I1 (write_addr_index[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_DFF_C /* cmos_vsync_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmos_vsync_d0_vname (
            .Q (cmos_vsync_d0),
            .C (N15_0),
            .CLK (pclk),
            .D (cmos_vsync));
    // defparam cmos_vsync_d0_vname.orig_name = cmos_vsync_d0;
	// ../source/Camera/cmos_write_req_gen.v:14

    GTP_DFF_C /* cmos_vsync_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmos_vsync_d1_vname (
            .Q (cmos_vsync_d1),
            .C (N15_0),
            .CLK (pclk),
            .D (cmos_vsync_d0));
    // defparam cmos_vsync_d1_vname.orig_name = cmos_vsync_d1;
	// ../source/Camera/cmos_write_req_gen.v:14

    GTP_DFF_CE /* \read_addr_index[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_addr_index[0]  (
            .Q (read_addr_index[0]),
            .C (N15_0),
            .CE (N6),
            .CLK (pclk),
            .D (write_addr_index[0]));
	// ../source/Camera/cmos_write_req_gen.v:44

    GTP_DFF_CE /* \read_addr_index[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_addr_index[1]  (
            .Q (read_addr_index[1]),
            .C (N15_0),
            .CE (N6),
            .CLK (pclk),
            .D (write_addr_index[1]));
	// ../source/Camera/cmos_write_req_gen.v:44

    GTP_DFF_CE /* \write_addr_index[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_addr_index[0]  (
            .Q (write_addr_index[0]),
            .C (N15_0),
            .CE (N6),
            .CLK (pclk),
            .D (N17[0]));
	// ../source/Camera/cmos_write_req_gen.v:36

    GTP_LUT1 /* \write_addr_index[1:0]inv  */ #(
            .INIT(2'b01))
        \write_addr_index[1:0]inv  (
            .Z (N17[0]),
            .I0 (write_addr_index[0]));
	// LUT = ~I0 ;

    GTP_DFF_CE /* \write_addr_index[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_addr_index[1]  (
            .Q (write_addr_index[1]),
            .C (N15_0),
            .CE (N6),
            .CLK (pclk),
            .D (N17[1]));
	// ../source/Camera/cmos_write_req_gen.v:36

    GTP_DFF_C /* write_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_req_vname (
            .Q (write_req),
            .C (N15_0),
            .CLK (pclk),
            .D (_N5808));
    // defparam write_req_vname.orig_name = write_req;
	// ../source/Camera/cmos_write_req_gen.v:27

    GTP_LUT4 /* \write_req_ce_mux[0]  */ #(
            .INIT(16'b0000110010101110))
        \write_req_ce_mux[0]  (
            .Z (_N5808),
            .I0 (write_req),
            .I1 (cmos_vsync_d0),
            .I2 (cmos_vsync_d1),
            .I3 (write_req_ack));
	// LUT = (I0&~I3)|(I1&~I2) ;


endmodule


module encode
(
    input [1:0] N365,
    input [7:0] din,
    input N15_0,
    input c0,
    input c1,
    input clkin,
    input de,
    output [9:0] dout,
    output de_reg
);
    wire [3:0] N14;
    wire N28;
    wire [3:0] N74;
    wire [3:0] N91;
    wire N94;
    wire N97;
    wire N99;
    wire [4:0] N125;
    wire [9:0] N157;
    wire N172;
    wire N228;
    wire N229;
    wire N234;
    wire N237;
    wire [4:0] N243;
    wire [4:0] N245;
    wire N251;
    wire N258;
    wire N265;
    wire N272;
    wire N279;
    wire N286;
    wire N293;
    wire N300;
    wire N303;
    wire [1:0] N351;
    wire [1:0] N354;
    wire _N592;
    wire _N800;
    wire _N1681;
    wire _N1682;
    wire _N1683;
    wire _N1686;
    wire _N1687;
    wire _N1688;
    wire _N1689;
    wire _N1692;
    wire _N1693;
    wire _N1694;
    wire _N1695;
    wire _N6123;
    wire c0_q;
    wire c1_q;
    wire c1_reg;
    wire [4:0] cnt;
    wire de_q;
    wire decision3;
    wire [7:0] din_q;
    wire [4:0] \dvi_encoder_m0/encb/N94.co ;
    wire [4:0] \dvi_encoder_m0/encb/N97.co ;
    wire [4:0] \dvi_encoder_m0/encb/N99.co ;
    wire [5:0] \dvi_encoder_m0/encb/N243_5.co ;
    wire [5:0] \dvi_encoder_m0/encb/N245_8.co ;
    wire [3:0] n0q_m;
    wire [3:0] n1q_m;
    wire [4:0] nb1;
    wire [4:0] nb2;
    wire [4:0] nb3;
    wire [4:0] nb4;
    wire [4:0] nb5;
    wire [4:0] nb6;
    wire [4:0] nb7;
    wire [4:0] nb9;
    wire [8:0] q_m;
    wire [8:0] q_m_reg;

    GTP_LUT5 /* N14_1_ac1 */ #(
            .INIT(32'b11101000100000001000000000000000))
        N14_1_ac1 (
            .Z (N14[2]),
            .I0 (din[6]),
            .I1 (din[5]),
            .I2 (N365[0]),
            .I3 (din[4]),
            .I4 (din[7]));
	// LUT = (I0&I1&I2&I3)|(I0&I1&I2&I4)|(I0&I1&I3&I4)|(I0&I2&I3&I4)|(I1&I2&I3&I4) ;

    GTP_LUT1 /* N29 */ #(
            .INIT(2'b01))
        N29 (
            .Z (q_m[8]),
            .I0 (N28));
	// LUT = ~I0 ;

    GTP_LUT2 /* N36 */ #(
            .INIT(4'b0110))
        N36 (
            .Z (N351[0]),
            .I0 (din_q[3]),
            .I1 (N28));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT2 /* N41 */ #(
            .INIT(4'b0110))
        N41 (
            .Z (q_m[4]),
            .I0 (din_q[4]),
            .I1 (din_q[3]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N46 */ #(
            .INIT(16'b0110100110010110))
        N46 (
            .Z (q_m[5]),
            .I0 (N354[0]),
            .I1 (din_q[3]),
            .I2 (din_q[4]),
            .I3 (N28));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* N51 */ #(
            .INIT(16'b0110100110010110))
        N51 (
            .Z (q_m[6]),
            .I0 (din_q[3]),
            .I1 (din_q[6]),
            .I2 (din_q[4]),
            .I3 (N354[0]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N56_1 */ #(
            .INIT(4'b0110))
        N56_1 (
            .Z (_N6123),
            .I0 (din_q[7]),
            .I1 (N28));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N56_2 */ #(
            .INIT(8'b10010110))
        N56_2 (
            .Z (q_m[7]),
            .I0 (N28),
            .I1 (din_q[7]),
            .I2 (q_m[6]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N74_1_maj0_3 */ #(
            .INIT(32'b10111101111001110001100001000010))
        N74_1_maj0_3 (
            .Z (_N592),
            .I0 (N28),
            .I1 (N354[0]),
            .I2 (din_q[7]),
            .I3 (din_q[3]),
            .I4 (q_m[6]));
	// LUT = (~I0&~I2&I4)|(I0&I2&I4)|(I0&~I1&~I2&~I3)|(~I0&I1&I2&~I3)|(I0&I1&~I2&I3)|(~I0&~I1&I2&I3) ;

    GTP_LUT3 /* N74_1_sum0_3 */ #(
            .INIT(8'b10010110))
        N74_1_sum0_3 (
            .Z (N91[0]),
            .I0 (N354[0]),
            .I1 (din_q[7]),
            .I2 (din_q[3]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N74_1_sum1 */ #(
            .INIT(32'b10010000110001010110111100111010))
        N74_1_sum1 (
            .Z (N74[1]),
            .I0 (N28),
            .I1 (N354[0]),
            .I2 (din_q[4]),
            .I3 (din_q[3]),
            .I4 (_N592));
	// LUT = (I0&~I2&~I4)|(~I2&I3&~I4)|(I0&~I1&~I4)|(~I1&I2&~I3&~I4)|(~I0&I1&I3&~I4)|(~I0&~I2&~I3&I4)|(I1&I2&~I3&I4)|(I0&I1&I2&I4)|(~I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* N74_1_sum2 */ #(
            .INIT(32'b01101111101110100000000010000000))
        N74_1_sum2 (
            .Z (N74[2]),
            .I0 (N28),
            .I1 (N354[0]),
            .I2 (din_q[4]),
            .I3 (din_q[3]),
            .I4 (_N592));
	// LUT = (I0&~I2&I4)|(~I2&I3&I4)|(I0&~I1&I4)|(~I1&I2&~I3&I4)|(I0&I1&I2&~I3)|(~I0&I1&I3&I4) ;

    GTP_LUT5 /* N91_bc2 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N91_bc2 (
            .Z (N91[3]),
            .I0 (N354[1]),
            .I1 (N351[0]),
            .I2 (N354[0]),
            .I3 (_N6123),
            .I4 (q_m[6]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N91_sum1 */ #(
            .INIT(32'b10010101101010011001010101010110))
        N91_sum1 (
            .Z (N91[1]),
            .I0 (N354[1]),
            .I1 (N351[0]),
            .I2 (N354[0]),
            .I3 (_N6123),
            .I4 (q_m[6]));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3)|(~I0&I1&~I3&~I4)|(~I0&I2&~I3&~I4)|(I0&I1&~I3&I4)|(I0&I2&~I3&I4)|(~I0&~I1&~I2&I4)|(I0&I1&I2&I3)|(I0&~I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* N91_sum2 */ #(
            .INIT(32'b01111111010101110111111111111110))
        N91_sum2 (
            .Z (N91[2]),
            .I0 (N354[1]),
            .I1 (N351[0]),
            .I2 (N354[0]),
            .I3 (_N6123),
            .I4 (q_m[6]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I1)|(~I0&I2)|(I0&~I3&~I4)|(I0&~I1&~I2)|(~I1&~I2&I4) ;

    GTP_LUT5CARRY /* \N94.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N94.eq_0  (
            .COUT (\dvi_encoder_m0/encb/N94.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:78

    GTP_LUT5CARRY /* \N94.eq_1  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N94.eq_1  (
            .COUT (N94),
            .Z (),
            .CIN (\dvi_encoder_m0/encb/N94.co [0] ),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (),
            .I3 (n0q_m[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:78

    GTP_LUT5CARRY /* \N97.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N97.lt_0  (
            .COUT (\dvi_encoder_m0/encb/N97.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N97.lt_1  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N97.lt_1  (
            .COUT (N97),
            .Z (),
            .CIN (\dvi_encoder_m0/encb/N97.co [0] ),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (),
            .I3 (n0q_m[3]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N99.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N99.lt_0  (
            .COUT (\dvi_encoder_m0/encb/N99.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n0q_m[1]),
            .I3 (n1q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N99.lt_1  */ #(
            .INIT(32'b11110010111100100000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N99.lt_1  (
            .COUT (N99),
            .Z (),
            .CIN (\dvi_encoder_m0/encb/N99.co [0] ),
            .I0 (n0q_m[2]),
            .I1 (n1q_m[2]),
            .I2 (n0q_m[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I2) | (I0 & ~I1) ;
	// CARRY = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT3 /* N101 */ #(
            .INIT(8'b11100010))
        N101 (
            .Z (decision3),
            .I0 (N97),
            .I1 (cnt[4]),
            .I2 (N99));
	// LUT = (I0&~I1)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* N125_2 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_2 (
            .COUT (_N1681),
            .Z (N125[1]),
            .CIN (),
            .I0 (q_m_reg[8]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_3 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_3 (
            .COUT (_N1682),
            .Z (N125[2]),
            .CIN (_N1681),
            .I0 (q_m_reg[8]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I1 & I2) | (~I0 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_4 (
            .COUT (_N1683),
            .Z (N125[3]),
            .CIN (_N1682),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_5 (
            .COUT (),
            .Z (N125[4]),
            .CIN (_N1683),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5 /* N135_sum3_4 */ #(
            .INIT(32'b01010101010101010101010101010110))
        N135_sum3_4 (
            .Z (_N800),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (q_m_reg[8]),
            .I3 (cnt[2]),
            .I4 (cnt[1]));
	// LUT = (~I0&I1)|(~I0&I2)|(~I0&I3)|(~I0&I4)|(I0&~I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* N172_5 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_5 (
            .Z (N172),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (nb1[0]),
            .I3 (cnt[2]),
            .I4 (cnt[1]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N229 */ #(
            .INIT(16'b1100100000001000))
        N229_vname (
            .Z (N229),
            .I0 (N97),
            .I1 (de_reg),
            .I2 (cnt[4]),
            .I3 (N99));
    // defparam N229_vname.orig_name = N229;
	// LUT = (I0&I1&~I2)|(I1&I2&I3) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:3

    GTP_LUT5M /* N234 */ #(
            .INIT(32'b00101110001011100010111000011101))
        N234_vname (
            .Z (N234),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (c1_reg),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N234_vname.orig_name = N234;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT2 /* N237 */ #(
            .INIT(4'b0100))
        N237_vname (
            .Z (N237),
            .I0 (q_m_reg[8]),
            .I1 (N228));
    // defparam N237_vname.orig_name = N237;
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* N237_1 */ #(
            .INIT(8'b11001000))
        N237_1 (
            .Z (N228),
            .I0 (N94),
            .I1 (de_reg),
            .I2 (N172));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT3 /* \N243_0[0]  */ #(
            .INIT(8'b11011000))
        \N243_0[0]  (
            .Z (N243[0]),
            .I0 (N228),
            .I1 (nb5[0]),
            .I2 (N245[0]));
	// LUT = (~I0&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[1]  */ #(
            .INIT(8'b10111000))
        \N243_0[1]  (
            .Z (N243[1]),
            .I0 (nb5[1]),
            .I1 (N228),
            .I2 (N245[1]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[2]  */ #(
            .INIT(8'b10111000))
        \N243_0[2]  (
            .Z (N243[2]),
            .I0 (nb5[2]),
            .I1 (N228),
            .I2 (N245[2]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[3]  */ #(
            .INIT(8'b10111000))
        \N243_0[3]  (
            .Z (N243[3]),
            .I0 (nb5[3]),
            .I1 (N228),
            .I2 (N245[3]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[4]  */ #(
            .INIT(8'b10111000))
        \N243_0[4]  (
            .Z (N243[4]),
            .I0 (nb5[4]),
            .I1 (N228),
            .I2 (N245[4]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT4 /* \N243_4[1]  */ #(
            .INIT(16'b1100101011001100))
        \N243_4[1]  (
            .Z (nb7[1]),
            .I0 (n1q_m[1]),
            .I1 (n0q_m[1]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I1&~I3)|(I1&I2)|(I0&~I2&I3) ;

    GTP_LUT4 /* \N243_4[2]  */ #(
            .INIT(16'b1100101011001100))
        \N243_4[2]  (
            .Z (nb7[2]),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I1&~I3)|(I1&I2)|(I0&~I2&I3) ;

    GTP_LUT5CARRY /* \N243_5.fsub_1  */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_1  (
            .COUT (\dvi_encoder_m0/encb/N243_5.co [1] ),
            .Z (nb5[0]),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb6[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_2  */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_2  (
            .COUT (\dvi_encoder_m0/encb/N243_5.co [2] ),
            .Z (nb5[1]),
            .CIN (\dvi_encoder_m0/encb/N243_5.co [1] ),
            .I0 (nb7[0]),
            .I1 (nb6[0]),
            .I2 (nb7[1]),
            .I3 (nb6[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;
	// CARRY = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_3  (
            .COUT (\dvi_encoder_m0/encb/N243_5.co [3] ),
            .Z (nb5[2]),
            .CIN (\dvi_encoder_m0/encb/N243_5.co [2] ),
            .I0 (),
            .I1 (nb7[2]),
            .I2 (nb6[2]),
            .I3 (),
            .I4 (nb6[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) | (I0 & ~I1 & I2) | (~I0 & I1 & I2) ;
	// CARRY = (~I1 & ~I2) | (I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_4  */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_4  (
            .COUT (\dvi_encoder_m0/encb/N243_5.co [4] ),
            .Z (nb5[3]),
            .CIN (\dvi_encoder_m0/encb/N243_5.co [3] ),
            .I0 (),
            .I1 (N237),
            .I2 (nb6[3]),
            .I3 (n0q_m[3]),
            .I4 (nb6[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (~I2 & ~I3) | (~I1 & I2 & I3) | (I1 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_5  (
            .COUT (),
            .Z (nb5[4]),
            .CIN (\dvi_encoder_m0/encb/N243_5.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (nb6[4]),
            .I3 (),
            .I4 (nb6[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;

    GTP_LUT4 /* \N243_7[1]  */ #(
            .INIT(16'b1010110010101010))
        \N243_7[1]  (
            .Z (nb9[1]),
            .I0 (n1q_m[1]),
            .I1 (n0q_m[1]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I0&~I3)|(I0&I2)|(I1&~I2&I3) ;

    GTP_LUT4 /* \N243_7[2]  */ #(
            .INIT(16'b1010110010101010))
        \N243_7[2]  (
            .Z (nb9[2]),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I0&~I3)|(I0&I2)|(I1&~I2&I3) ;

    GTP_LUT5CARRY /* N243_8_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_1 (
            .COUT (_N1692),
            .Z (nb6[0]),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb1[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N243_8_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_2 (
            .COUT (_N1693),
            .Z (nb6[1]),
            .CIN (_N1692),
            .I0 (nb7[0]),
            .I1 (nb1[0]),
            .I2 (nb9[1]),
            .I3 (cnt[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (~I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I2 & I3) | (I0 & I1 & I3) | (I0 & I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_3 (
            .COUT (_N1694),
            .Z (nb6[2]),
            .CIN (_N1693),
            .I0 (),
            .I1 (nb9[2]),
            .I2 (cnt[2]),
            .I3 (),
            .I4 (cnt[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) | (I0 & I1 & I2) ;
	// CARRY = (I1 & ~I2) | (~I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_4 */ #(
            .INIT(32'b10010110010110100011110011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_4 (
            .COUT (_N1695),
            .Z (nb6[3]),
            .CIN (_N1694),
            .I0 (),
            .I1 (N237),
            .I2 (cnt[3]),
            .I3 (n0q_m[3]),
            .I4 (cnt[3]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (~I0 & I2 & ~I3) | (~I0 & I1 & ~I2 & I3) | (I0 & I1 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_5 */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_5 (
            .COUT (),
            .Z (nb6[4]),
            .CIN (_N1695),
            .I0 (),
            .I1 (),
            .I2 (cnt[4]),
            .I3 (),
            .I4 (cnt[4]),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5 /* \N245_3[1]  */ #(
            .INIT(32'b10111000100010111111000000001111))
        \N245_3[1]  (
            .Z (nb1[1]),
            .I0 (N125[1]),
            .I1 (de_reg),
            .I2 (q_m_reg[8]),
            .I3 (cnt[1]),
            .I4 (decision3));
	// LUT = (~I2&~I3&~I4)|(I2&I3&~I4)|(~I1&~I2&~I3)|(~I1&I2&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N245_3[2]  */ #(
            .INIT(32'b10101010101010101111110000000011))
        \N245_3[2]  (
            .Z (nb1[2]),
            .I0 (N125[2]),
            .I1 (cnt[1]),
            .I2 (q_m_reg[8]),
            .I3 (cnt[2]),
            .I4 (N229));
	// LUT = (I0&I4)|(I1&I3&~I4)|(I2&I3&~I4)|(~I1&~I2&~I3&~I4) ;

    GTP_LUT5M /* \N245_3[3]  */ #(
            .INIT(32'b10101010101010101100110011001001))
        \N245_3[3]  (
            .Z (nb1[3]),
            .I0 (N125[3]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (q_m_reg[8]),
            .I4 (N229),
            .ID (cnt[1]));

    GTP_LUT5M /* \N245_3[4]  */ #(
            .INIT(32'b10001101000011111000110100001111))
        \N245_3[4]  (
            .Z (nb1[4]),
            .I0 (N99),
            .I1 (N125[4]),
            .I2 (_N800),
            .I3 (de_reg),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_5[1]  */ #(
            .INIT(32'b11111000011100001111100001110000))
        \N245_5[1]  (
            .Z (nb3[1]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_5[2]  */ #(
            .INIT(32'b11111000011100001111100001110000))
        \N245_5[2]  (
            .Z (nb3[2]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[2]),
            .I3 (n0q_m[2]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5 /* \N245_5[3]  */ #(
            .INIT(32'b11001000000000000000100000000000))
        \N245_5[3]  (
            .Z (nb3[3]),
            .I0 (N97),
            .I1 (de_reg),
            .I2 (cnt[4]),
            .I3 (n0q_m[3]),
            .I4 (N99));
	// LUT = (I0&I1&~I2&I3)|(I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* N245_5_1 */ #(
            .INIT(32'b10001000100010000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_1 (
            .COUT (_N1686),
            .Z (N245[0]),
            .CIN (),
            .I0 (nb1[0]),
            .I1 (de_reg),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N245_5_2 */ #(
            .INIT(32'b00001100110000001111001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_2 (
            .COUT (_N1687),
            .Z (N245[1]),
            .CIN (_N1686),
            .I0 (nb1[0]),
            .I1 (de_reg),
            .I2 (nb2[1]),
            .I3 (nb1[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1 & I2 & ~I3) | (I1 & ~I2 & I3) ;
	// CARRY = (I2 & I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_3 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_3 (
            .COUT (_N1688),
            .Z (N245[2]),
            .CIN (_N1687),
            .I0 (),
            .I1 (nb2[2]),
            .I2 (nb1[2]),
            .I3 (de_reg),
            .I4 (nb1[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_4 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_4 (
            .COUT (_N1689),
            .Z (N245[3]),
            .CIN (_N1688),
            .I0 (),
            .I1 (nb2[3]),
            .I2 (nb1[3]),
            .I3 (de_reg),
            .I4 (nb1[3]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_5 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_5 (
            .COUT (),
            .Z (N245[4]),
            .CIN (_N1689),
            .I0 (),
            .I1 (nb2[4]),
            .I2 (nb1[4]),
            .I3 (de_reg),
            .I4 (nb1[4]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5M /* \N245_7[1]  */ #(
            .INIT(32'b11110111100000001111011110000000))
        \N245_7[1]  (
            .Z (nb4[1]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_7[2]  */ #(
            .INIT(32'b11110111100000001111011110000000))
        \N245_7[2]  (
            .Z (nb4[2]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[2]),
            .I3 (n0q_m[2]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5CARRY /* \N245_8.fsub_2  */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_2  (
            .COUT (\dvi_encoder_m0/encb/N245_8.co [2] ),
            .Z (nb2[1]),
            .CIN (),
            .I0 (nb4[1]),
            .I1 (nb3[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_3  */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_3  (
            .COUT (\dvi_encoder_m0/encb/N245_8.co [3] ),
            .Z (nb2[2]),
            .CIN (\dvi_encoder_m0/encb/N245_8.co [2] ),
            .I0 (nb4[1]),
            .I1 (nb3[1]),
            .I2 (nb4[2]),
            .I3 (nb3[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;
	// CARRY = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_4  */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_4  (
            .COUT (\dvi_encoder_m0/encb/N245_8.co [4] ),
            .Z (nb2[3]),
            .CIN (\dvi_encoder_m0/encb/N245_8.co [3] ),
            .I0 (),
            .I1 (N229),
            .I2 (nb3[3]),
            .I3 (n0q_m[3]),
            .I4 (nb3[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (~I2 & ~I3) | (~I1 & I2 & I3) | (I1 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_5  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_5  (
            .COUT (),
            .Z (nb2[4]),
            .CIN (\dvi_encoder_m0/encb/N245_8.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = () ? CIN : I4 ;

    GTP_LUT5 /* N251 */ #(
            .INIT(32'b00001111000011111011101110001000))
        N251_vname (
            .Z (N251),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[8]),
            .I3 (N157[0]),
            .I4 (N228));
    // defparam N251_vname.orig_name = N251;
	// LUT = (~I2&I4)|(~I1&I3&~I4)|(I0&I1&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5M /* N258 */ #(
            .INIT(32'b11010001001011101110001000101110))
        N258_vname (
            .Z (N258),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (q_m_reg[1]),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N258_vname.orig_name = N258;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N265 */ #(
            .INIT(32'b00001111000011111000100010111011))
        N265_vname (
            .Z (N265),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[8]),
            .I3 (N157[0]),
            .I4 (N228));
    // defparam N265_vname.orig_name = N265;
	// LUT = (~I2&I4)|(~I1&~I3&~I4)|(I0&I1&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5M /* N272 */ #(
            .INIT(32'b11010001001011101110001000101110))
        N272_vname (
            .Z (N272),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (q_m_reg[3]),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N272_vname.orig_name = N272;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5M /* N279 */ #(
            .INIT(32'b11010001001011101101000100011101))
        N279_vname (
            .Z (N279),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (q_m_reg[4]),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N279_vname.orig_name = N279;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5M /* N286 */ #(
            .INIT(32'b11010001001011101110001000101110))
        N286_vname (
            .Z (N286),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (q_m_reg[5]),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N286_vname.orig_name = N286;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5M /* N293 */ #(
            .INIT(32'b11010001001011101101000100011101))
        N293_vname (
            .Z (N293),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (q_m_reg[6]),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N293_vname.orig_name = N293;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5M /* N300 */ #(
            .INIT(32'b11010001001011101110001000101110))
        N300_vname (
            .Z (N300),
            .I0 (decision3),
            .I1 (N228),
            .I2 (q_m_reg[8]),
            .I3 (q_m_reg[7]),
            .I4 (de_reg),
            .ID (N157[0]));
    // defparam N300_vname.orig_name = N300;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT3 /* N303 */ #(
            .INIT(8'b11000101))
        N303_vname (
            .Z (N303),
            .I0 (N157[0]),
            .I1 (q_m_reg[8]),
            .I2 (de_reg));
    // defparam N303_vname.orig_name = N303;
	// LUT = (~I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT4 /* N354_maj0_3 */ #(
            .INIT(16'b0111110100010100))
        N354_maj0_3 (
            .Z (N354[1]),
            .I0 (N354[0]),
            .I1 (din_q[3]),
            .I2 (din_q[4]),
            .I3 (N28));
	// LUT = (~I0&I3)|(~I0&I1&~I2)|(I1&~I2&I3)|(~I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_DFF /* c0_q */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c0_q_vname (
            .Q (c0_q),
            .CLK (clkin),
            .D (c0));
    // defparam c0_q_vname.orig_name = c0_q;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* c0_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c0_reg (
            .Q (N157[0]),
            .CLK (clkin),
            .D (c0_q));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* c1_q */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c1_q_vname (
            .Q (c1_q),
            .CLK (clkin),
            .D (c1));
    // defparam c1_q_vname.orig_name = c1_q;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* c1_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c1_reg_vname (
            .Q (c1_reg),
            .CLK (clkin),
            .D (c1_q));
    // defparam c1_reg_vname.orig_name = c1_reg;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (nb1[0]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF /* de_q */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        de_q_vname (
            .Q (de_q),
            .CLK (clkin),
            .D (de));
    // defparam de_q_vname.orig_name = de_q;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* de_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        de_reg_vname (
            .Q (de_reg),
            .CLK (clkin),
            .D (de_q));
    // defparam de_reg_vname.orig_name = de_reg;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \din_q[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[3]  (
            .Q (din_q[3]),
            .CLK (clkin),
            .D (N365[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[4]  (
            .Q (din_q[4]),
            .CLK (clkin),
            .D (din[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[5]  (
            .Q (N354[0]),
            .CLK (clkin),
            .D (din[5]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[6]  (
            .Q (din_q[6]),
            .CLK (clkin),
            .D (din[6]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[7]  (
            .Q (din_q[7]),
            .CLK (clkin),
            .D (din[7]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF_C /* \dout[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[0]  (
            .Q (dout[0]),
            .C (N15_0),
            .CLK (clkin),
            .D (N251));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[1]  (
            .Q (dout[1]),
            .C (N15_0),
            .CLK (clkin),
            .D (N258));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[2]  (
            .Q (dout[2]),
            .C (N15_0),
            .CLK (clkin),
            .D (N265));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[3]  (
            .Q (dout[3]),
            .C (N15_0),
            .CLK (clkin),
            .D (N272));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[4]  (
            .Q (dout[4]),
            .C (N15_0),
            .CLK (clkin),
            .D (N279));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[5]  (
            .Q (dout[5]),
            .C (N15_0),
            .CLK (clkin),
            .D (N286));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[6]  (
            .Q (dout[6]),
            .C (N15_0),
            .CLK (clkin),
            .D (N293));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[7]  (
            .Q (dout[7]),
            .C (N15_0),
            .CLK (clkin),
            .D (N300));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[8]  (
            .Q (dout[8]),
            .C (N15_0),
            .CLK (clkin),
            .D (N303));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[9]  (
            .Q (dout[9]),
            .C (N15_0),
            .CLK (clkin),
            .D (N234));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF /* \n0q_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[0]  (
            .Q (nb7[0]),
            .CLK (clkin),
            .D (N91[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[1]  (
            .Q (n0q_m[1]),
            .CLK (clkin),
            .D (N91[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[2]  (
            .Q (n0q_m[2]),
            .CLK (clkin),
            .D (N91[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[3]  (
            .Q (n0q_m[3]),
            .CLK (clkin),
            .D (N91[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n1d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1d[2]  (
            .Q (N28),
            .CLK (clkin),
            .D (N14[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \n1q_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1q_m[1]  (
            .Q (n1q_m[1]),
            .CLK (clkin),
            .D (N74[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n1q_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1q_m[2]  (
            .Q (n1q_m[2]),
            .CLK (clkin),
            .D (N74[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \q_m_reg[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[1]  (
            .Q (q_m_reg[1]),
            .CLK (clkin),
            .D (N28));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[3]  (
            .Q (q_m_reg[3]),
            .CLK (clkin),
            .D (N351[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[4]  (
            .Q (q_m_reg[4]),
            .CLK (clkin),
            .D (q_m[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[5]  (
            .Q (q_m_reg[5]),
            .CLK (clkin),
            .D (q_m[5]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[6]  (
            .Q (q_m_reg[6]),
            .CLK (clkin),
            .D (q_m[6]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[7]  (
            .Q (q_m_reg[7]),
            .CLK (clkin),
            .D (q_m[7]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[8]  (
            .Q (q_m_reg[8]),
            .CLK (clkin),
            .D (q_m[8]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92


endmodule


module encode_unq6
(
    input [1:0] N365,
    input [7:0] din,
    input N15_0,
    input clkin,
    input de_reg,
    output [9:0] dout
);
    wire [3:0] N14;
    wire N28;
    wire [3:0] N74;
    wire [3:0] N91;
    wire N94;
    wire N97;
    wire N99;
    wire [4:0] N125;
    wire N172;
    wire N228;
    wire N229;
    wire N234;
    wire N237;
    wire [4:0] N243;
    wire [4:0] N245;
    wire N265;
    wire N272;
    wire N279;
    wire N286;
    wire N293;
    wire N300;
    wire N303;
    wire [1:0] N351;
    wire [1:0] N354;
    wire _N672;
    wire _N795;
    wire _N1706;
    wire _N1707;
    wire _N1708;
    wire _N1711;
    wire _N1712;
    wire _N1713;
    wire _N1714;
    wire _N1749;
    wire _N1750;
    wire _N1751;
    wire _N1752;
    wire _N6102;
    wire [4:0] cnt;
    wire decision3;
    wire [7:0] din_q;
    wire [4:0] \dvi_encoder_m0/encg/N94.co ;
    wire [4:0] \dvi_encoder_m0/encg/N97.co ;
    wire [4:0] \dvi_encoder_m0/encg/N99.co ;
    wire [5:0] \dvi_encoder_m0/encg/N243_5.co ;
    wire [5:0] \dvi_encoder_m0/encg/N245_8.co ;
    wire [3:0] n0q_m;
    wire [3:0] n1q_m;
    wire [4:0] nb1;
    wire [4:0] nb2;
    wire [4:0] nb3;
    wire [4:0] nb4;
    wire [4:0] nb5;
    wire [4:0] nb6;
    wire [4:0] nb7;
    wire [4:0] nb9;
    wire [8:0] q_m;
    wire [8:0] q_m_reg;

    GTP_LUT5 /* N14_1_ac1 */ #(
            .INIT(32'b11101000100000001000000000000000))
        N14_1_ac1 (
            .Z (N14[2]),
            .I0 (din[6]),
            .I1 (din[5]),
            .I2 (N365[0]),
            .I3 (din[4]),
            .I4 (din[7]));
	// LUT = (I0&I1&I2&I3)|(I0&I1&I2&I4)|(I0&I1&I3&I4)|(I0&I2&I3&I4)|(I1&I2&I3&I4) ;

    GTP_LUT1 /* N29 */ #(
            .INIT(2'b01))
        N29 (
            .Z (q_m[8]),
            .I0 (N28));
	// LUT = ~I0 ;

    GTP_LUT2 /* N36 */ #(
            .INIT(4'b0110))
        N36 (
            .Z (N351[0]),
            .I0 (din_q[3]),
            .I1 (N28));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT2 /* N41 */ #(
            .INIT(4'b0110))
        N41 (
            .Z (q_m[4]),
            .I0 (din_q[4]),
            .I1 (din_q[3]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N46 */ #(
            .INIT(16'b0110100110010110))
        N46 (
            .Z (q_m[5]),
            .I0 (N354[0]),
            .I1 (din_q[3]),
            .I2 (din_q[4]),
            .I3 (N28));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* N51 */ #(
            .INIT(16'b0110100110010110))
        N51 (
            .Z (q_m[6]),
            .I0 (din_q[3]),
            .I1 (din_q[6]),
            .I2 (din_q[4]),
            .I3 (N354[0]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N56_1 */ #(
            .INIT(4'b0110))
        N56_1 (
            .Z (_N6102),
            .I0 (din_q[7]),
            .I1 (N28));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N56_2 */ #(
            .INIT(8'b10010110))
        N56_2 (
            .Z (q_m[7]),
            .I0 (N28),
            .I1 (din_q[7]),
            .I2 (q_m[6]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N74_1_maj0_3 */ #(
            .INIT(32'b10111101111001110001100001000010))
        N74_1_maj0_3 (
            .Z (_N672),
            .I0 (N28),
            .I1 (N354[0]),
            .I2 (din_q[7]),
            .I3 (din_q[3]),
            .I4 (q_m[6]));
	// LUT = (~I0&~I2&I4)|(I0&I2&I4)|(I0&~I1&~I2&~I3)|(~I0&I1&I2&~I3)|(I0&I1&~I2&I3)|(~I0&~I1&I2&I3) ;

    GTP_LUT3 /* N74_1_sum0_3 */ #(
            .INIT(8'b10010110))
        N74_1_sum0_3 (
            .Z (N91[0]),
            .I0 (N354[0]),
            .I1 (din_q[7]),
            .I2 (din_q[3]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N74_1_sum1 */ #(
            .INIT(32'b10010000110001010110111100111010))
        N74_1_sum1 (
            .Z (N74[1]),
            .I0 (N28),
            .I1 (N354[0]),
            .I2 (din_q[4]),
            .I3 (din_q[3]),
            .I4 (_N672));
	// LUT = (I0&~I2&~I4)|(~I2&I3&~I4)|(I0&~I1&~I4)|(~I1&I2&~I3&~I4)|(~I0&I1&I3&~I4)|(~I0&~I2&~I3&I4)|(I1&I2&~I3&I4)|(I0&I1&I2&I4)|(~I0&~I1&I2&I3&I4) ;

    GTP_LUT5 /* N74_1_sum2 */ #(
            .INIT(32'b01101111101110100000000010000000))
        N74_1_sum2 (
            .Z (N74[2]),
            .I0 (N28),
            .I1 (N354[0]),
            .I2 (din_q[4]),
            .I3 (din_q[3]),
            .I4 (_N672));
	// LUT = (I0&~I2&I4)|(~I2&I3&I4)|(I0&~I1&I4)|(~I1&I2&~I3&I4)|(I0&I1&I2&~I3)|(~I0&I1&I3&I4) ;

    GTP_LUT5 /* N91_bc2 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N91_bc2 (
            .Z (N91[3]),
            .I0 (N354[1]),
            .I1 (N351[0]),
            .I2 (N354[0]),
            .I3 (_N6102),
            .I4 (q_m[6]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N91_sum1 */ #(
            .INIT(32'b10010101101010011001010101010110))
        N91_sum1 (
            .Z (N91[1]),
            .I0 (N354[1]),
            .I1 (N351[0]),
            .I2 (N354[0]),
            .I3 (_N6102),
            .I4 (q_m[6]));
	// LUT = (~I0&~I2&I3)|(~I0&~I1&I3)|(~I0&I1&~I3&~I4)|(~I0&I2&~I3&~I4)|(I0&I1&~I3&I4)|(I0&I2&~I3&I4)|(~I0&~I1&~I2&I4)|(I0&I1&I2&I3)|(I0&~I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* N91_sum2 */ #(
            .INIT(32'b01111111010101110111111111111110))
        N91_sum2 (
            .Z (N91[2]),
            .I0 (N354[1]),
            .I1 (N351[0]),
            .I2 (N354[0]),
            .I3 (_N6102),
            .I4 (q_m[6]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I1)|(~I0&I2)|(I0&~I3&~I4)|(I0&~I1&~I2)|(~I1&~I2&I4) ;

    GTP_LUT5CARRY /* \N94.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N94.eq_0  (
            .COUT (\dvi_encoder_m0/encg/N94.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:78

    GTP_LUT5CARRY /* \N94.eq_1  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N94.eq_1  (
            .COUT (N94),
            .Z (),
            .CIN (\dvi_encoder_m0/encg/N94.co [0] ),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (),
            .I3 (n0q_m[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:78

    GTP_LUT5CARRY /* \N97.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N97.lt_0  (
            .COUT (\dvi_encoder_m0/encg/N97.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N97.lt_1  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N97.lt_1  (
            .COUT (N97),
            .Z (),
            .CIN (\dvi_encoder_m0/encg/N97.co [0] ),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (),
            .I3 (n0q_m[3]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N99.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N99.lt_0  (
            .COUT (\dvi_encoder_m0/encg/N99.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n0q_m[1]),
            .I3 (n1q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N99.lt_1  */ #(
            .INIT(32'b11110010111100100000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N99.lt_1  (
            .COUT (N99),
            .Z (),
            .CIN (\dvi_encoder_m0/encg/N99.co [0] ),
            .I0 (n0q_m[2]),
            .I1 (n1q_m[2]),
            .I2 (n0q_m[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I2) | (I0 & ~I1) ;
	// CARRY = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT3 /* N101 */ #(
            .INIT(8'b11100010))
        N101 (
            .Z (decision3),
            .I0 (N97),
            .I1 (cnt[4]),
            .I2 (N99));
	// LUT = (I0&~I1)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* N125_2 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_2 (
            .COUT (_N1706),
            .Z (N125[1]),
            .CIN (),
            .I0 (q_m_reg[8]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_3 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_3 (
            .COUT (_N1707),
            .Z (N125[2]),
            .CIN (_N1706),
            .I0 (q_m_reg[8]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I1 & I2) | (~I0 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_4 (
            .COUT (_N1708),
            .Z (N125[3]),
            .CIN (_N1707),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_5 (
            .COUT (),
            .Z (N125[4]),
            .CIN (_N1708),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5 /* N135_sum3_4 */ #(
            .INIT(32'b01010101010101010101010101010110))
        N135_sum3_4 (
            .Z (_N795),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (q_m_reg[8]),
            .I3 (cnt[2]),
            .I4 (cnt[1]));
	// LUT = (~I0&I1)|(~I0&I2)|(~I0&I3)|(~I0&I4)|(I0&~I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* N172_5 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_5 (
            .Z (N172),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (nb1[0]),
            .I3 (cnt[2]),
            .I4 (cnt[1]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N229 */ #(
            .INIT(16'b1100100000001000))
        N229_vname (
            .Z (N229),
            .I0 (N97),
            .I1 (de_reg),
            .I2 (cnt[4]),
            .I3 (N99));
    // defparam N229_vname.orig_name = N229;
	// LUT = (I0&I1&~I2)|(I1&I2&I3) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:3

    GTP_LUT5M /* N234_6 */ #(
            .INIT(32'b00100011111011110010001111101111))
        N234_6 (
            .Z (N234),
            .I0 (N99),
            .I1 (N228),
            .I2 (de_reg),
            .I3 (q_m_reg[8]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT2 /* N237 */ #(
            .INIT(4'b0100))
        N237_vname (
            .Z (N237),
            .I0 (q_m_reg[8]),
            .I1 (N228));
    // defparam N237_vname.orig_name = N237;
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* N237_1 */ #(
            .INIT(8'b11001000))
        N237_1 (
            .Z (N228),
            .I0 (N94),
            .I1 (de_reg),
            .I2 (N172));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT3 /* \N243_0[0]  */ #(
            .INIT(8'b11011000))
        \N243_0[0]  (
            .Z (N243[0]),
            .I0 (N228),
            .I1 (nb5[0]),
            .I2 (N245[0]));
	// LUT = (~I0&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[1]  */ #(
            .INIT(8'b10111000))
        \N243_0[1]  (
            .Z (N243[1]),
            .I0 (nb5[1]),
            .I1 (N228),
            .I2 (N245[1]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[2]  */ #(
            .INIT(8'b10111000))
        \N243_0[2]  (
            .Z (N243[2]),
            .I0 (nb5[2]),
            .I1 (N228),
            .I2 (N245[2]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[3]  */ #(
            .INIT(8'b10111000))
        \N243_0[3]  (
            .Z (N243[3]),
            .I0 (nb5[3]),
            .I1 (N228),
            .I2 (N245[3]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[4]  */ #(
            .INIT(8'b10111000))
        \N243_0[4]  (
            .Z (N243[4]),
            .I0 (nb5[4]),
            .I1 (N228),
            .I2 (N245[4]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT4 /* \N243_4[1]  */ #(
            .INIT(16'b1100101011001100))
        \N243_4[1]  (
            .Z (nb7[1]),
            .I0 (n1q_m[1]),
            .I1 (n0q_m[1]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I1&~I3)|(I1&I2)|(I0&~I2&I3) ;

    GTP_LUT4 /* \N243_4[2]  */ #(
            .INIT(16'b1100101011001100))
        \N243_4[2]  (
            .Z (nb7[2]),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I1&~I3)|(I1&I2)|(I0&~I2&I3) ;

    GTP_LUT5CARRY /* \N243_5.fsub_1  */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_1  (
            .COUT (\dvi_encoder_m0/encg/N243_5.co [1] ),
            .Z (nb5[0]),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb6[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_2  */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_2  (
            .COUT (\dvi_encoder_m0/encg/N243_5.co [2] ),
            .Z (nb5[1]),
            .CIN (\dvi_encoder_m0/encg/N243_5.co [1] ),
            .I0 (nb7[0]),
            .I1 (nb6[0]),
            .I2 (nb7[1]),
            .I3 (nb6[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;
	// CARRY = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_3  (
            .COUT (\dvi_encoder_m0/encg/N243_5.co [3] ),
            .Z (nb5[2]),
            .CIN (\dvi_encoder_m0/encg/N243_5.co [2] ),
            .I0 (),
            .I1 (nb7[2]),
            .I2 (nb6[2]),
            .I3 (),
            .I4 (nb6[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) | (I0 & ~I1 & I2) | (~I0 & I1 & I2) ;
	// CARRY = (~I1 & ~I2) | (I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_4  */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_4  (
            .COUT (\dvi_encoder_m0/encg/N243_5.co [4] ),
            .Z (nb5[3]),
            .CIN (\dvi_encoder_m0/encg/N243_5.co [3] ),
            .I0 (),
            .I1 (N237),
            .I2 (nb6[3]),
            .I3 (n0q_m[3]),
            .I4 (nb6[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (~I2 & ~I3) | (~I1 & I2 & I3) | (I1 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_5  (
            .COUT (),
            .Z (nb5[4]),
            .CIN (\dvi_encoder_m0/encg/N243_5.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (nb6[4]),
            .I3 (),
            .I4 (nb6[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;

    GTP_LUT4 /* \N243_7[1]  */ #(
            .INIT(16'b1010110010101010))
        \N243_7[1]  (
            .Z (nb9[1]),
            .I0 (n1q_m[1]),
            .I1 (n0q_m[1]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I0&~I3)|(I0&I2)|(I1&~I2&I3) ;

    GTP_LUT4 /* \N243_7[2]  */ #(
            .INIT(16'b1010110010101010))
        \N243_7[2]  (
            .Z (nb9[2]),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I0&~I3)|(I0&I2)|(I1&~I2&I3) ;

    GTP_LUT5CARRY /* N243_8_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_1 (
            .COUT (_N1749),
            .Z (nb6[0]),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb1[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N243_8_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_2 (
            .COUT (_N1750),
            .Z (nb6[1]),
            .CIN (_N1749),
            .I0 (nb7[0]),
            .I1 (nb1[0]),
            .I2 (nb9[1]),
            .I3 (cnt[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (~I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I2 & I3) | (I0 & I1 & I3) | (I0 & I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_3 (
            .COUT (_N1751),
            .Z (nb6[2]),
            .CIN (_N1750),
            .I0 (),
            .I1 (nb9[2]),
            .I2 (cnt[2]),
            .I3 (),
            .I4 (cnt[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) | (I0 & I1 & I2) ;
	// CARRY = (I1 & ~I2) | (~I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_4 */ #(
            .INIT(32'b10010110010110100011110011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_4 (
            .COUT (_N1752),
            .Z (nb6[3]),
            .CIN (_N1751),
            .I0 (),
            .I1 (N237),
            .I2 (cnt[3]),
            .I3 (n0q_m[3]),
            .I4 (cnt[3]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (~I0 & I2 & ~I3) | (~I0 & I1 & ~I2 & I3) | (I0 & I1 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_5 */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_5 (
            .COUT (),
            .Z (nb6[4]),
            .CIN (_N1752),
            .I0 (),
            .I1 (),
            .I2 (cnt[4]),
            .I3 (),
            .I4 (cnt[4]),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5 /* \N245_3[1]  */ #(
            .INIT(32'b10111000100010111111000000001111))
        \N245_3[1]  (
            .Z (nb1[1]),
            .I0 (N125[1]),
            .I1 (de_reg),
            .I2 (q_m_reg[8]),
            .I3 (cnt[1]),
            .I4 (decision3));
	// LUT = (~I2&~I3&~I4)|(I2&I3&~I4)|(~I1&~I2&~I3)|(~I1&I2&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N245_3[2]  */ #(
            .INIT(32'b10101010101010101111110000000011))
        \N245_3[2]  (
            .Z (nb1[2]),
            .I0 (N125[2]),
            .I1 (cnt[1]),
            .I2 (q_m_reg[8]),
            .I3 (cnt[2]),
            .I4 (N229));
	// LUT = (I0&I4)|(I1&I3&~I4)|(I2&I3&~I4)|(~I1&~I2&~I3&~I4) ;

    GTP_LUT5M /* \N245_3[3]  */ #(
            .INIT(32'b10101010101010101100110011001001))
        \N245_3[3]  (
            .Z (nb1[3]),
            .I0 (N125[3]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (q_m_reg[8]),
            .I4 (N229),
            .ID (cnt[1]));

    GTP_LUT5M /* \N245_3[4]  */ #(
            .INIT(32'b10001101000011111000110100001111))
        \N245_3[4]  (
            .Z (nb1[4]),
            .I0 (N99),
            .I1 (N125[4]),
            .I2 (_N795),
            .I3 (de_reg),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_5[1]  */ #(
            .INIT(32'b11111000011100001111100001110000))
        \N245_5[1]  (
            .Z (nb3[1]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_5[2]  */ #(
            .INIT(32'b11111000011100001111100001110000))
        \N245_5[2]  (
            .Z (nb3[2]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[2]),
            .I3 (n0q_m[2]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5 /* \N245_5[3]  */ #(
            .INIT(32'b11001000000000000000100000000000))
        \N245_5[3]  (
            .Z (nb3[3]),
            .I0 (N97),
            .I1 (de_reg),
            .I2 (cnt[4]),
            .I3 (n0q_m[3]),
            .I4 (N99));
	// LUT = (I0&I1&~I2&I3)|(I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* N245_5_1 */ #(
            .INIT(32'b10001000100010000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_1 (
            .COUT (_N1711),
            .Z (N245[0]),
            .CIN (),
            .I0 (nb1[0]),
            .I1 (de_reg),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N245_5_2 */ #(
            .INIT(32'b00001100110000001111001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_2 (
            .COUT (_N1712),
            .Z (N245[1]),
            .CIN (_N1711),
            .I0 (nb1[0]),
            .I1 (de_reg),
            .I2 (nb2[1]),
            .I3 (nb1[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1 & I2 & ~I3) | (I1 & ~I2 & I3) ;
	// CARRY = (I2 & I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_3 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_3 (
            .COUT (_N1713),
            .Z (N245[2]),
            .CIN (_N1712),
            .I0 (),
            .I1 (nb2[2]),
            .I2 (nb1[2]),
            .I3 (de_reg),
            .I4 (nb1[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_4 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_4 (
            .COUT (_N1714),
            .Z (N245[3]),
            .CIN (_N1713),
            .I0 (),
            .I1 (nb2[3]),
            .I2 (nb1[3]),
            .I3 (de_reg),
            .I4 (nb1[3]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_5 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_5 (
            .COUT (),
            .Z (N245[4]),
            .CIN (_N1714),
            .I0 (),
            .I1 (nb2[4]),
            .I2 (nb1[4]),
            .I3 (de_reg),
            .I4 (nb1[4]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5M /* \N245_7[1]  */ #(
            .INIT(32'b11110111100000001111011110000000))
        \N245_7[1]  (
            .Z (nb4[1]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_7[2]  */ #(
            .INIT(32'b11110111100000001111011110000000))
        \N245_7[2]  (
            .Z (nb4[2]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[2]),
            .I3 (n0q_m[2]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5CARRY /* \N245_8.fsub_2  */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_2  (
            .COUT (\dvi_encoder_m0/encg/N245_8.co [2] ),
            .Z (nb2[1]),
            .CIN (),
            .I0 (nb4[1]),
            .I1 (nb3[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_3  */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_3  (
            .COUT (\dvi_encoder_m0/encg/N245_8.co [3] ),
            .Z (nb2[2]),
            .CIN (\dvi_encoder_m0/encg/N245_8.co [2] ),
            .I0 (nb4[1]),
            .I1 (nb3[1]),
            .I2 (nb4[2]),
            .I3 (nb3[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;
	// CARRY = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_4  */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_4  (
            .COUT (\dvi_encoder_m0/encg/N245_8.co [4] ),
            .Z (nb2[3]),
            .CIN (\dvi_encoder_m0/encg/N245_8.co [3] ),
            .I0 (),
            .I1 (N229),
            .I2 (nb3[3]),
            .I3 (n0q_m[3]),
            .I4 (nb3[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (~I2 & ~I3) | (~I1 & I2 & I3) | (I1 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_5  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_5  (
            .COUT (),
            .Z (nb2[4]),
            .CIN (\dvi_encoder_m0/encg/N245_8.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = () ? CIN : I4 ;

    GTP_LUT5M /* N265 */ #(
            .INIT(32'b00100011111011110010001111101111))
        N265_vname (
            .Z (N265),
            .I0 (N99),
            .I1 (N228),
            .I2 (de_reg),
            .I3 (q_m_reg[8]),
            .I4 (cnt[4]),
            .ID (N97));
    // defparam N265_vname.orig_name = N265;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N272 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N272_vname (
            .Z (N272),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[3]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N272_vname.orig_name = N272;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N279 */ #(
            .INIT(32'b11110000000011110111101101111011))
        N279_vname (
            .Z (N279),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[4]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N279_vname.orig_name = N279;
	// LUT = (~I1&~I4)|(I0&~I2&~I4)|(~I0&I2&~I4)|(~I2&~I3&I4)|(I2&I3&I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N286 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N286_vname (
            .Z (N286),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[5]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N286_vname.orig_name = N286;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N293 */ #(
            .INIT(32'b11110000000011110111101101111011))
        N293_vname (
            .Z (N293),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[6]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N293_vname.orig_name = N293;
	// LUT = (~I1&~I4)|(I0&~I2&~I4)|(~I0&I2&~I4)|(~I2&~I3&I4)|(I2&I3&I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N300 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N300_vname (
            .Z (N300),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[7]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N300_vname.orig_name = N300;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT2 /* N303 */ #(
            .INIT(4'b1011))
        N303_vname (
            .Z (N303),
            .I0 (q_m_reg[8]),
            .I1 (de_reg));
    // defparam N303_vname.orig_name = N303;
	// LUT = (~I1)|(I0) ;

    GTP_LUT4 /* N354_maj0_3 */ #(
            .INIT(16'b0111110100010100))
        N354_maj0_3 (
            .Z (N354[1]),
            .I0 (N354[0]),
            .I1 (din_q[3]),
            .I2 (din_q[4]),
            .I3 (N28));
	// LUT = (~I0&I3)|(~I0&I1&~I2)|(I1&~I2&I3)|(~I0&~I1&I2)|(~I1&I2&I3) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (nb1[0]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF /* \din_q[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[3]  (
            .Q (din_q[3]),
            .CLK (clkin),
            .D (N365[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[4]  (
            .Q (din_q[4]),
            .CLK (clkin),
            .D (din[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[5]  (
            .Q (N354[0]),
            .CLK (clkin),
            .D (din[5]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[6]  (
            .Q (din_q[6]),
            .CLK (clkin),
            .D (din[6]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[7]  (
            .Q (din_q[7]),
            .CLK (clkin),
            .D (din[7]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF_C /* \dout[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[2]  (
            .Q (dout[2]),
            .C (N15_0),
            .CLK (clkin),
            .D (N265));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[3]  (
            .Q (dout[3]),
            .C (N15_0),
            .CLK (clkin),
            .D (N272));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[4]  (
            .Q (dout[4]),
            .C (N15_0),
            .CLK (clkin),
            .D (N279));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[5]  (
            .Q (dout[5]),
            .C (N15_0),
            .CLK (clkin),
            .D (N286));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[6]  (
            .Q (dout[6]),
            .C (N15_0),
            .CLK (clkin),
            .D (N293));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[7]  (
            .Q (dout[7]),
            .C (N15_0),
            .CLK (clkin),
            .D (N300));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[8]  (
            .Q (dout[8]),
            .C (N15_0),
            .CLK (clkin),
            .D (N303));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[9]  (
            .Q (dout[9]),
            .C (N15_0),
            .CLK (clkin),
            .D (N234));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF /* \n0q_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[0]  (
            .Q (nb7[0]),
            .CLK (clkin),
            .D (N91[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[1]  (
            .Q (n0q_m[1]),
            .CLK (clkin),
            .D (N91[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[2]  (
            .Q (n0q_m[2]),
            .CLK (clkin),
            .D (N91[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[3]  (
            .Q (n0q_m[3]),
            .CLK (clkin),
            .D (N91[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n1d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1d[2]  (
            .Q (N28),
            .CLK (clkin),
            .D (N14[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \n1q_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1q_m[1]  (
            .Q (n1q_m[1]),
            .CLK (clkin),
            .D (N74[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n1q_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1q_m[2]  (
            .Q (n1q_m[2]),
            .CLK (clkin),
            .D (N74[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \q_m_reg[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[3]  (
            .Q (q_m_reg[3]),
            .CLK (clkin),
            .D (N351[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[4]  (
            .Q (q_m_reg[4]),
            .CLK (clkin),
            .D (q_m[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[5]  (
            .Q (q_m_reg[5]),
            .CLK (clkin),
            .D (q_m[5]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[6]  (
            .Q (q_m_reg[6]),
            .CLK (clkin),
            .D (q_m[6]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[7]  (
            .Q (q_m_reg[7]),
            .CLK (clkin),
            .D (q_m[7]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[8]  (
            .Q (q_m_reg[8]),
            .CLK (clkin),
            .D (q_m[8]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92


endmodule


module encode_unq8
(
    input [7:0] din,
    input N15_0,
    input clkin,
    input de_reg,
    output [9:0] dout
);
    wire [3:0] N14;
    wire [3:0] N74;
    wire [3:0] N91;
    wire N94;
    wire N97;
    wire N99;
    wire [4:0] N125;
    wire N172;
    wire N228;
    wire N229;
    wire N234;
    wire N237;
    wire [4:0] N243;
    wire [4:0] N245;
    wire N251;
    wire N258;
    wire N265;
    wire N272;
    wire N279;
    wire N286;
    wire N293;
    wire N300;
    wire N303;
    wire [1:0] N354;
    wire [2:0] N360;
    wire [2:0] N374;
    wire _N740;
    wire _N807;
    wire _N1306;
    wire _N1307;
    wire _N1308;
    wire _N1309;
    wire _N1763;
    wire _N1764;
    wire _N1765;
    wire _N1768;
    wire _N1769;
    wire _N1770;
    wire _N1771;
    wire _N5980;
    wire _N6172;
    wire [4:0] cnt;
    wire decision3;
    wire [7:0] din_q;
    wire [4:0] \dvi_encoder_m0/encr/N94.co ;
    wire [4:0] \dvi_encoder_m0/encr/N97.co ;
    wire [4:0] \dvi_encoder_m0/encr/N99.co ;
    wire [5:0] \dvi_encoder_m0/encr/N243_5.co ;
    wire [5:0] \dvi_encoder_m0/encr/N245_8.co ;
    wire [3:0] n0q_m;
    wire [3:0] n1q_m;
    wire [4:0] nb1;
    wire [4:0] nb2;
    wire [4:0] nb3;
    wire [4:0] nb4;
    wire [4:0] nb5;
    wire [4:0] nb6;
    wire [4:0] nb7;
    wire [4:0] nb9;
    wire [8:0] q_m;
    wire [8:0] q_m_reg;

    GTP_LUT3 /* N14_1_maj0_3 */ #(
            .INIT(8'b11101000))
        N14_1_maj0_3 (
            .Z (_N740),
            .I0 (din[6]),
            .I1 (din[7]),
            .I2 (N374[0]));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_LUT5 /* N14_1_sum2 */ #(
            .INIT(32'b11111110111010001000000000000000))
        N14_1_sum2 (
            .Z (N14[2]),
            .I0 (din[5]),
            .I1 (din[4]),
            .I2 (din[2]),
            .I3 (din[3]),
            .I4 (_N740));
	// LUT = (I0&I1&I4)|(I0&I2&I4)|(I0&I3&I4)|(I1&I2&I4)|(I1&I3&I4)|(I2&I3&I4)|(I0&I1&I2&I3) ;

    GTP_LUT3 /* N36 */ #(
            .INIT(8'b10010110))
        N36 (
            .Z (q_m[3]),
            .I0 (q_m[2]),
            .I1 (din_q[3]),
            .I2 (q_m[1]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* N41 */ #(
            .INIT(8'b10010110))
        N41 (
            .Z (q_m[4]),
            .I0 (din_q[4]),
            .I1 (din_q[3]),
            .I2 (q_m[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N46 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N46 (
            .Z (q_m[5]),
            .I0 (q_m[2]),
            .I1 (N354[0]),
            .I2 (din_q[3]),
            .I3 (din_q[4]),
            .I4 (q_m[1]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* N51 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N51 (
            .Z (q_m[6]),
            .I0 (N354[0]),
            .I1 (din_q[6]),
            .I2 (din_q[3]),
            .I3 (din_q[4]),
            .I4 (q_m[2]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N56_1 */ #(
            .INIT(4'b0110))
        N56_1 (
            .Z (_N6172),
            .I0 (din_q[7]),
            .I1 (q_m[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N56_2 */ #(
            .INIT(8'b10010110))
        N56_2 (
            .Z (q_m[7]),
            .I0 (q_m[1]),
            .I1 (din_q[7]),
            .I2 (q_m[6]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT1 /* N58_1 */ #(
            .INIT(2'b01))
        N58_1 (
            .Z (q_m[8]),
            .I0 (q_m[1]));
	// LUT = ~I0 ;

    GTP_LUT3 /* N74_1_sum0_3 */ #(
            .INIT(8'b10010110))
        N74_1_sum0_3 (
            .Z (N91[0]),
            .I0 (N360[0]),
            .I1 (q_m[1]),
            .I2 (din_q[7]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N74_1_sum1 */ #(
            .INIT(32'b00110110011000111100011001101100))
        N74_1_sum1 (
            .Z (N74[1]),
            .I0 (N360[0]),
            .I1 (N360[1]),
            .I2 (din_q[7]),
            .I3 (q_m[1]),
            .I4 (q_m[6]));
	// LUT = (I1&~I2&~I3&~I4)|(I1&I2&I3&~I4)|(~I1&~I2&~I3&I4)|(I0&~I1&I2&~I3)|(~I0&I1&I2&~I3)|(I0&~I1&~I2&I3)|(~I0&I1&~I2&I3)|(~I1&I2&I3&I4) ;

    GTP_LUT5 /* N74_1_sum2_1 */ #(
            .INIT(32'b10100100001010000000000000000010))
        N74_1_sum2_1 (
            .Z (_N5980),
            .I0 (q_m[2]),
            .I1 (N354[0]),
            .I2 (din_q[3]),
            .I3 (din_q[4]),
            .I4 (q_m[1]));
	// LUT = (I0&~I1&I2&I4)|(I0&I2&I3&I4)|(I0&~I1&~I2&~I3&~I4)|(I0&I1&~I2&~I3&I4)|(~I0&I1&~I2&I3&I4) ;

    GTP_LUT5 /* N74_1_sum2_2 */ #(
            .INIT(32'b01111000001111000111100011110000))
        N74_1_sum2_2 (
            .Z (N74[2]),
            .I0 (N360[0]),
            .I1 (N360[1]),
            .I2 (_N5980),
            .I3 (_N6172),
            .I4 (q_m[6]));
	// LUT = (~I1&I2)|(I2&~I3&~I4)|(~I0&I2&I3)|(I1&~I2&~I3&I4)|(I0&I1&~I2&I3) ;

    GTP_LUT5 /* N91_bc2 */ #(
            .INIT(32'b10000000010000001000000000000001))
        N91_bc2 (
            .Z (N91[3]),
            .I0 (N360[0]),
            .I1 (N360[1]),
            .I2 (_N5980),
            .I3 (_N6172),
            .I4 (q_m[6]));
	// LUT = (I0&I1&I2&I3)|(~I0&~I1&~I2&~I3&~I4)|(~I0&I1&I2&~I3&I4) ;

    GTP_LUT5 /* N91_sum1 */ #(
            .INIT(32'b10010011001110010110001100110110))
        N91_sum1 (
            .Z (N91[1]),
            .I0 (N360[0]),
            .I1 (N360[1]),
            .I2 (din_q[7]),
            .I3 (q_m[1]),
            .I4 (q_m[6]));
	// LUT = (I0&~I1&~I4)|(~I1&I2&~I3)|(~I1&~I2&I3)|(~I0&~I1&I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&~I2&~I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* N91_sum2 */ #(
            .INIT(32'b00001111100001110000111100011110))
        N91_sum2 (
            .Z (N91[2]),
            .I0 (N360[0]),
            .I1 (N360[1]),
            .I2 (_N5980),
            .I3 (_N6172),
            .I4 (q_m[6]));
	// LUT = (~I2&I3)|(I0&~I2&~I4)|(~I1&~I2&I4)|(~I0&I1&~I2)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT5CARRY /* \N94.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N94.eq_0  (
            .COUT (\dvi_encoder_m0/encr/N94.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:78

    GTP_LUT5CARRY /* \N94.eq_1  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N94.eq_1  (
            .COUT (N94),
            .Z (),
            .CIN (\dvi_encoder_m0/encr/N94.co [0] ),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (),
            .I3 (n0q_m[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:78

    GTP_LUT5CARRY /* \N97.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N97.lt_0  (
            .COUT (\dvi_encoder_m0/encr/N97.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N97.lt_1  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N97.lt_1  (
            .COUT (N97),
            .Z (),
            .CIN (\dvi_encoder_m0/encr/N97.co [0] ),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (),
            .I3 (n0q_m[3]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N99.lt_0  */ #(
            .INIT(32'b00100000111100100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N99.lt_0  (
            .COUT (\dvi_encoder_m0/encr/N99.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb7[0]),
            .I2 (n0q_m[1]),
            .I3 (n1q_m[1]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* \N99.lt_1  */ #(
            .INIT(32'b11110010111100100000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N99.lt_1  (
            .COUT (N99),
            .Z (),
            .CIN (\dvi_encoder_m0/encr/N99.co [0] ),
            .I0 (n0q_m[2]),
            .I1 (n1q_m[2]),
            .I2 (n0q_m[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I2) | (I0 & ~I1) ;
	// CARRY = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT3 /* N101 */ #(
            .INIT(8'b11100010))
        N101 (
            .Z (decision3),
            .I0 (N97),
            .I1 (cnt[4]),
            .I2 (N99));
	// LUT = (I0&~I1)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:82

    GTP_LUT5CARRY /* N125_2 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_2 (
            .COUT (_N1763),
            .Z (N125[1]),
            .CIN (),
            .I0 (q_m_reg[8]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_3 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_3 (
            .COUT (_N1764),
            .Z (N125[2]),
            .CIN (_N1763),
            .I0 (q_m_reg[8]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I1 & I2) | (~I0 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_4 (
            .COUT (_N1765),
            .Z (N125[3]),
            .CIN (_N1764),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5CARRY /* N125_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N125_5 (
            .COUT (),
            .Z (N125[4]),
            .CIN (_N1765),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:126

    GTP_LUT5 /* N135_sum3_4 */ #(
            .INIT(32'b01010101010101010101010101010110))
        N135_sum3_4 (
            .Z (_N807),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (q_m_reg[8]),
            .I3 (cnt[2]),
            .I4 (cnt[1]));
	// LUT = (~I0&I1)|(~I0&I2)|(~I0&I3)|(~I0&I4)|(I0&~I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* N172_5 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N172_5 (
            .Z (N172),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (nb1[0]),
            .I3 (cnt[2]),
            .I4 (cnt[1]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N229 */ #(
            .INIT(16'b1100100000001000))
        N229_vname (
            .Z (N229),
            .I0 (N97),
            .I1 (de_reg),
            .I2 (cnt[4]),
            .I3 (N99));
    // defparam N229_vname.orig_name = N229;
	// LUT = (I0&I1&~I2)|(I1&I2&I3) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:3

    GTP_LUT5M /* N234_6 */ #(
            .INIT(32'b00100011111011110010001111101111))
        N234_6 (
            .Z (N234),
            .I0 (N99),
            .I1 (N228),
            .I2 (de_reg),
            .I3 (q_m_reg[8]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT2 /* N237 */ #(
            .INIT(4'b0100))
        N237_vname (
            .Z (N237),
            .I0 (q_m_reg[8]),
            .I1 (N228));
    // defparam N237_vname.orig_name = N237;
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* N237_1 */ #(
            .INIT(8'b11001000))
        N237_1 (
            .Z (N228),
            .I0 (N94),
            .I1 (de_reg),
            .I2 (N172));
	// LUT = (I0&I1)|(I1&I2) ;

    GTP_LUT3 /* \N243_0[0]  */ #(
            .INIT(8'b11011000))
        \N243_0[0]  (
            .Z (N243[0]),
            .I0 (N228),
            .I1 (nb5[0]),
            .I2 (N245[0]));
	// LUT = (~I0&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[1]  */ #(
            .INIT(8'b10111000))
        \N243_0[1]  (
            .Z (N243[1]),
            .I0 (nb5[1]),
            .I1 (N228),
            .I2 (N245[1]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[2]  */ #(
            .INIT(8'b10111000))
        \N243_0[2]  (
            .Z (N243[2]),
            .I0 (nb5[2]),
            .I1 (N228),
            .I2 (N245[2]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[3]  */ #(
            .INIT(8'b10111000))
        \N243_0[3]  (
            .Z (N243[3]),
            .I0 (nb5[3]),
            .I1 (N228),
            .I2 (N245[3]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT3 /* \N243_0[4]  */ #(
            .INIT(8'b10111000))
        \N243_0[4]  (
            .Z (N243[4]),
            .I0 (nb5[4]),
            .I1 (N228),
            .I2 (N245[4]));
	// LUT = (~I1&I2)|(I0&I1) ;

    GTP_LUT4 /* \N243_4[1]  */ #(
            .INIT(16'b1100101011001100))
        \N243_4[1]  (
            .Z (nb7[1]),
            .I0 (n1q_m[1]),
            .I1 (n0q_m[1]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I1&~I3)|(I1&I2)|(I0&~I2&I3) ;

    GTP_LUT4 /* \N243_4[2]  */ #(
            .INIT(16'b1100101011001100))
        \N243_4[2]  (
            .Z (nb7[2]),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I1&~I3)|(I1&I2)|(I0&~I2&I3) ;

    GTP_LUT5CARRY /* \N243_5.fsub_1  */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_1  (
            .COUT (\dvi_encoder_m0/encr/N243_5.co [1] ),
            .Z (nb5[0]),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb6[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_2  */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_2  (
            .COUT (\dvi_encoder_m0/encr/N243_5.co [2] ),
            .Z (nb5[1]),
            .CIN (\dvi_encoder_m0/encr/N243_5.co [1] ),
            .I0 (nb7[0]),
            .I1 (nb6[0]),
            .I2 (nb7[1]),
            .I3 (nb6[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;
	// CARRY = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_3  */ #(
            .INIT(32'b01101001011010011100001111000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_3  (
            .COUT (\dvi_encoder_m0/encr/N243_5.co [3] ),
            .Z (nb5[2]),
            .CIN (\dvi_encoder_m0/encr/N243_5.co [2] ),
            .I0 (),
            .I1 (nb7[2]),
            .I2 (nb6[2]),
            .I3 (),
            .I4 (nb6[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) | (I0 & ~I1 & I2) | (~I0 & I1 & I2) ;
	// CARRY = (~I1 & ~I2) | (I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_4  */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_4  (
            .COUT (\dvi_encoder_m0/encr/N243_5.co [4] ),
            .Z (nb5[3]),
            .CIN (\dvi_encoder_m0/encr/N243_5.co [3] ),
            .I0 (),
            .I1 (N237),
            .I2 (nb6[3]),
            .I3 (n0q_m[3]),
            .I4 (nb6[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (~I2 & ~I3) | (~I1 & I2 & I3) | (I1 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N243_5.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N243_5.fsub_5  (
            .COUT (),
            .Z (nb5[4]),
            .CIN (\dvi_encoder_m0/encr/N243_5.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (nb6[4]),
            .I3 (),
            .I4 (nb6[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;

    GTP_LUT4 /* \N243_7[1]  */ #(
            .INIT(16'b1010110010101010))
        \N243_7[1]  (
            .Z (nb9[1]),
            .I0 (n1q_m[1]),
            .I1 (n0q_m[1]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I0&~I3)|(I0&I2)|(I1&~I2&I3) ;

    GTP_LUT4 /* \N243_7[2]  */ #(
            .INIT(16'b1010110010101010))
        \N243_7[2]  (
            .Z (nb9[2]),
            .I0 (n1q_m[2]),
            .I1 (n0q_m[2]),
            .I2 (q_m_reg[8]),
            .I3 (N228));
	// LUT = (I0&~I3)|(I0&I2)|(I1&~I2&I3) ;

    GTP_LUT5CARRY /* N243_8_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_1 (
            .COUT (_N1306),
            .Z (nb6[0]),
            .CIN (),
            .I0 (nb7[0]),
            .I1 (nb1[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N243_8_2 */ #(
            .INIT(32'b10000111011110001111100010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_2 (
            .COUT (_N1307),
            .Z (nb6[1]),
            .CIN (_N1306),
            .I0 (nb7[0]),
            .I1 (nb1[0]),
            .I2 (nb9[1]),
            .I3 (cnt[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2 & ~I3) | (~I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (~I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I2 & I3) | (I0 & I1 & I3) | (I0 & I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_3 */ #(
            .INIT(32'b10010110100101100011110000111100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_3 (
            .COUT (_N1308),
            .Z (nb6[2]),
            .CIN (_N1307),
            .I0 (),
            .I1 (nb9[2]),
            .I2 (cnt[2]),
            .I3 (),
            .I4 (cnt[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & I1 & ~I2) | (~I0 & ~I1 & I2) | (I0 & I1 & I2) ;
	// CARRY = (I1 & ~I2) | (~I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_4 */ #(
            .INIT(32'b10010110010110100011110011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_4 (
            .COUT (_N1309),
            .Z (nb6[3]),
            .CIN (_N1308),
            .I0 (),
            .I1 (N237),
            .I2 (cnt[3]),
            .I3 (n0q_m[3]),
            .I4 (cnt[3]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (~I0 & I2 & ~I3) | (~I0 & I1 & ~I2 & I3) | (I0 & I1 & I2 & I3) | (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N243_8_5 */ #(
            .INIT(32'b01011010010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N243_8_5 (
            .COUT (),
            .Z (nb6[4]),
            .CIN (_N1309),
            .I0 (),
            .I1 (),
            .I2 (cnt[4]),
            .I3 (),
            .I4 (cnt[4]),
            .ID ());
	// LUT = (I0 & ~I2) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5 /* \N245_3[1]  */ #(
            .INIT(32'b10111000100010111111000000001111))
        \N245_3[1]  (
            .Z (nb1[1]),
            .I0 (N125[1]),
            .I1 (de_reg),
            .I2 (q_m_reg[8]),
            .I3 (cnt[1]),
            .I4 (decision3));
	// LUT = (~I2&~I3&~I4)|(I2&I3&~I4)|(~I1&~I2&~I3)|(~I1&I2&I3)|(I0&I1&I4) ;

    GTP_LUT5 /* \N245_3[2]  */ #(
            .INIT(32'b10101010101010101111110000000011))
        \N245_3[2]  (
            .Z (nb1[2]),
            .I0 (N125[2]),
            .I1 (cnt[1]),
            .I2 (q_m_reg[8]),
            .I3 (cnt[2]),
            .I4 (N229));
	// LUT = (I0&I4)|(I1&I3&~I4)|(I2&I3&~I4)|(~I1&~I2&~I3&~I4) ;

    GTP_LUT5M /* \N245_3[3]  */ #(
            .INIT(32'b10101010101010101100110011001001))
        \N245_3[3]  (
            .Z (nb1[3]),
            .I0 (N125[3]),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (q_m_reg[8]),
            .I4 (N229),
            .ID (cnt[1]));

    GTP_LUT5M /* \N245_3[4]  */ #(
            .INIT(32'b10001101000011111000110100001111))
        \N245_3[4]  (
            .Z (nb1[4]),
            .I0 (N99),
            .I1 (N125[4]),
            .I2 (_N807),
            .I3 (de_reg),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_5[1]  */ #(
            .INIT(32'b11111000011100001111100001110000))
        \N245_5[1]  (
            .Z (nb3[1]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_5[2]  */ #(
            .INIT(32'b11111000011100001111100001110000))
        \N245_5[2]  (
            .Z (nb3[2]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[2]),
            .I3 (n0q_m[2]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5 /* \N245_5[3]  */ #(
            .INIT(32'b11001000000000000000100000000000))
        \N245_5[3]  (
            .Z (nb3[3]),
            .I0 (N97),
            .I1 (de_reg),
            .I2 (cnt[4]),
            .I3 (n0q_m[3]),
            .I4 (N99));
	// LUT = (I0&I1&~I2&I3)|(I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* N245_5_1 */ #(
            .INIT(32'b10001000100010000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_1 (
            .COUT (_N1768),
            .Z (N245[0]),
            .CIN (),
            .I0 (nb1[0]),
            .I1 (de_reg),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N245_5_2 */ #(
            .INIT(32'b00001100110000001111001100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_2 (
            .COUT (_N1769),
            .Z (N245[1]),
            .CIN (_N1768),
            .I0 (nb1[0]),
            .I1 (de_reg),
            .I2 (nb2[1]),
            .I3 (nb1[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1 & I2 & ~I3) | (I1 & ~I2 & I3) ;
	// CARRY = (I2 & I3) | (~I1 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_3 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_3 (
            .COUT (_N1770),
            .Z (N245[2]),
            .CIN (_N1769),
            .I0 (),
            .I1 (nb2[2]),
            .I2 (nb1[2]),
            .I3 (de_reg),
            .I4 (nb1[2]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_4 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_4 (
            .COUT (_N1771),
            .Z (N245[3]),
            .CIN (_N1770),
            .I0 (),
            .I1 (nb2[3]),
            .I2 (nb1[3]),
            .I3 (de_reg),
            .I4 (nb1[3]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N245_5_5 */ #(
            .INIT(32'b10010110000000000011110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_5_5 (
            .COUT (),
            .Z (N245[4]),
            .CIN (_N1771),
            .I0 (),
            .I1 (nb2[4]),
            .I2 (nb1[4]),
            .I3 (de_reg),
            .I4 (nb1[4]),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5M /* \N245_7[1]  */ #(
            .INIT(32'b11110111100000001111011110000000))
        \N245_7[1]  (
            .Z (nb4[1]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[1]),
            .I3 (n0q_m[1]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5M /* \N245_7[2]  */ #(
            .INIT(32'b11110111100000001111011110000000))
        \N245_7[2]  (
            .Z (nb4[2]),
            .I0 (N99),
            .I1 (de_reg),
            .I2 (n1q_m[2]),
            .I3 (n0q_m[2]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5CARRY /* \N245_8.fsub_2  */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_2  (
            .COUT (\dvi_encoder_m0/encr/N245_8.co [2] ),
            .Z (nb2[1]),
            .CIN (),
            .I0 (nb4[1]),
            .I1 (nb3[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_3  */ #(
            .INIT(32'b00101101110100101101111100001101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_3  (
            .COUT (\dvi_encoder_m0/encr/N245_8.co [3] ),
            .Z (nb2[2]),
            .CIN (\dvi_encoder_m0/encr/N245_8.co [2] ),
            .I0 (nb4[1]),
            .I1 (nb3[1]),
            .I2 (nb4[2]),
            .I3 (nb3[2]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (~I0 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I0 & ~I2 & I3) | (I0 & ~I1 & I2 & I3) ;
	// CARRY = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_4  */ #(
            .INIT(32'b10010110101001010011110000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_4  (
            .COUT (\dvi_encoder_m0/encr/N245_8.co [4] ),
            .Z (nb2[3]),
            .CIN (\dvi_encoder_m0/encr/N245_8.co [3] ),
            .I0 (),
            .I1 (N229),
            .I2 (nb3[3]),
            .I3 (n0q_m[3]),
            .I4 (nb3[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (~I2 & ~I3) | (~I1 & I2 & I3) | (I1 & ~I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N245_8.fsub_5  */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N245_8.fsub_5  (
            .COUT (),
            .Z (nb2[4]),
            .CIN (\dvi_encoder_m0/encr/N245_8.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = () ? CIN : I4 ;

    GTP_LUT5M /* N251_6 */ #(
            .INIT(32'b00100000111011000010000011101100))
        N251_6 (
            .Z (N251),
            .I0 (N99),
            .I1 (N228),
            .I2 (de_reg),
            .I3 (q_m_reg[8]),
            .I4 (cnt[4]),
            .ID (N97));

    GTP_LUT5 /* N258 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N258_vname (
            .Z (N258),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[1]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N258_vname.orig_name = N258;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N265 */ #(
            .INIT(32'b11110000000011110111101101111011))
        N265_vname (
            .Z (N265),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[2]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N265_vname.orig_name = N265;
	// LUT = (~I1&~I4)|(I0&~I2&~I4)|(~I0&I2&~I4)|(~I2&~I3&I4)|(I2&I3&I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N272 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N272_vname (
            .Z (N272),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[3]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N272_vname.orig_name = N272;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N279 */ #(
            .INIT(32'b11110000000011110111101101111011))
        N279_vname (
            .Z (N279),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[4]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N279_vname.orig_name = N279;
	// LUT = (~I1&~I4)|(I0&~I2&~I4)|(~I0&I2&~I4)|(~I2&~I3&I4)|(I2&I3&I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N286 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N286_vname (
            .Z (N286),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[5]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N286_vname.orig_name = N286;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N293 */ #(
            .INIT(32'b11110000000011110111101101111011))
        N293_vname (
            .Z (N293),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[6]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N293_vname.orig_name = N293;
	// LUT = (~I1&~I4)|(I0&~I2&~I4)|(~I0&I2&~I4)|(~I2&~I3&I4)|(I2&I3&I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT5 /* N300 */ #(
            .INIT(32'b11110000000011110100100001001000))
        N300_vname (
            .Z (N300),
            .I0 (decision3),
            .I1 (de_reg),
            .I2 (q_m_reg[7]),
            .I3 (q_m_reg[8]),
            .I4 (N228));
    // defparam N300_vname.orig_name = N300;
	// LUT = (~I2&~I3&I4)|(I2&I3&I4)|(I0&I1&~I2&~I4)|(~I0&I1&I2&~I4) ;
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_LUT2 /* N303 */ #(
            .INIT(4'b1011))
        N303_vname (
            .Z (N303),
            .I0 (q_m_reg[8]),
            .I1 (de_reg));
    // defparam N303_vname.orig_name = N303;
	// LUT = (~I1)|(I0) ;

    GTP_LUT3 /* N360_sum0 */ #(
            .INIT(8'b10010110))
        N360_sum0 (
            .Z (N360[0]),
            .I0 (N354[0]),
            .I1 (din_q[3]),
            .I2 (q_m[1]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N360_sum1_3 */ #(
            .INIT(32'b00011011110101111110101111011000))
        N360_sum1_3 (
            .Z (N360[1]),
            .I0 (q_m[2]),
            .I1 (N354[0]),
            .I2 (din_q[3]),
            .I3 (din_q[4]),
            .I4 (q_m[1]));
	// LUT = (I0&I1&~I4)|(I0&I3&~I4)|(I1&I2&~I4)|(~I0&I2&~I3)|(~I0&~I3&I4)|(I1&I2&~I3)|(~I1&~I2&I3)|(~I1&~I2&I4)|(I0&~I2&I3)|(~I0&~I1&I4) ;

    GTP_LUT4 /* N374_sum0 */ #(
            .INIT(16'b0110100110010110))
        N374_sum0 (
            .Z (N374[0]),
            .I0 (din[4]),
            .I1 (din[3]),
            .I2 (din[2]),
            .I3 (din[5]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (nb1[0]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N15_0),
            .CLK (clkin),
            .D (N243[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF /* \din_q[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[2]  (
            .Q (q_m[2]),
            .CLK (clkin),
            .D (din[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[3]  (
            .Q (din_q[3]),
            .CLK (clkin),
            .D (din[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[4]  (
            .Q (din_q[4]),
            .CLK (clkin),
            .D (din[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[5]  (
            .Q (N354[0]),
            .CLK (clkin),
            .D (din[5]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[6]  (
            .Q (din_q[6]),
            .CLK (clkin),
            .D (din[6]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \din_q[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \din_q[7]  (
            .Q (din_q[7]),
            .CLK (clkin),
            .D (din[7]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF_C /* \dout[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[0]  (
            .Q (dout[0]),
            .C (N15_0),
            .CLK (clkin),
            .D (N251));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[1]  (
            .Q (dout[1]),
            .C (N15_0),
            .CLK (clkin),
            .D (N258));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[2]  (
            .Q (dout[2]),
            .C (N15_0),
            .CLK (clkin),
            .D (N265));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[3]  (
            .Q (dout[3]),
            .C (N15_0),
            .CLK (clkin),
            .D (N272));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[4]  (
            .Q (dout[4]),
            .C (N15_0),
            .CLK (clkin),
            .D (N279));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[5]  (
            .Q (dout[5]),
            .C (N15_0),
            .CLK (clkin),
            .D (N286));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[6]  (
            .Q (dout[6]),
            .C (N15_0),
            .CLK (clkin),
            .D (N293));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[7]  (
            .Q (dout[7]),
            .C (N15_0),
            .CLK (clkin),
            .D (N300));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[8]  (
            .Q (dout[8]),
            .C (N15_0),
            .CLK (clkin),
            .D (N303));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF_C /* \dout[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dout[9]  (
            .Q (dout[9]),
            .C (N15_0),
            .CLK (clkin),
            .D (N234));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:108

    GTP_DFF /* \n0q_m[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[0]  (
            .Q (nb7[0]),
            .CLK (clkin),
            .D (N91[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[1]  (
            .Q (n0q_m[1]),
            .CLK (clkin),
            .D (N91[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[2]  (
            .Q (n0q_m[2]),
            .CLK (clkin),
            .D (N91[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n0q_m[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n0q_m[3]  (
            .Q (n0q_m[3]),
            .CLK (clkin),
            .D (N91[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n1d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1d[2]  (
            .Q (q_m[1]),
            .CLK (clkin),
            .D (N14[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:22

    GTP_DFF /* \n1q_m[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1q_m[1]  (
            .Q (n1q_m[1]),
            .CLK (clkin),
            .D (N74[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \n1q_m[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \n1q_m[2]  (
            .Q (n1q_m[2]),
            .CLK (clkin),
            .D (N74[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:65

    GTP_DFF /* \q_m_reg[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[1]  (
            .Q (q_m_reg[1]),
            .CLK (clkin),
            .D (q_m[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[2]  (
            .Q (q_m_reg[2]),
            .CLK (clkin),
            .D (q_m[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[3]  (
            .Q (q_m_reg[3]),
            .CLK (clkin),
            .D (q_m[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[4]  (
            .Q (q_m_reg[4]),
            .CLK (clkin),
            .D (q_m[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[5]  (
            .Q (q_m_reg[5]),
            .CLK (clkin),
            .D (q_m[5]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[6]  (
            .Q (q_m_reg[6]),
            .CLK (clkin),
            .D (q_m[6]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[7]  (
            .Q (q_m_reg[7]),
            .CLK (clkin),
            .D (q_m[7]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92

    GTP_DFF /* \q_m_reg[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_m_reg[8]  (
            .Q (q_m_reg[8]),
            .CLK (clkin),
            .D (q_m[8]));
	// ../source/Peripheral/Hdmi/dvi_tx/encode.v:92


endmodule


module serdes_4b_10to1
(
    input [9:0] datain_0,
    input [9:0] datain_1,
    input [9:0] datain_2,
    input clkx5,
    output dataout_0_n,
    output dataout_0_p,
    output dataout_1_n,
    output dataout_1_p,
    output dataout_2_n,
    output dataout_2_p,
    output dataout_3_n,
    output dataout_3_p
);
    wire [2:0] N25;
    wire N59;
    wire N60;
    wire N68;
    wire N69;
    wire N77;
    wire N78;
    wire N86;
    wire N87;
    wire [4:0] N93;
    wire [4:0] N94;
    wire [4:0] N95;
    wire [4:0] N96;
    wire [4:0] N97;
    wire [4:0] N98;
    wire [4:0] N99;
    wire [4:0] N100;
    wire [2:0] TMDS_mod5;
    wire [4:0] TMDS_shift_0h;
    wire [4:0] TMDS_shift_0l;
    wire [4:0] TMDS_shift_1h;
    wire [4:0] TMDS_shift_1l;
    wire [4:0] TMDS_shift_2h;
    wire [4:0] TMDS_shift_2l;
    wire [4:0] TMDS_shift_3h;
    wire [4:0] TMDS_shift_3l;
    wire padt0_n;
    wire padt0_p;
    wire padt1_n;
    wire padt1_p;
    wire padt2_n;
    wire padt2_p;
    wire padt3_n;
    wire padt3_p;
    wire [3:0] stxd_rgm_n;
    wire [3:0] stxd_rgm_p;

    GTP_LUT2 /* N25_ac1 */ #(
            .INIT(4'b1000))
        N25_ac1 (
            .Z (N25[2]),
            .I0 (TMDS_mod5[1]),
            .I1 (TMDS_mod5[0]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N25_sum1 */ #(
            .INIT(4'b0110))
        N25_sum1 (
            .Z (N25[1]),
            .I0 (TMDS_mod5[1]),
            .I1 (TMDS_mod5[0]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT1 /* N59 */ #(
            .INIT(2'b01))
        N59_vname (
            .Z (N59),
            .I0 (TMDS_shift_3l[0]));
    // defparam N59_vname.orig_name = N59;
	// LUT = ~I0 ;

    GTP_LUT1 /* N60 */ #(
            .INIT(2'b01))
        N60_vname (
            .Z (N60),
            .I0 (TMDS_shift_3h[0]));
    // defparam N60_vname.orig_name = N60;
	// LUT = ~I0 ;

    GTP_LUT1 /* N68 */ #(
            .INIT(2'b01))
        N68_vname (
            .Z (N68),
            .I0 (TMDS_shift_2l[0]));
    // defparam N68_vname.orig_name = N68;
	// LUT = ~I0 ;

    GTP_LUT1 /* N69 */ #(
            .INIT(2'b01))
        N69_vname (
            .Z (N69),
            .I0 (TMDS_shift_2h[0]));
    // defparam N69_vname.orig_name = N69;
	// LUT = ~I0 ;

    GTP_LUT1 /* N77 */ #(
            .INIT(2'b01))
        N77_vname (
            .Z (N77),
            .I0 (TMDS_shift_1l[0]));
    // defparam N77_vname.orig_name = N77;
	// LUT = ~I0 ;

    GTP_LUT1 /* N78 */ #(
            .INIT(2'b01))
        N78_vname (
            .Z (N78),
            .I0 (TMDS_shift_1h[0]));
    // defparam N78_vname.orig_name = N78;
	// LUT = ~I0 ;

    GTP_LUT1 /* N86 */ #(
            .INIT(2'b01))
        N86_vname (
            .Z (N86),
            .I0 (TMDS_shift_0l[0]));
    // defparam N86_vname.orig_name = N86;
	// LUT = ~I0 ;

    GTP_LUT1 /* N87 */ #(
            .INIT(2'b01))
        N87_vname (
            .Z (N87),
            .I0 (TMDS_shift_0h[0]));
    // defparam N87_vname.orig_name = N87;
	// LUT = ~I0 ;

    GTP_LUT3 /* \N93[0]  */ #(
            .INIT(8'b11001010))
        \N93[0]  (
            .Z (N93[0]),
            .I0 (TMDS_shift_0h[1]),
            .I1 (datain_0[0]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N93[1]  */ #(
            .INIT(8'b11001010))
        \N93[1]  (
            .Z (N93[1]),
            .I0 (TMDS_shift_0h[2]),
            .I1 (datain_0[2]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N93[2]  */ #(
            .INIT(8'b11001010))
        \N93[2]  (
            .Z (N93[2]),
            .I0 (TMDS_shift_0h[3]),
            .I1 (datain_0[4]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N93[3]  */ #(
            .INIT(8'b11001010))
        \N93[3]  (
            .Z (N93[3]),
            .I0 (TMDS_shift_0h[4]),
            .I1 (datain_0[6]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT2 /* \N93[4]  */ #(
            .INIT(4'b1000))
        \N93[4]  (
            .Z (N93[4]),
            .I0 (datain_0[8]),
            .I1 (N100[4]));
	// LUT = I0&I1 ;

    GTP_LUT3 /* \N94[0]  */ #(
            .INIT(8'b11001010))
        \N94[0]  (
            .Z (N94[0]),
            .I0 (TMDS_shift_0l[1]),
            .I1 (datain_0[1]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N94[1]  */ #(
            .INIT(8'b11001010))
        \N94[1]  (
            .Z (N94[1]),
            .I0 (TMDS_shift_0l[2]),
            .I1 (datain_0[3]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N94[2]  */ #(
            .INIT(8'b11001010))
        \N94[2]  (
            .Z (N94[2]),
            .I0 (TMDS_shift_0l[3]),
            .I1 (datain_0[5]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N94[3]  */ #(
            .INIT(8'b11001010))
        \N94[3]  (
            .Z (N94[3]),
            .I0 (TMDS_shift_0l[4]),
            .I1 (datain_0[7]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT2 /* \N94[4]  */ #(
            .INIT(4'b1000))
        \N94[4]  (
            .Z (N94[4]),
            .I0 (datain_0[9]),
            .I1 (N100[4]));
	// LUT = I0&I1 ;

    GTP_LUT3 /* \N95[0]  */ #(
            .INIT(8'b11001010))
        \N95[0]  (
            .Z (N95[0]),
            .I0 (TMDS_shift_1h[1]),
            .I1 (datain_1[0]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N95[1]  */ #(
            .INIT(8'b11001010))
        \N95[1]  (
            .Z (N95[1]),
            .I0 (TMDS_shift_1h[2]),
            .I1 (datain_1[2]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N95[2]  */ #(
            .INIT(8'b11001010))
        \N95[2]  (
            .Z (N95[2]),
            .I0 (TMDS_shift_1h[3]),
            .I1 (datain_1[4]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N95[3]  */ #(
            .INIT(8'b11001010))
        \N95[3]  (
            .Z (N95[3]),
            .I0 (TMDS_shift_1h[4]),
            .I1 (datain_1[6]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT2 /* \N95[4]  */ #(
            .INIT(4'b1000))
        \N95[4]  (
            .Z (N95[4]),
            .I0 (datain_1[8]),
            .I1 (N100[4]));
	// LUT = I0&I1 ;

    GTP_LUT3 /* \N96[0]  */ #(
            .INIT(8'b11001010))
        \N96[0]  (
            .Z (N96[0]),
            .I0 (TMDS_shift_1l[1]),
            .I1 (datain_1[1]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N96[1]  */ #(
            .INIT(8'b11001010))
        \N96[1]  (
            .Z (N96[1]),
            .I0 (TMDS_shift_1l[2]),
            .I1 (datain_1[3]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N96[2]  */ #(
            .INIT(8'b11001010))
        \N96[2]  (
            .Z (N96[2]),
            .I0 (TMDS_shift_1l[3]),
            .I1 (datain_1[5]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N96[3]  */ #(
            .INIT(8'b11001010))
        \N96[3]  (
            .Z (N96[3]),
            .I0 (TMDS_shift_1l[4]),
            .I1 (datain_1[7]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT2 /* \N96[4]  */ #(
            .INIT(4'b1000))
        \N96[4]  (
            .Z (N96[4]),
            .I0 (datain_1[9]),
            .I1 (N100[4]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N97[0]  */ #(
            .INIT(4'b0010))
        \N97[0]  (
            .Z (N97[0]),
            .I0 (TMDS_shift_2h[1]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N97[1]  */ #(
            .INIT(8'b11001010))
        \N97[1]  (
            .Z (N97[1]),
            .I0 (TMDS_shift_2h[2]),
            .I1 (datain_2[2]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N97[2]  */ #(
            .INIT(8'b11001010))
        \N97[2]  (
            .Z (N97[2]),
            .I0 (TMDS_shift_2h[3]),
            .I1 (datain_2[4]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N97[3]  */ #(
            .INIT(8'b11001010))
        \N97[3]  (
            .Z (N97[3]),
            .I0 (TMDS_shift_2h[4]),
            .I1 (datain_2[6]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT2 /* \N97[4]  */ #(
            .INIT(4'b1000))
        \N97[4]  (
            .Z (N97[4]),
            .I0 (datain_2[8]),
            .I1 (N100[4]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N98[0]  */ #(
            .INIT(4'b0010))
        \N98[0]  (
            .Z (N98[0]),
            .I0 (TMDS_shift_2l[1]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT3 /* \N98[1]  */ #(
            .INIT(8'b11001010))
        \N98[1]  (
            .Z (N98[1]),
            .I0 (TMDS_shift_2l[2]),
            .I1 (datain_2[3]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N98[2]  */ #(
            .INIT(8'b11001010))
        \N98[2]  (
            .Z (N98[2]),
            .I0 (TMDS_shift_2l[3]),
            .I1 (datain_2[5]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT3 /* \N98[3]  */ #(
            .INIT(8'b11001010))
        \N98[3]  (
            .Z (N98[3]),
            .I0 (TMDS_shift_2l[4]),
            .I1 (datain_2[7]),
            .I2 (N100[4]));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT2 /* \N98[4]  */ #(
            .INIT(4'b1000))
        \N98[4]  (
            .Z (N98[4]),
            .I0 (datain_2[9]),
            .I1 (N100[4]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N99[0]  */ #(
            .INIT(4'b0010))
        \N99[0]  (
            .Z (N99[0]),
            .I0 (TMDS_shift_3h[1]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N99[1]  */ #(
            .INIT(4'b0010))
        \N99[1]  (
            .Z (N99[1]),
            .I0 (TMDS_shift_3h[2]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N99[2]  */ #(
            .INIT(4'b0010))
        \N99[2]  (
            .Z (N99[2]),
            .I0 (TMDS_shift_3l[3]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N99[3]  */ #(
            .INIT(4'b1110))
        \N99[3]  (
            .Z (N100[3]),
            .I0 (TMDS_shift_3l[4]),
            .I1 (N100[4]));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* \N100[0]  */ #(
            .INIT(4'b0010))
        \N100[0]  (
            .Z (N100[0]),
            .I0 (TMDS_shift_3l[1]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N100[1]  */ #(
            .INIT(4'b0010))
        \N100[1]  (
            .Z (N100[1]),
            .I0 (TMDS_shift_3l[2]),
            .I1 (N100[4]));
	// LUT = I0&~I1 ;

    GTP_LUT2 /* \N100[2]  */ #(
            .INIT(4'b1110))
        \N100[2]  (
            .Z (N100[2]),
            .I0 (TMDS_shift_3l[3]),
            .I1 (N100[4]));
	// LUT = (I0)|(I1) ;

    GTP_DFF_R /* \TMDS_mod5[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_mod5[0]  (
            .Q (TMDS_mod5[0]),
            .CLK (clkx5),
            .D (N25[0]),
            .R (N100[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF_R /* \TMDS_mod5[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_mod5[1]  (
            .Q (TMDS_mod5[1]),
            .CLK (clkx5),
            .D (N25[1]),
            .R (N100[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_LUT1 /* \TMDS_mod5[2:0]inv  */ #(
            .INIT(2'b01))
        \TMDS_mod5[2:0]inv  (
            .Z (N25[0]),
            .I0 (TMDS_mod5[0]));
	// LUT = ~I0 ;

    GTP_DFF_R /* \TMDS_mod5[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_mod5[2]  (
            .Q (N100[4]),
            .CLK (clkx5),
            .D (N25[2]),
            .R (N100[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0h[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0h[0]  (
            .Q (TMDS_shift_0h[0]),
            .CLK (clkx5),
            .D (N93[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0h[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0h[1]  (
            .Q (TMDS_shift_0h[1]),
            .CLK (clkx5),
            .D (N93[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0h[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0h[2]  (
            .Q (TMDS_shift_0h[2]),
            .CLK (clkx5),
            .D (N93[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0h[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0h[3]  (
            .Q (TMDS_shift_0h[3]),
            .CLK (clkx5),
            .D (N93[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0h[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0h[4]  (
            .Q (TMDS_shift_0h[4]),
            .CLK (clkx5),
            .D (N93[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0l[0]  (
            .Q (TMDS_shift_0l[0]),
            .CLK (clkx5),
            .D (N94[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0l[1]  (
            .Q (TMDS_shift_0l[1]),
            .CLK (clkx5),
            .D (N94[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0l[2]  (
            .Q (TMDS_shift_0l[2]),
            .CLK (clkx5),
            .D (N94[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0l[3]  (
            .Q (TMDS_shift_0l[3]),
            .CLK (clkx5),
            .D (N94[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_0l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_0l[4]  (
            .Q (TMDS_shift_0l[4]),
            .CLK (clkx5),
            .D (N94[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1h[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1h[0]  (
            .Q (TMDS_shift_1h[0]),
            .CLK (clkx5),
            .D (N95[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1h[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1h[1]  (
            .Q (TMDS_shift_1h[1]),
            .CLK (clkx5),
            .D (N95[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1h[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1h[2]  (
            .Q (TMDS_shift_1h[2]),
            .CLK (clkx5),
            .D (N95[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1h[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1h[3]  (
            .Q (TMDS_shift_1h[3]),
            .CLK (clkx5),
            .D (N95[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1h[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1h[4]  (
            .Q (TMDS_shift_1h[4]),
            .CLK (clkx5),
            .D (N95[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1l[0]  (
            .Q (TMDS_shift_1l[0]),
            .CLK (clkx5),
            .D (N96[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1l[1]  (
            .Q (TMDS_shift_1l[1]),
            .CLK (clkx5),
            .D (N96[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1l[2]  (
            .Q (TMDS_shift_1l[2]),
            .CLK (clkx5),
            .D (N96[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1l[3]  (
            .Q (TMDS_shift_1l[3]),
            .CLK (clkx5),
            .D (N96[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_1l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_1l[4]  (
            .Q (TMDS_shift_1l[4]),
            .CLK (clkx5),
            .D (N96[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2h[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2h[0]  (
            .Q (TMDS_shift_2h[0]),
            .CLK (clkx5),
            .D (N97[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2h[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2h[1]  (
            .Q (TMDS_shift_2h[1]),
            .CLK (clkx5),
            .D (N97[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2h[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2h[2]  (
            .Q (TMDS_shift_2h[2]),
            .CLK (clkx5),
            .D (N97[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2h[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2h[3]  (
            .Q (TMDS_shift_2h[3]),
            .CLK (clkx5),
            .D (N97[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2h[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2h[4]  (
            .Q (TMDS_shift_2h[4]),
            .CLK (clkx5),
            .D (N97[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2l[0]  (
            .Q (TMDS_shift_2l[0]),
            .CLK (clkx5),
            .D (N98[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2l[1]  (
            .Q (TMDS_shift_2l[1]),
            .CLK (clkx5),
            .D (N98[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2l[2]  (
            .Q (TMDS_shift_2l[2]),
            .CLK (clkx5),
            .D (N98[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2l[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2l[3]  (
            .Q (TMDS_shift_2l[3]),
            .CLK (clkx5),
            .D (N98[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_2l[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_2l[4]  (
            .Q (TMDS_shift_2l[4]),
            .CLK (clkx5),
            .D (N98[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3h[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3h[0]  (
            .Q (TMDS_shift_3h[0]),
            .CLK (clkx5),
            .D (N99[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3h[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3h[1]  (
            .Q (TMDS_shift_3h[1]),
            .CLK (clkx5),
            .D (N99[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3h[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3h[2]  (
            .Q (TMDS_shift_3h[2]),
            .CLK (clkx5),
            .D (N99[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3h[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3h[3]  (
            .Q (TMDS_shift_3l[3]),
            .CLK (clkx5),
            .D (N100[3]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3h[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3h[4]  (
            .Q (TMDS_shift_3l[4]),
            .CLK (clkx5),
            .D (N100[4]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3l[0]  (
            .Q (TMDS_shift_3l[0]),
            .CLK (clkx5),
            .D (N100[0]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3l[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3l[1]  (
            .Q (TMDS_shift_3l[1]),
            .CLK (clkx5),
            .D (N100[1]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_DFF /* \TMDS_shift_3l[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \TMDS_shift_3l[2]  (
            .Q (TMDS_shift_3l[2]),
            .CLK (clkx5),
            .D (N100[2]));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:48

    GTP_OSERDES /* gtp_ogddr0 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr0 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, TMDS_shift_3l[0], TMDS_shift_3h[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_p[3]),
            .TQ (padt3_p),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:68

    GTP_OSERDES /* gtp_ogddr1 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr1 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, TMDS_shift_2l[0], TMDS_shift_2h[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_p[2]),
            .TQ (padt2_p),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:92

    GTP_OSERDES /* gtp_ogddr2 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr2 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, TMDS_shift_1l[0], TMDS_shift_1h[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_p[1]),
            .TQ (padt1_p),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:116

    GTP_OSERDES /* gtp_ogddr3 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr3 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, TMDS_shift_0l[0], TMDS_shift_0h[0]}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_p[0]),
            .TQ (padt0_p),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:140

    GTP_OSERDES /* gtp_ogddr4 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr4 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, N59, N60}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_n[3]),
            .TQ (padt3_n),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:164

    GTP_OSERDES /* gtp_ogddr5 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr5 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, N68, N69}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_n[2]),
            .TQ (padt2_n),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:187

    GTP_OSERDES /* gtp_ogddr6 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr6 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, N77, N78}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_n[1]),
            .TQ (padt1_n),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:211

    GTP_OSERDES /* gtp_ogddr7 */ #(
            .OSERDES_MODE("ODDR"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        gtp_ogddr7 (
            .DI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, N86, N87}),
            .TI ({1'b0, 1'b0, 1'b0, 1'b0}),
            .DO (stxd_rgm_n[0]),
            .TQ (padt0_n),
            .OCLK (1'b0),
            .RCLK (clkx5),
            .RST (1'b0),
            .SERCLK (clkx5));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:235

    GTP_OUTBUFT /* gtp_outbuft0 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft0 (
            .O (dataout_3_p),
            .I (stxd_rgm_p[3]),
            .T (padt3_p));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:78

    GTP_OUTBUFT /* gtp_outbuft1 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft1 (
            .O (dataout_2_p),
            .I (stxd_rgm_p[2]),
            .T (padt2_p));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:102

    GTP_OUTBUFT /* gtp_outbuft2 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft2 (
            .O (dataout_1_p),
            .I (stxd_rgm_p[1]),
            .T (padt1_p));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:126

    GTP_OUTBUFT /* gtp_outbuft3 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft3 (
            .O (dataout_0_p),
            .I (stxd_rgm_p[0]),
            .T (padt0_p));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:150

    GTP_OUTBUFT /* gtp_outbuft4 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft4 (
            .O (dataout_3_n),
            .I (stxd_rgm_n[3]),
            .T (padt3_n));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:174

    GTP_OUTBUFT /* gtp_outbuft5 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft5 (
            .O (dataout_2_n),
            .I (stxd_rgm_n[2]),
            .T (padt2_n));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:197

    GTP_OUTBUFT /* gtp_outbuft6 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft6 (
            .O (dataout_1_n),
            .I (stxd_rgm_n[1]),
            .T (padt1_n));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:221

    GTP_OUTBUFT /* gtp_outbuft7 */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        gtp_outbuft7 (
            .O (dataout_0_n),
            .I (stxd_rgm_n[0]),
            .T (padt0_n));
	// ../source/Peripheral/Hdmi/dvi_tx/serdes_4b_10to1.v:245


endmodule


module dvi_encoder
(
    input [15:0] vout_data,
    input N15_0,
    input de,
    input hs,
    input pixelclk,
    input pixelclk5x,
    input vs,
    output [2:0] tmds_data_n,
    output [2:0] tmds_data_p,
    output tmds_clk_n,
    output tmds_clk_p
);
    wire [9:0] blue;
    wire \encb/de_reg ;
    wire [9:0] green;
    wire [9:0] red;
    wire \encg_dout[0]_floating ;
    wire \encg_dout[1]_floating ;

    encode encb (
            .dout (blue),
            .N365 ({1'bz, vout_data[0]}),
            .din ({vout_data[4], vout_data[3], vout_data[2], vout_data[1], 1'bz, 1'bz, 1'bz, 1'bz}),
            .de_reg (\encb/de_reg ),
            .N15_0 (N15_0),
            .c0 (hs),
            .c1 (vs),
            .clkin (pixelclk),
            .de (de));
	// ../source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v:24

    encode_unq6 encg (
            .dout ({red[9], red[8], red[7], red[6], red[5], red[4], red[3], red[2], \encg_dout[1]_floating , \encg_dout[0]_floating }),
            .N365 ({1'bz, vout_data[11]}),
            .din ({vout_data[15], vout_data[14], vout_data[13], vout_data[12], 1'bz, 1'bz, 1'bz, 1'bz}),
            .N15_0 (N15_0),
            .clkin (pixelclk),
            .de_reg (\encb/de_reg ));
	// ../source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v:42

    encode_unq8 encr (
            .dout (green),
            .din ({vout_data[10], vout_data[9], vout_data[8], vout_data[7], vout_data[6], vout_data[5], 1'bz, 1'bz}),
            .N15_0 (N15_0),
            .clkin (pixelclk),
            .de_reg (\encb/de_reg ));
	// ../source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v:33

    serdes_4b_10to1 serdes_4b_10to1_m0 (
            .datain_0 (blue),
            .datain_1 (green),
            .datain_2 ({red[9], red[8], red[7], red[6], red[5], red[4], red[3], red[2], 1'bz, 1'bz}),
            .dataout_0_n (tmds_data_n[0]),
            .dataout_0_p (tmds_data_p[0]),
            .dataout_1_n (tmds_data_n[1]),
            .dataout_1_p (tmds_data_p[1]),
            .dataout_2_n (tmds_data_n[2]),
            .dataout_2_p (tmds_data_p[2]),
            .dataout_3_n (tmds_clk_n),
            .dataout_3_p (tmds_clk_p),
            .clkx5 (pixelclk5x));
	// ../source/Peripheral/Hdmi/dvi_tx/dvi_encoder.v:50


endmodule


module frame_fifo_read
(
    input [1:0] read_addr_index,
    input [15:0] wrusedw,
    input N15_0,
    input mem_clk,
    input rd_burst_data_valid,
    input rd_burst_finish,
    input read_req,
    output [23:0] N93,
    output [23:0] rd_burst_addr,
    output [9:0] rd_burst_len,
    output [23:0] read_len_d1,
    output fifo_aclr,
    output rd_burst_req,
    output read_req_ack
);
    wire N61;
    wire [23:0] N90;
    wire N100;
    wire N115;
    wire N157;
    wire N161;
    wire N163;
    wire [23:0] N181;
    wire N182;
    wire [23:0] N192;
    wire N193;
    wire [15:0] N210;
    wire N211;
    wire _N9;
    wire _N12;
    wire _N13;
    wire _N14;
    wire _N939;
    wire _N940;
    wire _N941;
    wire _N942;
    wire _N943;
    wire _N944;
    wire _N945;
    wire _N946;
    wire _N947;
    wire _N948;
    wire _N949;
    wire _N950;
    wire _N951;
    wire _N952;
    wire _N953;
    wire _N986;
    wire _N987;
    wire _N988;
    wire _N989;
    wire _N990;
    wire _N991;
    wire _N992;
    wire _N993;
    wire _N994;
    wire _N995;
    wire _N996;
    wire _N997;
    wire _N998;
    wire _N999;
    wire _N1000;
    wire _N1001;
    wire _N1002;
    wire _N1005;
    wire _N1006;
    wire _N1007;
    wire _N1008;
    wire _N1009;
    wire _N1010;
    wire _N1011;
    wire _N1012;
    wire _N1013;
    wire _N1014;
    wire _N1015;
    wire _N1016;
    wire _N1017;
    wire _N1018;
    wire _N1019;
    wire _N1020;
    wire _N1021;
    wire _N1798;
    wire _N1856;
    wire _N5793;
    wire _N5794;
    wire _N5798;
    wire _N5799;
    wire _N5858;
    wire _N6154;
    wire _N6184;
    wire _N6187;
    wire _N6356;
    wire [24:0] \frame_read_write_m0/frame_fifo_read_m0/N100.co ;
    wire [1:0] read_addr_index_d0;
    wire [1:0] read_addr_index_d1;
    wire [23:0] read_cnt;
    wire [23:0] read_len_d0;
    wire [23:0] read_len_latch;
    wire read_req_d0;
    wire read_req_d1;
    wire read_req_d2;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire [15:0] wait_cnt;

    GTP_LUT5 /* N61_mux4_3 */ #(
            .INIT(32'b01010101010101111111111111111111))
        N61_mux4_3 (
            .Z (_N1856),
            .I0 (wait_cnt[6]),
            .I1 (wait_cnt[5]),
            .I2 (wait_cnt[3]),
            .I3 (wait_cnt[4]),
            .I4 (wait_cnt[7]));
	// LUT = (~I4)|(~I0)|(~I1&~I2&~I3) ;

    GTP_LUT5 /* N61_mux12_8 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N61_mux12_8 (
            .Z (_N6154),
            .I0 (wait_cnt[9]),
            .I1 (wait_cnt[8]),
            .I2 (wait_cnt[10]),
            .I3 (wait_cnt[11]),
            .I4 (_N1856));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N61_mux12_9 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N61_mux12_9 (
            .Z (N61),
            .I0 (wait_cnt[15]),
            .I1 (wait_cnt[14]),
            .I2 (wait_cnt[12]),
            .I3 (wait_cnt[13]),
            .I4 (_N6154));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5CARRY /* N65_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_1 (
            .COUT (_N939),
            .Z (N210[0]),
            .CIN (),
            .I0 (wait_cnt[0]),
            .I1 (N157),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_2 (
            .COUT (_N940),
            .Z (N210[1]),
            .CIN (_N939),
            .I0 (wait_cnt[0]),
            .I1 (N157),
            .I2 (wait_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_3 (
            .COUT (_N941),
            .Z (N210[2]),
            .CIN (_N940),
            .I0 (),
            .I1 (wait_cnt[2]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_4 (
            .COUT (_N942),
            .Z (N210[3]),
            .CIN (_N941),
            .I0 (),
            .I1 (wait_cnt[3]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_5 (
            .COUT (_N943),
            .Z (N210[4]),
            .CIN (_N942),
            .I0 (),
            .I1 (wait_cnt[4]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_6 (
            .COUT (_N944),
            .Z (N210[5]),
            .CIN (_N943),
            .I0 (),
            .I1 (wait_cnt[5]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_7 (
            .COUT (_N945),
            .Z (N210[6]),
            .CIN (_N944),
            .I0 (),
            .I1 (wait_cnt[6]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_8 (
            .COUT (_N946),
            .Z (N210[7]),
            .CIN (_N945),
            .I0 (),
            .I1 (wait_cnt[7]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_9 (
            .COUT (_N947),
            .Z (N210[8]),
            .CIN (_N946),
            .I0 (),
            .I1 (wait_cnt[8]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_10 (
            .COUT (_N948),
            .Z (N210[9]),
            .CIN (_N947),
            .I0 (),
            .I1 (wait_cnt[9]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_11 (
            .COUT (_N949),
            .Z (N210[10]),
            .CIN (_N948),
            .I0 (),
            .I1 (wait_cnt[10]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_12 (
            .COUT (_N950),
            .Z (N210[11]),
            .CIN (_N949),
            .I0 (),
            .I1 (wait_cnt[11]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_13 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_13 (
            .COUT (_N951),
            .Z (N210[12]),
            .CIN (_N950),
            .I0 (),
            .I1 (wait_cnt[12]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_14 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_14 (
            .COUT (_N952),
            .Z (N210[13]),
            .CIN (_N951),
            .I0 (),
            .I1 (wait_cnt[13]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_15 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_15 (
            .COUT (_N953),
            .Z (N210[14]),
            .CIN (_N952),
            .I0 (),
            .I1 (wait_cnt[14]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5CARRY /* N65_16 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_16 (
            .COUT (),
            .Z (N210[15]),
            .CIN (_N953),
            .I0 (),
            .I1 (wait_cnt[15]),
            .I2 (),
            .I3 (N157),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:129

    GTP_LUT5 /* N73_mux4_5 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N73_mux4_5 (
            .Z (_N1798),
            .I0 (wrusedw[4]),
            .I1 (wrusedw[3]),
            .I2 (wrusedw[1]),
            .I3 (wrusedw[2]),
            .I4 (wrusedw[5]));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5CARRY /* N90_7 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_7 (
            .COUT (_N986),
            .Z (N90[6]),
            .CIN (),
            .I0 (read_cnt[6]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_8 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_8 (
            .COUT (_N987),
            .Z (N90[7]),
            .CIN (_N986),
            .I0 (read_cnt[6]),
            .I1 (read_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_9 (
            .COUT (_N988),
            .Z (N90[8]),
            .CIN (_N987),
            .I0 (),
            .I1 (read_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_10 (
            .COUT (_N989),
            .Z (N90[9]),
            .CIN (_N988),
            .I0 (),
            .I1 (read_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_11 (
            .COUT (_N990),
            .Z (N90[10]),
            .CIN (_N989),
            .I0 (),
            .I1 (read_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_12 (
            .COUT (_N991),
            .Z (N90[11]),
            .CIN (_N990),
            .I0 (),
            .I1 (read_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_13 (
            .COUT (_N992),
            .Z (N90[12]),
            .CIN (_N991),
            .I0 (),
            .I1 (read_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_14 (
            .COUT (_N993),
            .Z (N90[13]),
            .CIN (_N992),
            .I0 (),
            .I1 (read_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_15 (
            .COUT (_N994),
            .Z (N90[14]),
            .CIN (_N993),
            .I0 (),
            .I1 (read_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_16 (
            .COUT (_N995),
            .Z (N90[15]),
            .CIN (_N994),
            .I0 (),
            .I1 (read_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_17 (
            .COUT (_N996),
            .Z (N90[16]),
            .CIN (_N995),
            .I0 (),
            .I1 (read_cnt[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_18 (
            .COUT (_N997),
            .Z (N90[17]),
            .CIN (_N996),
            .I0 (),
            .I1 (read_cnt[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_19 (
            .COUT (_N998),
            .Z (N90[18]),
            .CIN (_N997),
            .I0 (),
            .I1 (read_cnt[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_20 (
            .COUT (_N999),
            .Z (N90[19]),
            .CIN (_N998),
            .I0 (),
            .I1 (read_cnt[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_21 (
            .COUT (_N1000),
            .Z (N90[20]),
            .CIN (_N999),
            .I0 (),
            .I1 (read_cnt[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_22 (
            .COUT (_N1001),
            .Z (N90[21]),
            .CIN (_N1000),
            .I0 (),
            .I1 (read_cnt[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_23 (
            .COUT (_N1002),
            .Z (N90[22]),
            .CIN (_N1001),
            .I0 (),
            .I1 (read_cnt[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N90_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N90_24 (
            .COUT (),
            .Z (N90[23]),
            .CIN (_N1002),
            .I0 (),
            .I1 (read_cnt[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:152

    GTP_LUT5CARRY /* N93_7 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_7 (
            .COUT (_N1005),
            .Z (N93[6]),
            .CIN (),
            .I0 (rd_burst_addr[6]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_8 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_8 (
            .COUT (_N1006),
            .Z (N93[7]),
            .CIN (_N1005),
            .I0 (rd_burst_addr[6]),
            .I1 (rd_burst_addr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_9 (
            .COUT (_N1007),
            .Z (N93[8]),
            .CIN (_N1006),
            .I0 (),
            .I1 (rd_burst_addr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_10 (
            .COUT (_N1008),
            .Z (N93[9]),
            .CIN (_N1007),
            .I0 (),
            .I1 (rd_burst_addr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_11 (
            .COUT (_N1009),
            .Z (N93[10]),
            .CIN (_N1008),
            .I0 (),
            .I1 (rd_burst_addr[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_12 (
            .COUT (_N1010),
            .Z (N93[11]),
            .CIN (_N1009),
            .I0 (),
            .I1 (rd_burst_addr[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_13 (
            .COUT (_N1011),
            .Z (N93[12]),
            .CIN (_N1010),
            .I0 (),
            .I1 (rd_burst_addr[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_14 (
            .COUT (_N1012),
            .Z (N93[13]),
            .CIN (_N1011),
            .I0 (),
            .I1 (rd_burst_addr[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_15 (
            .COUT (_N1013),
            .Z (N93[14]),
            .CIN (_N1012),
            .I0 (),
            .I1 (rd_burst_addr[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_16 (
            .COUT (_N1014),
            .Z (N93[15]),
            .CIN (_N1013),
            .I0 (),
            .I1 (rd_burst_addr[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_17 (
            .COUT (_N1015),
            .Z (N93[16]),
            .CIN (_N1014),
            .I0 (),
            .I1 (rd_burst_addr[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_18 (
            .COUT (_N1016),
            .Z (N93[17]),
            .CIN (_N1015),
            .I0 (),
            .I1 (rd_burst_addr[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_19 (
            .COUT (_N1017),
            .Z (N93[18]),
            .CIN (_N1016),
            .I0 (),
            .I1 (rd_burst_addr[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_20 (
            .COUT (_N1018),
            .Z (N93[19]),
            .CIN (_N1017),
            .I0 (),
            .I1 (rd_burst_addr[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_21 (
            .COUT (_N1019),
            .Z (N93[20]),
            .CIN (_N1018),
            .I0 (),
            .I1 (rd_burst_addr[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_22 (
            .COUT (_N1020),
            .Z (N93[21]),
            .CIN (_N1019),
            .I0 (),
            .I1 (rd_burst_addr[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_23 (
            .COUT (_N1021),
            .Z (N93[22]),
            .CIN (_N1020),
            .I0 (),
            .I1 (rd_burst_addr[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* N93_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N93_24 (
            .COUT (),
            .Z (N93[23]),
            .CIN (_N1021),
            .I0 (),
            .I1 (rd_burst_addr[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:154

    GTP_LUT5CARRY /* \N100.lt_3  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_3  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [6] ),
            .Z (),
            .CIN (),
            .I0 (read_cnt[6]),
            .I1 (read_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_4  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_4  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [8] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [6] ),
            .I0 (read_cnt[6]),
            .I1 (read_cnt[7]),
            .I2 (read_cnt[8]),
            .I3 (read_cnt[9]),
            .I4 (1'b0),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_5  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_5  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [10] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [8] ),
            .I0 (1'b0),
            .I1 (read_cnt[10]),
            .I2 (),
            .I3 (read_cnt[11]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_6  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_6  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [12] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [10] ),
            .I0 (1'b0),
            .I1 (read_cnt[12]),
            .I2 (),
            .I3 (read_cnt[13]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_7  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_7  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [14] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [12] ),
            .I0 (1'b0),
            .I1 (read_cnt[14]),
            .I2 (),
            .I3 (read_cnt[15]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_8  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_8  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [16] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [14] ),
            .I0 (read_len_latch[17]),
            .I1 (read_cnt[16]),
            .I2 (read_len_latch[17]),
            .I3 (read_cnt[17]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_9  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_9  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [18] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [16] ),
            .I0 (1'b0),
            .I1 (read_cnt[18]),
            .I2 (),
            .I3 (read_cnt[19]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_10  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_10  (
            .COUT (\frame_read_write_m0/frame_fifo_read_m0/N100.co [20] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [18] ),
            .I0 (1'b0),
            .I1 (read_cnt[20]),
            .I2 (),
            .I3 (read_cnt[21]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5CARRY /* \N100.lt_11  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.lt_11  (
            .COUT (N100),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_read_m0/N100.co [20] ),
            .I0 (1'b0),
            .I1 (read_cnt[22]),
            .I2 (),
            .I3 (read_cnt[23]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_read.v:164

    GTP_LUT5 /* N115_1_4 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N115_1_4 (
            .Z (N115),
            .I0 (state_4),
            .I1 (state_3),
            .I2 (state_0),
            .I3 (state_2),
            .I4 (state_1));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT2 /* N160_1 */ #(
            .INIT(4'b0100))
        N160_1 (
            .Z (N157),
            .I0 (read_req_d2),
            .I1 (state_1));
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* N160_7 */ #(
            .INIT(8'b00000001))
        N160_7 (
            .Z (_N6356),
            .I0 (wrusedw[7]),
            .I1 (wrusedw[6]),
            .I2 (read_req_d2));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT4 /* N160_9 */ #(
            .INIT(16'b0000100000000000))
        N160_9 (
            .Z (_N9),
            .I0 (_N6356),
            .I1 (state_3),
            .I2 (wrusedw[8]),
            .I3 (_N1798));
	// LUT = I0&I1&~I2&I3 ;

    GTP_LUT2 /* N161 */ #(
            .INIT(4'b1000))
        N161_vname (
            .Z (N161),
            .I0 (state_4),
            .I1 (rd_burst_finish));
    // defparam N161_vname.orig_name = N161;
	// LUT = I0&I1 ;
	// ../source/Camera/frame_fifo_read.v:88

    GTP_LUT5 /* N163_1_3 */ #(
            .INIT(32'b11111111111111101111111110101010))
        N163_1_3 (
            .Z (_N6184),
            .I0 (state_5),
            .I1 (state_3),
            .I2 (state_0),
            .I3 (state_6),
            .I4 (read_req_d2));
	// LUT = (I0)|(I3)|(I1&I4)|(I2&I4) ;

    GTP_LUT5 /* N163_1_6 */ #(
            .INIT(32'b10101010111011101111101011111110))
        N163_1_6 (
            .Z (_N6187),
            .I0 (N161),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (read_req_d2),
            .I4 (N61));
	// LUT = (I0)|(I2&~I4)|(I1&~I3) ;

    GTP_LUT4 /* N163_1_8 */ #(
            .INIT(16'b1111111111111011))
        N163_1_8 (
            .Z (N163),
            .I0 (_N9),
            .I1 (N115),
            .I2 (_N6184),
            .I3 (_N6187));
	// LUT = (~I1)|(I0)|(I2)|(I3) ;

    GTP_LUT5 /* \N181_56[16]  */ #(
            .INIT(32'b01100010101010100100000000000000))
        \N181_56[16]  (
            .Z (N181[16]),
            .I0 (N161),
            .I1 (state_1),
            .I2 (read_addr_index_d1[0]),
            .I3 (read_req_d2),
            .I4 (N93[16]));
	// LUT = (I0&~I3&I4)|(I0&~I1&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5M /* \N181_57[0]  */ #(
            .INIT(32'b00101010001010100100000010000000))
        \N181_57[0]  (
            .Z (N181[0]),
            .I0 (N93[0]),
            .I1 (state_1),
            .I2 (read_req_d2),
            .I3 (read_addr_index_d1[1]),
            .I4 (N161),
            .ID (read_addr_index_d1[0]));

    GTP_LUT5M /* \N181_57[1]  */ #(
            .INIT(32'b00101010001010101000000000000000))
        \N181_57[1]  (
            .Z (N181[1]),
            .I0 (N93[1]),
            .I1 (state_1),
            .I2 (read_req_d2),
            .I3 (read_addr_index_d1[1]),
            .I4 (N161),
            .ID (read_addr_index_d1[0]));

    GTP_LUT5 /* \N181_57[6]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[6]  (
            .Z (N181[6]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[6]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[7]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[7]  (
            .Z (N181[7]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[7]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[8]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[8]  (
            .Z (N181[8]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[8]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[9]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[9]  (
            .Z (N181[9]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[9]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[10]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[10]  (
            .Z (N181[10]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[10]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[11]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[11]  (
            .Z (N181[11]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[11]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[12]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[12]  (
            .Z (N181[12]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[12]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[13]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[13]  (
            .Z (N181[13]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[13]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[14]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[14]  (
            .Z (N181[14]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[14]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[15]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[15]  (
            .Z (N181[15]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[15]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5M /* \N181_57[17]  */ #(
            .INIT(32'b00101010001010100100000010000000))
        \N181_57[17]  (
            .Z (N181[17]),
            .I0 (N93[17]),
            .I1 (state_1),
            .I2 (read_req_d2),
            .I3 (read_addr_index_d1[1]),
            .I4 (N161),
            .ID (read_addr_index_d1[0]));

    GTP_LUT5M /* \N181_57[18]  */ #(
            .INIT(32'b00101010001010100100000000000000))
        \N181_57[18]  (
            .Z (N181[18]),
            .I0 (N93[18]),
            .I1 (state_1),
            .I2 (read_req_d2),
            .I3 (read_addr_index_d1[1]),
            .I4 (N161),
            .ID (read_addr_index_d1[0]));

    GTP_LUT5M /* \N181_57[19]  */ #(
            .INIT(32'b00101010001010101000000000000000))
        \N181_57[19]  (
            .Z (N181[19]),
            .I0 (N93[19]),
            .I1 (state_1),
            .I2 (read_req_d2),
            .I3 (read_addr_index_d1[1]),
            .I4 (N161),
            .ID (read_addr_index_d1[0]));

    GTP_LUT5 /* \N181_57[20]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[20]  (
            .Z (N181[20]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[20]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[21]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[21]  (
            .Z (N181[21]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[21]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[22]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[22]  (
            .Z (N181[22]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[22]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N181_57[23]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N181_57[23]  (
            .Z (N181[23]),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_4),
            .I3 (rd_burst_finish),
            .I4 (N93[23]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT4 /* N182_2 */ #(
            .INIT(16'b1110101011000000))
        N182_2 (
            .Z (N182),
            .I0 (read_req_d2),
            .I1 (rd_burst_finish),
            .I2 (state_4),
            .I3 (state_1));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT3 /* \N192_1[6]  */ #(
            .INIT(8'b10000000))
        \N192_1[6]  (
            .Z (N192[6]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[6]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[7]  */ #(
            .INIT(8'b10000000))
        \N192_1[7]  (
            .Z (N192[7]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[7]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[8]  */ #(
            .INIT(8'b10000000))
        \N192_1[8]  (
            .Z (N192[8]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[8]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[9]  */ #(
            .INIT(8'b10000000))
        \N192_1[9]  (
            .Z (N192[9]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[9]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[10]  */ #(
            .INIT(8'b10000000))
        \N192_1[10]  (
            .Z (N192[10]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[10]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[11]  */ #(
            .INIT(8'b10000000))
        \N192_1[11]  (
            .Z (N192[11]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[11]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[12]  */ #(
            .INIT(8'b10000000))
        \N192_1[12]  (
            .Z (N192[12]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[12]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[13]  */ #(
            .INIT(8'b10000000))
        \N192_1[13]  (
            .Z (N192[13]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[13]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[14]  */ #(
            .INIT(8'b10000000))
        \N192_1[14]  (
            .Z (N192[14]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[14]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[15]  */ #(
            .INIT(8'b10000000))
        \N192_1[15]  (
            .Z (N192[15]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[15]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[16]  */ #(
            .INIT(8'b10000000))
        \N192_1[16]  (
            .Z (N192[16]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[16]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[17]  */ #(
            .INIT(8'b10000000))
        \N192_1[17]  (
            .Z (N192[17]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[17]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[18]  */ #(
            .INIT(8'b10000000))
        \N192_1[18]  (
            .Z (N192[18]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[18]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[19]  */ #(
            .INIT(8'b10000000))
        \N192_1[19]  (
            .Z (N192[19]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[19]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[20]  */ #(
            .INIT(8'b10000000))
        \N192_1[20]  (
            .Z (N192[20]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[20]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[21]  */ #(
            .INIT(8'b10000000))
        \N192_1[21]  (
            .Z (N192[21]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[21]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[22]  */ #(
            .INIT(8'b10000000))
        \N192_1[22]  (
            .Z (N192[22]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[22]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N192_1[23]  */ #(
            .INIT(8'b10000000))
        \N192_1[23]  (
            .Z (N192[23]),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (N90[23]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* N193 */ #(
            .INIT(8'b11111000))
        N193_vname (
            .Z (N193),
            .I0 (rd_burst_finish),
            .I1 (state_4),
            .I2 (state_1));
    // defparam N193_vname.orig_name = N193;
	// LUT = (I2)|(I0&I1) ;
	// ../source/Camera/frame_fifo_read.v:88

    GTP_LUT4 /* N211 */ #(
            .INIT(16'b1111001000100010))
        N211_vname (
            .Z (N211),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (state_2),
            .I3 (N61));
    // defparam N211_vname.orig_name = N211;
	// LUT = (I0&~I1)|(I2&I3) ;
	// ../source/Camera/frame_fifo_read.v:88

    GTP_DFF_C /* fifo_aclr */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        fifo_aclr_vname (
            .Q (fifo_aclr),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5799));
    // defparam fifo_aclr_vname.orig_name = fifo_aclr;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT3 /* \fifo_aclr_ce_mux[0]  */ #(
            .INIT(8'b11011000))
        \fifo_aclr_ce_mux[0]  (
            .Z (_N5799),
            .I0 (state_1),
            .I1 (read_req_d2),
            .I2 (fifo_aclr));
	// LUT = (~I0&I2)|(I0&I1) ;

    GTP_DFF_CE /* \rd_burst_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[0]  (
            .Q (N93[0]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[0]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[1]  (
            .Q (N93[1]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[1]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[6]  (
            .Q (rd_burst_addr[6]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[6]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[7]  (
            .Q (rd_burst_addr[7]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[7]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[8]  (
            .Q (rd_burst_addr[8]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[8]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[9]  (
            .Q (rd_burst_addr[9]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[9]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[10]  (
            .Q (rd_burst_addr[10]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[10]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[11]  (
            .Q (rd_burst_addr[11]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[11]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[12]  (
            .Q (rd_burst_addr[12]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[12]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[13]  (
            .Q (rd_burst_addr[13]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[13]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[14]  (
            .Q (rd_burst_addr[14]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[14]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[15]  (
            .Q (rd_burst_addr[15]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[15]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[16]  (
            .Q (rd_burst_addr[16]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[16]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[17]  (
            .Q (rd_burst_addr[17]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[17]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[18]  (
            .Q (rd_burst_addr[18]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[18]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[19]  (
            .Q (rd_burst_addr[19]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[19]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[20]  (
            .Q (rd_burst_addr[20]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[20]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[21]  (
            .Q (rd_burst_addr[21]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[21]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[22]  (
            .Q (rd_burst_addr[22]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[22]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \rd_burst_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_addr[23]  (
            .Q (rd_burst_addr[23]),
            .C (N15_0),
            .CE (N182),
            .CLK (mem_clk),
            .D (N181[23]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_C /* \rd_burst_len[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_burst_len[6]  (
            .Q (rd_burst_len[6]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5858));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT5 /* \rd_burst_len[6]_ce_mux[0]  */ #(
            .INIT(32'b11001110110011001100110011001100))
        \rd_burst_len[6]_ce_mux[0]  (
            .Z (_N5858),
            .I0 (_N6356),
            .I1 (rd_burst_len[6]),
            .I2 (wrusedw[8]),
            .I3 (state_3),
            .I4 (_N1798));
	// LUT = (I1)|(I0&~I2&I3&I4) ;

    GTP_DFF_C /* rd_burst_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_burst_req_vname (
            .Q (rd_burst_req),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5798));
    // defparam rd_burst_req_vname.orig_name = rd_burst_req;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT4 /* \rd_burst_req_ce_mux[0]  */ #(
            .INIT(16'b1111111101001100))
        \rd_burst_req_ce_mux[0]  (
            .Z (_N5798),
            .I0 (rd_burst_data_valid),
            .I1 (rd_burst_req),
            .I2 (state_4),
            .I3 (_N9));
	// LUT = (I3)|(I1&~I2)|(~I0&I1) ;

    GTP_DFF_C /* \read_addr_index_d0[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_addr_index_d0[0]  (
            .Q (read_addr_index_d0[0]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_addr_index[0]));
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* \read_addr_index_d0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_addr_index_d0[1]  (
            .Q (read_addr_index_d0[1]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_addr_index[1]));
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* \read_addr_index_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_addr_index_d1[0]  (
            .Q (read_addr_index_d1[0]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_addr_index_d0[0]));
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* \read_addr_index_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_addr_index_d1[1]  (
            .Q (read_addr_index_d1[1]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_addr_index_d0[1]));
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_CE /* \read_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[6]  (
            .Q (read_cnt[6]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[6]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[7]  (
            .Q (read_cnt[7]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[7]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[8]  (
            .Q (read_cnt[8]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[8]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[9]  (
            .Q (read_cnt[9]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[9]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[10]  (
            .Q (read_cnt[10]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[10]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[11]  (
            .Q (read_cnt[11]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[11]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[12]  (
            .Q (read_cnt[12]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[12]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[13]  (
            .Q (read_cnt[13]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[13]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[14]  (
            .Q (read_cnt[14]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[14]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[15]  (
            .Q (read_cnt[15]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[15]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[16]  (
            .Q (read_cnt[16]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[16]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[17]  (
            .Q (read_cnt[17]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[17]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[18]  (
            .Q (read_cnt[18]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[18]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[19]  (
            .Q (read_cnt[19]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[19]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[20]  (
            .Q (read_cnt[20]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[20]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[21]  (
            .Q (read_cnt[21]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[21]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[22]  (
            .Q (read_cnt[22]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[22]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \read_cnt[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_cnt[23]  (
            .Q (read_cnt[23]),
            .C (N15_0),
            .CE (N193),
            .CLK (mem_clk),
            .D (N192[23]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_C /* \read_len_d0[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_len_d0[16]  (
            .Q (read_len_d0[17]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (1'b1));
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* \read_len_d1[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_len_d1[16]  (
            .Q (read_len_d1[17]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_len_d0[17]));
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* \read_len_latch[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \read_len_latch[16]  (
            .Q (read_len_latch[17]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5794));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT4 /* \read_len_latch[16]_ce_mux[0]  */ #(
            .INIT(16'b1110010011001100))
        \read_len_latch[16]_ce_mux[0]  (
            .Z (_N5794),
            .I0 (read_req_d2),
            .I1 (read_len_latch[17]),
            .I2 (read_len_d1[17]),
            .I3 (state_1));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;

    GTP_DFF_C /* read_req_ack */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_req_ack_vname (
            .Q (read_req_ack),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5793));
    // defparam read_req_ack_vname.orig_name = read_req_ack;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT4 /* \read_req_ack_ce_mux[0]  */ #(
            .INIT(16'b1010101000001100))
        \read_req_ack_ce_mux[0]  (
            .Z (_N5793),
            .I0 (read_req_d2),
            .I1 (read_req_ack),
            .I2 (state_0),
            .I3 (state_1));
	// LUT = (I0&I3)|(I1&~I2&~I3) ;

    GTP_DFF_C /* read_req_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_req_d0_vname (
            .Q (read_req_d0),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_req));
    // defparam read_req_d0_vname.orig_name = read_req_d0;
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* read_req_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_req_d1_vname (
            .Q (read_req_d1),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_req_d0));
    // defparam read_req_d1_vname.orig_name = read_req_d1;
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_C /* read_req_d2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_req_d2_vname (
            .Q (read_req_d2),
            .C (N15_0),
            .CLK (mem_clk),
            .D (read_req_d1));
    // defparam read_req_d2_vname.orig_name = read_req_d2;
	// ../source/Camera/frame_fifo_read.v:53

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (state_6),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (_N14));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (N157));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N15_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (_N13));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT3 /* \state[3:0]_fsm[3:0]_12  */ #(
            .INIT(8'b00000100))
        \state[3:0]_fsm[3:0]_12  (
            .Z (_N12),
            .I0 (read_req_d2),
            .I1 (state_5),
            .I2 (N100));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT5 /* \state[3:0]_fsm[3:0]_13  */ #(
            .INIT(32'b00100010000000001111001011110000))
        \state[3:0]_fsm[3:0]_13  (
            .Z (_N13),
            .I0 (N100),
            .I1 (read_req_d2),
            .I2 (state_2),
            .I3 (state_5),
            .I4 (N61));
	// LUT = (I2&~I4)|(I0&~I1&I3) ;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_LUT4 /* \state[3:0]_fsm[3:0]_14  */ #(
            .INIT(16'b1111111000000000))
        \state[3:0]_fsm[3:0]_14  (
            .Z (_N14),
            .I0 (state_5),
            .I1 (state_3),
            .I2 (state_0),
            .I3 (read_req_d2));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N15_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (_N9));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N15_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (N161));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N15_0),
            .CE (N163),
            .CLK (mem_clk),
            .D (_N12));
    // defparam state_6_vname.orig_name = state_6;
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[0]  (
            .Q (wait_cnt[0]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[0]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[1]  (
            .Q (wait_cnt[1]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[1]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[2]  (
            .Q (wait_cnt[2]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[2]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[3]  (
            .Q (wait_cnt[3]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[3]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[4]  (
            .Q (wait_cnt[4]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[4]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[5]  (
            .Q (wait_cnt[5]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[5]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[6]  (
            .Q (wait_cnt[6]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[6]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[7]  (
            .Q (wait_cnt[7]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[7]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[8]  (
            .Q (wait_cnt[8]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[8]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[9]  (
            .Q (wait_cnt[9]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[9]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[10]  (
            .Q (wait_cnt[10]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[10]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[11]  (
            .Q (wait_cnt[11]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[11]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[12]  (
            .Q (wait_cnt[12]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[12]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[13]  (
            .Q (wait_cnt[13]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[13]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[14]  (
            .Q (wait_cnt[14]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[14]));
	// ../source/Camera/frame_fifo_read.v:75

    GTP_DFF_CE /* \wait_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wait_cnt[15]  (
            .Q (wait_cnt[15]),
            .C (N15_0),
            .CE (N211),
            .CLK (mem_clk),
            .D (N210[15]));
	// ../source/Camera/frame_fifo_read.v:75


endmodule


module frame_fifo_write
(
    input [15:0] rdusedw,
    input [1:0] write_addr_index,
    input [23:0] write_len_d1,
    input N15_0,
    input mem_clk,
    input wr_burst_finish,
    input write_req,
    output [23:0] N81,
    output [23:0] wr_burst_addr,
    output [9:0] wr_burst_len,
    output fifo_aclr,
    output state_5,
    output wr_burst_req,
    output write_req_ack
);
    wire [23:0] N78;
    wire N89;
    wire N145;
    wire N147;
    wire [23:0] N165;
    wire N166;
    wire [23:0] N176;
    wire N177;
    wire _N9;
    wire _N12;
    wire _N13;
    wire _N14;
    wire _N1044;
    wire _N1045;
    wire _N1046;
    wire _N1047;
    wire _N1048;
    wire _N1049;
    wire _N1050;
    wire _N1051;
    wire _N1052;
    wire _N1053;
    wire _N1054;
    wire _N1055;
    wire _N1056;
    wire _N1057;
    wire _N1058;
    wire _N1059;
    wire _N1060;
    wire _N1063;
    wire _N1064;
    wire _N1065;
    wire _N1066;
    wire _N1067;
    wire _N1068;
    wire _N1069;
    wire _N1070;
    wire _N1071;
    wire _N1072;
    wire _N1073;
    wire _N1074;
    wire _N1075;
    wire _N1076;
    wire _N1077;
    wire _N1078;
    wire _N1079;
    wire _N5792;
    wire _N5796;
    wire _N5801;
    wire _N5802;
    wire _N5860;
    wire _N6095;
    wire _N6096;
    wire [24:0] \frame_read_write_m0/frame_fifo_write_m0/N89.co ;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire [1:0] write_addr_index_d0;
    wire [1:0] write_addr_index_d1;
    wire [23:0] write_cnt;
    wire [23:0] write_len_latch;
    wire write_req_d0;
    wire write_req_d1;
    wire write_req_d2;

    GTP_LUT5CARRY /* N78_7 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_7 (
            .COUT (_N1044),
            .Z (N78[6]),
            .CIN (),
            .I0 (write_cnt[6]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_8 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_8 (
            .COUT (_N1045),
            .Z (N78[7]),
            .CIN (_N1044),
            .I0 (write_cnt[6]),
            .I1 (write_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_9 (
            .COUT (_N1046),
            .Z (N78[8]),
            .CIN (_N1045),
            .I0 (),
            .I1 (write_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_10 (
            .COUT (_N1047),
            .Z (N78[9]),
            .CIN (_N1046),
            .I0 (),
            .I1 (write_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_11 (
            .COUT (_N1048),
            .Z (N78[10]),
            .CIN (_N1047),
            .I0 (),
            .I1 (write_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_12 (
            .COUT (_N1049),
            .Z (N78[11]),
            .CIN (_N1048),
            .I0 (),
            .I1 (write_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_13 (
            .COUT (_N1050),
            .Z (N78[12]),
            .CIN (_N1049),
            .I0 (),
            .I1 (write_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_14 (
            .COUT (_N1051),
            .Z (N78[13]),
            .CIN (_N1050),
            .I0 (),
            .I1 (write_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_15 (
            .COUT (_N1052),
            .Z (N78[14]),
            .CIN (_N1051),
            .I0 (),
            .I1 (write_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_16 (
            .COUT (_N1053),
            .Z (N78[15]),
            .CIN (_N1052),
            .I0 (),
            .I1 (write_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_17 (
            .COUT (_N1054),
            .Z (N78[16]),
            .CIN (_N1053),
            .I0 (),
            .I1 (write_cnt[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_18 (
            .COUT (_N1055),
            .Z (N78[17]),
            .CIN (_N1054),
            .I0 (),
            .I1 (write_cnt[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_19 (
            .COUT (_N1056),
            .Z (N78[18]),
            .CIN (_N1055),
            .I0 (),
            .I1 (write_cnt[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_20 (
            .COUT (_N1057),
            .Z (N78[19]),
            .CIN (_N1056),
            .I0 (),
            .I1 (write_cnt[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_21 (
            .COUT (_N1058),
            .Z (N78[20]),
            .CIN (_N1057),
            .I0 (),
            .I1 (write_cnt[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_22 (
            .COUT (_N1059),
            .Z (N78[21]),
            .CIN (_N1058),
            .I0 (),
            .I1 (write_cnt[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_23 (
            .COUT (_N1060),
            .Z (N78[22]),
            .CIN (_N1059),
            .I0 (),
            .I1 (write_cnt[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N78_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_24 (
            .COUT (),
            .Z (N78[23]),
            .CIN (_N1060),
            .I0 (),
            .I1 (write_cnt[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:142

    GTP_LUT5CARRY /* N81_7 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_7 (
            .COUT (_N1063),
            .Z (N81[6]),
            .CIN (),
            .I0 (wr_burst_addr[6]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_8 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_8 (
            .COUT (_N1064),
            .Z (N81[7]),
            .CIN (_N1063),
            .I0 (wr_burst_addr[6]),
            .I1 (wr_burst_addr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_9 (
            .COUT (_N1065),
            .Z (N81[8]),
            .CIN (_N1064),
            .I0 (),
            .I1 (wr_burst_addr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_10 (
            .COUT (_N1066),
            .Z (N81[9]),
            .CIN (_N1065),
            .I0 (),
            .I1 (wr_burst_addr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_11 (
            .COUT (_N1067),
            .Z (N81[10]),
            .CIN (_N1066),
            .I0 (),
            .I1 (wr_burst_addr[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_12 (
            .COUT (_N1068),
            .Z (N81[11]),
            .CIN (_N1067),
            .I0 (),
            .I1 (wr_burst_addr[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_13 (
            .COUT (_N1069),
            .Z (N81[12]),
            .CIN (_N1068),
            .I0 (),
            .I1 (wr_burst_addr[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_14 (
            .COUT (_N1070),
            .Z (N81[13]),
            .CIN (_N1069),
            .I0 (),
            .I1 (wr_burst_addr[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_15 (
            .COUT (_N1071),
            .Z (N81[14]),
            .CIN (_N1070),
            .I0 (),
            .I1 (wr_burst_addr[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_16 (
            .COUT (_N1072),
            .Z (N81[15]),
            .CIN (_N1071),
            .I0 (),
            .I1 (wr_burst_addr[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_17 (
            .COUT (_N1073),
            .Z (N81[16]),
            .CIN (_N1072),
            .I0 (),
            .I1 (wr_burst_addr[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_18 (
            .COUT (_N1074),
            .Z (N81[17]),
            .CIN (_N1073),
            .I0 (),
            .I1 (wr_burst_addr[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_19 (
            .COUT (_N1075),
            .Z (N81[18]),
            .CIN (_N1074),
            .I0 (),
            .I1 (wr_burst_addr[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_20 (
            .COUT (_N1076),
            .Z (N81[19]),
            .CIN (_N1075),
            .I0 (),
            .I1 (wr_burst_addr[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_21 (
            .COUT (_N1077),
            .Z (N81[20]),
            .CIN (_N1076),
            .I0 (),
            .I1 (wr_burst_addr[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_22 (
            .COUT (_N1078),
            .Z (N81[21]),
            .CIN (_N1077),
            .I0 (),
            .I1 (wr_burst_addr[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_23 (
            .COUT (_N1079),
            .Z (N81[22]),
            .CIN (_N1078),
            .I0 (),
            .I1 (wr_burst_addr[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* N81_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N81_24 (
            .COUT (),
            .Z (N81[23]),
            .CIN (_N1079),
            .I0 (),
            .I1 (wr_burst_addr[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:144

    GTP_LUT5CARRY /* \N89.lt_3  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_3  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [6] ),
            .Z (),
            .CIN (),
            .I0 (write_cnt[6]),
            .I1 (write_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_4  */ #(
            .INIT(32'b00000000000000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_4  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [8] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [6] ),
            .I0 (write_cnt[6]),
            .I1 (write_cnt[7]),
            .I2 (write_cnt[8]),
            .I3 (write_cnt[9]),
            .I4 (1'b0),
            .ID ());
	// LUT =  ;
	// CARRY = I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_5  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_5  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [10] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [8] ),
            .I0 (1'b0),
            .I1 (write_cnt[10]),
            .I2 (),
            .I3 (write_cnt[11]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_6  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_6  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [12] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [10] ),
            .I0 (1'b0),
            .I1 (write_cnt[12]),
            .I2 (),
            .I3 (write_cnt[13]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_7  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_7  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [14] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [12] ),
            .I0 (1'b0),
            .I1 (write_cnt[14]),
            .I2 (),
            .I3 (write_cnt[15]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_8  */ #(
            .INIT(32'b00100000111100101001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_8  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [16] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [14] ),
            .I0 (write_len_latch[17]),
            .I1 (write_cnt[16]),
            .I2 (write_len_latch[17]),
            .I3 (write_cnt[17]),
            .I4 (),
            .ID ());
	// LUT = (I2 & ~I3) | (I0 & ~I1 & ~I3) | (I0 & ~I1 & I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_9  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_9  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [18] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [16] ),
            .I0 (1'b0),
            .I1 (write_cnt[18]),
            .I2 (),
            .I3 (write_cnt[19]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_10  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_10  (
            .COUT (\frame_read_write_m0/frame_fifo_write_m0/N89.co [20] ),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [18] ),
            .I0 (1'b0),
            .I1 (write_cnt[20]),
            .I2 (),
            .I3 (write_cnt[21]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5CARRY /* \N89.lt_11  */ #(
            .INIT(32'b00000000001000100000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N89.lt_11  (
            .COUT (N89),
            .Z (),
            .CIN (\frame_read_write_m0/frame_fifo_write_m0/N89.co [20] ),
            .I0 (1'b0),
            .I1 (write_cnt[22]),
            .I2 (),
            .I3 (write_cnt[23]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/frame_fifo_write.v:154

    GTP_LUT5 /* N144_5 */ #(
            .INIT(32'b00000000000000001111000011100000))
        N144_5 (
            .Z (_N9),
            .I0 (rdusedw[8]),
            .I1 (rdusedw[7]),
            .I2 (state_2),
            .I3 (rdusedw[6]),
            .I4 (write_req_d2));
	// LUT = (I0&I2&~I4)|(I1&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT2 /* N145 */ #(
            .INIT(4'b1000))
        N145_vname (
            .Z (N145),
            .I0 (state_3),
            .I1 (wr_burst_finish));
    // defparam N145_vname.orig_name = N145;
	// LUT = I0&I1 ;
	// ../source/Camera/frame_fifo_write.v:87

    GTP_LUT4 /* N147_4_3 */ #(
            .INIT(16'b1111110111111100))
        N147_4_3 (
            .Z (_N6095),
            .I0 (write_req_d2),
            .I1 (state_5),
            .I2 (state_4),
            .I3 (state_1));
	// LUT = (I1)|(I2)|(~I0&I3) ;

    GTP_LUT5 /* N147_4_4 */ #(
            .INIT(32'b10101010101000001010101010100011))
        N147_4_4 (
            .Z (_N6096),
            .I0 (write_req_d2),
            .I1 (state_3),
            .I2 (state_0),
            .I3 (state_2),
            .I4 (state_1));
	// LUT = (I0&I2)|(I0&I3)|(~I1&~I2&~I3&~I4) ;

    GTP_LUT5 /* N147_4_6 */ #(
            .INIT(32'b11111111111111111111111011101110))
        N147_4_6 (
            .Z (N147),
            .I0 (_N6095),
            .I1 (_N6096),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (_N9));
	// LUT = (I0)|(I1)|(I4)|(I2&I3) ;

    GTP_LUT5 /* \N165_56[16]  */ #(
            .INIT(32'b01100010101010100100000000000000))
        \N165_56[16]  (
            .Z (N165[16]),
            .I0 (N145),
            .I1 (state_1),
            .I2 (write_addr_index_d1[0]),
            .I3 (write_req_d2),
            .I4 (N81[16]));
	// LUT = (I0&~I3&I4)|(I0&~I1&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5M /* \N165_57[0]  */ #(
            .INIT(32'b00101010001010100100000010000000))
        \N165_57[0]  (
            .Z (N165[0]),
            .I0 (N81[0]),
            .I1 (state_1),
            .I2 (write_req_d2),
            .I3 (write_addr_index_d1[1]),
            .I4 (N145),
            .ID (write_addr_index_d1[0]));

    GTP_LUT5M /* \N165_57[1]  */ #(
            .INIT(32'b00101010001010101000000000000000))
        \N165_57[1]  (
            .Z (N165[1]),
            .I0 (N81[1]),
            .I1 (state_1),
            .I2 (write_req_d2),
            .I3 (write_addr_index_d1[1]),
            .I4 (N145),
            .ID (write_addr_index_d1[0]));

    GTP_LUT5 /* \N165_57[6]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[6]  (
            .Z (N165[6]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[6]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[7]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[7]  (
            .Z (N165[7]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[7]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[8]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[8]  (
            .Z (N165[8]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[8]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[9]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[9]  (
            .Z (N165[9]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[9]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[10]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[10]  (
            .Z (N165[10]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[10]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[11]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[11]  (
            .Z (N165[11]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[11]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[12]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[12]  (
            .Z (N165[12]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[12]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[13]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[13]  (
            .Z (N165[13]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[13]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[14]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[14]  (
            .Z (N165[14]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[14]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[15]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[15]  (
            .Z (N165[15]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[15]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5M /* \N165_57[17]  */ #(
            .INIT(32'b00101010001010100100000010000000))
        \N165_57[17]  (
            .Z (N165[17]),
            .I0 (N81[17]),
            .I1 (state_1),
            .I2 (write_req_d2),
            .I3 (write_addr_index_d1[1]),
            .I4 (N145),
            .ID (write_addr_index_d1[0]));

    GTP_LUT5M /* \N165_57[18]  */ #(
            .INIT(32'b00101010001010100100000000000000))
        \N165_57[18]  (
            .Z (N165[18]),
            .I0 (N81[18]),
            .I1 (state_1),
            .I2 (write_req_d2),
            .I3 (write_addr_index_d1[1]),
            .I4 (N145),
            .ID (write_addr_index_d1[0]));

    GTP_LUT5M /* \N165_57[19]  */ #(
            .INIT(32'b00101010001010101000000000000000))
        \N165_57[19]  (
            .Z (N165[19]),
            .I0 (N81[19]),
            .I1 (state_1),
            .I2 (write_req_d2),
            .I3 (write_addr_index_d1[1]),
            .I4 (N145),
            .ID (write_addr_index_d1[0]));

    GTP_LUT5 /* \N165_57[20]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[20]  (
            .Z (N165[20]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[20]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[21]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[21]  (
            .Z (N165[21]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[21]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[22]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[22]  (
            .Z (N165[22]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[22]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT5 /* \N165_57[23]  */ #(
            .INIT(32'b01110000000000000000000000000000))
        \N165_57[23]  (
            .Z (N165[23]),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_3),
            .I3 (wr_burst_finish),
            .I4 (N81[23]));
	// LUT = (~I1&I2&I3&I4)|(~I0&I2&I3&I4) ;

    GTP_LUT4 /* N166_2 */ #(
            .INIT(16'b1110101011000000))
        N166_2 (
            .Z (N166),
            .I0 (write_req_d2),
            .I1 (wr_burst_finish),
            .I2 (state_3),
            .I3 (state_1));
	// LUT = (I0&I3)|(I1&I2) ;

    GTP_LUT3 /* \N176_1[6]  */ #(
            .INIT(8'b10000000))
        \N176_1[6]  (
            .Z (N176[6]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[6]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[7]  */ #(
            .INIT(8'b10000000))
        \N176_1[7]  (
            .Z (N176[7]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[7]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[8]  */ #(
            .INIT(8'b10000000))
        \N176_1[8]  (
            .Z (N176[8]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[8]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[9]  */ #(
            .INIT(8'b10000000))
        \N176_1[9]  (
            .Z (N176[9]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[9]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[10]  */ #(
            .INIT(8'b10000000))
        \N176_1[10]  (
            .Z (N176[10]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[10]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[11]  */ #(
            .INIT(8'b10000000))
        \N176_1[11]  (
            .Z (N176[11]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[11]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[12]  */ #(
            .INIT(8'b10000000))
        \N176_1[12]  (
            .Z (N176[12]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[12]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[13]  */ #(
            .INIT(8'b10000000))
        \N176_1[13]  (
            .Z (N176[13]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[13]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[14]  */ #(
            .INIT(8'b10000000))
        \N176_1[14]  (
            .Z (N176[14]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[14]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[15]  */ #(
            .INIT(8'b10000000))
        \N176_1[15]  (
            .Z (N176[15]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[15]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[16]  */ #(
            .INIT(8'b10000000))
        \N176_1[16]  (
            .Z (N176[16]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[16]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[17]  */ #(
            .INIT(8'b10000000))
        \N176_1[17]  (
            .Z (N176[17]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[17]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[18]  */ #(
            .INIT(8'b10000000))
        \N176_1[18]  (
            .Z (N176[18]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[18]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[19]  */ #(
            .INIT(8'b10000000))
        \N176_1[19]  (
            .Z (N176[19]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[19]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[20]  */ #(
            .INIT(8'b10000000))
        \N176_1[20]  (
            .Z (N176[20]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[20]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[21]  */ #(
            .INIT(8'b10000000))
        \N176_1[21]  (
            .Z (N176[21]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[21]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[22]  */ #(
            .INIT(8'b10000000))
        \N176_1[22]  (
            .Z (N176[22]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[22]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* \N176_1[23]  */ #(
            .INIT(8'b10000000))
        \N176_1[23]  (
            .Z (N176[23]),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (N78[23]));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* N177 */ #(
            .INIT(8'b11111000))
        N177_vname (
            .Z (N177),
            .I0 (wr_burst_finish),
            .I1 (state_3),
            .I2 (state_1));
    // defparam N177_vname.orig_name = N177;
	// LUT = (I2)|(I0&I1) ;
	// ../source/Camera/frame_fifo_write.v:87

    GTP_DFF_C /* fifo_aclr */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        fifo_aclr_vname (
            .Q (fifo_aclr),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5802));
    // defparam fifo_aclr_vname.orig_name = fifo_aclr;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT3 /* \fifo_aclr_ce_mux[0]  */ #(
            .INIT(8'b11011000))
        \fifo_aclr_ce_mux[0]  (
            .Z (_N5802),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (fifo_aclr));
	// LUT = (~I0&I2)|(I0&I1) ;

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N147),
            .CLK (mem_clk),
            .D (state_5),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CE (N147),
            .CLK (mem_clk),
            .D (_N14));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CE (N147),
            .CLK (mem_clk),
            .D (_N13));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N15_0),
            .CE (N147),
            .CLK (mem_clk),
            .D (_N9));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT3 /* \state[3:0]_fsm[3:0]_12  */ #(
            .INIT(8'b00000100))
        \state[3:0]_fsm[3:0]_12  (
            .Z (_N12),
            .I0 (write_req_d2),
            .I1 (state_4),
            .I2 (N89));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT4 /* \state[3:0]_fsm[3:0]_13  */ #(
            .INIT(16'b0011001000100010))
        \state[3:0]_fsm[3:0]_13  (
            .Z (_N13),
            .I0 (state_1),
            .I1 (write_req_d2),
            .I2 (state_4),
            .I3 (N89));
	// LUT = (I0&~I1)|(~I1&I2&I3) ;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT4 /* \state[3:0]_fsm[3:0]_15  */ #(
            .INIT(16'b1111111000000000))
        \state[3:0]_fsm[3:0]_15  (
            .Z (_N14),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (state_0),
            .I3 (write_req_d2));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N15_0),
            .CE (N147),
            .CLK (mem_clk),
            .D (N145));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N15_0),
            .CE (N147),
            .CLK (mem_clk),
            .D (_N12));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[0]  (
            .Q (N81[0]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[0]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[1]  (
            .Q (N81[1]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[1]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[6]  (
            .Q (wr_burst_addr[6]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[6]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[7]  (
            .Q (wr_burst_addr[7]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[7]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[8]  (
            .Q (wr_burst_addr[8]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[8]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[9]  (
            .Q (wr_burst_addr[9]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[9]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[10]  (
            .Q (wr_burst_addr[10]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[10]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[11]  (
            .Q (wr_burst_addr[11]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[11]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[12]  (
            .Q (wr_burst_addr[12]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[12]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[13]  (
            .Q (wr_burst_addr[13]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[13]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[14]  (
            .Q (wr_burst_addr[14]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[14]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[15]  (
            .Q (wr_burst_addr[15]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[15]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[16]  (
            .Q (wr_burst_addr[16]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[16]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[17]  (
            .Q (wr_burst_addr[17]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[17]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[18]  (
            .Q (wr_burst_addr[18]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[18]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[19]  (
            .Q (wr_burst_addr[19]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[19]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[20]  (
            .Q (wr_burst_addr[20]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[20]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[21]  (
            .Q (wr_burst_addr[21]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[21]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[22]  (
            .Q (wr_burst_addr[22]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[22]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \wr_burst_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_addr[23]  (
            .Q (wr_burst_addr[23]),
            .C (N15_0),
            .CE (N166),
            .CLK (mem_clk),
            .D (N165[23]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_C /* \wr_burst_len[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_burst_len[6]  (
            .Q (wr_burst_len[6]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5860));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT2 /* \wr_burst_len[6]_ce_mux[0]  */ #(
            .INIT(4'b1110))
        \wr_burst_len[6]_ce_mux[0]  (
            .Z (_N5860),
            .I0 (wr_burst_len[6]),
            .I1 (_N9));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* wr_burst_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_burst_req_vname (
            .Q (wr_burst_req),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5796));
    // defparam wr_burst_req_vname.orig_name = wr_burst_req;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT4 /* \wr_burst_req_ce_mux[0]  */ #(
            .INIT(16'b0101111101001100))
        \wr_burst_req_ce_mux[0]  (
            .Z (_N5796),
            .I0 (wr_burst_finish),
            .I1 (wr_burst_req),
            .I2 (state_3),
            .I3 (_N9));
	// LUT = (I1&~I2)|(~I2&I3)|(~I0&I1)|(~I0&I3) ;

    GTP_DFF_C /* \write_addr_index_d0[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_addr_index_d0[0]  (
            .Q (write_addr_index_d0[0]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_addr_index[0]));
	// ../source/Camera/frame_fifo_write.v:53

    GTP_DFF_C /* \write_addr_index_d0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_addr_index_d0[1]  (
            .Q (write_addr_index_d0[1]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_addr_index[1]));
	// ../source/Camera/frame_fifo_write.v:53

    GTP_DFF_C /* \write_addr_index_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_addr_index_d1[0]  (
            .Q (write_addr_index_d1[0]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_addr_index_d0[0]));
	// ../source/Camera/frame_fifo_write.v:53

    GTP_DFF_C /* \write_addr_index_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_addr_index_d1[1]  (
            .Q (write_addr_index_d1[1]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_addr_index_d0[1]));
	// ../source/Camera/frame_fifo_write.v:53

    GTP_DFF_CE /* \write_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[6]  (
            .Q (write_cnt[6]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[6]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[7]  (
            .Q (write_cnt[7]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[7]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[8]  (
            .Q (write_cnt[8]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[8]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[9]  (
            .Q (write_cnt[9]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[9]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[10]  (
            .Q (write_cnt[10]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[10]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[11]  (
            .Q (write_cnt[11]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[11]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[12]  (
            .Q (write_cnt[12]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[12]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[13]  (
            .Q (write_cnt[13]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[13]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[14]  (
            .Q (write_cnt[14]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[14]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[15]  (
            .Q (write_cnt[15]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[15]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[16]  (
            .Q (write_cnt[16]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[16]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[17]  (
            .Q (write_cnt[17]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[17]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[18]  (
            .Q (write_cnt[18]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[18]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[19]  (
            .Q (write_cnt[19]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[19]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[20]  (
            .Q (write_cnt[20]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[20]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[21]  (
            .Q (write_cnt[21]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[21]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[22]  (
            .Q (write_cnt[22]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[22]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_CE /* \write_cnt[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_cnt[23]  (
            .Q (write_cnt[23]),
            .C (N15_0),
            .CE (N177),
            .CLK (mem_clk),
            .D (N176[23]));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_DFF_C /* \write_len_latch[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \write_len_latch[16]  (
            .Q (write_len_latch[17]),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5792));
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT4 /* \write_len_latch[16]_ce_mux[0]  */ #(
            .INIT(16'b1110010011001100))
        \write_len_latch[16]_ce_mux[0]  (
            .Z (_N5792),
            .I0 (write_req_d2),
            .I1 (write_len_latch[17]),
            .I2 (write_len_d1[17]),
            .I3 (state_1));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;

    GTP_DFF_C /* write_req_ack */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_req_ack_vname (
            .Q (write_req_ack),
            .C (N15_0),
            .CLK (mem_clk),
            .D (_N5801));
    // defparam write_req_ack_vname.orig_name = write_req_ack;
	// ../source/Camera/frame_fifo_write.v:75

    GTP_LUT4 /* \write_req_ack_ce_mux[0]  */ #(
            .INIT(16'b1010101000110000))
        \write_req_ack_ce_mux[0]  (
            .Z (_N5801),
            .I0 (write_req_d2),
            .I1 (state_0),
            .I2 (write_req_ack),
            .I3 (state_1));
	// LUT = (I0&I3)|(~I1&I2&~I3) ;

    GTP_DFF_C /* write_req_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_req_d0_vname (
            .Q (write_req_d0),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_req));
    // defparam write_req_d0_vname.orig_name = write_req_d0;
	// ../source/Camera/frame_fifo_write.v:53

    GTP_DFF_C /* write_req_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_req_d1_vname (
            .Q (write_req_d1),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_req_d0));
    // defparam write_req_d1_vname.orig_name = write_req_d1;
	// ../source/Camera/frame_fifo_write.v:53

    GTP_DFF_C /* write_req_d2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_req_d2_vname (
            .Q (write_req_d2),
            .C (N15_0),
            .CLK (mem_clk),
            .D (write_req_d1));
    // defparam write_req_d2_vname.orig_name = write_req_d2;
	// ../source/Camera/frame_fifo_write.v:53


endmodule


module ipml_fifo_ctrl_v1_4
(
    input r_en,
    input rclk,
    input w_en,
    input wclk,
    input wrst,
    output [9:0] raddr,
    output [7:0] waddr,
    output [8:0] wr_water_level
);
    wire N0_1;
    wire [8:0] N2;
    wire N77_1;
    wire [10:0] N79;
    wire N147;
    wire N148;
    wire N149;
    wire N151;
    wire [8:0] N255;
    wire _N1082;
    wire _N1083;
    wire _N1084;
    wire _N1085;
    wire _N1086;
    wire _N1087;
    wire _N1088;
    wire _N1089;
    wire _N1092;
    wire _N1093;
    wire _N1094;
    wire _N1095;
    wire _N1096;
    wire _N1097;
    wire _N1098;
    wire _N1099;
    wire _N1100;
    wire _N1101;
    wire [8:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co ;
    wire [11:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co ;
    wire [9:0] \frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co ;
    wire [8:0] nb2;
    wire [10:0] rbin;
    wire rempty;
    wire [10:0] rgnext;
    wire [10:0] rptr;
    wire [10:0] rrptr;
    wire [8:0] rwptr1;
    wire [8:0] rwptr2;
    wire [8:0] rwptr2_b;
    wire [8:0] wbin;
    wire wfull;
    wire [8:0] wgnext;
    wire [8:0] wptr;
    wire [10:0] wrptr1;
    wire [10:0] wrptr2;
    wire [10:0] wrptr2_b;
    wire [8:0] wwptr;

    GTP_INV N0_1_vname (
            .Z (N0_1),
            .I (wfull));
    // defparam N0_1_vname.orig_name = N0_1;

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (_N1082),
            .Z (N2[0]),
            .CIN (),
            .I0 (w_en),
            .I1 (waddr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_2 (
            .COUT (_N1083),
            .Z (N2[1]),
            .CIN (_N1082),
            .I0 (w_en),
            .I1 (waddr[0]),
            .I2 (waddr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I1 & I2) | (~I0 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_3 (
            .COUT (_N1084),
            .Z (N2[2]),
            .CIN (_N1083),
            .I0 (),
            .I1 (waddr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_4 (
            .COUT (_N1085),
            .Z (N2[3]),
            .CIN (_N1084),
            .I0 (),
            .I1 (waddr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_5 (
            .COUT (_N1086),
            .Z (N2[4]),
            .CIN (_N1085),
            .I0 (),
            .I1 (waddr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_6 (
            .COUT (_N1087),
            .Z (N2[5]),
            .CIN (_N1086),
            .I0 (),
            .I1 (waddr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_7 (
            .COUT (_N1088),
            .Z (N2[6]),
            .CIN (_N1087),
            .I0 (),
            .I1 (waddr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_8 (
            .COUT (_N1089),
            .Z (N2[7]),
            .CIN (_N1088),
            .I0 (),
            .I1 (waddr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_9 (
            .COUT (),
            .Z (N2[8]),
            .CIN (_N1089),
            .I0 (),
            .I1 (wbin[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT3 /* \N3[0]  */ #(
            .INIT(8'b11011000))
        \N3[0]  (
            .Z (nb2[0]),
            .I0 (wfull),
            .I1 (waddr[0]),
            .I2 (N2[0]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[1]  */ #(
            .INIT(8'b11011000))
        \N3[1]  (
            .Z (nb2[1]),
            .I0 (wfull),
            .I1 (waddr[1]),
            .I2 (N2[1]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[2]  */ #(
            .INIT(8'b11011000))
        \N3[2]  (
            .Z (nb2[2]),
            .I0 (wfull),
            .I1 (waddr[2]),
            .I2 (N2[2]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[3]  */ #(
            .INIT(8'b11011000))
        \N3[3]  (
            .Z (nb2[3]),
            .I0 (wfull),
            .I1 (waddr[3]),
            .I2 (N2[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[4]  */ #(
            .INIT(8'b11011000))
        \N3[4]  (
            .Z (nb2[4]),
            .I0 (wfull),
            .I1 (waddr[4]),
            .I2 (N2[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[5]  */ #(
            .INIT(8'b11011000))
        \N3[5]  (
            .Z (nb2[5]),
            .I0 (wfull),
            .I1 (waddr[5]),
            .I2 (N2[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[6]  */ #(
            .INIT(8'b11011000))
        \N3[6]  (
            .Z (nb2[6]),
            .I0 (wfull),
            .I1 (waddr[6]),
            .I2 (N2[6]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[7]  */ #(
            .INIT(8'b11011000))
        \N3[7]  (
            .Z (nb2[7]),
            .I0 (wfull),
            .I1 (waddr[7]),
            .I2 (N2[7]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[8]  */ #(
            .INIT(8'b11011000))
        \N3[8]  (
            .Z (wwptr[8]),
            .I0 (wfull),
            .I1 (wbin[8]),
            .I2 (N2[8]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT5 /* N7_0 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_0 (
            .Z (wgnext[0]),
            .I0 (N2[0]),
            .I1 (wfull),
            .I2 (waddr[1]),
            .I3 (waddr[0]),
            .I4 (N2[1]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_1 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_1 (
            .Z (wgnext[1]),
            .I0 (N2[1]),
            .I1 (wfull),
            .I2 (waddr[1]),
            .I3 (waddr[2]),
            .I4 (N2[2]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_2 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_2 (
            .Z (wgnext[2]),
            .I0 (N2[2]),
            .I1 (wfull),
            .I2 (waddr[2]),
            .I3 (waddr[3]),
            .I4 (N2[3]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_3 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_3 (
            .Z (wgnext[3]),
            .I0 (N2[3]),
            .I1 (wfull),
            .I2 (waddr[3]),
            .I3 (waddr[4]),
            .I4 (N2[4]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_4 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_4 (
            .Z (wgnext[4]),
            .I0 (N2[4]),
            .I1 (wfull),
            .I2 (waddr[4]),
            .I3 (waddr[5]),
            .I4 (N2[5]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_5 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_5 (
            .Z (wgnext[5]),
            .I0 (N2[5]),
            .I1 (wfull),
            .I2 (waddr[5]),
            .I3 (waddr[6]),
            .I4 (N2[6]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_6 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_6 (
            .Z (wgnext[6]),
            .I0 (N2[6]),
            .I1 (wfull),
            .I2 (waddr[6]),
            .I3 (waddr[7]),
            .I4 (N2[7]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_7 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_7 (
            .Z (wgnext[7]),
            .I0 (N2[7]),
            .I1 (wfull),
            .I2 (wbin[8]),
            .I3 (waddr[7]),
            .I4 (N2[8]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N34 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N34 (
            .Z (wrptr2_b[2]),
            .I0 (wrptr2[5]),
            .I1 (wrptr2[4]),
            .I2 (wrptr2[2]),
            .I3 (wrptr2[3]),
            .I4 (wrptr2_b[6]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N34_1 */ #(
            .INIT(4'b0110))
        N34_1 (
            .Z (wrptr2_b[9]),
            .I0 (wrptr2[9]),
            .I1 (wrptr2[10]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N34_2 */ #(
            .INIT(16'b0110100110010110))
        N34_2 (
            .Z (wrptr2_b[7]),
            .I0 (wrptr2[9]),
            .I1 (wrptr2[8]),
            .I2 (wrptr2[7]),
            .I3 (wrptr2[10]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N34_3 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N34_3 (
            .Z (wrptr2_b[6]),
            .I0 (wrptr2[9]),
            .I1 (wrptr2[8]),
            .I2 (wrptr2[6]),
            .I3 (wrptr2[7]),
            .I4 (wrptr2[10]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* N34_4 */ #(
            .INIT(8'b10010110))
        N34_4 (
            .Z (wrptr2_b[4]),
            .I0 (wrptr2[5]),
            .I1 (wrptr2[4]),
            .I2 (wrptr2_b[6]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N34_5 */ #(
            .INIT(16'b0110100110010110))
        N34_5 (
            .Z (wrptr2_b[3]),
            .I0 (wrptr2[5]),
            .I1 (wrptr2[4]),
            .I2 (wrptr2[3]),
            .I3 (wrptr2_b[6]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT3 /* N39_1 */ #(
            .INIT(8'b10010110))
        N39_1 (
            .Z (wrptr2_b[8]),
            .I0 (wrptr2[9]),
            .I1 (wrptr2[8]),
            .I2 (wrptr2[10]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT2 /* N39_2 */ #(
            .INIT(4'b0110))
        N39_2 (
            .Z (wrptr2_b[5]),
            .I0 (wrptr2[5]),
            .I1 (wrptr2_b[6]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_INV N77_1_vname (
            .Z (N77_1),
            .I (rempty));
    // defparam N77_1_vname.orig_name = N77_1;

    GTP_LUT5CARRY /* N79_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_1 (
            .COUT (_N1092),
            .Z (N79[0]),
            .CIN (),
            .I0 (r_en),
            .I1 (raddr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_2 (
            .COUT (_N1093),
            .Z (N79[1]),
            .CIN (_N1092),
            .I0 (r_en),
            .I1 (raddr[0]),
            .I2 (raddr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I1 & I2) | (~I0 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_3 (
            .COUT (_N1094),
            .Z (N79[2]),
            .CIN (_N1093),
            .I0 (),
            .I1 (raddr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_4 (
            .COUT (_N1095),
            .Z (N79[3]),
            .CIN (_N1094),
            .I0 (),
            .I1 (raddr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_5 (
            .COUT (_N1096),
            .Z (N79[4]),
            .CIN (_N1095),
            .I0 (),
            .I1 (raddr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_6 (
            .COUT (_N1097),
            .Z (N79[5]),
            .CIN (_N1096),
            .I0 (),
            .I1 (raddr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_7 (
            .COUT (_N1098),
            .Z (N79[6]),
            .CIN (_N1097),
            .I0 (),
            .I1 (raddr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_8 (
            .COUT (_N1099),
            .Z (N79[7]),
            .CIN (_N1098),
            .I0 (),
            .I1 (raddr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_9 (
            .COUT (_N1100),
            .Z (N79[8]),
            .CIN (_N1099),
            .I0 (),
            .I1 (raddr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_10 (
            .COUT (_N1101),
            .Z (N79[9]),
            .CIN (_N1100),
            .I0 (),
            .I1 (raddr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N79_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N79_11 (
            .COUT (),
            .Z (N79[10]),
            .CIN (_N1101),
            .I0 (),
            .I1 (rbin[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT3 /* \N80[0]  */ #(
            .INIT(8'b11011000))
        \N80[0]  (
            .Z (rrptr[0]),
            .I0 (rempty),
            .I1 (raddr[0]),
            .I2 (N79[0]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[1]  */ #(
            .INIT(8'b11011000))
        \N80[1]  (
            .Z (rrptr[1]),
            .I0 (rempty),
            .I1 (raddr[1]),
            .I2 (N79[1]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[2]  */ #(
            .INIT(8'b11011000))
        \N80[2]  (
            .Z (rrptr[2]),
            .I0 (rempty),
            .I1 (raddr[2]),
            .I2 (N79[2]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[3]  */ #(
            .INIT(8'b11011000))
        \N80[3]  (
            .Z (rrptr[3]),
            .I0 (rempty),
            .I1 (raddr[3]),
            .I2 (N79[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[4]  */ #(
            .INIT(8'b11011000))
        \N80[4]  (
            .Z (rrptr[4]),
            .I0 (rempty),
            .I1 (raddr[4]),
            .I2 (N79[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[5]  */ #(
            .INIT(8'b11011000))
        \N80[5]  (
            .Z (rrptr[5]),
            .I0 (rempty),
            .I1 (raddr[5]),
            .I2 (N79[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[6]  */ #(
            .INIT(8'b11011000))
        \N80[6]  (
            .Z (rrptr[6]),
            .I0 (rempty),
            .I1 (raddr[6]),
            .I2 (N79[6]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[7]  */ #(
            .INIT(8'b11011000))
        \N80[7]  (
            .Z (rrptr[7]),
            .I0 (rempty),
            .I1 (raddr[7]),
            .I2 (N79[7]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[8]  */ #(
            .INIT(8'b11011000))
        \N80[8]  (
            .Z (rrptr[8]),
            .I0 (rempty),
            .I1 (raddr[8]),
            .I2 (N79[8]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[9]  */ #(
            .INIT(8'b11011000))
        \N80[9]  (
            .Z (rrptr[9]),
            .I0 (rempty),
            .I1 (raddr[9]),
            .I2 (N79[9]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N80[10]  */ #(
            .INIT(8'b11011000))
        \N80[10]  (
            .Z (rrptr[10]),
            .I0 (rempty),
            .I1 (rbin[10]),
            .I2 (N79[10]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT5 /* N84_2 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_2 (
            .Z (rgnext[2]),
            .I0 (N79[2]),
            .I1 (rempty),
            .I2 (raddr[2]),
            .I3 (raddr[3]),
            .I4 (N79[3]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_3 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_3 (
            .Z (rgnext[3]),
            .I0 (N79[3]),
            .I1 (rempty),
            .I2 (raddr[3]),
            .I3 (raddr[4]),
            .I4 (N79[4]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_4 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_4 (
            .Z (rgnext[4]),
            .I0 (N79[4]),
            .I1 (rempty),
            .I2 (raddr[4]),
            .I3 (raddr[5]),
            .I4 (N79[5]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_5 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_5 (
            .Z (rgnext[5]),
            .I0 (N79[5]),
            .I1 (rempty),
            .I2 (raddr[5]),
            .I3 (raddr[6]),
            .I4 (N79[6]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_6 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_6 (
            .Z (rgnext[6]),
            .I0 (N79[6]),
            .I1 (rempty),
            .I2 (raddr[6]),
            .I3 (raddr[7]),
            .I4 (N79[7]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_7 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_7 (
            .Z (rgnext[7]),
            .I0 (N79[7]),
            .I1 (rempty),
            .I2 (raddr[7]),
            .I3 (raddr[8]),
            .I4 (N79[8]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_8 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_8 (
            .Z (rgnext[8]),
            .I0 (N79[8]),
            .I1 (rempty),
            .I2 (raddr[8]),
            .I3 (raddr[9]),
            .I4 (N79[9]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N84_9 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N84_9 (
            .Z (rgnext[9]),
            .I0 (N79[9]),
            .I1 (rempty),
            .I2 (rbin[10]),
            .I3 (raddr[9]),
            .I4 (N79[10]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N101 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N101 (
            .Z (rwptr2_b[0]),
            .I0 (rwptr2[3]),
            .I1 (rwptr2[2]),
            .I2 (rwptr2[0]),
            .I3 (rwptr2[1]),
            .I4 (rwptr2_b[4]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N101_1 */ #(
            .INIT(4'b0110))
        N101_1 (
            .Z (rwptr2_b[7]),
            .I0 (rwptr2[7]),
            .I1 (rwptr2[8]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N101_2 */ #(
            .INIT(16'b0110100110010110))
        N101_2 (
            .Z (rwptr2_b[5]),
            .I0 (rwptr2[7]),
            .I1 (rwptr2[6]),
            .I2 (rwptr2[5]),
            .I3 (rwptr2[8]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N101_3 */ #(
            .INIT(4'b0110))
        N101_3 (
            .Z (rwptr2_b[3]),
            .I0 (rwptr2[3]),
            .I1 (rwptr2_b[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N101_4 */ #(
            .INIT(16'b0110100110010110))
        N101_4 (
            .Z (rwptr2_b[1]),
            .I0 (rwptr2[3]),
            .I1 (rwptr2[2]),
            .I2 (rwptr2[1]),
            .I3 (rwptr2_b[4]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT3 /* N106_1 */ #(
            .INIT(8'b10010110))
        N106_1 (
            .Z (rwptr2_b[2]),
            .I0 (rwptr2[3]),
            .I1 (rwptr2[2]),
            .I2 (rwptr2_b[4]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N111_1 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N111_1 (
            .Z (rwptr2_b[4]),
            .I0 (rwptr2[7]),
            .I1 (rwptr2[6]),
            .I2 (rwptr2[4]),
            .I3 (rwptr2[5]),
            .I4 (rwptr2[8]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* N126_1 */ #(
            .INIT(8'b10010110))
        N126_1 (
            .Z (rwptr2_b[6]),
            .I0 (rwptr2[7]),
            .I1 (rwptr2[6]),
            .I2 (rwptr2[8]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N146_eq0 */ #(
            .INIT(16'b0011100101101100))
        N146_eq0 (
            .Z (N147),
            .I0 (wfull),
            .I1 (wrptr2[10]),
            .I2 (wbin[8]),
            .I3 (N2[8]));
	// LUT = (~I0&I1&~I3)|(I0&I1&~I2)|(~I0&~I1&I3)|(I0&~I1&I2) ;

    GTP_LUT5CARRY /* \N148.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_0  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb2[0]),
            .I1 (wrptr2_b[2]),
            .I2 (nb2[1]),
            .I3 (wrptr2_b[3]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_1  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [2] ),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [0] ),
            .I0 (nb2[2]),
            .I1 (wrptr2_b[4]),
            .I2 (nb2[3]),
            .I3 (wrptr2_b[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_2  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [4] ),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [2] ),
            .I0 (nb2[4]),
            .I1 (wrptr2_b[6]),
            .I2 (nb2[5]),
            .I3 (wrptr2_b[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_3  (
            .COUT (N148),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N148.co [4] ),
            .I0 (nb2[6]),
            .I1 (wrptr2_b[8]),
            .I2 (nb2[7]),
            .I3 (wrptr2_b[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5 /* N149 */ #(
            .INIT(32'b00011101111000100000000000000000))
        N149_vname (
            .Z (N149),
            .I0 (N2[8]),
            .I1 (wfull),
            .I2 (wbin[8]),
            .I3 (wrptr2[10]),
            .I4 (N148));
    // defparam N149_vname.orig_name = N149;
	// LUT = (I0&~I1&~I3&I4)|(I1&I2&~I3&I4)|(I1&~I2&I3&I4)|(~I0&~I1&I3&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:206

    GTP_LUT5CARRY /* \N151.eq_0  */ #(
            .INIT(32'b00000000100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_0  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [0] ),
            .Z (),
            .CIN (),
            .I0 (1'b0),
            .I1 (rrptr[0]),
            .I2 (),
            .I3 (rrptr[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_1  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [2] ),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [0] ),
            .I0 (rwptr2_b[0]),
            .I1 (rrptr[2]),
            .I2 (rwptr2_b[1]),
            .I3 (rrptr[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_2  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [4] ),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [2] ),
            .I0 (rwptr2_b[2]),
            .I1 (rrptr[4]),
            .I2 (rwptr2_b[3]),
            .I3 (rrptr[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_3  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [6] ),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [4] ),
            .I0 (rwptr2_b[4]),
            .I1 (rrptr[6]),
            .I2 (rwptr2_b[5]),
            .I3 (rrptr[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_4  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [8] ),
            .Z (),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [6] ),
            .I0 (rwptr2_b[6]),
            .I1 (rrptr[8]),
            .I2 (rwptr2_b[7]),
            .I3 (rrptr[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_5  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_5  (
            .COUT (),
            .Z (N151),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N151.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (rwptr2[8]),
            .I3 (rrptr[10]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N255_7.fsub_0  */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_0  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [0] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_1  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_1  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [1] ),
            .Z (N255[0]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [0] ),
            .I0 (),
            .I1 (wrptr2_b[3]),
            .I2 (nb2[0]),
            .I3 (wrptr2[2]),
            .I4 (nb2[0]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_2  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_2  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [2] ),
            .Z (N255[1]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [1] ),
            .I0 (),
            .I1 (wrptr2_b[4]),
            .I2 (nb2[1]),
            .I3 (wrptr2[3]),
            .I4 (nb2[1]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_3  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_3  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [3] ),
            .Z (N255[2]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [2] ),
            .I0 (),
            .I1 (wrptr2_b[5]),
            .I2 (nb2[2]),
            .I3 (wrptr2[4]),
            .I4 (nb2[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_4  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_4  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [4] ),
            .Z (N255[3]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [3] ),
            .I0 (),
            .I1 (wrptr2_b[6]),
            .I2 (nb2[3]),
            .I3 (wrptr2[5]),
            .I4 (nb2[3]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_5  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_5  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [5] ),
            .Z (N255[4]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [4] ),
            .I0 (),
            .I1 (wrptr2_b[7]),
            .I2 (nb2[4]),
            .I3 (wrptr2[6]),
            .I4 (nb2[4]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_6  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_6  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [6] ),
            .Z (N255[5]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [5] ),
            .I0 (),
            .I1 (wrptr2_b[8]),
            .I2 (nb2[5]),
            .I3 (wrptr2[7]),
            .I4 (nb2[5]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_7  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_7  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [7] ),
            .Z (N255[6]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [6] ),
            .I0 (),
            .I1 (wrptr2_b[9]),
            .I2 (nb2[6]),
            .I3 (wrptr2[8]),
            .I4 (nb2[6]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_8  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_8  (
            .COUT (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [8] ),
            .Z (N255[7]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [7] ),
            .I0 (),
            .I1 (wrptr2[9]),
            .I2 (nb2[7]),
            .I3 (wrptr2[10]),
            .I4 (nb2[7]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N255_7.fsub_9  */ #(
            .INIT(32'b01100110100110011100110000110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N255_7.fsub_9  (
            .COUT (),
            .Z (N255[8]),
            .CIN (\frame_read_write_m0/read_buf/U_ipml_fifo_afifo_64i_16o_128/U_ipml_fifo_ctrl/N255_7.co [8] ),
            .I0 (),
            .I1 (wrptr2[10]),
            .I2 (),
            .I3 (wwptr[8]),
            .I4 (N147),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (~I1 & ~I3) | (I1 & I3) ? CIN : I4 ;

    GTP_DFF_P /* asyn_rempty */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        asyn_rempty (
            .Q (rempty),
            .CLK (rclk),
            .D (N151),
            .P (wrst));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    GTP_DFF_C /* asyn_wfull */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        asyn_wfull (
            .Q (wfull),
            .C (wrst),
            .CLK (wclk),
            .D (N149));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:201

    GTP_DFF_CE /* \rbin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[0]  (
            .Q (raddr[0]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[1]  (
            .Q (raddr[1]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[2]  (
            .Q (raddr[2]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[3]  (
            .Q (raddr[3]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[4]  (
            .Q (raddr[4]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[5]  (
            .Q (raddr[5]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[6]  (
            .Q (raddr[6]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[7]  (
            .Q (raddr[7]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[8]  (
            .Q (raddr[8]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[9]  (
            .Q (raddr[9]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[10]  (
            .Q (rbin[10]),
            .C (wrst),
            .CE (N77_1),
            .CLK (rclk),
            .D (N79[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[2]  (
            .Q (rptr[2]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[3]  (
            .Q (rptr[3]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[4]  (
            .Q (rptr[4]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[5]  (
            .Q (rptr[5]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[6]  (
            .Q (rptr[6]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[7]  (
            .Q (rptr[7]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[8]  (
            .Q (rptr[8]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[9]  (
            .Q (rptr[9]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[10]  (
            .Q (rptr[10]),
            .C (wrst),
            .CLK (rclk),
            .D (rrptr[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rwptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[0]  (
            .Q (rwptr1[0]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[1]  (
            .Q (rwptr1[1]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[5]  (
            .Q (rwptr1[5]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[6]  (
            .Q (rwptr1[6]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[7]  (
            .Q (rwptr1[7]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[8]  (
            .Q (rwptr1[8]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[0]  (
            .Q (rwptr2[0]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[1]  (
            .Q (rwptr2[1]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[5]  (
            .Q (rwptr2[5]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[6]  (
            .Q (rwptr2[6]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[7]  (
            .Q (rwptr2[7]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[8]  (
            .Q (rwptr2[8]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_CE /* \wbin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[0]  (
            .Q (waddr[0]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[1]  (
            .Q (waddr[1]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[2]  (
            .Q (waddr[2]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[3]  (
            .Q (waddr[3]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[4]  (
            .Q (waddr[4]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[5]  (
            .Q (waddr[5]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[6]  (
            .Q (waddr[6]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[7]  (
            .Q (waddr[7]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[8]  (
            .Q (wbin[8]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[0]  (
            .Q (wptr[0]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[1]  (
            .Q (wptr[1]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[2]  (
            .Q (wptr[2]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[3]  (
            .Q (wptr[3]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[4]  (
            .Q (wptr[4]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[5]  (
            .Q (wptr[5]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[6]  (
            .Q (wptr[6]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[7]  (
            .Q (wptr[7]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[8]  (
            .Q (wptr[8]),
            .C (wrst),
            .CLK (wclk),
            .D (wwptr[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wr_water_level[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[0]  (
            .Q (wr_water_level[0]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[1]  (
            .Q (wr_water_level[1]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[2]  (
            .Q (wr_water_level[2]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[3]  (
            .Q (wr_water_level[3]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[4]  (
            .Q (wr_water_level[4]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[5]  (
            .Q (wr_water_level[5]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[6]  (
            .Q (wr_water_level[6]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[7]  (
            .Q (wr_water_level[7]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wr_water_level[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_water_level[8]  (
            .Q (wr_water_level[8]),
            .C (wrst),
            .CLK (wclk),
            .D (N255[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:349

    GTP_DFF_C /* \wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[5]  (
            .Q (wrptr1[5]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[6]  (
            .Q (wrptr1[6]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[7]  (
            .Q (wrptr1[7]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[8]  (
            .Q (wrptr1[8]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[9]  (
            .Q (wrptr1[9]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[10]  (
            .Q (wrptr1[10]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[5]  (
            .Q (wrptr2[5]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[6]  (
            .Q (wrptr2[6]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[7]  (
            .Q (wrptr2[7]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[8]  (
            .Q (wrptr2[8]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[9]  (
            .Q (wrptr2[9]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[10]  (
            .Q (wrptr2[10]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123


endmodule


module ipml_sdpram_v1_5_afifo_64i_16o_128
(
    input [9:0] rd_addr,
    input [7:0] wr_addr,
    input [63:0] wr_data,
    input rd_clk,
    input rd_clk_en,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [15:0] rd_data
);
    wire [35:0] QA_bus;
    wire [35:0] QB_bus;

    GTP_DRM18K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K  */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(64), 
            .RAM_ADDR_WIDTH(9), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K  (
            .DOA ({QA_bus[17], QA_bus[16], QA_bus[15], QA_bus[14], QA_bus[13], QA_bus[12], QA_bus[11], QA_bus[10], QA_bus[9], QA_bus[8], QA_bus[7], QA_bus[6], QA_bus[5], QA_bus[4], QA_bus[3], QA_bus[2], QA_bus[1], QA_bus[0]}),
            .DOB ({QB_bus[17], QB_bus[16], QB_bus[15], QB_bus[14], QB_bus[13], QB_bus[12], QB_bus[11], QB_bus[10], QB_bus[9], QB_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .ADDRA ({1'b0, wr_addr[7], wr_addr[6], wr_addr[5], wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, rd_addr[9], rd_addr[8], rd_addr[7], rd_addr[6], rd_addr[5], rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b0, 1'b0}),
            .CSA ({1'b0, 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, wr_data[23], wr_data[22], wr_data[21], wr_data[20], wr_data[19], wr_data[18], wr_data[17], wr_data[16], 1'b0, wr_data[7], wr_data[6], wr_data[5], wr_data[4], wr_data[3], wr_data[2], wr_data[1], wr_data[0]}),
            .DIB ({1'b0, wr_data[55], wr_data[54], wr_data[53], wr_data[52], wr_data[51], wr_data[50], wr_data[49], wr_data[48], 1'b0, wr_data[39], wr_data[38], wr_data[37], wr_data[36], wr_data[35], wr_data[34], wr_data[33], wr_data[32]}),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (wr_rst),
            .RSTB (wr_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v:845

    GTP_DRM18K /* \ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K  */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(1), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(64), 
            .RAM_ADDR_WIDTH(9), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K  (
            .DOA ({QA_bus[35], QA_bus[34], QA_bus[33], QA_bus[32], QA_bus[31], QA_bus[30], QA_bus[29], QA_bus[28], QA_bus[27], QA_bus[26], QA_bus[25], QA_bus[24], QA_bus[23], QA_bus[22], QA_bus[21], QA_bus[20], QA_bus[19], QA_bus[18]}),
            .DOB ({QB_bus[35], QB_bus[34], QB_bus[33], QB_bus[32], QB_bus[31], QB_bus[30], QB_bus[29], QB_bus[28], QB_bus[27], QB_bus[26], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8]}),
            .ADDRA ({1'b0, wr_addr[7], wr_addr[6], wr_addr[5], wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({1'b0, rd_addr[9], rd_addr[8], rd_addr[7], rd_addr[6], rd_addr[5], rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b0, 1'b0}),
            .CSA ({1'b0, 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, wr_data[31], wr_data[30], wr_data[29], wr_data[28], wr_data[27], wr_data[26], wr_data[25], wr_data[24], 1'b0, wr_data[15], wr_data[14], wr_data[13], wr_data[12], wr_data[11], wr_data[10], wr_data[9], wr_data[8]}),
            .DIB ({1'b0, wr_data[63], wr_data[62], wr_data[61], wr_data[60], wr_data[59], wr_data[58], wr_data[57], wr_data[56], 1'b0, wr_data[47], wr_data[46], wr_data[45], wr_data[44], wr_data[43], wr_data[42], wr_data[41], wr_data[40]}),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (wr_rst),
            .RSTB (wr_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_sdpram_v1_5_afifo_64i_16o_128.v:845


endmodule


module ipml_fifo_v1_5_afifo_64i_16o_128
(
    input [63:0] wr_data,
    input rd_clk,
    input rd_en,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [15:0] rd_data,
    output [8:0] wr_water_level
);
    wire [9:0] rd_addr;
    wire [7:0] wr_addr;

    ipml_fifo_ctrl_v1_4 U_ipml_fifo_ctrl (
            .raddr (rd_addr),
            .waddr (wr_addr),
            .wr_water_level (wr_water_level),
            .r_en (rd_en),
            .rclk (rd_clk),
            .w_en (wr_en),
            .wclk (wr_clk),
            .wrst (wr_rst));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v:121

    ipml_sdpram_v1_5_afifo_64i_16o_128 U_ipml_sdpram (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .rd_clk (rd_clk),
            .rd_clk_en (rd_en),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/afifo_64i_16o_128/rtl/ipml_fifo_v1_5_afifo_64i_16o_128.v:93


endmodule


module afifo_64i_16o_128
(
    input [63:0] wr_data,
    input rd_clk,
    input rd_en,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [15:0] rd_data,
    output [8:0] wr_water_level
);

    ipml_fifo_v1_5_afifo_64i_16o_128 U_ipml_fifo_afifo_64i_16o_128 (
            .rd_data (rd_data),
            .wr_water_level (wr_water_level),
            .wr_data (wr_data),
            .rd_clk (rd_clk),
            .rd_en (rd_en),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/afifo_64i_16o_128/afifo_64i_16o_128.v:164


endmodule


module ipml_fifo_ctrl_v1_3
(
    input rclk,
    input \u_aq_axi_master/N5 ,
    input \u_aq_axi_master/rd_first_data ,
    input w_en,
    input wclk,
    input wrst,
    output [7:0] raddr,
    output [8:0] rd_water_level,
    output [9:0] waddr
);
    wire N0_1;
    wire [10:0] N2;
    wire N67_1;
    wire [8:0] N69;
    wire N148;
    wire N149;
    wire N151;
    wire [8:0] N283;
    wire _N1106;
    wire _N1107;
    wire _N1108;
    wire _N1109;
    wire _N1110;
    wire _N1111;
    wire _N1112;
    wire _N1113;
    wire _N1114;
    wire _N1115;
    wire _N1118;
    wire _N1119;
    wire _N1120;
    wire _N1121;
    wire _N1122;
    wire _N1123;
    wire _N1124;
    wire _N1125;
    wire _N6604;
    wire [10:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co ;
    wire [9:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co ;
    wire [9:0] \frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co ;
    wire [8:0] nb0;
    wire [8:0] rbin;
    wire rempty;
    wire [8:0] rgnext;
    wire [8:0] rptr;
    wire [8:0] rrptr;
    wire [10:0] rwptr1;
    wire [10:0] rwptr2;
    wire [10:0] wbin;
    wire wfull;
    wire [10:0] wgnext;
    wire [10:0] wptr;
    wire [8:0] wrptr1;
    wire [8:0] wrptr2;
    wire [8:0] wrptr2_b;
    wire [10:0] wwptr;

    GTP_INV N0_1_vname (
            .Z (N0_1),
            .I (wfull));
    // defparam N0_1_vname.orig_name = N0_1;

    GTP_LUT5CARRY /* N2_1 */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_1 (
            .COUT (_N1106),
            .Z (N2[0]),
            .CIN (),
            .I0 (w_en),
            .I1 (waddr[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_2 */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_2 (
            .COUT (_N1107),
            .Z (N2[1]),
            .CIN (_N1106),
            .I0 (w_en),
            .I1 (waddr[0]),
            .I2 (waddr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I1 & I2) | (~I0 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_3 (
            .COUT (_N1108),
            .Z (N2[2]),
            .CIN (_N1107),
            .I0 (),
            .I1 (waddr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_4 (
            .COUT (_N1109),
            .Z (N2[3]),
            .CIN (_N1108),
            .I0 (),
            .I1 (waddr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_5 (
            .COUT (_N1110),
            .Z (N2[4]),
            .CIN (_N1109),
            .I0 (),
            .I1 (waddr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_6 (
            .COUT (_N1111),
            .Z (N2[5]),
            .CIN (_N1110),
            .I0 (),
            .I1 (waddr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_7 (
            .COUT (_N1112),
            .Z (N2[6]),
            .CIN (_N1111),
            .I0 (),
            .I1 (waddr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_8 (
            .COUT (_N1113),
            .Z (N2[7]),
            .CIN (_N1112),
            .I0 (),
            .I1 (waddr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_9 (
            .COUT (_N1114),
            .Z (N2[8]),
            .CIN (_N1113),
            .I0 (),
            .I1 (waddr[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_10 (
            .COUT (_N1115),
            .Z (N2[9]),
            .CIN (_N1114),
            .I0 (),
            .I1 (waddr[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT5CARRY /* N2_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N2_11 (
            .COUT (),
            .Z (N2[10]),
            .CIN (_N1115),
            .I0 (),
            .I1 (wbin[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:96

    GTP_LUT3 /* \N3[0]  */ #(
            .INIT(8'b11011000))
        \N3[0]  (
            .Z (wwptr[0]),
            .I0 (wfull),
            .I1 (waddr[0]),
            .I2 (N2[0]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[1]  */ #(
            .INIT(8'b11011000))
        \N3[1]  (
            .Z (wwptr[1]),
            .I0 (wfull),
            .I1 (waddr[1]),
            .I2 (N2[1]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[2]  */ #(
            .INIT(8'b11011000))
        \N3[2]  (
            .Z (wwptr[2]),
            .I0 (wfull),
            .I1 (waddr[2]),
            .I2 (N2[2]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[3]  */ #(
            .INIT(8'b11011000))
        \N3[3]  (
            .Z (wwptr[3]),
            .I0 (wfull),
            .I1 (waddr[3]),
            .I2 (N2[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[4]  */ #(
            .INIT(8'b11011000))
        \N3[4]  (
            .Z (wwptr[4]),
            .I0 (wfull),
            .I1 (waddr[4]),
            .I2 (N2[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[5]  */ #(
            .INIT(8'b11011000))
        \N3[5]  (
            .Z (wwptr[5]),
            .I0 (wfull),
            .I1 (waddr[5]),
            .I2 (N2[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[6]  */ #(
            .INIT(8'b11011000))
        \N3[6]  (
            .Z (wwptr[6]),
            .I0 (wfull),
            .I1 (waddr[6]),
            .I2 (N2[6]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[7]  */ #(
            .INIT(8'b11011000))
        \N3[7]  (
            .Z (wwptr[7]),
            .I0 (wfull),
            .I1 (waddr[7]),
            .I2 (N2[7]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[8]  */ #(
            .INIT(8'b11011000))
        \N3[8]  (
            .Z (wwptr[8]),
            .I0 (wfull),
            .I1 (waddr[8]),
            .I2 (N2[8]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[9]  */ #(
            .INIT(8'b11011000))
        \N3[9]  (
            .Z (wwptr[9]),
            .I0 (wfull),
            .I1 (waddr[9]),
            .I2 (N2[9]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT3 /* \N3[10]  */ #(
            .INIT(8'b11011000))
        \N3[10]  (
            .Z (wwptr[10]),
            .I0 (wfull),
            .I1 (wbin[10]),
            .I2 (N2[10]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:98

    GTP_LUT5 /* N7_2 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_2 (
            .Z (wgnext[2]),
            .I0 (N2[2]),
            .I1 (wfull),
            .I2 (waddr[2]),
            .I3 (waddr[3]),
            .I4 (N2[3]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_3 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_3 (
            .Z (wgnext[3]),
            .I0 (N2[3]),
            .I1 (wfull),
            .I2 (waddr[3]),
            .I3 (waddr[4]),
            .I4 (N2[4]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_4 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_4 (
            .Z (wgnext[4]),
            .I0 (N2[4]),
            .I1 (wfull),
            .I2 (waddr[4]),
            .I3 (waddr[5]),
            .I4 (N2[5]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_5 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_5 (
            .Z (wgnext[5]),
            .I0 (N2[5]),
            .I1 (wfull),
            .I2 (waddr[5]),
            .I3 (waddr[6]),
            .I4 (N2[6]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_6 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_6 (
            .Z (wgnext[6]),
            .I0 (N2[6]),
            .I1 (wfull),
            .I2 (waddr[6]),
            .I3 (waddr[7]),
            .I4 (N2[7]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_7 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_7 (
            .Z (wgnext[7]),
            .I0 (N2[7]),
            .I1 (wfull),
            .I2 (waddr[7]),
            .I3 (waddr[8]),
            .I4 (N2[8]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_8 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_8 (
            .Z (wgnext[8]),
            .I0 (N2[8]),
            .I1 (wfull),
            .I2 (waddr[8]),
            .I3 (waddr[9]),
            .I4 (N2[9]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT5 /* N7_9 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N7_9 (
            .Z (wgnext[9]),
            .I0 (N2[9]),
            .I1 (wfull),
            .I2 (wbin[10]),
            .I3 (waddr[9]),
            .I4 (N2[10]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:103

    GTP_LUT2 /* N24_1 */ #(
            .INIT(4'b0110))
        N24_1 (
            .Z (wrptr2_b[7]),
            .I0 (wrptr2[7]),
            .I1 (wrptr2[8]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N24_2 */ #(
            .INIT(16'b0110100110010110))
        N24_2 (
            .Z (wrptr2_b[5]),
            .I0 (wrptr2[7]),
            .I1 (wrptr2[6]),
            .I2 (wrptr2[5]),
            .I3 (wrptr2[8]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N24_3 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N24_3 (
            .Z (wrptr2_b[4]),
            .I0 (wrptr2[4]),
            .I1 (wrptr2[7]),
            .I2 (wrptr2[5]),
            .I3 (wrptr2[6]),
            .I4 (wrptr2[8]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* N24_8 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N24_8 (
            .Z (wrptr2_b[1]),
            .I0 (wrptr2[4]),
            .I1 (wrptr2[3]),
            .I2 (wrptr2[1]),
            .I3 (wrptr2[2]),
            .I4 (wrptr2_b[5]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* N24_11 */ #(
            .INIT(8'b10010110))
        N24_11 (
            .Z (_N6604),
            .I0 (wrptr2[1]),
            .I1 (wrptr2[0]),
            .I2 (wrptr2[2]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N24_12 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N24_12 (
            .Z (wrptr2_b[0]),
            .I0 (_N6604),
            .I1 (wrptr2[4]),
            .I2 (wrptr2[5]),
            .I3 (wrptr2[3]),
            .I4 (wrptr2_b[6]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT4 /* N24_14 */ #(
            .INIT(16'b0110100110010110))
        N24_14 (
            .Z (wrptr2_b[3]),
            .I0 (wrptr2[4]),
            .I1 (wrptr2[3]),
            .I2 (wrptr2[5]),
            .I3 (wrptr2_b[6]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* N24_16 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N24_16 (
            .Z (wrptr2_b[2]),
            .I0 (wrptr2[4]),
            .I1 (wrptr2[3]),
            .I2 (wrptr2[5]),
            .I3 (wrptr2[2]),
            .I4 (wrptr2_b[6]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT3 /* N39_1 */ #(
            .INIT(8'b10010110))
        N39_1 (
            .Z (wrptr2_b[6]),
            .I0 (wrptr2[7]),
            .I1 (wrptr2[6]),
            .I2 (wrptr2[8]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_INV N67_1_vname (
            .Z (N67_1),
            .I (rempty));
    // defparam N67_1_vname.orig_name = N67_1;

    GTP_LUT5CARRY /* N69_1 */ #(
            .INIT(32'b00110110001101100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_1 (
            .COUT (_N1118),
            .Z (N69[0]),
            .CIN (),
            .I0 (\u_aq_axi_master/N5 ),
            .I1 (raddr[0]),
            .I2 (\u_aq_axi_master/rd_first_data ),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (~I1 & I2) | (I0 & ~I1) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_2 */ #(
            .INIT(32'b00110111110010001100100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_2 (
            .COUT (_N1119),
            .Z (N69[1]),
            .CIN (_N1118),
            .I0 (\u_aq_axi_master/N5 ),
            .I1 (raddr[0]),
            .I2 (\u_aq_axi_master/rd_first_data ),
            .I3 (raddr[1]),
            .I4 (1'b0),
            .ID ());
	// LUT = (I1 & I2 & ~I3) | (I0 & I1 & ~I3) | (~I0 & ~I2 & I3) | (~I1 & I3) ;
	// CARRY = (I1 & I2 & I3) | (I0 & I1 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_3 (
            .COUT (_N1120),
            .Z (N69[2]),
            .CIN (_N1119),
            .I0 (),
            .I1 (raddr[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_4 (
            .COUT (_N1121),
            .Z (N69[3]),
            .CIN (_N1120),
            .I0 (),
            .I1 (raddr[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_5 (
            .COUT (_N1122),
            .Z (N69[4]),
            .CIN (_N1121),
            .I0 (),
            .I1 (raddr[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_6 (
            .COUT (_N1123),
            .Z (N69[5]),
            .CIN (_N1122),
            .I0 (),
            .I1 (raddr[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_7 (
            .COUT (_N1124),
            .Z (N69[6]),
            .CIN (_N1123),
            .I0 (),
            .I1 (raddr[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_8 (
            .COUT (_N1125),
            .Z (N69[7]),
            .CIN (_N1124),
            .I0 (),
            .I1 (raddr[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT5CARRY /* N69_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N69_9 (
            .COUT (),
            .Z (N69[8]),
            .CIN (_N1125),
            .I0 (),
            .I1 (rbin[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:148

    GTP_LUT3 /* \N70[0]  */ #(
            .INIT(8'b11011000))
        \N70[0]  (
            .Z (rrptr[0]),
            .I0 (rempty),
            .I1 (raddr[0]),
            .I2 (N69[0]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[1]  */ #(
            .INIT(8'b11011000))
        \N70[1]  (
            .Z (rrptr[1]),
            .I0 (rempty),
            .I1 (raddr[1]),
            .I2 (N69[1]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[2]  */ #(
            .INIT(8'b11011000))
        \N70[2]  (
            .Z (rrptr[2]),
            .I0 (rempty),
            .I1 (raddr[2]),
            .I2 (N69[2]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[3]  */ #(
            .INIT(8'b11011000))
        \N70[3]  (
            .Z (rrptr[3]),
            .I0 (rempty),
            .I1 (raddr[3]),
            .I2 (N69[3]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[4]  */ #(
            .INIT(8'b11011000))
        \N70[4]  (
            .Z (rrptr[4]),
            .I0 (rempty),
            .I1 (raddr[4]),
            .I2 (N69[4]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[5]  */ #(
            .INIT(8'b11011000))
        \N70[5]  (
            .Z (rrptr[5]),
            .I0 (rempty),
            .I1 (raddr[5]),
            .I2 (N69[5]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[6]  */ #(
            .INIT(8'b11011000))
        \N70[6]  (
            .Z (rrptr[6]),
            .I0 (rempty),
            .I1 (raddr[6]),
            .I2 (N69[6]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[7]  */ #(
            .INIT(8'b11011000))
        \N70[7]  (
            .Z (rrptr[7]),
            .I0 (rempty),
            .I1 (raddr[7]),
            .I2 (N69[7]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT3 /* \N70[8]  */ #(
            .INIT(8'b11011000))
        \N70[8]  (
            .Z (rrptr[8]),
            .I0 (rempty),
            .I1 (rbin[8]),
            .I2 (N69[8]));
	// LUT = (~I0&I2)|(I0&I1) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:150

    GTP_LUT5 /* N74_0 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_0 (
            .Z (rgnext[0]),
            .I0 (N69[0]),
            .I1 (rempty),
            .I2 (raddr[1]),
            .I3 (raddr[0]),
            .I4 (N69[1]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_1 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_1 (
            .Z (rgnext[1]),
            .I0 (N69[1]),
            .I1 (rempty),
            .I2 (raddr[1]),
            .I3 (raddr[2]),
            .I4 (N69[2]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_2 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_2 (
            .Z (rgnext[2]),
            .I0 (N69[2]),
            .I1 (rempty),
            .I2 (raddr[2]),
            .I3 (raddr[3]),
            .I4 (N69[3]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_3 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_3 (
            .Z (rgnext[3]),
            .I0 (N69[3]),
            .I1 (rempty),
            .I2 (raddr[3]),
            .I3 (raddr[4]),
            .I4 (N69[4]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_4 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_4 (
            .Z (rgnext[4]),
            .I0 (N69[4]),
            .I1 (rempty),
            .I2 (raddr[4]),
            .I3 (raddr[5]),
            .I4 (N69[5]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_5 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_5 (
            .Z (rgnext[5]),
            .I0 (N69[5]),
            .I1 (rempty),
            .I2 (raddr[5]),
            .I3 (raddr[6]),
            .I4 (N69[6]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_6 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_6 (
            .Z (rgnext[6]),
            .I0 (N69[6]),
            .I1 (rempty),
            .I2 (raddr[6]),
            .I3 (raddr[7]),
            .I4 (N69[7]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N74_7 */ #(
            .INIT(32'b00011101110100010010111011100010))
        N74_7 (
            .Z (rgnext[7]),
            .I0 (N69[7]),
            .I1 (rempty),
            .I2 (rbin[8]),
            .I3 (raddr[7]),
            .I4 (N69[8]));
	// LUT = (I0&~I1&~I4)|(I1&I2&~I3)|(I1&~I2&I3)|(~I0&~I1&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:151

    GTP_LUT5 /* N101 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N101 (
            .Z (nb0[0]),
            .I0 (rwptr2[5]),
            .I1 (rwptr2[4]),
            .I2 (rwptr2[2]),
            .I3 (rwptr2[3]),
            .I4 (nb0[4]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT2 /* N101_1 */ #(
            .INIT(4'b0110))
        N101_1 (
            .Z (nb0[7]),
            .I0 (rwptr2[9]),
            .I1 (rwptr2[10]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT4 /* N101_2 */ #(
            .INIT(16'b0110100110010110))
        N101_2 (
            .Z (nb0[5]),
            .I0 (rwptr2[9]),
            .I1 (rwptr2[8]),
            .I2 (rwptr2[7]),
            .I3 (rwptr2[10]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N101_3 */ #(
            .INIT(4'b0110))
        N101_3 (
            .Z (nb0[3]),
            .I0 (rwptr2[5]),
            .I1 (nb0[4]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N101_4 */ #(
            .INIT(8'b10010110))
        N101_4 (
            .Z (nb0[2]),
            .I0 (rwptr2[5]),
            .I1 (rwptr2[4]),
            .I2 (nb0[4]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT4 /* N101_5 */ #(
            .INIT(16'b0110100110010110))
        N101_5 (
            .Z (nb0[1]),
            .I0 (rwptr2[5]),
            .I1 (rwptr2[4]),
            .I2 (rwptr2[3]),
            .I3 (nb0[4]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT3 /* N106_1 */ #(
            .INIT(8'b10010110))
        N106_1 (
            .Z (nb0[6]),
            .I0 (rwptr2[9]),
            .I1 (rwptr2[8]),
            .I2 (rwptr2[10]));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2)|(~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT5 /* N111_1 */ #(
            .INIT(32'b10010110011010010110100110010110))
        N111_1 (
            .Z (nb0[4]),
            .I0 (rwptr2[9]),
            .I1 (rwptr2[8]),
            .I2 (rwptr2[6]),
            .I3 (rwptr2[7]),
            .I4 (rwptr2[10]));
	// LUT = (I0&~I1&~I2&~I3&~I4)|(~I0&I1&~I2&~I3&~I4)|(~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&~I2&I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I1&~I2&~I3&I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    GTP_LUT5CARRY /* \N148.eq_0  */ #(
            .INIT(32'b00000101000001010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_0  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [0] ),
            .Z (),
            .CIN (),
            .I0 (wwptr[0]),
            .I1 (),
            .I2 (wwptr[1]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_1  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2] ),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [0] ),
            .I0 (wwptr[2]),
            .I1 (wrptr2_b[0]),
            .I2 (wwptr[3]),
            .I3 (wrptr2_b[1]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_2  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [4] ),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [2] ),
            .I0 (wwptr[4]),
            .I1 (wrptr2_b[2]),
            .I2 (wwptr[5]),
            .I3 (wrptr2_b[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_3  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6] ),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [4] ),
            .I0 (wwptr[6]),
            .I1 (wrptr2_b[4]),
            .I2 (wwptr[7]),
            .I3 (wrptr2_b[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5CARRY /* \N148.eq_4  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N148.eq_4  (
            .COUT (N148),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N148.co [6] ),
            .I0 (wwptr[8]),
            .I1 (wrptr2_b[6]),
            .I2 (wwptr[9]),
            .I3 (wrptr2_b[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:207

    GTP_LUT5 /* N149 */ #(
            .INIT(32'b00011110110100100000000000000000))
        N149_vname (
            .Z (N149),
            .I0 (N2[10]),
            .I1 (wfull),
            .I2 (wrptr2[8]),
            .I3 (wbin[10]),
            .I4 (N148));
    // defparam N149_vname.orig_name = N149;
	// LUT = (I1&I2&~I3&I4)|(I0&~I1&~I2&I4)|(I1&~I2&I3&I4)|(~I0&~I1&I2&I4) ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:206

    GTP_LUT5CARRY /* \N151.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_0  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [0] ),
            .Z (),
            .CIN (),
            .I0 (nb0[0]),
            .I1 (rrptr[0]),
            .I2 (nb0[1]),
            .I3 (rrptr[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_1  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [2] ),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [0] ),
            .I0 (nb0[2]),
            .I1 (rrptr[2]),
            .I2 (nb0[3]),
            .I3 (rrptr[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_2  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [4] ),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [2] ),
            .I0 (nb0[4]),
            .I1 (rrptr[4]),
            .I2 (nb0[5]),
            .I3 (rrptr[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_3  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6] ),
            .Z (),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [4] ),
            .I0 (nb0[6]),
            .I1 (rrptr[6]),
            .I2 (nb0[7]),
            .I3 (rrptr[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N151.eq_4  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N151.eq_4  (
            .COUT (),
            .Z (N151),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N151.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (rwptr2[10]),
            .I3 (rrptr[8]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:216

    GTP_LUT5CARRY /* \N283_7.fsub_0  */ #(
            .INIT(32'b11111111111111110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_0  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [0] ),
            .Z (),
            .CIN (),
            .I0 (),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = () ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_1  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_1  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [1] ),
            .Z (N283[0]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [0] ),
            .I0 (),
            .I1 (nb0[1]),
            .I2 (rrptr[0]),
            .I3 (rwptr2[2]),
            .I4 (nb0[0]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_2  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_2  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [2] ),
            .Z (N283[1]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [1] ),
            .I0 (),
            .I1 (nb0[2]),
            .I2 (rrptr[1]),
            .I3 (rwptr2[3]),
            .I4 (nb0[1]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_3  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_3  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3] ),
            .Z (N283[2]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [2] ),
            .I0 (),
            .I1 (nb0[3]),
            .I2 (rrptr[2]),
            .I3 (rwptr2[4]),
            .I4 (nb0[2]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_4  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_4  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [4] ),
            .Z (N283[3]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [3] ),
            .I0 (),
            .I1 (nb0[4]),
            .I2 (rrptr[3]),
            .I3 (rwptr2[5]),
            .I4 (nb0[3]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_5  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_5  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5] ),
            .Z (N283[4]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [4] ),
            .I0 (),
            .I1 (nb0[5]),
            .I2 (rrptr[4]),
            .I3 (rwptr2[6]),
            .I4 (nb0[4]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_6  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_6  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [6] ),
            .Z (N283[5]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [5] ),
            .I0 (),
            .I1 (nb0[6]),
            .I2 (rrptr[5]),
            .I3 (rwptr2[7]),
            .I4 (nb0[5]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_7  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_7  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7] ),
            .Z (N283[6]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [6] ),
            .I0 (),
            .I1 (nb0[7]),
            .I2 (rrptr[6]),
            .I3 (rwptr2[8]),
            .I4 (nb0[6]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_8  */ #(
            .INIT(32'b10010110011010010011110011000011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_8  (
            .COUT (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [8] ),
            .Z (N283[7]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [7] ),
            .I0 (),
            .I1 (rwptr2[9]),
            .I2 (rrptr[7]),
            .I3 (rwptr2[10]),
            .I4 (nb0[7]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = (~I1 & ~I2 & ~I3) | (I1 & I2 & ~I3) | (I1 & ~I2 & I3) | (~I1 & I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* \N283_7.fsub_9  */ #(
            .INIT(32'b01100110100110011100110000110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N283_7.fsub_9  (
            .COUT (),
            .Z (N283[8]),
            .CIN (\frame_read_write_m0/write_buf/U_ipml_fifo_afifo_16i_64o_512/U_ipml_fifo_ctrl/N283_7.co [8] ),
            .I0 (),
            .I1 (rrptr[8]),
            .I2 (),
            .I3 (rwptr2[10]),
            .I4 (nb0[8]),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) | (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (~I1 & ~I3) | (I1 & I3) ? CIN : I4 ;

    GTP_LUT4 /* \N283_7[8]  */ #(
            .INIT(16'b0011100101101100))
        \N283_7[8]  (
            .Z (nb0[8]),
            .I0 (rempty),
            .I1 (rwptr2[10]),
            .I2 (rbin[8]),
            .I3 (N69[8]));
	// LUT = (~I0&I1&~I3)|(I0&I1&~I2)|(~I0&~I1&I3)|(I0&~I1&I2) ;

    GTP_DFF_P /* asyn_rempty */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        asyn_rempty (
            .Q (rempty),
            .CLK (rclk),
            .D (N151),
            .P (wrst));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:211

    GTP_DFF_C /* asyn_wfull */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        asyn_wfull (
            .Q (wfull),
            .C (wrst),
            .CLK (wclk),
            .D (N149));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:201

    GTP_DFF_CE /* \rbin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[0]  (
            .Q (raddr[0]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[1]  (
            .Q (raddr[1]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[2]  (
            .Q (raddr[2]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[3]  (
            .Q (raddr[3]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[4]  (
            .Q (raddr[4]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[5]  (
            .Q (raddr[5]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[6]  (
            .Q (raddr[6]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[7]  (
            .Q (raddr[7]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_CE /* \rbin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rbin[8]  (
            .Q (rbin[8]),
            .C (wrst),
            .CE (N67_1),
            .CLK (rclk),
            .D (N69[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rd_water_level[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[0]  (
            .Q (rd_water_level[0]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[1]  (
            .Q (rd_water_level[1]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[2]  (
            .Q (rd_water_level[2]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[3]  (
            .Q (rd_water_level[3]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[4]  (
            .Q (rd_water_level[4]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[5]  (
            .Q (rd_water_level[5]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[6]  (
            .Q (rd_water_level[6]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[7]  (
            .Q (rd_water_level[7]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rd_water_level[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_water_level[8]  (
            .Q (rd_water_level[8]),
            .C (wrst),
            .CLK (rclk),
            .D (N283[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:370

    GTP_DFF_C /* \rptr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[0]  (
            .Q (rptr[0]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[1]  (
            .Q (rptr[1]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[2]  (
            .Q (rptr[2]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[3]  (
            .Q (rptr[3]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[4]  (
            .Q (rptr[4]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[5]  (
            .Q (rptr[5]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[6]  (
            .Q (rptr[6]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[7]  (
            .Q (rptr[7]),
            .C (wrst),
            .CLK (rclk),
            .D (rgnext[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rptr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rptr[8]  (
            .Q (rptr[8]),
            .C (wrst),
            .CLK (rclk),
            .D (rrptr[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:154

    GTP_DFF_C /* \rwptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[2]  (
            .Q (rwptr1[2]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[3]  (
            .Q (rwptr1[3]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[4]  (
            .Q (rwptr1[4]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[5]  (
            .Q (rwptr1[5]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[6]  (
            .Q (rwptr1[6]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[7]  (
            .Q (rwptr1[7]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[8]  (
            .Q (rwptr1[8]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[9]  (
            .Q (rwptr1[9]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr1[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr1[10]  (
            .Q (rwptr1[10]),
            .C (wrst),
            .CLK (rclk),
            .D (wptr[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[2]  (
            .Q (rwptr2[2]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[3]  (
            .Q (rwptr2[3]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[4]  (
            .Q (rwptr2[4]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[5]  (
            .Q (rwptr2[5]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[6]  (
            .Q (rwptr2[6]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[7]  (
            .Q (rwptr2[7]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[8]  (
            .Q (rwptr2[8]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[9]  (
            .Q (rwptr2[9]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_C /* \rwptr2[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rwptr2[10]  (
            .Q (rwptr2[10]),
            .C (wrst),
            .CLK (rclk),
            .D (rwptr1[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:171

    GTP_DFF_CE /* \wbin[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[0]  (
            .Q (waddr[0]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[1]  (
            .Q (waddr[1]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[2]  (
            .Q (waddr[2]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[3]  (
            .Q (waddr[3]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[4]  (
            .Q (waddr[4]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[5]  (
            .Q (waddr[5]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[6]  (
            .Q (waddr[6]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[7]  (
            .Q (waddr[7]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[8]  (
            .Q (waddr[8]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[9]  (
            .Q (waddr[9]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_CE /* \wbin[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wbin[10]  (
            .Q (wbin[10]),
            .C (wrst),
            .CE (N0_1),
            .CLK (wclk),
            .D (N2[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[2]  (
            .Q (wptr[2]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[3]  (
            .Q (wptr[3]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[4]  (
            .Q (wptr[4]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[5]  (
            .Q (wptr[5]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[6]  (
            .Q (wptr[6]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[7]  (
            .Q (wptr[7]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[8]  (
            .Q (wptr[8]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[9]  (
            .Q (wptr[9]),
            .C (wrst),
            .CLK (wclk),
            .D (wgnext[9]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wptr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wptr[10]  (
            .Q (wptr[10]),
            .C (wrst),
            .CLK (wclk),
            .D (wwptr[10]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:106

    GTP_DFF_C /* \wrptr1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[0]  (
            .Q (wrptr1[0]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[1]  (
            .Q (wrptr1[1]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[2]  (
            .Q (wrptr1[2]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[3]  (
            .Q (wrptr1[3]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[4]  (
            .Q (wrptr1[4]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[5]  (
            .Q (wrptr1[5]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[6]  (
            .Q (wrptr1[6]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[7]  (
            .Q (wrptr1[7]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr1[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr1[8]  (
            .Q (wrptr1[8]),
            .C (wrst),
            .CLK (wclk),
            .D (rptr[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[0]  (
            .Q (wrptr2[0]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[0]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[1]  (
            .Q (wrptr2[1]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[1]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[2]  (
            .Q (wrptr2[2]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[2]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[3]  (
            .Q (wrptr2[3]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[3]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[4]  (
            .Q (wrptr2[4]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[4]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[5]  (
            .Q (wrptr2[5]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[5]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[6]  (
            .Q (wrptr2[6]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[6]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[7]  (
            .Q (wrptr2[7]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[7]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123

    GTP_DFF_C /* \wrptr2[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wrptr2[8]  (
            .Q (wrptr2[8]),
            .C (wrst),
            .CLK (wclk),
            .D (wrptr1[8]));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_ctrl_v1_3.v:123


endmodule


module ipml_sdpram_v1_5_afifo_16i_64o_512
(
    input [7:0] rd_addr,
    input [9:0] wr_addr,
    input [15:0] wr_data,
    input rd_clk,
    input rd_clk_en,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [63:0] rd_data
);
    wire [35:0] QA_bus;
    wire [35:0] QB_bus;
    wire [0:0] wr_cs2_ctrl;

    GTP_DRM18K /* \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K  */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(16), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K  (
            .DOA ({QA_bus[17], rd_data[23], rd_data[22], rd_data[21], rd_data[20], rd_data[19], rd_data[18], rd_data[17], rd_data[16], QA_bus[8], rd_data[7], rd_data[6], rd_data[5], rd_data[4], rd_data[3], rd_data[2], rd_data[1], rd_data[0]}),
            .DOB ({QB_bus[17], rd_data[55], rd_data[54], rd_data[53], rd_data[52], rd_data[51], rd_data[50], rd_data[49], rd_data[48], QB_bus[8], rd_data[39], rd_data[38], rd_data[37], rd_data[36], rd_data[35], rd_data[34], rd_data[33], rd_data[32]}),
            .ADDRA ({1'b0, wr_addr[9], wr_addr[8], wr_addr[7], wr_addr[6], wr_addr[5], wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b0, 1'b0}),
            .ADDRB ({1'b0, rd_addr[7], rd_addr[6], rd_addr[5], rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .CSA ({wr_cs2_ctrl[0], 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wr_data[7], wr_data[6], wr_data[5], wr_data[4], wr_data[3], wr_data[2], wr_data[1], wr_data[0]}),
            .DIB (),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (wr_rst),
            .RSTB (wr_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v:845

    GTP_DRM18K /* \ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K  */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("PGL22G"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(1), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(16), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K  (
            .DOA ({QA_bus[35], rd_data[31], rd_data[30], rd_data[29], rd_data[28], rd_data[27], rd_data[26], rd_data[25], rd_data[24], QA_bus[26], rd_data[15], rd_data[14], rd_data[13], rd_data[12], rd_data[11], rd_data[10], rd_data[9], rd_data[8]}),
            .DOB ({QB_bus[35], rd_data[63], rd_data[62], rd_data[61], rd_data[60], rd_data[59], rd_data[58], rd_data[57], rd_data[56], QB_bus[26], rd_data[47], rd_data[46], rd_data[45], rd_data[44], rd_data[43], rd_data[42], rd_data[41], rd_data[40]}),
            .ADDRA ({1'b0, wr_addr[9], wr_addr[8], wr_addr[7], wr_addr[6], wr_addr[5], wr_addr[4], wr_addr[3], wr_addr[2], wr_addr[1], wr_addr[0], 1'b0, 1'b0, 1'b0}),
            .ADDRB ({1'b0, rd_addr[7], rd_addr[6], rd_addr[5], rd_addr[4], rd_addr[3], rd_addr[2], rd_addr[1], rd_addr[0], 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}),
            .CSA ({wr_cs2_ctrl[0], 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, wr_data[15], wr_data[14], wr_data[13], wr_data[12], wr_data[11], wr_data[10], wr_data[9], wr_data[8]}),
            .DIB (),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (rd_clk_en),
            .CLKA (wr_clk),
            .CLKB (rd_clk),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (wr_rst),
            .RSTB (wr_rst),
            .WEA (wr_en),
            .WEB (1'b0));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_sdpram_v1_5_afifo_16i_64o_512.v:845

    GTP_LUT1 /* N99 */ #(
            .INIT(2'b01))
        N99 (
            .Z (wr_cs2_ctrl[0]),
            .I0 (wr_en));
	// LUT = ~I0 ;


endmodule


module ipml_fifo_v1_5_afifo_16i_64o_512
(
    input [15:0] wr_data,
    input rd_clk,
    input rd_en,
    input \u_aq_axi_master/N5 ,
    input \u_aq_axi_master/rd_first_data ,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [63:0] rd_data,
    output [8:0] rd_water_level
);
    wire [7:0] rd_addr;
    wire [9:0] wr_addr;

    ipml_fifo_ctrl_v1_3 U_ipml_fifo_ctrl (
            .raddr (rd_addr),
            .rd_water_level (rd_water_level),
            .waddr (wr_addr),
            .rclk (rd_clk),
            .\u_aq_axi_master/N5  (\u_aq_axi_master/N5 ),
            .\u_aq_axi_master/rd_first_data  (\u_aq_axi_master/rd_first_data ),
            .w_en (wr_en),
            .wclk (wr_clk),
            .wrst (wr_rst));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v:121

    ipml_sdpram_v1_5_afifo_16i_64o_512 U_ipml_sdpram (
            .rd_data (rd_data),
            .rd_addr (rd_addr),
            .wr_addr (wr_addr),
            .wr_data (wr_data),
            .rd_clk (rd_clk),
            .rd_clk_en (rd_en),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/afifo_16i_64o_512/rtl/ipml_fifo_v1_5_afifo_16i_64o_512.v:93


endmodule


module afifo_16i_64o_512
(
    input [15:0] wr_data,
    input rd_clk,
    input rd_en,
    input \u_aq_axi_master/N5 ,
    input \u_aq_axi_master/rd_first_data ,
    input wr_clk,
    input wr_en,
    input wr_rst,
    output [63:0] rd_data,
    output [8:0] rd_water_level
);

    ipml_fifo_v1_5_afifo_16i_64o_512 U_ipml_fifo_afifo_16i_64o_512 (
            .rd_data (rd_data),
            .rd_water_level (rd_water_level),
            .wr_data (wr_data),
            .rd_clk (rd_clk),
            .rd_en (rd_en),
            .\u_aq_axi_master/N5  (\u_aq_axi_master/N5 ),
            .\u_aq_axi_master/rd_first_data  (\u_aq_axi_master/rd_first_data ),
            .wr_clk (wr_clk),
            .wr_en (wr_en),
            .wr_rst (wr_rst));
	// ../ipcore/afifo_16i_64o_512/afifo_16i_64o_512.v:164


endmodule


module frame_read_write
(
    input [63:0] rd_burst_data,
    input [1:0] read_addr_index,
    input [1:0] write_addr_index,
    input [15:0] write_data,
    input N15_0,
    input mem_clk,
    input rd_burst_data_valid,
    input rd_burst_finish,
    input read_clk,
    input read_en,
    input read_req,
    input \u_aq_axi_master/N5 ,
    input \u_aq_axi_master/rd_first_data ,
    input wr_burst_data_req,
    input wr_burst_finish,
    input write_clk,
    input write_en,
    input write_req,
    output [23:0] \frame_fifo_read_m0/N93 ,
    output [23:0] \frame_fifo_write_m0/N81 ,
    output [23:0] rd_burst_addr,
    output [9:0] rd_burst_len,
    output [15:0] read_data,
    output [23:0] wr_burst_addr,
    output [63:0] wr_burst_data,
    output [9:0] wr_burst_len,
    output rd_burst_req,
    output read_req_ack,
    output wr_burst_req,
    output write_req_ack
);
    wire [23:0] \frame_fifo_write_m0/write_len_d1 ;
    wire [15:0] rdusedw;
    wire read_fifo_aclr;
    wire write_fifo_aclr;
(* PAP_MARK_DEBUG="true" *)    wire write_finish;
    wire [15:0] wrusedw;
    wire \frame_fifo_read_m0_N93[2]_floating ;
    wire \frame_fifo_read_m0_N93[3]_floating ;
    wire \frame_fifo_read_m0_N93[4]_floating ;
    wire \frame_fifo_read_m0_N93[5]_floating ;
    wire \frame_fifo_read_m0_N93[6]_floating ;
    wire \frame_fifo_read_m0_N93[7]_floating ;
    wire \frame_fifo_read_m0_N93[8]_floating ;
    wire \frame_fifo_read_m0_N93[9]_floating ;
    wire \frame_fifo_read_m0_N93[10]_floating ;
    wire \frame_fifo_read_m0_N93[11]_floating ;
    wire \frame_fifo_read_m0_N93[12]_floating ;
    wire \frame_fifo_read_m0_N93[13]_floating ;
    wire \frame_fifo_read_m0_N93[14]_floating ;
    wire \frame_fifo_read_m0_N93[15]_floating ;
    wire \frame_fifo_read_m0_N93[16]_floating ;
    wire \frame_fifo_read_m0_N93[17]_floating ;
    wire \frame_fifo_read_m0_N93[18]_floating ;
    wire \frame_fifo_read_m0_N93[19]_floating ;
    wire \frame_fifo_read_m0_N93[20]_floating ;
    wire \frame_fifo_read_m0_N93[21]_floating ;
    wire \frame_fifo_read_m0_N93[22]_floating ;
    wire \frame_fifo_read_m0_N93[23]_floating ;
    wire \frame_fifo_read_m0_rd_burst_addr[0]_floating ;
    wire \frame_fifo_read_m0_rd_burst_addr[1]_floating ;
    wire \frame_fifo_read_m0_rd_burst_addr[2]_floating ;
    wire \frame_fifo_read_m0_rd_burst_addr[3]_floating ;
    wire \frame_fifo_read_m0_rd_burst_addr[4]_floating ;
    wire \frame_fifo_read_m0_rd_burst_addr[5]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[0]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[1]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[2]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[3]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[4]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[5]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[7]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[8]_floating ;
    wire \frame_fifo_read_m0_rd_burst_len[9]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[0]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[1]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[2]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[3]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[4]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[5]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[6]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[7]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[8]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[9]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[10]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[11]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[12]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[13]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[14]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[15]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[16]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[18]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[19]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[20]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[21]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[22]_floating ;
    wire \frame_fifo_read_m0_read_len_d1[23]_floating ;
    wire \frame_fifo_write_m0_N81[2]_floating ;
    wire \frame_fifo_write_m0_N81[3]_floating ;
    wire \frame_fifo_write_m0_N81[4]_floating ;
    wire \frame_fifo_write_m0_N81[5]_floating ;
    wire \frame_fifo_write_m0_N81[6]_floating ;
    wire \frame_fifo_write_m0_N81[7]_floating ;
    wire \frame_fifo_write_m0_N81[8]_floating ;
    wire \frame_fifo_write_m0_N81[9]_floating ;
    wire \frame_fifo_write_m0_N81[10]_floating ;
    wire \frame_fifo_write_m0_N81[11]_floating ;
    wire \frame_fifo_write_m0_N81[12]_floating ;
    wire \frame_fifo_write_m0_N81[13]_floating ;
    wire \frame_fifo_write_m0_N81[14]_floating ;
    wire \frame_fifo_write_m0_N81[15]_floating ;
    wire \frame_fifo_write_m0_N81[16]_floating ;
    wire \frame_fifo_write_m0_N81[17]_floating ;
    wire \frame_fifo_write_m0_N81[18]_floating ;
    wire \frame_fifo_write_m0_N81[19]_floating ;
    wire \frame_fifo_write_m0_N81[20]_floating ;
    wire \frame_fifo_write_m0_N81[21]_floating ;
    wire \frame_fifo_write_m0_N81[22]_floating ;
    wire \frame_fifo_write_m0_N81[23]_floating ;
    wire \frame_fifo_write_m0_wr_burst_addr[0]_floating ;
    wire \frame_fifo_write_m0_wr_burst_addr[1]_floating ;
    wire \frame_fifo_write_m0_wr_burst_addr[2]_floating ;
    wire \frame_fifo_write_m0_wr_burst_addr[3]_floating ;
    wire \frame_fifo_write_m0_wr_burst_addr[4]_floating ;
    wire \frame_fifo_write_m0_wr_burst_addr[5]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[0]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[1]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[2]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[3]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[4]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[5]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[7]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[8]_floating ;
    wire \frame_fifo_write_m0_wr_burst_len[9]_floating ;

    frame_fifo_read frame_fifo_read_m0 (
            .N93 ({\frame_fifo_read_m0_N93[23]_floating , \frame_fifo_read_m0_N93[22]_floating , \frame_fifo_read_m0_N93[21]_floating , \frame_fifo_read_m0_N93[20]_floating , \frame_fifo_read_m0_N93[19]_floating , \frame_fifo_read_m0_N93[18]_floating , \frame_fifo_read_m0_N93[17]_floating , \frame_fifo_read_m0_N93[16]_floating , \frame_fifo_read_m0_N93[15]_floating , \frame_fifo_read_m0_N93[14]_floating , \frame_fifo_read_m0_N93[13]_floating , \frame_fifo_read_m0_N93[12]_floating , \frame_fifo_read_m0_N93[11]_floating , \frame_fifo_read_m0_N93[10]_floating , \frame_fifo_read_m0_N93[9]_floating , \frame_fifo_read_m0_N93[8]_floating , \frame_fifo_read_m0_N93[7]_floating , \frame_fifo_read_m0_N93[6]_floating , \frame_fifo_read_m0_N93[5]_floating , \frame_fifo_read_m0_N93[4]_floating , \frame_fifo_read_m0_N93[3]_floating , \frame_fifo_read_m0_N93[2]_floating , \frame_fifo_read_m0/N93 [1] , \frame_fifo_read_m0/N93 [0] }),
            .rd_burst_addr ({rd_burst_addr[23], rd_burst_addr[22], rd_burst_addr[21], rd_burst_addr[20], rd_burst_addr[19], rd_burst_addr[18], rd_burst_addr[17], rd_burst_addr[16], rd_burst_addr[15], rd_burst_addr[14], rd_burst_addr[13], rd_burst_addr[12], rd_burst_addr[11], rd_burst_addr[10], rd_burst_addr[9], rd_burst_addr[8], rd_burst_addr[7], rd_burst_addr[6], \frame_fifo_read_m0_rd_burst_addr[5]_floating , \frame_fifo_read_m0_rd_burst_addr[4]_floating , \frame_fifo_read_m0_rd_burst_addr[3]_floating , \frame_fifo_read_m0_rd_burst_addr[2]_floating , \frame_fifo_read_m0_rd_burst_addr[1]_floating , \frame_fifo_read_m0_rd_burst_addr[0]_floating }),
            .rd_burst_len ({\frame_fifo_read_m0_rd_burst_len[9]_floating , \frame_fifo_read_m0_rd_burst_len[8]_floating , \frame_fifo_read_m0_rd_burst_len[7]_floating , rd_burst_len[6], \frame_fifo_read_m0_rd_burst_len[5]_floating , \frame_fifo_read_m0_rd_burst_len[4]_floating , \frame_fifo_read_m0_rd_burst_len[3]_floating , \frame_fifo_read_m0_rd_burst_len[2]_floating , \frame_fifo_read_m0_rd_burst_len[1]_floating , \frame_fifo_read_m0_rd_burst_len[0]_floating }),
            .read_len_d1 ({\frame_fifo_read_m0_read_len_d1[23]_floating , \frame_fifo_read_m0_read_len_d1[22]_floating , \frame_fifo_read_m0_read_len_d1[21]_floating , \frame_fifo_read_m0_read_len_d1[20]_floating , \frame_fifo_read_m0_read_len_d1[19]_floating , \frame_fifo_read_m0_read_len_d1[18]_floating , \frame_fifo_write_m0/write_len_d1 [17] , \frame_fifo_read_m0_read_len_d1[16]_floating , \frame_fifo_read_m0_read_len_d1[15]_floating , \frame_fifo_read_m0_read_len_d1[14]_floating , \frame_fifo_read_m0_read_len_d1[13]_floating , \frame_fifo_read_m0_read_len_d1[12]_floating , \frame_fifo_read_m0_read_len_d1[11]_floating , \frame_fifo_read_m0_read_len_d1[10]_floating , \frame_fifo_read_m0_read_len_d1[9]_floating , \frame_fifo_read_m0_read_len_d1[8]_floating , \frame_fifo_read_m0_read_len_d1[7]_floating , \frame_fifo_read_m0_read_len_d1[6]_floating , \frame_fifo_read_m0_read_len_d1[5]_floating , \frame_fifo_read_m0_read_len_d1[4]_floating , \frame_fifo_read_m0_read_len_d1[3]_floating , \frame_fifo_read_m0_read_len_d1[2]_floating , \frame_fifo_read_m0_read_len_d1[1]_floating , \frame_fifo_read_m0_read_len_d1[0]_floating }),
            .read_addr_index (read_addr_index),
            .wrusedw ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wrusedw[8], wrusedw[7], wrusedw[6], wrusedw[5], wrusedw[4], wrusedw[3], wrusedw[2], wrusedw[1], 1'bz}),
            .fifo_aclr (read_fifo_aclr),
            .rd_burst_req (rd_burst_req),
            .read_req_ack (read_req_ack),
            .N15_0 (N15_0),
            .mem_clk (mem_clk),
            .rd_burst_data_valid (rd_burst_data_valid),
            .rd_burst_finish (rd_burst_finish),
            .read_req (read_req));
	// ../source/Camera/frame_read_write.v:170

    frame_fifo_write frame_fifo_write_m0 (
            .N81 ({\frame_fifo_write_m0_N81[23]_floating , \frame_fifo_write_m0_N81[22]_floating , \frame_fifo_write_m0_N81[21]_floating , \frame_fifo_write_m0_N81[20]_floating , \frame_fifo_write_m0_N81[19]_floating , \frame_fifo_write_m0_N81[18]_floating , \frame_fifo_write_m0_N81[17]_floating , \frame_fifo_write_m0_N81[16]_floating , \frame_fifo_write_m0_N81[15]_floating , \frame_fifo_write_m0_N81[14]_floating , \frame_fifo_write_m0_N81[13]_floating , \frame_fifo_write_m0_N81[12]_floating , \frame_fifo_write_m0_N81[11]_floating , \frame_fifo_write_m0_N81[10]_floating , \frame_fifo_write_m0_N81[9]_floating , \frame_fifo_write_m0_N81[8]_floating , \frame_fifo_write_m0_N81[7]_floating , \frame_fifo_write_m0_N81[6]_floating , \frame_fifo_write_m0_N81[5]_floating , \frame_fifo_write_m0_N81[4]_floating , \frame_fifo_write_m0_N81[3]_floating , \frame_fifo_write_m0_N81[2]_floating , \frame_fifo_write_m0/N81 [1] , \frame_fifo_write_m0/N81 [0] }),
            .wr_burst_addr ({wr_burst_addr[23], wr_burst_addr[22], wr_burst_addr[21], wr_burst_addr[20], wr_burst_addr[19], wr_burst_addr[18], wr_burst_addr[17], wr_burst_addr[16], wr_burst_addr[15], wr_burst_addr[14], wr_burst_addr[13], wr_burst_addr[12], wr_burst_addr[11], wr_burst_addr[10], wr_burst_addr[9], wr_burst_addr[8], wr_burst_addr[7], wr_burst_addr[6], \frame_fifo_write_m0_wr_burst_addr[5]_floating , \frame_fifo_write_m0_wr_burst_addr[4]_floating , \frame_fifo_write_m0_wr_burst_addr[3]_floating , \frame_fifo_write_m0_wr_burst_addr[2]_floating , \frame_fifo_write_m0_wr_burst_addr[1]_floating , \frame_fifo_write_m0_wr_burst_addr[0]_floating }),
            .wr_burst_len ({\frame_fifo_write_m0_wr_burst_len[9]_floating , \frame_fifo_write_m0_wr_burst_len[8]_floating , \frame_fifo_write_m0_wr_burst_len[7]_floating , wr_burst_len[6], \frame_fifo_write_m0_wr_burst_len[5]_floating , \frame_fifo_write_m0_wr_burst_len[4]_floating , \frame_fifo_write_m0_wr_burst_len[3]_floating , \frame_fifo_write_m0_wr_burst_len[2]_floating , \frame_fifo_write_m0_wr_burst_len[1]_floating , \frame_fifo_write_m0_wr_burst_len[0]_floating }),
            .rdusedw ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, rdusedw[8], rdusedw[7], rdusedw[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .write_addr_index (write_addr_index),
            .write_len_d1 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \frame_fifo_write_m0/write_len_d1 [17] , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .fifo_aclr (write_fifo_aclr),
            .state_5 (write_finish),
            .wr_burst_req (wr_burst_req),
            .write_req_ack (write_req_ack),
            .N15_0 (N15_0),
            .mem_clk (mem_clk),
            .wr_burst_finish (wr_burst_finish),
            .write_req (write_req));
	// ../source/Camera/frame_read_write.v:107

    afifo_64i_16o_128 read_buf (
            .rd_data (read_data),
            .wr_water_level ({wrusedw[8], wrusedw[7], wrusedw[6], wrusedw[5], wrusedw[4], wrusedw[3], wrusedw[2], wrusedw[1], wrusedw[0]}),
            .wr_data (rd_burst_data),
            .rd_clk (read_clk),
            .rd_en (read_en),
            .wr_clk (mem_clk),
            .wr_en (rd_burst_data_valid),
            .wr_rst (read_fifo_aclr));
	// ../source/Camera/frame_read_write.v:147

    afifo_16i_64o_512 write_buf (
            .rd_data (wr_burst_data),
            .rd_water_level ({rdusedw[8], rdusedw[7], rdusedw[6], rdusedw[5], rdusedw[4], rdusedw[3], rdusedw[2], rdusedw[1], rdusedw[0]}),
            .wr_data (write_data),
            .rd_clk (mem_clk),
            .rd_en (wr_burst_data_req),
            .\u_aq_axi_master/N5  (\u_aq_axi_master/N5 ),
            .\u_aq_axi_master/rd_first_data  (\u_aq_axi_master/rd_first_data ),
            .wr_clk (write_clk),
            .wr_en (write_en),
            .wr_rst (write_fifo_aclr));
	// ../source/Camera/frame_read_write.v:84


endmodule


module i2c_master_bit_ctrl
(
    input [1:0] N254,
    input [1:0] N255,
    input [3:0] cmd,
    input N0,
    input N280,
    input _N4709,
    input _N4835,
    input _N4892,
    input clk,
    input din,
    output [17:0] c_state,
    output N114,
    output _N13,
    output cmd_ack,
    output dout,
    output scl_oen,
    output sda_oen
);
    wire N6;
    wire N16;
    wire N38;
    wire N103;
    wire N189;
    wire N251;
    wire [15:0] N252;
    wire [13:0] N257;
    wire N259;
    wire [2:0] N260;
    wire [2:0] N262;
    wire N271;
    wire N276;
    wire N289;
    wire N292;
    wire _N0;
    wire _N1;
    wire _N2;
    wire _N5;
    wire _N6;
    wire _N7;
    wire _N9;
    wire _N12;
    wire _N17;
    wire _N18;
    wire _N19;
    wire _N20;
    wire _N21;
    wire _N23;
    wire _N24;
    wire _N25;
    wire _N26;
    wire _N28;
    wire _N29;
    wire _N30;
    wire _N31;
    wire _N33;
    wire _N34;
    wire _N35;
    wire _N37;
    wire _N4367;
    wire _N4368;
    wire _N4375;
    wire _N5826;
    wire _N5827;
    wire _N5828;
    wire _N5829;
    wire _N5952;
    wire _N6039;
    wire _N6364;
    wire _N6370;
    wire _N6406;
    wire _N6407;
    wire _N6408;
    wire _N6410;
    wire _N6411;
    wire _N6422;
    wire _N6423;
    wire _N6424;
    wire cmd_stop;
    wire [15:0] cnt;
    wire dSCL;
    wire dSDA;
    wire dscl_oen;
    wire [2:0] fSCL;
    wire [2:0] fSDA;
    wire [13:0] filter_cnt;
    wire [16:0] \i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co ;
    wire [14:0] \i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co ;
    wire slave_wait;
    wire sto_condition;

    GTP_LUT4 /* N6_1 */ #(
            .INIT(16'b0100010101000100))
        N6_1 (
            .Z (N6),
            .I0 (_N2),
            .I1 (slave_wait),
            .I2 (dscl_oen),
            .I3 (scl_oen));
	// LUT = (~I0&I1)|(~I0&~I2&I3) ;

    GTP_LUT4 /* N11_10 */ #(
            .INIT(16'b1111111111111110))
        N11_10 (
            .Z (_N6406),
            .I0 (cnt[2]),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N11_11 */ #(
            .INIT(16'b1111111111111110))
        N11_11 (
            .Z (_N6407),
            .I0 (cnt[6]),
            .I1 (cnt[5]),
            .I2 (cnt[4]),
            .I3 (cnt[7]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N11_12 */ #(
            .INIT(16'b1111111111111110))
        N11_12 (
            .Z (_N6408),
            .I0 (cnt[8]),
            .I1 (cnt[11]),
            .I2 (cnt[10]),
            .I3 (cnt[9]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N11_14 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N11_14 (
            .Z (_N6410),
            .I0 (cnt[7]),
            .I1 (cnt[6]),
            .I2 (cnt[4]),
            .I3 (cnt[5]),
            .I4 (_N6406));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N11_15 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N11_15 (
            .Z (_N6411),
            .I0 (cnt[15]),
            .I1 (cnt[14]),
            .I2 (cnt[12]),
            .I3 (cnt[13]),
            .I4 (_N6408));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N16_2 */ #(
            .INIT(32'b00000000110000000101010111010101))
        N16_2 (
            .Z (N16),
            .I0 (_N6410),
            .I1 (scl_oen),
            .I2 (dSCL),
            .I3 (_N2),
            .I4 (_N6411));
	// LUT = (~I0&~I4)|(I1&I2&~I3) ;

    GTP_LUT3 /* N16_3_3 */ #(
            .INIT(8'b01000000))
        N16_3_3 (
            .Z (_N4367),
            .I0 (_N2),
            .I1 (dSCL),
            .I2 (scl_oen));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5CARRY /* \N18.fsub_1  */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_1  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1] ),
            .Z (N252[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (N16),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_2  */ #(
            .INIT(32'b00100001001000011111001011110010), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_2  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2] ),
            .Z (N252[1]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [1] ),
            .I0 (cnt[0]),
            .I1 (N16),
            .I2 (cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & ~I1 & I2) ;
	// CARRY = (I2) | (I0 & ~I1) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_3  */ #(
            .INIT(32'b11111111101001011111111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_3  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3] ),
            .Z (N252[2]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[2]),
            .I3 (N16),
            .I4 (cnt[2]),
            .ID ());
	// LUT = (I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_4  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_4  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4] ),
            .Z (N252[3]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[3]),
            .I3 (N16),
            .I4 (cnt[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_5  */ #(
            .INIT(32'b11111111101001011111111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_5  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5] ),
            .Z (N252[4]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[4]),
            .I3 (N16),
            .I4 (cnt[4]),
            .ID ());
	// LUT = (I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_6  */ #(
            .INIT(32'b11111111101001011111111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_6  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6] ),
            .Z (N252[5]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[5]),
            .I3 (N16),
            .I4 (cnt[5]),
            .ID ());
	// LUT = (I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_7  */ #(
            .INIT(32'b11111111101001011111111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_7  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7] ),
            .Z (N252[6]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[6]),
            .I3 (N16),
            .I4 (cnt[6]),
            .ID ());
	// LUT = (I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_8  */ #(
            .INIT(32'b11111111101001011111111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_8  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8] ),
            .Z (N252[7]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[7]),
            .I3 (N16),
            .I4 (cnt[7]),
            .ID ());
	// LUT = (I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_9  */ #(
            .INIT(32'b11111111101001011111111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_9  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9] ),
            .Z (N252[8]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[8]),
            .I3 (N16),
            .I4 (cnt[8]),
            .ID ());
	// LUT = (I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_10  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_10  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10] ),
            .Z (N252[9]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [9] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[9]),
            .I3 (N16),
            .I4 (cnt[9]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_11  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_11  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11] ),
            .Z (N252[10]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[10]),
            .I3 (N16),
            .I4 (cnt[10]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_12  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_12  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12] ),
            .Z (N252[11]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[11]),
            .I3 (N16),
            .I4 (cnt[11]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_13  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_13  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13] ),
            .Z (N252[12]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[12]),
            .I3 (N16),
            .I4 (cnt[12]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_14  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_14  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14] ),
            .Z (N252[13]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [13] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[13]),
            .I3 (N16),
            .I4 (cnt[13]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_15  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_15  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15] ),
            .Z (N252[14]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [14] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[14]),
            .I3 (N16),
            .I4 (cnt[14]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT5CARRY /* \N18.fsub_16  */ #(
            .INIT(32'b00000000101001010000000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N18.fsub_16  (
            .COUT (),
            .Z (N252[15]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N18.co [15] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[15]),
            .I3 (N16),
            .I4 (cnt[15]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I0 & I2 & ~I3) ;
	// CARRY = (~I2 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:231

    GTP_LUT4 /* N38_9 */ #(
            .INIT(16'b1111111111111110))
        N38_9 (
            .Z (_N6422),
            .I0 (filter_cnt[2]),
            .I1 (filter_cnt[1]),
            .I2 (filter_cnt[0]),
            .I3 (filter_cnt[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N38_10 */ #(
            .INIT(16'b1111111111111110))
        N38_10 (
            .Z (_N6423),
            .I0 (filter_cnt[6]),
            .I1 (filter_cnt[5]),
            .I2 (filter_cnt[4]),
            .I3 (filter_cnt[7]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N38_11 */ #(
            .INIT(16'b1111111111111110))
        N38_11 (
            .Z (_N6424),
            .I0 (filter_cnt[8]),
            .I1 (filter_cnt[11]),
            .I2 (filter_cnt[10]),
            .I3 (filter_cnt[9]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N38_14 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N38_14 (
            .Z (N38),
            .I0 (_N6423),
            .I1 (_N6422),
            .I2 (filter_cnt[12]),
            .I3 (filter_cnt[13]),
            .I4 (_N6424));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N38inv */ #(
            .INIT(32'b00000000000000000000000000000001))
        N38inv (
            .Z (N259),
            .I0 (_N6423),
            .I1 (_N6422),
            .I2 (filter_cnt[12]),
            .I3 (filter_cnt[13]),
            .I4 (_N6424));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5CARRY /* \N45.fsub_1  */ #(
            .INIT(32'b01110111011101110000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_1  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [1] ),
            .Z (N257[0]),
            .CIN (),
            .I0 (filter_cnt[0]),
            .I1 (N38),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I1) | (~I0) ;
	// CARRY = I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_2  */ #(
            .INIT(32'b10000100100001001111100011111000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_2  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [2] ),
            .Z (N257[1]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [1] ),
            .I0 (filter_cnt[0]),
            .I1 (N38),
            .I2 (filter_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (I2) | (I0 & I1) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_3  */ #(
            .INIT(32'b10100101111111110000111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_3  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [3] ),
            .Z (N257[2]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[2]),
            .I3 (N38),
            .I4 (filter_cnt[2]),
            .ID ());
	// LUT = (~I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_4  */ #(
            .INIT(32'b10100101111111110000111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_4  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [4] ),
            .Z (N257[3]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[3]),
            .I3 (N38),
            .I4 (filter_cnt[3]),
            .ID ());
	// LUT = (~I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_5  */ #(
            .INIT(32'b10100101111111110000111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_5  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [5] ),
            .Z (N257[4]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[4]),
            .I3 (N38),
            .I4 (filter_cnt[4]),
            .ID ());
	// LUT = (~I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_6  */ #(
            .INIT(32'b10100101111111110000111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_6  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [6] ),
            .Z (N257[5]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[5]),
            .I3 (N38),
            .I4 (filter_cnt[5]),
            .ID ());
	// LUT = (~I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_7  */ #(
            .INIT(32'b10100101111111110000111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_7  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [7] ),
            .Z (N257[6]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[6]),
            .I3 (N38),
            .I4 (filter_cnt[6]),
            .ID ());
	// LUT = (~I3) | (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I3) | (~I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_8  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_8  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [8] ),
            .Z (N257[7]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[7]),
            .I3 (N38),
            .I4 (filter_cnt[7]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_9  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_9  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [9] ),
            .Z (N257[8]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[8]),
            .I3 (N38),
            .I4 (filter_cnt[8]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_10  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_10  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [10] ),
            .Z (N257[9]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [9] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[9]),
            .I3 (N38),
            .I4 (filter_cnt[9]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_11  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_11  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [11] ),
            .Z (N257[10]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[10]),
            .I3 (N38),
            .I4 (filter_cnt[10]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_12  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_12  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [12] ),
            .Z (N257[11]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[11]),
            .I3 (N38),
            .I4 (filter_cnt[11]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_13  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_13  (
            .COUT (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [13] ),
            .Z (N257[12]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[12]),
            .I3 (N38),
            .I4 (filter_cnt[12]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT5CARRY /* \N45.fsub_14  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N45.fsub_14  (
            .COUT (),
            .Z (N257[13]),
            .CIN (\i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/N45.co [13] ),
            .I0 (),
            .I1 (),
            .I2 (filter_cnt[13]),
            .I3 (N38),
            .I4 (filter_cnt[13]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:285

    GTP_LUT3 /* N67_1 */ #(
            .INIT(8'b11101000))
        N67_1 (
            .Z (_N1),
            .I0 (fSCL[2]),
            .I1 (N260[2]),
            .I2 (N260[1]));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_LUT3 /* N72_1 */ #(
            .INIT(8'b11101000))
        N72_1 (
            .Z (_N0),
            .I0 (fSDA[2]),
            .I1 (N262[2]),
            .I2 (N262[1]));
	// LUT = (I0&I1)|(I0&I2)|(I1&I2) ;

    GTP_LUT3 /* N86_3 */ #(
            .INIT(8'b00100000))
        N86_3 (
            .Z (_N7),
            .I0 (_N2),
            .I1 (dSDA),
            .I2 (_N5));
	// LUT = I0&~I1&I2 ;

    GTP_LUT5 /* N103_1_2 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N103_1_2 (
            .Z (_N6364),
            .I0 (c_state[8]),
            .I1 (c_state[1]),
            .I2 (c_state[10]),
            .I3 (c_state[11]),
            .I4 (c_state[0]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N103_1_4 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N103_1_4 (
            .Z (N103),
            .I0 (_N4835),
            .I1 (_N6364),
            .I2 (c_state[14]),
            .I3 (c_state[15]),
            .I4 (N280));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N107_1 */ #(
            .INIT(16'b1011101010101010))
        N107_1 (
            .Z (_N9),
            .I0 (_N4368),
            .I1 (cmd_stop),
            .I2 (sto_condition),
            .I3 (N103));
	// LUT = (I0)|(~I1&I2&I3) ;

    GTP_LUT3 /* N107_2_3 */ #(
            .INIT(8'b00001000))
        N107_2_3 (
            .Z (_N4368),
            .I0 (sda_oen),
            .I1 (c_state[16]),
            .I2 (_N5));
	// LUT = I0&I1&~I2 ;

    GTP_LUT5 /* N189 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N189_vname (
            .Z (N189),
            .I0 (_N6370),
            .I1 (c_state[13]),
            .I2 (_N13),
            .I3 (c_state[0]),
            .I4 (_N4892));
    // defparam N189_vname.orig_name = N189;
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N251 */ #(
            .INIT(32'b11111111000011111111111100011111))
        N251_vname (
            .Z (N251),
            .I0 (_N6407),
            .I1 (_N6406),
            .I2 (slave_wait),
            .I3 (_N4367),
            .I4 (_N6411));
    // defparam N251_vname.orig_name = N251;
	// LUT = (~I2)|(I3)|(~I0&~I1&~I4) ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_LUT2 /* N276 */ #(
            .INIT(4'b1110))
        N276_vname (
            .Z (N276),
            .I0 (N271),
            .I1 (N114));
    // defparam N276_vname.orig_name = N276;
	// LUT = (I0)|(I1) ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT3 /* N278_2_3 */ #(
            .INIT(8'b01000000))
        N278_2_3 (
            .Z (_N12),
            .I0 (N114),
            .I1 (N271),
            .I2 (N189));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* N284_2 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N284_2 (
            .Z (_N6039),
            .I0 (c_state[8]),
            .I1 (c_state[1]),
            .I2 (c_state[10]),
            .I3 (c_state[11]),
            .I4 (_N4892));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N289 */ #(
            .INIT(16'b1111111111111110))
        N289_vname (
            .Z (N289),
            .I0 (c_state[13]),
            .I1 (c_state[15]),
            .I2 (c_state[14]),
            .I3 (c_state[16]));
    // defparam N289_vname.orig_name = N289;
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N292_2 */ #(
            .INIT(32'b10100000101000001010000010110001))
        N292_2 (
            .Z (N292),
            .I0 (N289),
            .I1 (c_state[5]),
            .I2 (din),
            .I3 (c_state[4]),
            .I4 (_N4835));
	// LUT = (I0&I2)|(~I0&~I1&~I3&~I4) ;

    GTP_LUT2 /* N299 */ #(
            .INIT(4'b0010))
        N299 (
            .Z (_N6),
            .I0 (c_state[15]),
            .I1 (N114));
	// LUT = I0&~I1 ;

    GTP_LUT5 /* N302_12 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N302_12 (
            .Z (_N6370),
            .I0 (c_state[9]),
            .I1 (c_state[1]),
            .I2 (c_state[10]),
            .I3 (c_state[11]),
            .I4 (c_state[5]));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_DFF_C /* al */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        al (
            .Q (N114),
            .C (N0),
            .CLK (clk),
            .D (_N9));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:387

    GTP_DFF_C /* \cSCL[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cSCL[0]  (
            .Q (N254[1]),
            .C (N0),
            .CLK (clk),
            .D (N254[0]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:241

    GTP_DFF_C /* \cSCL[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cSCL[1]  (
            .Q (N260[0]),
            .C (N0),
            .CLK (clk),
            .D (N254[1]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:241

    GTP_DFF_C /* \cSDA[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cSDA[0]  (
            .Q (N255[1]),
            .C (N0),
            .CLK (clk),
            .D (N255[0]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:241

    GTP_DFF_C /* \cSDA[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cSDA[1]  (
            .Q (N262[0]),
            .C (N0),
            .CLK (clk),
            .D (N255[1]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:241

    GTP_DFF_PE /* c_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        c_state_0 (
            .Q (_N13),
            .CE (N276),
            .CLK (clk),
            .D (_N37),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_1 (
            .Q (c_state[0]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N17));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_2 (
            .Q (c_state[1]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N18));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_3 (
            .Q (c_state[2]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N19));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_4 (
            .Q (c_state[3]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N20));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_5 (
            .Q (c_state[4]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N21));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_6 (
            .Q (c_state[5]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N23));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_7 (
            .Q (c_state[6]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N24));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_8 (
            .Q (c_state[7]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N25));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_9 (
            .Q (c_state[8]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N26));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_10 (
            .Q (c_state[9]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N28));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_11 (
            .Q (c_state[10]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N29));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_12 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_12 (
            .Q (c_state[11]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N30));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_13 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_13 (
            .Q (c_state[12]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N31));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_14 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_14 (
            .Q (c_state[13]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N33));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_15 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_15 (
            .Q (c_state[14]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N34));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_16 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_16 (
            .Q (c_state[15]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N35));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_CE /* c_state_17 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_17 (
            .Q (c_state[16]),
            .C (N0),
            .CE (N276),
            .CLK (clk),
            .D (_N6));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \c_state[17:0]_fsm[17:0]_5  */ #(
            .INIT(32'b00000000000000100000000000000000))
        \c_state[17:0]_fsm[17:0]_5  (
            .Z (_N17),
            .I0 (cmd[0]),
            .I1 (cmd[3]),
            .I2 (cmd[1]),
            .I3 (cmd[2]),
            .I4 (_N4709));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_6  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_6  (
            .Z (_N18),
            .I0 (c_state[0]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_7  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_7  (
            .Z (_N19),
            .I0 (c_state[1]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_8  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_8  (
            .Z (_N20),
            .I0 (c_state[2]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_9  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_9  (
            .Z (_N21),
            .I0 (c_state[3]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \c_state[17:0]_fsm[17:0]_11  */ #(
            .INIT(32'b00000000000100000000000000000000))
        \c_state[17:0]_fsm[17:0]_11  (
            .Z (_N23),
            .I0 (cmd[0]),
            .I1 (cmd[3]),
            .I2 (cmd[1]),
            .I3 (cmd[2]),
            .I4 (_N4709));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_12  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_12  (
            .Z (_N24),
            .I0 (c_state[5]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_13  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_13  (
            .Z (_N25),
            .I0 (c_state[6]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_14  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_14  (
            .Z (_N26),
            .I0 (c_state[7]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \c_state[17:0]_fsm[17:0]_16  */ #(
            .INIT(32'b00000000000001000000000000000000))
        \c_state[17:0]_fsm[17:0]_16  (
            .Z (_N28),
            .I0 (cmd[0]),
            .I1 (cmd[3]),
            .I2 (cmd[1]),
            .I3 (cmd[2]),
            .I4 (_N4709));
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_17  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_17  (
            .Z (_N29),
            .I0 (c_state[9]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_18  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_18  (
            .Z (_N30),
            .I0 (c_state[10]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_19  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_19  (
            .Z (_N31),
            .I0 (c_state[11]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \c_state[17:0]_fsm[17:0]_21  */ #(
            .INIT(32'b00000001000000000000000000000000))
        \c_state[17:0]_fsm[17:0]_21  (
            .Z (_N33),
            .I0 (cmd[0]),
            .I1 (cmd[3]),
            .I2 (cmd[1]),
            .I3 (cmd[2]),
            .I4 (_N4709));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_22  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_22  (
            .Z (_N34),
            .I0 (c_state[13]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_23  */ #(
            .INIT(4'b0010))
        \c_state[17:0]_fsm[17:0]_23  (
            .Z (_N35),
            .I0 (c_state[14]),
            .I1 (N114));
	// LUT = I0&~I1 ;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \c_state[17:0]_fsm[17:0]_26_5  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \c_state[17:0]_fsm[17:0]_26_5  (
            .Z (_N5952),
            .I0 (c_state[16]),
            .I1 (c_state[8]),
            .I2 (c_state[12]),
            .I3 (c_state[4]),
            .I4 (N114));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT2 /* \c_state[17:0]_fsm[17:0]_26_6  */ #(
            .INIT(4'b1110))
        \c_state[17:0]_fsm[17:0]_26_6  (
            .Z (_N37),
            .I0 (_N4375),
            .I1 (_N5952));
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \c_state[17:0]_fsm[17:0]_27_5  */ #(
            .INIT(32'b10101010101010001010100010000010))
        \c_state[17:0]_fsm[17:0]_27_5  (
            .Z (_N4375),
            .I0 (_N13),
            .I1 (cmd[3]),
            .I2 (cmd[1]),
            .I3 (cmd[2]),
            .I4 (cmd[0]));
	// LUT = (I0&I1&I2)|(I0&I1&I3)|(I0&I1&I4)|(I0&I2&I3)|(I0&I2&I4)|(I0&I3&I4)|(I0&~I1&~I2&~I3&~I4) ;

    GTP_DFF_P /* clk_en */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        clk_en (
            .Q (N271),
            .CLK (clk),
            .D (N16),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_C /* cmd_ack */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_ack_vname (
            .Q (cmd_ack),
            .C (N0),
            .CLK (clk),
            .D (_N12));
    // defparam cmd_ack_vname.orig_name = cmd_ack;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_DFF_C /* cmd_stop */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_stop_vname (
            .Q (cmd_stop),
            .C (N0),
            .CLK (clk),
            .D (_N5829));
    // defparam cmd_stop_vname.orig_name = cmd_stop;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:377

    GTP_LUT5M /* \cmd_stop_ce_mux[0]  */ #(
            .INIT(32'b00000001000000001010101010101010))
        \cmd_stop_ce_mux[0]  (
            .Z (_N5829),
            .I0 (cmd[0]),
            .I1 (cmd[3]),
            .I2 (cmd[2]),
            .I3 (cmd[1]),
            .I4 (N271),
            .ID (cmd_stop));

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[0]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[1]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[2]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[3]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[4]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[5]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[6]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[7]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[8]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[9]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[10]  (
            .Q (cnt[10]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[10]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[11]  (
            .Q (cnt[11]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[11]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[12]  (
            .Q (cnt[12]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[12]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[13]  (
            .Q (cnt[13]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[13]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[14]  (
            .Q (cnt[14]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[14]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_CE /* \cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[15]  (
            .Q (cnt[15]),
            .C (N0),
            .CE (N251),
            .CLK (clk),
            .D (N252[15]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:212

    GTP_DFF_P /* dSCL */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        dSCL_vname (
            .Q (dSCL),
            .CLK (clk),
            .D (_N2),
            .P (N0));
    // defparam dSCL_vname.orig_name = dSCL;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:309

    GTP_DFF_P /* dSDA */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        dSDA_vname (
            .Q (dSDA),
            .CLK (clk),
            .D (_N5),
            .P (N0));
    // defparam dSDA_vname.orig_name = dSDA;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:309

    GTP_DFF /* dout */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dout_vname (
            .Q (dout),
            .CLK (clk),
            .D (_N5826));
    // defparam dout_vname.orig_name = dout;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:399

    GTP_LUT4 /* \dout_ce_mux[0]  */ #(
            .INIT(16'b1100111011000100))
        \dout_ce_mux[0]  (
            .Z (_N5826),
            .I0 (_N2),
            .I1 (dout),
            .I2 (dSCL),
            .I3 (_N5));
	// LUT = (~I0&I1)|(I1&I2)|(I0&~I2&I3) ;

    GTP_DFF /* dscl_oen */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dscl_oen_vname (
            .Q (dscl_oen),
            .CLK (clk),
            .D (scl_oen));
    // defparam dscl_oen_vname.orig_name = dscl_oen;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:193

    GTP_DFF_PE /* \fSCL[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \fSCL[0]  (
            .Q (N260[1]),
            .CE (N259),
            .CLK (clk),
            .D (N260[0]),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:289

    GTP_DFF_PE /* \fSCL[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \fSCL[1]  (
            .Q (N260[2]),
            .CE (N259),
            .CLK (clk),
            .D (N260[1]),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:289

    GTP_DFF_PE /* \fSCL[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \fSCL[2]  (
            .Q (fSCL[2]),
            .CE (N259),
            .CLK (clk),
            .D (N260[2]),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:289

    GTP_DFF_PE /* \fSDA[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \fSDA[0]  (
            .Q (N262[1]),
            .CE (N259),
            .CLK (clk),
            .D (N262[0]),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:289

    GTP_DFF_PE /* \fSDA[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \fSDA[1]  (
            .Q (N262[2]),
            .CE (N259),
            .CLK (clk),
            .D (N262[1]),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:289

    GTP_DFF_PE /* \fSDA[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \fSDA[2]  (
            .Q (fSDA[2]),
            .CE (N259),
            .CLK (clk),
            .D (N262[2]),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:289

    GTP_DFF_C /* \filter_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[0]  (
            .Q (filter_cnt[0]),
            .C (N0),
            .CLK (clk),
            .D (N257[0]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[1]  (
            .Q (filter_cnt[1]),
            .C (N0),
            .CLK (clk),
            .D (N257[1]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[2]  (
            .Q (filter_cnt[2]),
            .C (N0),
            .CLK (clk),
            .D (N257[2]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[3]  (
            .Q (filter_cnt[3]),
            .C (N0),
            .CLK (clk),
            .D (N257[3]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[4]  (
            .Q (filter_cnt[4]),
            .C (N0),
            .CLK (clk),
            .D (N257[4]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[5]  (
            .Q (filter_cnt[5]),
            .C (N0),
            .CLK (clk),
            .D (N257[5]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[6]  (
            .Q (filter_cnt[6]),
            .C (N0),
            .CLK (clk),
            .D (N257[6]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[7]  (
            .Q (filter_cnt[7]),
            .C (N0),
            .CLK (clk),
            .D (N257[7]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[8]  (
            .Q (filter_cnt[8]),
            .C (N0),
            .CLK (clk),
            .D (N257[8]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[9]  (
            .Q (filter_cnt[9]),
            .C (N0),
            .CLK (clk),
            .D (N257[9]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[10]  (
            .Q (filter_cnt[10]),
            .C (N0),
            .CLK (clk),
            .D (N257[10]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[11]  (
            .Q (filter_cnt[11]),
            .C (N0),
            .CLK (clk),
            .D (N257[11]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[12]  (
            .Q (filter_cnt[12]),
            .C (N0),
            .CLK (clk),
            .D (N257[12]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_C /* \filter_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \filter_cnt[13]  (
            .Q (filter_cnt[13]),
            .C (N0),
            .CLK (clk),
            .D (N257[13]));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:276

    GTP_DFF_P /* sSCL */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        sSCL (
            .Q (_N2),
            .CLK (clk),
            .D (_N1),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:309

    GTP_DFF_P /* sSDA */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        sSDA (
            .Q (_N5),
            .CLK (clk),
            .D (_N0),
            .P (N0));
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:309

    GTP_DFF_P /* scl_oen */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        scl_oen_vname (
            .Q (scl_oen),
            .CLK (clk),
            .D (_N5827),
            .P (N0));
    // defparam scl_oen_vname.orig_name = scl_oen;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \scl_oen_ce_mux[0]  */ #(
            .INIT(32'b11011111110111001101111111001100))
        \scl_oen_ce_mux[0]  (
            .Z (_N5827),
            .I0 (N280),
            .I1 (N114),
            .I2 (N271),
            .I3 (scl_oen),
            .I4 (_N6039));
	// LUT = (I1)|(~I2&I3)|(~I0&I3)|(~I0&I2&I4) ;

    GTP_DFF_P /* sda_oen */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        sda_oen_vname (
            .Q (sda_oen),
            .CLK (clk),
            .D (_N5828),
            .P (N0));
    // defparam sda_oen_vname.orig_name = sda_oen;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:426

    GTP_LUT5 /* \sda_oen_ce_mux[0]  */ #(
            .INIT(32'b11101110111111001111110011111100))
        \sda_oen_ce_mux[0]  (
            .Z (_N5828),
            .I0 (N292),
            .I1 (N114),
            .I2 (sda_oen),
            .I3 (N271),
            .I4 (N103));
	// LUT = (I1)|(I2&~I4)|(I2&~I3)|(I0&I3&I4) ;

    GTP_DFF_C /* slave_wait */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        slave_wait_vname (
            .Q (slave_wait),
            .C (N0),
            .CLK (clk),
            .D (N6));
    // defparam slave_wait_vname.orig_name = slave_wait;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:198

    GTP_DFF_C /* sto_condition */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        sto_condition_vname (
            .Q (sto_condition),
            .C (N0),
            .CLK (clk),
            .D (_N7));
    // defparam sto_condition_vname.orig_name = sto_condition;
	// ../source/Camera/i2c_master/i2c_master_bit_ctrl.v:341


endmodule


module i2c_master_byte_ctrl
(
    input [3:0] N53,
    input [1:0] \bit_controller/N254 ,
    input [1:0] \bit_controller/N255 ,
    input [7:0] din,
    input ack_in,
    input clk,
    input nReset,
    input read,
    input stop,
    input write,
    output ack_out,
    output cmd_ack,
    output scl_oen,
    output sda_oen
);
    wire N9;
    wire N74;
    wire N149;
    wire [7:0] N150;
    wire [2:0] N152;
    wire N153;
    wire N163;
    wire [3:0] N164;
    wire N190;
    wire N193;
    wire _N1;
    wire _N3;
    wire _N4;
    wire _N5;
    wire _N12;
    wire _N17;
    wire _N33;
    wire _N34;
    wire _N35;
    wire _N36;
    wire _N37;
    wire _N2496;
    wire _N2754;
    wire _N2755;
    wire _N3810;
    wire _N4464;
    wire _N4465;
    wire _N4476;
    wire _N4534;
    wire _N4709;
    wire _N4815;
    wire _N4835;
    wire _N4892;
    wire _N5820;
    wire _N6106;
    wire _N6308;
    wire _N6390;
    wire _N6391;
    wire \bit_controller/N0 ;
    wire \bit_controller/N114 ;
    wire \bit_controller/N280 ;
    wire \bit_controller/_N13 ;
    wire [17:0] \bit_controller/c_state ;
    wire c_state_0;
    wire c_state_2;
    wire c_state_3;
    wire c_state_4;
    wire c_state_5;
    wire core_ack;
    wire [3:0] core_cmd;
    wire core_rxd;
    wire core_txd;
    wire [2:0] dcnt;
    wire [7:0] dout;
    wire shift;
    wire \bit_controller_c_state[0]_floating ;
    wire \bit_controller_c_state[1]_floating ;
    wire \bit_controller_c_state[8]_floating ;
    wire \bit_controller_c_state[10]_floating ;
    wire \bit_controller_c_state[11]_floating ;
    wire \bit_controller_c_state[17]_floating ;

    GTP_LUT3 /* N9_3 */ #(
            .INIT(8'b11111110))
        N9_3 (
            .Z (N9),
            .I0 (write),
            .I1 (stop),
            .I2 (read));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_INV N12 (
            .Z (\bit_controller/N0 ),
            .I (nReset));

    GTP_LUT3 /* N32_1 */ #(
            .INIT(8'b11111110))
        N32_1 (
            .Z (N74),
            .I0 (dcnt[2]),
            .I1 (dcnt[1]),
            .I2 (dcnt[0]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N118_2 */ #(
            .INIT(16'b1111010111011000))
        N118_2 (
            .Z (_N2496),
            .I0 (c_state_2),
            .I1 (dout[7]),
            .I2 (ack_in),
            .I3 (core_ack));
	// LUT = (~I0&I2)|(~I0&I3)|(I2&I3)|(I0&I1&~I3) ;

    GTP_LUT2 /* N149_1 */ #(
            .INIT(4'b1110))
        N149_1 (
            .Z (N149),
            .I0 (shift),
            .I1 (N190));
	// LUT = (I0)|(I1) ;

    GTP_LUT3 /* \N150_3[0]  */ #(
            .INIT(8'b11001010))
        \N150_3[0]  (
            .Z (N150[0]),
            .I0 (core_rxd),
            .I1 (din[0]),
            .I2 (N190));
	// LUT = (I0&~I2)|(I1&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[1]  */ #(
            .INIT(8'b10101100))
        \N150_3[1]  (
            .Z (N150[1]),
            .I0 (din[1]),
            .I1 (dout[0]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[2]  */ #(
            .INIT(8'b10101100))
        \N150_3[2]  (
            .Z (N150[2]),
            .I0 (din[2]),
            .I1 (dout[1]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[3]  */ #(
            .INIT(8'b10101100))
        \N150_3[3]  (
            .Z (N150[3]),
            .I0 (din[3]),
            .I1 (dout[2]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[4]  */ #(
            .INIT(8'b10101100))
        \N150_3[4]  (
            .Z (N150[4]),
            .I0 (din[4]),
            .I1 (dout[3]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[5]  */ #(
            .INIT(8'b10101100))
        \N150_3[5]  (
            .Z (N150[5]),
            .I0 (din[5]),
            .I1 (dout[4]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[6]  */ #(
            .INIT(8'b10101100))
        \N150_3[6]  (
            .Z (N150[6]),
            .I0 (din[6]),
            .I1 (dout[5]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT3 /* \N150_3[7]  */ #(
            .INIT(8'b10101100))
        \N150_3[7]  (
            .Z (N150[7]),
            .I0 (din[7]),
            .I1 (dout[6]),
            .I2 (N190));
	// LUT = (I1&~I2)|(I0&I2) ;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_LUT2 /* \N152_3[0]  */ #(
            .INIT(4'b1101))
        \N152_3[0]  (
            .Z (N152[0]),
            .I0 (dcnt[0]),
            .I1 (N190));
	// LUT = (~I0)|(I1) ;

    GTP_LUT3 /* \N152_3[1]  */ #(
            .INIT(8'b11111001))
        \N152_3[1]  (
            .Z (N152[1]),
            .I0 (dcnt[0]),
            .I1 (dcnt[1]),
            .I2 (N190));
	// LUT = (I2)|(~I0&~I1)|(I0&I1) ;

    GTP_LUT4 /* \N152_3[2]  */ #(
            .INIT(16'b1111111111001001))
        \N152_3[2]  (
            .Z (N152[2]),
            .I0 (dcnt[0]),
            .I1 (dcnt[2]),
            .I2 (dcnt[1]),
            .I3 (N190));
	// LUT = (I3)|(I0&I1)|(I1&I2)|(~I0&~I1&~I2) ;

    GTP_LUT5 /* \N159_4[1]_8  */ #(
            .INIT(32'b01010101010101110000000000000000))
        \N159_4[1]_8  (
            .Z (_N3810),
            .I0 (core_ack),
            .I1 (c_state_2),
            .I2 (core_cmd[0]),
            .I3 (c_state_3),
            .I4 (_N4465));
	// LUT = (~I0&I4)|(~I1&~I2&~I3&I4) ;

    GTP_LUT5M /* \N159_4[2]  */ #(
            .INIT(32'b01000100010001001000100001000000))
        \N159_4[2]  (
            .Z (_N2754),
            .I0 (read),
            .I1 (core_ack),
            .I2 (c_state_2),
            .I3 (c_state_3),
            .I4 (core_cmd[0]),
            .ID (N74));

    GTP_LUT5M /* \N159_4[3]  */ #(
            .INIT(32'b10001000100010000100010010000000))
        \N159_4[3]  (
            .Z (_N2755),
            .I0 (read),
            .I1 (core_ack),
            .I2 (c_state_2),
            .I3 (c_state_3),
            .I4 (core_cmd[0]),
            .ID (N74));

    GTP_LUT3 /* N163_3 */ #(
            .INIT(8'b11111110))
        N163_3 (
            .Z (_N4892),
            .I0 (\bit_controller/c_state [15] ),
            .I1 (\bit_controller/c_state [14] ),
            .I2 (_N4835));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT4 /* N163_6 */ #(
            .INIT(16'b1111111111111110))
        N163_6 (
            .Z (_N4835),
            .I0 (\bit_controller/c_state [6] ),
            .I1 (\bit_controller/c_state [3] ),
            .I2 (\bit_controller/c_state [2] ),
            .I3 (\bit_controller/c_state [7] ));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N163_11 */ #(
            .INIT(32'b11111111111111101010101010101010))
        N163_11 (
            .Z (_N6106),
            .I0 (\bit_controller/N114 ),
            .I1 (c_state_4),
            .I2 (c_state_5),
            .I3 (c_state_3),
            .I4 (core_ack));
	// LUT = (I0)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5 /* N163_13 */ #(
            .INIT(32'b11111111111111111110111011101010))
        N163_13 (
            .Z (N163),
            .I0 (_N6106),
            .I1 (core_ack),
            .I2 (core_cmd[0]),
            .I3 (c_state_2),
            .I4 (N153));
	// LUT = (I0)|(I4)|(I1&I2)|(I1&I3) ;

    GTP_LUT3 /* \N164[0]_3  */ #(
            .INIT(8'b01000000))
        \N164[0]_3  (
            .Z (_N12),
            .I0 (\bit_controller/N114 ),
            .I1 (N53[0]),
            .I2 (N153));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5M /* \N164[1]  */ #(
            .INIT(32'b00000000000000010010001000100010))
        \N164[1]  (
            .Z (N164[1]),
            .I0 (read),
            .I1 (\bit_controller/N114 ),
            .I2 (write),
            .I3 (N53[0]),
            .I4 (N153),
            .ID (_N3810));

    GTP_LUT5M /* \N164[2]  */ #(
            .INIT(32'b00000000000100000010001000100010))
        \N164[2]  (
            .Z (N164[2]),
            .I0 (read),
            .I1 (\bit_controller/N114 ),
            .I2 (write),
            .I3 (N53[0]),
            .I4 (N153),
            .ID (_N2754));

    GTP_LUT5 /* \N164[3]  */ #(
            .INIT(32'b00010011000100010000001000000000))
        \N164[3]  (
            .Z (N164[3]),
            .I0 (N153),
            .I1 (\bit_controller/N114 ),
            .I2 (N53[0]),
            .I3 (read),
            .I4 (_N2755));
	// LUT = (~I0&~I1&I4)|(I0&~I1&~I2&I3) ;

    GTP_LUT5 /* N165 */ #(
            .INIT(32'b00110000001100010011000000100000))
        N165 (
            .Z (_N5),
            .I0 (_N4815),
            .I1 (\bit_controller/N114 ),
            .I2 (dout[7]),
            .I3 (c_state_3),
            .I4 (_N2496));
	// LUT = (I0&~I1&I2)|(~I1&I2&I3)|(~I0&~I1&~I3&I4) ;

    GTP_LUT5 /* N166_1 */ #(
            .INIT(32'b00000000000000001111000011100000))
        N166_1 (
            .Z (N153),
            .I0 (read),
            .I1 (write),
            .I2 (c_state_0),
            .I3 (stop),
            .I4 (cmd_ack));
	// LUT = (I0&I2&~I4)|(I1&I2&~I4)|(I2&I3&~I4) ;

    GTP_LUT5 /* N166_6 */ #(
            .INIT(32'b00000000000000000000000011001000))
        N166_6 (
            .Z (_N3),
            .I0 (N74),
            .I1 (core_ack),
            .I2 (c_state_2),
            .I3 (\bit_controller/N114 ),
            .I4 (N193));
	// LUT = (I0&I1&~I3&~I4)|(I1&I2&~I3&~I4) ;

    GTP_LUT2 /* N167_1 */ #(
            .INIT(4'b0010))
        N167_1 (
            .Z (_N4709),
            .I0 (\bit_controller/_N13 ),
            .I1 (\bit_controller/N114 ));
	// LUT = I0&~I1 ;

    GTP_LUT5 /* N167_4 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N167_4 (
            .Z (_N6390),
            .I0 (c_state_4),
            .I1 (c_state_2),
            .I2 (c_state_5),
            .I3 (c_state_3),
            .I4 (\bit_controller/N114 ));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N167_5 */ #(
            .INIT(32'b00101111001000000000000000000000))
        N167_5 (
            .Z (_N1),
            .I0 (N9),
            .I1 (cmd_ack),
            .I2 (c_state_0),
            .I3 (core_ack),
            .I4 (_N6390));
	// LUT = (~I2&I3&I4)|(I0&~I1&I2&I4) ;

    GTP_LUT5 /* N168_5 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N168_5 (
            .Z (_N6391),
            .I0 (c_state_2),
            .I1 (c_state_3),
            .I2 (c_state_0),
            .I3 (core_cmd[0]),
            .I4 (\bit_controller/N114 ));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N168_6 */ #(
            .INIT(16'b0010101000000000))
        N168_6 (
            .Z (_N4),
            .I0 (core_ack),
            .I1 (c_state_4),
            .I2 (stop),
            .I3 (_N6391));
	// LUT = (I0&~I2&I3)|(I0&~I1&I3) ;

    GTP_LUT4 /* N193 */ #(
            .INIT(16'b1111111111111110))
        N193_vname (
            .Z (N193),
            .I0 (core_cmd[0]),
            .I1 (c_state_5),
            .I2 (c_state_0),
            .I3 (c_state_4));
    // defparam N193_vname.orig_name = N193;
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT3 /* N194_1 */ #(
            .INIT(8'b11111110))
        N194_1 (
            .Z (_N4815),
            .I0 (c_state_5),
            .I1 (c_state_0),
            .I2 (core_cmd[0]));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_DFF_C /* ack_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ack_out_vname (
            .Q (ack_out),
            .C (\bit_controller/N0 ),
            .CLK (clk),
            .D (_N5820));
    // defparam ack_out_vname.orig_name = ack_out;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_LUT5 /* \ack_out_ce_mux[0]  */ #(
            .INIT(32'b01010100000100000101000001010000))
        \ack_out_ce_mux[0]  (
            .Z (_N5820),
            .I0 (\bit_controller/N114 ),
            .I1 (c_state_4),
            .I2 (ack_out),
            .I3 (core_rxd),
            .I4 (core_ack));
	// LUT = (~I0&I2&~I4)|(~I0&~I1&I2)|(~I0&I1&I3&I4) ;

    i2c_master_bit_ctrl bit_controller (
            .c_state ({\bit_controller_c_state[17]_floating , \bit_controller/c_state [16] , \bit_controller/c_state [15] , \bit_controller/c_state [14] , \bit_controller/c_state [13] , \bit_controller/c_state [12] , \bit_controller_c_state[11]_floating , \bit_controller_c_state[10]_floating , \bit_controller/c_state [9] , \bit_controller_c_state[8]_floating , \bit_controller/c_state [7] , \bit_controller/c_state [6] , \bit_controller/c_state [5] , \bit_controller/c_state [4] , \bit_controller/c_state [3] , \bit_controller/c_state [2] , \bit_controller_c_state[1]_floating , \bit_controller_c_state[0]_floating }),
            .N254 ({1'bz, \bit_controller/N254 [0] }),
            .N255 ({1'bz, \bit_controller/N255 [0] }),
            .cmd (core_cmd),
            .N114 (\bit_controller/N114 ),
            ._N13 (\bit_controller/_N13 ),
            .cmd_ack (core_ack),
            .dout (core_rxd),
            .scl_oen (scl_oen),
            .sda_oen (sda_oen),
            .N0 (\bit_controller/N0 ),
            .N280 (\bit_controller/N280 ),
            ._N4709 (_N4709),
            ._N4835 (_N4835),
            ._N4892 (_N4892),
            .clk (clk),
            .din (core_txd));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:78

    GTP_DFF_PE /* c_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        c_state_0_vname (
            .Q (c_state_0),
            .CE (N163),
            .CLK (clk),
            .D (_N37),
            .P (\bit_controller/N0 ));
    // defparam c_state_0_vname.orig_name = c_state_0;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* c_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_1 (
            .Q (core_cmd[0]),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (_N12));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* c_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_2_vname (
            .Q (c_state_2),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (_N36));
    // defparam c_state_2_vname.orig_name = c_state_2;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* c_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_3_vname (
            .Q (c_state_3),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (_N35));
    // defparam c_state_3_vname.orig_name = c_state_3;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* c_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_4_vname (
            .Q (c_state_4),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (_N34));
    // defparam c_state_4_vname.orig_name = c_state_4;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_10_3  */ #(
            .INIT(32'b01010101010101000000000000000000))
        \c_state[4:0]_fsm[4:0]_10_3  (
            .Z (_N17),
            .I0 (\bit_controller/N114 ),
            .I1 (dcnt[0]),
            .I2 (dcnt[1]),
            .I3 (dcnt[2]),
            .I4 (core_ack));
	// LUT = (~I0&I1&I4)|(~I0&I2&I4)|(~I0&I3&I4) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_28  */ #(
            .INIT(32'b00110011001100110010000000000000))
        \c_state[4:0]_fsm[4:0]_28  (
            .Z (_N33),
            .I0 (core_ack),
            .I1 (\bit_controller/N114 ),
            .I2 (stop),
            .I3 (c_state_4),
            .I4 (_N4464));
	// LUT = (~I1&I4)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_30_3  */ #(
            .INIT(32'b11111010111111101010101010101010))
        \c_state[4:0]_fsm[4:0]_30_3  (
            .Z (_N37),
            .I0 (\bit_controller/N114 ),
            .I1 (c_state_4),
            .I2 (c_state_5),
            .I3 (stop),
            .I4 (core_ack));
	// LUT = (I0)|(I2&I4)|(I1&~I3&I4) ;

    GTP_LUT4 /* \c_state[4:0]_fsm[4:0]_36  */ #(
            .INIT(16'b0000000100000000))
        \c_state[4:0]_fsm[4:0]_36  (
            .Z (_N4464),
            .I0 (read),
            .I1 (write),
            .I2 (N53[0]),
            .I3 (N153));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT3 /* \c_state[4:0]_fsm[4:0]_37  */ #(
            .INIT(8'b10000000))
        \c_state[4:0]_fsm[4:0]_37  (
            .Z (_N4465),
            .I0 (c_state_4),
            .I1 (stop),
            .I2 (core_ack));
	// LUT = I0&I1&I2 ;

    GTP_LUT2 /* \c_state[4:0]_fsm[4:0]_38  */ #(
            .INIT(4'b1110))
        \c_state[4:0]_fsm[4:0]_38  (
            .Z (_N6308),
            .I0 (\bit_controller/c_state [12] ),
            .I1 (\bit_controller/c_state [9] ));
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_41  */ #(
            .INIT(32'b00000000000000000010001000100000))
        \c_state[4:0]_fsm[4:0]_41  (
            .Z (_N34),
            .I0 (core_ack),
            .I1 (\bit_controller/N114 ),
            .I2 (c_state_3),
            .I3 (c_state_2),
            .I4 (N74));
	// LUT = (I0&~I1&I2&~I4)|(I0&~I1&I3&~I4) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_43  */ #(
            .INIT(32'b11111111111111111111111111111110))
        \c_state[4:0]_fsm[4:0]_43  (
            .Z (\bit_controller/N280 ),
            .I0 (\bit_controller/c_state [5] ),
            .I1 (\bit_controller/c_state [16] ),
            .I2 (\bit_controller/c_state [4] ),
            .I3 (\bit_controller/c_state [13] ),
            .I4 (_N6308));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_44  */ #(
            .INIT(32'b10110011101000001010000010100000))
        \c_state[4:0]_fsm[4:0]_44  (
            .Z (_N36),
            .I0 (_N17),
            .I1 (\bit_controller/N114 ),
            .I2 (c_state_2),
            .I3 (read),
            .I4 (_N4476));
	// LUT = (I0&I2)|(~I1&I3&I4) ;

    GTP_LUT4 /* \c_state[4:0]_fsm[4:0]_48  */ #(
            .INIT(16'b1000111110001000))
        \c_state[4:0]_fsm[4:0]_48  (
            .Z (_N4476),
            .I0 (core_ack),
            .I1 (core_cmd[0]),
            .I2 (N53[0]),
            .I3 (N153));
	// LUT = (~I2&I3)|(I0&I1) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_51  */ #(
            .INIT(32'b10100000101100111010000010100000))
        \c_state[4:0]_fsm[4:0]_51  (
            .Z (_N35),
            .I0 (_N17),
            .I1 (\bit_controller/N114 ),
            .I2 (c_state_3),
            .I3 (read),
            .I4 (_N4534));
	// LUT = (I0&I2)|(~I1&~I3&I4) ;

    GTP_LUT5 /* \c_state[4:0]_fsm[4:0]_55  */ #(
            .INIT(32'b10101110000011001010101000000000))
        \c_state[4:0]_fsm[4:0]_55  (
            .Z (_N4534),
            .I0 (core_ack),
            .I1 (write),
            .I2 (N53[0]),
            .I3 (core_cmd[0]),
            .I4 (N153));
	// LUT = (I0&I3)|(I1&~I2&I4) ;

    GTP_DFF_CE /* c_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        c_state_5_vname (
            .Q (c_state_5),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (_N33));
    // defparam c_state_5_vname.orig_name = c_state_5;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_C /* cmd_ack */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_ack_vname (
            .Q (cmd_ack),
            .C (\bit_controller/N0 ),
            .CLK (clk),
            .D (_N4));
    // defparam cmd_ack_vname.orig_name = cmd_ack;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* \core_cmd[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \core_cmd[1]  (
            .Q (core_cmd[1]),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (N164[1]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* \core_cmd[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \core_cmd[2]  (
            .Q (core_cmd[2]),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (N164[2]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* \core_cmd[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \core_cmd[3]  (
            .Q (core_cmd[3]),
            .C (\bit_controller/N0 ),
            .CE (N163),
            .CLK (clk),
            .D (N164[3]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_C /* core_txd */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        core_txd_vname (
            .Q (core_txd),
            .C (\bit_controller/N0 ),
            .CLK (clk),
            .D (_N5));
    // defparam core_txd_vname.orig_name = core_txd;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* \dcnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcnt[0]  (
            .Q (dcnt[0]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N152[0]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:120

    GTP_DFF_CE /* \dcnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcnt[1]  (
            .Q (dcnt[1]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N152[1]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:120

    GTP_DFF_CE /* \dcnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dcnt[2]  (
            .Q (dcnt[2]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N152[2]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:120

    GTP_DFF_C /* ld */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ld (
            .Q (N190),
            .C (\bit_controller/N0 ),
            .CLK (clk),
            .D (_N1));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_C /* shift */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        shift_vname (
            .Q (shift),
            .C (\bit_controller/N0 ),
            .CLK (clk),
            .D (_N3));
    // defparam shift_vname.orig_name = shift;
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:137

    GTP_DFF_CE /* \sr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[0]  (
            .Q (dout[0]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[0]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[1]  (
            .Q (dout[1]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[1]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[2]  (
            .Q (dout[2]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[2]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[3]  (
            .Q (dout[3]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[3]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[4]  (
            .Q (dout[4]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[4]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[5]  (
            .Q (dout[5]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[5]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[6]  (
            .Q (dout[6]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[6]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104

    GTP_DFF_CE /* \sr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sr[7]  (
            .Q (dout[7]),
            .C (\bit_controller/N0 ),
            .CE (N149),
            .CLK (clk),
            .D (N150[7]));
	// ../source/Camera/i2c_master/i2c_master_byte_ctrl.v:104


endmodule


module i2c_master_top
(
    input [3:0] N16,
    input [7:0] N204,
    input [1:0] \byte_controller/bit_controller/N254 ,
    input [1:0] \byte_controller/bit_controller/N255 ,
    input [7:0] i2c_slave_dev_addr,
    input [9:0] lut_index,
    input N24_0,
    input N221,
    input _N811,
    input _N813,
    input _N817,
    input _N818,
    input _N821,
    input _N822,
    input _N823,
    input _N824,
    input _N827,
    input _N830,
    input _N831,
    input _N833,
    input _N837,
    input _N838,
    input _N839,
    input _N840,
    input _N841,
    input _N842,
    input _N843,
    input _N844,
    input _N845,
    input _N846,
    input _N847,
    input _N848,
    input _N849,
    input _N850,
    input _N852,
    input _N853,
    input _N854,
    input _N855,
    input _N856,
    input _N857,
    input _N858,
    input _N859,
    input _N860,
    input _N861,
    input _N862,
    input _N863,
    input _N864,
    input _N865,
    input clk,
    output [3:0] state,
    output scl_padoen_o,
    output sda_padoen_o
);
    wire [3:0] N29;
    wire [7:0] N219;
    wire N272;
    wire N278;
    wire _N2346;
    wire _N2383;
    wire _N2385;
    wire _N2386;
    wire _N2391;
    wire _N2408;
    wire _N2409;
    wire _N2410;
    wire _N2411;
    wire _N2412;
    wire _N2413;
    wire _N2415;
    wire _N2452;
    wire _N2453;
    wire _N2454;
    wire _N2484;
    wire _N2486;
    wire _N3754;
    wire _N3757;
    wire _N3758;
    wire _N3759;
    wire _N3761;
    wire _N3763;
    wire _N3764;
    wire _N3766;
    wire _N3768;
    wire _N3856;
    wire _N4659;
    wire _N4672;
    wire _N4872;
    wire _N5822;
    wire _N5823;
    wire _N5824;
    wire _N5825;
    wire _N6585;
    wire _N6586;
    wire _N6590;
    wire _N6595;
    wire ack_in;
    wire [3:0] \byte_controller/N53 ;
    wire irxack;
    wire [3:0] next_state;
    wire read;
    wire stop;
    wire [7:0] txr;
    wire write;

    GTP_LUT2 /* N219_11 */ #(
            .INIT(4'b0010))
        N219_11 (
            .Z (_N4672),
            .I0 (state[0]),
            .I1 (state[1]));
	// LUT = I0&~I1 ;

    GTP_LUT4 /* N219_37_3 */ #(
            .INIT(16'b1101111111011001))
        N219_37_3 (
            .Z (_N2346),
            .I0 (state[1]),
            .I1 (state[3]),
            .I2 (state[0]),
            .I3 (state[2]));
	// LUT = (~I2&I3)|(~I0&~I1)|(I0&I1)|(I1&I2) ;

    GTP_LUT4 /* N219_74 */ #(
            .INIT(16'b1001010111101001))
        N219_74 (
            .Z (_N2383),
            .I0 (state[1]),
            .I1 (state[3]),
            .I2 (state[0]),
            .I3 (state[2]));
	// LUT = (I0&I1&~I3)|(I0&I2&~I3)|(I1&I2&~I3)|(~I0&~I1&~I2)|(~I0&~I2&I3)|(~I0&~I1&I3)|(I0&I1&I2) ;

    GTP_LUT5M /* \N219_75[1]  */ #(
            .INIT(32'b11111100101011001111110010101100))
        \N219_75[1]  (
            .Z (_N2385),
            .I0 (_N861),
            .I1 (i2c_slave_dev_addr[7]),
            .I2 (_N2346),
            .I3 (lut_index[9]),
            .I4 (lut_index[8]),
            .ID (_N846));

    GTP_LUT5M /* \N219_75[2]  */ #(
            .INIT(32'b11111100101011001111110010101100))
        \N219_75[2]  (
            .Z (_N2386),
            .I0 (_N862),
            .I1 (i2c_slave_dev_addr[7]),
            .I2 (_N2346),
            .I3 (lut_index[9]),
            .I4 (lut_index[8]),
            .ID (_N847));

    GTP_LUT5M /* \N219_75[7]  */ #(
            .INIT(32'b11111111101010101111111111100010))
        \N219_75[7]  (
            .Z (_N2391),
            .I0 (_N813),
            .I1 (_N2346),
            .I2 (_N817),
            .I3 (lut_index[9]),
            .I4 (lut_index[8]),
            .ID (_N811));

    GTP_LUT5 /* \N219_76[0]_2  */ #(
            .INIT(32'b11111111111111111111101011111100))
        \N219_76[0]_2  (
            .Z (_N3754),
            .I0 (_N852),
            .I1 (_N837),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2)|(I4)|(I1&~I3)|(I0&I3) ;

    GTP_LUT4 /* \N219_76[1]_1  */ #(
            .INIT(16'b1111111011110010))
        \N219_76[1]_1  (
            .Z (_N6585),
            .I0 (_N838),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N853));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_LUT4 /* \N219_76[2]_1  */ #(
            .INIT(16'b1111111011110010))
        \N219_76[2]_1  (
            .Z (_N6586),
            .I0 (_N839),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N854));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_LUT5 /* \N219_76[3]_2  */ #(
            .INIT(32'b11111111111111111111101011111100))
        \N219_76[3]_2  (
            .Z (_N3757),
            .I0 (_N855),
            .I1 (_N840),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2)|(I4)|(I1&~I3)|(I0&I3) ;

    GTP_LUT5 /* \N219_76[4]_2  */ #(
            .INIT(32'b11111111111111110000000111000100))
        \N219_76[4]_2  (
            .Z (_N4659),
            .I0 (state[2]),
            .I1 (state[1]),
            .I2 (state[0]),
            .I3 (state[3]),
            .I4 (lut_index[9]));
	// LUT = (I4)|(~I0&I1&~I3)|(I1&I2&~I3)|(~I0&~I1&~I2&I3) ;

    GTP_LUT5 /* \N219_76[4]_4  */ #(
            .INIT(32'b11111111111111111111101011111100))
        \N219_76[4]_4  (
            .Z (_N3758),
            .I0 (_N856),
            .I1 (_N841),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2)|(I4)|(I1&~I3)|(I0&I3) ;

    GTP_LUT5 /* \N219_76[5]_2  */ #(
            .INIT(32'b11111111111111111111101011111100))
        \N219_76[5]_2  (
            .Z (_N3759),
            .I0 (_N857),
            .I1 (_N842),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2)|(I4)|(I1&~I3)|(I0&I3) ;

    GTP_LUT4 /* \N219_76[6]_1  */ #(
            .INIT(16'b1111111011110010))
        \N219_76[6]_1  (
            .Z (_N6590),
            .I0 (_N843),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N858));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_LUT5 /* \N219_76[7]_2  */ #(
            .INIT(32'b11111111111111111111101011111100))
        \N219_76[7]_2  (
            .Z (_N3761),
            .I0 (_N859),
            .I1 (_N844),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2)|(I4)|(I1&~I3)|(I0&I3) ;

    GTP_LUT5 /* \N219_77[0]  */ #(
            .INIT(32'b00000000000000001111101011111100))
        \N219_77[0]  (
            .Z (_N3763),
            .I0 (_N827),
            .I1 (_N818),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2&~I4)|(I1&~I3&~I4)|(I0&I3&~I4) ;

    GTP_LUT5 /* \N219_77[3]_2  */ #(
            .INIT(32'b11111111111111111111101011111100))
        \N219_77[3]_2  (
            .Z (_N3764),
            .I0 (_N830),
            .I1 (_N821),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N2346));
	// LUT = (I2)|(I4)|(I1&~I3)|(I0&I3) ;

    GTP_LUT5 /* \N219_77[4]_2  */ #(
            .INIT(32'b11111111111111101111101011111110))
        \N219_77[4]_2  (
            .Z (_N3766),
            .I0 (_N2346),
            .I1 (_N822),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N831));
	// LUT = (I0)|(I2)|(I1&~I3)|(I3&I4) ;

    GTP_LUT5 /* \N219_77[5]_2  */ #(
            .INIT(32'b11111111111111101111101011111110))
        \N219_77[5]_2  (
            .Z (_N3768),
            .I0 (_N2346),
            .I1 (_N823),
            .I2 (lut_index[9]),
            .I3 (lut_index[8]),
            .I4 (_N831));
	// LUT = (I0)|(I2)|(I1&~I3)|(I3&I4) ;

    GTP_LUT4 /* \N219_77[6]_1  */ #(
            .INIT(16'b1111111011110010))
        \N219_77[6]_1  (
            .Z (_N6595),
            .I0 (_N824),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N833));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_MUX2LUT6 \N219_78[0]  (
            .Z (_N2408),
            .I0 (_N3763),
            .I1 (_N3754),
            .S (_N2383));

    GTP_LUT5 /* \N219_78[1]  */ #(
            .INIT(32'b11111111101011001111000010101100))
        \N219_78[1]  (
            .Z (_N2409),
            .I0 (_N6585),
            .I1 (N204[1]),
            .I2 (_N2383),
            .I3 (_N2346),
            .I4 (i2c_slave_dev_addr[7]));
	// LUT = (I0&I2)|(I2&I3)|(I3&I4)|(I1&~I2&~I3) ;

    GTP_LUT5 /* \N219_78[2]  */ #(
            .INIT(32'b11111111101011001111000010101100))
        \N219_78[2]  (
            .Z (_N2410),
            .I0 (_N6586),
            .I1 (N204[2]),
            .I2 (_N2383),
            .I3 (_N2346),
            .I4 (i2c_slave_dev_addr[7]));
	// LUT = (I0&I2)|(I2&I3)|(I3&I4)|(I1&~I2&~I3) ;

    GTP_MUX2LUT6 \N219_78[3]  (
            .Z (_N2411),
            .I0 (_N3764),
            .I1 (_N3757),
            .S (_N2383));

    GTP_MUX2LUT6 \N219_78[4]  (
            .Z (_N2412),
            .I0 (_N3766),
            .I1 (_N3758),
            .S (_N2383));

    GTP_MUX2LUT6 \N219_78[5]  (
            .Z (_N2413),
            .I0 (_N3768),
            .I1 (_N3759),
            .S (_N2383));

    GTP_LUT5M /* \N219_78[7]  */ #(
            .INIT(32'b11001111110010101100111111001010))
        \N219_78[7]  (
            .Z (_N2415),
            .I0 (_N813),
            .I1 (_N3761),
            .I2 (_N2383),
            .I3 (lut_index[9]),
            .I4 (lut_index[8]),
            .ID (_N811));

    GTP_LUT5M /* \N219_79[0]  */ #(
            .INIT(32'b11111100101011001111110010101100))
        \N219_79[0]  (
            .Z (N219[0]),
            .I0 (_N860),
            .I1 (_N2408),
            .I2 (_N4872),
            .I3 (_N4659),
            .I4 (lut_index[8]),
            .ID (_N845));

    GTP_MUX2LUT6 \N219_79[1]  (
            .Z (N219[1]),
            .I0 (_N2409),
            .I1 (_N2385),
            .S (_N4872));

    GTP_MUX2LUT6 \N219_79[2]  (
            .Z (N219[2]),
            .I0 (_N2410),
            .I1 (_N2386),
            .S (_N4872));

    GTP_LUT5M /* \N219_79[3]  */ #(
            .INIT(32'b11111100101011001111110010101100))
        \N219_79[3]  (
            .Z (N219[3]),
            .I0 (_N863),
            .I1 (_N2411),
            .I2 (_N4872),
            .I3 (_N4659),
            .I4 (lut_index[8]),
            .ID (_N848));

    GTP_LUT5M /* \N219_79[4]  */ #(
            .INIT(32'b11111100101011001111110010101100))
        \N219_79[4]  (
            .Z (N219[4]),
            .I0 (_N864),
            .I1 (_N2412),
            .I2 (_N4872),
            .I3 (_N4659),
            .I4 (lut_index[8]),
            .ID (_N849));

    GTP_LUT5M /* \N219_79[5]  */ #(
            .INIT(32'b11111100101011001111110010101100))
        \N219_79[5]  (
            .Z (N219[5]),
            .I0 (_N865),
            .I1 (_N2413),
            .I2 (_N4872),
            .I3 (_N4659),
            .I4 (lut_index[8]),
            .ID (_N850));

    GTP_LUT5M /* \N219_79[6]  */ #(
            .INIT(32'b10101010111111111111111111100100))
        \N219_79[6]  (
            .Z (N219[6]),
            .I0 (i2c_slave_dev_addr[7]),
            .I1 (_N6595),
            .I2 (_N6590),
            .I3 (_N2346),
            .I4 (_N4872),
            .ID (_N2383));

    GTP_MUX2LUT6 \N219_79[7]  (
            .Z (N219[7]),
            .I0 (_N2415),
            .I1 (_N2391),
            .S (_N4872));

    GTP_LUT5 /* N272 */ #(
            .INIT(32'b11001100110011101100110111011100))
        N272_vname (
            .Z (N272),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (state[0]),
            .I3 (state[3]),
            .I4 (state[2]));
    // defparam N272_vname.orig_name = N272;
	// LUT = (I1)|(~I0&I2&~I3&~I4)|(~I0&~I2&I3&~I4)|(I0&~I2&~I3&I4) ;

    GTP_LUT5 /* N278_2_4 */ #(
            .INIT(32'b11011110111011101100110111111110))
        N278_2_4 (
            .Z (N278),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (state[0]),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (I1)|(I0&~I3)|(I2&~I3&~I4)|(I0&~I2&I4)|(~I0&~I2&I3&~I4)|(~I0&I2&I3&I4) ;

    GTP_LUT4 /* N278_8 */ #(
            .INIT(16'b0100100000000100))
        N278_8 (
            .Z (_N4872),
            .I0 (state[1]),
            .I1 (state[3]),
            .I2 (state[0]),
            .I3 (state[2]));
	// LUT = (~I0&I1&~I2&~I3)|(I0&I1&~I2&I3)|(~I0&I1&I2&I3) ;

    GTP_DFF_C /* ack_in */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ack_in_vname (
            .Q (ack_in),
            .C (N24_0),
            .CLK (clk),
            .D (1'b1));
    // defparam ack_in_vname.orig_name = ack_in;
	// ../source/Camera/i2c_master/i2c_master_top.v:180

    i2c_master_byte_ctrl byte_controller (
            .N53 ({1'bz, 1'bz, 1'bz, \byte_controller/N53 [0] }),
            .\bit_controller/N254  ({1'bz, \byte_controller/bit_controller/N254 [0] }),
            .\bit_controller/N255  ({1'bz, \byte_controller/bit_controller/N255 [0] }),
            .din (txr),
            .ack_out (irxack),
            .cmd_ack (N29[0]),
            .scl_oen (scl_padoen_o),
            .sda_oen (sda_padoen_o),
            .ack_in (ack_in),
            .clk (clk),
            .nReset (N221),
            .read (read),
            .stop (stop),
            .write (write));
	// ../source/Camera/i2c_master/i2c_master_top.v:234

    GTP_LUT5 /* \next_state_15[0]  */ #(
            .INIT(32'b01010101011101110011001111111011))
        \next_state_15[0]  (
            .Z (_N2452),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (irxack),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (~I1&~I4)|(~I1&~I3)|(~I0&I4)|(I0&~I3&~I4)|(~I0&I2&~I3) ;

    GTP_LUT5 /* \next_state_15[1]  */ #(
            .INIT(32'b01000100111111110110011010101110))
        \next_state_15[1]  (
            .Z (_N2453),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (irxack),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (I0&~I3)|(~I3&I4)|(I0&~I1&~I4)|(~I0&I1&~I2)|(~I0&I1&I3) ;

    GTP_LUT5 /* \next_state_15[2]  */ #(
            .INIT(32'b10111011101010101000100001000000))
        \next_state_15[2]  (
            .Z (_N2454),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (irxack),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (I0&I4)|(~I1&I3&I4)|(I0&I1&I3)|(~I0&I1&I2&~I3&~I4) ;

    GTP_LUT5 /* \next_state_23[0]  */ #(
            .INIT(32'b00000000100010001100110011011000))
        \next_state_23[0]  (
            .Z (_N2484),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (N16[0]),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (I1&I3&~I4)|(I0&I1&~I3)|(~I0&I2&~I3&~I4) ;

    GTP_LUT5 /* \next_state_23[1]  */ #(
            .INIT(32'b00100010001010101010101000100010))
        \next_state_23[1]  (
            .Z (_N3856),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (irxack),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (I0&~I1)|(I0&I3&~I4)|(I0&~I2&~I3&I4) ;

    GTP_LUT4 /* \next_state_23[2]  */ #(
            .INIT(16'b0010111110001000))
        \next_state_23[2]  (
            .Z (_N2486),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (state[3]),
            .I3 (state[2]));
	// LUT = (~I2&I3)|(I0&I1&~I3)|(I0&~I1&I3) ;

    GTP_MUX2LUT6 \next_state_24[0]  (
            .Z (next_state[0]),
            .I0 (_N2484),
            .I1 (_N2452),
            .S (state[0]));

    GTP_MUX2LUT6 \next_state_24[1]  (
            .Z (next_state[1]),
            .I0 (_N3856),
            .I1 (_N2453),
            .S (state[0]));

    GTP_MUX2LUT6 \next_state_24[2]  (
            .Z (next_state[2]),
            .I0 (_N2486),
            .I1 (_N2454),
            .S (state[0]));

    GTP_LUT5 /* \next_state_24[3]  */ #(
            .INIT(32'b10111010110101010111111110001000))
        \next_state_24[3]  (
            .Z (next_state[3]),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (state[0]),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (~I0&I3&~I4)|(~I0&~I3&I4)|(I0&~I2&I3)|(~I1&I2&I3)|(I0&I3&I4)|(I0&I1&~I3&~I4)|(I0&I1&I2&~I3) ;

    GTP_DFF_C /* read */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_vname (
            .Q (read),
            .C (N24_0),
            .CLK (clk),
            .D (_N5825));
    // defparam read_vname.orig_name = read;
	// ../source/Camera/i2c_master/i2c_master_top.v:196

    GTP_LUT5 /* \read_ce_mux[0]  */ #(
            .INIT(32'b00110001001100000011000000110000))
        \read_ce_mux[0]  (
            .Z (_N5825),
            .I0 (state[2]),
            .I1 (N29[0]),
            .I2 (read),
            .I3 (state[3]),
            .I4 (_N4672));
	// LUT = (~I1&I2)|(~I0&~I1&I3&I4) ;

    GTP_DFF_C /* start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        start (
            .Q (\byte_controller/N53 [0] ),
            .C (N24_0),
            .CLK (clk),
            .D (_N5822));
	// ../source/Camera/i2c_master/i2c_master_top.v:162

    GTP_LUT3 /* \start_ce_mux[0]  */ #(
            .INIT(8'b01011100))
        \start_ce_mux[0]  (
            .Z (_N5822),
            .I0 (N29[0]),
            .I1 (\byte_controller/N53 [0] ),
            .I2 (N272));
	// LUT = (I1&~I2)|(~I0&I2) ;

    GTP_DFF_C /* \state[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \state[0]  (
            .Q (state[0]),
            .C (N24_0),
            .CLK (clk),
            .D (next_state[0]));
	// ../source/Camera/i2c_master/i2c_master_top.v:60

    GTP_DFF_C /* \state[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \state[1]  (
            .Q (state[1]),
            .C (N24_0),
            .CLK (clk),
            .D (next_state[1]));
	// ../source/Camera/i2c_master/i2c_master_top.v:60

    GTP_DFF_C /* \state[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \state[2]  (
            .Q (state[2]),
            .C (N24_0),
            .CLK (clk),
            .D (next_state[2]));
	// ../source/Camera/i2c_master/i2c_master_top.v:60

    GTP_DFF_C /* \state[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \state[3]  (
            .Q (state[3]),
            .C (N24_0),
            .CLK (clk),
            .D (next_state[3]));
	// ../source/Camera/i2c_master/i2c_master_top.v:60

    GTP_DFF_C /* stop */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        stop_vname (
            .Q (stop),
            .C (N24_0),
            .CLK (clk),
            .D (_N5823));
    // defparam stop_vname.orig_name = stop;
	// ../source/Camera/i2c_master/i2c_master_top.v:171

    GTP_LUT5 /* \stop_ce_mux[0]  */ #(
            .INIT(32'b00110000001100000011001000110000))
        \stop_ce_mux[0]  (
            .Z (_N5823),
            .I0 (state[1]),
            .I1 (N29[0]),
            .I2 (stop),
            .I3 (state[3]),
            .I4 (state[2]));
	// LUT = (~I1&I2)|(I0&~I1&I3&~I4) ;

    GTP_DFF_C /* \txr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[0]  (
            .Q (txr[0]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[0]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[1]  (
            .Q (txr[1]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[1]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[2]  (
            .Q (txr[2]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[2]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[3]  (
            .Q (txr[3]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[3]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[4]  (
            .Q (txr[4]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[4]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[5]  (
            .Q (txr[5]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[5]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[6]  (
            .Q (txr[6]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[6]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* \txr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \txr[7]  (
            .Q (txr[7]),
            .C (N24_0),
            .CLK (clk),
            .D (N219[7]));
	// ../source/Camera/i2c_master/i2c_master_top.v:214

    GTP_DFF_C /* write */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        write_vname (
            .Q (write),
            .C (N24_0),
            .CLK (clk),
            .D (_N5824));
    // defparam write_vname.orig_name = write;
	// ../source/Camera/i2c_master/i2c_master_top.v:187

    GTP_LUT3 /* \write_ce_mux[0]  */ #(
            .INIT(8'b01011100))
        \write_ce_mux[0]  (
            .Z (_N5824),
            .I0 (N29[0]),
            .I1 (write),
            .I2 (N278));
	// LUT = (I1&~I2)|(~I0&I2) ;


endmodule


module i2c_config
(
    input [7:0] \i2c_master_top_m0/N204 ,
    input [1:0] \i2c_master_top_m0/byte_controller/bit_controller/N254 ,
    input [1:0] \i2c_master_top_m0/byte_controller/bit_controller/N255 ,
    input N24_0,
    input N62,
    input _N811,
    input _N813,
    input _N817,
    input _N818,
    input _N821,
    input _N822,
    input _N823,
    input _N824,
    input _N827,
    input _N830,
    input _N831,
    input _N833,
    input _N837,
    input _N838,
    input _N839,
    input _N840,
    input _N841,
    input _N842,
    input _N843,
    input _N844,
    input _N845,
    input _N846,
    input _N847,
    input _N848,
    input _N849,
    input _N850,
    input _N852,
    input _N853,
    input _N854,
    input _N855,
    input _N856,
    input _N857,
    input _N858,
    input _N859,
    input _N860,
    input _N861,
    input _N862,
    input _N863,
    input _N864,
    input _N865,
    input clk,
    input \i2c_master_top_m0/N221 ,
    output [9:0] lut_index,
    output scl_padoen_o,
    output sda_padoen_o
);
    wire N67;
    wire [9:0] N77;
    wire N81;
    wire _N0;
    wire _N1;
    wire _N3;
    wire _N5;
    wire _N6;
    wire _N1130;
    wire _N1131;
    wire _N1132;
    wire _N1133;
    wire _N1134;
    wire _N1135;
    wire _N1136;
    wire _N1137;
    wire _N1138;
    wire _N5821;
    wire [3:0] \i2c_master_top_m0/N16 ;
    wire [3:0] \i2c_master_top_m0/state ;
    wire state_0;
    wire state_3;

    GTP_LUT5CARRY /* N25_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_1 (
            .COUT (_N1130),
            .Z (N77[0]),
            .CIN (),
            .I0 (lut_index[0]),
            .I1 (state_0),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_2 (
            .COUT (_N1131),
            .Z (N77[1]),
            .CIN (_N1130),
            .I0 (lut_index[0]),
            .I1 (state_0),
            .I2 (lut_index[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_3 (
            .COUT (_N1132),
            .Z (N77[2]),
            .CIN (_N1131),
            .I0 (),
            .I1 (lut_index[2]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_4 (
            .COUT (_N1133),
            .Z (N77[3]),
            .CIN (_N1132),
            .I0 (),
            .I1 (lut_index[3]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_5 (
            .COUT (_N1134),
            .Z (N77[4]),
            .CIN (_N1133),
            .I0 (),
            .I1 (lut_index[4]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_6 (
            .COUT (_N1135),
            .Z (N77[5]),
            .CIN (_N1134),
            .I0 (),
            .I1 (lut_index[5]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_7 (
            .COUT (_N1136),
            .Z (N77[6]),
            .CIN (_N1135),
            .I0 (),
            .I1 (lut_index[6]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_8 (
            .COUT (_N1137),
            .Z (N77[7]),
            .CIN (_N1136),
            .I0 (),
            .I1 (lut_index[7]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_9 (
            .COUT (_N1138),
            .Z (N77[8]),
            .CIN (_N1137),
            .I0 (),
            .I1 (lut_index[8]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5CARRY /* N25_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N25_10 (
            .COUT (),
            .Z (N77[9]),
            .CIN (_N1138),
            .I0 (),
            .I1 (lut_index[9]),
            .I2 (),
            .I3 (state_0),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Camera/i2c_master/i2c_config.v:87

    GTP_LUT5 /* N65_2 */ #(
            .INIT(32'b00000000000100000000000000000000))
        N65_2 (
            .Z (_N1),
            .I0 (\i2c_master_top_m0/state [1] ),
            .I1 (\i2c_master_top_m0/state [3] ),
            .I2 (_N0),
            .I3 (\i2c_master_top_m0/state [0] ),
            .I4 (\i2c_master_top_m0/state [2] ));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT2 /* N67_1 */ #(
            .INIT(4'b1110))
        N67_1 (
            .Z (_N6),
            .I0 (state_0),
            .I1 (_N1));
	// LUT = (I0)|(I1) ;

    GTP_LUT5 /* N67_7 */ #(
            .INIT(32'b11111111111111111111111111101111))
        N67_7 (
            .Z (N67),
            .I0 (state_0),
            .I1 (_N3),
            .I2 (_N0),
            .I3 (state_3),
            .I4 (_N1));
	// LUT = (~I2)|(I0)|(I1)|(I3)|(I4) ;

    GTP_LUT5 /* N81 */ #(
            .INIT(32'b00000000000100000000000011010000))
        N81_vname (
            .Z (N81),
            .I0 (_N811),
            .I1 (lut_index[8]),
            .I2 (_N3),
            .I3 (lut_index[9]),
            .I4 (_N813));
    // defparam N81_vname.orig_name = N81;
	// LUT = (I1&I2&~I3&~I4)|(~I0&~I1&I2&~I3) ;
	// ../source/Camera/i2c_master/i2c_config.v:63

    i2c_master_top i2c_master_top_m0 (
            .state ({\i2c_master_top_m0/state [3] , \i2c_master_top_m0/state [2] , \i2c_master_top_m0/state [1] , \i2c_master_top_m0/state [0] }),
            .N16 ({1'bz, 1'bz, 1'bz, \i2c_master_top_m0/N16 [0] }),
            .N204 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, \i2c_master_top_m0/N204 [2] , \i2c_master_top_m0/N204 [1] , 1'bz}),
            .\byte_controller/bit_controller/N254  ({1'bz, \i2c_master_top_m0/byte_controller/bit_controller/N254 [0] }),
            .\byte_controller/bit_controller/N255  ({1'bz, \i2c_master_top_m0/byte_controller/bit_controller/N255 [0] }),
            .i2c_slave_dev_addr ({N62, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .lut_index ({lut_index[9], lut_index[8], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .scl_padoen_o (scl_padoen_o),
            .sda_padoen_o (sda_padoen_o),
            .N24_0 (N24_0),
            .N221 (\i2c_master_top_m0/N221 ),
            ._N811 (_N811),
            ._N813 (_N813),
            ._N817 (_N817),
            ._N818 (_N818),
            ._N821 (_N821),
            ._N822 (_N822),
            ._N823 (_N823),
            ._N824 (_N824),
            ._N827 (_N827),
            ._N830 (_N830),
            ._N831 (_N831),
            ._N833 (_N833),
            ._N837 (_N837),
            ._N838 (_N838),
            ._N839 (_N839),
            ._N840 (_N840),
            ._N841 (_N841),
            ._N842 (_N842),
            ._N843 (_N843),
            ._N844 (_N844),
            ._N845 (_N845),
            ._N846 (_N846),
            ._N847 (_N847),
            ._N848 (_N848),
            ._N849 (_N849),
            ._N850 (_N850),
            ._N852 (_N852),
            ._N853 (_N853),
            ._N854 (_N854),
            ._N855 (_N855),
            ._N856 (_N856),
            ._N857 (_N857),
            ._N858 (_N858),
            ._N859 (_N859),
            ._N860 (_N860),
            ._N861 (_N861),
            ._N862 (_N862),
            ._N863 (_N863),
            ._N864 (_N864),
            ._N865 (_N865),
            .clk (clk));
	// ../source/Camera/i2c_master/i2c_config.v:103

    GTP_DFF /* i2c_write_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        i2c_write_req (
            .Q (\i2c_master_top_m0/N16 [0] ),
            .CLK (clk),
            .D (_N5821));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_LUT5 /* \i2c_write_req_ce_mux[0]  */ #(
            .INIT(32'b01110101001100001111000011110000))
        \i2c_write_req_ce_mux[0]  (
            .Z (_N5821),
            .I0 (N62),
            .I1 (_N1),
            .I2 (\i2c_master_top_m0/N16 [0] ),
            .I3 (_N3),
            .I4 (\i2c_master_top_m0/N221 ));
	// LUT = (I2&~I4)|(~I1&I2)|(~I0&I3&I4) ;

    GTP_DFF_CE /* \lut_index[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[0]  (
            .Q (lut_index[0]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[0]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[1]  (
            .Q (lut_index[1]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[1]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[2]  (
            .Q (lut_index[2]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[2]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[3]  (
            .Q (lut_index[3]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[3]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[4]  (
            .Q (lut_index[4]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[4]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[5]  (
            .Q (lut_index[5]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[5]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[6]  (
            .Q (lut_index[6]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[6]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[7]  (
            .Q (lut_index[7]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[7]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[8]  (
            .Q (lut_index[8]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[8]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* \lut_index[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \lut_index[9]  (
            .Q (lut_index[9]),
            .C (N24_0),
            .CE (_N6),
            .CLK (clk),
            .D (N77[9]));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N67),
            .CLK (clk),
            .D (1'b0),
            .P (N24_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1 (
            .Q (_N3),
            .C (N24_0),
            .CE (N67),
            .CLK (clk),
            .D (_N6));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2 (
            .Q (_N0),
            .C (N24_0),
            .CE (N67),
            .CLK (clk),
            .D (N81));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_LUT5M /* \state[2:0]_fsm[2:0]_6  */ #(
            .INIT(32'b11111111111000001111111111100000))
        \state[2:0]_fsm[2:0]_6  (
            .Z (_N5),
            .I0 (_N813),
            .I1 (lut_index[9]),
            .I2 (_N3),
            .I3 (state_3),
            .I4 (lut_index[8]),
            .ID (_N811));
	// ../source/Camera/i2c_master/i2c_config.v:54

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N24_0),
            .CE (N67),
            .CLK (clk),
            .D (_N5));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/Camera/i2c_master/i2c_config.v:54


endmodule


module lut_ov5640_rgb565_1024_768
(
    input [9:0] lut_index,
    output [31:0] lut_data,
    output _N811,
    output _N813,
    output _N817,
    output _N818,
    output _N821,
    output _N822,
    output _N823,
    output _N824,
    output _N827,
    output _N830,
    output _N831,
    output _N833,
    output _N837,
    output _N838,
    output _N839,
    output _N840,
    output _N841,
    output _N842,
    output _N843,
    output _N844,
    output _N845,
    output _N846,
    output _N847,
    output _N848,
    output _N849,
    output _N850,
    output _N852,
    output _N853,
    output _N854,
    output _N855,
    output _N856,
    output _N857,
    output _N858,
    output _N859,
    output _N860,
    output _N861,
    output _N862,
    output _N863,
    output _N864,
    output _N865
);
    wire _N819;
    wire _N820;
    wire _N828;
    wire _N829;

    GTP_LUT4 /* \lut_data_1[14]  */ #(
            .INIT(16'b1111111011110010))
        \lut_data_1[14]  (
            .Z (lut_data[31]),
            .I0 (_N811),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N813));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_LUT4 /* \lut_data_1[17]  */ #(
            .INIT(16'b1111111011110010))
        \lut_data_1[17]  (
            .Z (lut_data[17]),
            .I0 (_N819),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N828));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_LUT4 /* \lut_data_1[18]  */ #(
            .INIT(16'b1111111011110010))
        \lut_data_1[18]  (
            .Z (lut_data[18]),
            .I0 (_N820),
            .I1 (lut_index[8]),
            .I2 (lut_index[9]),
            .I3 (_N829));
	// LUT = (I2)|(I0&~I1)|(I1&I3) ;

    GTP_ROM256X1 /* lut_data_2_0 */ #(
            .INIT(256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000))
        lut_data_2_0 (
            .Z (_N811),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_2_1 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000))
        lut_data_2_1 (
            .Z (_N813),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_0 */ #(
            .INIT(256'b0000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000))
        lut_data_3_0_0 (
            .Z (_N817),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_1 */ #(
            .INIT(256'b0000010000001000000011000000000000000000000000000011111111111101111111111111111100000000000000000111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000100000010000000000000000000110000111111111100000100001001))
        lut_data_3_0_1 (
            .Z (_N818),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_2 */ #(
            .INIT(256'b0000000001101000111111110000000000000000000000000011111111111100000001111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000100000010000000000001111111111011100011111111111000000000))
        lut_data_3_0_2 (
            .Z (_N819),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_3 */ #(
            .INIT(256'b0010010001111000000011110000000000000000000001000000000000000001111110000000000011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000010001111111111111000111011100011111111111000000000))
        lut_data_3_0_3 (
            .Z (_N820),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_4 */ #(
            .INIT(256'b1110000110000000111100001111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111000000000001111111111110000111000000011100000000000000000000))
        lut_data_3_0_4 (
            .Z (_N821),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_5 */ #(
            .INIT(256'b1111111100000110111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101011110011111111111111111111011111111111111111111111111111))
        lut_data_3_0_5 (
            .Z (_N822),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_6 */ #(
            .INIT(256'b1111110100000110111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000011110011111111111111111111011111111111111111111111111111))
        lut_data_3_0_6 (
            .Z (_N823),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_0_7 */ #(
            .INIT(256'b0000001011111001000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000111100001100000000000000000000100000000000000000000000000000))
        lut_data_3_0_7 (
            .Z (_N824),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_1_1 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101000001000000000000011000000000000000000000))
        lut_data_3_1_1 (
            .Z (_N827),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_1_2 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100001101000111111111111110000000000000000000))
        lut_data_3_1_2 (
            .Z (_N828),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_1_3 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100001001111000000000000011110000000000000000000))
        lut_data_3_1_3 (
            .Z (_N829),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_1_4 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100110000000111111111100001111111111111111111))
        lut_data_3_1_4 (
            .Z (_N830),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_1_5 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000110111111111111111111111111111111111))
        lut_data_3_1_5 (
            .Z (_N831),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_3_1_7 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000011111001000000000000000000000000000000000))
        lut_data_3_1_7 (
            .Z (_N833),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_0 */ #(
            .INIT(256'b1111101000101100010110100010100011110000011110110000000000000000000000100000001010110001111110001000000011000000010000111101000100000000000000000000000000011111000101011011110010101100001101000000101000100000000000000001011001000010000000100000000110111001))
        lut_data_4_0_0 (
            .Z (_N837),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_1 */ #(
            .INIT(256'b0110001111001101010111001010101011111000000000001010001000000000000010000001101101000110100000000011001001000001101100000000001111010011101010110010101011000010101000010011010010000000111101001000100000101100000000000000011001001010110110001001111011111110))
        lut_data_4_0_1 (
            .Z (_N838),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_2 */ #(
            .INIT(256'b0110000000110010010100001000100000110100000000000011001000000000000010001101000110110000110100100001010100000101110001100011100110011110011100011101111011010010101101000001000000101101101110101000100000100010000110000010000000000000000000000000011000110000))
        lut_data_4_0_2 (
            .Z (_N839),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_3 */ #(
            .INIT(256'b0001000000000010000000100101010001011000000001100000010101000101000001001111111111111110010001010100000000000010010000011100000110100000000000000000000100100001110011100000100001110011001100000010000001101000000110101100000100000001010010011000010001110000))
        lut_data_4_0_3 (
            .Z (_N840),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_4 */ #(
            .INIT(256'b0000000000100010111101000100010001010000011000010000101010011001011001010101001110101011011010100100001000111010110101100000101100000000000000000000000000011110000000000000000000000000010010100101000001101000100110001010001100101010101010011001001011110001))
        lut_data_4_0_4 (
            .Z (_N841),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_5 */ #(
            .INIT(256'b0001101011100000000000100001000100010000011000100000100010001001000000001101000001001100011101000100000000111010010110100011001100111011111100101111111010100001000000000000000000000000100001011111100100100010000000000110000100010110000001010110101000110000))
        lut_data_4_0_5 (
            .Z (_N842),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_6 */ #(
            .INIT(256'b0101000000000100000001000101010000000000000010100000000000000011000100001101001001110000011110000000000000111011101011100000001111000100000011000000010001000000000000000000000000000000000000010000000101100010001000000000100101101100000001011010100000110100))
        lut_data_4_0_6 (
            .Z (_N843),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_7 */ #(
            .INIT(256'b0000001000000100000000000100000001000000000000000000000000000001000001000010000001111111100000000010000000110010000110000000001110000000000000000000000000000000000000000000000000000000000000000000100000100000000100001000000100000000000000000110100000110010))
        lut_data_4_0_7 (
            .Z (_N844),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_8 */ #(
            .INIT(256'b1010111010111000101001001101010101010101010101010101011010101011010101010101010101010101010101010010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010110101001000001100101010101010001101010110110111111011010010011001))
        lut_data_4_0_8 (
            .Z (_N845),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_9 */ #(
            .INIT(256'b0011010010111110001100101110011001100110000001100001101100110001100101100110011001100110011001100100110011001100110011001100110000110011001100110011001100110011001100110011001100110011001100101101011011000001001100110001010001010000001001101001100010011001))
        lut_data_4_0_9 (
            .Z (_N846),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_10 */ #(
            .INIT(256'b0011100111010101110010000111100001111000011001110110001111000010001000000111100001111000011110000111000011110000111100001111000011000011110000111100001111000011110000111100001111000011110000101001011011101000000000111100111000100100001110110100000011010000))
        lut_data_4_0_10 (
            .Z (_N847),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_11 */ #(
            .INIT(256'b0000000001100000000011010111111110000000000000001011110000000011110001111000000001111111100000000111111100000000111111110000000011111100000000111111110000000011111111000000001111111100000000101101011011000010001111000000000110110100000001000000000100100110))
        lut_data_4_0_11 (
            .Z (_N848),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_12 */ #(
            .INIT(256'b0001100010001000110000111000000000000000011000110000000000000010000000000000000010000000000000000111111111111111000000000000000011111111111111000000000000000011111111111111110000000000000000111110001000000001110000000000111111110000100000110001111011110000))
        lut_data_4_0_12 (
            .Z (_N849),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_0_13 */ #(
            .INIT(256'b1101100110000000000000000000000000000000000110110100000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111100000000000000000000000000000000000000000010000000000000000001111000001100100000000011111011000000))
        lut_data_4_0_13 (
            .Z (_N850),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_0 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101000000101100000000100010100010101001110000011))
        lut_data_4_1_0 (
            .Z (_N852),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_1 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101110010101101010100100111000010101001111000000))
        lut_data_4_1_1 (
            .Z (_N853),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_2 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000110110010000110100000001000100011110100000))
        lut_data_4_1_2 (
            .Z (_N854),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_3 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100100000000010001010100000100101000001011000000))
        lut_data_4_1_3 (
            .Z (_N855),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_4 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000010100010000010000001000100000001010000011))
        lut_data_4_1_4 (
            .Z (_N856),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_5 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000001100000100000101000100001000000010000011))
        lut_data_4_1_5 (
            .Z (_N857),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_6 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000100100010101001000101000000000000000))
        lut_data_4_1_6 (
            .Z (_N858),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_7 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101000000000100100000001000000100000001000000000))
        lut_data_4_1_7 (
            .Z (_N859),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_8 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100101010111000101010101001001101010101010101010))
        lut_data_4_1_8 (
            .Z (_N860),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_9 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100111010111110000111001100101110011001100110000))
        lut_data_4_1_9 (
            .Z (_N861),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_10 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100110111010101111100000010000111100001111000011))
        lut_data_4_1_10 (
            .Z (_N862),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_11 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000001100000001111110011010111111110000000000))
        lut_data_4_1_11 (
            .Z (_N863),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_12 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100010010001000110000000000111000000000000000011))
        lut_data_4_1_12 (
            .Z (_N864),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5

    GTP_ROM256X1 /* lut_data_4_1_13 */ #(
            .INIT(256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000110000000000000000000000000000000000000000))
        lut_data_4_1_13 (
            .Z (_N865),
            .I0 (lut_index[0]),
            .I1 (lut_index[1]),
            .I2 (lut_index[2]),
            .I3 (lut_index[3]),
            .I4 (lut_index[4]),
            .I5 (lut_index[5]),
            .I6 (lut_index[6]),
            .I7 (lut_index[7]));
	// ../source/Camera/lut_ov5640_rgb565_1024_768.v:5


endmodule


module ax_debounce
(
    input N15_0,
    input button_in,
    input clk,
    output button_negedge
);
    wire DFF1;
    wire DFF2;
    wire N29;
    wire N59;
    wire N62;
    wire [31:0] N64;
    wire N65;
    wire _N880;
    wire _N881;
    wire _N882;
    wire _N883;
    wire _N884;
    wire _N885;
    wire _N886;
    wire _N887;
    wire _N888;
    wire _N889;
    wire _N890;
    wire _N891;
    wire _N892;
    wire _N893;
    wire _N894;
    wire _N895;
    wire _N896;
    wire _N897;
    wire _N898;
    wire _N899;
    wire _N900;
    wire _N901;
    wire _N902;
    wire _N903;
    wire _N904;
    wire _N905;
    wire _N906;
    wire _N907;
    wire _N908;
    wire _N909;
    wire _N910;
    wire _N5810;
    wire _N6340;
    wire _N6341;
    wire _N6342;
    wire _N6344;
    wire _N6346;
    wire _N6349;
    wire _N6350;
    wire _N6351;
    wire button_out;
    wire button_out_d0;
    wire [31:0] q_reg;

    GTP_DFF_C /* DFF1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        DFF1_vname (
            .Q (DFF1),
            .C (N15_0),
            .CLK (clk),
            .D (button_in));
    // defparam DFF1_vname.orig_name = DFF1;
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_C /* DFF2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        DFF2_vname (
            .Q (DFF2),
            .C (N15_0),
            .CLK (clk),
            .D (DFF1));
    // defparam DFF2_vname.orig_name = DFF2;
	// ../source/Peripheral/ax_debounce.v:44

    GTP_LUT5CARRY /* N8_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_1 (
            .COUT (_N880),
            .Z (N64[0]),
            .CIN (),
            .I0 (q_reg[0]),
            .I1 (N62),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_2 (
            .COUT (_N881),
            .Z (N64[1]),
            .CIN (_N880),
            .I0 (q_reg[0]),
            .I1 (N62),
            .I2 (q_reg[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_3 (
            .COUT (_N882),
            .Z (N64[2]),
            .CIN (_N881),
            .I0 (),
            .I1 (q_reg[2]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_4 (
            .COUT (_N883),
            .Z (N64[3]),
            .CIN (_N882),
            .I0 (),
            .I1 (q_reg[3]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_5 (
            .COUT (_N884),
            .Z (N64[4]),
            .CIN (_N883),
            .I0 (),
            .I1 (q_reg[4]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_6 (
            .COUT (_N885),
            .Z (N64[5]),
            .CIN (_N884),
            .I0 (),
            .I1 (q_reg[5]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_7 (
            .COUT (_N886),
            .Z (N64[6]),
            .CIN (_N885),
            .I0 (),
            .I1 (q_reg[6]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_8 (
            .COUT (_N887),
            .Z (N64[7]),
            .CIN (_N886),
            .I0 (),
            .I1 (q_reg[7]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_9 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_9 (
            .COUT (_N888),
            .Z (N64[8]),
            .CIN (_N887),
            .I0 (),
            .I1 (q_reg[8]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_10 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_10 (
            .COUT (_N889),
            .Z (N64[9]),
            .CIN (_N888),
            .I0 (),
            .I1 (q_reg[9]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_11 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_11 (
            .COUT (_N890),
            .Z (N64[10]),
            .CIN (_N889),
            .I0 (),
            .I1 (q_reg[10]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_12 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_12 (
            .COUT (_N891),
            .Z (N64[11]),
            .CIN (_N890),
            .I0 (),
            .I1 (q_reg[11]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_13 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_13 (
            .COUT (_N892),
            .Z (N64[12]),
            .CIN (_N891),
            .I0 (),
            .I1 (q_reg[12]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_14 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_14 (
            .COUT (_N893),
            .Z (N64[13]),
            .CIN (_N892),
            .I0 (),
            .I1 (q_reg[13]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_15 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_15 (
            .COUT (_N894),
            .Z (N64[14]),
            .CIN (_N893),
            .I0 (),
            .I1 (q_reg[14]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_16 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_16 (
            .COUT (_N895),
            .Z (N64[15]),
            .CIN (_N894),
            .I0 (),
            .I1 (q_reg[15]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_17 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_17 (
            .COUT (_N896),
            .Z (N64[16]),
            .CIN (_N895),
            .I0 (),
            .I1 (q_reg[16]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_18 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_18 (
            .COUT (_N897),
            .Z (N64[17]),
            .CIN (_N896),
            .I0 (),
            .I1 (q_reg[17]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_19 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_19 (
            .COUT (_N898),
            .Z (N64[18]),
            .CIN (_N897),
            .I0 (),
            .I1 (q_reg[18]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_20 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_20 (
            .COUT (_N899),
            .Z (N64[19]),
            .CIN (_N898),
            .I0 (),
            .I1 (q_reg[19]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_21 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_21 (
            .COUT (_N900),
            .Z (N64[20]),
            .CIN (_N899),
            .I0 (),
            .I1 (q_reg[20]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_22 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_22 (
            .COUT (_N901),
            .Z (N64[21]),
            .CIN (_N900),
            .I0 (),
            .I1 (q_reg[21]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_23 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_23 (
            .COUT (_N902),
            .Z (N64[22]),
            .CIN (_N901),
            .I0 (),
            .I1 (q_reg[22]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_24 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_24 (
            .COUT (_N903),
            .Z (N64[23]),
            .CIN (_N902),
            .I0 (),
            .I1 (q_reg[23]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_25 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_25 (
            .COUT (_N904),
            .Z (N64[24]),
            .CIN (_N903),
            .I0 (),
            .I1 (q_reg[24]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_26 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_26 (
            .COUT (_N905),
            .Z (N64[25]),
            .CIN (_N904),
            .I0 (),
            .I1 (q_reg[25]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_27 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_27 (
            .COUT (_N906),
            .Z (N64[26]),
            .CIN (_N905),
            .I0 (),
            .I1 (q_reg[26]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_28 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_28 (
            .COUT (_N907),
            .Z (N64[27]),
            .CIN (_N906),
            .I0 (),
            .I1 (q_reg[27]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_29 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_29 (
            .COUT (_N908),
            .Z (N64[28]),
            .CIN (_N907),
            .I0 (),
            .I1 (q_reg[28]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_30 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_30 (
            .COUT (_N909),
            .Z (N64[29]),
            .CIN (_N908),
            .I0 (),
            .I1 (q_reg[29]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_31 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_31 (
            .COUT (_N910),
            .Z (N64[30]),
            .CIN (_N909),
            .I0 (),
            .I1 (q_reg[30]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT5CARRY /* N8_32 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N8_32 (
            .COUT (),
            .Z (N64[31]),
            .CIN (_N910),
            .I0 (),
            .I1 (q_reg[31]),
            .I2 (),
            .I3 (N62),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/ax_debounce.v:37

    GTP_LUT2 /* N29 */ #(
            .INIT(4'b0010))
        N29_vname (
            .Z (N29),
            .I0 (button_out_d0),
            .I1 (button_out));
    // defparam N29_vname.orig_name = N29;
	// LUT = I0&~I1 ;
	// ../source/Peripheral/ax_debounce.v:83

    GTP_LUT4 /* N58_18 */ #(
            .INIT(16'b0000000000000001))
        N58_18 (
            .Z (_N6340),
            .I0 (q_reg[2]),
            .I1 (q_reg[1]),
            .I2 (q_reg[0]),
            .I3 (q_reg[3]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N58_19 */ #(
            .INIT(16'b0000000000000001))
        N58_19 (
            .Z (_N6341),
            .I0 (q_reg[7]),
            .I1 (q_reg[5]),
            .I2 (q_reg[4]),
            .I3 (q_reg[8]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N58_20 */ #(
            .INIT(16'b0000000000000001))
        N58_20 (
            .Z (_N6342),
            .I0 (q_reg[12]),
            .I1 (q_reg[11]),
            .I2 (q_reg[10]),
            .I3 (q_reg[13]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N58_22 */ #(
            .INIT(16'b0000000000000001))
        N58_22 (
            .Z (_N6344),
            .I0 (q_reg[25]),
            .I1 (q_reg[24]),
            .I2 (q_reg[23]),
            .I3 (q_reg[26]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N58_24 */ #(
            .INIT(16'b0010000000000000))
        N58_24 (
            .Z (_N6346),
            .I0 (q_reg[6]),
            .I1 (q_reg[31]),
            .I2 (q_reg[14]),
            .I3 (q_reg[9]));
	// LUT = I0&~I1&I2&I3 ;

    GTP_LUT5 /* N58_27 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N58_27 (
            .Z (_N6349),
            .I0 (q_reg[22]),
            .I1 (q_reg[21]),
            .I2 (q_reg[15]),
            .I3 (q_reg[20]),
            .I4 (_N6342));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N58_28 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N58_28 (
            .Z (_N6350),
            .I0 (q_reg[30]),
            .I1 (q_reg[29]),
            .I2 (q_reg[27]),
            .I3 (q_reg[28]),
            .I4 (_N6344));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N58_29 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N58_29 (
            .Z (_N6351),
            .I0 (q_reg[19]),
            .I1 (q_reg[18]),
            .I2 (q_reg[16]),
            .I3 (q_reg[17]),
            .I4 (_N6346));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N58_32 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N58_32 (
            .Z (N59),
            .I0 (_N6350),
            .I1 (_N6349),
            .I2 (_N6340),
            .I3 (_N6341),
            .I4 (_N6351));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT3 /* N61inv */ #(
            .INIT(8'b01101111))
        N61inv (
            .Z (N65),
            .I0 (DFF2),
            .I1 (DFF1),
            .I2 (N59));
	// LUT = (~I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N62 */ #(
            .INIT(8'b00001001))
        N62_vname (
            .Z (N62),
            .I0 (DFF2),
            .I1 (DFF1),
            .I2 (N59));
    // defparam N62_vname.orig_name = N62;
	// LUT = (~I0&~I1&~I2)|(I0&I1&~I2) ;
	// ../source/Peripheral/ax_debounce.v:36

    GTP_DFF_C /* button_negedge */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        button_negedge_vname (
            .Q (button_negedge),
            .C (N15_0),
            .CLK (clk),
            .D (N29));
    // defparam button_negedge_vname.orig_name = button_negedge;
	// ../source/Peripheral/ax_debounce.v:71

    GTP_DFF_P /* button_out */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        button_out_vname (
            .Q (button_out),
            .CLK (clk),
            .D (_N5810),
            .P (N15_0));
    // defparam button_out_vname.orig_name = button_out;
	// ../source/Peripheral/ax_debounce.v:61

    GTP_LUT3 /* \button_out_ce_mux[0]  */ #(
            .INIT(8'b11001010))
        \button_out_ce_mux[0]  (
            .Z (_N5810),
            .I0 (button_out),
            .I1 (DFF2),
            .I2 (N59));
	// LUT = (I0&~I2)|(I1&I2) ;

    GTP_DFF_P /* button_out_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        button_out_d0_vname (
            .Q (button_out_d0),
            .CLK (clk),
            .D (button_out),
            .P (N15_0));
    // defparam button_out_d0_vname.orig_name = button_out_d0;
	// ../source/Peripheral/ax_debounce.v:71

    GTP_DFF_CE /* \q_reg[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[0]  (
            .Q (q_reg[0]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[0]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[1]  (
            .Q (q_reg[1]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[1]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[2]  (
            .Q (q_reg[2]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[2]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[3]  (
            .Q (q_reg[3]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[3]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[4]  (
            .Q (q_reg[4]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[4]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[5]  (
            .Q (q_reg[5]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[5]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[6]  (
            .Q (q_reg[6]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[6]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[7]  (
            .Q (q_reg[7]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[7]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[8]  (
            .Q (q_reg[8]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[8]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[9]  (
            .Q (q_reg[9]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[9]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[10]  (
            .Q (q_reg[10]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[10]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[11]  (
            .Q (q_reg[11]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[11]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[12]  (
            .Q (q_reg[12]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[12]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[13]  (
            .Q (q_reg[13]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[13]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[14]  (
            .Q (q_reg[14]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[14]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[15]  (
            .Q (q_reg[15]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[15]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[16]  (
            .Q (q_reg[16]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[16]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[17]  (
            .Q (q_reg[17]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[17]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[18]  (
            .Q (q_reg[18]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[18]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[19]  (
            .Q (q_reg[19]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[19]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[20]  (
            .Q (q_reg[20]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[20]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[21]  (
            .Q (q_reg[21]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[21]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[22]  (
            .Q (q_reg[22]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[22]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[23]  (
            .Q (q_reg[23]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[23]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[24]  (
            .Q (q_reg[24]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[24]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[25]  (
            .Q (q_reg[25]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[25]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[26]  (
            .Q (q_reg[26]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[26]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[27]  (
            .Q (q_reg[27]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[27]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[28]  (
            .Q (q_reg[28]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[28]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[29]  (
            .Q (q_reg[29]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[29]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[30]  (
            .Q (q_reg[30]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[30]));
	// ../source/Peripheral/ax_debounce.v:44

    GTP_DFF_CE /* \q_reg[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \q_reg[31]  (
            .Q (q_reg[31]),
            .C (N15_0),
            .CE (N65),
            .CLK (clk),
            .D (N64[31]));
	// ../source/Peripheral/ax_debounce.v:44


endmodule


module pt_read
(
    input [7:0] sd_sec_read_data,
    input N15_0,
    input N354,
    input clk,
    input find,
    input \sd_card_weight_inst/sd_card_top_m0/block_read_valid ,
    input \sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 ,
    input sd_init_done,
    input sd_sec_read_end,
    output [31:0] sd_sec_read_addr,
    output [3:0] state_code,
    output sd_sec_read
);
    wire N35;
    wire N357;
    wire [9:0] N358;
    wire N359;
    wire N362;
    wire N375;
    wire N414;
    wire N420;
    wire [31:0] N433;
    wire N436;
    wire [3:0] N445;
    wire N451;
    wire N475;
    wire _N2;
    wire _N4;
    wire _N9;
    wire _N1445;
    wire _N1446;
    wire _N1447;
    wire _N1448;
    wire _N1449;
    wire _N1450;
    wire _N1451;
    wire _N1452;
    wire _N1453;
    wire _N1454;
    wire _N1455;
    wire _N1456;
    wire _N1457;
    wire _N1458;
    wire _N1459;
    wire _N1460;
    wire _N1461;
    wire _N1462;
    wire _N1463;
    wire _N1464;
    wire _N1465;
    wire _N1466;
    wire _N1467;
    wire _N1468;
    wire _N1469;
    wire _N1470;
    wire _N1471;
    wire _N1472;
    wire _N1473;
    wire _N1474;
    wire _N1475;
    wire _N1581;
    wire _N1582;
    wire _N1583;
    wire _N1584;
    wire _N1585;
    wire _N1586;
    wire _N1587;
    wire _N1588;
    wire _N1589;
    wire _N4956;
    wire _N4975;
    wire _N4980;
    wire _N5811;
    wire _N5812;
    wire _N5813;
    wire _N6288;
    wire _N6290;
    wire _N6292;
    wire _N6294;
    wire _N6297;
    wire _N6298;
    wire _N6299;
    wire _N6300;
    wire _N6303;
    wire _N6315;
    wire found;
    wire [7:0] header_0;
    wire [7:0] header_1;
    wire [9:0] rd_cnt;
    wire state_1;
    wire state_2;
    wire [31:0] width;

    GTP_LUT5CARRY /* N18_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_1 (
            .COUT (_N1581),
            .Z (N358[0]),
            .CIN (),
            .I0 (rd_cnt[0]),
            .I1 (N35),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_2 (
            .COUT (_N1582),
            .Z (N358[1]),
            .CIN (_N1581),
            .I0 (rd_cnt[0]),
            .I1 (N35),
            .I2 (rd_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_3 (
            .COUT (_N1583),
            .Z (N358[2]),
            .CIN (_N1582),
            .I0 (),
            .I1 (rd_cnt[2]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_4 (
            .COUT (_N1584),
            .Z (N358[3]),
            .CIN (_N1583),
            .I0 (),
            .I1 (rd_cnt[3]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_5 (
            .COUT (_N1585),
            .Z (N358[4]),
            .CIN (_N1584),
            .I0 (),
            .I1 (rd_cnt[4]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_6 (
            .COUT (_N1586),
            .Z (N358[5]),
            .CIN (_N1585),
            .I0 (),
            .I1 (rd_cnt[5]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_7 (
            .COUT (_N1587),
            .Z (N358[6]),
            .CIN (_N1586),
            .I0 (),
            .I1 (rd_cnt[6]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_8 (
            .COUT (_N1588),
            .Z (N358[7]),
            .CIN (_N1587),
            .I0 (),
            .I1 (rd_cnt[7]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_9 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_9 (
            .COUT (_N1589),
            .Z (N358[8]),
            .CIN (_N1588),
            .I0 (),
            .I1 (rd_cnt[8]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT5CARRY /* N18_10 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N18_10 (
            .COUT (),
            .Z (N358[9]),
            .CIN (_N1589),
            .I0 (),
            .I1 (rd_cnt[9]),
            .I2 (),
            .I3 (N35),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/pt_read.v:52

    GTP_LUT3 /* N35_3 */ #(
            .INIT(8'b10000000))
        N35_3 (
            .Z (N35),
            .I0 (state_1),
            .I1 (\sd_card_weight_inst/sd_card_top_m0/block_read_valid ),
            .I2 (\sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 ));
	// LUT = I0&I1&I2 ;

    GTP_LUT1 /* N244 */ #(
            .INIT(2'b01))
        N244 (
            .Z (_N9),
            .I0 (sd_init_done));
	// LUT = ~I0 ;

    GTP_LUT4 /* N357_1 */ #(
            .INIT(16'b1111110111011101))
        N357_1 (
            .Z (N357),
            .I0 (state_1),
            .I1 (sd_sec_read_end),
            .I2 (\sd_card_weight_inst/sd_card_top_m0/block_read_valid ),
            .I3 (\sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6 ));
	// LUT = (~I0)|(I1)|(I2&I3) ;

    GTP_LUT4 /* N359 */ #(
            .INIT(16'b0000000100000000))
        N359_vname (
            .Z (N359),
            .I0 (rd_cnt[0]),
            .I1 (rd_cnt[4]),
            .I2 (rd_cnt[1]),
            .I3 (_N4956));
    // defparam N359_vname.orig_name = N359;
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N359_8 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N359_8 (
            .Z (_N6315),
            .I0 (rd_cnt[8]),
            .I1 (rd_cnt[7]),
            .I2 (rd_cnt[3]),
            .I3 (rd_cnt[6]),
            .I4 (rd_cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N362 */ #(
            .INIT(16'b0000001000000000))
        N362_vname (
            .Z (N362),
            .I0 (rd_cnt[0]),
            .I1 (rd_cnt[4]),
            .I2 (rd_cnt[1]),
            .I3 (_N4956));
    // defparam N362_vname.orig_name = N362;
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT4 /* N362_3 */ #(
            .INIT(16'b0000001000000000))
        N362_3 (
            .Z (_N4956),
            .I0 (N35),
            .I1 (rd_cnt[5]),
            .I2 (rd_cnt[2]),
            .I3 (_N6315));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT3 /* N375_3 */ #(
            .INIT(8'b00001000))
        N375_3 (
            .Z (_N4975),
            .I0 (rd_cnt[4]),
            .I1 (rd_cnt[1]),
            .I2 (rd_cnt[0]));
	// LUT = I0&I1&~I2 ;

    GTP_LUT5 /* N375_5 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N375_5 (
            .Z (_N4980),
            .I0 (N35),
            .I1 (rd_cnt[5]),
            .I2 (N354),
            .I3 (rd_cnt[2]),
            .I4 (_N6315));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT4 /* N375_57 */ #(
            .INIT(16'b0000000000000001))
        N375_57 (
            .Z (_N6288),
            .I0 (width[2]),
            .I1 (width[1]),
            .I2 (width[0]),
            .I3 (width[3]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N375_59 */ #(
            .INIT(16'b0000000000000001))
        N375_59 (
            .Z (_N6290),
            .I0 (width[8]),
            .I1 (width[12]),
            .I2 (width[11]),
            .I3 (width[9]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N375_61 */ #(
            .INIT(16'b0000000000000001))
        N375_61 (
            .Z (_N6292),
            .I0 (header_0[4]),
            .I1 (header_0[3]),
            .I2 (header_0[2]),
            .I3 (header_0[5]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N375_63 */ #(
            .INIT(16'b0000000010000000))
        N375_63 (
            .Z (_N6294),
            .I0 (header_1[0]),
            .I1 (header_0[6]),
            .I2 (header_0[1]),
            .I3 (header_1[7]));
	// LUT = I0&I1&I2&~I3 ;

    GTP_LUT5 /* N375_66 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N375_66 (
            .Z (_N6297),
            .I0 (width[7]),
            .I1 (width[6]),
            .I2 (width[4]),
            .I3 (width[5]),
            .I4 (_N6288));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N375_67 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N375_67 (
            .Z (_N6298),
            .I0 (width[15]),
            .I1 (width[14]),
            .I2 (header_0[0]),
            .I3 (width[13]),
            .I4 (_N6290));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N375_68 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N375_68 (
            .Z (_N6299),
            .I0 (header_1[5]),
            .I1 (header_1[4]),
            .I2 (header_0[7]),
            .I3 (header_1[1]),
            .I4 (_N6292));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N375_69 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N375_69 (
            .Z (_N6300),
            .I0 (width[10]),
            .I1 (header_1[6]),
            .I2 (header_1[2]),
            .I3 (header_1[3]),
            .I4 (_N6294));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N375_72 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N375_72 (
            .Z (_N6303),
            .I0 (_N6297),
            .I1 (_N4975),
            .I2 (rd_cnt[2]),
            .I3 (rd_cnt[5]),
            .I4 (_N6300));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N375_74 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N375_74 (
            .Z (N375),
            .I0 (_N6299),
            .I1 (_N6298),
            .I2 (N35),
            .I3 (_N6315),
            .I4 (_N6303));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5M /* N420_3_4 */ #(
            .INIT(32'b11101111111011111100111111011111))
        N420_3_4 (
            .Z (N420),
            .I0 (find),
            .I1 (N414),
            .I2 (sd_init_done),
            .I3 (state_2),
            .I4 (N445[0]),
            .ID (state_1));

    GTP_LUT5CARRY /* N433_5_1 */ #(
            .INIT(32'b00100010001000100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_1 (
            .COUT (_N1445),
            .Z (N433[0]),
            .CIN (),
            .I0 (sd_sec_read_addr[0]),
            .I1 (N445[0]),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (I0 & ~I1) ;
	// CARRY = I4 ;

    GTP_LUT5CARRY /* N433_5_2 */ #(
            .INIT(32'b00110000001100001100000011000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_2 (
            .COUT (_N1446),
            .Z (N433[1]),
            .CIN (_N1445),
            .I0 (sd_sec_read_addr[0]),
            .I1 (N445[0]),
            .I2 (sd_sec_read_addr[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I1 & I2) ;
	// CARRY = (I1 & I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_3 */ #(
            .INIT(32'b00000000010110100000000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_3 (
            .COUT (_N1447),
            .Z (N433[2]),
            .CIN (_N1446),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[2]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[2]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (~I0 & I2 & ~I3) ;
	// CARRY = (I2 & ~I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_4 */ #(
            .INIT(32'b11110000101001011111000000001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_4 (
            .COUT (_N1448),
            .Z (N433[3]),
            .CIN (_N1447),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[3]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & ~I3) | (I2 & I3) | (I0 & I2) ;
	// CARRY = (~I2 & ~I3) | (I2 & I3) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_5 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_5 (
            .COUT (_N1449),
            .Z (N433[4]),
            .CIN (_N1448),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[4]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[4]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_6 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_6 (
            .COUT (_N1450),
            .Z (N433[5]),
            .CIN (_N1449),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[5]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[5]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_7 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_7 (
            .COUT (_N1451),
            .Z (N433[6]),
            .CIN (_N1450),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[6]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[6]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_8 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_8 (
            .COUT (_N1452),
            .Z (N433[7]),
            .CIN (_N1451),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[7]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[7]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_9 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_9 (
            .COUT (_N1453),
            .Z (N433[8]),
            .CIN (_N1452),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[8]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[8]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_10 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_10 (
            .COUT (_N1454),
            .Z (N433[9]),
            .CIN (_N1453),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[9]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[9]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_11 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_11 (
            .COUT (_N1455),
            .Z (N433[10]),
            .CIN (_N1454),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[10]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[10]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_12 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_12 (
            .COUT (_N1456),
            .Z (N433[11]),
            .CIN (_N1455),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[11]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[11]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_13 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_13 (
            .COUT (_N1457),
            .Z (N433[12]),
            .CIN (_N1456),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[12]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[12]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_14 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_14 (
            .COUT (_N1458),
            .Z (N433[13]),
            .CIN (_N1457),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[13]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[13]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_15 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_15 (
            .COUT (_N1459),
            .Z (N433[14]),
            .CIN (_N1458),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[14]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[14]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_16 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_16 (
            .COUT (_N1460),
            .Z (N433[15]),
            .CIN (_N1459),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[15]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[15]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_17 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_17 (
            .COUT (_N1461),
            .Z (N433[16]),
            .CIN (_N1460),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[16]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[16]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_18 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_18 (
            .COUT (_N1462),
            .Z (N433[17]),
            .CIN (_N1461),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[17]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[17]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_19 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_19 (
            .COUT (_N1463),
            .Z (N433[18]),
            .CIN (_N1462),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[18]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[18]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_20 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_20 (
            .COUT (_N1464),
            .Z (N433[19]),
            .CIN (_N1463),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[19]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[19]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_21 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_21 (
            .COUT (_N1465),
            .Z (N433[20]),
            .CIN (_N1464),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[20]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[20]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_22 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_22 (
            .COUT (_N1466),
            .Z (N433[21]),
            .CIN (_N1465),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[21]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[21]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_23 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_23 (
            .COUT (_N1467),
            .Z (N433[22]),
            .CIN (_N1466),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[22]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[22]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_24 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_24 (
            .COUT (_N1468),
            .Z (N433[23]),
            .CIN (_N1467),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[23]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[23]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_25 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_25 (
            .COUT (_N1469),
            .Z (N433[24]),
            .CIN (_N1468),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[24]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[24]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_26 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_26 (
            .COUT (_N1470),
            .Z (N433[25]),
            .CIN (_N1469),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[25]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[25]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_27 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_27 (
            .COUT (_N1471),
            .Z (N433[26]),
            .CIN (_N1470),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[26]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[26]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_28 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_28 (
            .COUT (_N1472),
            .Z (N433[27]),
            .CIN (_N1471),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[27]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[27]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_29 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_29 (
            .COUT (_N1473),
            .Z (N433[28]),
            .CIN (_N1472),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[28]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[28]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_30 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_30 (
            .COUT (_N1474),
            .Z (N433[29]),
            .CIN (_N1473),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[29]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[29]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_31 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_31 (
            .COUT (_N1475),
            .Z (N433[30]),
            .CIN (_N1474),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[30]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[30]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5CARRY /* N433_5_32 */ #(
            .INIT(32'b11110000010110101111000011110000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N433_5_32 (
            .COUT (),
            .Z (N433[31]),
            .CIN (_N1475),
            .I0 (),
            .I1 (),
            .I2 (sd_sec_read_addr[31]),
            .I3 (N445[0]),
            .I4 (sd_sec_read_addr[31]),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I2 & I3) | (~I0 & I2) ;
	// CARRY = (I2) ? CIN : I4 ;

    GTP_LUT5 /* N436 */ #(
            .INIT(32'b10101010101010100000100000000000))
        N436_vname (
            .Z (N436),
            .I0 (sd_init_done),
            .I1 (state_1),
            .I2 (found),
            .I3 (sd_sec_read_end),
            .I4 (N445[0]));
    // defparam N436_vname.orig_name = N436;
	// LUT = (I0&I4)|(I0&I1&~I2&I3) ;

    GTP_LUT4 /* N451 */ #(
            .INIT(16'b0100000000000000))
        N451_vname (
            .Z (N451),
            .I0 (rd_cnt[0]),
            .I1 (rd_cnt[4]),
            .I2 (rd_cnt[1]),
            .I3 (_N4980));
    // defparam N451_vname.orig_name = N451;
	// LUT = ~I0&I1&I2&I3 ;

    GTP_LUT4 /* N475_2 */ #(
            .INIT(16'b1000000000000000))
        N475_2 (
            .Z (N475),
            .I0 (rd_cnt[0]),
            .I1 (rd_cnt[4]),
            .I2 (rd_cnt[1]),
            .I3 (_N4980));
	// LUT = I0&I1&I2&I3 ;

    GTP_DFF_C /* found */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        found_vname (
            .Q (found),
            .C (N15_0),
            .CLK (clk),
            .D (_N5811));
    // defparam found_vname.orig_name = found;
	// ../source/Peripheral/pt_read.v:60

    GTP_LUT3 /* \found_ce_mux[0]  */ #(
            .INIT(8'b11111000))
        \found_ce_mux[0]  (
            .Z (_N5811),
            .I0 (state_1),
            .I1 (found),
            .I2 (N375));
	// LUT = (I2)|(I0&I1) ;

    GTP_DFF_CE /* \header_0[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[0]  (
            .Q (header_0[0]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[0]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[1]  (
            .Q (header_0[1]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[1]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[2]  (
            .Q (header_0[2]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[2]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[3]  (
            .Q (header_0[3]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[3]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[4]  (
            .Q (header_0[4]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[4]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[5]  (
            .Q (header_0[5]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[5]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[6]  (
            .Q (header_0[6]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[6]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_0[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_0[7]  (
            .Q (header_0[7]),
            .C (N15_0),
            .CE (N359),
            .CLK (clk),
            .D (sd_sec_read_data[7]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[0]  (
            .Q (header_1[0]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[0]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[1]  (
            .Q (header_1[1]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[1]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[2]  (
            .Q (header_1[2]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[2]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[3]  (
            .Q (header_1[3]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[3]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[4]  (
            .Q (header_1[4]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[4]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[5]  (
            .Q (header_1[5]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[5]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[6]  (
            .Q (header_1[6]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[6]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \header_1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \header_1[7]  (
            .Q (header_1[7]),
            .C (N15_0),
            .CE (N362),
            .CLK (clk),
            .D (sd_sec_read_data[7]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_CE /* \rd_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[0]  (
            .Q (rd_cnt[0]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[0]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[1]  (
            .Q (rd_cnt[1]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[1]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[2]  (
            .Q (rd_cnt[2]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[2]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[3]  (
            .Q (rd_cnt[3]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[3]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[4]  (
            .Q (rd_cnt[4]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[4]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[5]  (
            .Q (rd_cnt[5]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[5]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[6]  (
            .Q (rd_cnt[6]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[6]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[7]  (
            .Q (rd_cnt[7]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[7]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[8]  (
            .Q (rd_cnt[8]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[8]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_CE /* \rd_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_cnt[9]  (
            .Q (rd_cnt[9]),
            .C (N15_0),
            .CE (N357),
            .CLK (clk),
            .D (N358[9]));
	// ../source/Peripheral/pt_read.v:47

    GTP_DFF_C /* sd_sec_read */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        sd_sec_read_vname (
            .Q (sd_sec_read),
            .C (N15_0),
            .CLK (clk),
            .D (_N5812));
    // defparam sd_sec_read_vname.orig_name = sd_sec_read;
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[0]  (
            .Q (sd_sec_read_addr[0]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[0]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[1]  (
            .Q (sd_sec_read_addr[1]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[1]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[2]  (
            .Q (sd_sec_read_addr[2]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[2]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[3]  (
            .Q (sd_sec_read_addr[3]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[3]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[4]  (
            .Q (sd_sec_read_addr[4]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[4]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[5]  (
            .Q (sd_sec_read_addr[5]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[5]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[6]  (
            .Q (sd_sec_read_addr[6]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[6]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[7]  (
            .Q (sd_sec_read_addr[7]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[7]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_PE /* \sd_sec_read_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sd_sec_read_addr[8]  (
            .Q (sd_sec_read_addr[8]),
            .CE (N436),
            .CLK (clk),
            .D (N433[8]),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[9]  (
            .Q (sd_sec_read_addr[9]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[9]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_PE /* \sd_sec_read_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sd_sec_read_addr[10]  (
            .Q (sd_sec_read_addr[10]),
            .CE (N436),
            .CLK (clk),
            .D (N433[10]),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_PE /* \sd_sec_read_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sd_sec_read_addr[11]  (
            .Q (sd_sec_read_addr[11]),
            .CE (N436),
            .CLK (clk),
            .D (N433[11]),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_PE /* \sd_sec_read_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sd_sec_read_addr[12]  (
            .Q (sd_sec_read_addr[12]),
            .CE (N436),
            .CLK (clk),
            .D (N433[12]),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_PE /* \sd_sec_read_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sd_sec_read_addr[13]  (
            .Q (sd_sec_read_addr[13]),
            .CE (N436),
            .CLK (clk),
            .D (N433[13]),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_PE /* \sd_sec_read_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \sd_sec_read_addr[14]  (
            .Q (sd_sec_read_addr[14]),
            .CE (N436),
            .CLK (clk),
            .D (N433[14]),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[15]  (
            .Q (sd_sec_read_addr[15]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[15]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[16]  (
            .Q (sd_sec_read_addr[16]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[16]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[17]  (
            .Q (sd_sec_read_addr[17]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[17]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[18]  (
            .Q (sd_sec_read_addr[18]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[18]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[19]  (
            .Q (sd_sec_read_addr[19]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[19]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[20]  (
            .Q (sd_sec_read_addr[20]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[20]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[21]  (
            .Q (sd_sec_read_addr[21]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[21]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[22]  (
            .Q (sd_sec_read_addr[22]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[22]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[23]  (
            .Q (sd_sec_read_addr[23]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[23]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[24]  (
            .Q (sd_sec_read_addr[24]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[24]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[25]  (
            .Q (sd_sec_read_addr[25]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[25]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[26]  (
            .Q (sd_sec_read_addr[26]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[26]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[27]  (
            .Q (sd_sec_read_addr[27]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[27]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[28]  (
            .Q (sd_sec_read_addr[28]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[28]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[29]  (
            .Q (sd_sec_read_addr[29]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[29]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[30]  (
            .Q (sd_sec_read_addr[30]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[30]));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* \sd_sec_read_addr[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sd_sec_read_addr[31]  (
            .Q (sd_sec_read_addr[31]),
            .C (N15_0),
            .CE (N436),
            .CLK (clk),
            .D (N433[31]));
	// ../source/Peripheral/pt_read.v:149

    GTP_LUT5 /* \sd_sec_read_ce_mux[0]  */ #(
            .INIT(32'b01111111001000101111111100000000))
        \sd_sec_read_ce_mux[0]  (
            .Z (_N5812),
            .I0 (state_1),
            .I1 (sd_sec_read_end),
            .I2 (found),
            .I3 (sd_sec_read),
            .I4 (sd_init_done));
	// LUT = (I3&~I4)|(~I2&I3)|(~I0&I3)|(I0&~I1&I4) ;

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0 (
            .Q (N445[0]),
            .CE (N420),
            .CLK (clk),
            .D (_N9),
            .P (N15_0));
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CE (N420),
            .CLK (clk),
            .D (_N2));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Peripheral/pt_read.v:149

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CE (N420),
            .CLK (clk),
            .D (_N4));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Peripheral/pt_read.v:149

    GTP_LUT3 /* \state[3:0]_fsm[3:0]_2  */ #(
            .INIT(8'b10000000))
        \state[3:0]_fsm[3:0]_2  (
            .Z (_N2),
            .I0 (sd_init_done),
            .I1 (find),
            .I2 (N445[0]));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* \state[3:0]_fsm[3:0]_4  */ #(
            .INIT(16'b1000000000000000))
        \state[3:0]_fsm[3:0]_4  (
            .Z (_N4),
            .I0 (state_1),
            .I1 (sd_sec_read_end),
            .I2 (found),
            .I3 (sd_init_done));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT3 /* \state[3:0]_fsm[3:0]_6  */ #(
            .INIT(8'b10000000))
        \state[3:0]_fsm[3:0]_6  (
            .Z (N414),
            .I0 (sd_sec_read_end),
            .I1 (found),
            .I2 (state_1));
	// LUT = I0&I1&I2 ;

    GTP_DFF_C /* \state_code[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \state_code[0]  (
            .Q (state_code[0]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5813));
	// ../source/Peripheral/pt_read.v:149

    GTP_LUT4 /* \state_code[0]_ce_mux[0]  */ #(
            .INIT(16'b1111101001110000))
        \state_code[0]_ce_mux[0]  (
            .Z (_N5813),
            .I0 (sd_init_done),
            .I1 (state_1),
            .I2 (state_code[0]),
            .I3 (N445[0]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I3) ;

    GTP_DFF_E /* \width[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[0]  (
            .Q (width[0]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[0]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[1]  (
            .Q (width[1]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[1]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[2]  (
            .Q (width[2]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[2]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[3]  (
            .Q (width[3]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[3]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[4]  (
            .Q (width[4]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[4]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[5]  (
            .Q (width[5]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[5]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[6]  (
            .Q (width[6]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[6]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[7]  (
            .Q (width[7]),
            .CE (N451),
            .CLK (clk),
            .D (sd_sec_read_data[7]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[8]  (
            .Q (width[8]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[0]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[9]  (
            .Q (width[9]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[1]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[10]  (
            .Q (width[10]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[2]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[11]  (
            .Q (width[11]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[3]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[12]  (
            .Q (width[12]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[4]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[13]  (
            .Q (width[13]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[5]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[14]  (
            .Q (width[14]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[6]));
	// ../source/Peripheral/pt_read.v:60

    GTP_DFF_E /* \width[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \width[15]  (
            .Q (width[15]),
            .CE (N475),
            .CLK (clk),
            .D (sd_sec_read_data[7]));
	// ../source/Peripheral/pt_read.v:60


endmodule


module sd_card_cmd
(
    input [47:0] cmd,
    input [7:0] cmd_r1,
    input [15:0] spi_clk_div,
    input [7:0] spi_data_out,
    input N15_0,
    input N77,
    input block_read_req,
    input cmd_req,
    input spi_wr_ack,
    input sys_clk,
    output [15:0] clk_div,
    output [7:0] \sd_card_weight_inst/sd_sec_read_data ,
    output [7:0] spi_data_in,
    output block_read_valid,
    output cmd_req_error,
    output nt_sd_ncs,
    output spi_wr_req,
    output state_8,
    output state_17
);
    wire [15:0] N36;
    wire N67;
    wire N71;
    wire N122;
    wire N182;
    wire N290;
    wire N344;
    wire N359;
    wire N359_inv;
    wire N387;
    wire N393;
    wire N410;
    wire N412;
    wire N413;
    wire N414;
    wire [15:0] N417;
    wire N418;
    wire N425;
    wire N427;
    wire N430;
    wire [7:0] N431;
    wire N432;
    wire N436;
    wire N441;
    wire N448;
    wire N454;
    wire [9:0] N461;
    wire N462;
    wire N470;
    wire N475;
    wire N476;
    wire N489;
    wire N497;
    wire N498;
    wire N499;
    wire N500_inv_1;
    wire _N0;
    wire _N3;
    wire _N7;
    wire _N9;
    wire _N12;
    wire _N16;
    wire _N21;
    wire _N23;
    wire _N25;
    wire _N27;
    wire _N32;
    wire _N33;
    wire _N34;
    wire _N1403;
    wire _N1404;
    wire _N1405;
    wire _N1406;
    wire _N1407;
    wire _N1408;
    wire _N1409;
    wire _N1410;
    wire _N1411;
    wire _N1412;
    wire _N1413;
    wire _N1414;
    wire _N1415;
    wire _N1416;
    wire _N1417;
    wire _N1420;
    wire _N1421;
    wire _N1422;
    wire _N1423;
    wire _N1424;
    wire _N1425;
    wire _N1426;
    wire _N1427;
    wire _N1428;
    wire _N2854;
    wire _N2855;
    wire _N2856;
    wire _N2857;
    wire _N2858;
    wire _N2859;
    wire _N2860;
    wire _N2861;
    wire _N2868;
    wire _N2870;
    wire _N2871;
    wire _N2872;
    wire _N2873;
    wire _N2874;
    wire _N2875;
    wire _N2877;
    wire _N2888;
    wire _N2908;
    wire _N2909;
    wire _N2910;
    wire _N2911;
    wire _N2912;
    wire _N2913;
    wire _N2914;
    wire _N2915;
    wire _N2916;
    wire _N2917;
    wire _N2924;
    wire _N2925;
    wire _N2926;
    wire _N2927;
    wire _N2928;
    wire _N2929;
    wire _N2930;
    wire _N2931;
    wire _N2932;
    wire _N2933;
    wire _N2934;
    wire _N2935;
    wire _N2936;
    wire _N2937;
    wire _N2938;
    wire _N2939;
    wire _N2979;
    wire _N2983_inv;
    wire _N3784;
    wire _N3795;
    wire _N3801;
    wire _N3802;
    wire _N3803;
    wire _N3816;
    wire _N4752;
    wire _N4753;
    wire _N4762;
    wire _N4763;
    wire _N4826;
    wire _N4853;
    wire _N4855;
    wire _N4863;
    wire _N4887_inv;
    wire _N4899;
    wire _N4924;
    wire _N5573;
    wire _N5814;
    wire _N5815;
    wire _N5816;
    wire _N5883;
    wire _N5912;
    wire _N5913;
    wire _N5915;
    wire _N5916;
    wire _N5958;
    wire _N5959;
    wire _N5962;
    wire _N5964;
    wire _N5970;
    wire _N5971;
    wire _N5976;
    wire _N6051;
    wire _N6063;
    wire _N6064;
    wire _N6089;
    wire _N6229;
    wire _N6362;
    wire _N6363;
    wire _N6373;
    wire _N6375;
    wire _N6376;
    wire _N6377;
    wire _N6378;
    wire _N6381;
    wire _N6395;
    wire _N6436;
    wire _N6504;
    wire _N6575;
    wire _N6576;
    wire _N6578;
    wire _N6580;
    wire _N6582;
    wire _N6609;
    wire _N6614;
    wire _N6616;
    wire _N6661;
    wire [15:0] byte_cnt;
    wire [8:0] \sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co ;
    wire [16:0] \sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co ;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_10;
    wire state_12;
    wire state_13;
    wire state_14;
    wire state_15;
    wire state_16;
    wire [9:0] wr_data_cnt;

    GTP_DFF_P /* CS_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        CS_reg (
            .Q (nt_sd_ncs),
            .CLK (sys_clk),
            .D (_N5814),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_LUT5 /* \CS_reg_ce_mux[0]  */ #(
            .INIT(32'b11111100111111000000000011111110))
        \CS_reg_ce_mux[0]  (
            .Z (_N5814),
            .I0 (N387),
            .I1 (state_0),
            .I2 (nt_sd_ncs),
            .I3 (state_4),
            .I4 (spi_wr_ack));
	// LUT = (I1&~I3)|(I2&~I3)|(I1&I4)|(I2&I4)|(I0&~I3&~I4) ;

    GTP_LUT5CARRY /* N36_1 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_1 (
            .COUT (_N1403),
            .Z (N36[0]),
            .CIN (),
            .I0 (N476),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_2 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_2 (
            .COUT (_N1404),
            .Z (N36[1]),
            .CIN (_N1403),
            .I0 (N476),
            .I1 (byte_cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_3 (
            .COUT (_N1405),
            .Z (N36[2]),
            .CIN (_N1404),
            .I0 (),
            .I1 (byte_cnt[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_4 (
            .COUT (_N1406),
            .Z (N36[3]),
            .CIN (_N1405),
            .I0 (),
            .I1 (byte_cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_5 (
            .COUT (_N1407),
            .Z (N36[4]),
            .CIN (_N1406),
            .I0 (),
            .I1 (byte_cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_6 (
            .COUT (_N1408),
            .Z (N36[5]),
            .CIN (_N1407),
            .I0 (),
            .I1 (byte_cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_7 (
            .COUT (_N1409),
            .Z (N36[6]),
            .CIN (_N1408),
            .I0 (),
            .I1 (byte_cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_8 (
            .COUT (_N1410),
            .Z (N36[7]),
            .CIN (_N1409),
            .I0 (),
            .I1 (byte_cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_9 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_9 (
            .COUT (_N1411),
            .Z (N36[8]),
            .CIN (_N1410),
            .I0 (),
            .I1 (byte_cnt[8]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_10 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_10 (
            .COUT (_N1412),
            .Z (N36[9]),
            .CIN (_N1411),
            .I0 (),
            .I1 (byte_cnt[9]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_11 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_11 (
            .COUT (_N1413),
            .Z (N36[10]),
            .CIN (_N1412),
            .I0 (),
            .I1 (byte_cnt[10]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_12 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_12 (
            .COUT (_N1414),
            .Z (N36[11]),
            .CIN (_N1413),
            .I0 (),
            .I1 (byte_cnt[11]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_13 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_13 (
            .COUT (_N1415),
            .Z (N36[12]),
            .CIN (_N1414),
            .I0 (),
            .I1 (byte_cnt[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_14 (
            .COUT (_N1416),
            .Z (N36[13]),
            .CIN (_N1415),
            .I0 (),
            .I1 (byte_cnt[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_15 (
            .COUT (_N1417),
            .Z (N36[14]),
            .CIN (_N1416),
            .I0 (),
            .I1 (byte_cnt[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* N36_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N36_16 (
            .COUT (),
            .Z (N36[15]),
            .CIN (_N1417),
            .I0 (),
            .I1 (byte_cnt[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:90

    GTP_LUT5CARRY /* \N67.eq_0  */ #(
            .INIT(32'b00001001000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N67.eq_0  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co [0] ),
            .Z (),
            .CIN (),
            .I0 (spi_data_out[0]),
            .I1 (cmd_r1[0]),
            .I2 (spi_data_out[1]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2) | (I0 & I1 & ~I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:125

    GTP_LUT5CARRY /* \N67.eq_1  */ #(
            .INIT(32'b00000000000000000000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N67.eq_1  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co [2] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co [0] ),
            .I0 (spi_data_out[2]),
            .I1 (),
            .I2 (spi_data_out[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:125

    GTP_LUT5CARRY /* \N67.eq_2  */ #(
            .INIT(32'b00000000000000000000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N67.eq_2  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co [4] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co [2] ),
            .I0 (spi_data_out[4]),
            .I1 (),
            .I2 (spi_data_out[5]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:125

    GTP_LUT5CARRY /* \N67.eq_3  */ #(
            .INIT(32'b00000000000000000000010100000101), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N67.eq_3  (
            .COUT (N67),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N67.co [4] ),
            .I0 (spi_data_out[6]),
            .I1 (),
            .I2 (spi_data_out[7]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I2) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:125

    GTP_LUT3 /* N71_1 */ #(
            .INIT(8'b11110001))
        N71_1 (
            .Z (N71),
            .I0 (N67),
            .I1 (spi_data_out[7]),
            .I2 (N344));
	// LUT = (I2)|(~I0&~I1) ;

    GTP_LUT5M /* \N112_3[0]  */ #(
            .INIT(32'b11100010111000101111001111100010))
        \N112_3[0]  (
            .Z (_N2854),
            .I0 (cmd[8]),
            .I1 (N498),
            .I2 (cmd[16]),
            .I3 (cmd[7]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[1]  */ #(
            .INIT(32'b11101110001000101111111000110010))
        \N112_3[1]  (
            .Z (_N2855),
            .I0 (cmd[9]),
            .I1 (N498),
            .I2 (cmd[1]),
            .I3 (cmd[17]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[2]  */ #(
            .INIT(32'b11100010111000101111001111100010))
        \N112_3[2]  (
            .Z (_N2856),
            .I0 (cmd[10]),
            .I1 (N498),
            .I2 (cmd[18]),
            .I3 (cmd[7]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[3]  */ #(
            .INIT(32'b11101110001000101111111000110010))
        \N112_3[3]  (
            .Z (_N2857),
            .I0 (cmd[11]),
            .I1 (N498),
            .I2 (cmd[6]),
            .I3 (cmd[19]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[4]  */ #(
            .INIT(32'b11101110001000101111111000110010))
        \N112_3[4]  (
            .Z (_N2858),
            .I0 (cmd[12]),
            .I1 (N498),
            .I2 (cmd[4]),
            .I3 (cmd[20]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[5]  */ #(
            .INIT(32'b11101110001000101111111000110010))
        \N112_3[5]  (
            .Z (_N2859),
            .I0 (cmd[13]),
            .I1 (N498),
            .I2 (cmd[6]),
            .I3 (cmd[21]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[6]  */ #(
            .INIT(32'b11101110001000101111111000110010))
        \N112_3[6]  (
            .Z (_N2860),
            .I0 (cmd[14]),
            .I1 (N498),
            .I2 (cmd[6]),
            .I3 (cmd[22]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_LUT5M /* \N112_3[7]  */ #(
            .INIT(32'b11100010111000101111001111100010))
        \N112_3[7]  (
            .Z (_N2861),
            .I0 (cmd[15]),
            .I1 (N498),
            .I2 (cmd[23]),
            .I3 (cmd[7]),
            .I4 (N499),
            .ID (N500_inv_1));

    GTP_MUX2LUT6 \N112_4[6]  (
            .Z (_N2868),
            .I0 (_N2860),
            .I1 (_N6661),
            .S (N497));

    GTP_LUT1 /* \N112_4[6]_1  */ #(
            .INIT(2'b10))
        \N112_4[6]_1  (
            .Z (_N6661),
            .I0 (cmd[30]));
	// LUT = I0 ;

    GTP_MUX2LUT6 \N112_5[0]  (
            .Z (_N2870),
            .I0 (_N6576),
            .I1 (_N2854),
            .S (_N6575));

    GTP_LUT5 /* \N112_5[0]_1  */ #(
            .INIT(32'b11111110111111011111111111111111))
        \N112_5[0]_1  (
            .Z (_N6575),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = (~I4)|(I1)|(I2)|(~I0&~I3)|(I0&I3) ;

    GTP_LUT4 /* \N112_5[0]_2  */ #(
            .INIT(16'b1101100011110000))
        \N112_5[0]_2  (
            .Z (_N6576),
            .I0 (_N6609),
            .I1 (cmd[32]),
            .I2 (cmd[24]),
            .I3 (_N4763));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;

    GTP_MUX2LUT6 \N112_5[1]  (
            .Z (_N2871),
            .I0 (_N6578),
            .I1 (_N2855),
            .S (_N6575));

    GTP_LUT4 /* \N112_5[1]_2  */ #(
            .INIT(16'b1101100011110000))
        \N112_5[1]_2  (
            .Z (_N6578),
            .I0 (_N6609),
            .I1 (cmd[33]),
            .I2 (cmd[25]),
            .I3 (_N4763));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;

    GTP_MUX2LUT6 \N112_5[2]  (
            .Z (_N2872),
            .I0 (_N6580),
            .I1 (_N2856),
            .S (_N6575));

    GTP_LUT4 /* \N112_5[2]_2  */ #(
            .INIT(16'b1101100011110000))
        \N112_5[2]_2  (
            .Z (_N6580),
            .I0 (_N6609),
            .I1 (cmd[34]),
            .I2 (cmd[26]),
            .I3 (_N4763));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;

    GTP_MUX2LUT6 \N112_5[3]  (
            .Z (_N2873),
            .I0 (_N6582),
            .I1 (_N2857),
            .S (_N6575));

    GTP_LUT4 /* \N112_5[3]_2  */ #(
            .INIT(16'b1101100011110000))
        \N112_5[3]_2  (
            .Z (_N6582),
            .I0 (_N6609),
            .I1 (cmd[35]),
            .I2 (cmd[27]),
            .I3 (_N4763));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;

    GTP_LUT5M /* \N112_5[4]  */ #(
            .INIT(32'b11101010001010101110101000101010))
        \N112_5[4]  (
            .Z (_N2874),
            .I0 (cmd[28]),
            .I1 (_N4763),
            .I2 (_N6609),
            .I3 (cmd[36]),
            .I4 (N497),
            .ID (_N2858));

    GTP_MUX2LUT6 \N112_5[5]  (
            .Z (_N2875),
            .I0 (_N6614),
            .I1 (_N2859),
            .S (_N6575));

    GTP_LUT4 /* \N112_5[5]_2  */ #(
            .INIT(16'b1101100011110000))
        \N112_5[5]_2  (
            .Z (_N6614),
            .I0 (_N6609),
            .I1 (cmd[37]),
            .I2 (cmd[29]),
            .I3 (_N4763));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;

    GTP_MUX2LUT6 \N112_5[7]  (
            .Z (_N2877),
            .I0 (_N6616),
            .I1 (_N2861),
            .S (_N6575));

    GTP_LUT4 /* \N112_5[7]_2  */ #(
            .INIT(16'b1101100011110000))
        \N112_5[7]_2  (
            .Z (_N6616),
            .I0 (_N6609),
            .I1 (cmd[39]),
            .I2 (cmd[31]),
            .I3 (_N4763));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;

    GTP_LUT5CARRY /* \N122.eq_0  */ #(
            .INIT(32'b10100000101000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_0  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [0] ),
            .Z (),
            .CIN (),
            .I0 (N476),
            .I1 (),
            .I2 (byte_cnt[1]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I0 & I2) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_1  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_1  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [2] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [0] ),
            .I0 (byte_cnt[2]),
            .I1 (N77),
            .I2 (byte_cnt[3]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_2  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_2  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [4] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [2] ),
            .I0 (byte_cnt[4]),
            .I1 (N77),
            .I2 (byte_cnt[5]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_3  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_3  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [6] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [4] ),
            .I0 (byte_cnt[6]),
            .I1 (N77),
            .I2 (byte_cnt[7]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_4  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_4  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [8] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [6] ),
            .I0 (byte_cnt[8]),
            .I1 (N77),
            .I2 (byte_cnt[9]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_5  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_5  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [10] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [8] ),
            .I0 (byte_cnt[10]),
            .I1 (N77),
            .I2 (byte_cnt[11]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_6  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_6  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [12] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [10] ),
            .I0 (byte_cnt[12]),
            .I1 (N77),
            .I2 (byte_cnt[13]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT5CARRY /* \N122.eq_7  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N122.eq_7  (
            .COUT (N122),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/sd_card_cmd_m0/N122.co [12] ),
            .I0 (byte_cnt[14]),
            .I1 (N77),
            .I2 (byte_cnt[15]),
            .I3 (N77),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:165

    GTP_LUT3 /* N141_8 */ #(
            .INIT(8'b00100000))
        N141_8 (
            .Z (_N6373),
            .I0 (spi_data_out[2]),
            .I1 (spi_data_out[0]),
            .I2 (spi_wr_ack));
	// LUT = I0&~I1&I2 ;

    GTP_LUT5CARRY /* N177_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_1 (
            .COUT (_N1420),
            .Z (N461[0]),
            .CIN (),
            .I0 (wr_data_cnt[0]),
            .I1 (state_1),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_2 (
            .COUT (_N1421),
            .Z (N461[1]),
            .CIN (_N1420),
            .I0 (wr_data_cnt[0]),
            .I1 (state_1),
            .I2 (wr_data_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_3 (
            .COUT (_N1422),
            .Z (N461[2]),
            .CIN (_N1421),
            .I0 (),
            .I1 (wr_data_cnt[2]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_4 (
            .COUT (_N1423),
            .Z (N461[3]),
            .CIN (_N1422),
            .I0 (),
            .I1 (wr_data_cnt[3]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_5 (
            .COUT (_N1424),
            .Z (N461[4]),
            .CIN (_N1423),
            .I0 (),
            .I1 (wr_data_cnt[4]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_6 (
            .COUT (_N1425),
            .Z (N461[5]),
            .CIN (_N1424),
            .I0 (),
            .I1 (wr_data_cnt[5]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_7 (
            .COUT (_N1426),
            .Z (N461[6]),
            .CIN (_N1425),
            .I0 (),
            .I1 (wr_data_cnt[6]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_8 (
            .COUT (_N1427),
            .Z (N461[7]),
            .CIN (_N1426),
            .I0 (),
            .I1 (wr_data_cnt[7]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_9 (
            .COUT (_N1428),
            .Z (N461[8]),
            .CIN (_N1427),
            .I0 (),
            .I1 (wr_data_cnt[8]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT5CARRY /* N177_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N177_10 (
            .COUT (),
            .Z (N461[9]),
            .CIN (_N1428),
            .I0 (),
            .I1 (wr_data_cnt[9]),
            .I2 (),
            .I3 (state_1),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:218

    GTP_LUT4 /* N182_7 */ #(
            .INIT(16'b1000000000000000))
        N182_7 (
            .Z (_N6089),
            .I0 (spi_data_out[7]),
            .I1 (spi_data_out[6]),
            .I2 (spi_data_out[5]),
            .I3 (spi_data_out[1]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT3 /* N182_8 */ #(
            .INIT(8'b10000000))
        N182_8 (
            .Z (_N4899),
            .I0 (spi_data_out[4]),
            .I1 (spi_data_out[3]),
            .I2 (_N6089));
	// LUT = I0&I1&I2 ;

    GTP_LUT2 /* N182_14 */ #(
            .INIT(4'b0001))
        N182_14 (
            .Z (_N5964),
            .I0 (wr_data_cnt[0]),
            .I1 (wr_data_cnt[1]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N182_20 */ #(
            .INIT(16'b0000000000000001))
        N182_20 (
            .Z (_N5970),
            .I0 (wr_data_cnt[4]),
            .I1 (wr_data_cnt[3]),
            .I2 (wr_data_cnt[2]),
            .I3 (wr_data_cnt[5]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N182_21 */ #(
            .INIT(16'b0000000100000000))
        N182_21 (
            .Z (_N5971),
            .I0 (wr_data_cnt[8]),
            .I1 (wr_data_cnt[7]),
            .I2 (wr_data_cnt[6]),
            .I3 (wr_data_cnt[9]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N182_23 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N182_23 (
            .Z (N182),
            .I0 (_N5970),
            .I1 (spi_wr_ack),
            .I2 (wr_data_cnt[0]),
            .I3 (wr_data_cnt[1]),
            .I4 (_N5971));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N255_2_3 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N255_2_3 (
            .Z (_N6436),
            .I0 (N387),
            .I1 (state_6),
            .I2 (_N16),
            .I3 (state_4),
            .I4 (state_1));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N344_23 */ #(
            .INIT(16'b1000000000000000))
        N344_23 (
            .Z (_N5912),
            .I0 (byte_cnt[12]),
            .I1 (byte_cnt[11]),
            .I2 (byte_cnt[10]),
            .I3 (byte_cnt[8]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N344_24 */ #(
            .INIT(16'b1000000000000000))
        N344_24 (
            .Z (_N5913),
            .I0 (byte_cnt[15]),
            .I1 (byte_cnt[14]),
            .I2 (byte_cnt[13]),
            .I3 (byte_cnt[9]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* N344_26 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N344_26 (
            .Z (_N5915),
            .I0 (byte_cnt[7]),
            .I1 (byte_cnt[6]),
            .I2 (byte_cnt[4]),
            .I3 (byte_cnt[5]),
            .I4 (_N5912));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N344_27 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N344_27 (
            .Z (_N5916),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N5913));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N344_28 */ #(
            .INIT(4'b1000))
        N344_28 (
            .Z (N344),
            .I0 (_N5915),
            .I1 (_N5916));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N348_4 */ #(
            .INIT(4'b0001))
        N348_4 (
            .Z (_N6051),
            .I0 (byte_cnt[14]),
            .I1 (byte_cnt[15]));
	// LUT = ~I0&~I1 ;

    GTP_LUT5 /* N348_6 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N348_6 (
            .Z (_N4752),
            .I0 (byte_cnt[13]),
            .I1 (byte_cnt[12]),
            .I2 (byte_cnt[10]),
            .I3 (byte_cnt[11]),
            .I4 (_N6051));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N359_4inv */ #(
            .INIT(32'b11111111111111101111111111111111))
        N359_4inv (
            .Z (_N4887_inv),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = (~I4)|(I0)|(I1)|(I2)|(I3) ;

    GTP_LUT3 /* N359_12 */ #(
            .INIT(8'b00100000))
        N359_12 (
            .Z (_N6362),
            .I0 (byte_cnt[9]),
            .I1 (byte_cnt[3]),
            .I2 (_N4752));
	// LUT = I0&~I1&I2 ;

    GTP_LUT4 /* N359_13 */ #(
            .INIT(16'b0000001000000000))
        N359_13 (
            .Z (_N6363),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[1]),
            .I3 (_N4762));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N359_14 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N359_14 (
            .Z (N359),
            .I0 (_N4762),
            .I1 (N476),
            .I2 (byte_cnt[1]),
            .I3 (byte_cnt[2]),
            .I4 (_N6362));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N359_19 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N359_19 (
            .Z (N498),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT5 /* N359_21 */ #(
            .INIT(32'b00000001000000000000000000000000))
        N359_21 (
            .Z (N497),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    GTP_LUT4 /* N359_22 */ #(
            .INIT(16'b0000000100000000))
        N359_22 (
            .Z (_N6609),
            .I0 (byte_cnt[2]),
            .I1 (byte_cnt[1]),
            .I2 (byte_cnt[3]),
            .I3 (N476));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N359inv */ #(
            .INIT(32'b11111111111101111111111111111111))
        N359inv (
            .Z (N359_inv),
            .I0 (_N4762),
            .I1 (N476),
            .I2 (byte_cnt[1]),
            .I3 (byte_cnt[2]),
            .I4 (_N6362));
	// LUT = (~I4)|(~I1)|(~I0)|(I2)|(I3) ;

    GTP_LUT5 /* N389 */ #(
            .INIT(32'b10100000100000001010101010101010))
        N389 (
            .Z (_N3),
            .I0 (N410),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = (I0&~I4)|(I0&I1&I2)|(I0&I2&I3) ;

    GTP_LUT5 /* N389_3 */ #(
            .INIT(32'b01110000111100001111000011110000))
        N389_3 (
            .Z (_N4853),
            .I0 (_N5970),
            .I1 (_N5964),
            .I2 (_N16),
            .I3 (spi_wr_ack),
            .I4 (_N5971));
	// LUT = (I2&~I4)|(I2&~I3)|(~I1&I2)|(~I0&I2) ;

    GTP_LUT5 /* N389_4 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N389_4 (
            .Z (N448),
            .I0 (_N5970),
            .I1 (_N5964),
            .I2 (_N16),
            .I3 (spi_wr_ack),
            .I4 (_N5971));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N391 */ #(
            .INIT(32'b11000000110000000000000001000000))
        N391 (
            .Z (_N27),
            .I0 (N67),
            .I1 (spi_wr_ack),
            .I2 (state_4),
            .I3 (spi_data_out[7]),
            .I4 (N344));
	// LUT = (I1&I2&I4)|(~I0&I1&I2&~I3) ;

    GTP_LUT2 /* N395_2 */ #(
            .INIT(4'b1000))
        N395_2 (
            .Z (_N4855),
            .I0 (spi_data_out[0]),
            .I1 (spi_data_out[2]));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N395_6 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N395_6 (
            .Z (_N4762),
            .I0 (byte_cnt[7]),
            .I1 (byte_cnt[6]),
            .I2 (byte_cnt[4]),
            .I3 (byte_cnt[5]),
            .I4 (byte_cnt[8]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT4 /* N397 */ #(
            .INIT(16'b1000000000000000))
        N397 (
            .Z (_N12),
            .I0 (_N6363),
            .I1 (spi_wr_ack),
            .I2 (state_7),
            .I3 (_N6362));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N397_1 */ #(
            .INIT(4'b1000))
        N397_1 (
            .Z (_N4763),
            .I0 (_N4762),
            .I1 (_N4753));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N399_2 */ #(
            .INIT(4'b1000))
        N399_2 (
            .Z (N413),
            .I0 (state_5),
            .I1 (spi_wr_ack));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N399_4 */ #(
            .INIT(8'b10000000))
        N399_4 (
            .Z (_N6504),
            .I0 (N476),
            .I1 (state_12),
            .I2 (spi_wr_ack));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N399_5 */ #(
            .INIT(16'b1000000000000000))
        N399_5 (
            .Z (_N21),
            .I0 (spi_wr_ack),
            .I1 (N476),
            .I2 (state_12),
            .I3 (_N4826));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N401_3 */ #(
            .INIT(4'b1000))
        N401_3 (
            .Z (N410),
            .I0 (state_2),
            .I1 (spi_wr_ack));
	// LUT = I0&I1 ;

    GTP_LUT4 /* N401_10 */ #(
            .INIT(16'b0000000000010000))
        N401_10 (
            .Z (_N6395),
            .I0 (spi_data_out[3]),
            .I1 (spi_data_out[1]),
            .I2 (state_13),
            .I3 (spi_data_out[4]));
	// LUT = ~I0&~I1&I2&~I3 ;

    GTP_LUT4 /* N401_11 */ #(
            .INIT(16'b1000000000000000))
        N401_11 (
            .Z (_N23),
            .I0 (spi_wr_ack),
            .I1 (spi_data_out[2]),
            .I2 (spi_data_out[0]),
            .I3 (_N6395));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N403_1 */ #(
            .INIT(4'b1000))
        N403_1 (
            .Z (N412),
            .I0 (state_4),
            .I1 (spi_wr_ack));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N403_9 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N403_9 (
            .Z (_N25),
            .I0 (spi_wr_ack),
            .I1 (spi_data_out[2]),
            .I2 (state_14),
            .I3 (spi_data_out[0]),
            .I4 (_N4899));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5M /* N405_2 */ #(
            .INIT(32'b11110111000000001111111101010101))
        N405_2 (
            .Z (_N2888),
            .I0 (_N4899),
            .I1 (spi_data_out[2]),
            .I2 (spi_data_out[0]),
            .I3 (state_6),
            .I4 (spi_wr_ack),
            .ID (N182));

    GTP_LUT5 /* N406_8 */ #(
            .INIT(32'b01010101010101010101010101010100))
        N406_8 (
            .Z (_N6063),
            .I0 (spi_wr_ack),
            .I1 (state_2),
            .I2 (state_13),
            .I3 (state_14),
            .I4 (_N5573));
	// LUT = (~I0&I1)|(~I0&I2)|(~I0&I3)|(~I0&I4) ;

    GTP_LUT5 /* N406_9 */ #(
            .INIT(32'b11111111111111111011101110111010))
        N406_9 (
            .Z (_N6064),
            .I0 (_N4924),
            .I1 (spi_wr_ack),
            .I2 (state_4),
            .I3 (state_5),
            .I4 (_N6063));
	// LUT = (I0)|(I4)|(~I1&I2)|(~I1&I3) ;

    GTP_LUT2 /* N411 */ #(
            .INIT(4'b1000))
        N411 (
            .Z (N441),
            .I0 (N387),
            .I1 (spi_wr_ack));
	// LUT = I0&I1 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:75

    GTP_LUT5 /* N414 */ #(
            .INIT(32'b00000000100000000000000000000000))
        N414_vname (
            .Z (N414),
            .I0 (spi_wr_ack),
            .I1 (spi_data_out[2]),
            .I2 (state_6),
            .I3 (spi_data_out[0]),
            .I4 (_N4899));
    // defparam N414_vname.orig_name = N414;
	// LUT = I0&I1&I2&~I3&I4 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:75

    GTP_LUT4 /* \N417_2[10]_2  */ #(
            .INIT(16'b1000000000000000))
        \N417_2[10]_2  (
            .Z (_N3801),
            .I0 (N36[10]),
            .I1 (spi_wr_ack),
            .I2 (state_12),
            .I3 (N489));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* \N417_2[11]_2  */ #(
            .INIT(16'b1000000000000000))
        \N417_2[11]_2  (
            .Z (_N3802),
            .I0 (N36[11]),
            .I1 (spi_wr_ack),
            .I2 (state_12),
            .I3 (N489));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* \N417_2[12]_2  */ #(
            .INIT(16'b1000000000000000))
        \N417_2[12]_2  (
            .Z (_N3803),
            .I0 (N36[12]),
            .I1 (spi_wr_ack),
            .I2 (state_12),
            .I3 (N489));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* \N417_2[13]_2  */ #(
            .INIT(16'b1000000000000000))
        \N417_2[13]_2  (
            .Z (_N3816),
            .I0 (N36[13]),
            .I1 (spi_wr_ack),
            .I2 (state_12),
            .I3 (N489));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* \N417_2[14]_2  */ #(
            .INIT(16'b1000000000000000))
        \N417_2[14]_2  (
            .Z (_N3784),
            .I0 (N36[14]),
            .I1 (spi_wr_ack),
            .I2 (state_12),
            .I3 (N489));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* \N417_2[15]_2  */ #(
            .INIT(16'b1000000000000000))
        \N417_2[15]_2  (
            .Z (_N3795),
            .I0 (N36[15]),
            .I1 (spi_wr_ack),
            .I2 (state_12),
            .I3 (N489));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5M /* \N417_3[0]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[0]  (
            .Z (_N2908),
            .I0 (N122),
            .I1 (N36[0]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[1]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[1]  (
            .Z (_N2909),
            .I0 (N122),
            .I1 (N36[1]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[2]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[2]  (
            .Z (_N2910),
            .I0 (N122),
            .I1 (N36[2]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[3]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[3]  (
            .Z (_N2911),
            .I0 (N122),
            .I1 (N36[3]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[4]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[4]  (
            .Z (_N2912),
            .I0 (N122),
            .I1 (N36[4]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[5]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[5]  (
            .Z (_N2913),
            .I0 (N122),
            .I1 (N36[5]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[6]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[6]  (
            .Z (_N2914),
            .I0 (N122),
            .I1 (N36[6]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[7]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[7]  (
            .Z (_N2915),
            .I0 (N122),
            .I1 (N36[7]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[8]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[8]  (
            .Z (_N2916),
            .I0 (N122),
            .I1 (N36[8]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5M /* \N417_3[9]  */ #(
            .INIT(32'b01000000010000001000000000000000))
        \N417_3[9]  (
            .Z (_N2917),
            .I0 (N122),
            .I1 (N36[9]),
            .I2 (spi_wr_ack),
            .I3 (state_12),
            .I4 (state_5),
            .ID (N489));

    GTP_LUT5 /* \N417_4[0]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[0]  (
            .Z (_N2924),
            .I0 (N475),
            .I1 (N36[0]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2908));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[1]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[1]  (
            .Z (_N2925),
            .I0 (N475),
            .I1 (N36[1]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2909));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[2]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[2]  (
            .Z (_N2926),
            .I0 (N475),
            .I1 (N36[2]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2910));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[3]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[3]  (
            .Z (_N2927),
            .I0 (N475),
            .I1 (N36[3]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2911));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[4]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[4]  (
            .Z (_N2928),
            .I0 (N475),
            .I1 (N36[4]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2912));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[5]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[5]  (
            .Z (_N2929),
            .I0 (N475),
            .I1 (N36[5]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2913));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[6]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[6]  (
            .Z (_N2930),
            .I0 (N475),
            .I1 (N36[6]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2914));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[7]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[7]  (
            .Z (_N2931),
            .I0 (N475),
            .I1 (N36[7]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2915));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[8]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[8]  (
            .Z (_N2932),
            .I0 (N475),
            .I1 (N36[8]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2916));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N417_4[9]  */ #(
            .INIT(32'b01001111111111110100000000000000))
        \N417_4[9]  (
            .Z (_N2933),
            .I0 (N475),
            .I1 (N36[9]),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (_N2917));
	// LUT = (~I3&I4)|(~I2&I4)|(~I0&I1&I2&I3) ;

    GTP_LUT5M /* \N417_4[10]  */ #(
            .INIT(32'b00110000010100000011000010101010))
        \N417_4[10]  (
            .Z (_N2934),
            .I0 (N122),
            .I1 (N475),
            .I2 (N36[10]),
            .I3 (N412),
            .I4 (N413),
            .ID (_N3801));

    GTP_LUT5M /* \N417_4[11]  */ #(
            .INIT(32'b00110000010100000011000010101010))
        \N417_4[11]  (
            .Z (_N2935),
            .I0 (N122),
            .I1 (N475),
            .I2 (N36[11]),
            .I3 (N412),
            .I4 (N413),
            .ID (_N3802));

    GTP_LUT5M /* \N417_4[12]  */ #(
            .INIT(32'b00110000010100000011000010101010))
        \N417_4[12]  (
            .Z (_N2936),
            .I0 (N122),
            .I1 (N475),
            .I2 (N36[12]),
            .I3 (N412),
            .I4 (N413),
            .ID (_N3803));

    GTP_LUT5M /* \N417_4[13]  */ #(
            .INIT(32'b00110000010100000011000010101010))
        \N417_4[13]  (
            .Z (_N2937),
            .I0 (N122),
            .I1 (N475),
            .I2 (N36[13]),
            .I3 (N412),
            .I4 (N413),
            .ID (_N3816));

    GTP_LUT5M /* \N417_4[14]  */ #(
            .INIT(32'b00110000010100000011000010101010))
        \N417_4[14]  (
            .Z (_N2938),
            .I0 (N122),
            .I1 (N475),
            .I2 (N36[14]),
            .I3 (N412),
            .I4 (N413),
            .ID (_N3784));

    GTP_LUT5M /* \N417_4[15]  */ #(
            .INIT(32'b00110000010100000011000010101010))
        \N417_4[15]  (
            .Z (_N2939),
            .I0 (N122),
            .I1 (N475),
            .I2 (N36[15]),
            .I3 (N412),
            .I4 (N413),
            .ID (_N3795));

    GTP_LUT5M /* \N417_6[0]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[0]  (
            .Z (N417[0]),
            .I0 (N359_inv),
            .I1 (_N2924),
            .I2 (N36[0]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[1]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[1]  (
            .Z (N417[1]),
            .I0 (N359_inv),
            .I1 (_N2925),
            .I2 (N36[1]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[2]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[2]  (
            .Z (N417[2]),
            .I0 (N359_inv),
            .I1 (_N2926),
            .I2 (N36[2]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[3]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[3]  (
            .Z (N417[3]),
            .I0 (N359_inv),
            .I1 (_N2927),
            .I2 (N36[3]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[4]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[4]  (
            .Z (N417[4]),
            .I0 (N359_inv),
            .I1 (_N2928),
            .I2 (N36[4]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[5]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[5]  (
            .Z (N417[5]),
            .I0 (N359_inv),
            .I1 (_N2929),
            .I2 (N36[5]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[6]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[6]  (
            .Z (N417[6]),
            .I0 (N359_inv),
            .I1 (_N2930),
            .I2 (N36[6]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[7]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[7]  (
            .Z (N417[7]),
            .I0 (N359_inv),
            .I1 (_N2931),
            .I2 (N36[7]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[8]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[8]  (
            .Z (N417[8]),
            .I0 (N359_inv),
            .I1 (_N2932),
            .I2 (N36[8]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[9]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[9]  (
            .Z (N417[9]),
            .I0 (N359_inv),
            .I1 (_N2933),
            .I2 (N36[9]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[10]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[10]  (
            .Z (N417[10]),
            .I0 (N359_inv),
            .I1 (_N2934),
            .I2 (N36[10]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[11]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[11]  (
            .Z (N417[11]),
            .I0 (N359_inv),
            .I1 (_N2935),
            .I2 (N36[11]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[12]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[12]  (
            .Z (N417[12]),
            .I0 (N359_inv),
            .I1 (_N2936),
            .I2 (N36[12]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[13]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[13]  (
            .Z (N417[13]),
            .I0 (N359_inv),
            .I1 (_N2937),
            .I2 (N36[13]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[14]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[14]  (
            .Z (N417[14]),
            .I0 (N359_inv),
            .I1 (_N2938),
            .I2 (N36[14]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5M /* \N417_6[15]  */ #(
            .INIT(32'b10100000110011001110010011001100))
        \N417_6[15]  (
            .Z (N417[15]),
            .I0 (N359_inv),
            .I1 (_N2939),
            .I2 (N36[15]),
            .I3 (spi_wr_ack),
            .I4 (state_7),
            .ID (state_2));

    GTP_LUT5 /* N418_2 */ #(
            .INIT(32'b11101100101000001100110000000000))
        N418_2 (
            .Z (_N4863),
            .I0 (_N6373),
            .I1 (spi_wr_ack),
            .I2 (state_6),
            .I3 (N387),
            .I4 (_N4899));
	// LUT = (I1&I3)|(I0&I2&I4) ;

    GTP_LUT4 /* N418_11 */ #(
            .INIT(16'b1111111000000000))
        N418_11 (
            .Z (_N5976),
            .I0 (state_5),
            .I1 (state_7),
            .I2 (state_12),
            .I3 (spi_wr_ack));
	// LUT = (I0&I3)|(I1&I3)|(I2&I3) ;

    GTP_LUT5 /* N418_13 */ #(
            .INIT(32'b11111111111111111110111011101010))
        N418_13 (
            .Z (N418),
            .I0 (_N5976),
            .I1 (spi_wr_ack),
            .I2 (state_2),
            .I3 (state_4),
            .I4 (_N4863));
	// LUT = (I0)|(I4)|(I1&I2)|(I1&I3) ;

    GTP_LUT5 /* N423_2 */ #(
            .INIT(32'b11001000000000001000100000000000))
        N423_2 (
            .Z (_N5958),
            .I0 (_N6395),
            .I1 (_N4855),
            .I2 (state_14),
            .I3 (spi_wr_ack),
            .I4 (_N4899));
	// LUT = (I0&I1&I3)|(I1&I2&I3&I4) ;

    GTP_LUT5 /* N423_3 */ #(
            .INIT(32'b11001000110000001000100000000000))
        N423_3 (
            .Z (_N5959),
            .I0 (N122),
            .I1 (spi_wr_ack),
            .I2 (state_4),
            .I3 (state_5),
            .I4 (N71));
	// LUT = (I0&I1&I3)|(I1&I2&I4) ;

    GTP_LUT5 /* N423_6 */ #(
            .INIT(32'b11111111111111111110110011001100))
        N423_6 (
            .Z (_N5962),
            .I0 (N359),
            .I1 (_N5958),
            .I2 (state_7),
            .I3 (spi_wr_ack),
            .I4 (N393));
	// LUT = (I1)|(I4)|(I0&I2&I3) ;

    GTP_LUT5 /* N423_8 */ #(
            .INIT(32'b11111111111111111111111111101010))
        N423_8 (
            .Z (N470),
            .I0 (_N5962),
            .I1 (_N4826),
            .I2 (_N6504),
            .I3 (_N5959),
            .I4 (_N3));
	// LUT = (I0)|(I3)|(I4)|(I1&I2) ;

    GTP_LUT5 /* N425 */ #(
            .INIT(32'b01010101010101010101010101010100))
        N425_vname (
            .Z (N425),
            .I0 (spi_wr_ack),
            .I1 (N387),
            .I2 (state_13),
            .I3 (state_14),
            .I4 (_N6229));
    // defparam N425_vname.orig_name = N425;
	// LUT = (~I0&I1)|(~I0&I2)|(~I0&I3)|(~I0&I4) ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:75

    GTP_LUT5 /* N427 */ #(
            .INIT(32'b11110000011100001111000011110000))
        N427_vname (
            .Z (N427),
            .I0 (spi_wr_ack),
            .I1 (spi_data_out[2]),
            .I2 (state_6),
            .I3 (spi_data_out[0]),
            .I4 (_N4899));
    // defparam N427_vname.orig_name = N427;
	// LUT = (I2&~I4)|(~I1&I2)|(~I0&I2)|(I2&I3) ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:75

    GTP_LUT2 /* N430 */ #(
            .INIT(4'b0010))
        N430_vname (
            .Z (N430),
            .I0 (_N16),
            .I1 (spi_wr_ack));
    // defparam N430_vname.orig_name = N430;
	// LUT = I0&~I1 ;

    GTP_LUT5 /* N431_5_3 */ #(
            .INIT(32'b00000000000000000000000000010000))
        N431_5_3 (
            .Z (_N2979),
            .I0 (N430),
            .I1 (N425),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (N427));
	// LUT = ~I0&~I1&I2&~I3&~I4 ;

    GTP_LUT5 /* N431_9inv */ #(
            .INIT(32'b11111111111111111101110111111101))
        N431_9inv (
            .Z (_N2983_inv),
            .I0 (N430),
            .I1 (N425),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (N427));
	// LUT = (~I0)|(I1)|(I4)|(I2&~I3) ;

    GTP_LUT5 /* \N431_12[0]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[0]  (
            .Z (N431[0]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (cmd[40]),
            .I3 (_N2979),
            .I4 (_N2870));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT5 /* \N431_12[1]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[1]  (
            .Z (N431[1]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (cmd[42]),
            .I3 (_N2979),
            .I4 (_N2871));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT5 /* \N431_12[2]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[2]  (
            .Z (N431[2]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (cmd[42]),
            .I3 (_N2979),
            .I4 (_N2872));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT5 /* \N431_12[3]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[3]  (
            .Z (N431[3]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (cmd[43]),
            .I3 (_N2979),
            .I4 (_N2873));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT5 /* \N431_12[4]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[4]  (
            .Z (N431[4]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (cmd[44]),
            .I3 (_N2979),
            .I4 (_N2874));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT5 /* \N431_12[5]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[5]  (
            .Z (N431[5]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (cmd[45]),
            .I3 (_N2979),
            .I4 (_N2875));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT5 /* \N431_12[6]  */ #(
            .INIT(32'b11111010110011000101000011001100))
        \N431_12[6]  (
            .Z (N431[6]),
            .I0 (N489),
            .I1 (_N2983_inv),
            .I2 (cmd[38]),
            .I3 (_N2979),
            .I4 (_N2868));
	// LUT = (I1&~I3)|(~I0&I2&I3)|(I0&I3&I4) ;

    GTP_LUT4 /* \N431_12[7]  */ #(
            .INIT(16'b1010110000001100))
        \N431_12[7]  (
            .Z (N431[7]),
            .I0 (_N4887_inv),
            .I1 (_N2983_inv),
            .I2 (_N2979),
            .I3 (_N2877));
	// LUT = (I1&~I2)|(I0&I2&I3) ;

    GTP_LUT5 /* N432_1_1 */ #(
            .INIT(32'b11111111111111111110111011111110))
        N432_1_1 (
            .Z (N432),
            .I0 (N430),
            .I1 (N425),
            .I2 (state_4),
            .I3 (spi_wr_ack),
            .I4 (N427));
	// LUT = (I0)|(I1)|(I4)|(I2&~I3) ;

    GTP_LUT2 /* N432_6 */ #(
            .INIT(4'b1110))
        N432_6 (
            .Z (_N5573),
            .I0 (state_12),
            .I1 (state_7));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* N436 */ #(
            .INIT(4'b1000))
        N436_vname (
            .Z (N436),
            .I0 (cmd_req),
            .I1 (state_1));
    // defparam N436_vname.orig_name = N436;
	// LUT = I0&I1 ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:75

    GTP_LUT3 /* N438_3 */ #(
            .INIT(8'b01000000))
        N438_3 (
            .Z (_N9),
            .I0 (cmd_req),
            .I1 (block_read_req),
            .I2 (state_1));
	// LUT = ~I0&I1&I2 ;

    GTP_LUT5 /* N449 */ #(
            .INIT(32'b01110000000000001111000000000000))
        N449 (
            .Z (_N33),
            .I0 (_N5970),
            .I1 (_N5964),
            .I2 (_N16),
            .I3 (spi_wr_ack),
            .I4 (_N5971));
	// LUT = (I2&I3&~I4)|(~I1&I2&I3)|(~I0&I2&I3) ;

    GTP_LUT4 /* N449_7 */ #(
            .INIT(16'b0000000100000000))
        N449_7 (
            .Z (_N4826),
            .I0 (byte_cnt[2]),
            .I1 (byte_cnt[1]),
            .I2 (byte_cnt[3]),
            .I3 (_N4763));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT3 /* N454_2_3 */ #(
            .INIT(8'b11111110))
        N454_2_3 (
            .Z (_N6375),
            .I0 (state_16),
            .I1 (state_10),
            .I2 (state_0));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* N454_2_4 */ #(
            .INIT(32'b11111111111111111111111011111100))
        N454_2_4 (
            .Z (_N6376),
            .I0 (state_1),
            .I1 (state_8),
            .I2 (state_15),
            .I3 (cmd_req),
            .I4 (state_17));
	// LUT = (I1)|(I2)|(I4)|(I0&I3) ;

    GTP_LUT4 /* N454_2_5 */ #(
            .INIT(16'b1111111100100000))
        N454_2_5 (
            .Z (_N6377),
            .I0 (state_1),
            .I1 (cmd_req),
            .I2 (block_read_req),
            .I3 (_N6375));
	// LUT = (I3)|(I0&~I1&I2) ;

    GTP_LUT5 /* N454_2_6 */ #(
            .INIT(32'b11111111111111110000000000000001))
        N454_2_6 (
            .Z (_N6378),
            .I0 (_N6436),
            .I1 (_N6229),
            .I2 (state_13),
            .I3 (state_14),
            .I4 (_N6376));
	// LUT = (I4)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT4 /* N454_2_9 */ #(
            .INIT(16'b1111111111101100))
        N454_2_9 (
            .Z (_N6381),
            .I0 (N182),
            .I1 (_N6377),
            .I2 (_N16),
            .I3 (_N4863));
	// LUT = (I1)|(I3)|(I0&I2) ;

    GTP_LUT5 /* N454_2_11 */ #(
            .INIT(32'b11111111111111111111111111101010))
        N454_2_11 (
            .Z (N454),
            .I0 (_N6381),
            .I1 (_N4853),
            .I2 (spi_wr_ack),
            .I3 (_N6378),
            .I4 (N470));
	// LUT = (I0)|(I3)|(I4)|(I1&I2) ;

    GTP_LUT4 /* N454_7 */ #(
            .INIT(16'b1111111111111110))
        N454_7 (
            .Z (_N6229),
            .I0 (state_2),
            .I1 (state_7),
            .I2 (state_12),
            .I3 (state_5));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* N462 */ #(
            .INIT(4'b1110))
        N462_vname (
            .Z (N462),
            .I0 (state_10),
            .I1 (state_1));
    // defparam N462_vname.orig_name = N462;
	// LUT = (I0)|(I1) ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:75

    GTP_LUT3 /* N465 */ #(
            .INIT(8'b10000000))
        N465 (
            .Z (_N0),
            .I0 (spi_wr_ack),
            .I1 (state_7),
            .I2 (_N4753));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* N475 */ #(
            .INIT(8'b11111011))
        N475_vname (
            .Z (N475),
            .I0 (N67),
            .I1 (spi_data_out[7]),
            .I2 (N344));
    // defparam N475_vname.orig_name = N475;
	// LUT = (~I1)|(I0)|(I2) ;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:130

    GTP_LUT5 /* N489 */ #(
            .INIT(32'b11111111111111011111111111111111))
        N489_vname (
            .Z (N489),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
    // defparam N489_vname.orig_name = N489;
	// LUT = (~I4)|(~I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* N499_1 */ #(
            .INIT(4'b1000))
        N499_1 (
            .Z (N290),
            .I0 (state_7),
            .I1 (spi_wr_ack));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N499_5 */ #(
            .INIT(32'b00000000000001000000000000000000))
        N499_5 (
            .Z (N499),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N500inv_3 */ #(
            .INIT(32'b11111111111101111111111111111111))
        N500inv_3 (
            .Z (N500_inv_1),
            .I0 (N476),
            .I1 (byte_cnt[2]),
            .I2 (byte_cnt[3]),
            .I3 (byte_cnt[1]),
            .I4 (_N4763));
	// LUT = (~I4)|(~I1)|(~I0)|(I2)|(I3) ;

    GTP_DFF_CE /* \block_read_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[0]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [0] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[0]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[1]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [1] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[1]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[2]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [2] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[2]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[3]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [3] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[3]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[4]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [4] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[4]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[5]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [5] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[5]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[6]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [6] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[6]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_CE /* \block_read_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \block_read_data[7]  (
            .Q (\sd_card_weight_inst/sd_sec_read_data [7] ),
            .C (N15_0),
            .CE (N290),
            .CLK (sys_clk),
            .D (spi_data_out[7]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:295

    GTP_DFF_C /* block_read_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        block_read_valid_vname (
            .Q (block_read_valid),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N0));
    // defparam block_read_valid_vname.orig_name = block_read_valid;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:286

    GTP_DFF_CE /* \byte_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[0]  (
            .Q (N476),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[0]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[1]  (
            .Q (byte_cnt[1]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[1]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[2]  (
            .Q (byte_cnt[2]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[2]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[3]  (
            .Q (byte_cnt[3]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[3]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[4]  (
            .Q (byte_cnt[4]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[4]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[5]  (
            .Q (byte_cnt[5]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[5]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[6]  (
            .Q (byte_cnt[6]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[6]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[7]  (
            .Q (byte_cnt[7]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[7]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[8]  (
            .Q (byte_cnt[8]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[8]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[9]  (
            .Q (byte_cnt[9]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[9]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[10]  (
            .Q (byte_cnt[10]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[10]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[11]  (
            .Q (byte_cnt[11]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[11]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[12]  (
            .Q (byte_cnt[12]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[12]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[13]  (
            .Q (byte_cnt[13]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[13]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[14]  (
            .Q (byte_cnt[14]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[14]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \byte_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \byte_cnt[15]  (
            .Q (byte_cnt[15]),
            .C (N15_0),
            .CE (N418),
            .CLK (sys_clk),
            .D (N417[15]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_C /* \clk_div[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_div[3]  (
            .Q (clk_div[7]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N5883));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_LUT4 /* \clk_div[3]_ce_mux[0]  */ #(
            .INIT(16'b1111000011100010))
        \clk_div[3]_ce_mux[0]  (
            .Z (_N5883),
            .I0 (clk_div[7]),
            .I1 (state_0),
            .I2 (spi_clk_div[7]),
            .I3 (state_1));
	// LUT = (I1&I2)|(I2&I3)|(I0&~I1&~I3) ;

    GTP_DFF_C /* cmd_req_error */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_req_error_vname (
            .Q (cmd_req_error),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N5816));
    // defparam cmd_req_error_vname.orig_name = cmd_req_error;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_LUT3 /* \cmd_req_error_ce_mux[0]  */ #(
            .INIT(8'b00001110))
        \cmd_req_error_ce_mux[0]  (
            .Z (_N5816),
            .I0 (state_16),
            .I1 (cmd_req_error),
            .I2 (state_1));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_PE /* \send_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[0]  (
            .Q (spi_data_in[0]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[0]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[1]  (
            .Q (spi_data_in[1]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[1]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[2]  (
            .Q (spi_data_in[2]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[2]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[3]  (
            .Q (spi_data_in[3]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[3]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[4]  (
            .Q (spi_data_in[4]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[4]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[5]  (
            .Q (spi_data_in[5]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[5]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[6]  (
            .Q (spi_data_in[6]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[6]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_PE /* \send_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \send_data[7]  (
            .Q (spi_data_in[7]),
            .CE (N432),
            .CLK (sys_clk),
            .D (N431[7]),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_C /* spi_wr_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        spi_wr_req_vname (
            .Q (spi_wr_req),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N5815));
    // defparam spi_wr_req_vname.orig_name = spi_wr_req;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_LUT5M /* \spi_wr_req_ce_mux[0]  */ #(
            .INIT(32'b00010011000100000010001100100000))
        \spi_wr_req_ce_mux[0]  (
            .Z (_N5815),
            .I0 (spi_wr_ack),
            .I1 (N470),
            .I2 (_N6064),
            .I3 (spi_wr_req),
            .I4 (N387),
            .ID (_N2888));

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (1'b0),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N34));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (state_0));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3 (
            .Q (N387),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (N436));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (N441));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_LUT2 /* \state[4:0]_fsm[4:0]_6  */ #(
            .INIT(4'b1000))
        \state[4:0]_fsm[4:0]_6  (
            .Z (_N7),
            .I0 (N77),
            .I1 (N393));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \state[4:0]_fsm[4:0]_29  */ #(
            .INIT(4'b0100))
        \state[4:0]_fsm[4:0]_29  (
            .Z (_N4753),
            .I0 (byte_cnt[9]),
            .I1 (_N4752));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* \state[4:0]_fsm[4:0]_31_3  */ #(
            .INIT(32'b11111000111111111111100011111000))
        \state[4:0]_fsm[4:0]_31_3  (
            .Z (_N32),
            .I0 (N122),
            .I1 (N413),
            .I2 (state_16),
            .I3 (N77),
            .I4 (N393));
	// LUT = (I2)|(~I3&I4)|(I0&I1) ;

    GTP_LUT4 /* \state[4:0]_fsm[4:0]_33  */ #(
            .INIT(16'b1111111111111110))
        \state[4:0]_fsm[4:0]_33  (
            .Z (_N34),
            .I0 (state_17),
            .I1 (state_8),
            .I2 (state_15),
            .I3 (_N3));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* \state[4:0]_fsm[4:0]_40  */ #(
            .INIT(16'b0000000010000000))
        \state[4:0]_fsm[4:0]_40  (
            .Z (N393),
            .I0 (N67),
            .I1 (spi_wr_ack),
            .I2 (state_4),
            .I3 (N344));
	// LUT = I0&I1&I2&~I3 ;

    GTP_LUT3 /* \state[4:0]_fsm[4:0]_42  */ #(
            .INIT(8'b11111110))
        \state[4:0]_fsm[4:0]_42  (
            .Z (_N4924),
            .I0 (state_6),
            .I1 (_N16),
            .I2 (N387));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N7));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N9));
    // defparam state_6_vname.orig_name = state_6;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (N414));
    // defparam state_7_vname.orig_name = state_7;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N12));
    // defparam state_8_vname.orig_name = state_8;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N33));
    // defparam state_10_vname.orig_name = state_10;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_11 (
            .Q (_N16),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (state_10));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_12 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_12_vname (
            .Q (state_12),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (N448));
    // defparam state_12_vname.orig_name = state_12;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_13 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_13_vname (
            .Q (state_13),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N21));
    // defparam state_13_vname.orig_name = state_13;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_14 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_14_vname (
            .Q (state_14),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N23));
    // defparam state_14_vname.orig_name = state_14;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_15 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_15_vname (
            .Q (state_15),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N25));
    // defparam state_15_vname.orig_name = state_15;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_16 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_16_vname (
            .Q (state_16),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N27));
    // defparam state_16_vname.orig_name = state_16;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* state_17 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_17_vname (
            .Q (state_17),
            .C (N15_0),
            .CE (N454),
            .CLK (sys_clk),
            .D (_N32));
    // defparam state_17_vname.orig_name = state_17;
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[0]  (
            .Q (wr_data_cnt[0]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[0]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[1]  (
            .Q (wr_data_cnt[1]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[1]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[2]  (
            .Q (wr_data_cnt[2]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[2]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[3]  (
            .Q (wr_data_cnt[3]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[3]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[4]  (
            .Q (wr_data_cnt[4]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[4]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[5]  (
            .Q (wr_data_cnt[5]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[5]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[6]  (
            .Q (wr_data_cnt[6]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[6]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[7]  (
            .Q (wr_data_cnt[7]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[7]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[8]  (
            .Q (wr_data_cnt[8]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[8]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63

    GTP_DFF_CE /* \wr_data_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \wr_data_cnt[9]  (
            .Q (wr_data_cnt[9]),
            .C (N15_0),
            .CE (N462),
            .CLK (sys_clk),
            .D (N461[9]));
	// ../source/Peripheral/Sdcard/sd_card_cmd.v:63


endmodule


module sd_card_sec_read_write
(
    input [31:0] N289,
    input N15_0,
    input _N7,
    input block_read_req_ack,
    input clk,
    input cmd_req_ack,
    input cmd_req_error,
    output [47:0] cmd,
    output [15:0] cmd_data_len,
    output [7:0] cmd_r1,
    output [15:0] spi_clk_div,
    output block_read_req,
    output cmd_req,
    output sd_init_done,
    output state_6,
    output state_10
);
    wire N33;
    wire N170;
    wire N215;
    wire N217;
    wire N218;
    wire N227;
    wire N228;
    wire N230;
    wire N233;
    wire N234;
    wire N242;
    wire N251;
    wire N253;
    wire N255;
    wire [47:0] N269;
    wire N270;
    wire N288;
    wire _N14;
    wire _N17;
    wire _N18;
    wire _N3151;
    wire _N3773;
    wire _N3789;
    wire _N3790;
    wire _N3874;
    wire _N3886;
    wire _N3894;
    wire _N3902;
    wire _N3910;
    wire _N3935;
    wire _N3939;
    wire _N3943;
    wire _N3947;
    wire _N3951;
    wire _N3955;
    wire _N3959;
    wire _N3963;
    wire _N3967;
    wire _N3971;
    wire _N3975;
    wire _N3979;
    wire _N3983;
    wire _N3987;
    wire _N3991;
    wire _N3995;
    wire _N3999;
    wire _N4003;
    wire _N4007;
    wire _N4011;
    wire _N4029;
    wire _N5809;
    wire _N5817;
    wire _N5818;
    wire _N5819;
    wire _N5884;
    wire _N6195;
    wire _N6199;
    wire _N6200;
    wire _N6201;
    wire [31:0] sec_addr;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_11;

    GTP_LUT2 /* N33 */ #(
            .INIT(4'b0100))
        N33_vname (
            .Z (N33),
            .I0 (cmd_req_error),
            .I1 (cmd_req_ack));
    // defparam N33_vname.orig_name = N33;
	// LUT = ~I0&I1 ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:90

    GTP_LUT5 /* N170_4_4 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N170_4_4 (
            .Z (N170),
            .I0 (state_6),
            .I1 (state_4),
            .I2 (_N14),
            .I3 (state_11),
            .I4 (N233));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N170_5 */ #(
            .INIT(16'b1111111111111110))
        N170_5 (
            .Z (N233),
            .I0 (N253),
            .I1 (state_3),
            .I2 (state_1),
            .I3 (state_2));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT3 /* N215 */ #(
            .INIT(8'b00100000))
        N215_vname (
            .Z (N215),
            .I0 (state_1),
            .I1 (cmd_req_error),
            .I2 (cmd_req_ack));
    // defparam N215_vname.orig_name = N215;
	// LUT = I0&~I1&I2 ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:83

    GTP_LUT3 /* N217 */ #(
            .INIT(8'b00100000))
        N217_vname (
            .Z (N217),
            .I0 (state_3),
            .I1 (cmd_req_error),
            .I2 (cmd_req_ack));
    // defparam N217_vname.orig_name = N217;
	// LUT = I0&~I1&I2 ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:83

    GTP_LUT3 /* N218 */ #(
            .INIT(8'b00100000))
        N218_vname (
            .Z (N218),
            .I0 (state_4),
            .I1 (cmd_req_error),
            .I2 (cmd_req_ack));
    // defparam N218_vname.orig_name = N218;
	// LUT = I0&~I1&I2 ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:83

    GTP_LUT2 /* N224_1 */ #(
            .INIT(4'b1000))
        N224_1 (
            .Z (N288),
            .I0 (_N7),
            .I1 (state_11));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N227 */ #(
            .INIT(8'b00100000))
        N227_vname (
            .Z (N227),
            .I0 (cmd_req_ack),
            .I1 (cmd_req_error),
            .I2 (N253));
    // defparam N227_vname.orig_name = N227;
	// LUT = I0&~I1&I2 ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:83

    GTP_LUT2 /* N228 */ #(
            .INIT(4'b1000))
        N228_vname (
            .Z (N228),
            .I0 (block_read_req_ack),
            .I1 (state_6));
    // defparam N228_vname.orig_name = N228;
	// LUT = I0&I1 ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:83

    GTP_LUT5 /* N230_5_3 */ #(
            .INIT(32'b11111111111111111110101011000000))
        N230_5_3 (
            .Z (_N6195),
            .I0 (state_6),
            .I1 (state_11),
            .I2 (_N7),
            .I3 (block_read_req_ack),
            .I4 (state_0));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;

    GTP_LUT5 /* N230_5_7 */ #(
            .INIT(32'b11111111111111111100111011001100))
        N230_5_7 (
            .Z (_N6199),
            .I0 (cmd_req_ack),
            .I1 (state_10),
            .I2 (cmd_req_error),
            .I3 (_N14),
            .I4 (_N6195));
	// LUT = (I1)|(I4)|(I0&~I2&I3) ;

    GTP_LUT5 /* N230_5_8 */ #(
            .INIT(32'b00001100000010001111111111111111))
        N230_5_8 (
            .Z (_N6200),
            .I0 (state_2),
            .I1 (cmd_req_ack),
            .I2 (cmd_req_error),
            .I3 (state_1),
            .I4 (N170));
	// LUT = (~I4)|(I0&I1&~I2)|(I1&~I2&I3) ;

    GTP_LUT5M /* N230_5_9 */ #(
            .INIT(32'b11001000110010001100110011001000))
        N230_5_9 (
            .Z (_N6201),
            .I0 (_N14),
            .I1 (cmd_req_ack),
            .I2 (state_4),
            .I3 (state_3),
            .I4 (cmd_req_error),
            .ID (N253));

    GTP_LUT3 /* N230_5_11 */ #(
            .INIT(8'b11111110))
        N230_5_11 (
            .Z (N230),
            .I0 (_N6199),
            .I1 (_N6201),
            .I2 (_N6200));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT2 /* N240_1 */ #(
            .INIT(4'b1110))
        N240_1 (
            .Z (N234),
            .I0 (_N14),
            .I1 (state_4));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* N240_2 */ #(
            .INIT(16'b1010111010101010))
        N240_2 (
            .Z (_N17),
            .I0 (state_10),
            .I1 (_N14),
            .I2 (cmd_req_error),
            .I3 (cmd_req_ack));
	// LUT = (I0)|(I1&~I2&I3) ;

    GTP_LUT3 /* N242_1 */ #(
            .INIT(8'b11111110))
        N242_1 (
            .Z (N242),
            .I0 (state_3),
            .I1 (state_1),
            .I2 (N253));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT3 /* N249_1 */ #(
            .INIT(8'b11111110))
        N249_1 (
            .Z (N251),
            .I0 (state_3),
            .I1 (state_1),
            .I2 (state_2));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT5 /* N255 */ #(
            .INIT(32'b11110101111101011111010111000100))
        N255_vname (
            .Z (N255),
            .I0 (cmd_req_ack),
            .I1 (state_3),
            .I2 (cmd_req_error),
            .I3 (state_1),
            .I4 (state_2));
    // defparam N255_vname.orig_name = N255;
	// LUT = (~I0&I1)|(~I0&I3)|(~I0&I4)|(I1&I2)|(I2&I3)|(I2&I4) ;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:83

    GTP_LUT5M /* N259_6 */ #(
            .INIT(32'b11101111111011111100111111001110))
        N259_6 (
            .Z (N270),
            .I0 (cmd_req_error),
            .I1 (N255),
            .I2 (cmd_req_ack),
            .I3 (_N14),
            .I4 (N253),
            .ID (state_4));

    GTP_LUT5 /* \N269_4[17]  */ #(
            .INIT(32'b00001111001111110000000000010001))
        \N269_4[17]  (
            .Z (_N3789),
            .I0 (state_4),
            .I1 (state_3),
            .I2 (cmd_req_error),
            .I3 (state_1),
            .I4 (cmd_req_ack));
	// LUT = (~I2&I4)|(~I0&~I1&~I3)|(~I1&~I3&I4) ;

    GTP_LUT4 /* \N269_4[38]  */ #(
            .INIT(16'b0000000000000010))
        \N269_4[38]  (
            .Z (_N3790),
            .I0 (state_4),
            .I1 (state_3),
            .I2 (state_1),
            .I3 (cmd_req_ack));
	// LUT = I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* \N269_4[40]  */ #(
            .INIT(32'b00000000110000000000000011101110))
        \N269_4[40]  (
            .Z (_N3773),
            .I0 (state_4),
            .I1 (state_3),
            .I2 (cmd_req_error),
            .I3 (state_1),
            .I4 (cmd_req_ack));
	// LUT = (I0&~I3&~I4)|(I1&~I3&~I4)|(I1&I2&~I3) ;

    GTP_LUT5M /* \N269_5[44]  */ #(
            .INIT(32'b11011100110111001111111011111111))
        \N269_5[44]  (
            .Z (_N3151),
            .I0 (cmd_req_error),
            .I1 (N253),
            .I2 (cmd_req_ack),
            .I3 (state_4),
            .I4 (state_1),
            .ID (state_3));

    GTP_LUT5 /* \N269_6[1]  */ #(
            .INIT(32'b11111111111111111010111011111111))
        \N269_6[1]  (
            .Z (N269[1]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (cmd_req_error),
            .I3 (state_1),
            .I4 (state_2));
	// LUT = (~I3)|(I0)|(I4)|(I1&~I2) ;

    GTP_LUT5 /* \N269_6[3]  */ #(
            .INIT(32'b00001100000011001010111011111111))
        \N269_6[3]  (
            .Z (N269[6]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (cmd_req_error),
            .I3 (state_1),
            .I4 (state_2));
	// LUT = (~I3&~I4)|(I0&~I4)|(I1&~I2) ;

    GTP_LUT5 /* \N269_6[9]  */ #(
            .INIT(32'b11111111001100111010000000100000))
        \N269_6[9]  (
            .Z (N269[9]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (sec_addr[1]),
            .I3 (cmd_req_error),
            .I4 (state_2));
	// LUT = (~I1&I4)|(I3&I4)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT5 /* \N269_6[11]  */ #(
            .INIT(32'b11111111001100111010000000100000))
        \N269_6[11]  (
            .Z (N269[11]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (sec_addr[3]),
            .I3 (cmd_req_error),
            .I4 (state_2));
	// LUT = (~I1&I4)|(I3&I4)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT5 /* \N269_6[13]  */ #(
            .INIT(32'b11111111001100111010000000100000))
        \N269_6[13]  (
            .Z (N269[13]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (sec_addr[5]),
            .I3 (cmd_req_error),
            .I4 (state_2));
	// LUT = (~I1&I4)|(I3&I4)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT5 /* \N269_6[15]  */ #(
            .INIT(32'b11111111001100111010000000100000))
        \N269_6[15]  (
            .Z (N269[15]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (sec_addr[7]),
            .I3 (cmd_req_error),
            .I4 (state_2));
	// LUT = (~I1&I4)|(I3&I4)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT5 /* \N269_6[16]  */ #(
            .INIT(32'b11111111001100111010000000100000))
        \N269_6[16]  (
            .Z (N269[16]),
            .I0 (N253),
            .I1 (cmd_req_ack),
            .I2 (sec_addr[8]),
            .I3 (cmd_req_error),
            .I4 (state_2));
	// LUT = (~I1&I4)|(I3&I4)|(I0&~I1&I2)|(I0&I2&I3) ;

    GTP_LUT5 /* \N269_6[17]  */ #(
            .INIT(32'b10111010101110110001000000000000))
        \N269_6[17]  (
            .Z (N269[17]),
            .I0 (N33),
            .I1 (state_2),
            .I2 (sec_addr[9]),
            .I3 (N253),
            .I4 (_N3789));
	// LUT = (I0&I4)|(~I1&~I3&I4)|(~I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N269_6[38]  */ #(
            .INIT(32'b10111010101110110001000000000000))
        \N269_6[38]  (
            .Z (N269[38]),
            .I0 (N33),
            .I1 (state_2),
            .I2 (sec_addr[30]),
            .I3 (N253),
            .I4 (_N3790));
	// LUT = (I0&I4)|(~I1&~I3&I4)|(~I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N269_6[40]  */ #(
            .INIT(32'b01011111010101010100000001000100))
        \N269_6[40]  (
            .Z (N269[40]),
            .I0 (state_2),
            .I1 (N253),
            .I2 (cmd_req_error),
            .I3 (cmd_req_ack),
            .I4 (_N3773));
	// LUT = (~I0&I4)|(~I0&I1&~I3)|(~I2&I3&I4)|(~I0&I1&I2) ;

    GTP_LUT5 /* \N269_6[41]_3  */ #(
            .INIT(32'b00000000000000000000000100000000))
        \N269_6[41]_3  (
            .Z (N269[42]),
            .I0 (state_2),
            .I1 (N253),
            .I2 (state_1),
            .I3 (state_3),
            .I4 (N33));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    GTP_LUT5 /* \N269_6[43]  */ #(
            .INIT(32'b10111111101110111010000010101010))
        \N269_6[43]  (
            .Z (N269[43]),
            .I0 (state_2),
            .I1 (N253),
            .I2 (cmd_req_error),
            .I3 (cmd_req_ack),
            .I4 (_N3790));
	// LUT = (I0&~I3)|(~I1&I4)|(I0&I2)|(~I2&I3&I4) ;

    GTP_LUT4 /* \N269_6[44]  */ #(
            .INIT(16'b0101110100000000))
        \N269_6[44]  (
            .Z (N269[44]),
            .I0 (state_2),
            .I1 (cmd_req_ack),
            .I2 (cmd_req_error),
            .I3 (_N3151));
	// LUT = (~I0&I3)|(I1&~I2&I3) ;

    GTP_LUT5 /* \N269_6[45]  */ #(
            .INIT(32'b00011111000100010000000000000000))
        \N269_6[45]  (
            .Z (N269[45]),
            .I0 (state_2),
            .I1 (N253),
            .I2 (cmd_req_error),
            .I3 (cmd_req_ack),
            .I4 (_N3773));
	// LUT = (~I2&I3&I4)|(~I0&~I1&I4) ;

    GTP_DFF_C /* block_read_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        block_read_req_vname (
            .Q (block_read_req),
            .C (N15_0),
            .CLK (clk),
            .D (_N5819));
    // defparam block_read_req_vname.orig_name = block_read_req;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT3 /* \block_read_req_ce_mux[0]  */ #(
            .INIT(8'b01011100))
        \block_read_req_ce_mux[0]  (
            .Z (_N5819),
            .I0 (block_read_req_ack),
            .I1 (block_read_req),
            .I2 (state_6));
	// LUT = (I1&~I2)|(~I0&I2) ;

    GTP_DFF_CE /* \cmd[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[0]  (
            .Q (cmd[7]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (1'b1));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[1]  (
            .Q (cmd[1]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[1]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[3]  (
            .Q (cmd[6]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[6]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[4]  (
            .Q (cmd[4]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3874));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[8]  (
            .Q (cmd[8]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3886));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[9]  (
            .Q (cmd[9]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[9]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[10]  (
            .Q (cmd[10]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3894));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[11]  (
            .Q (cmd[11]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[11]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[12]  (
            .Q (cmd[12]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3902));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[13]  (
            .Q (cmd[13]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[13]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[14]  (
            .Q (cmd[14]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3910));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[15]  (
            .Q (cmd[15]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[15]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[16]  (
            .Q (cmd[16]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[16]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[17]  (
            .Q (cmd[17]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[17]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[18]  (
            .Q (cmd[18]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3935));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[19]  (
            .Q (cmd[19]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3939));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[20]  (
            .Q (cmd[20]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3943));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[21]  (
            .Q (cmd[21]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3947));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[22]  (
            .Q (cmd[22]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3951));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[23]  (
            .Q (cmd[23]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3955));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[24]  (
            .Q (cmd[24]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3959));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[25]  (
            .Q (cmd[25]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3963));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[26]  (
            .Q (cmd[26]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3967));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[27]  (
            .Q (cmd[27]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3971));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[28]  (
            .Q (cmd[28]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3975));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[29]  (
            .Q (cmd[29]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3979));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[30]  (
            .Q (cmd[30]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3983));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[31]  (
            .Q (cmd[31]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3987));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[32]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[32]  (
            .Q (cmd[32]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3991));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[33]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[33]  (
            .Q (cmd[33]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3995));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[34]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[34]  (
            .Q (cmd[34]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N3999));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[35]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[35]  (
            .Q (cmd[35]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N4003));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[36]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[36]  (
            .Q (cmd[36]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N4007));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[37]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[37]  (
            .Q (cmd[37]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N4011));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[38]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[38]  (
            .Q (cmd[38]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[38]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[39]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[39]  (
            .Q (cmd[39]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (_N4029));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[40]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[40]  (
            .Q (cmd[40]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[40]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[41]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[41]  (
            .Q (cmd[42]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[42]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[43]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[43]  (
            .Q (cmd[43]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[43]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[44]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[44]  (
            .Q (cmd[44]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[44]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \cmd[45]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd[45]  (
            .Q (cmd[45]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N269[45]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT1 /* \cmd[47:0]228  */ #(
            .INIT(2'b01))
        \cmd[47:0]228  (
            .Z (_N3874),
            .I0 (state_2));
	// LUT = ~I0 ;

    GTP_LUT3 /* \cmd[47:0]231  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]231  (
            .Z (_N3886),
            .I0 (N253),
            .I1 (sec_addr[0]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]232  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]232  (
            .Z (_N3894),
            .I0 (N253),
            .I1 (sec_addr[2]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]233  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]233  (
            .Z (_N3902),
            .I0 (N253),
            .I1 (sec_addr[4]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]234  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]234  (
            .Z (_N3910),
            .I0 (N253),
            .I1 (sec_addr[6]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]238  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]238  (
            .Z (_N3935),
            .I0 (N253),
            .I1 (sec_addr[10]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]239  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]239  (
            .Z (_N3939),
            .I0 (N253),
            .I1 (sec_addr[11]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]240  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]240  (
            .Z (_N3943),
            .I0 (N253),
            .I1 (sec_addr[12]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]241  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]241  (
            .Z (_N3947),
            .I0 (N253),
            .I1 (sec_addr[13]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]242  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]242  (
            .Z (_N3951),
            .I0 (N253),
            .I1 (sec_addr[14]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]243  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]243  (
            .Z (_N3955),
            .I0 (N253),
            .I1 (sec_addr[15]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]244  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]244  (
            .Z (_N3959),
            .I0 (N253),
            .I1 (sec_addr[16]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]245  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]245  (
            .Z (_N3963),
            .I0 (N253),
            .I1 (sec_addr[17]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]246  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]246  (
            .Z (_N3967),
            .I0 (N253),
            .I1 (sec_addr[18]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]247  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]247  (
            .Z (_N3971),
            .I0 (N253),
            .I1 (sec_addr[19]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]248  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]248  (
            .Z (_N3975),
            .I0 (N253),
            .I1 (sec_addr[20]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]249  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]249  (
            .Z (_N3979),
            .I0 (N253),
            .I1 (sec_addr[21]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]250  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]250  (
            .Z (_N3983),
            .I0 (N253),
            .I1 (sec_addr[22]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]251  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]251  (
            .Z (_N3987),
            .I0 (N253),
            .I1 (sec_addr[23]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]252  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]252  (
            .Z (_N3991),
            .I0 (N253),
            .I1 (sec_addr[24]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]253  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]253  (
            .Z (_N3995),
            .I0 (N253),
            .I1 (sec_addr[25]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]254  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]254  (
            .Z (_N3999),
            .I0 (N253),
            .I1 (sec_addr[26]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]255  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]255  (
            .Z (_N4003),
            .I0 (N253),
            .I1 (sec_addr[27]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]256  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]256  (
            .Z (_N4007),
            .I0 (N253),
            .I1 (sec_addr[28]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]257  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]257  (
            .Z (_N4011),
            .I0 (N253),
            .I1 (sec_addr[29]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_LUT3 /* \cmd[47:0]260  */ #(
            .INIT(8'b00001000))
        \cmd[47:0]260  (
            .Z (_N4029),
            .I0 (N253),
            .I1 (sec_addr[31]),
            .I2 (state_2));
	// LUT = I0&I1&~I2 ;

    GTP_DFF_C /* \cmd_data_len[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_data_len[2]  (
            .Q (cmd_data_len[2]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5818));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT5M /* \cmd_data_len[2]_ce_mux[0]  */ #(
            .INIT(32'b11110111101000001111000111110000))
        \cmd_data_len[2]_ce_mux[0]  (
            .Z (_N5818),
            .I0 (cmd_req_error),
            .I1 (N242),
            .I2 (state_2),
            .I3 (cmd_data_len[2]),
            .I4 (cmd_req_ack),
            .ID (N234));

    GTP_DFF_CE /* \cmd_r1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cmd_r1[0]  (
            .Q (cmd_r1[0]),
            .C (N15_0),
            .CE (N270),
            .CLK (clk),
            .D (N251));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_C /* cmd_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        cmd_req_vname (
            .Q (cmd_req),
            .C (N15_0),
            .CLK (clk),
            .D (_N5817));
    // defparam cmd_req_vname.orig_name = cmd_req;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT5 /* \cmd_req_ce_mux[0]  */ #(
            .INIT(32'b11110011111100111111011100100010))
        \cmd_req_ce_mux[0]  (
            .Z (_N5817),
            .I0 (N234),
            .I1 (cmd_req_ack),
            .I2 (cmd_req_error),
            .I3 (cmd_req),
            .I4 (N233));
	// LUT = (I0&~I1)|(~I1&I4)|(I2&I3)|(I2&I4)|(~I0&I3&~I4) ;

    GTP_DFF_C /* sd_init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        sd_init_done_vname (
            .Q (sd_init_done),
            .C (N15_0),
            .CLK (clk),
            .D (_N5809));
    // defparam sd_init_done_vname.orig_name = sd_init_done;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT5 /* \sd_init_done_ce_mux[0]  */ #(
            .INIT(32'b00110011001100100010001000100010))
        \sd_init_done_ce_mux[0]  (
            .Z (_N5809),
            .I0 (sd_init_done),
            .I1 (state_0),
            .I2 (_N14),
            .I3 (state_4),
            .I4 (N33));
	// LUT = (I0&~I1)|(~I1&I2&I4)|(~I1&I3&I4) ;

    GTP_DFF_CE /* \sec_addr[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[0]  (
            .Q (sec_addr[0]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[0]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[1]  (
            .Q (sec_addr[1]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[1]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[2]  (
            .Q (sec_addr[2]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[2]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[3]  (
            .Q (sec_addr[3]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[3]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[4]  (
            .Q (sec_addr[4]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[4]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[5]  (
            .Q (sec_addr[5]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[5]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[6]  (
            .Q (sec_addr[6]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[6]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[7]  (
            .Q (sec_addr[7]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[7]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[8]  (
            .Q (sec_addr[8]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[8]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[9]  (
            .Q (sec_addr[9]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[9]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[10]  (
            .Q (sec_addr[10]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[10]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[11]  (
            .Q (sec_addr[11]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[11]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[12]  (
            .Q (sec_addr[12]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[12]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[13]  (
            .Q (sec_addr[13]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[13]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[14]  (
            .Q (sec_addr[14]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[14]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[15]  (
            .Q (sec_addr[15]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[15]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[16]  (
            .Q (sec_addr[16]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[16]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[17]  (
            .Q (sec_addr[17]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[17]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[18]  (
            .Q (sec_addr[18]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[18]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[19]  (
            .Q (sec_addr[19]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[19]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[20]  (
            .Q (sec_addr[20]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[20]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[21]  (
            .Q (sec_addr[21]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[21]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[22]  (
            .Q (sec_addr[22]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[22]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[23]  (
            .Q (sec_addr[23]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[23]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[24]  (
            .Q (sec_addr[24]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[24]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[25]  (
            .Q (sec_addr[25]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[25]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[26]  (
            .Q (sec_addr[26]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[26]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[27]  (
            .Q (sec_addr[27]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[27]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[28]  (
            .Q (sec_addr[28]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[28]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[29]  (
            .Q (sec_addr[29]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[29]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[30]  (
            .Q (sec_addr[30]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[30]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* \sec_addr[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \sec_addr[31]  (
            .Q (sec_addr[31]),
            .C (N15_0),
            .CE (N288),
            .CLK (clk),
            .D (N289[31]));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_P /* \spi_clk_div[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \spi_clk_div[3]  (
            .Q (spi_clk_div[7]),
            .CLK (clk),
            .D (_N5884),
            .P (N15_0));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT5 /* \spi_clk_div[3]_ce_mux[0]  */ #(
            .INIT(32'b11001100110111001100110011111100))
        \spi_clk_div[3]_ce_mux[0]  (
            .Z (_N5884),
            .I0 (N234),
            .I1 (state_0),
            .I2 (spi_clk_div[7]),
            .I3 (state_11),
            .I4 (N33));
	// LUT = (I1)|(I2&~I3&~I4)|(~I0&I2&~I3) ;

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N230),
            .CLK (clk),
            .D (1'b0),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (state_0));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (N215));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (_N18));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (N217));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_LUT5 /* \state[4:0]_fsm[4:0]_21  */ #(
            .INIT(32'b10101010100010101010000010000000))
        \state[4:0]_fsm[4:0]_21  (
            .Z (_N18),
            .I0 (cmd_req_ack),
            .I1 (state_4),
            .I2 (cmd_req_error),
            .I3 (_N14),
            .I4 (state_2));
	// LUT = (I0&~I2&I4)|(I0&I1&I2)|(I0&I2&I3) ;

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5 (
            .Q (N253),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (N288));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (N227));
    // defparam state_6_vname.orig_name = state_6;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (N228));
    // defparam state_10_vname.orig_name = state_10;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_11 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_11_vname (
            .Q (state_11),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (_N17));
    // defparam state_11_vname.orig_name = state_11;
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69

    GTP_DFF_CE /* state_12 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_12 (
            .Q (_N14),
            .C (N15_0),
            .CE (N230),
            .CLK (clk),
            .D (N218));
	// ../source/Peripheral/Sdcard/sd_card_sec_read_write.v:69


endmodule


module spi_master
(
    input [15:0] clk_div,
    input [7:0] data_in,
    input MISO,
    input N15_0,
    input sys_clk,
    input wr_req,
    output [7:0] data_out,
    output DCLK,
    output MOSI,
    output state_3
);
    wire [7:0] MOSI_shift;
    wire N13;
    wire N63;
    wire N89;
    wire N101;
    wire N148;
    wire N160;
    wire N161;
    wire [15:0] N163;
    wire [4:0] N165;
    wire N171;
    wire [7:0] N172;
    wire N177;
    wire [7:0] N178;
    wire _N1;
    wire _N8;
    wire _N11;
    wire _N12;
    wire _N13;
    wire _N411;
    wire _N1356;
    wire _N1357;
    wire _N1358;
    wire _N1359;
    wire _N1360;
    wire _N1361;
    wire _N1362;
    wire _N1363;
    wire _N1364;
    wire _N1365;
    wire _N1366;
    wire _N1367;
    wire _N1368;
    wire _N1369;
    wire _N1370;
    wire [15:0] clk_cnt;
    wire [4:0] clk_edge_cnt;
    wire [16:0] \sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co ;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_4;
    wire state_5;

    GTP_DFF_CE /* DCLK_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        DCLK_reg (
            .Q (DCLK),
            .C (N15_0),
            .CE (N160),
            .CLK (sys_clk),
            .D (N161));
	// ../source/Peripheral/Sdcard/spi_master.v:84

    GTP_DFF_CE /* \MISO_shift[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[0]  (
            .Q (data_out[0]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[0]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[1]  (
            .Q (data_out[1]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[1]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[2]  (
            .Q (data_out[2]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[2]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[3]  (
            .Q (data_out[3]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[3]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[4]  (
            .Q (data_out[4]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[4]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[5]  (
            .Q (data_out[5]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[5]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[6]  (
            .Q (data_out[6]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[6]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MISO_shift[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MISO_shift[7]  (
            .Q (data_out[7]),
            .C (N15_0),
            .CE (N177),
            .CLK (sys_clk),
            .D (N178[7]));
	// ../source/Peripheral/Sdcard/spi_master.v:123

    GTP_DFF_CE /* \MOSI_shift[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[0]  (
            .Q (MOSI_shift[0]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[0]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[1]  (
            .Q (MOSI_shift[1]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[1]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[2]  (
            .Q (MOSI_shift[2]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[2]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[3]  (
            .Q (MOSI_shift[3]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[3]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[4]  (
            .Q (MOSI_shift[4]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[4]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[5]  (
            .Q (MOSI_shift[5]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[5]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[6]  (
            .Q (MOSI_shift[6]),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[6]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_DFF_CE /* \MOSI_shift[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \MOSI_shift[7]  (
            .Q (MOSI),
            .C (N15_0),
            .CE (N171),
            .CLK (sys_clk),
            .D (N172[7]));
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT5CARRY /* \N13.eq_0  */ #(
            .INIT(32'b00000000100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_0  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [0] ),
            .Z (),
            .CIN (),
            .I0 (1'b0),
            .I1 (clk_cnt[0]),
            .I2 (),
            .I3 (clk_cnt[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_1  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [2] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [0] ),
            .I0 (1'b0),
            .I1 (clk_cnt[2]),
            .I2 (clk_div[7]),
            .I3 (clk_cnt[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_2  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [4] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [2] ),
            .I0 (clk_div[7]),
            .I1 (clk_cnt[4]),
            .I2 (clk_div[7]),
            .I3 (clk_cnt[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_3  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [6] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [4] ),
            .I0 (clk_div[7]),
            .I1 (clk_cnt[6]),
            .I2 (clk_div[7]),
            .I3 (clk_cnt[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_4  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_4  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [8] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [6] ),
            .I0 (1'b0),
            .I1 (clk_cnt[8]),
            .I2 (),
            .I3 (clk_cnt[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_5  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_5  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [10] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [8] ),
            .I0 (1'b0),
            .I1 (clk_cnt[10]),
            .I2 (),
            .I3 (clk_cnt[11]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_6  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_6  (
            .COUT (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [12] ),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [10] ),
            .I0 (1'b0),
            .I1 (clk_cnt[12]),
            .I2 (),
            .I3 (clk_cnt[13]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT5CARRY /* \N13.eq_7  */ #(
            .INIT(32'b00000000000000000000000010011001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N13.eq_7  (
            .COUT (N13),
            .Z (),
            .CIN (\sd_card_weight_inst/sd_card_top_m0/spi_master_m0/N13.co [12] ),
            .I0 (1'b0),
            .I1 (clk_cnt[14]),
            .I2 (),
            .I3 (clk_cnt[15]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I3) | (I0 & I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:57

    GTP_LUT2 /* N63 */ #(
            .INIT(4'b1110))
        N63_vname (
            .Z (N63),
            .I0 (state_2),
            .I1 (state_4));
    // defparam N63_vname.orig_name = N63;
	// LUT = (I0)|(I1) ;
	// ../source/Peripheral/Sdcard/spi_master.v:96

    GTP_LUT5CARRY /* N65_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_1 (
            .COUT (_N1356),
            .Z (N163[0]),
            .CIN (),
            .I0 (clk_cnt[0]),
            .I1 (N63),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_2 (
            .COUT (_N1357),
            .Z (N163[1]),
            .CIN (_N1356),
            .I0 (clk_cnt[0]),
            .I1 (N63),
            .I2 (clk_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_3 (
            .COUT (_N1358),
            .Z (N163[2]),
            .CIN (_N1357),
            .I0 (),
            .I1 (clk_cnt[2]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_4 (
            .COUT (_N1359),
            .Z (N163[3]),
            .CIN (_N1358),
            .I0 (),
            .I1 (clk_cnt[3]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_5 (
            .COUT (_N1360),
            .Z (N163[4]),
            .CIN (_N1359),
            .I0 (),
            .I1 (clk_cnt[4]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_6 (
            .COUT (_N1361),
            .Z (N163[5]),
            .CIN (_N1360),
            .I0 (),
            .I1 (clk_cnt[5]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_7 (
            .COUT (_N1362),
            .Z (N163[6]),
            .CIN (_N1361),
            .I0 (),
            .I1 (clk_cnt[6]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_8 (
            .COUT (_N1363),
            .Z (N163[7]),
            .CIN (_N1362),
            .I0 (),
            .I1 (clk_cnt[7]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_9 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_9 (
            .COUT (_N1364),
            .Z (N163[8]),
            .CIN (_N1363),
            .I0 (),
            .I1 (clk_cnt[8]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_10 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_10 (
            .COUT (_N1365),
            .Z (N163[9]),
            .CIN (_N1364),
            .I0 (),
            .I1 (clk_cnt[9]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_11 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_11 (
            .COUT (_N1366),
            .Z (N163[10]),
            .CIN (_N1365),
            .I0 (),
            .I1 (clk_cnt[10]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_12 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_12 (
            .COUT (_N1367),
            .Z (N163[11]),
            .CIN (_N1366),
            .I0 (),
            .I1 (clk_cnt[11]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_13 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_13 (
            .COUT (_N1368),
            .Z (N163[12]),
            .CIN (_N1367),
            .I0 (),
            .I1 (clk_cnt[12]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_14 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_14 (
            .COUT (_N1369),
            .Z (N163[13]),
            .CIN (_N1368),
            .I0 (),
            .I1 (clk_cnt[13]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_15 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_15 (
            .COUT (_N1370),
            .Z (N163[14]),
            .CIN (_N1369),
            .I0 (),
            .I1 (clk_cnt[14]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT5CARRY /* N65_16 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N65_16 (
            .COUT (),
            .Z (N163[15]),
            .CIN (_N1370),
            .I0 (),
            .I1 (clk_cnt[15]),
            .I2 (),
            .I3 (N63),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Peripheral/Sdcard/spi_master.v:97

    GTP_LUT4 /* N75_ac3 */ #(
            .INIT(16'b1000000000000000))
        N75_ac3 (
            .Z (_N411),
            .I0 (clk_edge_cnt[3]),
            .I1 (clk_edge_cnt[2]),
            .I2 (clk_edge_cnt[1]),
            .I3 (clk_edge_cnt[0]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT2 /* N89 */ #(
            .INIT(4'b1000))
        N89_vname (
            .Z (N89),
            .I0 (wr_req),
            .I1 (state_0));
    // defparam N89_vname.orig_name = N89;
	// LUT = I0&I1 ;
	// ../source/Peripheral/Sdcard/spi_master.v:114

    GTP_LUT4 /* N101 */ #(
            .INIT(16'b1111111111111110))
        N101_vname (
            .Z (N101),
            .I0 (clk_edge_cnt[2]),
            .I1 (clk_edge_cnt[1]),
            .I2 (clk_edge_cnt[4]),
            .I3 (clk_edge_cnt[3]));
    // defparam N101_vname.orig_name = N101;
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* N148_1 */ #(
            .INIT(4'b0100))
        N148_1 (
            .Z (N165[0]),
            .I0 (clk_edge_cnt[0]),
            .I1 (state_1));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* N148_5 */ #(
            .INIT(32'b00001000000000000000000000000000))
        N148_5 (
            .Z (N148),
            .I0 (clk_edge_cnt[3]),
            .I1 (clk_edge_cnt[2]),
            .I2 (clk_edge_cnt[4]),
            .I3 (clk_edge_cnt[1]),
            .I4 (clk_edge_cnt[0]));
	// LUT = I0&I1&~I2&I3&I4 ;

    GTP_LUT2 /* N160 */ #(
            .INIT(4'b1110))
        N160_vname (
            .Z (N160),
            .I0 (state_0),
            .I1 (state_1));
    // defparam N160_vname.orig_name = N160;
	// LUT = (I0)|(I1) ;
	// ../source/Peripheral/Sdcard/spi_master.v:84

    GTP_LUT2 /* N161 */ #(
            .INIT(4'b1101))
        N161_vname (
            .Z (N161),
            .I0 (DCLK),
            .I1 (state_0));
    // defparam N161_vname.orig_name = N161;
	// LUT = (~I0)|(I1) ;

    GTP_LUT3 /* \N165[1]  */ #(
            .INIT(8'b01100000))
        \N165[1]  (
            .Z (N165[1]),
            .I0 (clk_edge_cnt[0]),
            .I1 (clk_edge_cnt[1]),
            .I2 (state_1));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N165[2]  */ #(
            .INIT(16'b0110110000000000))
        \N165[2]  (
            .Z (N165[2]),
            .I0 (clk_edge_cnt[0]),
            .I1 (clk_edge_cnt[2]),
            .I2 (clk_edge_cnt[1]),
            .I3 (state_1));
	// LUT = (I1&~I2&I3)|(~I0&I1&I3)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N165[3]  */ #(
            .INIT(32'b01101100110011000000000000000000))
        \N165[3]  (
            .Z (N165[3]),
            .I0 (clk_edge_cnt[0]),
            .I1 (clk_edge_cnt[3]),
            .I2 (clk_edge_cnt[1]),
            .I3 (clk_edge_cnt[2]),
            .I4 (state_1));
	// LUT = (I1&~I3&I4)|(I1&~I2&I4)|(~I0&I1&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT3 /* \N165[4]  */ #(
            .INIT(8'b00101000))
        \N165[4]  (
            .Z (N165[4]),
            .I0 (state_1),
            .I1 (clk_edge_cnt[4]),
            .I2 (_N411));
	// LUT = (I0&I1&~I2)|(I0&~I1&I2) ;

    GTP_LUT5 /* N171_1 */ #(
            .INIT(32'b11000000111010101100000011000000))
        N171_1 (
            .Z (N171),
            .I0 (state_1),
            .I1 (state_0),
            .I2 (wr_req),
            .I3 (clk_edge_cnt[0]),
            .I4 (N101));
	// LUT = (I1&I2)|(I0&~I3&I4) ;

    GTP_LUT4 /* \N172_1[0]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[0]  (
            .Z (N172[0]),
            .I0 (wr_req),
            .I1 (MOSI),
            .I2 (data_in[0]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[1]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[1]  (
            .Z (N172[1]),
            .I0 (wr_req),
            .I1 (MOSI_shift[0]),
            .I2 (data_in[1]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[2]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[2]  (
            .Z (N172[2]),
            .I0 (wr_req),
            .I1 (MOSI_shift[1]),
            .I2 (data_in[2]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[3]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[3]  (
            .Z (N172[3]),
            .I0 (wr_req),
            .I1 (MOSI_shift[2]),
            .I2 (data_in[3]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[4]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[4]  (
            .Z (N172[4]),
            .I0 (wr_req),
            .I1 (MOSI_shift[3]),
            .I2 (data_in[4]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[5]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[5]  (
            .Z (N172[5]),
            .I0 (wr_req),
            .I1 (MOSI_shift[4]),
            .I2 (data_in[5]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[6]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[6]  (
            .Z (N172[6]),
            .I0 (wr_req),
            .I1 (MOSI_shift[5]),
            .I2 (data_in[6]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* \N172_1[7]  */ #(
            .INIT(16'b1110010011001100))
        \N172_1[7]  (
            .Z (N172[7]),
            .I0 (wr_req),
            .I1 (MOSI_shift[6]),
            .I2 (data_in[7]),
            .I3 (state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Peripheral/Sdcard/spi_master.v:111

    GTP_LUT4 /* N177_1 */ #(
            .INIT(16'b1110110010100000))
        N177_1 (
            .Z (N177),
            .I0 (state_0),
            .I1 (clk_edge_cnt[0]),
            .I2 (wr_req),
            .I3 (state_1));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT3 /* \N178_1[0]  */ #(
            .INIT(8'b01001100))
        \N178_1[0]  (
            .Z (N178[0]),
            .I0 (wr_req),
            .I1 (MISO),
            .I2 (state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N178_1[1]  */ #(
            .INIT(8'b01110000))
        \N178_1[1]  (
            .Z (N178[1]),
            .I0 (state_0),
            .I1 (wr_req),
            .I2 (data_out[0]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N178_1[2]  */ #(
            .INIT(8'b01110000))
        \N178_1[2]  (
            .Z (N178[2]),
            .I0 (state_0),
            .I1 (wr_req),
            .I2 (data_out[1]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N178_1[3]  */ #(
            .INIT(8'b01110000))
        \N178_1[3]  (
            .Z (N178[3]),
            .I0 (state_0),
            .I1 (wr_req),
            .I2 (data_out[2]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N178_1[4]  */ #(
            .INIT(8'b01110000))
        \N178_1[4]  (
            .Z (N178[4]),
            .I0 (state_0),
            .I1 (wr_req),
            .I2 (data_out[3]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N178_1[5]  */ #(
            .INIT(8'b01110000))
        \N178_1[5]  (
            .Z (N178[5]),
            .I0 (state_0),
            .I1 (wr_req),
            .I2 (data_out[4]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N178_1[6]  */ #(
            .INIT(8'b00101010))
        \N178_1[6]  (
            .Z (N178[6]),
            .I0 (data_out[5]),
            .I1 (wr_req),
            .I2 (state_0));
	// LUT = (I0&~I2)|(I0&~I1) ;

    GTP_LUT3 /* \N178_1[7]  */ #(
            .INIT(8'b00101010))
        \N178_1[7]  (
            .Z (N178[7]),
            .I0 (data_out[6]),
            .I1 (wr_req),
            .I2 (state_0));
	// LUT = (I0&~I2)|(I0&~I1) ;

    GTP_DFF_C /* \clk_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[0]  (
            .Q (clk_cnt[0]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[0]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[1]  (
            .Q (clk_cnt[1]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[1]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[2]  (
            .Q (clk_cnt[2]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[2]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[3]  (
            .Q (clk_cnt[3]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[3]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[4]  (
            .Q (clk_cnt[4]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[4]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[5]  (
            .Q (clk_cnt[5]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[5]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[6]  (
            .Q (clk_cnt[6]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[6]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[7]  (
            .Q (clk_cnt[7]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[7]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[8]  (
            .Q (clk_cnt[8]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[8]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[9]  (
            .Q (clk_cnt[9]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[9]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[10]  (
            .Q (clk_cnt[10]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[10]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[11]  (
            .Q (clk_cnt[11]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[11]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[12]  (
            .Q (clk_cnt[12]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[12]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[13]  (
            .Q (clk_cnt[13]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[13]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[14]  (
            .Q (clk_cnt[14]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[14]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_C /* \clk_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_cnt[15]  (
            .Q (clk_cnt[15]),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N163[15]));
	// ../source/Peripheral/Sdcard/spi_master.v:93

    GTP_DFF_CE /* \clk_edge_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_edge_cnt[0]  (
            .Q (clk_edge_cnt[0]),
            .C (N15_0),
            .CE (N160),
            .CLK (sys_clk),
            .D (N165[0]));
	// ../source/Peripheral/Sdcard/spi_master.v:102

    GTP_DFF_CE /* \clk_edge_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_edge_cnt[1]  (
            .Q (clk_edge_cnt[1]),
            .C (N15_0),
            .CE (N160),
            .CLK (sys_clk),
            .D (N165[1]));
	// ../source/Peripheral/Sdcard/spi_master.v:102

    GTP_DFF_CE /* \clk_edge_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_edge_cnt[2]  (
            .Q (clk_edge_cnt[2]),
            .C (N15_0),
            .CE (N160),
            .CLK (sys_clk),
            .D (N165[2]));
	// ../source/Peripheral/Sdcard/spi_master.v:102

    GTP_DFF_CE /* \clk_edge_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_edge_cnt[3]  (
            .Q (clk_edge_cnt[3]),
            .C (N15_0),
            .CE (N160),
            .CLK (sys_clk),
            .D (N165[3]));
	// ../source/Peripheral/Sdcard/spi_master.v:102

    GTP_DFF_CE /* \clk_edge_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \clk_edge_cnt[4]  (
            .Q (clk_edge_cnt[4]),
            .C (N15_0),
            .CE (N160),
            .CLK (sys_clk),
            .D (N165[4]));
	// ../source/Peripheral/Sdcard/spi_master.v:102

    GTP_DFF_P /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CLK (sys_clk),
            .D (_N13),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_DFF_C /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N1));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_DFF_C /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N12));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_LUT2 /* \state[2:0]_fsm[2:0]_2  */ #(
            .INIT(4'b1000))
        \state[2:0]_fsm[2:0]_2  (
            .Z (_N1),
            .I0 (state_2),
            .I1 (N13));
	// LUT = I0&I1 ;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_LUT2 /* \state[2:0]_fsm[2:0]_9  */ #(
            .INIT(4'b1000))
        \state[2:0]_fsm[2:0]_9  (
            .Z (_N8),
            .I0 (state_4),
            .I1 (N13));
	// LUT = I0&I1 ;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_LUT4 /* \state[2:0]_fsm[2:0]_12  */ #(
            .INIT(16'b1000100011111000))
        \state[2:0]_fsm[2:0]_12  (
            .Z (_N11),
            .I0 (N148),
            .I1 (state_1),
            .I2 (state_4),
            .I3 (N13));
	// LUT = (I2&~I3)|(I0&I1) ;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_LUT3 /* \state[2:0]_fsm[2:0]_14  */ #(
            .INIT(8'b11011100))
        \state[2:0]_fsm[2:0]_14  (
            .Z (_N13),
            .I0 (wr_req),
            .I1 (state_5),
            .I2 (state_0));
	// LUT = (I1)|(~I0&I2) ;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_LUT5 /* \state[2:0]_fsm[2:0]_15_3  */ #(
            .INIT(32'b11011101110011001111110111111100))
        \state[2:0]_fsm[2:0]_15_3  (
            .Z (_N12),
            .I0 (N148),
            .I1 (N89),
            .I2 (state_2),
            .I3 (state_1),
            .I4 (N13));
	// LUT = (I1)|(I2&~I4)|(~I0&I3) ;

    GTP_DFF_C /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N8));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_DFF_C /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N11));
    // defparam state_4_vname.orig_name = state_4;
	// ../source/Peripheral/Sdcard/spi_master.v:41

    GTP_DFF_C /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N15_0),
            .CLK (sys_clk),
            .D (state_3));
    // defparam state_5_vname.orig_name = state_5;
	// ../source/Peripheral/Sdcard/spi_master.v:41


endmodule


module sd_card_top
(
    input [31:0] sd_sec_read_addr,
    input N15_0,
    input SD_MISO,
    input clk,
    input sd_sec_read,
    output [7:0] sd_sec_read_data,
    output SD_DCLK,
    output SD_MOSI,
    output SD_nCS,
    output block_read_valid,
    output \sd_card_sec_read_write_m0/state_6 ,
    output sd_init_done,
    output sd_sec_read_end
);
    wire block_read_req;
    wire block_read_req_ack;
    wire [15:0] clk_div;
    wire [47:0] cmd;
    wire [15:0] cmd_data_len;
    wire [7:0] cmd_r1;
    wire cmd_req;
    wire cmd_req_ack;
    wire cmd_req_error;
    wire [15:0] spi_clk_div;
    wire [7:0] spi_data_in;
    wire [7:0] spi_data_out;
    wire spi_wr_ack;
    wire spi_wr_req;
    wire \sd_card_cmd_m0_clk_div[0]_floating ;
    wire \sd_card_cmd_m0_clk_div[1]_floating ;
    wire \sd_card_cmd_m0_clk_div[2]_floating ;
    wire \sd_card_cmd_m0_clk_div[3]_floating ;
    wire \sd_card_cmd_m0_clk_div[4]_floating ;
    wire \sd_card_cmd_m0_clk_div[5]_floating ;
    wire \sd_card_cmd_m0_clk_div[6]_floating ;
    wire \sd_card_cmd_m0_clk_div[8]_floating ;
    wire \sd_card_cmd_m0_clk_div[9]_floating ;
    wire \sd_card_cmd_m0_clk_div[10]_floating ;
    wire \sd_card_cmd_m0_clk_div[11]_floating ;
    wire \sd_card_cmd_m0_clk_div[12]_floating ;
    wire \sd_card_cmd_m0_clk_div[13]_floating ;
    wire \sd_card_cmd_m0_clk_div[14]_floating ;
    wire \sd_card_cmd_m0_clk_div[15]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[0]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[2]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[3]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[5]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[41]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[46]_floating ;
    wire \sd_card_sec_read_write_m0_cmd[47]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[0]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[1]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[3]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[4]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[5]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[6]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[7]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[8]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[9]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[10]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[11]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[12]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[13]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[14]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_data_len[15]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[1]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[2]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[3]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[4]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[5]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[6]_floating ;
    wire \sd_card_sec_read_write_m0_cmd_r1[7]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[0]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[1]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[2]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[3]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[4]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[5]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[6]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[8]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[9]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[10]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[11]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[12]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[13]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[14]_floating ;
    wire \sd_card_sec_read_write_m0_spi_clk_div[15]_floating ;

    sd_card_cmd sd_card_cmd_m0 (
            .clk_div ({\sd_card_cmd_m0_clk_div[15]_floating , \sd_card_cmd_m0_clk_div[14]_floating , \sd_card_cmd_m0_clk_div[13]_floating , \sd_card_cmd_m0_clk_div[12]_floating , \sd_card_cmd_m0_clk_div[11]_floating , \sd_card_cmd_m0_clk_div[10]_floating , \sd_card_cmd_m0_clk_div[9]_floating , \sd_card_cmd_m0_clk_div[8]_floating , clk_div[7], \sd_card_cmd_m0_clk_div[6]_floating , \sd_card_cmd_m0_clk_div[5]_floating , \sd_card_cmd_m0_clk_div[4]_floating , \sd_card_cmd_m0_clk_div[3]_floating , \sd_card_cmd_m0_clk_div[2]_floating , \sd_card_cmd_m0_clk_div[1]_floating , \sd_card_cmd_m0_clk_div[0]_floating }),
            .\sd_card_weight_inst/sd_sec_read_data  (sd_sec_read_data),
            .spi_data_in (spi_data_in),
            .cmd ({1'bz, 1'bz, cmd[45], cmd[44], cmd[43], cmd[42], 1'bz, cmd[40], cmd[39], cmd[38], cmd[37], cmd[36], cmd[35], cmd[34], cmd[33], cmd[32], cmd[31], cmd[30], cmd[29], cmd[28], cmd[27], cmd[26], cmd[25], cmd[24], cmd[23], cmd[22], cmd[21], cmd[20], cmd[19], cmd[18], cmd[17], cmd[16], cmd[15], cmd[14], cmd[13], cmd[12], cmd[11], cmd[10], cmd[9], cmd[8], cmd[7], cmd[6], 1'bz, cmd[4], 1'bz, 1'bz, cmd[1], 1'bz}),
            .cmd_r1 ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, cmd_r1[0]}),
            .spi_clk_div ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, spi_clk_div[7], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .spi_data_out (spi_data_out),
            .block_read_valid (block_read_valid),
            .cmd_req_error (cmd_req_error),
            .nt_sd_ncs (SD_nCS),
            .spi_wr_req (spi_wr_req),
            .state_8 (block_read_req_ack),
            .state_17 (cmd_req_ack),
            .N15_0 (N15_0),
            .N77 (cmd_data_len[2]),
            .block_read_req (block_read_req),
            .cmd_req (cmd_req),
            .spi_wr_ack (spi_wr_ack),
            .sys_clk (clk));
	// ../source/Peripheral/Sdcard/sd_card_top.v:247

    sd_card_sec_read_write sd_card_sec_read_write_m0 (
            .cmd ({\sd_card_sec_read_write_m0_cmd[47]_floating , \sd_card_sec_read_write_m0_cmd[46]_floating , cmd[45], cmd[44], cmd[43], cmd[42], \sd_card_sec_read_write_m0_cmd[41]_floating , cmd[40], cmd[39], cmd[38], cmd[37], cmd[36], cmd[35], cmd[34], cmd[33], cmd[32], cmd[31], cmd[30], cmd[29], cmd[28], cmd[27], cmd[26], cmd[25], cmd[24], cmd[23], cmd[22], cmd[21], cmd[20], cmd[19], cmd[18], cmd[17], cmd[16], cmd[15], cmd[14], cmd[13], cmd[12], cmd[11], cmd[10], cmd[9], cmd[8], cmd[7], cmd[6], \sd_card_sec_read_write_m0_cmd[5]_floating , cmd[4], \sd_card_sec_read_write_m0_cmd[3]_floating , \sd_card_sec_read_write_m0_cmd[2]_floating , cmd[1], \sd_card_sec_read_write_m0_cmd[0]_floating }),
            .cmd_data_len ({\sd_card_sec_read_write_m0_cmd_data_len[15]_floating , \sd_card_sec_read_write_m0_cmd_data_len[14]_floating , \sd_card_sec_read_write_m0_cmd_data_len[13]_floating , \sd_card_sec_read_write_m0_cmd_data_len[12]_floating , \sd_card_sec_read_write_m0_cmd_data_len[11]_floating , \sd_card_sec_read_write_m0_cmd_data_len[10]_floating , \sd_card_sec_read_write_m0_cmd_data_len[9]_floating , \sd_card_sec_read_write_m0_cmd_data_len[8]_floating , \sd_card_sec_read_write_m0_cmd_data_len[7]_floating , \sd_card_sec_read_write_m0_cmd_data_len[6]_floating , \sd_card_sec_read_write_m0_cmd_data_len[5]_floating , \sd_card_sec_read_write_m0_cmd_data_len[4]_floating , \sd_card_sec_read_write_m0_cmd_data_len[3]_floating , cmd_data_len[2], \sd_card_sec_read_write_m0_cmd_data_len[1]_floating , \sd_card_sec_read_write_m0_cmd_data_len[0]_floating }),
            .cmd_r1 ({\sd_card_sec_read_write_m0_cmd_r1[7]_floating , \sd_card_sec_read_write_m0_cmd_r1[6]_floating , \sd_card_sec_read_write_m0_cmd_r1[5]_floating , \sd_card_sec_read_write_m0_cmd_r1[4]_floating , \sd_card_sec_read_write_m0_cmd_r1[3]_floating , \sd_card_sec_read_write_m0_cmd_r1[2]_floating , \sd_card_sec_read_write_m0_cmd_r1[1]_floating , cmd_r1[0]}),
            .spi_clk_div ({\sd_card_sec_read_write_m0_spi_clk_div[15]_floating , \sd_card_sec_read_write_m0_spi_clk_div[14]_floating , \sd_card_sec_read_write_m0_spi_clk_div[13]_floating , \sd_card_sec_read_write_m0_spi_clk_div[12]_floating , \sd_card_sec_read_write_m0_spi_clk_div[11]_floating , \sd_card_sec_read_write_m0_spi_clk_div[10]_floating , \sd_card_sec_read_write_m0_spi_clk_div[9]_floating , \sd_card_sec_read_write_m0_spi_clk_div[8]_floating , spi_clk_div[7], \sd_card_sec_read_write_m0_spi_clk_div[6]_floating , \sd_card_sec_read_write_m0_spi_clk_div[5]_floating , \sd_card_sec_read_write_m0_spi_clk_div[4]_floating , \sd_card_sec_read_write_m0_spi_clk_div[3]_floating , \sd_card_sec_read_write_m0_spi_clk_div[2]_floating , \sd_card_sec_read_write_m0_spi_clk_div[1]_floating , \sd_card_sec_read_write_m0_spi_clk_div[0]_floating }),
            .N289 (sd_sec_read_addr),
            .block_read_req (block_read_req),
            .cmd_req (cmd_req),
            .sd_init_done (sd_init_done),
            .state_6 (\sd_card_sec_read_write_m0/state_6 ),
            .state_10 (sd_sec_read_end),
            .N15_0 (N15_0),
            ._N7 (sd_sec_read),
            .block_read_req_ack (block_read_req_ack),
            .clk (clk),
            .cmd_req_ack (cmd_req_ack),
            .cmd_req_error (cmd_req_error));
	// ../source/Peripheral/Sdcard/sd_card_top.v:216

    spi_master spi_master_m0 (
            .data_out (spi_data_out),
            .clk_div ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, clk_div[7], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .data_in (spi_data_in),
            .DCLK (SD_DCLK),
            .MOSI (SD_MOSI),
            .state_3 (spi_wr_ack),
            .MISO (SD_MISO),
            .N15_0 (N15_0),
            .sys_clk (clk),
            .wr_req (spi_wr_req));
	// ../source/Peripheral/Sdcard/sd_card_top.v:274


endmodule


module sd_card_weight
(
    input N15_0,
    input SD_MISO,
    input clk,
    input key,
    input nt_rst_n,
    output [3:0] state_code,
    output SD_DCLK,
    output SD_MOSI,
    output SD_nCS
);
    wire button_negedge;
    wire \sd_card_top_m0/block_read_valid ;
    wire \sd_card_top_m0/sd_card_sec_read_write_m0/state_6 ;
    wire sd_init_done;
    wire sd_sec_read;
    wire [31:0] sd_sec_read_addr;
    wire [7:0] sd_sec_read_data;
    wire sd_sec_read_end;
    wire \pt_read_m0_state_code[1]_floating ;
    wire \pt_read_m0_state_code[2]_floating ;
    wire \pt_read_m0_state_code[3]_floating ;

    ax_debounce ax_debounce_m0 (
            .button_negedge (button_negedge),
            .N15_0 (N15_0),
            .button_in (key),
            .clk (clk));
	// ../source/Peripheral/sd_card_weight.v:24

    pt_read pt_read_m0 (
            .sd_sec_read_addr (sd_sec_read_addr),
            .state_code ({\pt_read_m0_state_code[3]_floating , \pt_read_m0_state_code[2]_floating , \pt_read_m0_state_code[1]_floating , state_code[0]}),
            .sd_sec_read_data (sd_sec_read_data),
            .sd_sec_read (sd_sec_read),
            .N15_0 (N15_0),
            .N354 (nt_rst_n),
            .clk (clk),
            .find (button_negedge),
            .\sd_card_weight_inst/sd_card_top_m0/block_read_valid  (\sd_card_top_m0/block_read_valid ),
            .\sd_card_weight_inst/sd_card_top_m0/sd_card_sec_read_write_m0/state_6  (\sd_card_top_m0/sd_card_sec_read_write_m0/state_6 ),
            .sd_init_done (sd_init_done),
            .sd_sec_read_end (sd_sec_read_end));
	// ../source/Peripheral/sd_card_weight.v:45

    sd_card_top sd_card_top_m0 (
            .sd_sec_read_data (sd_sec_read_data),
            .sd_sec_read_addr (sd_sec_read_addr),
            .SD_DCLK (SD_DCLK),
            .SD_MOSI (SD_MOSI),
            .SD_nCS (SD_nCS),
            .block_read_valid (\sd_card_top_m0/block_read_valid ),
            .\sd_card_sec_read_write_m0/state_6  (\sd_card_top_m0/sd_card_sec_read_write_m0/state_6 ),
            .sd_init_done (sd_init_done),
            .sd_sec_read_end (sd_sec_read_end),
            .N15_0 (N15_0),
            .SD_MISO (SD_MISO),
            .clk (clk),
            .sd_sec_read (sd_sec_read));
	// ../source/Peripheral/sd_card_weight.v:64


endmodule


module aq_axi_master
(
    input [31:0] RD_ADRS,
    input [31:0] RD_LEN,
    input [31:0] WR_ADRS,
    input [31:0] WR_LEN,
    input ACLK,
    input ARESETN,
    input M_AXI_ARREADY,
    input M_AXI_RLAST,
    input M_AXI_RREADY,
    input N15_0,
    input N97,
    input RD_START,
    input _N1,
    input _N8,
    input s00_axi_bready,
    output [31:0] M_AXI_ARADDR,
    output [7:0] M_AXI_ARLEN,
    output [31:0] M_AXI_AWADDR,
    output [7:0] M_AXI_AWLEN,
    output [31:0] N120,
    output [31:0] N245,
    output M_AXI_ARVALID,
    output M_AXI_AWVALID,
    output M_AXI_WLAST,
    output N5,
    output WR_FIFO_RE,
    output _N15,
    output rd_first_data,
    output rd_state_5,
    output reg_wvalid
);
    wire [31:0] DEBUG;
    wire N23;
    wire [31:0] N54;
    wire [20:0] N76;
    wire [7:0] N88;
    wire [7:0] N104;
    wire N137;
    wire [31:0] N213;
    wire [20:0] N227;
    wire [7:0] N236;
    wire [7:0] N250;
    wire N347;
    wire N369;
    wire N444;
    wire [31:0] N445;
    wire N460;
    wire [31:0] N466;
    wire N472;
    wire N475;
    wire N496;
    wire [7:0] N497;
    wire N500;
    wire N507;
    wire N508;
    wire N509;
    wire N512;
    wire [31:0] N518;
    wire N523;
    wire [7:0] N535;
    wire N536;
    wire N540;
    wire N543;
    wire N549;
    wire N555;
    wire N586;
    wire N587;
    wire N591;
    wire N596;
    wire N601;
    wire N606;
    wire N611;
    wire N616;
    wire N621;
    wire N626;
    wire N631;
    wire N636;
    wire N641;
    wire N646;
    wire N651;
    wire N656;
    wire N661;
    wire N666;
    wire N671;
    wire N676;
    wire N681;
    wire N686;
    wire N691;
    wire N697;
    wire N735;
    wire N741;
    wire N747;
    wire N753;
    wire N759;
    wire N765;
    wire N771;
    wire N777;
    wire N783;
    wire N789;
    wire N795;
    wire N801;
    wire N807;
    wire N813;
    wire _N2;
    wire _N6;
    wire _N7;
    wire _N9;
    wire _N11;
    wire _N13;
    wire _N14;
    wire _N22;
    wire _N23;
    wire _N1273;
    wire _N1274;
    wire _N1275;
    wire _N1276;
    wire _N1277;
    wire _N1278;
    wire _N1279;
    wire _N1280;
    wire _N1281;
    wire _N1282;
    wire _N1283;
    wire _N1284;
    wire _N1285;
    wire _N1286;
    wire _N1287;
    wire _N1288;
    wire _N1289;
    wire _N1290;
    wire _N1291;
    wire _N1292;
    wire _N1293;
    wire _N1294;
    wire _N1295;
    wire _N1296;
    wire _N1297;
    wire _N1298;
    wire _N1299;
    wire _N1300;
    wire _N1301;
    wire _N1302;
    wire _N1303;
    wire _N1312;
    wire _N1313;
    wire _N1314;
    wire _N1315;
    wire _N1316;
    wire _N1317;
    wire _N1318;
    wire _N1319;
    wire _N1320;
    wire _N1321;
    wire _N1322;
    wire _N1323;
    wire _N1324;
    wire _N1325;
    wire _N1326;
    wire _N1327;
    wire _N1328;
    wire _N1329;
    wire _N1330;
    wire _N1331;
    wire _N1334;
    wire _N1335;
    wire _N1336;
    wire _N1337;
    wire _N1338;
    wire _N1339;
    wire _N1340;
    wire _N1341;
    wire _N1342;
    wire _N1343;
    wire _N1344;
    wire _N1345;
    wire _N1346;
    wire _N1347;
    wire _N1348;
    wire _N1349;
    wire _N1350;
    wire _N1351;
    wire _N1352;
    wire _N1353;
    wire _N2816;
    wire _N2820;
    wire _N4819;
    wire _N5795;
    wire _N5803;
    wire _N5804;
    wire _N5805;
    wire _N5806;
    wire _N5807;
    wire _N5995;
    wire _N5997;
    wire _N5999;
    wire _N6000;
    wire _N6001;
    wire _N6385;
    wire _N6430;
    wire _N6475;
    wire _N6476;
    wire _N6480;
    wire _N6493;
    wire _N6494;
    wire _N6496;
    wire _N6497;
    wire _N6498;
    wire [31:0] rd_fifo_cnt;
    wire rd_fifo_enable;
    wire rd_state_0;
    wire rd_state_2;
    wire rd_state_3;
    wire rd_state_4;
    wire reg_r_last;
    wire [31:0] reg_rd_len;
    wire reg_w_last;
    wire [32:0] \u_aq_axi_master/N23.co ;
    wire [21:0] \u_aq_axi_master/N76.co ;
    wire [8:0] \u_aq_axi_master/N104.co ;
    wire [21:0] \u_aq_axi_master/N227.co ;
    wire [8:0] \u_aq_axi_master/N250.co ;
    wire wr_state_0;
    wire wr_state_3;
    wire wr_state_4;
    wire wr_state_5;

    GTP_LUT3 /* N5_5 */ #(
            .INIT(8'b10000000))
        N5_5 (
            .Z (N5),
            .I0 (reg_wvalid),
            .I1 (rd_fifo_enable),
            .I2 (N97));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N6 */ #(
            .INIT(16'b1110110011001100))
        N6 (
            .Z (WR_FIFO_RE),
            .I0 (reg_wvalid),
            .I1 (rd_first_data),
            .I2 (rd_fifo_enable),
            .I3 (N97));
	// LUT = (I1)|(I0&I2&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:110

    GTP_LUT5CARRY /* N10_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_1 (
            .COUT (_N1273),
            .Z (N445[0]),
            .CIN (),
            .I0 (rd_fifo_cnt[0]),
            .I1 (WR_FIFO_RE),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_2 (
            .COUT (_N1274),
            .Z (N445[1]),
            .CIN (_N1273),
            .I0 (rd_fifo_cnt[0]),
            .I1 (WR_FIFO_RE),
            .I2 (rd_fifo_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_3 (
            .COUT (_N1275),
            .Z (N445[2]),
            .CIN (_N1274),
            .I0 (),
            .I1 (rd_fifo_cnt[2]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_4 (
            .COUT (_N1276),
            .Z (N445[3]),
            .CIN (_N1275),
            .I0 (),
            .I1 (rd_fifo_cnt[3]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_5 (
            .COUT (_N1277),
            .Z (N445[4]),
            .CIN (_N1276),
            .I0 (),
            .I1 (rd_fifo_cnt[4]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_6 (
            .COUT (_N1278),
            .Z (N445[5]),
            .CIN (_N1277),
            .I0 (),
            .I1 (rd_fifo_cnt[5]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_7 (
            .COUT (_N1279),
            .Z (N445[6]),
            .CIN (_N1278),
            .I0 (),
            .I1 (rd_fifo_cnt[6]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_8 (
            .COUT (_N1280),
            .Z (N445[7]),
            .CIN (_N1279),
            .I0 (),
            .I1 (rd_fifo_cnt[7]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_9 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_9 (
            .COUT (_N1281),
            .Z (N445[8]),
            .CIN (_N1280),
            .I0 (),
            .I1 (rd_fifo_cnt[8]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_10 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_10 (
            .COUT (_N1282),
            .Z (N445[9]),
            .CIN (_N1281),
            .I0 (),
            .I1 (rd_fifo_cnt[9]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_11 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_11 (
            .COUT (_N1283),
            .Z (N445[10]),
            .CIN (_N1282),
            .I0 (),
            .I1 (rd_fifo_cnt[10]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_12 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_12 (
            .COUT (_N1284),
            .Z (N445[11]),
            .CIN (_N1283),
            .I0 (),
            .I1 (rd_fifo_cnt[11]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_13 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_13 (
            .COUT (_N1285),
            .Z (N445[12]),
            .CIN (_N1284),
            .I0 (),
            .I1 (rd_fifo_cnt[12]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_14 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_14 (
            .COUT (_N1286),
            .Z (N445[13]),
            .CIN (_N1285),
            .I0 (),
            .I1 (rd_fifo_cnt[13]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_15 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_15 (
            .COUT (_N1287),
            .Z (N445[14]),
            .CIN (_N1286),
            .I0 (),
            .I1 (rd_fifo_cnt[14]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_16 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_16 (
            .COUT (_N1288),
            .Z (N445[15]),
            .CIN (_N1287),
            .I0 (),
            .I1 (rd_fifo_cnt[15]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_17 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_17 (
            .COUT (_N1289),
            .Z (N445[16]),
            .CIN (_N1288),
            .I0 (),
            .I1 (rd_fifo_cnt[16]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_18 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_18 (
            .COUT (_N1290),
            .Z (N445[17]),
            .CIN (_N1289),
            .I0 (),
            .I1 (rd_fifo_cnt[17]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_19 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_19 (
            .COUT (_N1291),
            .Z (N445[18]),
            .CIN (_N1290),
            .I0 (),
            .I1 (rd_fifo_cnt[18]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_20 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_20 (
            .COUT (_N1292),
            .Z (N445[19]),
            .CIN (_N1291),
            .I0 (),
            .I1 (rd_fifo_cnt[19]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_21 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_21 (
            .COUT (_N1293),
            .Z (N445[20]),
            .CIN (_N1292),
            .I0 (),
            .I1 (rd_fifo_cnt[20]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_22 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_22 (
            .COUT (_N1294),
            .Z (N445[21]),
            .CIN (_N1293),
            .I0 (),
            .I1 (rd_fifo_cnt[21]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_23 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_23 (
            .COUT (_N1295),
            .Z (N445[22]),
            .CIN (_N1294),
            .I0 (),
            .I1 (rd_fifo_cnt[22]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_24 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_24 (
            .COUT (_N1296),
            .Z (N445[23]),
            .CIN (_N1295),
            .I0 (),
            .I1 (rd_fifo_cnt[23]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_25 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_25 (
            .COUT (_N1297),
            .Z (N445[24]),
            .CIN (_N1296),
            .I0 (),
            .I1 (rd_fifo_cnt[24]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_26 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_26 (
            .COUT (_N1298),
            .Z (N445[25]),
            .CIN (_N1297),
            .I0 (),
            .I1 (rd_fifo_cnt[25]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_27 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_27 (
            .COUT (_N1299),
            .Z (N445[26]),
            .CIN (_N1298),
            .I0 (),
            .I1 (rd_fifo_cnt[26]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_28 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_28 (
            .COUT (_N1300),
            .Z (N445[27]),
            .CIN (_N1299),
            .I0 (),
            .I1 (rd_fifo_cnt[27]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_29 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_29 (
            .COUT (_N1301),
            .Z (N445[28]),
            .CIN (_N1300),
            .I0 (),
            .I1 (rd_fifo_cnt[28]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_30 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_30 (
            .COUT (_N1302),
            .Z (N445[29]),
            .CIN (_N1301),
            .I0 (),
            .I1 (rd_fifo_cnt[29]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_31 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_31 (
            .COUT (_N1303),
            .Z (N445[30]),
            .CIN (_N1302),
            .I0 (),
            .I1 (rd_fifo_cnt[30]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT5CARRY /* N10_32 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N10_32 (
            .COUT (),
            .Z (N445[31]),
            .CIN (_N1303),
            .I0 (),
            .I1 (rd_fifo_cnt[31]),
            .I2 (),
            .I3 (WR_FIFO_RE),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:117

    GTP_LUT2 /* N19 */ #(
            .INIT(4'b1000))
        N19 (
            .Z (_N2),
            .I0 (_N1),
            .I1 (wr_state_0));
	// LUT = I0&I1 ;
	// ../source/Bridge/axi/aq_axi_master.v:126

    GTP_LUT1 /* N22_maj6inv */ #(
            .INIT(2'b01))
        N22_maj6inv (
            .Z (N213[25]),
            .I0 (RD_LEN[9]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N23.eq_0  */ #(
            .INIT(32'b10100000101000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_0  (
            .COUT (\u_aq_axi_master/N23.co [0] ),
            .Z (),
            .CIN (),
            .I0 (rd_fifo_cnt[0]),
            .I1 (),
            .I2 (rd_fifo_cnt[1]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT = (I0 & I2) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_1  */ #(
            .INIT(32'b00000000000000001010000010100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_1  (
            .COUT (\u_aq_axi_master/N23.co [2] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [0] ),
            .I0 (rd_fifo_cnt[2]),
            .I1 (),
            .I2 (rd_fifo_cnt[3]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_2  */ #(
            .INIT(32'b00000000000000001010000010100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_2  (
            .COUT (\u_aq_axi_master/N23.co [4] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [2] ),
            .I0 (rd_fifo_cnt[4]),
            .I1 (),
            .I2 (rd_fifo_cnt[5]),
            .I3 (),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_3  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_3  (
            .COUT (\u_aq_axi_master/N23.co [6] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [4] ),
            .I0 (rd_fifo_cnt[6]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[7]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_4  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_4  (
            .COUT (\u_aq_axi_master/N23.co [8] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [6] ),
            .I0 (rd_fifo_cnt[8]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[9]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_5  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_5  (
            .COUT (\u_aq_axi_master/N23.co [10] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [8] ),
            .I0 (rd_fifo_cnt[10]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[11]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_6  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_6  (
            .COUT (\u_aq_axi_master/N23.co [12] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [10] ),
            .I0 (rd_fifo_cnt[12]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[13]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_7  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_7  (
            .COUT (\u_aq_axi_master/N23.co [14] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [12] ),
            .I0 (rd_fifo_cnt[14]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[15]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_8  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_8  (
            .COUT (\u_aq_axi_master/N23.co [16] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [14] ),
            .I0 (rd_fifo_cnt[16]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[17]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_9  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_9  (
            .COUT (\u_aq_axi_master/N23.co [18] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [16] ),
            .I0 (rd_fifo_cnt[18]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[19]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_10  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_10  (
            .COUT (\u_aq_axi_master/N23.co [20] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [18] ),
            .I0 (rd_fifo_cnt[20]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[21]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_11  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_11  (
            .COUT (\u_aq_axi_master/N23.co [22] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [20] ),
            .I0 (rd_fifo_cnt[22]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[23]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_12  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_12  (
            .COUT (\u_aq_axi_master/N23.co [24] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [22] ),
            .I0 (rd_fifo_cnt[24]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[25]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_13  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_13  (
            .COUT (\u_aq_axi_master/N23.co [26] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [24] ),
            .I0 (rd_fifo_cnt[26]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[27]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_14  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_14  (
            .COUT (\u_aq_axi_master/N23.co [28] ),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [26] ),
            .I0 (rd_fifo_cnt[28]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[29]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT5CARRY /* \N23.eq_15  */ #(
            .INIT(32'b00000000000000000000011001100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N23.eq_15  (
            .COUT (N23),
            .Z (),
            .CIN (\u_aq_axi_master/N23.co [28] ),
            .I0 (rd_fifo_cnt[30]),
            .I1 (RD_LEN[9]),
            .I2 (rd_fifo_cnt[31]),
            .I3 (RD_LEN[9]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:128

    GTP_LUT1 /* N54_maj9inv */ #(
            .INIT(2'b01))
        N54_maj9inv (
            .Z (N54[19]),
            .I0 (WR_LEN[9]));
	// LUT = ~I0 ;

    GTP_LUT5CARRY /* \N76.fsub_1  */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_1  (
            .COUT (\u_aq_axi_master/N76.co [1] ),
            .Z (N76[0]),
            .CIN (),
            .I0 (DEBUG[11]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_2  */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_2  (
            .COUT (\u_aq_axi_master/N76.co [2] ),
            .Z (N76[1]),
            .CIN (\u_aq_axi_master/N76.co [1] ),
            .I0 (DEBUG[11]),
            .I1 (DEBUG[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = (I1) | (I0) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_3  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_3  (
            .COUT (\u_aq_axi_master/N76.co [3] ),
            .Z (N76[2]),
            .CIN (\u_aq_axi_master/N76.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[13]),
            .I3 (),
            .I4 (DEBUG[13]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_4  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_4  (
            .COUT (\u_aq_axi_master/N76.co [4] ),
            .Z (N76[3]),
            .CIN (\u_aq_axi_master/N76.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[14]),
            .I3 (),
            .I4 (DEBUG[14]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_5  (
            .COUT (\u_aq_axi_master/N76.co [5] ),
            .Z (N76[4]),
            .CIN (\u_aq_axi_master/N76.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[15]),
            .I3 (),
            .I4 (DEBUG[15]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_6  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_6  (
            .COUT (\u_aq_axi_master/N76.co [6] ),
            .Z (N76[5]),
            .CIN (\u_aq_axi_master/N76.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[16]),
            .I3 (),
            .I4 (DEBUG[16]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_7  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_7  (
            .COUT (\u_aq_axi_master/N76.co [7] ),
            .Z (N76[6]),
            .CIN (\u_aq_axi_master/N76.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[17]),
            .I3 (),
            .I4 (DEBUG[17]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_8  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_8  (
            .COUT (\u_aq_axi_master/N76.co [8] ),
            .Z (N76[7]),
            .CIN (\u_aq_axi_master/N76.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[18]),
            .I3 (),
            .I4 (DEBUG[18]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_9  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_9  (
            .COUT (\u_aq_axi_master/N76.co [9] ),
            .Z (N76[8]),
            .CIN (\u_aq_axi_master/N76.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[19]),
            .I3 (),
            .I4 (DEBUG[19]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_10  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_10  (
            .COUT (\u_aq_axi_master/N76.co [10] ),
            .Z (N76[9]),
            .CIN (\u_aq_axi_master/N76.co [9] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[20]),
            .I3 (),
            .I4 (DEBUG[20]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_11  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_11  (
            .COUT (\u_aq_axi_master/N76.co [11] ),
            .Z (N76[10]),
            .CIN (\u_aq_axi_master/N76.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[21]),
            .I3 (),
            .I4 (DEBUG[21]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_12  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_12  (
            .COUT (\u_aq_axi_master/N76.co [12] ),
            .Z (N76[11]),
            .CIN (\u_aq_axi_master/N76.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[22]),
            .I3 (),
            .I4 (DEBUG[22]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_13  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_13  (
            .COUT (\u_aq_axi_master/N76.co [13] ),
            .Z (N76[12]),
            .CIN (\u_aq_axi_master/N76.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[23]),
            .I3 (),
            .I4 (DEBUG[23]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_14  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_14  (
            .COUT (\u_aq_axi_master/N76.co [14] ),
            .Z (N76[13]),
            .CIN (\u_aq_axi_master/N76.co [13] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[24]),
            .I3 (),
            .I4 (DEBUG[24]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_15  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_15  (
            .COUT (\u_aq_axi_master/N76.co [15] ),
            .Z (N76[14]),
            .CIN (\u_aq_axi_master/N76.co [14] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[25]),
            .I3 (),
            .I4 (DEBUG[25]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_16  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_16  (
            .COUT (\u_aq_axi_master/N76.co [16] ),
            .Z (N76[15]),
            .CIN (\u_aq_axi_master/N76.co [15] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[26]),
            .I3 (),
            .I4 (DEBUG[26]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_17  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_17  (
            .COUT (\u_aq_axi_master/N76.co [17] ),
            .Z (N76[16]),
            .CIN (\u_aq_axi_master/N76.co [16] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[27]),
            .I3 (),
            .I4 (DEBUG[27]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_18  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_18  (
            .COUT (\u_aq_axi_master/N76.co [18] ),
            .Z (N76[17]),
            .CIN (\u_aq_axi_master/N76.co [17] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[28]),
            .I3 (),
            .I4 (DEBUG[28]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_19  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_19  (
            .COUT (\u_aq_axi_master/N76.co [19] ),
            .Z (N76[18]),
            .CIN (\u_aq_axi_master/N76.co [18] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[29]),
            .I3 (),
            .I4 (DEBUG[29]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_20  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_20  (
            .COUT (\u_aq_axi_master/N76.co [20] ),
            .Z (N76[19]),
            .CIN (\u_aq_axi_master/N76.co [19] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[30]),
            .I3 (),
            .I4 (DEBUG[30]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT5CARRY /* \N76.fsub_21  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N76.fsub_21  (
            .COUT (),
            .Z (N76[20]),
            .CIN (\u_aq_axi_master/N76.co [20] ),
            .I0 (),
            .I1 (),
            .I2 (DEBUG[31]),
            .I3 (),
            .I4 (DEBUG[31]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:177

    GTP_LUT2 /* \N88[0]  */ #(
            .INIT(4'b1011))
        \N88[0]  (
            .Z (N88[5]),
            .I0 (DEBUG[8]),
            .I1 (N347));
	// LUT = (~I1)|(I0) ;

    GTP_LUT5CARRY /* \N104.fsub_1  */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_1  (
            .COUT (\u_aq_axi_master/N104.co [1] ),
            .Z (N104[0]),
            .CIN (),
            .I0 (M_AXI_AWLEN[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_2  */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_2  (
            .COUT (\u_aq_axi_master/N104.co [2] ),
            .Z (N104[1]),
            .CIN (\u_aq_axi_master/N104.co [1] ),
            .I0 (M_AXI_AWLEN[0]),
            .I1 (M_AXI_AWLEN[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = (I1) | (I0) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_3  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_3  (
            .COUT (\u_aq_axi_master/N104.co [3] ),
            .Z (N104[2]),
            .CIN (\u_aq_axi_master/N104.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_AWLEN[2]),
            .I3 (),
            .I4 (M_AXI_AWLEN[2]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_4  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_4  (
            .COUT (\u_aq_axi_master/N104.co [4] ),
            .Z (N104[3]),
            .CIN (\u_aq_axi_master/N104.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_AWLEN[3]),
            .I3 (),
            .I4 (M_AXI_AWLEN[3]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_5  (
            .COUT (\u_aq_axi_master/N104.co [5] ),
            .Z (N104[4]),
            .CIN (\u_aq_axi_master/N104.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_AWLEN[4]),
            .I3 (),
            .I4 (M_AXI_AWLEN[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_6  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_6  (
            .COUT (\u_aq_axi_master/N104.co [6] ),
            .Z (N104[5]),
            .CIN (\u_aq_axi_master/N104.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_AWLEN[5]),
            .I3 (),
            .I4 (M_AXI_AWLEN[5]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_7  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_7  (
            .COUT (\u_aq_axi_master/N104.co [7] ),
            .Z (N104[6]),
            .CIN (\u_aq_axi_master/N104.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_AWLEN[6]),
            .I3 (),
            .I4 (M_AXI_AWLEN[6]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* \N104.fsub_8  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N104.fsub_8  (
            .COUT (),
            .Z (N104[7]),
            .CIN (\u_aq_axi_master/N104.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_AWLEN[7]),
            .I3 (),
            .I4 (M_AXI_AWLEN[7]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:215

    GTP_LUT5CARRY /* N120_12 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_12 (
            .COUT (_N1312),
            .Z (N120[11]),
            .CIN (),
            .I0 (M_AXI_AWADDR[11]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_13 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_13 (
            .COUT (_N1313),
            .Z (N120[12]),
            .CIN (_N1312),
            .I0 (M_AXI_AWADDR[11]),
            .I1 (M_AXI_AWADDR[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_14 (
            .COUT (_N1314),
            .Z (N120[13]),
            .CIN (_N1313),
            .I0 (),
            .I1 (M_AXI_AWADDR[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_15 (
            .COUT (_N1315),
            .Z (N120[14]),
            .CIN (_N1314),
            .I0 (),
            .I1 (M_AXI_AWADDR[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_16 (
            .COUT (_N1316),
            .Z (N120[15]),
            .CIN (_N1315),
            .I0 (),
            .I1 (M_AXI_AWADDR[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_17 (
            .COUT (_N1317),
            .Z (N120[16]),
            .CIN (_N1316),
            .I0 (),
            .I1 (M_AXI_AWADDR[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_18 (
            .COUT (_N1318),
            .Z (N120[17]),
            .CIN (_N1317),
            .I0 (),
            .I1 (M_AXI_AWADDR[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_19 (
            .COUT (_N1319),
            .Z (N120[18]),
            .CIN (_N1318),
            .I0 (),
            .I1 (M_AXI_AWADDR[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_20 (
            .COUT (_N1320),
            .Z (N120[19]),
            .CIN (_N1319),
            .I0 (),
            .I1 (M_AXI_AWADDR[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_21 (
            .COUT (_N1321),
            .Z (N120[20]),
            .CIN (_N1320),
            .I0 (),
            .I1 (M_AXI_AWADDR[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_22 (
            .COUT (_N1322),
            .Z (N120[21]),
            .CIN (_N1321),
            .I0 (),
            .I1 (M_AXI_AWADDR[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_23 (
            .COUT (_N1323),
            .Z (N120[22]),
            .CIN (_N1322),
            .I0 (),
            .I1 (M_AXI_AWADDR[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_24 (
            .COUT (_N1324),
            .Z (N120[23]),
            .CIN (_N1323),
            .I0 (),
            .I1 (M_AXI_AWADDR[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_25 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_25 (
            .COUT (_N1325),
            .Z (N120[24]),
            .CIN (_N1324),
            .I0 (),
            .I1 (M_AXI_AWADDR[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_26 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_26 (
            .COUT (_N1326),
            .Z (N120[25]),
            .CIN (_N1325),
            .I0 (),
            .I1 (M_AXI_AWADDR[25]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_27 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_27 (
            .COUT (_N1327),
            .Z (N120[26]),
            .CIN (_N1326),
            .I0 (),
            .I1 (M_AXI_AWADDR[26]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_28 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_28 (
            .COUT (_N1328),
            .Z (N120[27]),
            .CIN (_N1327),
            .I0 (),
            .I1 (M_AXI_AWADDR[27]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_29 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_29 (
            .COUT (_N1329),
            .Z (N120[28]),
            .CIN (_N1328),
            .I0 (),
            .I1 (M_AXI_AWADDR[28]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_30 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_30 (
            .COUT (_N1330),
            .Z (N120[29]),
            .CIN (_N1329),
            .I0 (),
            .I1 (M_AXI_AWADDR[29]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_31 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_31 (
            .COUT (_N1331),
            .Z (N120[30]),
            .CIN (_N1330),
            .I0 (),
            .I1 (M_AXI_AWADDR[30]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT5CARRY /* N120_32 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N120_32 (
            .COUT (),
            .Z (N120[31]),
            .CIN (_N1331),
            .I0 (),
            .I1 (M_AXI_AWADDR[31]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:226

    GTP_LUT4 /* N137_1_4 */ #(
            .INIT(16'b1111111111111110))
        N137_1_4 (
            .Z (N137),
            .I0 (wr_state_5),
            .I1 (wr_state_4),
            .I2 (wr_state_3),
            .I3 (wr_state_0));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5CARRY /* \N227.fsub_1  */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_1  (
            .COUT (\u_aq_axi_master/N227.co [1] ),
            .Z (N227[0]),
            .CIN (),
            .I0 (reg_rd_len[11]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_2  */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_2  (
            .COUT (\u_aq_axi_master/N227.co [2] ),
            .Z (N227[1]),
            .CIN (\u_aq_axi_master/N227.co [1] ),
            .I0 (reg_rd_len[11]),
            .I1 (reg_rd_len[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = (I1) | (I0) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_3  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_3  (
            .COUT (\u_aq_axi_master/N227.co [3] ),
            .Z (N227[2]),
            .CIN (\u_aq_axi_master/N227.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[13]),
            .I3 (),
            .I4 (reg_rd_len[13]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_4  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_4  (
            .COUT (\u_aq_axi_master/N227.co [4] ),
            .Z (N227[3]),
            .CIN (\u_aq_axi_master/N227.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[14]),
            .I3 (),
            .I4 (reg_rd_len[14]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_5  (
            .COUT (\u_aq_axi_master/N227.co [5] ),
            .Z (N227[4]),
            .CIN (\u_aq_axi_master/N227.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[15]),
            .I3 (),
            .I4 (reg_rd_len[15]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_6  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_6  (
            .COUT (\u_aq_axi_master/N227.co [6] ),
            .Z (N227[5]),
            .CIN (\u_aq_axi_master/N227.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[16]),
            .I3 (),
            .I4 (reg_rd_len[16]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_7  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_7  (
            .COUT (\u_aq_axi_master/N227.co [7] ),
            .Z (N227[6]),
            .CIN (\u_aq_axi_master/N227.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[17]),
            .I3 (),
            .I4 (reg_rd_len[17]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_8  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_8  (
            .COUT (\u_aq_axi_master/N227.co [8] ),
            .Z (N227[7]),
            .CIN (\u_aq_axi_master/N227.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[18]),
            .I3 (),
            .I4 (reg_rd_len[18]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_9  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_9  (
            .COUT (\u_aq_axi_master/N227.co [9] ),
            .Z (N227[8]),
            .CIN (\u_aq_axi_master/N227.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[19]),
            .I3 (),
            .I4 (reg_rd_len[19]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_10  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_10  (
            .COUT (\u_aq_axi_master/N227.co [10] ),
            .Z (N227[9]),
            .CIN (\u_aq_axi_master/N227.co [9] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[20]),
            .I3 (),
            .I4 (reg_rd_len[20]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_11  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_11  (
            .COUT (\u_aq_axi_master/N227.co [11] ),
            .Z (N227[10]),
            .CIN (\u_aq_axi_master/N227.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[21]),
            .I3 (),
            .I4 (reg_rd_len[21]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_12  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_12  (
            .COUT (\u_aq_axi_master/N227.co [12] ),
            .Z (N227[11]),
            .CIN (\u_aq_axi_master/N227.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[22]),
            .I3 (),
            .I4 (reg_rd_len[22]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_13  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_13  (
            .COUT (\u_aq_axi_master/N227.co [13] ),
            .Z (N227[12]),
            .CIN (\u_aq_axi_master/N227.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[23]),
            .I3 (),
            .I4 (reg_rd_len[23]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_14  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_14  (
            .COUT (\u_aq_axi_master/N227.co [14] ),
            .Z (N227[13]),
            .CIN (\u_aq_axi_master/N227.co [13] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[24]),
            .I3 (),
            .I4 (reg_rd_len[24]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_15  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_15  (
            .COUT (\u_aq_axi_master/N227.co [15] ),
            .Z (N227[14]),
            .CIN (\u_aq_axi_master/N227.co [14] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[25]),
            .I3 (),
            .I4 (reg_rd_len[25]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_16  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_16  (
            .COUT (\u_aq_axi_master/N227.co [16] ),
            .Z (N227[15]),
            .CIN (\u_aq_axi_master/N227.co [15] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[26]),
            .I3 (),
            .I4 (reg_rd_len[26]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_17  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_17  (
            .COUT (\u_aq_axi_master/N227.co [17] ),
            .Z (N227[16]),
            .CIN (\u_aq_axi_master/N227.co [16] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[27]),
            .I3 (),
            .I4 (reg_rd_len[27]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_18  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_18  (
            .COUT (\u_aq_axi_master/N227.co [18] ),
            .Z (N227[17]),
            .CIN (\u_aq_axi_master/N227.co [17] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[28]),
            .I3 (),
            .I4 (reg_rd_len[28]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_19  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_19  (
            .COUT (\u_aq_axi_master/N227.co [19] ),
            .Z (N227[18]),
            .CIN (\u_aq_axi_master/N227.co [18] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[29]),
            .I3 (),
            .I4 (reg_rd_len[29]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_20  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_20  (
            .COUT (\u_aq_axi_master/N227.co [20] ),
            .Z (N227[19]),
            .CIN (\u_aq_axi_master/N227.co [19] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[30]),
            .I3 (),
            .I4 (reg_rd_len[30]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT5CARRY /* \N227.fsub_21  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N227.fsub_21  (
            .COUT (),
            .Z (N227[20]),
            .CIN (\u_aq_axi_master/N227.co [20] ),
            .I0 (),
            .I1 (),
            .I2 (reg_rd_len[31]),
            .I3 (),
            .I4 (reg_rd_len[31]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:330

    GTP_LUT2 /* \N236[0]  */ #(
            .INIT(4'b1011))
        \N236[0]  (
            .Z (N236[5]),
            .I0 (reg_rd_len[8]),
            .I1 (N369));
	// LUT = (~I1)|(I0) ;

    GTP_LUT5CARRY /* N245_12 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_12 (
            .COUT (_N1334),
            .Z (N245[11]),
            .CIN (),
            .I0 (M_AXI_ARADDR[11]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_13 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_13 (
            .COUT (_N1335),
            .Z (N245[12]),
            .CIN (_N1334),
            .I0 (M_AXI_ARADDR[11]),
            .I1 (M_AXI_ARADDR[12]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_14 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_14 (
            .COUT (_N1336),
            .Z (N245[13]),
            .CIN (_N1335),
            .I0 (),
            .I1 (M_AXI_ARADDR[13]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_15 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_15 (
            .COUT (_N1337),
            .Z (N245[14]),
            .CIN (_N1336),
            .I0 (),
            .I1 (M_AXI_ARADDR[14]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_16 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_16 (
            .COUT (_N1338),
            .Z (N245[15]),
            .CIN (_N1337),
            .I0 (),
            .I1 (M_AXI_ARADDR[15]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_17 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_17 (
            .COUT (_N1339),
            .Z (N245[16]),
            .CIN (_N1338),
            .I0 (),
            .I1 (M_AXI_ARADDR[16]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_18 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_18 (
            .COUT (_N1340),
            .Z (N245[17]),
            .CIN (_N1339),
            .I0 (),
            .I1 (M_AXI_ARADDR[17]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_19 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_19 (
            .COUT (_N1341),
            .Z (N245[18]),
            .CIN (_N1340),
            .I0 (),
            .I1 (M_AXI_ARADDR[18]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_20 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_20 (
            .COUT (_N1342),
            .Z (N245[19]),
            .CIN (_N1341),
            .I0 (),
            .I1 (M_AXI_ARADDR[19]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_21 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_21 (
            .COUT (_N1343),
            .Z (N245[20]),
            .CIN (_N1342),
            .I0 (),
            .I1 (M_AXI_ARADDR[20]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_22 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_22 (
            .COUT (_N1344),
            .Z (N245[21]),
            .CIN (_N1343),
            .I0 (),
            .I1 (M_AXI_ARADDR[21]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_23 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_23 (
            .COUT (_N1345),
            .Z (N245[22]),
            .CIN (_N1344),
            .I0 (),
            .I1 (M_AXI_ARADDR[22]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_24 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_24 (
            .COUT (_N1346),
            .Z (N245[23]),
            .CIN (_N1345),
            .I0 (),
            .I1 (M_AXI_ARADDR[23]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_25 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_25 (
            .COUT (_N1347),
            .Z (N245[24]),
            .CIN (_N1346),
            .I0 (),
            .I1 (M_AXI_ARADDR[24]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_26 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_26 (
            .COUT (_N1348),
            .Z (N245[25]),
            .CIN (_N1347),
            .I0 (),
            .I1 (M_AXI_ARADDR[25]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_27 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_27 (
            .COUT (_N1349),
            .Z (N245[26]),
            .CIN (_N1348),
            .I0 (),
            .I1 (M_AXI_ARADDR[26]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_28 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_28 (
            .COUT (_N1350),
            .Z (N245[27]),
            .CIN (_N1349),
            .I0 (),
            .I1 (M_AXI_ARADDR[27]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_29 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_29 (
            .COUT (_N1351),
            .Z (N245[28]),
            .CIN (_N1350),
            .I0 (),
            .I1 (M_AXI_ARADDR[28]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_30 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_30 (
            .COUT (_N1352),
            .Z (N245[29]),
            .CIN (_N1351),
            .I0 (),
            .I1 (M_AXI_ARADDR[29]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_31 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_31 (
            .COUT (_N1353),
            .Z (N245[30]),
            .CIN (_N1352),
            .I0 (),
            .I1 (M_AXI_ARADDR[30]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* N245_32 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N245_32 (
            .COUT (),
            .Z (N245[31]),
            .CIN (_N1353),
            .I0 (),
            .I1 (M_AXI_ARADDR[31]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:352

    GTP_LUT5CARRY /* \N250.fsub_1  */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_1  (
            .COUT (\u_aq_axi_master/N250.co [1] ),
            .Z (N250[0]),
            .CIN (),
            .I0 (M_AXI_ARLEN[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_2  */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_2  (
            .COUT (\u_aq_axi_master/N250.co [2] ),
            .Z (N250[1]),
            .CIN (\u_aq_axi_master/N250.co [1] ),
            .I0 (M_AXI_ARLEN[0]),
            .I1 (M_AXI_ARLEN[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = (I1) | (I0) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_3  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_3  (
            .COUT (\u_aq_axi_master/N250.co [3] ),
            .Z (N250[2]),
            .CIN (\u_aq_axi_master/N250.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_ARLEN[2]),
            .I3 (),
            .I4 (M_AXI_ARLEN[2]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_4  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_4  (
            .COUT (\u_aq_axi_master/N250.co [4] ),
            .Z (N250[3]),
            .CIN (\u_aq_axi_master/N250.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_ARLEN[3]),
            .I3 (),
            .I4 (M_AXI_ARLEN[3]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_5  (
            .COUT (\u_aq_axi_master/N250.co [5] ),
            .Z (N250[4]),
            .CIN (\u_aq_axi_master/N250.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_ARLEN[4]),
            .I3 (),
            .I4 (M_AXI_ARLEN[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_6  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_6  (
            .COUT (\u_aq_axi_master/N250.co [6] ),
            .Z (N250[5]),
            .CIN (\u_aq_axi_master/N250.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_ARLEN[5]),
            .I3 (),
            .I4 (M_AXI_ARLEN[5]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_7  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_7  (
            .COUT (\u_aq_axi_master/N250.co [7] ),
            .Z (N250[6]),
            .CIN (\u_aq_axi_master/N250.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_ARLEN[6]),
            .I3 (),
            .I4 (M_AXI_ARLEN[6]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT5CARRY /* \N250.fsub_8  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N250.fsub_8  (
            .COUT (),
            .Z (N250[7]),
            .CIN (\u_aq_axi_master/N250.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (M_AXI_ARLEN[7]),
            .I3 (),
            .I4 (M_AXI_ARLEN[7]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../source/Bridge/axi/aq_axi_master.v:355

    GTP_LUT2 /* N323_2 */ #(
            .INIT(4'b0001))
        N323_2 (
            .Z (_N6475),
            .I0 (M_AXI_AWLEN[0]),
            .I1 (M_AXI_AWLEN[1]));
	// LUT = ~I0&~I1 ;

    GTP_LUT2 /* N323_3 */ #(
            .INIT(4'b0001))
        N323_3 (
            .Z (_N6476),
            .I0 (M_AXI_AWLEN[2]),
            .I1 (M_AXI_AWLEN[3]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N323_7 */ #(
            .INIT(16'b0000000000000001))
        N323_7 (
            .Z (_N6480),
            .I0 (M_AXI_AWLEN[6]),
            .I1 (M_AXI_AWLEN[5]),
            .I2 (M_AXI_AWLEN[4]),
            .I3 (M_AXI_AWLEN[7]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N323_8 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N323_8 (
            .Z (M_AXI_WLAST),
            .I0 (M_AXI_AWLEN[3]),
            .I1 (M_AXI_AWLEN[2]),
            .I2 (M_AXI_AWLEN[0]),
            .I3 (M_AXI_AWLEN[1]),
            .I4 (_N6480));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N347_14 */ #(
            .INIT(16'b0000000000000001))
        N347_14 (
            .Z (_N6493),
            .I0 (DEBUG[19]),
            .I1 (DEBUG[18]),
            .I2 (DEBUG[17]),
            .I3 (DEBUG[20]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N347_15 */ #(
            .INIT(16'b0000000000000001))
        N347_15 (
            .Z (_N6494),
            .I0 (DEBUG[23]),
            .I1 (DEBUG[22]),
            .I2 (DEBUG[21]),
            .I3 (DEBUG[24]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N347_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N347_17 (
            .Z (_N6496),
            .I0 (DEBUG[30]),
            .I1 (DEBUG[29]),
            .I2 (DEBUG[11]),
            .I3 (DEBUG[12]),
            .I4 (DEBUG[31]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N347_18 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N347_18 (
            .Z (_N6497),
            .I0 (DEBUG[16]),
            .I1 (DEBUG[15]),
            .I2 (DEBUG[13]),
            .I3 (DEBUG[14]),
            .I4 (_N6493));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N347_19 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N347_19 (
            .Z (_N6498),
            .I0 (DEBUG[28]),
            .I1 (DEBUG[27]),
            .I2 (DEBUG[25]),
            .I3 (DEBUG[26]),
            .I4 (_N6494));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* N347_21 */ #(
            .INIT(8'b10000000))
        N347_21 (
            .Z (N347),
            .I0 (_N6497),
            .I1 (_N6496),
            .I2 (_N6498));
	// LUT = I0&I1&I2 ;

    GTP_LUT4 /* N369_13 */ #(
            .INIT(16'b0000000000000001))
        N369_13 (
            .Z (_N5995),
            .I0 (reg_rd_len[15]),
            .I1 (reg_rd_len[14]),
            .I2 (reg_rd_len[13]),
            .I3 (reg_rd_len[16]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N369_15 */ #(
            .INIT(16'b0000000000000001))
        N369_15 (
            .Z (_N5997),
            .I0 (reg_rd_len[23]),
            .I1 (reg_rd_len[22]),
            .I2 (reg_rd_len[21]),
            .I3 (reg_rd_len[24]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N369_17 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N369_17 (
            .Z (_N5999),
            .I0 (reg_rd_len[30]),
            .I1 (reg_rd_len[29]),
            .I2 (reg_rd_len[11]),
            .I3 (reg_rd_len[12]),
            .I4 (reg_rd_len[31]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N369_18 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N369_18 (
            .Z (_N6000),
            .I0 (reg_rd_len[20]),
            .I1 (reg_rd_len[19]),
            .I2 (reg_rd_len[17]),
            .I3 (reg_rd_len[18]),
            .I4 (_N5995));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N369_19 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N369_19 (
            .Z (_N6001),
            .I0 (reg_rd_len[28]),
            .I1 (reg_rd_len[27]),
            .I2 (reg_rd_len[25]),
            .I3 (reg_rd_len[26]),
            .I4 (_N5997));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* N369_21 */ #(
            .INIT(8'b10000000))
        N369_21 (
            .Z (N369),
            .I0 (_N6000),
            .I1 (_N5999),
            .I2 (_N6001));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* N444 */ #(
            .INIT(32'b11111111111011001111111111001100))
        N444_vname (
            .Z (N444),
            .I0 (reg_wvalid),
            .I1 (wr_state_0),
            .I2 (rd_fifo_enable),
            .I3 (rd_first_data),
            .I4 (N97));
    // defparam N444_vname.orig_name = N444;
	// LUT = (I1)|(I3)|(I0&I2&I4) ;
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_LUT2 /* N453 */ #(
            .INIT(4'b1000))
        N453 (
            .Z (_N9),
            .I0 (wr_state_3),
            .I1 (_N8));
	// LUT = I0&I1 ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT5 /* N454 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N454 (
            .Z (_N11),
            .I0 (_N6476),
            .I1 (_N6475),
            .I2 (wr_state_4),
            .I3 (N97),
            .I4 (_N6480));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N460_2_4 */ #(
            .INIT(32'b11111111111011001111111111111111))
        N460_2_4 (
            .Z (_N6385),
            .I0 (s00_axi_bready),
            .I1 (_N15),
            .I2 (wr_state_5),
            .I3 (_N6),
            .I4 (N137));
	// LUT = (~I4)|(I1)|(I3)|(I0&I2) ;

    GTP_LUT5 /* N460_2_6 */ #(
            .INIT(32'b11111111111111111111111011101110))
        N460_2_6 (
            .Z (N460),
            .I0 (_N6385),
            .I1 (_N7),
            .I2 (_N1),
            .I3 (wr_state_0),
            .I4 (_N4819));
	// LUT = (I0)|(I1)|(I4)|(I2&I3) ;

    GTP_LUT3 /* N460_4 */ #(
            .INIT(8'b11111000))
        N460_4 (
            .Z (_N4819),
            .I0 (_N8),
            .I1 (wr_state_3),
            .I2 (_N11));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT4 /* \N466_1[3]  */ #(
            .INIT(16'b1101100011110000))
        \N466_1[3]  (
            .Z (N466[3]),
            .I0 (_N1),
            .I1 (WR_ADRS[3]),
            .I2 (N120[3]),
            .I3 (wr_state_0));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[4]  */ #(
            .INIT(16'b1101100011110000))
        \N466_1[4]  (
            .Z (N466[4]),
            .I0 (_N1),
            .I1 (WR_ADRS[4]),
            .I2 (N120[4]),
            .I3 (wr_state_0));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* \N466_1[5]  */ #(
            .INIT(8'b01001100))
        \N466_1[5]  (
            .Z (N466[5]),
            .I0 (_N1),
            .I1 (N120[5]),
            .I2 (wr_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N466_1[6]  */ #(
            .INIT(8'b01001100))
        \N466_1[6]  (
            .Z (N466[6]),
            .I0 (_N1),
            .I1 (N120[6]),
            .I2 (wr_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N466_1[7]  */ #(
            .INIT(8'b01001100))
        \N466_1[7]  (
            .Z (N466[7]),
            .I0 (_N1),
            .I1 (N120[7]),
            .I2 (wr_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N466_1[8]  */ #(
            .INIT(8'b01001100))
        \N466_1[8]  (
            .Z (N466[8]),
            .I0 (_N1),
            .I1 (N120[8]),
            .I2 (wr_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT4 /* \N466_1[9]  */ #(
            .INIT(16'b1101100011110000))
        \N466_1[9]  (
            .Z (N466[9]),
            .I0 (_N1),
            .I1 (WR_ADRS[9]),
            .I2 (N120[9]),
            .I3 (wr_state_0));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[10]  */ #(
            .INIT(16'b1101100011110000))
        \N466_1[10]  (
            .Z (N466[10]),
            .I0 (_N1),
            .I1 (WR_ADRS[10]),
            .I2 (N120[10]),
            .I3 (wr_state_0));
	// LUT = (I2&~I3)|(~I0&I2)|(I0&I1&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[11]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[11]  (
            .Z (N466[11]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[11]),
            .I3 (N120[11]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[12]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[12]  (
            .Z (N466[12]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[12]),
            .I3 (N120[12]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[13]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[13]  (
            .Z (N466[13]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[13]),
            .I3 (N120[13]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[14]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[14]  (
            .Z (N466[14]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[14]),
            .I3 (N120[14]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[15]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[15]  (
            .Z (N466[15]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[15]),
            .I3 (N120[15]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[16]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[16]  (
            .Z (N466[16]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[16]),
            .I3 (N120[16]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[17]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[17]  (
            .Z (N466[17]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[17]),
            .I3 (N120[17]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[18]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[18]  (
            .Z (N466[18]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[18]),
            .I3 (N120[18]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[19]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[19]  (
            .Z (N466[19]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[19]),
            .I3 (N120[19]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[20]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[20]  (
            .Z (N466[20]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[20]),
            .I3 (N120[20]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[21]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[21]  (
            .Z (N466[21]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[21]),
            .I3 (N120[21]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[22]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[22]  (
            .Z (N466[22]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[22]),
            .I3 (N120[22]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[23]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[23]  (
            .Z (N466[23]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[23]),
            .I3 (N120[23]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[24]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[24]  (
            .Z (N466[24]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[24]),
            .I3 (N120[24]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[25]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[25]  (
            .Z (N466[25]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[25]),
            .I3 (N120[25]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT4 /* \N466_1[26]  */ #(
            .INIT(16'b1111011110000000))
        \N466_1[26]  (
            .Z (N466[26]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (WR_ADRS[26]),
            .I3 (N120[26]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* \N466_1[27]  */ #(
            .INIT(8'b01110000))
        \N466_1[27]  (
            .Z (N466[27]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (N120[27]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N466_1[28]  */ #(
            .INIT(8'b01110000))
        \N466_1[28]  (
            .Z (N466[28]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (N120[28]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N466_1[29]  */ #(
            .INIT(8'b01110000))
        \N466_1[29]  (
            .Z (N466[29]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (N120[29]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N466_1[30]  */ #(
            .INIT(8'b01110000))
        \N466_1[30]  (
            .Z (N466[30]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (N120[30]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N466_1[31]  */ #(
            .INIT(8'b01110000))
        \N466_1[31]  (
            .Z (N466[31]),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (N120[31]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT5 /* N467 */ #(
            .INIT(32'b10001000111110001000100010001000))
        N467 (
            .Z (_N14),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (wr_state_5),
            .I3 (reg_w_last),
            .I4 (s00_axi_bready));
	// LUT = (I0&I1)|(I2&~I3&I4) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N472_1 */ #(
            .INIT(8'b10110001))
        N472_1 (
            .Z (N472),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[14]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N486_1 */ #(
            .INIT(8'b11111000))
        N486_1 (
            .Z (N475),
            .I0 (wr_state_0),
            .I1 (_N1),
            .I2 (_N7));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT5 /* N496 */ #(
            .INIT(32'b01110000000000001111000000000000))
        N496_vname (
            .Z (N496),
            .I0 (_N6476),
            .I1 (_N6475),
            .I2 (wr_state_4),
            .I3 (N97),
            .I4 (_N6480));
    // defparam N496_vname.orig_name = N496;
	// LUT = (I2&I3&~I4)|(~I1&I2&I3)|(~I0&I2&I3) ;

    GTP_LUT5 /* \N497_10[0]  */ #(
            .INIT(32'b00000101000010000000000000001000))
        \N497_10[0]  (
            .Z (N497[0]),
            .I0 (N496),
            .I1 (N104[0]),
            .I2 (wr_state_0),
            .I3 (_N7),
            .I4 (N88[5]));
	// LUT = (I0&I1&~I2&~I3)|(~I0&~I2&I3&I4) ;

    GTP_LUT5 /* \N497_10[1]  */ #(
            .INIT(32'b00000101000010000000000000001000))
        \N497_10[1]  (
            .Z (N497[1]),
            .I0 (N496),
            .I1 (N104[1]),
            .I2 (wr_state_0),
            .I3 (_N7),
            .I4 (N88[5]));
	// LUT = (I0&I1&~I2&~I3)|(~I0&~I2&I3&I4) ;

    GTP_LUT5 /* \N497_10[2]  */ #(
            .INIT(32'b00000101000010000000000000001000))
        \N497_10[2]  (
            .Z (N497[2]),
            .I0 (N496),
            .I1 (N104[2]),
            .I2 (wr_state_0),
            .I3 (_N7),
            .I4 (N88[5]));
	// LUT = (I0&I1&~I2&~I3)|(~I0&~I2&I3&I4) ;

    GTP_LUT5 /* \N497_10[3]  */ #(
            .INIT(32'b00000101000010000000000000001000))
        \N497_10[3]  (
            .Z (N497[3]),
            .I0 (N496),
            .I1 (N104[3]),
            .I2 (wr_state_0),
            .I3 (_N7),
            .I4 (N88[5]));
	// LUT = (I0&I1&~I2&~I3)|(~I0&~I2&I3&I4) ;

    GTP_LUT5 /* \N497_10[4]  */ #(
            .INIT(32'b00000101000010000000000000001000))
        \N497_10[4]  (
            .Z (N497[4]),
            .I0 (N496),
            .I1 (N104[4]),
            .I2 (wr_state_0),
            .I3 (_N7),
            .I4 (N88[5]));
	// LUT = (I0&I1&~I2&~I3)|(~I0&~I2&I3&I4) ;

    GTP_LUT5 /* \N497_10[5]  */ #(
            .INIT(32'b00000101000010000000000000001000))
        \N497_10[5]  (
            .Z (N497[5]),
            .I0 (N496),
            .I1 (N104[5]),
            .I2 (wr_state_0),
            .I3 (_N7),
            .I4 (N88[5]));
	// LUT = (I0&I1&~I2&~I3)|(~I0&~I2&I3&I4) ;

    GTP_LUT5M /* \N497_10[6]  */ #(
            .INIT(32'b00000011000000010000100000001000))
        \N497_10[6]  (
            .Z (N497[6]),
            .I0 (N347),
            .I1 (N496),
            .I2 (wr_state_0),
            .I3 (DEBUG[10]),
            .I4 (_N7),
            .ID (N104[6]));

    GTP_LUT5M /* \N497_10[7]  */ #(
            .INIT(32'b00000011000000010000100000001000))
        \N497_10[7]  (
            .Z (N497[7]),
            .I0 (N347),
            .I1 (N496),
            .I2 (wr_state_0),
            .I3 (DEBUG[10]),
            .I4 (_N7),
            .ID (N104[7]));

    GTP_LUT3 /* N498 */ #(
            .INIT(8'b11111110))
        N498 (
            .Z (N500),
            .I0 (_N7),
            .I1 (wr_state_0),
            .I2 (N496));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT2 /* N507 */ #(
            .INIT(4'b1000))
        N507_vname (
            .Z (N507),
            .I0 (RD_START),
            .I1 (rd_state_0));
    // defparam N507_vname.orig_name = N507;
	// LUT = I0&I1 ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT2 /* N509_0 */ #(
            .INIT(4'b1000))
        N509_0 (
            .Z (N509),
            .I0 (rd_state_3),
            .I1 (M_AXI_ARREADY));
	// LUT = I0&I1 ;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_LUT3 /* N512_1 */ #(
            .INIT(8'b11111000))
        N512_1 (
            .Z (N587),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (rd_state_2));
	// LUT = (I2)|(I0&I1) ;

    GTP_LUT5 /* N512_8 */ #(
            .INIT(32'b11111111111010101111111110101010))
        N512_8 (
            .Z (_N6430),
            .I0 (N507),
            .I1 (M_AXI_RREADY),
            .I2 (rd_state_4),
            .I3 (rd_state_2),
            .I4 (M_AXI_RLAST));
	// LUT = (I0)|(I3)|(I1&I2&I4) ;

    GTP_LUT5 /* N512_9 */ #(
            .INIT(32'b11111111111111111111111111101100))
        N512_9 (
            .Z (N512),
            .I0 (M_AXI_ARREADY),
            .I1 (rd_state_5),
            .I2 (rd_state_3),
            .I3 (N508),
            .I4 (_N6430));
	// LUT = (I1)|(I3)|(I4)|(I0&I2) ;

    GTP_LUT4 /* \N518_1[3]  */ #(
            .INIT(16'b1110010011001100))
        \N518_1[3]  (
            .Z (N518[3]),
            .I0 (RD_START),
            .I1 (N245[3]),
            .I2 (RD_ADRS[3]),
            .I3 (rd_state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[4]  */ #(
            .INIT(16'b1110010011001100))
        \N518_1[4]  (
            .Z (N518[4]),
            .I0 (RD_START),
            .I1 (N245[4]),
            .I2 (RD_ADRS[4]),
            .I3 (rd_state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* \N518_1[5]  */ #(
            .INIT(8'b01001100))
        \N518_1[5]  (
            .Z (N518[5]),
            .I0 (RD_START),
            .I1 (N245[5]),
            .I2 (rd_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N518_1[6]  */ #(
            .INIT(8'b01001100))
        \N518_1[6]  (
            .Z (N518[6]),
            .I0 (RD_START),
            .I1 (N245[6]),
            .I2 (rd_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N518_1[7]  */ #(
            .INIT(8'b01001100))
        \N518_1[7]  (
            .Z (N518[7]),
            .I0 (RD_START),
            .I1 (N245[7]),
            .I2 (rd_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT3 /* \N518_1[8]  */ #(
            .INIT(8'b01001100))
        \N518_1[8]  (
            .Z (N518[8]),
            .I0 (RD_START),
            .I1 (N245[8]),
            .I2 (rd_state_0));
	// LUT = (I1&~I2)|(~I0&I1) ;

    GTP_LUT4 /* \N518_1[9]  */ #(
            .INIT(16'b1110010011001100))
        \N518_1[9]  (
            .Z (N518[9]),
            .I0 (RD_START),
            .I1 (N245[9]),
            .I2 (RD_ADRS[9]),
            .I3 (rd_state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[10]  */ #(
            .INIT(16'b1110010011001100))
        \N518_1[10]  (
            .Z (N518[10]),
            .I0 (RD_START),
            .I1 (N245[10]),
            .I2 (RD_ADRS[10]),
            .I3 (rd_state_0));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[11]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[11]  (
            .Z (N518[11]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[11]),
            .I3 (N245[11]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[12]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[12]  (
            .Z (N518[12]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[12]),
            .I3 (N245[12]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[13]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[13]  (
            .Z (N518[13]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[13]),
            .I3 (N245[13]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[14]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[14]  (
            .Z (N518[14]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[14]),
            .I3 (N245[14]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[15]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[15]  (
            .Z (N518[15]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[15]),
            .I3 (N245[15]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[16]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[16]  (
            .Z (N518[16]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[16]),
            .I3 (N245[16]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[17]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[17]  (
            .Z (N518[17]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[17]),
            .I3 (N245[17]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[18]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[18]  (
            .Z (N518[18]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[18]),
            .I3 (N245[18]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[19]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[19]  (
            .Z (N518[19]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[19]),
            .I3 (N245[19]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[20]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[20]  (
            .Z (N518[20]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[20]),
            .I3 (N245[20]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[21]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[21]  (
            .Z (N518[21]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[21]),
            .I3 (N245[21]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[22]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[22]  (
            .Z (N518[22]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[22]),
            .I3 (N245[22]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[23]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[23]  (
            .Z (N518[23]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[23]),
            .I3 (N245[23]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[24]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[24]  (
            .Z (N518[24]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[24]),
            .I3 (N245[24]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[25]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[25]  (
            .Z (N518[25]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[25]),
            .I3 (N245[25]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT4 /* \N518_1[26]  */ #(
            .INIT(16'b1111011110000000))
        \N518_1[26]  (
            .Z (N518[26]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (RD_ADRS[26]),
            .I3 (N245[26]));
	// LUT = (~I1&I3)|(~I0&I3)|(I0&I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* \N518_1[27]  */ #(
            .INIT(8'b01110000))
        \N518_1[27]  (
            .Z (N518[27]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (N245[27]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N518_1[28]  */ #(
            .INIT(8'b01110000))
        \N518_1[28]  (
            .Z (N518[28]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (N245[28]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N518_1[29]  */ #(
            .INIT(8'b01110000))
        \N518_1[29]  (
            .Z (N518[29]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (N245[29]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N518_1[30]  */ #(
            .INIT(8'b01110000))
        \N518_1[30]  (
            .Z (N518[30]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (N245[30]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT3 /* \N518_1[31]  */ #(
            .INIT(8'b01110000))
        \N518_1[31]  (
            .Z (N518[31]),
            .I0 (rd_state_0),
            .I1 (RD_START),
            .I2 (N245[31]));
	// LUT = (~I1&I2)|(~I0&I2) ;

    GTP_LUT5 /* N519 */ #(
            .INIT(32'b10101010111010101010101010101010))
        N519 (
            .Z (_N23),
            .I0 (N507),
            .I1 (M_AXI_RREADY),
            .I2 (rd_state_4),
            .I3 (reg_r_last),
            .I4 (M_AXI_RLAST));
	// LUT = (I0)|(I1&I2&~I3&I4) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N523_1 */ #(
            .INIT(8'b10110001))
        N523_1 (
            .Z (N523),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[15]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT5 /* N535_3_3 */ #(
            .INIT(32'b00000000110011000000000001001100))
        N535_3_3 (
            .Z (_N2816),
            .I0 (M_AXI_RREADY),
            .I1 (rd_state_2),
            .I2 (rd_state_4),
            .I3 (rd_state_0),
            .I4 (M_AXI_RLAST));
	// LUT = (I1&~I2&~I3)|(~I0&I1&~I3)|(I1&~I3&I4) ;

    GTP_LUT5 /* N535_7_1 */ #(
            .INIT(32'b00000000000000000000000000100000))
        N535_7_1 (
            .Z (_N2820),
            .I0 (M_AXI_RREADY),
            .I1 (rd_state_2),
            .I2 (rd_state_4),
            .I3 (rd_state_0),
            .I4 (M_AXI_RLAST));
	// LUT = I0&~I1&I2&~I3&~I4 ;

    GTP_LUT4 /* \N535_10[0]  */ #(
            .INIT(16'b1110110000100000))
        \N535_10[0]  (
            .Z (N535[0]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (N250[0]),
            .I3 (N236[5]));
	// LUT = (I1&I3)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N535_10[1]  */ #(
            .INIT(16'b1110110000100000))
        \N535_10[1]  (
            .Z (N535[1]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (N250[1]),
            .I3 (N236[5]));
	// LUT = (I1&I3)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N535_10[2]  */ #(
            .INIT(16'b1110110000100000))
        \N535_10[2]  (
            .Z (N535[2]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (N250[2]),
            .I3 (N236[5]));
	// LUT = (I1&I3)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N535_10[3]  */ #(
            .INIT(16'b1110110000100000))
        \N535_10[3]  (
            .Z (N535[3]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (N250[3]),
            .I3 (N236[5]));
	// LUT = (I1&I3)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N535_10[4]  */ #(
            .INIT(16'b1110110000100000))
        \N535_10[4]  (
            .Z (N535[4]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (N250[4]),
            .I3 (N236[5]));
	// LUT = (I1&I3)|(I0&~I1&I2) ;

    GTP_LUT4 /* \N535_10[5]  */ #(
            .INIT(16'b1110110000100000))
        \N535_10[5]  (
            .Z (N535[5]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (N250[5]),
            .I3 (N236[5]));
	// LUT = (I1&I3)|(I0&~I1&I2) ;

    GTP_LUT5 /* \N535_10[6]  */ #(
            .INIT(32'b11100010110000001110111011001100))
        \N535_10[6]  (
            .Z (N535[6]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (reg_rd_len[10]),
            .I3 (N250[6]),
            .I4 (N369));
	// LUT = (I1&~I4)|(I1&I2)|(I0&~I1&I3) ;

    GTP_LUT5 /* \N535_10[7]  */ #(
            .INIT(32'b11100010110000001110111011001100))
        \N535_10[7]  (
            .Z (N535[7]),
            .I0 (_N2820),
            .I1 (_N2816),
            .I2 (reg_rd_len[10]),
            .I3 (N250[7]),
            .I4 (N369));
	// LUT = (I1&~I4)|(I1&I2)|(I0&~I1&I3) ;

    GTP_LUT5 /* N536 */ #(
            .INIT(32'b11111111110011001111111111101100))
        N536_vname (
            .Z (N536),
            .I0 (M_AXI_RREADY),
            .I1 (rd_state_2),
            .I2 (rd_state_4),
            .I3 (rd_state_0),
            .I4 (M_AXI_RLAST));
    // defparam N536_vname.orig_name = N536;
	// LUT = (I1)|(I3)|(I0&I2&~I4) ;

    GTP_LUT2 /* N540 */ #(
            .INIT(4'b1000))
        N540_vname (
            .Z (N540),
            .I0 (ARESETN),
            .I1 (rd_state_2));
    // defparam N540_vname.orig_name = N540;
	// LUT = I0&I1 ;

    GTP_LUT3 /* N543_1 */ #(
            .INIT(8'b10110001))
        N543_1 (
            .Z (N543),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[16]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N549_1 */ #(
            .INIT(8'b10110001))
        N549_1 (
            .Z (N549),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[17]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N555_1 */ #(
            .INIT(8'b10110001))
        N555_1 (
            .Z (N555),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[18]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N586_1 */ #(
            .INIT(8'b11010001))
        N586_1 (
            .Z (N586),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[0]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N591_1 */ #(
            .INIT(8'b11010001))
        N591_1 (
            .Z (N591),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[1]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N596_1 */ #(
            .INIT(8'b11010001))
        N596_1 (
            .Z (N596),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[2]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N601_1 */ #(
            .INIT(8'b11010001))
        N601_1 (
            .Z (N601),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[3]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N606_1 */ #(
            .INIT(8'b11010001))
        N606_1 (
            .Z (N606),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[4]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N611_1 */ #(
            .INIT(8'b11010001))
        N611_1 (
            .Z (N611),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[5]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N616_1 */ #(
            .INIT(8'b11010001))
        N616_1 (
            .Z (N616),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[6]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N621_1 */ #(
            .INIT(8'b11010001))
        N621_1 (
            .Z (N621),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[7]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N626_1 */ #(
            .INIT(8'b11010001))
        N626_1 (
            .Z (N626),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[8]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N631_1 */ #(
            .INIT(8'b11010001))
        N631_1 (
            .Z (N631),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[9]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N636_1 */ #(
            .INIT(8'b11010001))
        N636_1 (
            .Z (N636),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[10]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N641_1 */ #(
            .INIT(8'b11010001))
        N641_1 (
            .Z (N641),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[11]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N646_1 */ #(
            .INIT(8'b11010001))
        N646_1 (
            .Z (N646),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[12]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N651_1 */ #(
            .INIT(8'b11010001))
        N651_1 (
            .Z (N651),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[13]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N656_1 */ #(
            .INIT(8'b11010001))
        N656_1 (
            .Z (N656),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[14]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N661_1 */ #(
            .INIT(8'b11010001))
        N661_1 (
            .Z (N661),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[15]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N666_1 */ #(
            .INIT(8'b11010001))
        N666_1 (
            .Z (N666),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[16]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N671_1 */ #(
            .INIT(8'b11010001))
        N671_1 (
            .Z (N671),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[17]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N676_1 */ #(
            .INIT(8'b11010001))
        N676_1 (
            .Z (N676),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[18]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N681_1 */ #(
            .INIT(8'b11010001))
        N681_1 (
            .Z (N681),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[19]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N686_1 */ #(
            .INIT(8'b11010001))
        N686_1 (
            .Z (N686),
            .I0 (RD_LEN[9]),
            .I1 (rd_state_2),
            .I2 (N227[20]));
	// LUT = (~I0&~I1)|(I1&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:312

    GTP_LUT3 /* N691_1 */ #(
            .INIT(8'b10110001))
        N691_1 (
            .Z (N691),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[19]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N697_1 */ #(
            .INIT(8'b10110001))
        N697_1 (
            .Z (N697),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[20]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N735_1 */ #(
            .INIT(8'b10110001))
        N735_1 (
            .Z (N735),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[0]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N741_1 */ #(
            .INIT(8'b10110001))
        N741_1 (
            .Z (N741),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[1]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N747_1 */ #(
            .INIT(8'b10110001))
        N747_1 (
            .Z (N747),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[2]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N753_1 */ #(
            .INIT(8'b10110001))
        N753_1 (
            .Z (N753),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[3]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N759_1 */ #(
            .INIT(8'b10110001))
        N759_1 (
            .Z (N759),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[4]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N765_1 */ #(
            .INIT(8'b10110001))
        N765_1 (
            .Z (N765),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[5]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N771_1 */ #(
            .INIT(8'b10110001))
        N771_1 (
            .Z (N771),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[6]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N777_1 */ #(
            .INIT(8'b10110001))
        N777_1 (
            .Z (N777),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[7]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N783_1 */ #(
            .INIT(8'b10110001))
        N783_1 (
            .Z (N783),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[8]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N789_1 */ #(
            .INIT(8'b10110001))
        N789_1 (
            .Z (N789),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[9]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N795_1 */ #(
            .INIT(8'b10110001))
        N795_1 (
            .Z (N795),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[10]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N801_1 */ #(
            .INIT(8'b10110001))
        N801_1 (
            .Z (N801),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[11]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N807_1 */ #(
            .INIT(8'b10110001))
        N807_1 (
            .Z (N807),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[12]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_LUT3 /* N813_1 */ #(
            .INIT(8'b10110001))
        N813_1 (
            .Z (N813),
            .I0 (_N7),
            .I1 (WR_LEN[9]),
            .I2 (N76[13]));
	// LUT = (~I0&~I1)|(I0&I2) ;
	// ../source/Bridge/axi/aq_axi_master.v:153

    GTP_DFF_CE /* \rd_fifo_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[0]  (
            .Q (rd_fifo_cnt[0]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[0]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[1]  (
            .Q (rd_fifo_cnt[1]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[1]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[2]  (
            .Q (rd_fifo_cnt[2]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[2]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[3]  (
            .Q (rd_fifo_cnt[3]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[3]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[4]  (
            .Q (rd_fifo_cnt[4]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[4]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[5]  (
            .Q (rd_fifo_cnt[5]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[5]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[6]  (
            .Q (rd_fifo_cnt[6]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[6]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[7]  (
            .Q (rd_fifo_cnt[7]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[7]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[8]  (
            .Q (rd_fifo_cnt[8]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[8]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[9]  (
            .Q (rd_fifo_cnt[9]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[9]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[10]  (
            .Q (rd_fifo_cnt[10]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[10]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[11]  (
            .Q (rd_fifo_cnt[11]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[11]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[12]  (
            .Q (rd_fifo_cnt[12]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[12]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[13]  (
            .Q (rd_fifo_cnt[13]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[13]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[14]  (
            .Q (rd_fifo_cnt[14]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[14]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[15]  (
            .Q (rd_fifo_cnt[15]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[15]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[16]  (
            .Q (rd_fifo_cnt[16]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[16]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[17]  (
            .Q (rd_fifo_cnt[17]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[17]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[18]  (
            .Q (rd_fifo_cnt[18]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[18]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[19]  (
            .Q (rd_fifo_cnt[19]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[19]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[20]  (
            .Q (rd_fifo_cnt[20]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[20]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[21]  (
            .Q (rd_fifo_cnt[21]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[21]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[22]  (
            .Q (rd_fifo_cnt[22]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[22]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[23]  (
            .Q (rd_fifo_cnt[23]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[23]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[24]  (
            .Q (rd_fifo_cnt[24]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[24]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[25]  (
            .Q (rd_fifo_cnt[25]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[25]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[26]  (
            .Q (rd_fifo_cnt[26]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[26]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[27]  (
            .Q (rd_fifo_cnt[27]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[27]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[28]  (
            .Q (rd_fifo_cnt[28]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[28]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[29]  (
            .Q (rd_fifo_cnt[29]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[29]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[30]  (
            .Q (rd_fifo_cnt[30]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[30]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_CE /* \rd_fifo_cnt[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rd_fifo_cnt[31]  (
            .Q (rd_fifo_cnt[31]),
            .C (N15_0),
            .CE (N444),
            .CLK (ACLK),
            .D (N445[31]));
	// ../source/Bridge/axi/aq_axi_master.v:112

    GTP_DFF_C /* rd_fifo_enable */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_fifo_enable_vname (
            .Q (rd_fifo_enable),
            .C (N15_0),
            .CLK (ACLK),
            .D (_N5803));
    // defparam rd_fifo_enable_vname.orig_name = rd_fifo_enable;
	// ../source/Bridge/axi/aq_axi_master.v:122

    GTP_LUT5 /* \rd_fifo_enable_ce_mux[0]  */ #(
            .INIT(32'b11011100010100001111110011110000))
        \rd_fifo_enable_ce_mux[0]  (
            .Z (_N5803),
            .I0 (WR_FIFO_RE),
            .I1 (wr_state_0),
            .I2 (rd_fifo_enable),
            .I3 (_N1),
            .I4 (N23));
	// LUT = (I2&~I4)|(~I0&I2)|(I1&I3) ;

    GTP_DFF_C /* rd_first_data */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_first_data_vname (
            .Q (rd_first_data),
            .C (N15_0),
            .CLK (ACLK),
            .D (_N5806));
    // defparam rd_first_data_vname.orig_name = rd_first_data;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_LUT4 /* \rd_first_data_ce_mux[0]  */ #(
            .INIT(16'b1011101000110000))
        \rd_first_data_ce_mux[0]  (
            .Z (_N5806),
            .I0 (_N1),
            .I1 (_N6),
            .I2 (rd_first_data),
            .I3 (wr_state_0));
	// LUT = (~I1&I2)|(I0&I3) ;

    GTP_DFF_PE /* rd_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        rd_state_0_vname (
            .Q (rd_state_0),
            .CE (N512),
            .CLK (ACLK),
            .D (rd_state_5),
            .P (N15_0));
    // defparam rd_state_0_vname.orig_name = rd_state_0;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* rd_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_state_1 (
            .Q (N508),
            .C (N15_0),
            .CE (N512),
            .CLK (ACLK),
            .D (_N23));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* rd_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_state_2_vname (
            .Q (rd_state_2),
            .C (N15_0),
            .CE (N512),
            .CLK (ACLK),
            .D (N508));
    // defparam rd_state_2_vname.orig_name = rd_state_2;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_LUT4 /* \rd_state[2:0]_fsm[2:0]_7  */ #(
            .INIT(16'b1000000000000000))
        \rd_state[2:0]_fsm[2:0]_7  (
            .Z (_N22),
            .I0 (M_AXI_RREADY),
            .I1 (reg_r_last),
            .I2 (rd_state_4),
            .I3 (M_AXI_RLAST));
	// LUT = I0&I1&I2&I3 ;

    GTP_DFF_CE /* rd_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_state_3_vname (
            .Q (rd_state_3),
            .C (N15_0),
            .CE (N512),
            .CLK (ACLK),
            .D (rd_state_2));
    // defparam rd_state_3_vname.orig_name = rd_state_3;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* rd_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_state_4_vname (
            .Q (rd_state_4),
            .C (N15_0),
            .CE (N512),
            .CLK (ACLK),
            .D (N509));
    // defparam rd_state_4_vname.orig_name = rd_state_4;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* rd_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rd_state_5_vname (
            .Q (rd_state_5),
            .C (N15_0),
            .CE (N512),
            .CLK (ACLK),
            .D (_N22));
    // defparam rd_state_5_vname.orig_name = rd_state_5;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_C /* reg_arvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reg_arvalid (
            .Q (M_AXI_ARVALID),
            .C (N15_0),
            .CLK (ACLK),
            .D (_N5807));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_LUT5 /* \reg_arvalid_ce_mux[0]  */ #(
            .INIT(32'b10101011101010101011101110101010))
        \reg_arvalid_ce_mux[0]  (
            .Z (_N5807),
            .I0 (rd_state_2),
            .I1 (rd_state_0),
            .I2 (rd_state_3),
            .I3 (M_AXI_ARVALID),
            .I4 (M_AXI_ARREADY));
	// LUT = (I0)|(~I1&I3&~I4)|(~I1&~I2&I3) ;

    GTP_DFF_C /* reg_awvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reg_awvalid (
            .Q (M_AXI_AWVALID),
            .C (N15_0),
            .CLK (ACLK),
            .D (_N5804));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_LUT5 /* \reg_awvalid_ce_mux[0]  */ #(
            .INIT(32'b10101010101110101011101010111010))
        \reg_awvalid_ce_mux[0]  (
            .Z (_N5804),
            .I0 (_N7),
            .I1 (wr_state_0),
            .I2 (M_AXI_AWVALID),
            .I3 (wr_state_3),
            .I4 (_N8));
	// LUT = (I0)|(~I1&I2&~I4)|(~I1&I2&~I3) ;

    GTP_DFF_E /* reg_r_last */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reg_r_last_vname (
            .Q (reg_r_last),
            .CE (N540),
            .CLK (ACLK),
            .D (N369));
    // defparam reg_r_last_vname.orig_name = reg_r_last;
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[0]  (
            .Q (M_AXI_ARLEN[0]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[0]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[1]  (
            .Q (M_AXI_ARLEN[1]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[1]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[2]  (
            .Q (M_AXI_ARLEN[2]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[2]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[3]  (
            .Q (M_AXI_ARLEN[3]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[3]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[4]  (
            .Q (M_AXI_ARLEN[4]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[4]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[5]  (
            .Q (M_AXI_ARLEN[5]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[5]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[6]  (
            .Q (M_AXI_ARLEN[6]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[6]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_r_len[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_r_len[7]  (
            .Q (M_AXI_ARLEN[7]),
            .C (N15_0),
            .CE (N536),
            .CLK (ACLK),
            .D (N535[7]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[3]  (
            .Q (N245[3]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[3]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[4]  (
            .Q (N245[4]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[4]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[5]  (
            .Q (N245[5]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[5]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[6]  (
            .Q (N245[6]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[6]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[7]  (
            .Q (N245[7]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[7]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[8]  (
            .Q (N245[8]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[8]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[9]  (
            .Q (N245[9]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[9]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[10]  (
            .Q (N245[10]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[10]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[11]  (
            .Q (M_AXI_ARADDR[11]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[11]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[12]  (
            .Q (M_AXI_ARADDR[12]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[12]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[13]  (
            .Q (M_AXI_ARADDR[13]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[13]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[14]  (
            .Q (M_AXI_ARADDR[14]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[14]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[15]  (
            .Q (M_AXI_ARADDR[15]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[15]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[16]  (
            .Q (M_AXI_ARADDR[16]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[16]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[17]  (
            .Q (M_AXI_ARADDR[17]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[17]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[18]  (
            .Q (M_AXI_ARADDR[18]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[18]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[19]  (
            .Q (M_AXI_ARADDR[19]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[19]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[20]  (
            .Q (M_AXI_ARADDR[20]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[20]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[21]  (
            .Q (M_AXI_ARADDR[21]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[21]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[22]  (
            .Q (M_AXI_ARADDR[22]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[22]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[23]  (
            .Q (M_AXI_ARADDR[23]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[23]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[24]  (
            .Q (M_AXI_ARADDR[24]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[24]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[25]  (
            .Q (M_AXI_ARADDR[25]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[25]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[26]  (
            .Q (M_AXI_ARADDR[26]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[26]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[27]  (
            .Q (M_AXI_ARADDR[27]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[27]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[28]  (
            .Q (M_AXI_ARADDR[28]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[28]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[29]  (
            .Q (M_AXI_ARADDR[29]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[29]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[30]  (
            .Q (M_AXI_ARADDR[30]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[30]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_adrs[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_adrs[31]  (
            .Q (M_AXI_ARADDR[31]),
            .C (N15_0),
            .CE (_N23),
            .CLK (ACLK),
            .D (N518[31]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[3]  (
            .Q (reg_rd_len[8]),
            .C (N15_0),
            .CE (N507),
            .CLK (ACLK),
            .D (1'b1));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[9]  (
            .Q (reg_rd_len[10]),
            .C (N15_0),
            .CE (N507),
            .CLK (ACLK),
            .D (N213[25]));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[11]  (
            .Q (reg_rd_len[11]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N586));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[12]  (
            .Q (reg_rd_len[12]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N591));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[13]  (
            .Q (reg_rd_len[13]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N596));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[14]  (
            .Q (reg_rd_len[14]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N601));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[15]  (
            .Q (reg_rd_len[15]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N606));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[16]  (
            .Q (reg_rd_len[16]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N611));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[17]  (
            .Q (reg_rd_len[17]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N616));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[18]  (
            .Q (reg_rd_len[18]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N621));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[19]  (
            .Q (reg_rd_len[19]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N626));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[20]  (
            .Q (reg_rd_len[20]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N631));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[21]  (
            .Q (reg_rd_len[21]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N636));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[22]  (
            .Q (reg_rd_len[22]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N641));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[23]  (
            .Q (reg_rd_len[23]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N646));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[24]  (
            .Q (reg_rd_len[24]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N651));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[25]  (
            .Q (reg_rd_len[25]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N656));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[26]  (
            .Q (reg_rd_len[26]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N661));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[27]  (
            .Q (reg_rd_len[27]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N666));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[28]  (
            .Q (reg_rd_len[28]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N671));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[29]  (
            .Q (reg_rd_len[29]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N676));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[30]  (
            .Q (reg_rd_len[30]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N681));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_CE /* \reg_rd_len[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_rd_len[31]  (
            .Q (reg_rd_len[31]),
            .C (N15_0),
            .CE (N587),
            .CLK (ACLK),
            .D (N686));
	// ../source/Bridge/axi/aq_axi_master.v:304

    GTP_DFF_C /* reg_w_last */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reg_w_last_vname (
            .Q (reg_w_last),
            .C (N15_0),
            .CLK (ACLK),
            .D (_N5795));
    // defparam reg_w_last_vname.orig_name = reg_w_last;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_LUT4 /* \reg_w_last_ce_mux[0]  */ #(
            .INIT(16'b1011101000010000))
        \reg_w_last_ce_mux[0]  (
            .Z (_N5795),
            .I0 (_N7),
            .I1 (wr_state_0),
            .I2 (reg_w_last),
            .I3 (N347));
	// LUT = (I0&I3)|(~I0&~I1&I2) ;

    GTP_DFF_CE /* \reg_w_len[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[0]  (
            .Q (M_AXI_AWLEN[0]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[0]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[1]  (
            .Q (M_AXI_AWLEN[1]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[1]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[2]  (
            .Q (M_AXI_AWLEN[2]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[2]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[3]  (
            .Q (M_AXI_AWLEN[3]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[3]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[4]  (
            .Q (M_AXI_AWLEN[4]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[4]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[5]  (
            .Q (M_AXI_AWLEN[5]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[5]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[6]  (
            .Q (M_AXI_AWLEN[6]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[6]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_w_len[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_w_len[7]  (
            .Q (M_AXI_AWLEN[7]),
            .C (N15_0),
            .CE (N500),
            .CLK (ACLK),
            .D (N497[7]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[3]  (
            .Q (N120[3]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[3]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[4]  (
            .Q (N120[4]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[4]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[5]  (
            .Q (N120[5]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[5]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[6]  (
            .Q (N120[6]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[6]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[7]  (
            .Q (N120[7]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[7]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[8]  (
            .Q (N120[8]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[8]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[9]  (
            .Q (N120[9]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[9]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[10]  (
            .Q (N120[10]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[10]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[11]  (
            .Q (M_AXI_AWADDR[11]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[11]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[12]  (
            .Q (M_AXI_AWADDR[12]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[12]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[13]  (
            .Q (M_AXI_AWADDR[13]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[13]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[14]  (
            .Q (M_AXI_AWADDR[14]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[14]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[15]  (
            .Q (M_AXI_AWADDR[15]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[15]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[16]  (
            .Q (M_AXI_AWADDR[16]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[16]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[17]  (
            .Q (M_AXI_AWADDR[17]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[17]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[18]  (
            .Q (M_AXI_AWADDR[18]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[18]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[19]  (
            .Q (M_AXI_AWADDR[19]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[19]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[20]  (
            .Q (M_AXI_AWADDR[20]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[20]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[21]  (
            .Q (M_AXI_AWADDR[21]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[21]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[22]  (
            .Q (M_AXI_AWADDR[22]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[22]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[23]  (
            .Q (M_AXI_AWADDR[23]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[23]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[24]  (
            .Q (M_AXI_AWADDR[24]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[24]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[25]  (
            .Q (M_AXI_AWADDR[25]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[25]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[26]  (
            .Q (M_AXI_AWADDR[26]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[26]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[27]  (
            .Q (M_AXI_AWADDR[27]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[27]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[28]  (
            .Q (M_AXI_AWADDR[28]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[28]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[29]  (
            .Q (M_AXI_AWADDR[29]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[29]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[30]  (
            .Q (M_AXI_AWADDR[30]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[30]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_adrs[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_adrs[31]  (
            .Q (M_AXI_AWADDR[31]),
            .C (N15_0),
            .CE (_N14),
            .CLK (ACLK),
            .D (N466[31]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[3]  (
            .Q (DEBUG[8]),
            .C (N15_0),
            .CE (_N2),
            .CLK (ACLK),
            .D (1'b1));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[9]  (
            .Q (DEBUG[10]),
            .C (N15_0),
            .CE (_N2),
            .CLK (ACLK),
            .D (N54[19]));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[11]  (
            .Q (DEBUG[11]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N735));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[12]  (
            .Q (DEBUG[12]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N741));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[13]  (
            .Q (DEBUG[13]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N747));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[14]  (
            .Q (DEBUG[14]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N753));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[15]  (
            .Q (DEBUG[15]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N759));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[16]  (
            .Q (DEBUG[16]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N765));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[17]  (
            .Q (DEBUG[17]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N771));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[18]  (
            .Q (DEBUG[18]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N777));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[19]  (
            .Q (DEBUG[19]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N783));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[20]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[20]  (
            .Q (DEBUG[20]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N789));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[21]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[21]  (
            .Q (DEBUG[21]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N795));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[22]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[22]  (
            .Q (DEBUG[22]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N801));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[23]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[23]  (
            .Q (DEBUG[23]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N807));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[24]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[24]  (
            .Q (DEBUG[24]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N813));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[25]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[25]  (
            .Q (DEBUG[25]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N472));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[26]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[26]  (
            .Q (DEBUG[26]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N523));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[27]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[27]  (
            .Q (DEBUG[27]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N543));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[28]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[28]  (
            .Q (DEBUG[28]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N549));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[29]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[29]  (
            .Q (DEBUG[29]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N555));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[30]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[30]  (
            .Q (DEBUG[30]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N691));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* \reg_wr_len[31]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \reg_wr_len[31]  (
            .Q (DEBUG[31]),
            .C (N15_0),
            .CE (N475),
            .CLK (ACLK),
            .D (N697));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_C /* reg_wvalid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        reg_wvalid_vname (
            .Q (reg_wvalid),
            .C (N15_0),
            .CLK (ACLK),
            .D (_N5805));
    // defparam reg_wvalid_vname.orig_name = reg_wvalid;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_LUT5 /* \reg_wvalid_ce_mux[0]  */ #(
            .INIT(32'b10100000101000001010000011101100))
        \reg_wvalid_ce_mux[0]  (
            .Z (_N5805),
            .I0 (_N8),
            .I1 (reg_wvalid),
            .I2 (wr_state_3),
            .I3 (wr_state_0),
            .I4 (_N11));
	// LUT = (I0&I2)|(I1&~I3&~I4) ;

    GTP_DFF_PE /* wr_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        wr_state_0_vname (
            .Q (wr_state_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N15),
            .P (N15_0));
    // defparam wr_state_0_vname.orig_name = wr_state_0;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* wr_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_state_1 (
            .Q (_N6),
            .C (N15_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N14));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* wr_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_state_2 (
            .Q (_N7),
            .C (N15_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N6));
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_LUT3 /* \wr_state[2:0]_fsm[2:0]_13  */ #(
            .INIT(8'b10000000))
        \wr_state[2:0]_fsm[2:0]_13  (
            .Z (_N13),
            .I0 (reg_w_last),
            .I1 (wr_state_5),
            .I2 (s00_axi_bready));
	// LUT = I0&I1&I2 ;

    GTP_DFF_CE /* wr_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_state_3_vname (
            .Q (wr_state_3),
            .C (N15_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N7));
    // defparam wr_state_3_vname.orig_name = wr_state_3;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* wr_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_state_4_vname (
            .Q (wr_state_4),
            .C (N15_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N9));
    // defparam wr_state_4_vname.orig_name = wr_state_4;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* wr_state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_state_5_vname (
            .Q (wr_state_5),
            .C (N15_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N11));
    // defparam wr_state_5_vname.orig_name = wr_state_5;
	// ../source/Bridge/axi/aq_axi_master.v:132

    GTP_DFF_CE /* wr_state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        wr_state_6 (
            .Q (_N15),
            .C (N15_0),
            .CE (N460),
            .CLK (ACLK),
            .D (_N13));
	// ../source/Bridge/axi/aq_axi_master.v:132


endmodule


module ipsl_hmic_h_ddrc_apb_reset_v1_1
(
    input [31:0] prdata,
    input ddrc_init_start,
    input pclk,
    input pready,
    input presetn,
    output [8:0] N391,
    output [31:0] N394,
    output [6:0] cnt,
    output N287,
    output _N6007,
    output ddrc_init_done,
    output penable,
    output psel
);
    wire N0;
    wire N380;
    wire N383;
    wire [6:0] N384;
    wire _N0;
    wire _N1639;
    wire _N1640;
    wire _N1641;
    wire _N1642;
    wire _N1643;
    wire _N1644;
    wire _N1873;
    wire _N5845;
    wire _N5859;

    GTP_INV N0_vname (
            .Z (N0),
            .I (presetn));
    // defparam N0_vname.orig_name = N0;

    GTP_ROM128X1 /* N258_1_0 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000010100101010010101001010110111101010110101011001001010100101010100101100100010100))
        N258_1_0 (
            .Z (N391[0]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_1 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011001001100100110010010100101000011011001100010010000110110011000001000000100000))
        N258_1_1 (
            .Z (N391[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_2 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011110010000110111100000000001110000011110000100011100110111100001001110001111110))
        N258_1_2 (
            .Z (N391[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_3 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011111100000111000000011000110000011100000000111100000111000000001110000110111000))
        N258_1_3 (
            .Z (N391[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_4 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011111111111000000000010000111111100000000001000000000000000000001111111111000000))
        N258_1_4 (
            .Z (N391[4]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_5 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011110000000111111100000000000000000000000001111111111000000000001111111000000000))
        N258_1_5 (
            .Z (N391[5]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_6 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011111111111000000000011111000000000000000001111111111111111111110000000000000000))
        N258_1_6 (
            .Z (N391[6]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_7 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100000000000000000000011111111111111111111110000000000000000000000000000000000000))
        N258_1_7 (
            .Z (N391[7]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_1_8 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000000000000))
        N258_1_8 (
            .Z (N391[8]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_0 */ #(
            .INIT(128'b11111111111111111111111111111111111111111111111001110111011110101110101001111011011111110000101101100001010100000000000000000101))
        N258_2_0 (
            .Z (N394[0]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_1 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000011101110010000110011000000101000011111110000001000000001011111100001110000100000))
        N258_2_1 (
            .Z (N394[1]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_2 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000101000010110010001010000000110010011111110000001101000000110011000001100000001100))
        N258_2_2 (
            .Z (N394[2]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_3 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100000010100011010010000000100000000010010010000000100000000000110000000000000100))
        N258_2_3 (
            .Z (N394[3]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_4 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001000100100001010000000000101100000000010000001000010000000000000001000001000010))
        N258_2_4 (
            .Z (N394[4]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_5 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100001100100011010011000000111100000000000000001010011000000000000000000101000100))
        N258_2_5 (
            .Z (N394[5]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_6 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100001000000001000001000000010000000000000000000000010000000000000000000000000100))
        N258_2_6 (
            .Z (N394[6]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_7 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000110000110000000000000000000000000000000000000000000000000000000000000000100))
        N258_2_7 (
            .Z (N394[7]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_8 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001001010000010010010000000101010101111110000000001000001001000010000000000000000))
        N258_2_8 (
            .Z (N394[8]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_9 */ #(
            .INIT(128'b11111111111111111111111111111111111111111111111000000000000101000010000000000010001111110000000000000001101100010000000000000101))
        N258_2_9 (
            .Z (N394[9]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_10 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000100000000000001010000000000010000101111110000000001000001100001110000000000000000))
        N258_2_10 (
            .Z (N394[10]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_11 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000100010000010010010000000000000000000010000000000000100))
        N258_2_11 (
            .Z (N394[11]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_12 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000010000010000000100000000000010000000010000000000000010000000000000100))
        N258_2_12 (
            .Z (N394[12]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_13 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000100000000000010000000010000000000000000000010000000000010010000000001000100))
        N258_2_13 (
            .Z (N394[13]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_14 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000100000010000001000000011000000000000000000000000001000000010000000001000000))
        N258_2_14 (
            .Z (N394[14]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_15 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000001000000))
        N258_2_15 (
            .Z (N394[15]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_16 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001100000110000110000000000000010001101100000000101000000010001010100010000010000))
        N258_2_16 (
            .Z (N394[16]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_17 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001101100000001100000000011100100000010000000000))
        N258_2_17 (
            .Z (N394[17]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_18 */ #(
            .INIT(128'b11111111111111111111111111111111111111111111111000000000100000000000000000000000001101100000000101100000001001000000110000010001))
        N258_2_18 (
            .Z (N394[18]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_19 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000001100010001100000000010000010100000000000000))
        N258_2_19 (
            .Z (N394[19]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_20 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000010000001000000100000000000000000000001000000001110000000000000000000000101000000))
        N258_2_20 (
            .Z (N394[20]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_21 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000001000000010000010000000000000010000000000000000100000000000000000001000101000000))
        N258_2_21 (
            .Z (N394[21]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_22 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000001000000))
        N258_2_22 (
            .Z (N394[22]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_23 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000110001000000000000000000001000000))
        N258_2_23 (
            .Z (N394[23]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_24 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000100000000000000000010010001101100000000110000000010101000001000000000000))
        N258_2_24 (
            .Z (N394[24]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_25 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000100000000000000000001000101101100000000110000000010000010000000000000000))
        N258_2_25 (
            .Z (N394[25]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_26 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000001000101101100000000010000000001001000001000000000000))
        N258_2_26 (
            .Z (N394[26]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_27 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000011010000001000000000000000000010000010000000000000000))
        N258_2_27 (
            .Z (N394[27]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_28 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000001010000001000000000000000000000000000001000000000000))
        N258_2_28 (
            .Z (N394[28]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_29 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000101010000000000000000000000000000000000000000000000000))
        N258_2_29 (
            .Z (N394[29]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_30 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000100100000000000000000010000000000))
        N258_2_30 (
            .Z (N394[30]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_ROM128X1 /* N258_2_31 */ #(
            .INIT(128'b00000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000010100000000000000000000000000000000))
        N258_2_31 (
            .Z (N394[31]),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (cnt[2]),
            .I3 (cnt[3]),
            .I4 (cnt[4]),
            .I5 (cnt[5]),
            .I6 (cnt[6]));

    GTP_LUT5 /* N262_mux4 */ #(
            .INIT(32'b11111111111111100000000000000000))
        N262_mux4 (
            .Z (_N1873),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (cnt[0]),
            .I3 (cnt[1]),
            .I4 (cnt[4]));
	// LUT = (I0&I4)|(I1&I4)|(I2&I4)|(I3&I4) ;

    GTP_LUT5CARRY /* N266_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_1 (
            .COUT (_N1639),
            .Z (N384[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (N380),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_2 (
            .COUT (_N1640),
            .Z (N384[1]),
            .CIN (_N1639),
            .I0 (cnt[0]),
            .I1 (N380),
            .I2 (cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_3 (
            .COUT (_N1641),
            .Z (N384[2]),
            .CIN (_N1640),
            .I0 (),
            .I1 (cnt[2]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_4 (
            .COUT (_N1642),
            .Z (N384[3]),
            .CIN (_N1641),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_5 (
            .COUT (_N1643),
            .Z (N384[4]),
            .CIN (_N1642),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_6 (
            .COUT (_N1644),
            .Z (N384[5]),
            .CIN (_N1643),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT5CARRY /* N266_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N266_7 (
            .COUT (),
            .Z (N384[6]),
            .CIN (_N1644),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (),
            .I3 (N380),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:414

    GTP_LUT4 /* N287_6 */ #(
            .INIT(16'b0000000000100000))
        N287_6 (
            .Z (_N6007),
            .I0 (cnt[4]),
            .I1 (cnt[3]),
            .I2 (cnt[0]),
            .I3 (cnt[5]));
	// LUT = I0&~I1&I2&~I3 ;

    GTP_LUT4 /* N287_7 */ #(
            .INIT(16'b0000001000000000))
        N287_7 (
            .Z (N287),
            .I0 (cnt[6]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (_N6007));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT2 /* N375 */ #(
            .INIT(4'b0100))
        N375 (
            .Z (_N0),
            .I0 (ddrc_init_done),
            .I1 (ddrc_init_start));
	// LUT = ~I0&I1 ;

    GTP_LUT5 /* N380_5 */ #(
            .INIT(32'b00100000001000000010000010100000))
        N380_5 (
            .Z (N380),
            .I0 (pready),
            .I1 (cnt[6]),
            .I2 (ddrc_init_start),
            .I3 (cnt[5]),
            .I4 (_N1873));
	// LUT = (I0&~I1&I2)|(I0&I2&~I3&~I4) ;

    GTP_LUT5 /* N383 */ #(
            .INIT(32'b00101111001011110010111110101111))
        N383_vname (
            .Z (N383),
            .I0 (pready),
            .I1 (cnt[6]),
            .I2 (ddrc_init_start),
            .I3 (cnt[5]),
            .I4 (_N1873));
    // defparam N383_vname.orig_name = N383;
	// LUT = (~I2)|(I0&~I1)|(I0&~I3&~I4) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N0),
            .CE (N383),
            .CLK (pclk),
            .D (N384[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:407

    GTP_DFF_C /* ddrc_init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrc_init_done_vname (
            .Q (ddrc_init_done),
            .C (N0),
            .CLK (pclk),
            .D (_N5859));
    // defparam ddrc_init_done_vname.orig_name = ddrc_init_done;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:423

    GTP_LUT3 /* \ddrc_init_done_ce_mux[0]  */ #(
            .INIT(8'b11001110))
        \ddrc_init_done_ce_mux[0]  (
            .Z (_N5859),
            .I0 (prdata[0]),
            .I1 (ddrc_init_done),
            .I2 (prdata[1]));
	// LUT = (I1)|(I0&~I2) ;

    GTP_DFF_C /* penable */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        penable_vname (
            .Q (penable),
            .C (N0),
            .CLK (pclk),
            .D (_N5845));
    // defparam penable_vname.orig_name = penable;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:116

    GTP_LUT4 /* \penable_ce_mux[0]  */ #(
            .INIT(16'b0000000001010100))
        \penable_ce_mux[0]  (
            .Z (_N5845),
            .I0 (ddrc_init_done),
            .I1 (psel),
            .I2 (penable),
            .I3 (pready));
	// LUT = (~I0&I1&~I3)|(~I0&I2&~I3) ;

    GTP_DFF_C /* psel */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        psel_vname (
            .Q (psel),
            .C (N0),
            .CLK (pclk),
            .D (_N0));
    // defparam psel_vname.orig_name = psel;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_apb_reset_v1_1.v:102


endmodule


module ipsl_hmic_h_ddrc_reset_ctrl_v1_1
(
    input [31:0] ddrc_prdata,
    input ddrc_pready,
    input pclk,
    input resetn,
    output [11:0] ddrc_paddr,
    output [31:0] ddrc_pwdata,
    output N0,
    output ddr_init_done,
    output ddrc_axi_reset1,
    output ddrc_axi_reset2,
    output ddrc_penable,
    output ddrc_preset,
    output ddrc_psel,
    output ddrc_pwrite
);
    wire N3;
    wire N97_inv;
    wire N104;
    wire N110;
    wire [7:0] N111;
    wire [4:0] N122;
    wire [5:0] N131;
    wire _N4865;
    wire _N5861;
    wire _N6007;
    wire ddrc_init_done;
    wire ddrc_init_start;
    wire [7:0] ddrc_rst_cnt;
    wire init_axi_reset0;
    wire init_penable;
    wire init_preset;
    wire init_psel;
    wire presetn;
    wire [7:0] rst_cnt;
    wire \u_ddrc_apb_reset/N287 ;
    wire [8:0] \u_ddrc_apb_reset/N391 ;
    wire [31:0] \u_ddrc_apb_reset/N394 ;
    wire [6:0] \u_ddrc_apb_reset/cnt ;
    wire \u_ddrc_apb_reset_cnt[0]_floating ;
    wire \u_ddrc_apb_reset_cnt[3]_floating ;
    wire \u_ddrc_apb_reset_cnt[4]_floating ;
    wire \u_ddrc_apb_reset_cnt[5]_floating ;

    GTP_INV N0_vname (
            .Z (N0),
            .I (resetn));
    // defparam N0_vname.orig_name = N0;

    GTP_LUT4 /* N3_mux3_4 */ #(
            .INIT(16'b0111111111111111))
        N3_mux3_4 (
            .Z (N3),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[3]),
            .I2 (rst_cnt[4]),
            .I3 (rst_cnt[1]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT2 /* N5_sum1 */ #(
            .INIT(4'b0110))
        N5_sum1 (
            .Z (N122[1]),
            .I0 (rst_cnt[0]),
            .I1 (rst_cnt[1]));
	// LUT = (I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* N5_sum2 */ #(
            .INIT(8'b01111000))
        N5_sum2 (
            .Z (N122[2]),
            .I0 (rst_cnt[1]),
            .I1 (rst_cnt[0]),
            .I2 (rst_cnt[2]));
	// LUT = (~I1&I2)|(~I0&I2)|(I0&I1&~I2) ;

    GTP_LUT4 /* N5_sum3 */ #(
            .INIT(16'b0111111110000000))
        N5_sum3 (
            .Z (N122[3]),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[1]),
            .I2 (rst_cnt[0]),
            .I3 (rst_cnt[3]));
	// LUT = (~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3) ;

    GTP_LUT5 /* N5_sum4 */ #(
            .INIT(32'b01111000111100001111000011110000))
        N5_sum4 (
            .Z (N122[4]),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[1]),
            .I2 (rst_cnt[4]),
            .I3 (rst_cnt[0]),
            .I4 (rst_cnt[3]));
	// LUT = (I2&~I4)|(I2&~I3)|(~I1&I2)|(~I0&I2)|(I0&I1&~I2&I3&I4) ;

    GTP_LUT5 /* N24_sum4 */ #(
            .INIT(32'b01111111100000001111111100000000))
        N24_sum4 (
            .Z (N131[4]),
            .I0 (ddrc_rst_cnt[2]),
            .I1 (ddrc_rst_cnt[1]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (ddrc_rst_cnt[4]),
            .I4 (ddrc_rst_cnt[3]));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&~I3&I4) ;

    GTP_LUT2 /* N45 */ #(
            .INIT(4'b1000))
        N45 (
            .Z (ddrc_axi_reset1),
            .I0 (init_axi_reset0),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N49 */ #(
            .INIT(4'b1011))
        N49 (
            .Z (ddrc_axi_reset2),
            .I0 (init_axi_reset0),
            .I1 (ddrc_init_start));
	// LUT = (~I1)|(I0) ;

    GTP_LUT2 /* N61 */ #(
            .INIT(4'b1000))
        N61 (
            .Z (ddrc_preset),
            .I0 (init_preset),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[0]  */ #(
            .INIT(4'b1000))
        \N65[0]  (
            .Z (ddrc_pwdata[0]),
            .I0 (\u_ddrc_apb_reset/N394 [0] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[1]  */ #(
            .INIT(4'b1000))
        \N65[1]  (
            .Z (ddrc_pwdata[1]),
            .I0 (\u_ddrc_apb_reset/N394 [1] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[2]  */ #(
            .INIT(4'b1000))
        \N65[2]  (
            .Z (ddrc_pwdata[2]),
            .I0 (\u_ddrc_apb_reset/N394 [2] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[3]  */ #(
            .INIT(4'b1000))
        \N65[3]  (
            .Z (ddrc_pwdata[3]),
            .I0 (\u_ddrc_apb_reset/N394 [3] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[4]  */ #(
            .INIT(4'b1000))
        \N65[4]  (
            .Z (ddrc_pwdata[4]),
            .I0 (\u_ddrc_apb_reset/N394 [4] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[5]  */ #(
            .INIT(4'b1000))
        \N65[5]  (
            .Z (ddrc_pwdata[5]),
            .I0 (\u_ddrc_apb_reset/N394 [5] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[6]  */ #(
            .INIT(4'b1000))
        \N65[6]  (
            .Z (ddrc_pwdata[6]),
            .I0 (\u_ddrc_apb_reset/N394 [6] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[7]  */ #(
            .INIT(4'b1000))
        \N65[7]  (
            .Z (ddrc_pwdata[7]),
            .I0 (\u_ddrc_apb_reset/N394 [7] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[8]  */ #(
            .INIT(4'b1000))
        \N65[8]  (
            .Z (ddrc_pwdata[8]),
            .I0 (\u_ddrc_apb_reset/N394 [8] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[9]  */ #(
            .INIT(4'b1000))
        \N65[9]  (
            .Z (ddrc_pwdata[9]),
            .I0 (\u_ddrc_apb_reset/N394 [9] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[10]  */ #(
            .INIT(4'b1000))
        \N65[10]  (
            .Z (ddrc_pwdata[10]),
            .I0 (\u_ddrc_apb_reset/N394 [10] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[11]  */ #(
            .INIT(4'b1000))
        \N65[11]  (
            .Z (ddrc_pwdata[11]),
            .I0 (\u_ddrc_apb_reset/N394 [11] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[12]  */ #(
            .INIT(4'b1000))
        \N65[12]  (
            .Z (ddrc_pwdata[12]),
            .I0 (\u_ddrc_apb_reset/N394 [12] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[13]  */ #(
            .INIT(4'b1000))
        \N65[13]  (
            .Z (ddrc_pwdata[13]),
            .I0 (\u_ddrc_apb_reset/N394 [13] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[14]  */ #(
            .INIT(4'b1000))
        \N65[14]  (
            .Z (ddrc_pwdata[14]),
            .I0 (\u_ddrc_apb_reset/N394 [14] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[15]  */ #(
            .INIT(4'b1000))
        \N65[15]  (
            .Z (ddrc_pwdata[15]),
            .I0 (\u_ddrc_apb_reset/N394 [15] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[16]  */ #(
            .INIT(4'b1000))
        \N65[16]  (
            .Z (ddrc_pwdata[16]),
            .I0 (\u_ddrc_apb_reset/N394 [16] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[17]  */ #(
            .INIT(4'b1000))
        \N65[17]  (
            .Z (ddrc_pwdata[17]),
            .I0 (\u_ddrc_apb_reset/N394 [17] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[18]  */ #(
            .INIT(4'b1000))
        \N65[18]  (
            .Z (ddrc_pwdata[18]),
            .I0 (\u_ddrc_apb_reset/N394 [18] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[19]  */ #(
            .INIT(4'b1000))
        \N65[19]  (
            .Z (ddrc_pwdata[19]),
            .I0 (\u_ddrc_apb_reset/N394 [19] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[20]  */ #(
            .INIT(4'b1000))
        \N65[20]  (
            .Z (ddrc_pwdata[20]),
            .I0 (\u_ddrc_apb_reset/N394 [20] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[21]  */ #(
            .INIT(4'b1000))
        \N65[21]  (
            .Z (ddrc_pwdata[21]),
            .I0 (\u_ddrc_apb_reset/N394 [21] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[22]  */ #(
            .INIT(4'b1000))
        \N65[22]  (
            .Z (ddrc_pwdata[22]),
            .I0 (\u_ddrc_apb_reset/N394 [22] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[23]  */ #(
            .INIT(4'b1000))
        \N65[23]  (
            .Z (ddrc_pwdata[23]),
            .I0 (\u_ddrc_apb_reset/N394 [23] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[24]  */ #(
            .INIT(4'b1000))
        \N65[24]  (
            .Z (ddrc_pwdata[24]),
            .I0 (\u_ddrc_apb_reset/N394 [24] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[25]  */ #(
            .INIT(4'b1000))
        \N65[25]  (
            .Z (ddrc_pwdata[25]),
            .I0 (\u_ddrc_apb_reset/N394 [25] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[26]  */ #(
            .INIT(4'b1000))
        \N65[26]  (
            .Z (ddrc_pwdata[26]),
            .I0 (\u_ddrc_apb_reset/N394 [26] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[27]  */ #(
            .INIT(4'b1000))
        \N65[27]  (
            .Z (ddrc_pwdata[27]),
            .I0 (\u_ddrc_apb_reset/N394 [27] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[28]  */ #(
            .INIT(4'b1000))
        \N65[28]  (
            .Z (ddrc_pwdata[28]),
            .I0 (\u_ddrc_apb_reset/N394 [28] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[29]  */ #(
            .INIT(4'b1000))
        \N65[29]  (
            .Z (ddrc_pwdata[29]),
            .I0 (\u_ddrc_apb_reset/N394 [29] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[30]  */ #(
            .INIT(4'b1000))
        \N65[30]  (
            .Z (ddrc_pwdata[30]),
            .I0 (\u_ddrc_apb_reset/N394 [30] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N65[31]  */ #(
            .INIT(4'b1000))
        \N65[31]  (
            .Z (ddrc_pwdata[31]),
            .I0 (\u_ddrc_apb_reset/N394 [31] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N69 */ #(
            .INIT(32'b11110000110100001111000011110000))
        N69 (
            .Z (ddrc_pwrite),
            .I0 (\u_ddrc_apb_reset/cnt [6] ),
            .I1 (\u_ddrc_apb_reset/cnt [2] ),
            .I2 (ddrc_init_start),
            .I3 (\u_ddrc_apb_reset/cnt [1] ),
            .I4 (_N6007));
	// LUT = (I2&~I4)|(~I0&I2)|(I1&I2)|(I2&I3) ;

    GTP_LUT2 /* N73 */ #(
            .INIT(4'b1000))
        N73 (
            .Z (ddrc_penable),
            .I0 (init_penable),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N77 */ #(
            .INIT(4'b1000))
        N77 (
            .Z (ddrc_psel),
            .I0 (init_psel),
            .I1 (ddrc_init_start));
	// LUT = I0&I1 ;

    GTP_LUT5 /* \N81_7[2]  */ #(
            .INIT(32'b11000000110000001000000000000000))
        \N81_7[2]  (
            .Z (ddrc_paddr[2]),
            .I0 (\u_ddrc_apb_reset/N391 [0] ),
            .I1 (ddrc_init_start),
            .I2 (init_psel),
            .I3 (presetn),
            .I4 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I1&I2&I4)|(I0&I1&I2&I3) ;

    GTP_LUT2 /* \N81_7[3]  */ #(
            .INIT(4'b1000))
        \N81_7[3]  (
            .Z (ddrc_paddr[3]),
            .I0 (\u_ddrc_apb_reset/N391 [1] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT4 /* \N81_7[3]_3  */ #(
            .INIT(16'b0000000010000000))
        \N81_7[3]_3  (
            .Z (_N4865),
            .I0 (ddrc_init_start),
            .I1 (presetn),
            .I2 (init_psel),
            .I3 (\u_ddrc_apb_reset/N287 ));
	// LUT = I0&I1&I2&~I3 ;

    GTP_LUT2 /* \N81_7[4]  */ #(
            .INIT(4'b1000))
        \N81_7[4]  (
            .Z (ddrc_paddr[4]),
            .I0 (\u_ddrc_apb_reset/N391 [2] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[5]  */ #(
            .INIT(4'b1000))
        \N81_7[5]  (
            .Z (ddrc_paddr[5]),
            .I0 (\u_ddrc_apb_reset/N391 [3] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[6]  */ #(
            .INIT(4'b1000))
        \N81_7[6]  (
            .Z (ddrc_paddr[6]),
            .I0 (\u_ddrc_apb_reset/N391 [4] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[7]  */ #(
            .INIT(4'b1000))
        \N81_7[7]  (
            .Z (ddrc_paddr[7]),
            .I0 (\u_ddrc_apb_reset/N391 [5] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[8]  */ #(
            .INIT(4'b1000))
        \N81_7[8]  (
            .Z (ddrc_paddr[8]),
            .I0 (\u_ddrc_apb_reset/N391 [6] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[9]  */ #(
            .INIT(4'b1000))
        \N81_7[9]  (
            .Z (ddrc_paddr[9]),
            .I0 (\u_ddrc_apb_reset/N391 [7] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N81_7[10]  */ #(
            .INIT(4'b1000))
        \N81_7[10]  (
            .Z (ddrc_paddr[10]),
            .I0 (\u_ddrc_apb_reset/N391 [8] ),
            .I1 (_N4865));
	// LUT = I0&I1 ;

    GTP_LUT1 /* N88 */ #(
            .INIT(2'b01))
        N88 (
            .Z (N122[0]),
            .I0 (rst_cnt[0]));
	// LUT = ~I0 ;

    GTP_LUT5 /* N97_0_1inv */ #(
            .INIT(32'b11110111111111111111111111111111))
        N97_0_1inv (
            .Z (N97_inv),
            .I0 (ddrc_rst_cnt[2]),
            .I1 (ddrc_rst_cnt[1]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (ddrc_rst_cnt[4]),
            .I4 (ddrc_rst_cnt[3]));
	// LUT = (~I4)|(~I3)|(~I1)|(~I0)|(I2) ;

    GTP_LUT5 /* N104_5 */ #(
            .INIT(32'b00001000100000000000000000000000))
        N104_5 (
            .Z (N104),
            .I0 (rst_cnt[2]),
            .I1 (rst_cnt[1]),
            .I2 (rst_cnt[4]),
            .I3 (rst_cnt[0]),
            .I4 (rst_cnt[3]));
	// LUT = (I0&I1&I2&~I3&I4)|(I0&I1&~I2&I3&I4) ;

    GTP_LUT5 /* N110_5 */ #(
            .INIT(32'b01111111111111111111111111111111))
        N110_5 (
            .Z (N110),
            .I0 (ddrc_rst_cnt[3]),
            .I1 (ddrc_rst_cnt[2]),
            .I2 (ddrc_rst_cnt[4]),
            .I3 (ddrc_rst_cnt[1]),
            .I4 (\u_ddrc_apb_reset/N287 ));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* \N111[0]  */ #(
            .INIT(32'b00000000000000100000000000000000))
        \N111[0]  (
            .Z (N111[0]),
            .I0 (\u_ddrc_apb_reset/cnt [6] ),
            .I1 (\u_ddrc_apb_reset/cnt [2] ),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (\u_ddrc_apb_reset/cnt [1] ),
            .I4 (_N6007));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT3 /* \N111[1]  */ #(
            .INIT(8'b01100000))
        \N111[1]  (
            .Z (N111[1]),
            .I0 (ddrc_rst_cnt[1]),
            .I1 (ddrc_rst_cnt[0]),
            .I2 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N111[2]  */ #(
            .INIT(16'b0110101000000000))
        \N111[2]  (
            .Z (N111[2]),
            .I0 (ddrc_rst_cnt[2]),
            .I1 (ddrc_rst_cnt[1]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I0&~I2&I3)|(I0&~I1&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT5 /* \N111[3]  */ #(
            .INIT(32'b01101010101010100000000000000000))
        \N111[3]  (
            .Z (N111[3]),
            .I0 (ddrc_rst_cnt[3]),
            .I1 (ddrc_rst_cnt[2]),
            .I2 (ddrc_rst_cnt[0]),
            .I3 (ddrc_rst_cnt[1]),
            .I4 (\u_ddrc_apb_reset/N287 ));
	// LUT = (I0&~I3&I4)|(I0&~I2&I4)|(I0&~I1&I4)|(~I0&I1&I2&I3&I4) ;

    GTP_LUT5 /* \N111[4]  */ #(
            .INIT(32'b00000000000010000000000000000000))
        \N111[4]  (
            .Z (N111[4]),
            .I0 (N131[4]),
            .I1 (\u_ddrc_apb_reset/cnt [6] ),
            .I2 (\u_ddrc_apb_reset/cnt [1] ),
            .I3 (\u_ddrc_apb_reset/cnt [2] ),
            .I4 (_N6007));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_DFF_CE /* ddr_init_done */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddr_init_done_vname (
            .Q (ddr_init_done),
            .C (N0),
            .CE (ddrc_init_done),
            .CLK (pclk),
            .D (1'b1));
    // defparam ddr_init_done_vname.orig_name = ddr_init_done;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    GTP_DFF_PE /* ddrc_init_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        ddrc_init_start_vname (
            .Q (ddrc_init_start),
            .CE (ddrc_init_done),
            .CLK (pclk),
            .D (1'b0),
            .P (N0));
    // defparam ddrc_init_start_vname.orig_name = ddrc_init_start;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:155

    GTP_DFF_CE /* \ddrc_rst_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[0]  (
            .Q (ddrc_rst_cnt[0]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[1]  (
            .Q (ddrc_rst_cnt[1]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[2]  (
            .Q (ddrc_rst_cnt[2]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[3]  (
            .Q (ddrc_rst_cnt[3]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_CE /* \ddrc_rst_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrc_rst_cnt[4]  (
            .Q (ddrc_rst_cnt[4]),
            .C (N0),
            .CE (N110),
            .CLK (pclk),
            .D (N111[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:127

    GTP_DFF_P /* init_axi_reset0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        init_axi_reset0_vname (
            .Q (init_axi_reset0),
            .CLK (pclk),
            .D (_N5861),
            .P (N0));
    // defparam init_axi_reset0_vname.orig_name = init_axi_reset0;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:139

    GTP_LUT2 /* \init_axi_reset0_ce_mux[0]  */ #(
            .INIT(4'b1000))
        \init_axi_reset0_ce_mux[0]  (
            .Z (_N5861),
            .I0 (init_axi_reset0),
            .I1 (N97_inv));
	// LUT = I0&I1 ;

    GTP_DFF_PE /* init_preset */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        init_preset_vname (
            .Q (init_preset),
            .CE (N104),
            .CLK (pclk),
            .D (1'b0),
            .P (N0));
    // defparam init_preset_vname.orig_name = init_preset;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    GTP_DFF_CE /* presetn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        presetn_vname (
            .Q (presetn),
            .C (N0),
            .CE (N104),
            .CLK (pclk),
            .D (N122[0]));
    // defparam presetn_vname.orig_name = presetn;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:110

    GTP_DFF_CE /* \rst_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[0]  (
            .Q (rst_cnt[0]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[1]  (
            .Q (rst_cnt[1]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[2]  (
            .Q (rst_cnt[2]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[3]  (
            .Q (rst_cnt[3]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    GTP_DFF_CE /* \rst_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rst_cnt[4]  (
            .Q (rst_cnt[4]),
            .C (N0),
            .CE (N3),
            .CLK (pclk),
            .D (N122[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:100

    ipsl_hmic_h_ddrc_apb_reset_v1_1 u_ddrc_apb_reset (
            .N391 ({\u_ddrc_apb_reset/N391 [8] , \u_ddrc_apb_reset/N391 [7] , \u_ddrc_apb_reset/N391 [6] , \u_ddrc_apb_reset/N391 [5] , \u_ddrc_apb_reset/N391 [4] , \u_ddrc_apb_reset/N391 [3] , \u_ddrc_apb_reset/N391 [2] , \u_ddrc_apb_reset/N391 [1] , \u_ddrc_apb_reset/N391 [0] }),
            .N394 ({\u_ddrc_apb_reset/N394 [31] , \u_ddrc_apb_reset/N394 [30] , \u_ddrc_apb_reset/N394 [29] , \u_ddrc_apb_reset/N394 [28] , \u_ddrc_apb_reset/N394 [27] , \u_ddrc_apb_reset/N394 [26] , \u_ddrc_apb_reset/N394 [25] , \u_ddrc_apb_reset/N394 [24] , \u_ddrc_apb_reset/N394 [23] , \u_ddrc_apb_reset/N394 [22] , \u_ddrc_apb_reset/N394 [21] , \u_ddrc_apb_reset/N394 [20] , \u_ddrc_apb_reset/N394 [19] , \u_ddrc_apb_reset/N394 [18] , \u_ddrc_apb_reset/N394 [17] , \u_ddrc_apb_reset/N394 [16] , \u_ddrc_apb_reset/N394 [15] , \u_ddrc_apb_reset/N394 [14] , \u_ddrc_apb_reset/N394 [13] , \u_ddrc_apb_reset/N394 [12] , \u_ddrc_apb_reset/N394 [11] , \u_ddrc_apb_reset/N394 [10] , \u_ddrc_apb_reset/N394 [9] , \u_ddrc_apb_reset/N394 [8] , \u_ddrc_apb_reset/N394 [7] , \u_ddrc_apb_reset/N394 [6] , \u_ddrc_apb_reset/N394 [5] , \u_ddrc_apb_reset/N394 [4] , \u_ddrc_apb_reset/N394 [3] , \u_ddrc_apb_reset/N394 [2] , \u_ddrc_apb_reset/N394 [1] , \u_ddrc_apb_reset/N394 [0] }),
            .cnt ({\u_ddrc_apb_reset/cnt [6] , \u_ddrc_apb_reset_cnt[5]_floating , \u_ddrc_apb_reset_cnt[4]_floating , \u_ddrc_apb_reset_cnt[3]_floating , \u_ddrc_apb_reset/cnt [2] , \u_ddrc_apb_reset/cnt [1] , \u_ddrc_apb_reset_cnt[0]_floating }),
            .prdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, ddrc_prdata[1], ddrc_prdata[0]}),
            .N287 (\u_ddrc_apb_reset/N287 ),
            ._N6007 (_N6007),
            .ddrc_init_done (ddrc_init_done),
            .penable (init_penable),
            .psel (init_psel),
            .ddrc_init_start (ddrc_init_start),
            .pclk (pclk),
            .pready (ddrc_pready),
            .presetn (presetn));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_reset_ctrl_v1_1.v:214


endmodule


module ipsl_hmic_h_ddrc_top_v1_1
(
    input [31:0] araddr_1,
    input [7:0] arlen_1,
    input [31:0] awaddr_1,
    input [7:0] awlen_1,
    input [1:0] dfi_phyupd_type,
    input [63:0] dfi_rddata,
    input [3:0] dfi_rddata_valid,
    input [63:0] wr_burst_data,
    input [7:0] wstrb_1,
    input aclk_1,
    input arvalid_1,
    input awvalid_1,
    input core_clk,
    input dfi_ctrlupd_ack,
    input dfi_init_complete,
    input dfi_lp_ack,
    input dfi_phyupd_req,
    input pclk,
    input resetn,
    input wlast_1,
    output [11:0] ddrc_paddr,
    output [31:0] ddrc_pwdata,
    output [31:0] dfi_address,
    output [5:0] dfi_bank,
    output [1:0] dfi_cas_n,
    output [1:0] dfi_cke,
    output [1:0] dfi_cs,
    output [4:0] dfi_frequency,
    output [3:0] dfi_lp_wakeup,
    output [1:0] dfi_odt,
    output [1:0] dfi_ras_n,
    output [3:0] dfi_rddata_en,
    output [1:0] dfi_reset_n,
    output [1:0] dfi_we_n,
    output [63:0] dfi_wrdata,
    output [3:0] dfi_wrdata_en,
    output [7:0] dfi_wrdata_mask,
    output [63:0] rd_burst_data,
    output arready_1,
    output awready_1,
    output bready_1,
    output ddrc_init_done,
    output ddrc_penable,
    output ddrc_preset,
    output ddrc_pwrite,
    output dfi_ctrlupd_req,
    output dfi_dram_clk_disable,
    output dfi_init_start,
    output dfi_lp_req,
    output dfi_phyupd_ack,
    output rlast_1,
    output rready_1,
    output \u_ddrc_reset_ctrl/N0 ,
    output wready_1
);
    wire arready_0;
    wire arready_2;
    wire awready_0;
    wire awready_2;
    wire [7:0] bid_0;
    wire [7:0] bid_1;
    wire [7:0] bid_2;
    wire [1:0] bresp_0;
    wire [1:0] bresp_1;
    wire [1:0] bresp_2;
    wire bvalid_0;
    wire bvalid_2;
    wire cactive_0;
    wire cactive_1;
    wire cactive_2;
    wire cactive_ddrc;
    wire csysack_0;
    wire csysack_1;
    wire csysack_2;
    wire csysack_ddrc;
    wire ddrc_axi_reset1;
    wire ddrc_axi_reset2;
    wire ddrc_psel;
    wire [31:0] prdata;
    wire pready;
    wire pslverr;
    wire raq_push_0;
    wire raq_push_1;
    wire raq_push_2;
    wire raq_split_0;
    wire raq_split_1;
    wire raq_split_2;
    wire [127:0] rdata_0;
    wire [63:0] rdata_2;
    wire [7:0] rid_0;
    wire [7:0] rid_1;
    wire [7:0] rid_2;
    wire rlast_0;
    wire rlast_2;
    wire [1:0] rresp_0;
    wire [1:0] rresp_1;
    wire [1:0] rresp_2;
    wire rvalid_0;
    wire rvalid_2;
    wire waq_push_0;
    wire waq_push_1;
    wire waq_push_2;
    wire waq_split_0;
    wire waq_split_1;
    wire waq_split_2;
    wire wready_0;
    wire wready_2;
    wire \u_ddrc_reset_ctrl_ddrc_paddr[0]_floating ;
    wire \u_ddrc_reset_ctrl_ddrc_paddr[1]_floating ;
    wire \u_ddrc_reset_ctrl_ddrc_paddr[11]_floating ;

    ipsl_hmic_h_ddrc_reset_ctrl_v1_1 u_ddrc_reset_ctrl (
            .ddrc_paddr ({\u_ddrc_reset_ctrl_ddrc_paddr[11]_floating , ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], \u_ddrc_reset_ctrl_ddrc_paddr[1]_floating , \u_ddrc_reset_ctrl_ddrc_paddr[0]_floating }),
            .ddrc_pwdata (ddrc_pwdata),
            .ddrc_prdata ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, prdata[1], prdata[0]}),
            .N0 (\u_ddrc_reset_ctrl/N0 ),
            .ddr_init_done (ddrc_init_done),
            .ddrc_axi_reset1 (ddrc_axi_reset1),
            .ddrc_axi_reset2 (ddrc_axi_reset2),
            .ddrc_penable (ddrc_penable),
            .ddrc_preset (ddrc_preset),
            .ddrc_psel (ddrc_psel),
            .ddrc_pwrite (ddrc_pwrite),
            .ddrc_pready (pready),
            .pclk (pclk),
            .resetn (resetn));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v:323

    GTP_DDRC u_gdp_ddrc (
            .BID_0 (bid_0),
            .BID_1 (bid_1),
            .BID_2 (bid_2),
            .BRESP_0 (bresp_0),
            .BRESP_1 (bresp_1),
            .BRESP_2 (bresp_2),
            .DFI_ADDRESS (dfi_address),
            .DFI_BANK (dfi_bank),
            .DFI_CAS_N (dfi_cas_n),
            .DFI_CKE (dfi_cke),
            .DFI_CS (dfi_cs),
            .DFI_FREQUENCY (dfi_frequency),
            .DFI_LP_WAKEUP (dfi_lp_wakeup),
            .DFI_ODT (dfi_odt),
            .DFI_RAS_N (dfi_ras_n),
            .DFI_RDDATA_EN (dfi_rddata_en),
            .DFI_RESET_N (dfi_reset_n),
            .DFI_WE_N (dfi_we_n),
            .DFI_WRDATA (dfi_wrdata),
            .DFI_WRDATA_EN (dfi_wrdata_en),
            .DFI_WRDATA_MASK (dfi_wrdata_mask),
            .PRDATA (prdata),
            .RDATA_0 (rdata_0),
            .RDATA_1 (rd_burst_data),
            .RDATA_2 (rdata_2),
            .RID_0 (rid_0),
            .RID_1 (rid_1),
            .RID_2 (rid_2),
            .RRESP_0 (rresp_0),
            .RRESP_1 (rresp_1),
            .RRESP_2 (rresp_2),
            .ARADDR_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARADDR_1 ({araddr_1[31], araddr_1[30], araddr_1[29], araddr_1[28], araddr_1[27], araddr_1[26], araddr_1[25], araddr_1[24], araddr_1[23], araddr_1[22], araddr_1[21], araddr_1[20], araddr_1[19], araddr_1[18], araddr_1[17], araddr_1[16], araddr_1[15], araddr_1[14], araddr_1[13], araddr_1[12], araddr_1[11], araddr_1[10], araddr_1[9], araddr_1[8], araddr_1[7], araddr_1[6], araddr_1[5], araddr_1[4], araddr_1[3], 1'b0, 1'b0, 1'b0}),
            .ARADDR_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARBURST_0 ({1'b0, 1'b0}),
            .ARBURST_1 ({1'b0, 1'b1}),
            .ARBURST_2 ({1'b0, 1'b0}),
            .ARID_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARID_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARID_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARLEN_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARLEN_1 (arlen_1),
            .ARLEN_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARQOS_0 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .ARQOS_1 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .ARQOS_2 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .ARSIZE_0 ({1'b0, 1'b0, 1'b0}),
            .ARSIZE_1 ({1'b0, 1'b1, 1'b1}),
            .ARSIZE_2 ({1'b0, 1'b0, 1'b0}),
            .AWADDR_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWADDR_1 ({awaddr_1[31], awaddr_1[30], awaddr_1[29], awaddr_1[28], awaddr_1[27], awaddr_1[26], awaddr_1[25], awaddr_1[24], awaddr_1[23], awaddr_1[22], awaddr_1[21], awaddr_1[20], awaddr_1[19], awaddr_1[18], awaddr_1[17], awaddr_1[16], awaddr_1[15], awaddr_1[14], awaddr_1[13], awaddr_1[12], awaddr_1[11], awaddr_1[10], awaddr_1[9], awaddr_1[8], awaddr_1[7], awaddr_1[6], awaddr_1[5], awaddr_1[4], awaddr_1[3], 1'b0, 1'b0, 1'b0}),
            .AWADDR_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWBURST_0 ({1'b0, 1'b0}),
            .AWBURST_1 ({1'b0, 1'b1}),
            .AWBURST_2 ({1'b0, 1'b0}),
            .AWID_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWID_1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWID_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWLEN_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWLEN_1 (awlen_1),
            .AWLEN_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .AWQOS_0 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .AWQOS_1 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .AWQOS_2 ({1'b0, 1'b0, 1'b0, 1'b0}),
            .AWSIZE_0 ({1'b0, 1'b0, 1'b0}),
            .AWSIZE_1 ({1'b0, 1'b1, 1'b1}),
            .AWSIZE_2 ({1'b0, 1'b0, 1'b0}),
            .DFI_PHYUPD_TYPE (dfi_phyupd_type),
            .DFI_RDDATA (dfi_rddata),
            .DFI_RDDATA_VALID (dfi_rddata_valid),
            .PADDR ({1'b0, ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], 1'b0, 1'b0}),
            .PA_RMASK ({1'b0, 1'b0, 1'b0}),
            .PA_WMASK ({1'b0, 1'b0, 1'b0}),
            .PWDATA (ddrc_pwdata),
            .WDATA_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WDATA_1 (wr_burst_data),
            .WDATA_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WSTRB_0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WSTRB_1 ({wstrb_1[7], wstrb_1[7], wstrb_1[7], wstrb_1[7], wstrb_1[7], wstrb_1[7], wstrb_1[7], wstrb_1[7]}),
            .WSTRB_2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ARREADY_0 (arready_0),
            .ARREADY_1 (arready_1),
            .ARREADY_2 (arready_2),
            .AWREADY_0 (awready_0),
            .AWREADY_1 (awready_1),
            .AWREADY_2 (awready_2),
            .BVALID_0 (bvalid_0),
            .BVALID_1 (bready_1),
            .BVALID_2 (bvalid_2),
            .CACTIVE_0 (cactive_0),
            .CACTIVE_1 (cactive_1),
            .CACTIVE_2 (cactive_2),
            .CACTIVE_DDRC (cactive_ddrc),
            .CSYSACK_0 (csysack_0),
            .CSYSACK_1 (csysack_1),
            .CSYSACK_2 (csysack_2),
            .CSYSACK_DDRC (csysack_ddrc),
            .DFI_CTRLUPD_REQ (dfi_ctrlupd_req),
            .DFI_DRAM_CLK_DISABLE (dfi_dram_clk_disable),
            .DFI_INIT_START (dfi_init_start),
            .DFI_LP_REQ (dfi_lp_req),
            .DFI_PHYUPD_ACK (dfi_phyupd_ack),
            .PREADY (pready),
            .PSLVERR (pslverr),
            .RAQ_PUSH_0 (raq_push_0),
            .RAQ_PUSH_1 (raq_push_1),
            .RAQ_PUSH_2 (raq_push_2),
            .RAQ_SPLIT_0 (raq_split_0),
            .RAQ_SPLIT_1 (raq_split_1),
            .RAQ_SPLIT_2 (raq_split_2),
            .RLAST_0 (rlast_0),
            .RLAST_1 (rlast_1),
            .RLAST_2 (rlast_2),
            .RVALID_0 (rvalid_0),
            .RVALID_1 (rready_1),
            .RVALID_2 (rvalid_2),
            .WAQ_PUSH_0 (waq_push_0),
            .WAQ_PUSH_1 (waq_push_1),
            .WAQ_PUSH_2 (waq_push_2),
            .WAQ_SPLIT_0 (waq_split_0),
            .WAQ_SPLIT_1 (waq_split_1),
            .WAQ_SPLIT_2 (waq_split_2),
            .WREADY_0 (wready_0),
            .WREADY_1 (wready_1),
            .WREADY_2 (wready_2),
            .ACLK_0 (1'b0),
            .ACLK_1 (aclk_1),
            .ACLK_2 (1'b0),
            .ARESET_0 (ddrc_axi_reset2),
            .ARESET_1 (ddrc_axi_reset1),
            .ARESET_2 (ddrc_axi_reset2),
            .ARLOCK_0 (1'b0),
            .ARLOCK_1 (1'b0),
            .ARLOCK_2 (1'b0),
            .ARPOISON_0 (1'b0),
            .ARPOISON_1 (1'b0),
            .ARPOISON_2 (1'b0),
            .ARURGENT_0 (1'b0),
            .ARURGENT_1 (1'b0),
            .ARURGENT_2 (1'b0),
            .ARVALID_0 (1'b0),
            .ARVALID_1 (arvalid_1),
            .ARVALID_2 (1'b0),
            .AWLOCK_0 (1'b0),
            .AWLOCK_1 (1'b0),
            .AWLOCK_2 (1'b0),
            .AWPOISON_0 (1'b0),
            .AWPOISON_1 (1'b0),
            .AWPOISON_2 (1'b0),
            .AWURGENT_0 (1'b0),
            .AWURGENT_1 (1'b0),
            .AWURGENT_2 (1'b0),
            .AWVALID_0 (1'b0),
            .AWVALID_1 (awvalid_1),
            .AWVALID_2 (1'b0),
            .BREADY_0 (1'b0),
            .BREADY_1 (bready_1),
            .BREADY_2 (1'b0),
            .CORE_DDRC_CORE_CLK (core_clk),
            .CORE_DDRC_RST (ddrc_axi_reset1),
            .CSYSREQ_0 (1'b0),
            .CSYSREQ_1 (1'b1),
            .CSYSREQ_2 (1'b0),
            .CSYSREQ_DDRC (1'b1),
            .DFI_CTRLUPD_ACK (dfi_ctrlupd_ack),
            .DFI_INIT_COMPLETE (dfi_init_complete),
            .DFI_LP_ACK (dfi_lp_ack),
            .DFI_PHYUPD_REQ (dfi_phyupd_req),
            .PCLK (pclk),
            .PENABLE (ddrc_penable),
            .PRESET (ddrc_preset),
            .PSEL (ddrc_psel),
            .PWRITE (ddrc_pwrite),
            .RREADY_0 (1'b0),
            .RREADY_1 (rready_1),
            .RREADY_2 (1'b0),
            .WLAST_0 (1'b0),
            .WLAST_1 (wlast_1),
            .WLAST_2 (1'b0),
            .WVALID_0 (1'b0),
            .WVALID_1 (wstrb_1[7]),
            .WVALID_2 (1'b0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrc_top_v1_1.v:351


endmodule


module ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1
(
    input N0,
    input dll_update_iorst_ack,
    input dll_update_req_rst_ctrl,
    input dll_update_req_training,
    input rclk,
    output dll_update_ack_rst_ctrl,
    output dll_update_ack_training,
    output dll_update_iorst_req,
    output dll_update_n
);
    wire N49;
    wire N60;
    wire N70;
    wire N71;
    wire N75;
    wire N77;
    wire N107;
    wire _N8;
    wire _N5846;
    wire _N5847;
    wire _N5848;
    wire _N5849;
    wire _N6431;
    wire [0:0] cnt;
    wire [1:0] dll_update_req_rst_ctrl_d;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire update_from_training;

    GTP_LUT1 /* N60_1 */ #(
            .INIT(2'b01))
        N60_1 (
            .Z (N60),
            .I0 (state_1));
	// LUT = ~I0 ;

    GTP_LUT3 /* N70_1 */ #(
            .INIT(8'b10101000))
        N70_1 (
            .Z (N70),
            .I0 (state_0),
            .I1 (dll_update_req_rst_ctrl_d[1]),
            .I2 (dll_update_req_training));
	// LUT = (I0&I1)|(I0&I2) ;

    GTP_LUT2 /* N71 */ #(
            .INIT(4'b1000))
        N71_vname (
            .Z (N71),
            .I0 (state_1),
            .I1 (cnt[0]));
    // defparam N71_vname.orig_name = N71;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:63

    GTP_LUT2 /* N72_2 */ #(
            .INIT(4'b1000))
        N72_2 (
            .Z (N49),
            .I0 (state_2),
            .I1 (update_from_training));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N75 */ #(
            .INIT(8'b00000010))
        N75_vname (
            .Z (N75),
            .I0 (state_3),
            .I1 (dll_update_req_rst_ctrl_d[1]),
            .I2 (dll_update_req_training));
    // defparam N75_vname.orig_name = N75;
	// LUT = I0&~I1&~I2 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:63

    GTP_LUT4 /* N77_3 */ #(
            .INIT(16'b1100000010001000))
        N77_3 (
            .Z (_N8),
            .I0 (cnt[0]),
            .I1 (state_2),
            .I2 (dll_update_iorst_ack),
            .I3 (update_from_training));
	// LUT = (I0&I1&~I3)|(I1&I2&I3) ;

    GTP_LUT5 /* N77_4 */ #(
            .INIT(32'b11111111111010101111111110101010))
        N77_4 (
            .Z (N107),
            .I0 (state_3),
            .I1 (state_2),
            .I2 (dll_update_iorst_ack),
            .I3 (state_0),
            .I4 (update_from_training));
	// LUT = (I0)|(I3)|(I1&I2&I4) ;

    GTP_LUT5 /* N77_6 */ #(
            .INIT(32'b11101010110000001010101010001000))
        N77_6 (
            .Z (_N6431),
            .I0 (cnt[0]),
            .I1 (state_2),
            .I2 (dll_update_iorst_ack),
            .I3 (state_1),
            .I4 (update_from_training));
	// LUT = (I0&I3)|(I0&I1&~I4)|(I1&I2&I4) ;

    GTP_LUT5 /* N77_8 */ #(
            .INIT(32'b11111111101010101111111010101110))
        N77_8 (
            .Z (N77),
            .I0 (_N6431),
            .I1 (state_3),
            .I2 (dll_update_req_rst_ctrl_d[1]),
            .I3 (state_0),
            .I4 (dll_update_req_training));
	// LUT = (I0)|(I2&I3)|(I3&I4)|(I1&~I2&~I4) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N0),
            .CLK (rclk),
            .D (_N5847));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_LUT5 /* \cnt[0]_ce_mux[0]  */ #(
            .INIT(32'b00000000000000000011100100111100))
        \cnt[0]_ce_mux[0]  (
            .Z (_N5847),
            .I0 (update_from_training),
            .I1 (cnt[0]),
            .I2 (state_1),
            .I3 (state_2),
            .I4 (N107));
	// LUT = (~I1&I2&~I4)|(I1&~I2&~I3&~I4)|(I0&I1&~I2&~I4)|(~I0&~I1&I3&~I4) ;

    GTP_DFF_C /* dll_update_ack_rst_ctrl */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_ack_rst_ctrl_vname (
            .Q (dll_update_ack_rst_ctrl),
            .C (N0),
            .CLK (rclk),
            .D (_N5848));
    // defparam dll_update_ack_rst_ctrl_vname.orig_name = dll_update_ack_rst_ctrl;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    GTP_LUT3 /* \dll_update_ack_rst_ctrl_ce_mux[0]  */ #(
            .INIT(8'b11010000))
        \dll_update_ack_rst_ctrl_ce_mux[0]  (
            .Z (_N5848),
            .I0 (update_from_training),
            .I1 (dll_update_ack_rst_ctrl),
            .I2 (state_3));
	// LUT = (~I0&I2)|(I1&I2) ;

    GTP_DFF_C /* dll_update_ack_training */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_ack_training_vname (
            .Q (dll_update_ack_training),
            .C (N0),
            .CLK (rclk),
            .D (_N5849));
    // defparam dll_update_ack_training_vname.orig_name = dll_update_ack_training;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    GTP_LUT3 /* \dll_update_ack_training_ce_mux[0]  */ #(
            .INIT(8'b11100000))
        \dll_update_ack_training_ce_mux[0]  (
            .Z (_N5849),
            .I0 (update_from_training),
            .I1 (dll_update_ack_training),
            .I2 (state_3));
	// LUT = (I0&I2)|(I1&I2) ;

    GTP_DFF_C /* dll_update_iorst_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_iorst_req_vname (
            .Q (dll_update_iorst_req),
            .C (N0),
            .CLK (rclk),
            .D (N49));
    // defparam dll_update_iorst_req_vname.orig_name = dll_update_iorst_req;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:107

    GTP_DFF_C /* dll_update_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_n_vname (
            .Q (dll_update_n),
            .C (N0),
            .CLK (rclk),
            .D (N60));
    // defparam dll_update_n_vname.orig_name = dll_update_n;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:117

    GTP_DFF_C /* \dll_update_req_rst_ctrl_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_req_rst_ctrl_d[0]  (
            .Q (dll_update_req_rst_ctrl_d[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_req_rst_ctrl));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    GTP_DFF_C /* \dll_update_req_rst_ctrl_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_req_rst_ctrl_d[1]  (
            .Q (dll_update_req_rst_ctrl_d[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_req_rst_ctrl_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:43

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N77),
            .CLK (rclk),
            .D (N75),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N0),
            .CE (N77),
            .CLK (rclk),
            .D (N70));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N0),
            .CE (N77),
            .CLK (rclk),
            .D (N71));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N0),
            .CE (N77),
            .CLK (rclk),
            .D (_N8));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_DFF_C /* update_from_training */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        update_from_training_vname (
            .Q (update_from_training),
            .C (N0),
            .CLK (rclk),
            .D (_N5846));
    // defparam update_from_training_vname.orig_name = update_from_training;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1.v:55

    GTP_LUT4 /* \update_from_training_ce_mux[0]  */ #(
            .INIT(16'b1110111000101010))
        \update_from_training_ce_mux[0]  (
            .Z (_N5846),
            .I0 (update_from_training),
            .I1 (state_0),
            .I2 (dll_update_req_rst_ctrl_d[1]),
            .I3 (dll_update_req_training));
	// LUT = (I0&~I2)|(I0&~I1)|(I1&I3) ;


endmodule


module ipsl_hmic_h_ddrphy_reset_ctrl_v1_1
(
    input N15_0,
    input N134,
    input clk,
    input dll_lock,
    input dll_update_ack_rst_ctrl,
    input dll_update_iorst_req,
    input pll_lock,
    output ddrphy_rst,
    output dll_update_iorst_ack,
    output dll_update_req_rst_ctrl,
    output global_reset_n,
    output srb_ioclkdiv_rstn,
    output srb_iol_rst,
    output srb_rst_dll
);
    wire N116;
    wire N148;
    wire N214;
    wire N215;
    wire N217;
    wire N218;
    wire N220;
    wire N221;
    wire N222;
    wire N223;
    wire N226;
    wire N228;
    wire [7:0] N235;
    wire N236;
    wire N244;
    wire N245;
    wire N275_inv;
    wire [7:0] N277;
    wire _N4;
    wire _N13;
    wire _N1141;
    wire _N1142;
    wire _N1143;
    wire _N1144;
    wire _N1145;
    wire _N1146;
    wire _N1147;
    wire _N4724;
    wire _N4904;
    wire _N5850;
    wire _N5851;
    wire _N5918;
    wire _N6040;
    wire _N6041;
    wire _N6156;
    wire _N6205;
    wire _N6206;
    wire _N6207;
    wire [7:0] cnt;
    wire [1:0] dll_lock_d;
    wire [1:0] dll_update_ack_rst_ctrl_d;
    wire [1:0] dll_update_iorst_req_d;
    wire [1:0] pll_lock_d;
    wire rst_flag;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire state_4;
    wire state_5;
    wire state_6;
    wire state_7;
    wire state_8;
    wire state_9;
    wire state_10;

    GTP_LUT5CARRY /* N23_1 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_1 (
            .COUT (_N1141),
            .Z (N277[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_2 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_2 (
            .COUT (_N1142),
            .Z (N277[1]),
            .CIN (_N1141),
            .I0 (cnt[0]),
            .I1 (cnt[1]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_3 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_3 (
            .COUT (_N1143),
            .Z (N277[2]),
            .CIN (_N1142),
            .I0 (),
            .I1 (cnt[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_4 (
            .COUT (_N1144),
            .Z (N277[3]),
            .CIN (_N1143),
            .I0 (),
            .I1 (cnt[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_5 (
            .COUT (_N1145),
            .Z (N277[4]),
            .CIN (_N1144),
            .I0 (),
            .I1 (cnt[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_6 (
            .COUT (_N1146),
            .Z (N277[5]),
            .CIN (_N1145),
            .I0 (),
            .I1 (cnt[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_7 (
            .COUT (_N1147),
            .Z (N277[6]),
            .CIN (_N1146),
            .I0 (),
            .I1 (cnt[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT5CARRY /* N23_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N23_8 (
            .COUT (),
            .Z (N277[7]),
            .CIN (_N1147),
            .I0 (),
            .I1 (cnt[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:93

    GTP_LUT4 /* N101_1_3 */ #(
            .INIT(16'b1111111111111110))
        N101_1_3 (
            .Z (_N5918),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (state_5),
            .I3 (state_1));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT3 /* N101_2 */ #(
            .INIT(8'b11010000))
        N101_2 (
            .Z (_N4724),
            .I0 (pll_lock_d[1]),
            .I1 (dll_update_iorst_req_d[1]),
            .I2 (state_10));
	// LUT = (~I0&I2)|(I1&I2) ;

    GTP_LUT4 /* N101_5 */ #(
            .INIT(16'b1110110010100000))
        N101_5 (
            .Z (_N6040),
            .I0 (state_8),
            .I1 (state_6),
            .I2 (cnt[1]),
            .I3 (cnt[2]));
	// LUT = (I0&I2)|(I1&I3) ;

    GTP_LUT4 /* N101_6 */ #(
            .INIT(16'b1111100010001000))
        N101_6 (
            .Z (_N6041),
            .I0 (state_7),
            .I1 (cnt[3]),
            .I2 (cnt[2]),
            .I3 (state_9));
	// LUT = (I0&I1)|(I2&I3) ;

    GTP_LUT2 /* N116 */ #(
            .INIT(4'b0001))
        N116_vname (
            .Z (N116),
            .I0 (state_1),
            .I1 (state_0));
    // defparam N116_vname.orig_name = N116;
	// LUT = ~I0&~I1 ;

    GTP_LUT3 /* N148 */ #(
            .INIT(8'b11111110))
        N148_vname (
            .Z (N148),
            .I0 (state_1),
            .I1 (state_2),
            .I2 (state_0));
    // defparam N148_vname.orig_name = N148;
	// LUT = (I0)|(I1)|(I2) ;

    GTP_LUT2 /* N148_1 */ #(
            .INIT(4'b1110))
        N148_1 (
            .Z (N244),
            .I0 (state_8),
            .I1 (state_7));
	// LUT = (I0)|(I1) ;

    GTP_LUT2 /* N214 */ #(
            .INIT(4'b1000))
        N214_vname (
            .Z (N214),
            .I0 (cnt[3]),
            .I1 (state_1));
    // defparam N214_vname.orig_name = N214;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N215 */ #(
            .INIT(4'b1000))
        N215_vname (
            .Z (N215),
            .I0 (pll_lock_d[1]),
            .I1 (state_2));
    // defparam N215_vname.orig_name = N215;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT3 /* N216_3 */ #(
            .INIT(8'b10000000))
        N216_3 (
            .Z (_N4),
            .I0 (cnt[7]),
            .I1 (dll_lock_d[1]),
            .I2 (state_3));
	// LUT = I0&I1&I2 ;

    GTP_LUT2 /* N217 */ #(
            .INIT(4'b1000))
        N217_vname (
            .Z (N217),
            .I0 (dll_update_ack_rst_ctrl_d[1]),
            .I1 (state_4));
    // defparam N217_vname.orig_name = N217;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N218 */ #(
            .INIT(4'b0100))
        N218_vname (
            .Z (N218),
            .I0 (dll_update_ack_rst_ctrl_d[1]),
            .I1 (state_5));
    // defparam N218_vname.orig_name = N218;
	// LUT = ~I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N220 */ #(
            .INIT(4'b1000))
        N220_vname (
            .Z (N220),
            .I0 (cnt[3]),
            .I1 (state_7));
    // defparam N220_vname.orig_name = N220;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N221 */ #(
            .INIT(4'b1000))
        N221_vname (
            .Z (N221),
            .I0 (cnt[1]),
            .I1 (state_8));
    // defparam N221_vname.orig_name = N221;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N222 */ #(
            .INIT(4'b1000))
        N222_vname (
            .Z (N222),
            .I0 (cnt[2]),
            .I1 (state_9));
    // defparam N222_vname.orig_name = N222;
	// LUT = I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT2 /* N223 */ #(
            .INIT(4'b0100))
        N223_vname (
            .Z (N223),
            .I0 (pll_lock_d[1]),
            .I1 (state_10));
    // defparam N223_vname.orig_name = N223;
	// LUT = ~I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:84

    GTP_LUT5 /* N226_11 */ #(
            .INIT(32'b11101010101010101100000000000000))
        N226_11 (
            .Z (_N6205),
            .I0 (cnt[3]),
            .I1 (state_3),
            .I2 (dll_lock_d[1]),
            .I3 (cnt[7]),
            .I4 (state_1));
	// LUT = (I0&I4)|(I1&I2&I3) ;

    GTP_LUT5M /* N226_12 */ #(
            .INIT(32'b11111110111011101111111011101110))
        N226_12 (
            .Z (_N6206),
            .I0 (state_4),
            .I1 (state_0),
            .I2 (state_2),
            .I3 (pll_lock_d[1]),
            .I4 (dll_update_ack_rst_ctrl_d[1]),
            .ID (state_5));

    GTP_LUT5 /* N226_13 */ #(
            .INIT(32'b11111111111111110000000000000001))
        N226_13 (
            .Z (_N6207),
            .I0 (_N5918),
            .I1 (_N4904),
            .I2 (state_3),
            .I3 (state_10),
            .I4 (_N6205));
	// LUT = (I4)|(~I0&~I1&~I2&~I3) ;

    GTP_LUT5 /* N226_15 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N226_15 (
            .Z (N226),
            .I0 (_N6041),
            .I1 (_N6040),
            .I2 (_N4724),
            .I3 (_N6206),
            .I4 (_N6207));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT4 /* N228_7 */ #(
            .INIT(16'b1111111111111110))
        N228_7 (
            .Z (N228),
            .I0 (state_4),
            .I1 (state_2),
            .I2 (state_5),
            .I3 (state_0));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* \N235_2[0]  */ #(
            .INIT(4'b1000))
        \N235_2[0]  (
            .Z (N235[0]),
            .I0 (N277[0]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[1]  */ #(
            .INIT(4'b1000))
        \N235_2[1]  (
            .Z (N235[1]),
            .I0 (N277[1]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[2]  */ #(
            .INIT(4'b1000))
        \N235_2[2]  (
            .Z (N235[2]),
            .I0 (N277[2]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[3]  */ #(
            .INIT(4'b1000))
        \N235_2[3]  (
            .Z (N235[3]),
            .I0 (N277[3]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[4]  */ #(
            .INIT(4'b1000))
        \N235_2[4]  (
            .Z (N235[4]),
            .I0 (N277[4]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[5]  */ #(
            .INIT(4'b1000))
        \N235_2[5]  (
            .Z (N235[5]),
            .I0 (N277[5]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[6]  */ #(
            .INIT(4'b1000))
        \N235_2[6]  (
            .Z (N235[6]),
            .I0 (N277[6]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N235_2[7]  */ #(
            .INIT(4'b1000))
        \N235_2[7]  (
            .Z (N235[7]),
            .I0 (N277[7]),
            .I1 (N275_inv));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N236_1_3 */ #(
            .INIT(32'b11111111111111110010111100100010))
        N236_1_3 (
            .Z (_N6156),
            .I0 (state_1),
            .I1 (cnt[3]),
            .I2 (cnt[7]),
            .I3 (state_3),
            .I4 (N228));
	// LUT = (I4)|(~I2&I3)|(I0&~I1) ;

    GTP_LUT5 /* N236_1_5 */ #(
            .INIT(32'b11111111111111111110101011101110))
        N236_1_5 (
            .Z (N236),
            .I0 (_N4904),
            .I1 (state_10),
            .I2 (dll_update_iorst_req_d[1]),
            .I3 (pll_lock_d[1]),
            .I4 (_N6156));
	// LUT = (I0)|(I4)|(I1&~I3)|(I1&I2) ;

    GTP_LUT4 /* N236_4 */ #(
            .INIT(16'b1111111111111110))
        N236_4 (
            .Z (_N4904),
            .I0 (state_7),
            .I1 (state_8),
            .I2 (state_6),
            .I3 (state_9));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT1 /* N245_1 */ #(
            .INIT(2'b01))
        N245_1 (
            .Z (N245),
            .I0 (state_7));
	// LUT = ~I0 ;

    GTP_LUT4 /* N275inv */ #(
            .INIT(16'b0000000000000001))
        N275inv (
            .Z (N275_inv),
            .I0 (N228),
            .I1 (_N6040),
            .I2 (_N4724),
            .I3 (_N6041));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_DFF_CE /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N15_0),
            .CE (N236),
            .CLK (clk),
            .D (N235[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_P /* ddrphy_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_vname (
            .Q (ddrphy_rst),
            .CLK (clk),
            .D (_N5850),
            .P (N134));
    // defparam ddrphy_rst_vname.orig_name = ddrphy_rst;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_LUT4 /* \ddrphy_rst_ce_mux[0]  */ #(
            .INIT(16'b1100000011000101))
        \ddrphy_rst_ce_mux[0]  (
            .Z (_N5850),
            .I0 (state_9),
            .I1 (ddrphy_rst),
            .I2 (rst_flag),
            .I3 (state_10));
	// LUT = (I1&I2)|(~I0&~I2&~I3) ;

    GTP_DFF_C /* \dll_lock_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_lock_d[0]  (
            .Q (dll_lock_d[0]),
            .C (N15_0),
            .CLK (clk),
            .D (dll_lock));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_lock_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_lock_d[1]  (
            .Q (dll_lock_d[1]),
            .C (N15_0),
            .CLK (clk),
            .D (dll_lock_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_update_ack_rst_ctrl_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_ack_rst_ctrl_d[0]  (
            .Q (dll_update_ack_rst_ctrl_d[0]),
            .C (N15_0),
            .CLK (clk),
            .D (dll_update_ack_rst_ctrl));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_update_ack_rst_ctrl_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_ack_rst_ctrl_d[1]  (
            .Q (dll_update_ack_rst_ctrl_d[1]),
            .C (N15_0),
            .CLK (clk),
            .D (dll_update_ack_rst_ctrl_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* dll_update_iorst_ack */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_iorst_ack_vname (
            .Q (dll_update_iorst_ack),
            .C (N15_0),
            .CLK (clk),
            .D (state_9));
    // defparam dll_update_iorst_ack_vname.orig_name = dll_update_iorst_ack;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:192

    GTP_DFF_C /* \dll_update_iorst_req_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_iorst_req_d[0]  (
            .Q (dll_update_iorst_req_d[0]),
            .C (N15_0),
            .CLK (clk),
            .D (dll_update_iorst_req));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \dll_update_iorst_req_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_iorst_req_d[1]  (
            .Q (dll_update_iorst_req_d[1]),
            .C (N15_0),
            .CLK (clk),
            .D (dll_update_iorst_req_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* dll_update_req_rst_ctrl */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_update_req_rst_ctrl_vname (
            .Q (dll_update_req_rst_ctrl),
            .C (N134),
            .CLK (clk),
            .D (state_4));
    // defparam dll_update_req_rst_ctrl_vname.orig_name = dll_update_req_rst_ctrl;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_C /* global_reset_n */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        global_reset_n_vname (
            .Q (global_reset_n),
            .C (N15_0),
            .CLK (clk),
            .D (N116));
    // defparam global_reset_n_vname.orig_name = global_reset_n;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:170

    GTP_DFF_C /* \pll_lock_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pll_lock_d[0]  (
            .Q (pll_lock_d[0]),
            .C (N15_0),
            .CLK (clk),
            .D (pll_lock));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* \pll_lock_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \pll_lock_d[1]  (
            .Q (pll_lock_d[1]),
            .C (N15_0),
            .CLK (clk),
            .D (pll_lock_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:61

    GTP_DFF_C /* rst_flag */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rst_flag_vname (
            .Q (rst_flag),
            .C (N15_0),
            .CLK (clk),
            .D (_N5851));
    // defparam rst_flag_vname.orig_name = rst_flag;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:180

    GTP_LUT3 /* \rst_flag_ce_mux[0]  */ #(
            .INIT(8'b00001110))
        \rst_flag_ce_mux[0]  (
            .Z (_N5851),
            .I0 (state_10),
            .I1 (rst_flag),
            .I2 (state_0));
	// LUT = (I0&~I2)|(I1&~I2) ;

    GTP_DFF_PE /* srb_dqs_rstn */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_dqs_rstn (
            .Q (srb_ioclkdiv_rstn),
            .CE (N244),
            .CLK (clk),
            .D (N245),
            .P (N134));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_CE /* srb_iol_rst */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        srb_iol_rst_vname (
            .Q (srb_iol_rst),
            .C (N134),
            .CE (N244),
            .CLK (clk),
            .D (state_7));
    // defparam srb_iol_rst_vname.orig_name = srb_iol_rst;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_P /* srb_rst_dll */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_rst_dll_vname (
            .Q (srb_rst_dll),
            .CLK (clk),
            .D (N148),
            .P (N134));
    // defparam srb_rst_dll_vname.orig_name = srb_rst_dll;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:200

    GTP_DFF_PE /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CE (N226),
            .CLK (clk),
            .D (N223),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (state_0));
    // defparam state_1_vname.orig_name = state_1;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N214));
    // defparam state_2_vname.orig_name = state_2;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N215));
    // defparam state_3_vname.orig_name = state_3;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_LUT5 /* \state[3:0]_fsm[3:0]_14  */ #(
            .INIT(32'b11101100101000001100110000000000))
        \state[3:0]_fsm[3:0]_14  (
            .Z (_N13),
            .I0 (pll_lock_d[1]),
            .I1 (cnt[2]),
            .I2 (dll_update_iorst_req_d[1]),
            .I3 (state_6),
            .I4 (state_10));
	// LUT = (I1&I3)|(I0&I2&I4) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4_vname (
            .Q (state_4),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (_N4));
    // defparam state_4_vname.orig_name = state_4;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_5 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_5_vname (
            .Q (state_5),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N217));
    // defparam state_5_vname.orig_name = state_5;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_6 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_6_vname (
            .Q (state_6),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N218));
    // defparam state_6_vname.orig_name = state_6;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_7 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_7_vname (
            .Q (state_7),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (_N13));
    // defparam state_7_vname.orig_name = state_7;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_8 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_8_vname (
            .Q (state_8),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N220));
    // defparam state_8_vname.orig_name = state_8;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_9 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_9_vname (
            .Q (state_9),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N221));
    // defparam state_9_vname.orig_name = state_9;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77

    GTP_DFF_CE /* state_10 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_10_vname (
            .Q (state_10),
            .C (N15_0),
            .CE (N226),
            .CLK (clk),
            .D (N222));
    // defparam state_10_vname.orig_name = state_10;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_reset_ctrl_v1_1.v:77


endmodule


module ipsl_hmic_h_ddrphy_training_ctrl_v1_1
(
    input N0,
    input clk,
    input ddrphy_in_rst,
    input ddrphy_rst_req,
    output ddrphy_rst_ack,
    output srb_dqs_rst_training
);
    wire N23;
    wire [2:0] N24;
    wire _N0;
    wire ddrphy_rst_req_d1;
    wire ddrphy_rst_req_d2;
    wire ddrphy_rst_req_d3;
    wire [2:0] dqs_rst_training_high_cnt;
    wire srb_dqs_rst_training_d;

    GTP_LUT2 /* N20 */ #(
            .INIT(4'b0010))
        N20 (
            .Z (ddrphy_rst_ack),
            .I0 (srb_dqs_rst_training_d),
            .I1 (srb_dqs_rst_training));
	// LUT = I0&~I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:85

    GTP_LUT5 /* N23 */ #(
            .INIT(32'b11111111111111111110111111101110))
        N23_vname (
            .Z (N23),
            .I0 (dqs_rst_training_high_cnt[2]),
            .I1 (dqs_rst_training_high_cnt[1]),
            .I2 (ddrphy_rst_req_d3),
            .I3 (ddrphy_rst_req_d2),
            .I4 (dqs_rst_training_high_cnt[0]));
    // defparam N23_vname.orig_name = N23;
	// LUT = (I0)|(I1)|(I4)|(~I2&I3) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_LUT3 /* \N24[0]  */ #(
            .INIT(8'b00001101))
        \N24[0]  (
            .Z (N24[0]),
            .I0 (ddrphy_rst_req_d2),
            .I1 (ddrphy_rst_req_d3),
            .I2 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I0&~I2)|(I1&~I2) ;

    GTP_LUT4 /* \N24[1]  */ #(
            .INIT(16'b1010001001010001))
        \N24[1]  (
            .Z (N24[1]),
            .I0 (dqs_rst_training_high_cnt[1]),
            .I1 (ddrphy_rst_req_d2),
            .I2 (ddrphy_rst_req_d3),
            .I3 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I0&~I1&~I3)|(~I0&I2&~I3)|(I0&~I1&I3)|(I0&I2&I3) ;

    GTP_LUT5 /* \N24[2]  */ #(
            .INIT(32'b10101111101010101001111110011001))
        \N24[2]  (
            .Z (N24[2]),
            .I0 (dqs_rst_training_high_cnt[2]),
            .I1 (dqs_rst_training_high_cnt[1]),
            .I2 (ddrphy_rst_req_d3),
            .I3 (ddrphy_rst_req_d2),
            .I4 (dqs_rst_training_high_cnt[0]));
	// LUT = (~I2&I3)|(I0&I1)|(I0&I4)|(~I0&~I1&~I4) ;

    GTP_LUT4 /* N26 */ #(
            .INIT(16'b1111111111111110))
        N26 (
            .Z (_N0),
            .I0 (ddrphy_in_rst),
            .I1 (dqs_rst_training_high_cnt[2]),
            .I2 (dqs_rst_training_high_cnt[1]),
            .I3 (dqs_rst_training_high_cnt[0]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_DFF_C /* ddrphy_rst_req_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d1_vname (
            .Q (ddrphy_rst_req_d1),
            .C (N0),
            .CLK (clk),
            .D (ddrphy_rst_req));
    // defparam ddrphy_rst_req_d1_vname.orig_name = ddrphy_rst_req_d1;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    GTP_DFF_C /* ddrphy_rst_req_d2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d2_vname (
            .Q (ddrphy_rst_req_d2),
            .C (N0),
            .CLK (clk),
            .D (ddrphy_rst_req_d1));
    // defparam ddrphy_rst_req_d2_vname.orig_name = ddrphy_rst_req_d2;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    GTP_DFF_C /* ddrphy_rst_req_d3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_rst_req_d3_vname (
            .Q (ddrphy_rst_req_d3),
            .C (N0),
            .CLK (clk),
            .D (ddrphy_rst_req_d2));
    // defparam ddrphy_rst_req_d3_vname.orig_name = ddrphy_rst_req_d3;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:36

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[0]  (
            .Q (dqs_rst_training_high_cnt[0]),
            .C (N0),
            .CE (N23),
            .CLK (clk),
            .D (N24[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[1]  (
            .Q (dqs_rst_training_high_cnt[1]),
            .C (N0),
            .CE (N23),
            .CLK (clk),
            .D (N24[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_DFF_CE /* \dqs_rst_training_high_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_rst_training_high_cnt[2]  (
            .Q (dqs_rst_training_high_cnt[2]),
            .C (N0),
            .CE (N23),
            .CLK (clk),
            .D (N24[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:52

    GTP_DFF_P /* srb_dqs_rst_training */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_dqs_rst_training_vname (
            .Q (srb_dqs_rst_training),
            .CLK (clk),
            .D (_N0),
            .P (N0));
    // defparam srb_dqs_rst_training_vname.orig_name = srb_dqs_rst_training;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:65

    GTP_DFF_P /* srb_dqs_rst_training_d */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        srb_dqs_rst_training_d_vname (
            .Q (srb_dqs_rst_training_d),
            .CLK (clk),
            .D (srb_dqs_rst_training),
            .P (N0));
    // defparam srb_dqs_rst_training_d_vname.orig_name = srb_dqs_rst_training_d;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_training_ctrl_v1_1.v:77


endmodule


module ipsl_hmic_h_ddrphy_update_ctrl_v1_1
(
    input [7:0] dll_step_copy,
    input [1:0] dqs_drift_h,
    input [1:0] dqs_drift_l,
    input N0,
    input ddr_init_done,
    input ddrphy_update_done,
    input dll_update_n,
    input rclk,
    output [1:0] ddrphy_update_comp_val_h,
    output [1:0] ddrphy_update_comp_val_l,
    output [1:0] ddrphy_update_type,
    output ddrphy_update_comp_dir_h,
    output ddrphy_update_comp_dir_l,
    output update_start
);
    wire N17;
    wire N41;
    wire N43;
    wire N59;
    wire N76;
    wire N83;
    wire N88;
    wire N269;
    wire N310;
    wire N316;
    wire N352;
    wire N355;
    wire [15:0] N356;
    wire N358;
    wire N365;
    wire N368;
    wire [7:0] N369;
    wire N371;
    wire N374;
    wire [7:0] N375;
    wire N394;
    wire [1:0] N395;
    wire N403;
    wire N437;
    wire [7:0] N458;
    wire [6:0] N467;
    wire _N0;
    wire _N1;
    wire _N1182;
    wire _N1183;
    wire _N1184;
    wire _N1185;
    wire _N1186;
    wire _N1187;
    wire _N1188;
    wire _N1189;
    wire _N1190;
    wire _N1191;
    wire _N1192;
    wire _N1193;
    wire _N1194;
    wire _N1195;
    wire _N1196;
    wire _N1199;
    wire _N1200;
    wire _N1201;
    wire _N1202;
    wire _N1203;
    wire _N1204;
    wire _N1227;
    wire _N1228;
    wire _N1229;
    wire _N1230;
    wire _N1231;
    wire _N1232;
    wire _N1233;
    wire _N1256;
    wire _N1257;
    wire _N1258;
    wire _N1259;
    wire _N1260;
    wire _N1261;
    wire _N1262;
    wire _N4159;
    wire _N5126;
    wire _N5852;
    wire _N5889;
    wire _N5901;
    wire _N6118;
    wire _N6119;
    wire _N6122;
    wire _N6454;
    wire _N6456;
    wire _N6457;
    wire _N6461;
    wire _N6466;
    wire ddrphy_update_comp_dir_h_d;
    wire ddrphy_update_comp_dir_l_d;
    wire [1:0] ddrphy_update_comp_val_h_d;
    wire [1:0] ddrphy_update_comp_val_l_d;
    wire [15:0] dll_cnt;
    wire dll_req;
    wire [7:0] dll_step_copy_d1;
    wire [7:0] dll_step_copy_d2;
    wire [7:0] dll_step_copy_d3;
    wire [7:0] dll_step_copy_synced;
    wire [2:0] dll_update_d;
    wire dll_update_pos;
    wire [7:0] dqs_drift_h_cnt;
    wire [1:0] dqs_drift_h_d1;
    wire [1:0] dqs_drift_h_last;
    wire [1:0] dqs_drift_h_now;
    wire [7:0] dqs_drift_l_cnt;
    wire [1:0] dqs_drift_l_d1;
    wire [1:0] dqs_drift_l_last;
    wire [1:0] dqs_drift_l_now;
    wire dqs_drift_req;
    wire [7:0] last_dll_step;
    wire state_0;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co ;
    wire [7:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co ;
    wire [8:0] \u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co ;

    GTP_LUT5CARRY /* \N17.eq_0  */ #(
            .INIT(32'b10010000000010010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_0  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [0] ),
            .Z (),
            .CIN (),
            .I0 (dll_step_copy_d3[0]),
            .I1 (dll_step_copy_d2[0]),
            .I2 (dll_step_copy_d3[1]),
            .I3 (dll_step_copy_d2[1]),
            .I4 (),
            .ID ());
	// LUT = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT5CARRY /* \N17.eq_1  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [2] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [0] ),
            .I0 (dll_step_copy_d3[2]),
            .I1 (dll_step_copy_d2[2]),
            .I2 (dll_step_copy_d3[3]),
            .I3 (dll_step_copy_d2[3]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT5CARRY /* \N17.eq_2  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [4] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [2] ),
            .I0 (dll_step_copy_d3[4]),
            .I1 (dll_step_copy_d2[4]),
            .I2 (dll_step_copy_d3[5]),
            .I3 (dll_step_copy_d2[5]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT5CARRY /* \N17.eq_3  */ #(
            .INIT(32'b00000000000000001001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N17.eq_3  (
            .COUT (N17),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.co [4] ),
            .I0 (dll_step_copy_d3[6]),
            .I1 (dll_step_copy_d2[6]),
            .I2 (dll_step_copy_d3[7]),
            .I3 (dll_step_copy_d2[7]),
            .I4 (),
            .ID ());
	// LUT =  ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:126

    GTP_LUT4 /* N19_mux15_8 */ #(
            .INIT(16'b0111111111111111))
        N19_mux15_8 (
            .Z (_N6118),
            .I0 (dll_cnt[2]),
            .I1 (dll_cnt[1]),
            .I2 (dll_cnt[0]),
            .I3 (dll_cnt[3]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT4 /* N19_mux15_9 */ #(
            .INIT(16'b0111111111111111))
        N19_mux15_9 (
            .Z (_N6119),
            .I0 (dll_cnt[7]),
            .I1 (dll_cnt[6]),
            .I2 (dll_cnt[4]),
            .I3 (dll_cnt[8]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N19_mux15_12 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N19_mux15_12 (
            .Z (_N6122),
            .I0 (dll_cnt[5]),
            .I1 (dll_cnt[15]),
            .I2 (dll_cnt[12]),
            .I3 (dll_cnt[13]),
            .I4 (_N6119));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* N21_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_1 (
            .COUT (_N1182),
            .Z (N356[0]),
            .CIN (),
            .I0 (dll_cnt[0]),
            .I1 (N437),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_2 (
            .COUT (_N1183),
            .Z (N356[1]),
            .CIN (_N1182),
            .I0 (dll_cnt[0]),
            .I1 (N437),
            .I2 (dll_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_3 (
            .COUT (_N1184),
            .Z (N356[2]),
            .CIN (_N1183),
            .I0 (),
            .I1 (dll_cnt[2]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_4 (
            .COUT (_N1185),
            .Z (N356[3]),
            .CIN (_N1184),
            .I0 (),
            .I1 (dll_cnt[3]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_5 (
            .COUT (_N1186),
            .Z (N356[4]),
            .CIN (_N1185),
            .I0 (),
            .I1 (dll_cnt[4]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_6 (
            .COUT (_N1187),
            .Z (N356[5]),
            .CIN (_N1186),
            .I0 (),
            .I1 (dll_cnt[5]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_7 (
            .COUT (_N1188),
            .Z (N356[6]),
            .CIN (_N1187),
            .I0 (),
            .I1 (dll_cnt[6]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_8 (
            .COUT (_N1189),
            .Z (N356[7]),
            .CIN (_N1188),
            .I0 (),
            .I1 (dll_cnt[7]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_9 (
            .COUT (_N1190),
            .Z (N356[8]),
            .CIN (_N1189),
            .I0 (),
            .I1 (dll_cnt[8]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_10 (
            .COUT (_N1191),
            .Z (N356[9]),
            .CIN (_N1190),
            .I0 (),
            .I1 (dll_cnt[9]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_11 (
            .COUT (_N1192),
            .Z (N356[10]),
            .CIN (_N1191),
            .I0 (),
            .I1 (dll_cnt[10]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_12 (
            .COUT (_N1193),
            .Z (N356[11]),
            .CIN (_N1192),
            .I0 (),
            .I1 (dll_cnt[11]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_13 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_13 (
            .COUT (_N1194),
            .Z (N356[12]),
            .CIN (_N1193),
            .I0 (),
            .I1 (dll_cnt[12]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_14 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_14 (
            .COUT (_N1195),
            .Z (N356[13]),
            .CIN (_N1194),
            .I0 (),
            .I1 (dll_cnt[13]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_15 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_15 (
            .COUT (_N1196),
            .Z (N356[14]),
            .CIN (_N1195),
            .I0 (),
            .I1 (dll_cnt[14]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* N21_16 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N21_16 (
            .COUT (),
            .Z (N356[15]),
            .CIN (_N1196),
            .I0 (),
            .I1 (dll_cnt[15]),
            .I2 (),
            .I3 (N437),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT5CARRY /* \N35.fsub_1  */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [1] ),
            .Z (N467[0]),
            .CIN (),
            .I0 (last_dll_step[1]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_2  */ #(
            .INIT(32'b10011001100110011110111011101110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [2] ),
            .Z (N467[1]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [1] ),
            .I0 (last_dll_step[1]),
            .I1 (last_dll_step[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & ~I1) | (I0 & I1) ;
	// CARRY = (I1) | (I0) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_3  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_3  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [3] ),
            .Z (N467[2]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[3]),
            .I3 (),
            .I4 (last_dll_step[3]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_4  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_4  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [4] ),
            .Z (N467[3]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[4]),
            .I3 (),
            .I4 (last_dll_step[4]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_5  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_5  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [5] ),
            .Z (N467[4]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[5]),
            .I3 (),
            .I4 (last_dll_step[5]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_6  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_6  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [6] ),
            .Z (N467[5]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[6]),
            .I3 (),
            .I4 (last_dll_step[6]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* \N35.fsub_7  */ #(
            .INIT(32'b10100101101001010000111100001111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N35.fsub_7  (
            .COUT (),
            .Z (N467[6]),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (last_dll_step[7]),
            .I3 (),
            .I4 (last_dll_step[7]),
            .ID ());
	// LUT = (~I0 & ~I2) | (I0 & I2) ;
	// CARRY = (~I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:145

    GTP_LUT5CARRY /* N38_2 */ #(
            .INIT(32'b01010101010101010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_2 (
            .COUT (_N1199),
            .Z (N458[1]),
            .CIN (),
            .I0 (last_dll_step[1]),
            .I1 (),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_3 */ #(
            .INIT(32'b01100110011001101000100010001000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_3 (
            .COUT (_N1200),
            .Z (N458[2]),
            .CIN (_N1199),
            .I0 (last_dll_step[1]),
            .I1 (last_dll_step[2]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I0 & I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_4 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_4 (
            .COUT (_N1201),
            .Z (N458[3]),
            .CIN (_N1200),
            .I0 (),
            .I1 (last_dll_step[3]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_5 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_5 (
            .COUT (_N1202),
            .Z (N458[4]),
            .CIN (_N1201),
            .I0 (),
            .I1 (last_dll_step[4]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_6 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_6 (
            .COUT (_N1203),
            .Z (N458[5]),
            .CIN (_N1202),
            .I0 (),
            .I1 (last_dll_step[5]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_7 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_7 (
            .COUT (_N1204),
            .Z (N458[6]),
            .CIN (_N1203),
            .I0 (),
            .I1 (last_dll_step[6]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* N38_8 */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N38_8 (
            .COUT (),
            .Z (N458[7]),
            .CIN (_N1204),
            .I0 (),
            .I1 (last_dll_step[7]),
            .I2 (),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1) | (~I0 & I1) ;
	// CARRY = (I1) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:146

    GTP_LUT5CARRY /* \N40.lt_0  */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_0  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [0] ),
            .Z (),
            .CIN (),
            .I0 (N458[0]),
            .I1 (dll_step_copy_synced[0]),
            .I2 (N458[1]),
            .I3 (dll_step_copy_synced[1]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N40.lt_1  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [0] ),
            .I0 (N458[2]),
            .I1 (dll_step_copy_synced[2]),
            .I2 (N458[3]),
            .I3 (dll_step_copy_synced[3]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N40.lt_2  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [4] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [2] ),
            .I0 (N458[4]),
            .I1 (dll_step_copy_synced[4]),
            .I2 (N458[5]),
            .I3 (dll_step_copy_synced[5]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N40.lt_3  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N40.lt_3  (
            .COUT (N41),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.co [4] ),
            .I0 (N458[6]),
            .I1 (dll_step_copy_synced[6]),
            .I2 (N458[7]),
            .I3 (dll_step_copy_synced[7]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_0  */ #(
            .INIT(32'b11011111000011010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_0  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [0] ),
            .Z (),
            .CIN (),
            .I0 (dll_step_copy_synced[0]),
            .I1 (N458[0]),
            .I2 (dll_step_copy_synced[1]),
            .I3 (N467[0]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_1  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_1  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [2] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [0] ),
            .I0 (dll_step_copy_synced[2]),
            .I1 (N467[1]),
            .I2 (dll_step_copy_synced[3]),
            .I3 (N467[2]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_2  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_2  (
            .COUT (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [4] ),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [2] ),
            .I0 (dll_step_copy_synced[4]),
            .I1 (N467[3]),
            .I2 (dll_step_copy_synced[5]),
            .I3 (N467[4]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT5CARRY /* \N42.lt_3  */ #(
            .INIT(32'b11011111000011011001000000001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N42.lt_3  (
            .COUT (N43),
            .Z (),
            .CIN (\u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.co [4] ),
            .I0 (dll_step_copy_synced[6]),
            .I1 (N467[5]),
            .I2 (dll_step_copy_synced[7]),
            .I3 (N467[6]),
            .I4 (),
            .ID ());
	// LUT = (~I2 & I3) | (I1 & I3) | (~I0 & I3) | (I1 & ~I2) | (~I0 & ~I2) ;
	// CARRY = (~I0 & ~I1 & ~I2 & ~I3) | (I0 & I1 & ~I2 & ~I3) | (~I0 & ~I1 & I2 & I3) | (I0 & I1 & I2 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:155

    GTP_LUT4 /* N59_mux7_6 */ #(
            .INIT(16'b0111111111111111))
        N59_mux7_6 (
            .Z (_N5889),
            .I0 (dqs_drift_l_cnt[5]),
            .I1 (dqs_drift_l_cnt[4]),
            .I2 (dqs_drift_l_cnt[2]),
            .I3 (dqs_drift_l_cnt[3]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N59_mux7_7 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N59_mux7_7 (
            .Z (N59),
            .I0 (dqs_drift_l_cnt[7]),
            .I1 (dqs_drift_l_cnt[6]),
            .I2 (dqs_drift_l_cnt[0]),
            .I3 (dqs_drift_l_cnt[1]),
            .I4 (_N5889));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* N61_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_1 (
            .COUT (_N1227),
            .Z (N369[0]),
            .CIN (),
            .I0 (dqs_drift_l_cnt[0]),
            .I1 (N365),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_2 (
            .COUT (_N1228),
            .Z (N369[1]),
            .CIN (_N1227),
            .I0 (dqs_drift_l_cnt[0]),
            .I1 (N365),
            .I2 (dqs_drift_l_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_3 (
            .COUT (_N1229),
            .Z (N369[2]),
            .CIN (_N1228),
            .I0 (),
            .I1 (dqs_drift_l_cnt[2]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_4 (
            .COUT (_N1230),
            .Z (N369[3]),
            .CIN (_N1229),
            .I0 (),
            .I1 (dqs_drift_l_cnt[3]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_5 (
            .COUT (_N1231),
            .Z (N369[4]),
            .CIN (_N1230),
            .I0 (),
            .I1 (dqs_drift_l_cnt[4]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_6 (
            .COUT (_N1232),
            .Z (N369[5]),
            .CIN (_N1231),
            .I0 (),
            .I1 (dqs_drift_l_cnt[5]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_7 (
            .COUT (_N1233),
            .Z (N369[6]),
            .CIN (_N1232),
            .I0 (),
            .I1 (dqs_drift_l_cnt[6]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5CARRY /* N61_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N61_8 (
            .COUT (),
            .Z (N369[7]),
            .CIN (_N1233),
            .I0 (),
            .I1 (dqs_drift_l_cnt[7]),
            .I2 (),
            .I3 (N365),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT4 /* N76_mux7_6 */ #(
            .INIT(16'b0111111111111111))
        N76_mux7_6 (
            .Z (_N5901),
            .I0 (dqs_drift_h_cnt[5]),
            .I1 (dqs_drift_h_cnt[4]),
            .I2 (dqs_drift_h_cnt[2]),
            .I3 (dqs_drift_h_cnt[3]));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0) ;

    GTP_LUT5 /* N76_mux7_7 */ #(
            .INIT(32'b11111111111111110111111111111111))
        N76_mux7_7 (
            .Z (N76),
            .I0 (dqs_drift_h_cnt[7]),
            .I1 (dqs_drift_h_cnt[6]),
            .I2 (dqs_drift_h_cnt[0]),
            .I3 (dqs_drift_h_cnt[1]),
            .I4 (_N5901));
	// LUT = (~I3)|(~I2)|(~I1)|(~I0)|(I4) ;

    GTP_LUT5CARRY /* N78_1 */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_1 (
            .COUT (_N1256),
            .Z (N375[0]),
            .CIN (),
            .I0 (dqs_drift_h_cnt[0]),
            .I1 (N371),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_2 */ #(
            .INIT(32'b01001000010010001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_2 (
            .COUT (_N1257),
            .Z (N375[1]),
            .CIN (_N1256),
            .I0 (dqs_drift_h_cnt[0]),
            .I1 (N371),
            .I2 (dqs_drift_h_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & I1 & ~I2) | (~I0 & I1 & I2) ;
	// CARRY = (I0 & I1 & I2) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_3 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_3 (
            .COUT (_N1258),
            .Z (N375[2]),
            .CIN (_N1257),
            .I0 (),
            .I1 (dqs_drift_h_cnt[2]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_4 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_4 (
            .COUT (_N1259),
            .Z (N375[3]),
            .CIN (_N1258),
            .I0 (),
            .I1 (dqs_drift_h_cnt[3]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_5 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_5 (
            .COUT (_N1260),
            .Z (N375[4]),
            .CIN (_N1259),
            .I0 (),
            .I1 (dqs_drift_h_cnt[4]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_6 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_6 (
            .COUT (_N1261),
            .Z (N375[5]),
            .CIN (_N1260),
            .I0 (),
            .I1 (dqs_drift_h_cnt[5]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_7 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_7 (
            .COUT (_N1262),
            .Z (N375[6]),
            .CIN (_N1261),
            .I0 (),
            .I1 (dqs_drift_h_cnt[6]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5CARRY /* N78_8 */ #(
            .INIT(32'b01100110000000001100110000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N78_8 (
            .COUT (),
            .Z (N375[7]),
            .CIN (_N1262),
            .I0 (),
            .I1 (dqs_drift_h_cnt[7]),
            .I2 (),
            .I3 (N371),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & I3) | (~I0 & I1 & I3) ;
	// CARRY = (I1 & I3) ? CIN : I4 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT4 /* N83_mux1 */ #(
            .INIT(16'b1000010000100001))
        N83_mux1 (
            .Z (N83),
            .I0 (dqs_drift_l_now[0]),
            .I1 (dqs_drift_l_last[1]),
            .I2 (dqs_drift_l_last[0]),
            .I3 (dqs_drift_l_now[1]));
	// LUT = (~I0&~I1&~I2&~I3)|(I0&~I1&I2&~I3)|(~I0&I1&~I2&I3)|(I0&I1&I2&I3) ;

    GTP_LUT5 /* N88 */ #(
            .INIT(32'b01111101101111101111111111111111))
        N88_vname (
            .Z (N88),
            .I0 (dqs_drift_h_now[1]),
            .I1 (dqs_drift_h_now[0]),
            .I2 (dqs_drift_h_last[0]),
            .I3 (dqs_drift_h_last[1]),
            .I4 (N83));
    // defparam N88_vname.orig_name = N88;
	// LUT = (~I4)|(I0&~I3)|(I1&~I2)|(~I1&I2)|(~I0&I3) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:227

    GTP_LUT4 /* \N146_3[0]  */ #(
            .INIT(16'b0110100110010110))
        \N146_3[0]  (
            .Z (ddrphy_update_comp_val_l_d[0]),
            .I0 (dqs_drift_l_now[0]),
            .I1 (dqs_drift_l_last[1]),
            .I2 (dqs_drift_l_last[0]),
            .I3 (dqs_drift_l_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* N147_3 */ #(
            .INIT(16'b0110000000000110))
        N147_3 (
            .Z (ddrphy_update_comp_dir_l_d),
            .I0 (dqs_drift_l_now[0]),
            .I1 (dqs_drift_l_last[1]),
            .I2 (dqs_drift_l_last[0]),
            .I3 (dqs_drift_l_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* \N201_3[0]  */ #(
            .INIT(16'b0110100110010110))
        \N201_3[0]  (
            .Z (ddrphy_update_comp_val_h_d[0]),
            .I0 (dqs_drift_h_now[0]),
            .I1 (dqs_drift_h_last[1]),
            .I2 (dqs_drift_h_last[0]),
            .I3 (dqs_drift_h_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(~I0&~I1&I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I2&I3)|(I0&I1&~I2&I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT4 /* N202_3 */ #(
            .INIT(16'b0110000000000110))
        N202_3 (
            .Z (ddrphy_update_comp_dir_h_d),
            .I0 (dqs_drift_h_now[0]),
            .I1 (dqs_drift_h_last[1]),
            .I2 (dqs_drift_h_last[0]),
            .I3 (dqs_drift_h_now[1]));
	// LUT = (I0&~I1&~I2&~I3)|(~I0&I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&I1&I2&I3) ;

    GTP_LUT2 /* N269 */ #(
            .INIT(4'b0001))
        N269_vname (
            .Z (N269),
            .I0 (state_0),
            .I1 (ddrphy_update_done));
    // defparam N269_vname.orig_name = N269;
	// LUT = ~I0&~I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:442

    GTP_LUT2 /* N272 */ #(
            .INIT(4'b0100))
        N272 (
            .Z (dll_update_pos),
            .I0 (dll_update_d[2]),
            .I1 (dll_update_d[1]));
	// LUT = ~I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:90

    GTP_LUT4 /* N292_7 */ #(
            .INIT(16'b1000000000000000))
        N292_7 (
            .Z (_N5126),
            .I0 (dll_cnt[14]),
            .I1 (dll_cnt[11]),
            .I2 (dll_cnt[10]),
            .I3 (dll_cnt[9]));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N292_12 */ #(
            .INIT(16'b0000000000000001))
        N292_12 (
            .Z (_N6454),
            .I0 (dll_cnt[7]),
            .I1 (dll_cnt[6]),
            .I2 (dll_cnt[4]),
            .I3 (dll_cnt[8]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N292_14 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N292_14 (
            .Z (_N6456),
            .I0 (dll_cnt[3]),
            .I1 (dll_cnt[2]),
            .I2 (dll_cnt[0]),
            .I3 (dll_cnt[1]),
            .I4 (_N5126));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N292_15 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N292_15 (
            .Z (_N6457),
            .I0 (dll_cnt[5]),
            .I1 (dll_cnt[15]),
            .I2 (dll_cnt[12]),
            .I3 (dll_cnt[13]),
            .I4 (_N6454));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N310_6 */ #(
            .INIT(16'b0000001000000000))
        N310_6 (
            .Z (_N6461),
            .I0 (dqs_drift_l_cnt[6]),
            .I1 (dqs_drift_l_cnt[1]),
            .I2 (dqs_drift_l_cnt[0]),
            .I3 (dqs_drift_l_cnt[7]));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N310_8 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N310_8 (
            .Z (N310),
            .I0 (dqs_drift_l_cnt[3]),
            .I1 (dqs_drift_l_cnt[5]),
            .I2 (dqs_drift_l_cnt[2]),
            .I3 (dqs_drift_l_cnt[4]),
            .I4 (_N6461));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N316_6 */ #(
            .INIT(16'b0000001000000000))
        N316_6 (
            .Z (_N6466),
            .I0 (dqs_drift_h_cnt[6]),
            .I1 (dqs_drift_h_cnt[1]),
            .I2 (dqs_drift_h_cnt[0]),
            .I3 (dqs_drift_h_cnt[7]));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N316_8 */ #(
            .INIT(32'b00000000000000100000000000000000))
        N316_8 (
            .Z (N316),
            .I0 (dqs_drift_h_cnt[3]),
            .I1 (dqs_drift_h_cnt[5]),
            .I2 (dqs_drift_h_cnt[2]),
            .I3 (dqs_drift_h_cnt[4]),
            .I4 (_N6466));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    GTP_LUT4 /* N352 */ #(
            .INIT(16'b1010101010100010))
        N352_vname (
            .Z (N352),
            .I0 (N17),
            .I1 (_N5126),
            .I2 (_N6118),
            .I3 (_N6122));
    // defparam N352_vname.orig_name = N352;
	// LUT = (I0&~I1)|(I0&I2)|(I0&I3) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:129

    GTP_LUT4 /* N355_3 */ #(
            .INIT(16'b1111111101011101))
        N355_3 (
            .Z (N355),
            .I0 (N17),
            .I1 (dll_update_d[1]),
            .I2 (dll_update_d[2]),
            .I3 (N352));
	// LUT = (~I0)|(I3)|(I1&~I2) ;

    GTP_LUT4 /* N358_1 */ #(
            .INIT(16'b1010111000001100))
        N358_1 (
            .Z (N358),
            .I0 (_N6457),
            .I1 (dll_update_d[1]),
            .I2 (dll_update_d[2]),
            .I3 (_N6456));
	// LUT = (I1&~I2)|(I0&I3) ;

    GTP_LUT3 /* N360 */ #(
            .INIT(8'b00110010))
        N360 (
            .Z (_N0),
            .I0 (N41),
            .I1 (update_start),
            .I2 (N43));
	// LUT = (I0&~I1)|(~I1&I2) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:156

    GTP_LUT5 /* N365 */ #(
            .INIT(32'b10000010010000010000000000000000))
        N365_vname (
            .Z (N365),
            .I0 (dqs_drift_l_d1[1]),
            .I1 (dqs_drift_l_d1[0]),
            .I2 (dqs_drift_l[0]),
            .I3 (dqs_drift_l[1]),
            .I4 (N59));
    // defparam N365_vname.orig_name = N365;
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:187

    GTP_LUT5 /* N368 */ #(
            .INIT(32'b11111111111111110111110110111110))
        N368_vname (
            .Z (N368),
            .I0 (dqs_drift_l_d1[1]),
            .I1 (dqs_drift_l_d1[0]),
            .I2 (dqs_drift_l[0]),
            .I3 (dqs_drift_l[1]),
            .I4 (N59));
    // defparam N368_vname.orig_name = N368;
	// LUT = (I4)|(I0&~I3)|(I1&~I2)|(~I1&I2)|(~I0&I3) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_LUT5 /* N371 */ #(
            .INIT(32'b10000010010000010000000000000000))
        N371_vname (
            .Z (N371),
            .I0 (dqs_drift_h_d1[1]),
            .I1 (dqs_drift_h_d1[0]),
            .I2 (dqs_drift_h[0]),
            .I3 (dqs_drift_h[1]),
            .I4 (N76));
    // defparam N371_vname.orig_name = N371;
	// LUT = (~I0&~I1&~I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I0&I1&I2&I3&I4) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:214

    GTP_LUT5 /* N374 */ #(
            .INIT(32'b11111111111111110111110110111110))
        N374_vname (
            .Z (N374),
            .I0 (dqs_drift_h_d1[1]),
            .I1 (dqs_drift_h_d1[0]),
            .I2 (dqs_drift_h[0]),
            .I3 (dqs_drift_h[1]),
            .I4 (N76));
    // defparam N374_vname.orig_name = N374;
	// LUT = (I4)|(I0&~I3)|(I1&~I2)|(~I1&I2)|(~I0&I3) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_LUT2 /* N376 */ #(
            .INIT(4'b0100))
        N376 (
            .Z (_N1),
            .I0 (update_start),
            .I1 (N88));
	// LUT = ~I0&I1 ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:229

    GTP_LUT2 /* N380_1 */ #(
            .INIT(4'b1000))
        N380_1 (
            .Z (N394),
            .I0 (ddr_init_done),
            .I1 (state_0));
	// LUT = I0&I1 ;

    GTP_LUT3 /* N385 */ #(
            .INIT(8'b10000000))
        N385 (
            .Z (N395[0]),
            .I0 (ddr_init_done),
            .I1 (dqs_drift_req),
            .I2 (state_0));
	// LUT = I0&I1&I2 ;

    GTP_LUT3 /* N403 */ #(
            .INIT(8'b11010000))
        N403_vname (
            .Z (N403),
            .I0 (ddr_init_done),
            .I1 (dqs_drift_req),
            .I2 (state_0));
    // defparam N403_vname.orig_name = N403;
	// LUT = (~I0&I2)|(I1&I2) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_LUT3 /* N437 */ #(
            .INIT(8'b00101111))
        N437_vname (
            .Z (N437),
            .I0 (dll_update_d[1]),
            .I1 (dll_update_d[2]),
            .I2 (N352));
    // defparam N437_vname.orig_name = N437;
	// LUT = (~I2)|(I0&~I1) ;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* ddrphy_update_comp_dir_h */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_update_comp_dir_h_vname (
            .Q (ddrphy_update_comp_dir_h),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_dir_h_d));
    // defparam ddrphy_update_comp_dir_h_vname.orig_name = ddrphy_update_comp_dir_h;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* ddrphy_update_comp_dir_l */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        ddrphy_update_comp_dir_l_vname (
            .Q (ddrphy_update_comp_dir_l),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_dir_l_d));
    // defparam ddrphy_update_comp_dir_l_vname.orig_name = ddrphy_update_comp_dir_l;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \ddrphy_update_comp_val_h[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_update_comp_val_h[0]  (
            .Q (ddrphy_update_comp_val_h[0]),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_val_h_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \ddrphy_update_comp_val_l[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_update_comp_val_l[0]  (
            .Q (ddrphy_update_comp_val_l[0]),
            .C (N0),
            .CE (N395[0]),
            .CLK (rclk),
            .D (ddrphy_update_comp_val_l_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \ddrphy_update_type[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \ddrphy_update_type[0]  (
            .Q (ddrphy_update_type[0]),
            .C (N0),
            .CE (N394),
            .CLK (rclk),
            .D (dqs_drift_req));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_LUT2 /* \ddrphy_update_type[1:0]275  */ #(
            .INIT(4'b0001))
        \ddrphy_update_type[1:0]275  (
            .Z (_N4159),
            .I0 (dll_req),
            .I1 (dqs_drift_req));
	// LUT = ~I0&~I1 ;

    GTP_DFF_PE /* \ddrphy_update_type[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \ddrphy_update_type[1]  (
            .Q (ddrphy_update_type[1]),
            .CE (N394),
            .CLK (rclk),
            .D (_N4159),
            .P (N0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dll_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[0]  (
            .Q (dll_cnt[0]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[1]  (
            .Q (dll_cnt[1]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[2]  (
            .Q (dll_cnt[2]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[3]  (
            .Q (dll_cnt[3]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[4]  (
            .Q (dll_cnt[4]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[5]  (
            .Q (dll_cnt[5]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[6]  (
            .Q (dll_cnt[6]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[7]  (
            .Q (dll_cnt[7]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[8]  (
            .Q (dll_cnt[8]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[8]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[9]  (
            .Q (dll_cnt[9]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[9]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[10]  (
            .Q (dll_cnt[10]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[10]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[11]  (
            .Q (dll_cnt[11]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[11]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[12]  (
            .Q (dll_cnt[12]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[12]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[13]  (
            .Q (dll_cnt[13]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[13]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[14]  (
            .Q (dll_cnt[14]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[14]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_CE /* \dll_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_cnt[15]  (
            .Q (dll_cnt[15]),
            .C (N0),
            .CE (N355),
            .CLK (rclk),
            .D (N356[15]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:120

    GTP_DFF_C /* dll_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dll_req_vname (
            .Q (dll_req),
            .C (N0),
            .CLK (rclk),
            .D (_N0));
    // defparam dll_req_vname.orig_name = dll_req;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:148

    GTP_DFF_C /* \dll_step_copy_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[0]  (
            .Q (dll_step_copy_d1[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[1]  (
            .Q (dll_step_copy_d1[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[2]  (
            .Q (dll_step_copy_d1[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[3]  (
            .Q (dll_step_copy_d1[3]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[4]  (
            .Q (dll_step_copy_d1[4]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[5]  (
            .Q (dll_step_copy_d1[5]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[6]  (
            .Q (dll_step_copy_d1[6]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d1[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d1[7]  (
            .Q (dll_step_copy_d1[7]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[0]  (
            .Q (dll_step_copy_d2[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[1]  (
            .Q (dll_step_copy_d2[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[2]  (
            .Q (dll_step_copy_d2[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[3]  (
            .Q (dll_step_copy_d2[3]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[4]  (
            .Q (dll_step_copy_d2[4]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[5]  (
            .Q (dll_step_copy_d2[5]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[6]  (
            .Q (dll_step_copy_d2[6]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d2[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d2[7]  (
            .Q (dll_step_copy_d2[7]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d1[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[0]  (
            .Q (dll_step_copy_d3[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[1]  (
            .Q (dll_step_copy_d3[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[2]  (
            .Q (dll_step_copy_d3[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[3]  (
            .Q (dll_step_copy_d3[3]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[4]  (
            .Q (dll_step_copy_d3[4]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[5]  (
            .Q (dll_step_copy_d3[5]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[6]  (
            .Q (dll_step_copy_d3[6]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_C /* \dll_step_copy_d3[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_d3[7]  (
            .Q (dll_step_copy_d3[7]),
            .C (N0),
            .CLK (rclk),
            .D (dll_step_copy_d2[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:105

    GTP_DFF_CE /* \dll_step_copy_synced[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[0]  (
            .Q (dll_step_copy_synced[0]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[1]  (
            .Q (dll_step_copy_synced[1]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[2]  (
            .Q (dll_step_copy_synced[2]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[3]  (
            .Q (dll_step_copy_synced[3]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[4]  (
            .Q (dll_step_copy_synced[4]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[5]  (
            .Q (dll_step_copy_synced[5]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[6]  (
            .Q (dll_step_copy_synced[6]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_CE /* \dll_step_copy_synced[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_step_copy_synced[7]  (
            .Q (dll_step_copy_synced[7]),
            .C (N0),
            .CE (N358),
            .CLK (rclk),
            .D (dll_step_copy_d2[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:135

    GTP_DFF_C /* \dll_update_d[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_d[0]  (
            .Q (dll_update_d[0]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_n));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    GTP_DFF_C /* \dll_update_d[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_d[1]  (
            .Q (dll_update_d[1]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_d[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    GTP_DFF_C /* \dll_update_d[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dll_update_d[2]  (
            .Q (dll_update_d[2]),
            .C (N0),
            .CLK (rclk),
            .D (dll_update_d[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:82

    GTP_DFF_CE /* \dqs_drift_h_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[0]  (
            .Q (dqs_drift_h_cnt[0]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[1]  (
            .Q (dqs_drift_h_cnt[1]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[2]  (
            .Q (dqs_drift_h_cnt[2]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[3]  (
            .Q (dqs_drift_h_cnt[3]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[4]  (
            .Q (dqs_drift_h_cnt[4]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[5]  (
            .Q (dqs_drift_h_cnt[5]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[6]  (
            .Q (dqs_drift_h_cnt[6]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_CE /* \dqs_drift_h_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_cnt[7]  (
            .Q (dqs_drift_h_cnt[7]),
            .C (N0),
            .CE (N374),
            .CLK (rclk),
            .D (N375[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:206

    GTP_DFF_C /* \dqs_drift_h_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_d1[0]  (
            .Q (dqs_drift_h_d1[0]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_h[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_C /* \dqs_drift_h_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_d1[1]  (
            .Q (dqs_drift_h_d1[1]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_h[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_CE /* \dqs_drift_h_last[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_last[0]  (
            .Q (dqs_drift_h_last[0]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_h_now[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_h_last[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_last[1]  (
            .Q (dqs_drift_h_last[1]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_h_now[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_h_now[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_now[0]  (
            .Q (dqs_drift_h_now[0]),
            .C (N0),
            .CE (N316),
            .CLK (rclk),
            .D (dqs_drift_h_d1[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_CE /* \dqs_drift_h_now[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_h_now[1]  (
            .Q (dqs_drift_h_now[1]),
            .C (N0),
            .CE (N316),
            .CLK (rclk),
            .D (dqs_drift_h_d1[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:193

    GTP_DFF_CE /* \dqs_drift_l_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[0]  (
            .Q (dqs_drift_l_cnt[0]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[1]  (
            .Q (dqs_drift_l_cnt[1]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[2]  (
            .Q (dqs_drift_l_cnt[2]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[3]  (
            .Q (dqs_drift_l_cnt[3]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[4]  (
            .Q (dqs_drift_l_cnt[4]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[5]  (
            .Q (dqs_drift_l_cnt[5]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[6]  (
            .Q (dqs_drift_l_cnt[6]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_CE /* \dqs_drift_l_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_cnt[7]  (
            .Q (dqs_drift_l_cnt[7]),
            .C (N0),
            .CE (N368),
            .CLK (rclk),
            .D (N369[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:179

    GTP_DFF_C /* \dqs_drift_l_d1[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_d1[0]  (
            .Q (dqs_drift_l_d1[0]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_l[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_C /* \dqs_drift_l_d1[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_d1[1]  (
            .Q (dqs_drift_l_d1[1]),
            .C (N0),
            .CLK (rclk),
            .D (dqs_drift_l[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_CE /* \dqs_drift_l_last[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_last[0]  (
            .Q (dqs_drift_l_last[0]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_l_now[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_l_last[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_last[1]  (
            .Q (dqs_drift_l_last[1]),
            .C (N0),
            .CE (N403),
            .CLK (rclk),
            .D (dqs_drift_l_now[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:398

    GTP_DFF_CE /* \dqs_drift_l_now[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_now[0]  (
            .Q (dqs_drift_l_now[0]),
            .C (N0),
            .CE (N310),
            .CLK (rclk),
            .D (dqs_drift_l_d1[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_CE /* \dqs_drift_l_now[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \dqs_drift_l_now[1]  (
            .Q (dqs_drift_l_now[1]),
            .C (N0),
            .CE (N310),
            .CLK (rclk),
            .D (dqs_drift_l_d1[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:166

    GTP_DFF_C /* dqs_drift_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        dqs_drift_req_vname (
            .Q (dqs_drift_req),
            .C (N0),
            .CLK (rclk),
            .D (_N1));
    // defparam dqs_drift_req_vname.orig_name = dqs_drift_req;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:220

    GTP_DFF_CE /* \last_dll_step[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[0]  (
            .Q (N458[0]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[1]  (
            .Q (last_dll_step[1]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[2]  (
            .Q (last_dll_step[2]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[3]  (
            .Q (last_dll_step[3]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[4]  (
            .Q (last_dll_step[4]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[5]  (
            .Q (last_dll_step[5]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[6]  (
            .Q (last_dll_step[6]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_CE /* \last_dll_step[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \last_dll_step[7]  (
            .Q (last_dll_step[7]),
            .C (N0),
            .CE (dll_update_pos),
            .CLK (rclk),
            .D (dll_step_copy[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:92

    GTP_DFF_P /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_0_vname (
            .Q (state_0),
            .CLK (rclk),
            .D (_N5852),
            .P (N0));
    // defparam state_0_vname.orig_name = state_0;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:374

    GTP_LUT5 /* \state_0_ce_mux[0]_1  */ #(
            .INIT(32'b01110111011111110010001000101010))
        \state_0_ce_mux[0]_1  (
            .Z (_N5852),
            .I0 (state_0),
            .I1 (ddr_init_done),
            .I2 (dll_req),
            .I3 (dqs_drift_req),
            .I4 (ddrphy_update_done));
	// LUT = (I0&~I1)|(~I0&I4)|(I0&~I2&~I3) ;

    GTP_DFF_C /* update_start */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        update_start_vname (
            .Q (update_start),
            .C (N0),
            .CLK (rclk),
            .D (N269));
    // defparam update_start_vname.orig_name = update_start;
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_ddrphy_update_ctrl_v1_1.v:435


endmodule


module ipsl_hmic_h_phy_io_v1_1
(
    input [1:0] ddrphy_update_comp_val_h,
    input [1:0] ddrphy_update_comp_val_l,
    input [1:0] ddrphy_update_type,
    input [31:0] dfi_address,
    input [5:0] dfi_bank,
    input [1:0] dfi_cas_n,
    input [1:0] dfi_cke,
    input [1:0] dfi_cs,
    input [4:0] dfi_frequency,
    input [3:0] dfi_lp_wakeup,
    input [1:0] dfi_odt,
    input [1:0] dfi_ras_n,
    input [3:0] dfi_rddata_en,
    input [1:0] dfi_reset_n,
    input [1:0] dfi_we_n,
    input [63:0] dfi_wrdata,
    input [3:0] dfi_wrdata_en,
    input [7:0] dfi_wrdata_mask,
    input [11:0] paddr,
    input [31:0] pwdata,
    input ddrphy_rst,
    input ddrphy_rst_ack,
    input ddrphy_update,
    input ddrphy_update_comp_dir_h,
    input ddrphy_update_comp_dir_l,
    input dfi_ctrlupd_req,
    input dfi_dram_clk_disable,
    input dfi_init_start,
    input dfi_lp_req,
    input dfi_phyupd_ack,
    input dll_update_ack,
    input dll_update_n,
    input pad_loop_in,
    input pad_loop_in_h,
    input pclk,
    input penable,
    input pll_clk,
    input preset,
    input pwrite,
    input srb_dqs_rst,
    input srb_dqs_rst_training,
    input srb_iol_rst,
    input srb_rst_dll,
    output [1:0] dfi_phyupd_type,
    output [63:0] dfi_rddata,
    output [3:0] dfi_rddata_valid,
    output [7:0] dll_step_copy,
    output [1:0] dqs_drift_h,
    output [1:0] dqs_drift_l,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output ddrphy_rst_req,
    output ddrphy_update_done,
    output dfi_ctrlupd_ack,
    output dfi_init_complete,
    output dfi_lp_ack,
    output dfi_phyupd_req,
    output dll_lock,
    output dll_update_req,
    output ioclk_div,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire [7:0] N239;
    wire [7:0] N251;
    wire [7:0] N263;
    wire [7:0] N275;
    wire [7:0] N287;
    wire [7:0] N303;
    wire [7:0] N315;
    wire [7:0] N327;
    wire [7:0] N381;
    wire [7:0] N393;
    wire [7:0] N405;
    wire [7:0] N421;
    wire [7:0] N433;
    wire [7:0] N445;
    wire [7:0] N457;
    wire [7:0] N469;
    wire [15:0] addr_do;
    wire [15:0] addr_to;
    wire [2:0] ba_do;
    wire [2:0] ba_to;
    wire [59:0] buffer_clk_sys;
    wire buffer_dll_clk_input;
    wire buffer_dll_freeze;
    wire [4:0] buffer_dqs_clk_regional;
    wire [11:0] buffer_dqs_dqs_gate_ctrl;
    wire [3:0] buffer_dqs_dqs_gate_ctrl_tf2;
    wire [2:0] buffer_dqs_gatei;
    wire [8:0] buffer_dqs_rdel_ctrl;
    wire [8:0] buffer_dqs_read_clk_ctrl;
    wire [4:0] buffer_dqs_rst;
    wire [4:0] buffer_dqs_rst_training_n;
    wire [8:0] buffer_dqs_wl_ctrl;
    wire [23:0] buffer_dqs_wl_step;
    wire [59:0] buffer_iol_ce;
    wire [179:0] buffer_iol_iodly_ctrl;
    wire [59:0] buffer_iol_lrs;
    wire [59:0] buffer_iol_lrs_regional;
    wire [59:0] buffer_iol_mipi_sw_dyn_i;
    wire [91:0] buffer_iol_ts_ctrl_tf2;
    wire [2:0] buffer_iol_ts_ctrl_tf3;
    wire [51:0] buffer_iol_ts_ctrl_tf4;
    wire [183:0] buffer_iol_tx_data_tf4;
    wire [6:0] buffer_iol_tx_data_tf7;
    wire [103:0] buffer_iol_tx_data_tf8;
    wire buffer_mem_rst_en;
    wire buffer_rst_dll;
    wire buffer_update_n;
    wire casn_do;
    wire casn_to;
    wire ck_do;
    wire ck_to;
    wire cke_do;
    wire cke_to;
    wire csn_do;
    wire csn_to;
    wire ddrphy_dgts_h;
    wire ddrphy_dgts_l;
    wire [7:0] ddrphy_dll_step;
    wire [1:0] ddrphy_dqs_gate_ctrl_h;
    wire [1:0] ddrphy_dqs_gate_ctrl_l;
    wire ddrphy_gatei_h;
    wire ddrphy_gatei_l;
    wire ddrphy_rdel_ov_h;
    wire ddrphy_rdel_ov_l;
    wire [2:0] ddrphy_rdqs_step_h;
    wire [2:0] ddrphy_rdqs_step_l;
    wire [2:0] ddrphy_read_clk_ctrl_h;
    wire [2:0] ddrphy_read_clk_ctrl_l;
    wire ddrphy_read_valid_h;
    wire ddrphy_read_valid_l;
    wire [2:0] ddrphy_wl_ctrl_h;
    wire [2:0] ddrphy_wl_ctrl_l;
    wire ddrphy_wl_ov_h;
    wire ddrphy_wl_ov_l;
    wire [7:0] ddrphy_wl_step_h;
    wire [7:0] ddrphy_wl_step_l;
    wire dfi_error;
    wire [2:0] dfi_error_info;
    wire dm_do_0;
    wire dm_do_1;
    wire dm_to_0;
    wire dm_to_1;
    wire [15:0] dq_di;
    wire [15:0] dq_do;
    wire [15:0] dq_to;
    wire dqs0_clk_r;
    wire dqs1_clk_r;
    wire dqs_90_0;
    wire dqs_90_1;
    wire dqs_ca_clk_r_01;
    wire dqs_ca_clk_r_03;
    wire dqs_ca_clk_r_04;
    wire dqs_clkw290_0;
    wire dqs_clkw290_1;
    wire dqs_clkw290_ca_01;
    wire dqs_clkw290_ca_03;
    wire dqs_clkw290_ca_04;
    wire dqs_clkw_0;
    wire dqs_clkw_1;
    wire dqs_clkw_ca_01;
    wire dqs_clkw_ca_03;
    wire dqs_clkw_ca_04;
    wire dqs_di_0;
    wire dqs_di_1;
    wire dqs_do_0;
    wire dqs_do_1;
    wire [31:0] dqs_dq_w_0;
    wire [31:0] dqs_dq_w_1;
    wire [15:0] dqs_dq_w_en_0;
    wire [15:0] dqs_dq_w_en_1;
    wire [3:0] dqs_dqs_w_0;
    wire [3:0] dqs_dqs_w_1;
    wire [1:0] dqs_dqs_w_en_0;
    wire [1:0] dqs_dqs_w_en_1;
    wire dqs_gate_to_loop_0;
    wire dqs_gate_to_loop_0_in;
    wire dqs_gate_to_loop_1;
    wire dqs_gate_to_loop_1_in;
    wire [2:0] dqs_ififo_rpoint_0;
    wire [2:0] dqs_ififo_rpoint_1;
    wire [2:0] dqs_ififo_wpoint_0;
    wire [2:0] dqs_ififo_wpoint_1;
    wire dqs_to_0;
    wire dqs_to_1;
    wire ioclk_01;
    wire ioclk_02;
    wire iol_iddr3_di;
    wire iol_iddr4_di;
    wire iol_iddr5_di;
    wire iol_iddr6_di;
    wire iol_iddr7_di;
    wire iol_iddr10_di;
    wire iol_iddr11_di;
    wire iol_iddr12_di;
    wire iol_iddr27_di;
    wire iol_iddr28_di;
    wire iol_iddr29_di;
    wire iol_iddr32_di;
    wire iol_iddr33_di;
    wire iol_iddr34_di;
    wire iol_iddr35_di;
    wire iol_iddr36_di;
    wire odt_do;
    wire odt_to;
    wire [63:0] phy_addr;
    wire [11:0] phy_ba;
    wire [55:0] phy_ca_en;
    wire [3:0] phy_cas_n;
    wire [3:0] phy_ck;
    wire [3:0] phy_cke;
    wire [3:0] phy_cs_n;
    wire [3:0] phy_dm_0;
    wire [3:0] phy_dm_1;
    wire [3:0] phy_odt;
    wire [3:0] phy_ras_n;
    wire phy_reset_n;
    wire [3:0] phy_we_n;
    wire [31:0] prdata;
    wire pready;
    wire rasn_do;
    wire rasn_to;
    wire wen_do;
    wire wen_to;
    wire \dqs1_dut_DQS_DRIFT[0]_floating ;
    wire \dqs1_dut_DQS_DRIFT[1]_floating ;
    wire \dqs1_dut_IFIFO_RADDR[0]_floating ;
    wire \dqs1_dut_IFIFO_RADDR[1]_floating ;
    wire \dqs1_dut_IFIFO_RADDR[2]_floating ;
    wire \dqs1_dut_IFIFO_WADDR[0]_floating ;
    wire \dqs1_dut_IFIFO_WADDR[1]_floating ;
    wire \dqs1_dut_IFIFO_WADDR[2]_floating ;
    wire \dqs3_dut_DQS_DRIFT[0]_floating ;
    wire \dqs3_dut_DQS_DRIFT[1]_floating ;
    wire \dqs3_dut_IFIFO_RADDR[0]_floating ;
    wire \dqs3_dut_IFIFO_RADDR[1]_floating ;
    wire \dqs3_dut_IFIFO_RADDR[2]_floating ;
    wire \dqs3_dut_IFIFO_WADDR[0]_floating ;
    wire \dqs3_dut_IFIFO_WADDR[1]_floating ;
    wire \dqs3_dut_IFIFO_WADDR[2]_floating ;
    wire \dqs4_dut_DQS_DRIFT[0]_floating ;
    wire \dqs4_dut_DQS_DRIFT[1]_floating ;
    wire \dqs4_dut_IFIFO_RADDR[0]_floating ;
    wire \dqs4_dut_IFIFO_RADDR[1]_floating ;
    wire \dqs4_dut_IFIFO_RADDR[2]_floating ;
    wire \dqs4_dut_IFIFO_WADDR[0]_floating ;
    wire \dqs4_dut_IFIFO_WADDR[1]_floating ;
    wire \dqs4_dut_IFIFO_WADDR[2]_floating ;

    GTP_DLL /* I_GTP_DLL_copy */ #(
            .GRS_EN("FALSE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        I_GTP_DLL_copy (
            .DELAY_STEP (dll_step_copy),
            .LOCK (),
            .CLKIN (ioclk_02),
            .PWD (1'b0),
            .RST (srb_rst_dll),
            .UPDATE_N (1'b0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1123

    GTP_DLL /* dll_hmemc_dut */ #(
            .GRS_EN("TRUE"), 
            .FAST_LOCK("TRUE"), 
            .DELAY_STEP_OFFSET(0))
        dll_hmemc_dut (
            .DELAY_STEP (ddrphy_dll_step),
            .LOCK (dll_lock),
            .CLKIN (ioclk_01),
            .PWD (buffer_dll_freeze),
            .RST (buffer_rst_dll),
            .UPDATE_N (buffer_update_n));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1108

    GTP_DDC_E1 /* dqs0_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs0_dut (
            .DQS_DRIFT (dqs_drift_l),
            .IFIFO_RADDR (dqs_ififo_rpoint_0),
            .IFIFO_WADDR (dqs_ififo_wpoint_0),
            .DELAY_STEP0 (ddrphy_wl_step_l),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl_tf2[1], buffer_dqs_dqs_gate_ctrl_tf2[0], ddrphy_dqs_gate_ctrl_l[1], ddrphy_dqs_gate_ctrl_l[0]}),
            .READ_CLK_CTRL (ddrphy_read_clk_ctrl_l),
            .DGTS (ddrphy_dgts_l),
            .DQSI_DELAY (dqs_90_0),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (dqs_gate_to_loop_0),
            .RCLK (dqs0_clk_r),
            .RDELAY_OB (ddrphy_rdel_ov_l),
            .READ_VALID (ddrphy_read_valid_l),
            .WCLK (dqs_clkw_0),
            .WCLK_DELAY (dqs_clkw290_0),
            .WDELAY_OB (ddrphy_wl_ov_l),
            .CLKA (ioclk_01),
            .CLKA_GATE (ddrphy_gatei_l),
            .CLKB (buffer_dqs_clk_regional[0]),
            .DQSI (dqs_di_0),
            .GATE_IN (dqs_gate_to_loop_0_in),
            .RST (buffer_dqs_rst[0]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[0]),
            .R_DIRECTION (ddrphy_rdqs_step_l[2]),
            .R_LOAD_N (ddrphy_rdqs_step_l[0]),
            .R_MOVE (ddrphy_rdqs_step_l[1]),
            .W_DIRECTION (ddrphy_wl_ctrl_l[2]),
            .W_LOAD_N (ddrphy_wl_ctrl_l[0]),
            .W_MOVE (ddrphy_wl_ctrl_l[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1136

    GTP_DDC_E1 /* dqs1_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs1_dut (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({buffer_dqs_wl_step[7], buffer_dqs_wl_step[6], buffer_dqs_wl_step[5], buffer_dqs_wl_step[4], buffer_dqs_wl_step[3], buffer_dqs_wl_step[2], buffer_dqs_wl_step[1], buffer_dqs_wl_step[0]}),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl[3], buffer_dqs_dqs_gate_ctrl[2], buffer_dqs_dqs_gate_ctrl[1], buffer_dqs_dqs_gate_ctrl[0]}),
            .READ_CLK_CTRL ({buffer_dqs_read_clk_ctrl[2], buffer_dqs_read_clk_ctrl[1], buffer_dqs_read_clk_ctrl[0]}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (dqs_ca_clk_r_01),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (dqs_clkw_ca_01),
            .WCLK_DELAY (dqs_clkw290_ca_01),
            .WDELAY_OB (),
            .CLKA (ioclk_01),
            .CLKA_GATE (buffer_dqs_gatei[0]),
            .CLKB (buffer_dqs_clk_regional[1]),
            .DQSI (),
            .GATE_IN (),
            .RST (buffer_dqs_rst[1]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[1]),
            .R_DIRECTION (buffer_dqs_rdel_ctrl[2]),
            .R_LOAD_N (buffer_dqs_rdel_ctrl[0]),
            .R_MOVE (buffer_dqs_rdel_ctrl[1]),
            .W_DIRECTION (buffer_dqs_wl_ctrl[2]),
            .W_LOAD_N (buffer_dqs_wl_ctrl[0]),
            .W_MOVE (buffer_dqs_wl_ctrl[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1173

    GTP_DDC_E1 /* dqs2_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("TRUE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("TRUE"), 
            .W_MOVE_EN("TRUE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("TRUE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs2_dut (
            .DQS_DRIFT (dqs_drift_h),
            .IFIFO_RADDR (dqs_ififo_rpoint_1),
            .IFIFO_WADDR (dqs_ififo_wpoint_1),
            .DELAY_STEP0 (ddrphy_wl_step_h),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl_tf2[3], buffer_dqs_dqs_gate_ctrl_tf2[2], ddrphy_dqs_gate_ctrl_h[1], ddrphy_dqs_gate_ctrl_h[0]}),
            .READ_CLK_CTRL (ddrphy_read_clk_ctrl_h),
            .DGTS (ddrphy_dgts_h),
            .DQSI_DELAY (dqs_90_1),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (dqs_gate_to_loop_1),
            .RCLK (dqs1_clk_r),
            .RDELAY_OB (ddrphy_rdel_ov_h),
            .READ_VALID (ddrphy_read_valid_h),
            .WCLK (dqs_clkw_1),
            .WCLK_DELAY (dqs_clkw290_1),
            .WDELAY_OB (ddrphy_wl_ov_h),
            .CLKA (ioclk_01),
            .CLKA_GATE (ddrphy_gatei_h),
            .CLKB (buffer_dqs_clk_regional[2]),
            .DQSI (dqs_di_1),
            .GATE_IN (dqs_gate_to_loop_1_in),
            .RST (buffer_dqs_rst[2]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[2]),
            .R_DIRECTION (ddrphy_rdqs_step_h[2]),
            .R_LOAD_N (ddrphy_rdqs_step_h[0]),
            .R_MOVE (ddrphy_rdqs_step_h[1]),
            .W_DIRECTION (ddrphy_wl_ctrl_h[2]),
            .W_LOAD_N (ddrphy_wl_ctrl_h[0]),
            .W_MOVE (ddrphy_wl_ctrl_h[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1213

    GTP_DDC_E1 /* dqs3_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs3_dut (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({buffer_dqs_wl_step[15], buffer_dqs_wl_step[14], buffer_dqs_wl_step[13], buffer_dqs_wl_step[12], buffer_dqs_wl_step[11], buffer_dqs_wl_step[10], buffer_dqs_wl_step[9], buffer_dqs_wl_step[8]}),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl[7], buffer_dqs_dqs_gate_ctrl[6], buffer_dqs_dqs_gate_ctrl[5], buffer_dqs_dqs_gate_ctrl[4]}),
            .READ_CLK_CTRL ({buffer_dqs_read_clk_ctrl[5], buffer_dqs_read_clk_ctrl[4], buffer_dqs_read_clk_ctrl[3]}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (dqs_ca_clk_r_03),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (dqs_clkw_ca_03),
            .WCLK_DELAY (dqs_clkw290_ca_03),
            .WDELAY_OB (),
            .CLKA (ioclk_02),
            .CLKA_GATE (buffer_dqs_gatei[1]),
            .CLKB (buffer_dqs_clk_regional[3]),
            .DQSI (),
            .GATE_IN (),
            .RST (buffer_dqs_rst[3]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[3]),
            .R_DIRECTION (buffer_dqs_rdel_ctrl[5]),
            .R_LOAD_N (buffer_dqs_rdel_ctrl[3]),
            .R_MOVE (buffer_dqs_rdel_ctrl[4]),
            .W_DIRECTION (buffer_dqs_wl_ctrl[5]),
            .W_LOAD_N (buffer_dqs_wl_ctrl[3]),
            .W_MOVE (buffer_dqs_wl_ctrl[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1250

    GTP_DDC_E1 /* dqs4_dut */ #(
            .GRS_EN("TRUE"), 
            .DDC_MODE("HALF_RATE"), 
            .IFIFO_GENERIC("FALSE"), 
            .WCLK_DELAY_OFFSET(9'b000000000), 
            .DQSI_DELAY_OFFSET(9'b000000000), 
            .CLKA_GATE_EN("FALSE"), 
            .R_DELAY_STEP_EN("TRUE"), 
            .R_MOVE_EN("FALSE"), 
            .W_MOVE_EN("FALSE"), 
            .R_EXTEND("FALSE"), 
            .GATE_SEL("FALSE"), 
            .WCLK_DELAY_SEL("FALSE"), 
            .RCLK_SEL("FALSE"), 
            .RADDR_INIT(3'b000))
        dqs4_dut (
            .DQS_DRIFT (),
            .IFIFO_RADDR (),
            .IFIFO_WADDR (),
            .DELAY_STEP0 ({buffer_dqs_wl_step[23], buffer_dqs_wl_step[22], buffer_dqs_wl_step[21], buffer_dqs_wl_step[20], buffer_dqs_wl_step[19], buffer_dqs_wl_step[18], buffer_dqs_wl_step[17], buffer_dqs_wl_step[16]}),
            .DELAY_STEP1 (ddrphy_dll_step),
            .DQS_GATE_CTRL ({buffer_dqs_dqs_gate_ctrl[11], buffer_dqs_dqs_gate_ctrl[10], buffer_dqs_dqs_gate_ctrl[9], buffer_dqs_dqs_gate_ctrl[8]}),
            .READ_CLK_CTRL ({buffer_dqs_read_clk_ctrl[8], buffer_dqs_read_clk_ctrl[7], buffer_dqs_read_clk_ctrl[6]}),
            .DGTS (),
            .DQSI_DELAY (),
            .DQS_DRIFT_STATUS (),
            .DRIFT_DETECT_ERR (),
            .GATE_OUT (),
            .RCLK (dqs_ca_clk_r_04),
            .RDELAY_OB (),
            .READ_VALID (),
            .WCLK (dqs_clkw_ca_04),
            .WCLK_DELAY (dqs_clkw290_ca_04),
            .WDELAY_OB (),
            .CLKA (ioclk_02),
            .CLKA_GATE (buffer_dqs_gatei[2]),
            .CLKB (buffer_dqs_clk_regional[4]),
            .DQSI (),
            .GATE_IN (),
            .RST (buffer_dqs_rst[4]),
            .RST_TRAINING_N (buffer_dqs_rst_training_n[4]),
            .R_DIRECTION (buffer_dqs_rdel_ctrl[8]),
            .R_LOAD_N (buffer_dqs_rdel_ctrl[6]),
            .R_MOVE (buffer_dqs_rdel_ctrl[7]),
            .W_DIRECTION (buffer_dqs_wl_ctrl[8]),
            .W_LOAD_N (buffer_dqs_wl_ctrl[6]),
            .W_MOVE (buffer_dqs_wl_ctrl[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1287

    GTP_IOBUFCO /* \genblk2.iob_08_09_dut  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \genblk2.iob_08_09_dut  (
            .IO (pad_dqs_ch0[0]),
            .IOB (pad_dqsn_ch0[0]),
            .O (dqs_di_0),
            .I (dqs_do_0),
            .T (dqs_to_0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2261

    GTP_IOBUFCO /* \genblk3.iob_30_31_dut  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \genblk3.iob_30_31_dut  (
            .IO (pad_dqs_ch0[1]),
            .IOB (pad_dqsn_ch0[1]),
            .O (dqs_di_1),
            .I (dqs_do_1),
            .T (dqs_to_1));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2392

    GTP_INV \gtp_int_dut[2].inv_dut  (
            .Z (buffer_iol_lrs[2]),
            .I (buffer_iol_lrs_regional[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[3].inv_dut  (
            .Z (buffer_iol_lrs[3]),
            .I (buffer_iol_lrs_regional[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[4].inv_dut  (
            .Z (buffer_iol_lrs[4]),
            .I (buffer_iol_lrs_regional[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[5].inv_dut  (
            .Z (buffer_iol_lrs[5]),
            .I (buffer_iol_lrs_regional[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[6].inv_dut  (
            .Z (buffer_iol_lrs[6]),
            .I (buffer_iol_lrs_regional[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[7].inv_dut  (
            .Z (buffer_iol_lrs[7]),
            .I (buffer_iol_lrs_regional[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[9].inv_dut  (
            .Z (buffer_iol_lrs[9]),
            .I (buffer_iol_lrs_regional[9]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[10].inv_dut  (
            .Z (buffer_iol_lrs[10]),
            .I (buffer_iol_lrs_regional[10]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[11].inv_dut  (
            .Z (buffer_iol_lrs[11]),
            .I (buffer_iol_lrs_regional[11]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[12].inv_dut  (
            .Z (buffer_iol_lrs[12]),
            .I (buffer_iol_lrs_regional[12]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[17].inv_dut  (
            .Z (buffer_iol_lrs[17]),
            .I (buffer_iol_lrs_regional[17]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[18].inv_dut  (
            .Z (buffer_iol_lrs[18]),
            .I (buffer_iol_lrs_regional[18]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[19].inv_dut  (
            .Z (buffer_iol_lrs[19]),
            .I (buffer_iol_lrs_regional[19]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[20].inv_dut  (
            .Z (buffer_iol_lrs[20]),
            .I (buffer_iol_lrs_regional[20]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[21].inv_dut  (
            .Z (buffer_iol_lrs[21]),
            .I (buffer_iol_lrs_regional[21]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[22].inv_dut  (
            .Z (buffer_iol_lrs[22]),
            .I (buffer_iol_lrs_regional[22]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[23].inv_dut  (
            .Z (buffer_iol_lrs[23]),
            .I (buffer_iol_lrs_regional[23]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[24].inv_dut  (
            .Z (buffer_iol_lrs[24]),
            .I (buffer_iol_lrs_regional[24]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[25].inv_dut  (
            .Z (buffer_iol_lrs[25]),
            .I (buffer_iol_lrs_regional[25]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[27].inv_dut  (
            .Z (buffer_iol_lrs[27]),
            .I (buffer_iol_lrs_regional[27]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[28].inv_dut  (
            .Z (buffer_iol_lrs[28]),
            .I (buffer_iol_lrs_regional[28]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[29].inv_dut  (
            .Z (buffer_iol_lrs[29]),
            .I (buffer_iol_lrs_regional[29]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[31].inv_dut  (
            .Z (buffer_iol_lrs[31]),
            .I (buffer_iol_lrs_regional[31]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[32].inv_dut  (
            .Z (buffer_iol_lrs[32]),
            .I (buffer_iol_lrs_regional[32]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[33].inv_dut  (
            .Z (buffer_iol_lrs[33]),
            .I (buffer_iol_lrs_regional[33]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[34].inv_dut  (
            .Z (buffer_iol_lrs[34]),
            .I (buffer_iol_lrs_regional[34]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[35].inv_dut  (
            .Z (buffer_iol_lrs[35]),
            .I (buffer_iol_lrs_regional[35]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[36].inv_dut  (
            .Z (buffer_iol_lrs[36]),
            .I (buffer_iol_lrs_regional[36]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[37].inv_dut  (
            .Z (buffer_iol_lrs[37]),
            .I (buffer_iol_lrs_regional[37]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[40].inv_dut  (
            .Z (buffer_iol_lrs[40]),
            .I (buffer_iol_lrs_regional[40]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[41].inv_dut  (
            .Z (buffer_iol_lrs[41]),
            .I (buffer_iol_lrs_regional[41]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[42].inv_dut  (
            .Z (buffer_iol_lrs[42]),
            .I (buffer_iol_lrs_regional[42]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[43].inv_dut  (
            .Z (buffer_iol_lrs[43]),
            .I (buffer_iol_lrs_regional[43]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[44].inv_dut  (
            .Z (buffer_iol_lrs[44]),
            .I (buffer_iol_lrs_regional[44]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[45].inv_dut  (
            .Z (buffer_iol_lrs[45]),
            .I (buffer_iol_lrs_regional[45]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[46].inv_dut  (
            .Z (buffer_iol_lrs[46]),
            .I (buffer_iol_lrs_regional[46]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[47].inv_dut  (
            .Z (buffer_iol_lrs[47]),
            .I (buffer_iol_lrs_regional[47]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[48].inv_dut  (
            .Z (buffer_iol_lrs[48]),
            .I (buffer_iol_lrs_regional[48]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[49].inv_dut  (
            .Z (buffer_iol_lrs[49]),
            .I (buffer_iol_lrs_regional[49]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[51].inv_dut  (
            .Z (buffer_iol_lrs[51]),
            .I (buffer_iol_lrs_regional[51]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[52].inv_dut  (
            .Z (buffer_iol_lrs[52]),
            .I (buffer_iol_lrs_regional[52]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[55].inv_dut  (
            .Z (buffer_iol_lrs[55]),
            .I (buffer_iol_lrs_regional[55]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[56].inv_dut  (
            .Z (buffer_iol_lrs[56]),
            .I (buffer_iol_lrs_regional[56]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[57].inv_dut  (
            .Z (buffer_iol_lrs[57]),
            .I (buffer_iol_lrs_regional[57]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[58].inv_dut  (
            .Z (buffer_iol_lrs[58]),
            .I (buffer_iol_lrs_regional[58]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INV \gtp_int_dut[59].inv_dut  (
            .Z (buffer_iol_lrs[59]),
            .I (buffer_iol_lrs_regional[59]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1326

    GTP_INBUFG /* iob_00_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        iob_00_dut (
            .O (dqs_gate_to_loop_0_in),
            .I (pad_loop_in));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2200

    GTP_OUTBUF /* iob_01_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_01_dut (
            .O (pad_loop_out),
            .I (dqs_gate_to_loop_0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2205

    GTP_OUTBUFT /* iob_02_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_02_dut (
            .O (pad_dm_rdqs_ch0[0]),
            .I (dm_do_0),
            .T (dm_to_0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2210

    GTP_IOBUF /* iob_03_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_03_dut (
            .IO (pad_dq_ch0[0]),
            .O (dq_di[0]),
            .I (dq_do[0]),
            .T (dq_to[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2216

    GTP_IOBUF /* iob_04_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_04_dut (
            .IO (pad_dq_ch0[1]),
            .O (dq_di[1]),
            .I (dq_do[1]),
            .T (dq_to[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2223

    GTP_IOBUF /* iob_05_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_05_dut (
            .IO (pad_dq_ch0[2]),
            .O (dq_di[2]),
            .I (dq_do[2]),
            .T (dq_to[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2230

    GTP_IOBUF /* iob_06_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_06_dut (
            .IO (pad_dq_ch0[3]),
            .O (dq_di[3]),
            .I (dq_do[3]),
            .T (dq_to[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2237

    GTP_IOBUF /* iob_07_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_07_dut (
            .IO (pad_dq_ch0[4]),
            .O (dq_di[4]),
            .I (dq_do[4]),
            .T (dq_to[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2244

    GTP_IOBUF /* iob_10_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_10_dut (
            .IO (pad_dq_ch0[5]),
            .O (dq_di[5]),
            .I (dq_do[5]),
            .T (dq_to[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2271

    GTP_IOBUF /* iob_11_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_11_dut (
            .IO (pad_dq_ch0[6]),
            .O (dq_di[6]),
            .I (dq_do[6]),
            .T (dq_to[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2279

    GTP_IOBUF /* iob_12_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_12_dut (
            .IO (pad_dq_ch0[7]),
            .O (dq_di[7]),
            .I (dq_do[7]),
            .T (dq_to[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2287

    GTP_OUTBUFTCO /* iob_16_17_dut */ #(
            .IOSTANDARD("DEFAULT"))
        iob_16_17_dut (
            .O (pad_ddr_clk_w),
            .OB (pad_ddr_clkn_w),
            .I (ck_do),
            .T (ck_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2295

    GTP_OUTBUFT /* iob_18_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_18_dut (
            .O (pad_odt_ch0),
            .I (odt_do),
            .T (odt_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2303

    GTP_OUTBUFT /* iob_19_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_19_dut (
            .O (pad_wen_ch0),
            .I (wen_do),
            .T (wen_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2310

    GTP_OUTBUFT /* iob_20_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_20_dut (
            .O (pad_ba_ch0[0]),
            .I (ba_do[0]),
            .T (ba_to[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2317

    GTP_OUTBUFT /* iob_21_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_21_dut (
            .O (pad_ba_ch0[1]),
            .I (ba_do[1]),
            .T (ba_to[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2324

    GTP_OUTBUFT /* iob_22_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_22_dut (
            .O (pad_ba_ch0[2]),
            .I (ba_do[2]),
            .T (ba_to[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2331

    GTP_OUTBUFT /* iob_23_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_23_dut (
            .O (pad_casn_ch0),
            .I (casn_do),
            .T (casn_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2338

    GTP_OUTBUFT /* iob_24_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_24_dut (
            .O (pad_rasn_ch0),
            .I (rasn_do),
            .T (rasn_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2345

    GTP_OUTBUFT /* iob_25_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_25_dut (
            .O (pad_csn_ch0),
            .I (csn_do),
            .T (csn_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2352

    GTP_IOBUF /* iob_27_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_27_dut (
            .IO (pad_dq_ch0[8]),
            .O (dq_di[8]),
            .I (dq_do[8]),
            .T (dq_to[8]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2359

    GTP_IOBUF /* iob_28_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_28_dut (
            .IO (pad_dq_ch0[9]),
            .O (dq_di[9]),
            .I (dq_do[9]),
            .T (dq_to[9]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2367

    GTP_IOBUF /* iob_29_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_29_dut (
            .IO (pad_dq_ch0[10]),
            .O (dq_di[10]),
            .I (dq_do[10]),
            .T (dq_to[10]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2375

    GTP_IOBUF /* iob_32_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_32_dut (
            .IO (pad_dq_ch0[11]),
            .O (dq_di[11]),
            .I (dq_do[11]),
            .T (dq_to[11]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2403

    GTP_IOBUF /* iob_33_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_33_dut (
            .IO (pad_dq_ch0[12]),
            .O (dq_di[12]),
            .I (dq_do[12]),
            .T (dq_to[12]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2411

    GTP_IOBUF /* iob_34_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_34_dut (
            .IO (pad_dq_ch0[13]),
            .O (dq_di[13]),
            .I (dq_do[13]),
            .T (dq_to[13]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2419

    GTP_IOBUF /* iob_35_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_35_dut (
            .IO (pad_dq_ch0[14]),
            .O (dq_di[14]),
            .I (dq_do[14]),
            .T (dq_to[14]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2427

    GTP_IOBUF /* iob_36_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        iob_36_dut (
            .IO (pad_dq_ch0[15]),
            .O (dq_di[15]),
            .I (dq_do[15]),
            .T (dq_to[15]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2435

    GTP_OUTBUFT /* iob_37_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_37_dut (
            .O (pad_dm_rdqs_ch0[1]),
            .I (dm_do_1),
            .T (dm_to_1));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2443

    GTP_INBUFG /* iob_38_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        iob_38_dut (
            .O (dqs_gate_to_loop_1_in),
            .I (pad_loop_in_h));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2450

    GTP_OUTBUF /* iob_39_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_39_dut (
            .O (pad_loop_out_h),
            .I (dqs_gate_to_loop_1));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2456

    GTP_OUTBUFT /* iob_40_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_40_dut (
            .O (pad_addr_ch0[0]),
            .I (addr_do[0]),
            .T (addr_to[0]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2462

    GTP_OUTBUFT /* iob_41_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_41_dut (
            .O (pad_addr_ch0[1]),
            .I (addr_do[1]),
            .T (addr_to[1]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2469

    GTP_OUTBUFT /* iob_42_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_42_dut (
            .O (pad_addr_ch0[2]),
            .I (addr_do[2]),
            .T (addr_to[2]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2476

    GTP_OUTBUFT /* iob_43_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_43_dut (
            .O (pad_addr_ch0[3]),
            .I (addr_do[3]),
            .T (addr_to[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2483

    GTP_OUTBUFT /* iob_44_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_44_dut (
            .O (pad_addr_ch0[4]),
            .I (addr_do[4]),
            .T (addr_to[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2490

    GTP_OUTBUFT /* iob_45_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_45_dut (
            .O (pad_addr_ch0[5]),
            .I (addr_do[5]),
            .T (addr_to[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2497

    GTP_OUTBUFT /* iob_46_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_46_dut (
            .O (pad_addr_ch0[6]),
            .I (addr_do[6]),
            .T (addr_to[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2504

    GTP_OUTBUFT /* iob_47_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_47_dut (
            .O (pad_addr_ch0[7]),
            .I (addr_do[7]),
            .T (addr_to[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2511

    GTP_OUTBUFT /* iob_48_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_48_dut (
            .O (pad_cke_ch0),
            .I (cke_do),
            .T (cke_to));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2518

    GTP_OUTBUFT /* iob_49_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_49_dut (
            .O (pad_addr_ch0[8]),
            .I (addr_do[8]),
            .T (addr_to[8]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2525

    GTP_OUTBUFT /* iob_50_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_50_dut (
            .O (pad_rstn_ch0),
            .I (phy_reset_n),
            .T (buffer_mem_rst_en));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2532

    GTP_OUTBUFT /* iob_51_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_51_dut (
            .O (pad_addr_ch0[9]),
            .I (addr_do[9]),
            .T (addr_to[9]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2539

    GTP_OUTBUFT /* iob_52_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_52_dut (
            .O (pad_addr_ch0[10]),
            .I (addr_do[10]),
            .T (addr_to[10]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2546

    GTP_OUTBUFT /* iob_55_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_55_dut (
            .O (pad_addr_ch0[11]),
            .I (addr_do[11]),
            .T (addr_to[11]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2553

    GTP_OUTBUFT /* iob_56_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_56_dut (
            .O (pad_addr_ch0[12]),
            .I (addr_do[12]),
            .T (addr_to[12]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2560

    GTP_OUTBUFT /* iob_57_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_57_dut (
            .O (pad_addr_ch0[13]),
            .I (addr_do[13]),
            .T (addr_to[13]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2567

    GTP_OUTBUFT /* iob_58_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_58_dut (
            .O (pad_addr_ch0[14]),
            .I (addr_do[14]),
            .T (addr_to[14]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2574

    GTP_OUTBUFT /* iob_59_dut */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        iob_59_dut (
            .O (pad_addr_ch0[15]),
            .I (addr_do[15]),
            .T (addr_to[15]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2581

    GTP_IOCLKBUF /* ioclkbuf01_dut */ #(
            .GATE_EN("FALSE"))
        ioclkbuf01_dut (
            .CLKOUT (ioclk_01),
            .CLKIN (pll_clk),
            .DI (1'b0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1084

    GTP_IOCLKBUF /* ioclkbuf02_dut */ #(
            .GATE_EN("FALSE"))
        ioclkbuf02_dut (
            .CLKOUT (ioclk_02),
            .CLKIN (pll_clk),
            .DI (1'b0));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1092

    GTP_IOCLKDIV /* ioclkdiv_dut */ #(
            .GRS_EN("TRUE"), 
            .DIV_FACTOR("2"))
        ioclkdiv_dut (
            .CLKDIVOUT (ioclk_div),
            .CLKIN (ioclk_01),
            .RST_N (srb_dqs_rst));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1100

    GTP_ISERDES /* iol_iddr3_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr3_dut (
            .DO (N239),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr3_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[3]),
            .RST (buffer_iol_lrs[3]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1354

    GTP_ISERDES /* iol_iddr4_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr4_dut (
            .DO (N251),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr4_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[4]),
            .RST (buffer_iol_lrs[4]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1386

    GTP_ISERDES /* iol_iddr5_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr5_dut (
            .DO (N263),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr5_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[5]),
            .RST (buffer_iol_lrs[5]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1417

    GTP_ISERDES /* iol_iddr6_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr6_dut (
            .DO (N275),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr6_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[6]),
            .RST (buffer_iol_lrs[6]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1449

    GTP_ISERDES /* iol_iddr7_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr7_dut (
            .DO (N287),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr7_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[7]),
            .RST (buffer_iol_lrs[7]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1480

    GTP_ISERDES /* iol_iddr10_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr10_dut (
            .DO (N303),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr10_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[10]),
            .RST (buffer_iol_lrs[10]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1525

    GTP_ISERDES /* iol_iddr11_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr11_dut (
            .DO (N315),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr11_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[11]),
            .RST (buffer_iol_lrs[11]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1556

    GTP_ISERDES /* iol_iddr12_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr12_dut (
            .DO (N327),
            .RADDR (dqs_ififo_rpoint_0),
            .WADDR (dqs_ififo_wpoint_0),
            .DESCLK (ioclk_01),
            .DI (iol_iddr12_di),
            .ICLK (dqs_90_0),
            .RCLK (buffer_clk_sys[12]),
            .RST (buffer_iol_lrs[12]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1588

    GTP_ISERDES /* iol_iddr27_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr27_dut (
            .DO (N381),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr27_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[27]),
            .RST (buffer_iol_lrs[27]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1724

    GTP_ISERDES /* iol_iddr28_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr28_dut (
            .DO (N393),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr28_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[28]),
            .RST (buffer_iol_lrs[28]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1756

    GTP_ISERDES /* iol_iddr29_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr29_dut (
            .DO (N405),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr29_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[29]),
            .RST (buffer_iol_lrs[29]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1787

    GTP_ISERDES /* iol_iddr32_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr32_dut (
            .DO (N421),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr32_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[32]),
            .RST (buffer_iol_lrs[32]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1832

    GTP_ISERDES /* iol_iddr33_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr33_dut (
            .DO (N433),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr33_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[33]),
            .RST (buffer_iol_lrs[33]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1863

    GTP_ISERDES /* iol_iddr34_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr34_dut (
            .DO (N445),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr34_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[34]),
            .RST (buffer_iol_lrs[34]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1895

    GTP_ISERDES /* iol_iddr35_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr35_dut (
            .DO (N457),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr35_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[35]),
            .RST (buffer_iol_lrs[35]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1926

    GTP_ISERDES /* iol_iddr36_dut */ #(
            .ISERDES_MODE("IMDES4"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"))
        iol_iddr36_dut (
            .DO (N469),
            .RADDR (dqs_ififo_rpoint_1),
            .WADDR (dqs_ififo_wpoint_1),
            .DESCLK (ioclk_01),
            .DI (iol_iddr36_di),
            .ICLK (dqs_90_1),
            .RCLK (buffer_clk_sys[36]),
            .RST (buffer_iol_lrs[36]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1958

    GTP_IODELAY /* iol_iodelay3_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay3_dut (
            .DELAY_OB (),
            .DO (iol_iddr3_di),
            .DI (dq_di[0]),
            .DIRECTION (buffer_iol_iodly_ctrl[9]),
            .LOAD_N (buffer_iol_iodly_ctrl[11]),
            .MOVE (buffer_iol_iodly_ctrl[10]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1345

    GTP_IODELAY /* iol_iodelay4_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay4_dut (
            .DELAY_OB (),
            .DO (iol_iddr4_di),
            .DI (dq_di[1]),
            .DIRECTION (buffer_iol_iodly_ctrl[12]),
            .LOAD_N (buffer_iol_iodly_ctrl[14]),
            .MOVE (buffer_iol_iodly_ctrl[13]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1377

    GTP_IODELAY /* iol_iodelay5_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay5_dut (
            .DELAY_OB (),
            .DO (iol_iddr5_di),
            .DI (dq_di[2]),
            .DIRECTION (buffer_iol_iodly_ctrl[15]),
            .LOAD_N (buffer_iol_iodly_ctrl[17]),
            .MOVE (buffer_iol_iodly_ctrl[16]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1408

    GTP_IODELAY /* iol_iodelay6_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay6_dut (
            .DELAY_OB (),
            .DO (iol_iddr6_di),
            .DI (dq_di[3]),
            .DIRECTION (buffer_iol_iodly_ctrl[18]),
            .LOAD_N (buffer_iol_iodly_ctrl[20]),
            .MOVE (buffer_iol_iodly_ctrl[19]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1440

    GTP_IODELAY /* iol_iodelay7_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay7_dut (
            .DELAY_OB (),
            .DO (iol_iddr7_di),
            .DI (dq_di[4]),
            .DIRECTION (buffer_iol_iodly_ctrl[21]),
            .LOAD_N (buffer_iol_iodly_ctrl[23]),
            .MOVE (buffer_iol_iodly_ctrl[22]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1471

    GTP_IODELAY /* iol_iodelay10_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay10_dut (
            .DELAY_OB (),
            .DO (iol_iddr10_di),
            .DI (dq_di[5]),
            .DIRECTION (buffer_iol_iodly_ctrl[30]),
            .LOAD_N (buffer_iol_iodly_ctrl[32]),
            .MOVE (buffer_iol_iodly_ctrl[31]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1516

    GTP_IODELAY /* iol_iodelay11_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay11_dut (
            .DELAY_OB (),
            .DO (iol_iddr11_di),
            .DI (dq_di[6]),
            .DIRECTION (buffer_iol_iodly_ctrl[33]),
            .LOAD_N (buffer_iol_iodly_ctrl[35]),
            .MOVE (buffer_iol_iodly_ctrl[34]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1547

    GTP_IODELAY /* iol_iodelay12_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay12_dut (
            .DELAY_OB (),
            .DO (iol_iddr12_di),
            .DI (dq_di[7]),
            .DIRECTION (buffer_iol_iodly_ctrl[36]),
            .LOAD_N (buffer_iol_iodly_ctrl[38]),
            .MOVE (buffer_iol_iodly_ctrl[37]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1579

    GTP_IODELAY /* iol_iodelay27_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay27_dut (
            .DELAY_OB (),
            .DO (iol_iddr27_di),
            .DI (dq_di[8]),
            .DIRECTION (buffer_iol_iodly_ctrl[81]),
            .LOAD_N (buffer_iol_iodly_ctrl[83]),
            .MOVE (buffer_iol_iodly_ctrl[82]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1715

    GTP_IODELAY /* iol_iodelay28_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay28_dut (
            .DELAY_OB (),
            .DO (iol_iddr28_di),
            .DI (dq_di[9]),
            .DIRECTION (buffer_iol_iodly_ctrl[84]),
            .LOAD_N (buffer_iol_iodly_ctrl[86]),
            .MOVE (buffer_iol_iodly_ctrl[85]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1747

    GTP_IODELAY /* iol_iodelay29_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay29_dut (
            .DELAY_OB (),
            .DO (iol_iddr29_di),
            .DI (dq_di[10]),
            .DIRECTION (buffer_iol_iodly_ctrl[87]),
            .LOAD_N (buffer_iol_iodly_ctrl[89]),
            .MOVE (buffer_iol_iodly_ctrl[88]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1778

    GTP_IODELAY /* iol_iodelay32_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay32_dut (
            .DELAY_OB (),
            .DO (iol_iddr32_di),
            .DI (dq_di[11]),
            .DIRECTION (buffer_iol_iodly_ctrl[96]),
            .LOAD_N (buffer_iol_iodly_ctrl[98]),
            .MOVE (buffer_iol_iodly_ctrl[97]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1823

    GTP_IODELAY /* iol_iodelay33_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay33_dut (
            .DELAY_OB (),
            .DO (iol_iddr33_di),
            .DI (dq_di[12]),
            .DIRECTION (buffer_iol_iodly_ctrl[99]),
            .LOAD_N (buffer_iol_iodly_ctrl[101]),
            .MOVE (buffer_iol_iodly_ctrl[100]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1854

    GTP_IODELAY /* iol_iodelay34_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay34_dut (
            .DELAY_OB (),
            .DO (iol_iddr34_di),
            .DI (dq_di[13]),
            .DIRECTION (buffer_iol_iodly_ctrl[102]),
            .LOAD_N (buffer_iol_iodly_ctrl[104]),
            .MOVE (buffer_iol_iodly_ctrl[103]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1886

    GTP_IODELAY /* iol_iodelay35_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay35_dut (
            .DELAY_OB (),
            .DO (iol_iddr35_di),
            .DI (dq_di[14]),
            .DIRECTION (buffer_iol_iodly_ctrl[105]),
            .LOAD_N (buffer_iol_iodly_ctrl[107]),
            .MOVE (buffer_iol_iodly_ctrl[106]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1917

    GTP_IODELAY /* iol_iodelay36_dut */ #(
            .DELAY_STEP(7'b0000000), 
            .DELAY_DEPTH(7))
        iol_iodelay36_dut (
            .DELAY_OB (),
            .DO (iol_iddr36_di),
            .DI (dq_di[15]),
            .DIRECTION (buffer_iol_iodly_ctrl[108]),
            .LOAD_N (buffer_iol_iodly_ctrl[110]),
            .MOVE (buffer_iol_iodly_ctrl[109]));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1949

    GTP_OSERDES /* iol_oddr2_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr2_dut (
            .DI ({buffer_iol_tx_data_tf4[3], buffer_iol_tx_data_tf4[2], buffer_iol_tx_data_tf4[1], buffer_iol_tx_data_tf4[0], phy_dm_0[3], phy_dm_0[2], phy_dm_0[1], phy_dm_0[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[1], buffer_iol_ts_ctrl_tf2[0], phy_ca_en[1], phy_ca_en[0]}),
            .DO (dm_do_0),
            .TQ (dm_to_0),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[2]),
            .RST (buffer_iol_lrs[2]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1334

    GTP_OSERDES /* iol_oddr3_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr3_dut (
            .DI ({buffer_iol_tx_data_tf4[7], buffer_iol_tx_data_tf4[6], buffer_iol_tx_data_tf4[5], buffer_iol_tx_data_tf4[4], dqs_dq_w_0[3], dqs_dq_w_0[2], dqs_dq_w_0[1], dqs_dq_w_0[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[3], buffer_iol_ts_ctrl_tf2[2], dqs_dq_w_en_0[1], dqs_dq_w_en_0[0]}),
            .DO (dq_do[0]),
            .TQ (dq_to[0]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[3]),
            .RST (buffer_iol_lrs[3]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1365

    GTP_OSERDES /* iol_oddr4_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr4_dut (
            .DI ({buffer_iol_tx_data_tf4[11], buffer_iol_tx_data_tf4[10], buffer_iol_tx_data_tf4[9], buffer_iol_tx_data_tf4[8], dqs_dq_w_0[7], dqs_dq_w_0[6], dqs_dq_w_0[5], dqs_dq_w_0[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[5], buffer_iol_ts_ctrl_tf2[4], dqs_dq_w_en_0[3], dqs_dq_w_en_0[2]}),
            .DO (dq_do[1]),
            .TQ (dq_to[1]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[4]),
            .RST (buffer_iol_lrs[4]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1397

    GTP_OSERDES /* iol_oddr5_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr5_dut (
            .DI ({buffer_iol_tx_data_tf4[15], buffer_iol_tx_data_tf4[14], buffer_iol_tx_data_tf4[13], buffer_iol_tx_data_tf4[12], dqs_dq_w_0[11], dqs_dq_w_0[10], dqs_dq_w_0[9], dqs_dq_w_0[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[7], buffer_iol_ts_ctrl_tf2[6], dqs_dq_w_en_0[5], dqs_dq_w_en_0[4]}),
            .DO (dq_do[2]),
            .TQ (dq_to[2]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[5]),
            .RST (buffer_iol_lrs[5]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1428

    GTP_OSERDES /* iol_oddr6_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr6_dut (
            .DI ({buffer_iol_tx_data_tf4[19], buffer_iol_tx_data_tf4[18], buffer_iol_tx_data_tf4[17], buffer_iol_tx_data_tf4[16], dqs_dq_w_0[15], dqs_dq_w_0[14], dqs_dq_w_0[13], dqs_dq_w_0[12]}),
            .TI ({buffer_iol_ts_ctrl_tf2[9], buffer_iol_ts_ctrl_tf2[8], dqs_dq_w_en_0[7], dqs_dq_w_en_0[6]}),
            .DO (dq_do[3]),
            .TQ (dq_to[3]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[6]),
            .RST (buffer_iol_lrs[6]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1460

    GTP_OSERDES /* iol_oddr7_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr7_dut (
            .DI ({buffer_iol_tx_data_tf4[23], buffer_iol_tx_data_tf4[22], buffer_iol_tx_data_tf4[21], buffer_iol_tx_data_tf4[20], dqs_dq_w_0[19], dqs_dq_w_0[18], dqs_dq_w_0[17], dqs_dq_w_0[16]}),
            .TI ({buffer_iol_ts_ctrl_tf2[11], buffer_iol_ts_ctrl_tf2[10], dqs_dq_w_en_0[9], dqs_dq_w_en_0[8]}),
            .DO (dq_do[4]),
            .TQ (dq_to[4]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[7]),
            .RST (buffer_iol_lrs[7]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1491

    GTP_OSERDES /* iol_oddr9_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr9_dut (
            .DI ({buffer_iol_tx_data_tf4[27], buffer_iol_tx_data_tf4[26], buffer_iol_tx_data_tf4[25], buffer_iol_tx_data_tf4[24], dqs_dqs_w_0[3], dqs_dqs_w_0[2], dqs_dqs_w_0[1], dqs_dqs_w_0[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[13], buffer_iol_ts_ctrl_tf2[12], dqs_dqs_w_en_0[1], dqs_dqs_w_en_0[0]}),
            .DO (dqs_do_0),
            .TQ (dqs_to_0),
            .OCLK (dqs_clkw_0),
            .RCLK (buffer_clk_sys[9]),
            .RST (buffer_iol_lrs[9]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1504

    GTP_OSERDES /* iol_oddr10_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr10_dut (
            .DI ({buffer_iol_tx_data_tf4[31], buffer_iol_tx_data_tf4[30], buffer_iol_tx_data_tf4[29], buffer_iol_tx_data_tf4[28], dqs_dq_w_0[23], dqs_dq_w_0[22], dqs_dq_w_0[21], dqs_dq_w_0[20]}),
            .TI ({buffer_iol_ts_ctrl_tf2[15], buffer_iol_ts_ctrl_tf2[14], dqs_dq_w_en_0[11], dqs_dq_w_en_0[10]}),
            .DO (dq_do[5]),
            .TQ (dq_to[5]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[10]),
            .RST (buffer_iol_lrs[10]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1536

    GTP_OSERDES /* iol_oddr11_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr11_dut (
            .DI ({buffer_iol_tx_data_tf4[35], buffer_iol_tx_data_tf4[34], buffer_iol_tx_data_tf4[33], buffer_iol_tx_data_tf4[32], dqs_dq_w_0[27], dqs_dq_w_0[26], dqs_dq_w_0[25], dqs_dq_w_0[24]}),
            .TI ({buffer_iol_ts_ctrl_tf2[17], buffer_iol_ts_ctrl_tf2[16], dqs_dq_w_en_0[13], dqs_dq_w_en_0[12]}),
            .DO (dq_do[6]),
            .TQ (dq_to[6]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[11]),
            .RST (buffer_iol_lrs[11]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1567

    GTP_OSERDES /* iol_oddr12_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr12_dut (
            .DI ({buffer_iol_tx_data_tf4[39], buffer_iol_tx_data_tf4[38], buffer_iol_tx_data_tf4[37], buffer_iol_tx_data_tf4[36], dqs_dq_w_0[31], dqs_dq_w_0[30], dqs_dq_w_0[29], dqs_dq_w_0[28]}),
            .TI ({buffer_iol_ts_ctrl_tf2[19], buffer_iol_ts_ctrl_tf2[18], dqs_dq_w_en_0[15], dqs_dq_w_en_0[14]}),
            .DO (dq_do[7]),
            .TQ (dq_to[7]),
            .OCLK (dqs_clkw290_0),
            .RCLK (buffer_clk_sys[12]),
            .RST (buffer_iol_lrs[12]),
            .SERCLK (dqs0_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1599

    GTP_OSERDES /* iol_oddr17_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr17_dut (
            .DI ({buffer_iol_tx_data_tf4[43], buffer_iol_tx_data_tf4[42], buffer_iol_tx_data_tf4[41], buffer_iol_tx_data_tf4[40], phy_ck[3], phy_ck[2], phy_ck[1], phy_ck[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[21], buffer_iol_ts_ctrl_tf2[20], phy_ca_en[3], phy_ca_en[2]}),
            .DO (ck_do),
            .TQ (ck_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[17]),
            .RST (buffer_iol_lrs[17]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1611

    GTP_OSERDES /* iol_oddr18_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr18_dut (
            .DI ({buffer_iol_tx_data_tf4[47], buffer_iol_tx_data_tf4[46], buffer_iol_tx_data_tf4[45], buffer_iol_tx_data_tf4[44], phy_odt[3], phy_odt[2], phy_odt[1], phy_odt[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[23], buffer_iol_ts_ctrl_tf2[22], phy_ca_en[5], phy_ca_en[4]}),
            .DO (odt_do),
            .TQ (odt_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[18]),
            .RST (buffer_iol_lrs[18]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1623

    GTP_OSERDES /* iol_oddr19_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr19_dut (
            .DI ({buffer_iol_tx_data_tf4[51], buffer_iol_tx_data_tf4[50], buffer_iol_tx_data_tf4[49], buffer_iol_tx_data_tf4[48], phy_we_n[3], phy_we_n[2], phy_we_n[1], phy_we_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[25], buffer_iol_ts_ctrl_tf2[24], phy_ca_en[7], phy_ca_en[6]}),
            .DO (wen_do),
            .TQ (wen_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[19]),
            .RST (buffer_iol_lrs[19]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1634

    GTP_OSERDES /* iol_oddr20_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr20_dut (
            .DI ({buffer_iol_tx_data_tf4[55], buffer_iol_tx_data_tf4[54], buffer_iol_tx_data_tf4[53], buffer_iol_tx_data_tf4[52], phy_ba[3], phy_ba[2], phy_ba[1], phy_ba[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[27], buffer_iol_ts_ctrl_tf2[26], phy_ca_en[9], phy_ca_en[8]}),
            .DO (ba_do[0]),
            .TQ (ba_to[0]),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[20]),
            .RST (buffer_iol_lrs[20]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1646

    GTP_OSERDES /* iol_oddr21_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr21_dut (
            .DI ({buffer_iol_tx_data_tf4[59], buffer_iol_tx_data_tf4[58], buffer_iol_tx_data_tf4[57], buffer_iol_tx_data_tf4[56], phy_ba[7], phy_ba[6], phy_ba[5], phy_ba[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[29], buffer_iol_ts_ctrl_tf2[28], phy_ca_en[11], phy_ca_en[10]}),
            .DO (ba_do[1]),
            .TQ (ba_to[1]),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[21]),
            .RST (buffer_iol_lrs[21]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1657

    GTP_OSERDES /* iol_oddr22_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr22_dut (
            .DI ({buffer_iol_tx_data_tf4[63], buffer_iol_tx_data_tf4[62], buffer_iol_tx_data_tf4[61], buffer_iol_tx_data_tf4[60], phy_ba[11], phy_ba[10], phy_ba[9], phy_ba[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[31], buffer_iol_ts_ctrl_tf2[30], phy_ca_en[13], phy_ca_en[12]}),
            .DO (ba_do[2]),
            .TQ (ba_to[2]),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[22]),
            .RST (buffer_iol_lrs[22]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1668

    GTP_OSERDES /* iol_oddr23_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr23_dut (
            .DI ({buffer_iol_tx_data_tf4[67], buffer_iol_tx_data_tf4[66], buffer_iol_tx_data_tf4[65], buffer_iol_tx_data_tf4[64], phy_cas_n[3], phy_cas_n[2], phy_cas_n[1], phy_cas_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[33], buffer_iol_ts_ctrl_tf2[32], phy_ca_en[15], phy_ca_en[14]}),
            .DO (casn_do),
            .TQ (casn_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[23]),
            .RST (buffer_iol_lrs[23]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1679

    GTP_OSERDES /* iol_oddr24_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr24_dut (
            .DI ({buffer_iol_tx_data_tf4[71], buffer_iol_tx_data_tf4[70], buffer_iol_tx_data_tf4[69], buffer_iol_tx_data_tf4[68], phy_ras_n[3], phy_ras_n[2], phy_ras_n[1], phy_ras_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[35], buffer_iol_ts_ctrl_tf2[34], phy_ca_en[17], phy_ca_en[16]}),
            .DO (rasn_do),
            .TQ (rasn_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[24]),
            .RST (buffer_iol_lrs[24]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1691

    GTP_OSERDES /* iol_oddr25_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr25_dut (
            .DI ({buffer_iol_tx_data_tf4[75], buffer_iol_tx_data_tf4[74], buffer_iol_tx_data_tf4[73], buffer_iol_tx_data_tf4[72], phy_cs_n[3], phy_cs_n[2], phy_cs_n[1], phy_cs_n[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[37], buffer_iol_ts_ctrl_tf2[36], phy_ca_en[19], phy_ca_en[18]}),
            .DO (csn_do),
            .TQ (csn_to),
            .OCLK (dqs_clkw_ca_01),
            .RCLK (buffer_clk_sys[25]),
            .RST (buffer_iol_lrs[25]),
            .SERCLK (dqs_ca_clk_r_01));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1702

    GTP_OSERDES /* iol_oddr27_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr27_dut (
            .DI ({buffer_iol_tx_data_tf4[79], buffer_iol_tx_data_tf4[78], buffer_iol_tx_data_tf4[77], buffer_iol_tx_data_tf4[76], dqs_dq_w_1[3], dqs_dq_w_1[2], dqs_dq_w_1[1], dqs_dq_w_1[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[39], buffer_iol_ts_ctrl_tf2[38], dqs_dq_w_en_1[1], dqs_dq_w_en_1[0]}),
            .DO (dq_do[8]),
            .TQ (dq_to[8]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[27]),
            .RST (buffer_iol_lrs[27]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1735

    GTP_OSERDES /* iol_oddr28_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr28_dut (
            .DI ({buffer_iol_tx_data_tf4[83], buffer_iol_tx_data_tf4[82], buffer_iol_tx_data_tf4[81], buffer_iol_tx_data_tf4[80], dqs_dq_w_1[7], dqs_dq_w_1[6], dqs_dq_w_1[5], dqs_dq_w_1[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[41], buffer_iol_ts_ctrl_tf2[40], dqs_dq_w_en_1[3], dqs_dq_w_en_1[2]}),
            .DO (dq_do[9]),
            .TQ (dq_to[9]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[28]),
            .RST (buffer_iol_lrs[28]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1767

    GTP_OSERDES /* iol_oddr29_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr29_dut (
            .DI ({buffer_iol_tx_data_tf4[87], buffer_iol_tx_data_tf4[86], buffer_iol_tx_data_tf4[85], buffer_iol_tx_data_tf4[84], dqs_dq_w_1[11], dqs_dq_w_1[10], dqs_dq_w_1[9], dqs_dq_w_1[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[43], buffer_iol_ts_ctrl_tf2[42], dqs_dq_w_en_1[5], dqs_dq_w_en_1[4]}),
            .DO (dq_do[10]),
            .TQ (dq_to[10]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[29]),
            .RST (buffer_iol_lrs[29]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1798

    GTP_OSERDES /* iol_oddr31_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr31_dut (
            .DI ({buffer_iol_tx_data_tf4[91], buffer_iol_tx_data_tf4[90], buffer_iol_tx_data_tf4[89], buffer_iol_tx_data_tf4[88], dqs_dqs_w_1[3], dqs_dqs_w_1[2], dqs_dqs_w_1[1], dqs_dqs_w_1[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[45], buffer_iol_ts_ctrl_tf2[44], dqs_dqs_w_en_1[1], dqs_dqs_w_en_1[0]}),
            .DO (dqs_do_1),
            .TQ (dqs_to_1),
            .OCLK (dqs_clkw_1),
            .RCLK (buffer_clk_sys[31]),
            .RST (buffer_iol_lrs[31]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1811

    GTP_OSERDES /* iol_oddr32_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr32_dut (
            .DI ({buffer_iol_tx_data_tf4[95], buffer_iol_tx_data_tf4[94], buffer_iol_tx_data_tf4[93], buffer_iol_tx_data_tf4[92], dqs_dq_w_1[15], dqs_dq_w_1[14], dqs_dq_w_1[13], dqs_dq_w_1[12]}),
            .TI ({buffer_iol_ts_ctrl_tf2[47], buffer_iol_ts_ctrl_tf2[46], dqs_dq_w_en_1[7], dqs_dq_w_en_1[6]}),
            .DO (dq_do[11]),
            .TQ (dq_to[11]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[32]),
            .RST (buffer_iol_lrs[32]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1843

    GTP_OSERDES /* iol_oddr33_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr33_dut (
            .DI ({buffer_iol_tx_data_tf4[99], buffer_iol_tx_data_tf4[98], buffer_iol_tx_data_tf4[97], buffer_iol_tx_data_tf4[96], dqs_dq_w_1[19], dqs_dq_w_1[18], dqs_dq_w_1[17], dqs_dq_w_1[16]}),
            .TI ({buffer_iol_ts_ctrl_tf2[49], buffer_iol_ts_ctrl_tf2[48], dqs_dq_w_en_1[9], dqs_dq_w_en_1[8]}),
            .DO (dq_do[12]),
            .TQ (dq_to[12]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[33]),
            .RST (buffer_iol_lrs[33]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1874

    GTP_OSERDES /* iol_oddr34_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr34_dut (
            .DI ({buffer_iol_tx_data_tf4[103], buffer_iol_tx_data_tf4[102], buffer_iol_tx_data_tf4[101], buffer_iol_tx_data_tf4[100], dqs_dq_w_1[23], dqs_dq_w_1[22], dqs_dq_w_1[21], dqs_dq_w_1[20]}),
            .TI ({buffer_iol_ts_ctrl_tf2[51], buffer_iol_ts_ctrl_tf2[50], dqs_dq_w_en_1[11], dqs_dq_w_en_1[10]}),
            .DO (dq_do[13]),
            .TQ (dq_to[13]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[34]),
            .RST (buffer_iol_lrs[34]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1906

    GTP_OSERDES /* iol_oddr35_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr35_dut (
            .DI ({buffer_iol_tx_data_tf4[107], buffer_iol_tx_data_tf4[106], buffer_iol_tx_data_tf4[105], buffer_iol_tx_data_tf4[104], dqs_dq_w_1[27], dqs_dq_w_1[26], dqs_dq_w_1[25], dqs_dq_w_1[24]}),
            .TI ({buffer_iol_ts_ctrl_tf2[53], buffer_iol_ts_ctrl_tf2[52], dqs_dq_w_en_1[13], dqs_dq_w_en_1[12]}),
            .DO (dq_do[14]),
            .TQ (dq_to[14]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[35]),
            .RST (buffer_iol_lrs[35]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1937

    GTP_OSERDES /* iol_oddr36_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b1))
        iol_oddr36_dut (
            .DI ({buffer_iol_tx_data_tf4[111], buffer_iol_tx_data_tf4[110], buffer_iol_tx_data_tf4[109], buffer_iol_tx_data_tf4[108], dqs_dq_w_1[31], dqs_dq_w_1[30], dqs_dq_w_1[29], dqs_dq_w_1[28]}),
            .TI ({buffer_iol_ts_ctrl_tf2[55], buffer_iol_ts_ctrl_tf2[54], dqs_dq_w_en_1[15], dqs_dq_w_en_1[14]}),
            .DO (dq_do[15]),
            .TQ (dq_to[15]),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[36]),
            .RST (buffer_iol_lrs[36]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1969

    GTP_OSERDES /* iol_oddr37_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr37_dut (
            .DI ({buffer_iol_tx_data_tf4[115], buffer_iol_tx_data_tf4[114], buffer_iol_tx_data_tf4[113], buffer_iol_tx_data_tf4[112], phy_dm_1[3], phy_dm_1[2], phy_dm_1[1], phy_dm_1[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[57], buffer_iol_ts_ctrl_tf2[56], phy_ca_en[21], phy_ca_en[20]}),
            .DO (dm_do_1),
            .TQ (dm_to_1),
            .OCLK (dqs_clkw290_1),
            .RCLK (buffer_clk_sys[37]),
            .RST (buffer_iol_lrs[37]),
            .SERCLK (dqs1_clk_r));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1980

    GTP_OSERDES /* iol_oddr40_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr40_dut (
            .DI ({buffer_iol_tx_data_tf4[119], buffer_iol_tx_data_tf4[118], buffer_iol_tx_data_tf4[117], buffer_iol_tx_data_tf4[116], phy_addr[3], phy_addr[2], phy_addr[1], phy_addr[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[59], buffer_iol_ts_ctrl_tf2[58], phy_ca_en[23], phy_ca_en[22]}),
            .DO (addr_do[0]),
            .TQ (addr_to[0]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[40]),
            .RST (buffer_iol_lrs[40]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:1995

    GTP_OSERDES /* iol_oddr41_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr41_dut (
            .DI ({buffer_iol_tx_data_tf4[123], buffer_iol_tx_data_tf4[122], buffer_iol_tx_data_tf4[121], buffer_iol_tx_data_tf4[120], phy_addr[7], phy_addr[6], phy_addr[5], phy_addr[4]}),
            .TI ({buffer_iol_ts_ctrl_tf2[61], buffer_iol_ts_ctrl_tf2[60], phy_ca_en[25], phy_ca_en[24]}),
            .DO (addr_do[1]),
            .TQ (addr_to[1]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[41]),
            .RST (buffer_iol_lrs[41]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2008

    GTP_OSERDES /* iol_oddr42_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr42_dut (
            .DI ({buffer_iol_tx_data_tf4[127], buffer_iol_tx_data_tf4[126], buffer_iol_tx_data_tf4[125], buffer_iol_tx_data_tf4[124], phy_addr[11], phy_addr[10], phy_addr[9], phy_addr[8]}),
            .TI ({buffer_iol_ts_ctrl_tf2[63], buffer_iol_ts_ctrl_tf2[62], phy_ca_en[27], phy_ca_en[26]}),
            .DO (addr_do[2]),
            .TQ (addr_to[2]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[42]),
            .RST (buffer_iol_lrs[42]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2022

    GTP_OSERDES /* iol_oddr43_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr43_dut (
            .DI ({buffer_iol_tx_data_tf4[131], buffer_iol_tx_data_tf4[130], buffer_iol_tx_data_tf4[129], buffer_iol_tx_data_tf4[128], phy_addr[15], phy_addr[14], phy_addr[13], phy_addr[12]}),
            .TI ({buffer_iol_ts_ctrl_tf2[65], buffer_iol_ts_ctrl_tf2[64], phy_ca_en[29], phy_ca_en[28]}),
            .DO (addr_do[3]),
            .TQ (addr_to[3]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[43]),
            .RST (buffer_iol_lrs[43]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2033

    GTP_OSERDES /* iol_oddr44_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr44_dut (
            .DI ({buffer_iol_tx_data_tf4[135], buffer_iol_tx_data_tf4[134], buffer_iol_tx_data_tf4[133], buffer_iol_tx_data_tf4[132], phy_addr[19], phy_addr[18], phy_addr[17], phy_addr[16]}),
            .TI ({buffer_iol_ts_ctrl_tf2[67], buffer_iol_ts_ctrl_tf2[66], phy_ca_en[31], phy_ca_en[30]}),
            .DO (addr_do[4]),
            .TQ (addr_to[4]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[44]),
            .RST (buffer_iol_lrs[44]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2047

    GTP_OSERDES /* iol_oddr45_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr45_dut (
            .DI ({buffer_iol_tx_data_tf4[139], buffer_iol_tx_data_tf4[138], buffer_iol_tx_data_tf4[137], buffer_iol_tx_data_tf4[136], phy_addr[23], phy_addr[22], phy_addr[21], phy_addr[20]}),
            .TI ({buffer_iol_ts_ctrl_tf2[69], buffer_iol_ts_ctrl_tf2[68], phy_ca_en[33], phy_ca_en[32]}),
            .DO (addr_do[5]),
            .TQ (addr_to[5]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[45]),
            .RST (buffer_iol_lrs[45]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2058

    GTP_OSERDES /* iol_oddr46_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr46_dut (
            .DI ({buffer_iol_tx_data_tf4[143], buffer_iol_tx_data_tf4[142], buffer_iol_tx_data_tf4[141], buffer_iol_tx_data_tf4[140], phy_addr[27], phy_addr[26], phy_addr[25], phy_addr[24]}),
            .TI ({buffer_iol_ts_ctrl_tf2[71], buffer_iol_ts_ctrl_tf2[70], phy_ca_en[35], phy_ca_en[34]}),
            .DO (addr_do[6]),
            .TQ (addr_to[6]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[46]),
            .RST (buffer_iol_lrs[46]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2070

    GTP_OSERDES /* iol_oddr47_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr47_dut (
            .DI ({buffer_iol_tx_data_tf4[147], buffer_iol_tx_data_tf4[146], buffer_iol_tx_data_tf4[145], buffer_iol_tx_data_tf4[144], phy_addr[31], phy_addr[30], phy_addr[29], phy_addr[28]}),
            .TI ({buffer_iol_ts_ctrl_tf2[73], buffer_iol_ts_ctrl_tf2[72], phy_ca_en[37], phy_ca_en[36]}),
            .DO (addr_do[7]),
            .TQ (addr_to[7]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[47]),
            .RST (buffer_iol_lrs[47]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2080

    GTP_OSERDES /* iol_oddr48_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr48_dut (
            .DI ({buffer_iol_tx_data_tf4[151], buffer_iol_tx_data_tf4[150], buffer_iol_tx_data_tf4[149], buffer_iol_tx_data_tf4[148], phy_cke[3], phy_cke[2], phy_cke[1], phy_cke[0]}),
            .TI ({buffer_iol_ts_ctrl_tf2[75], buffer_iol_ts_ctrl_tf2[74], phy_ca_en[39], phy_ca_en[38]}),
            .DO (cke_do),
            .TQ (cke_to),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[48]),
            .RST (buffer_iol_lrs[48]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2092

    GTP_OSERDES /* iol_oddr49_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr49_dut (
            .DI ({buffer_iol_tx_data_tf4[155], buffer_iol_tx_data_tf4[154], buffer_iol_tx_data_tf4[153], buffer_iol_tx_data_tf4[152], phy_addr[35], phy_addr[34], phy_addr[33], phy_addr[32]}),
            .TI ({buffer_iol_ts_ctrl_tf2[77], buffer_iol_ts_ctrl_tf2[76], phy_ca_en[41], phy_ca_en[40]}),
            .DO (addr_do[8]),
            .TQ (addr_to[8]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[49]),
            .RST (buffer_iol_lrs[49]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2103

    GTP_OSERDES /* iol_oddr51_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr51_dut (
            .DI ({buffer_iol_tx_data_tf4[159], buffer_iol_tx_data_tf4[158], buffer_iol_tx_data_tf4[157], buffer_iol_tx_data_tf4[156], phy_addr[39], phy_addr[38], phy_addr[37], phy_addr[36]}),
            .TI ({buffer_iol_ts_ctrl_tf2[79], buffer_iol_ts_ctrl_tf2[78], phy_ca_en[43], phy_ca_en[42]}),
            .DO (addr_do[9]),
            .TQ (addr_to[9]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[51]),
            .RST (buffer_iol_lrs[51]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2116

    GTP_OSERDES /* iol_oddr52_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr52_dut (
            .DI ({buffer_iol_tx_data_tf4[163], buffer_iol_tx_data_tf4[162], buffer_iol_tx_data_tf4[161], buffer_iol_tx_data_tf4[160], phy_addr[43], phy_addr[42], phy_addr[41], phy_addr[40]}),
            .TI ({buffer_iol_ts_ctrl_tf2[81], buffer_iol_ts_ctrl_tf2[80], phy_ca_en[45], phy_ca_en[44]}),
            .DO (addr_do[10]),
            .TQ (addr_to[10]),
            .OCLK (dqs_clkw_ca_03),
            .RCLK (buffer_clk_sys[52]),
            .RST (buffer_iol_lrs[52]),
            .SERCLK (dqs_ca_clk_r_03));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2128

    GTP_OSERDES /* iol_oddr55_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr55_dut (
            .DI ({buffer_iol_tx_data_tf4[167], buffer_iol_tx_data_tf4[166], buffer_iol_tx_data_tf4[165], buffer_iol_tx_data_tf4[164], phy_addr[47], phy_addr[46], phy_addr[45], phy_addr[44]}),
            .TI ({buffer_iol_ts_ctrl_tf2[83], buffer_iol_ts_ctrl_tf2[82], phy_ca_en[47], phy_ca_en[46]}),
            .DO (addr_do[11]),
            .TQ (addr_to[11]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[55]),
            .RST (buffer_iol_lrs[55]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2142

    GTP_OSERDES /* iol_oddr56_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr56_dut (
            .DI ({buffer_iol_tx_data_tf4[171], buffer_iol_tx_data_tf4[170], buffer_iol_tx_data_tf4[169], buffer_iol_tx_data_tf4[168], phy_addr[51], phy_addr[50], phy_addr[49], phy_addr[48]}),
            .TI ({buffer_iol_ts_ctrl_tf2[85], buffer_iol_ts_ctrl_tf2[84], phy_ca_en[49], phy_ca_en[48]}),
            .DO (addr_do[12]),
            .TQ (addr_to[12]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[56]),
            .RST (buffer_iol_lrs[56]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2154

    GTP_OSERDES /* iol_oddr57_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr57_dut (
            .DI ({buffer_iol_tx_data_tf4[175], buffer_iol_tx_data_tf4[174], buffer_iol_tx_data_tf4[173], buffer_iol_tx_data_tf4[172], phy_addr[55], phy_addr[54], phy_addr[53], phy_addr[52]}),
            .TI ({buffer_iol_ts_ctrl_tf2[87], buffer_iol_ts_ctrl_tf2[86], phy_ca_en[51], phy_ca_en[50]}),
            .DO (addr_do[13]),
            .TQ (addr_to[13]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[57]),
            .RST (buffer_iol_lrs[57]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2164

    GTP_OSERDES /* iol_oddr58_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr58_dut (
            .DI ({buffer_iol_tx_data_tf4[179], buffer_iol_tx_data_tf4[178], buffer_iol_tx_data_tf4[177], buffer_iol_tx_data_tf4[176], phy_addr[59], phy_addr[58], phy_addr[57], phy_addr[56]}),
            .TI ({buffer_iol_ts_ctrl_tf2[89], buffer_iol_ts_ctrl_tf2[88], phy_ca_en[53], phy_ca_en[52]}),
            .DO (addr_do[14]),
            .TQ (addr_to[14]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[58]),
            .RST (buffer_iol_lrs[58]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2176

    GTP_OSERDES /* iol_oddr59_dut */ #(
            .OSERDES_MODE("OMSER4"), 
            .WL_EXTEND("FALSE"), 
            .GRS_EN("TRUE"), 
            .LRS_EN("TRUE"), 
            .TSDDR_INIT(1'b0))
        iol_oddr59_dut (
            .DI ({buffer_iol_tx_data_tf4[183], buffer_iol_tx_data_tf4[182], buffer_iol_tx_data_tf4[181], buffer_iol_tx_data_tf4[180], phy_addr[63], phy_addr[62], phy_addr[61], phy_addr[60]}),
            .TI ({buffer_iol_ts_ctrl_tf2[91], buffer_iol_ts_ctrl_tf2[90], phy_ca_en[55], phy_ca_en[54]}),
            .DO (addr_do[15]),
            .TQ (addr_to[15]),
            .OCLK (dqs_clkw_ca_04),
            .RCLK (buffer_clk_sys[59]),
            .RST (buffer_iol_lrs[59]),
            .SERCLK (dqs_ca_clk_r_04));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:2189

    GTP_DDRPHY /* u_gtp_ddrphy */ #(
            .TEST_PATTERN2(32'b01111111011111110111111101111111), 
            .TEST_PATTERN3(32'b01010000101111000101000010111100), 
            .T200US(40000), 
            .MR0_DDR3(16'b0001010100100000), 
            .MR1_DDR3(16'b0000000000010110), 
            .MR2_DDR3(16'b0000000000000000), 
            .MR3_DDR3(16'b0000000000000000), 
            .MR_DDR2(16'b0000101101010011), 
            .EMR1_DDR2(16'b0000000000011100), 
            .EMR2_DDR2(16'b0000000000000000), 
            .EMR3_DDR2(16'b0000000000000000), 
            .MR_LPDDR(16'b0000000000110011), 
            .EMR_LPDDR(16'b0000000000000000), 
            .TMRD(2), 
            .TMOD(6), 
            .TZQINIT(256), 
            .TXPR(2), 
            .TRP(3), 
            .TRFC(32), 
            .WL_EN("TRUE"), 
            .DDR_TYPE("DDR3"), 
            .DATA_WIDTH("16BIT"), 
            .DQS_GATE_MODE(2'b01), 
            .WRDATA_PATH_ADJ("FALSE"), 
            .CTRL_PATH_ADJ("FALSE"), 
            .WL_MAX_STEP(8'b11111111), 
            .WL_MAX_CHECK(5'b11111), 
            .MAN_WRLVL_DQS_L("FALSE"), 
            .MAN_WRLVL_DQS_H("FALSE"), 
            .WL_CTRL_L(3'b001), 
            .WL_CTRL_H(3'b001), 
            .INIT_READ_CLK_CTRL(2'b11), 
            .INIT_READ_CLK_CTRL_H(2'b11), 
            .INIT_SLIP_STEP(4'b0111), 
            .INIT_SLIP_STEP_H(4'b0111), 
            .FORCE_READ_CLK_CTRL_L("FALSE"), 
            .FORCE_READ_CLK_CTRL_H("FALSE"), 
            .STOP_WITH_ERROR("FALSE"), 
            .DQGT_DEBUG(1'b0), 
            .WRITE_DEBUG(1'b0), 
            .RDEL_ADJ_MAX_RANG(5'b11111), 
            .MIN_DQSI_WIN(4'b0110), 
            .INIT_SAMP_POSITION(8'b00000000), 
            .INIT_SAMP_POSITION_H(8'b00000000), 
            .FORCE_SAMP_POSITION_L("FALSE"), 
            .FORCE_SAMP_POSITION_H("FALSE"), 
            .RDEL_RD_CNT(19'b0000000000001000000), 
            .T400NS(80), 
            .T_LPDDR(9'b000000000), 
            .REF_CNT(8'b00110100), 
            .APB_VLD("FALSE"), 
            .TEST_PATTERN1(128'b00000000000000001111111111111111000000000000000011111111111111110000000000000000111111111111111100000000000000001111111111111111), 
            .TRAIN_RST_TYPE("TRUE"), 
            .TXS(8'b00100010), 
            .WL_SETTING(1'b0), 
            .WCLK_DEL_SEL(1'b0), 
            .INIT_WRLVL_STEP_L(8'b00000000), 
            .INIT_WRLVL_STEP_H(8'b00000000))
        u_gtp_ddrphy (
            .DDRPHY_ADDR (phy_addr),
            .DDRPHY_BA (phy_ba),
            .DDRPHY_CAS_N (phy_cas_n),
            .DDRPHY_CA_EN (phy_ca_en),
            .DDRPHY_CK (phy_ck),
            .DDRPHY_CKE (phy_cke),
            .DDRPHY_CS_N (phy_cs_n),
            .DDRPHY_DM_H (phy_dm_1),
            .DDRPHY_DM_L (phy_dm_0),
            .DDRPHY_DQS_GATE_CTRL_H (ddrphy_dqs_gate_ctrl_h),
            .DDRPHY_DQS_GATE_CTRL_L (ddrphy_dqs_gate_ctrl_l),
            .DDRPHY_ODT (phy_odt),
            .DDRPHY_RAS_N (phy_ras_n),
            .DDRPHY_RDQS_STEP_H (ddrphy_rdqs_step_h),
            .DDRPHY_RDQS_STEP_L (ddrphy_rdqs_step_l),
            .DDRPHY_READ_CLK_CTRL_H (ddrphy_read_clk_ctrl_h),
            .DDRPHY_READ_CLK_CTRL_L (ddrphy_read_clk_ctrl_l),
            .DDRPHY_WDATA_H (dqs_dq_w_1),
            .DDRPHY_WDATA_L (dqs_dq_w_0),
            .DDRPHY_WDQS_EN_H (dqs_dqs_w_en_1),
            .DDRPHY_WDQS_EN_L (dqs_dqs_w_en_0),
            .DDRPHY_WDQS_H (dqs_dqs_w_1),
            .DDRPHY_WDQS_L (dqs_dqs_w_0),
            .DDRPHY_WEN_H (dqs_dq_w_en_1),
            .DDRPHY_WEN_L (dqs_dq_w_en_0),
            .DDRPHY_WE_N (phy_we_n),
            .DDRPHY_WL_CTRL_H (ddrphy_wl_ctrl_h),
            .DDRPHY_WL_CTRL_L (ddrphy_wl_ctrl_l),
            .DDRPHY_WL_STEP_H (ddrphy_wl_step_h),
            .DDRPHY_WL_STEP_L (ddrphy_wl_step_l),
            .DFI_ERROR_INFO (dfi_error_info),
            .DFI_PHYUPD_TYPE (dfi_phyupd_type),
            .DFI_RDDATA (dfi_rddata),
            .DFI_RDDATA_VALID (dfi_rddata_valid),
            .DQS_CLK_REGIONAL (buffer_dqs_clk_regional),
            .DQS_DQS_GATE_CTRL (buffer_dqs_dqs_gate_ctrl),
            .DQS_DQS_GATE_CTRL_TF2 (buffer_dqs_dqs_gate_ctrl_tf2),
            .DQS_GATEI (buffer_dqs_gatei),
            .DQS_RDEL_CTRL (buffer_dqs_rdel_ctrl),
            .DQS_READ_CLK_CTRL (buffer_dqs_read_clk_ctrl),
            .DQS_RST (buffer_dqs_rst),
            .DQS_RST_TRAINING_N (buffer_dqs_rst_training_n),
            .DQS_WL_CTRL (buffer_dqs_wl_ctrl),
            .DQS_WL_STEP (buffer_dqs_wl_step),
            .IOL_CE (buffer_iol_ce),
            .IOL_CLK_SYS (buffer_clk_sys),
            .IOL_IODLY_CTRL (buffer_iol_iodly_ctrl),
            .IOL_LRS (buffer_iol_lrs_regional),
            .IOL_MIPI_SW_DYN_I (buffer_iol_mipi_sw_dyn_i),
            .IOL_TS_CTRL_TF2 (buffer_iol_ts_ctrl_tf2),
            .IOL_TS_CTRL_TF3 (buffer_iol_ts_ctrl_tf3),
            .IOL_TS_CTRL_TF4 (buffer_iol_ts_ctrl_tf4),
            .IOL_TX_DATA_TF4 (buffer_iol_tx_data_tf4),
            .IOL_TX_DATA_TF7 (buffer_iol_tx_data_tf7),
            .IOL_TX_DATA_TF8 (buffer_iol_tx_data_tf8),
            .PRDATA (prdata),
            .DDRPHY_DLL_STEP (ddrphy_dll_step),
            .DDRPHY_DQ_H ({iol_iddr36_di, iol_iddr35_di, iol_iddr34_di, iol_iddr33_di, iol_iddr32_di, iol_iddr29_di, iol_iddr28_di, iol_iddr27_di}),
            .DDRPHY_DQ_L ({iol_iddr12_di, iol_iddr11_di, iol_iddr10_di, iol_iddr7_di, iol_iddr6_di, iol_iddr5_di, iol_iddr4_di, iol_iddr3_di}),
            .DDRPHY_RDATA_H ({N469[7], N469[6], N469[5], N469[4], N457[7], N457[6], N457[5], N457[4], N445[7], N445[6], N445[5], N445[4], N433[7], N433[6], N433[5], N433[4], N421[7], N421[6], N421[5], N421[4], N405[7], N405[6], N405[5], N405[4], N393[7], N393[6], N393[5], N393[4], N381[7], N381[6], N381[5], N381[4]}),
            .DDRPHY_RDATA_L ({N327[7], N327[6], N327[5], N327[4], N315[7], N315[6], N315[5], N315[4], N303[7], N303[6], N303[5], N303[4], N287[7], N287[6], N287[5], N287[4], N275[7], N275[6], N275[5], N275[4], N263[7], N263[6], N263[5], N263[4], N251[7], N251[6], N251[5], N251[4], N239[7], N239[6], N239[5], N239[4]}),
            .DDRPHY_UPDATE_COMP_VAL_H ({1'b0, ddrphy_update_comp_val_h[0]}),
            .DDRPHY_UPDATE_COMP_VAL_L ({1'b0, ddrphy_update_comp_val_l[0]}),
            .DDRPHY_UPDATE_TYPE (ddrphy_update_type),
            .DFI_ADDRESS (dfi_address),
            .DFI_BANK (dfi_bank),
            .DFI_CAS_N (dfi_cas_n),
            .DFI_CKE (dfi_cke),
            .DFI_CS (dfi_cs),
            .DFI_FREQUENCY (dfi_frequency),
            .DFI_LP_WAKEUP (dfi_lp_wakeup),
            .DFI_ODT (dfi_odt),
            .DFI_RAS_N (dfi_ras_n),
            .DFI_RDDATA_EN (dfi_rddata_en),
            .DFI_RESET_N (dfi_reset_n),
            .DFI_WE_N (dfi_we_n),
            .DFI_WRDATA (dfi_wrdata),
            .DFI_WRDATA_EN (dfi_wrdata_en),
            .DFI_WRDATA_MASK (dfi_wrdata_mask),
            .PADDR ({1'b0, paddr[10], paddr[9], paddr[8], paddr[7], paddr[6], paddr[5], paddr[4], paddr[3], paddr[2], 1'b0, 1'b0}),
            .PWDATA (pwdata),
            .DDRPHY_GATEI_H (ddrphy_gatei_h),
            .DDRPHY_GATEI_L (ddrphy_gatei_l),
            .DDRPHY_MEM_RST (phy_reset_n),
            .DDRPHY_RST_REQ (ddrphy_rst_req),
            .DDRPHY_UPDATE_DONE (ddrphy_update_done),
            .DFI_CTRLUPD_ACK (dfi_ctrlupd_ack),
            .DFI_ERROR (dfi_error),
            .DFI_INIT_COMPLETE (dfi_init_complete),
            .DFI_LP_ACK (dfi_lp_ack),
            .DFI_PHYUPD_REQ (dfi_phyupd_req),
            .DLL_CLK_INPUT (buffer_dll_clk_input),
            .DLL_FREEZE (buffer_dll_freeze),
            .DLL_UPDATE_REQ (dll_update_req),
            .MEM_RST_EN (buffer_mem_rst_en),
            .PREADY (pready),
            .RST_DLL (buffer_rst_dll),
            .UPDATE_N (buffer_update_n),
            .DDRPHY_CLKIN (ioclk_div),
            .DDRPHY_DGTS_H (ddrphy_dgts_h),
            .DDRPHY_DGTS_L (ddrphy_dgts_l),
            .DDRPHY_RDEL_OV_H (ddrphy_rdel_ov_h),
            .DDRPHY_RDEL_OV_L (ddrphy_rdel_ov_l),
            .DDRPHY_READ_VALID_H (ddrphy_read_valid_h),
            .DDRPHY_READ_VALID_L (ddrphy_read_valid_l),
            .DDRPHY_RST (ddrphy_rst),
            .DDRPHY_RST_ACK (ddrphy_rst_ack),
            .DDRPHY_UPDATE (ddrphy_update),
            .DDRPHY_UPDATE_COMP_DIR_H (ddrphy_update_comp_dir_h),
            .DDRPHY_UPDATE_COMP_DIR_L (ddrphy_update_comp_dir_l),
            .DDRPHY_WL_OV_H (ddrphy_wl_ov_h),
            .DDRPHY_WL_OV_L (ddrphy_wl_ov_l),
            .DFI_CTRLUPD_REQ (dfi_ctrlupd_req),
            .DFI_DRAM_CLK_DISABLE (dfi_dram_clk_disable),
            .DFI_INIT_START (dfi_init_start),
            .DFI_LP_REQ (dfi_lp_req),
            .DFI_PHYUPD_ACK (dfi_phyupd_ack),
            .DLL_UPDATE_ACK (dll_update_ack),
            .DLL_UPDATE_N (dll_update_n),
            .PCLK (pclk),
            .PENABLE (penable),
            .PRESET (preset),
            .PSEL (1'b0),
            .PWRITE (pwrite),
            .SRB_DLL_FREEZE (1'b0),
            .SRB_DQS_RST (srb_dqs_rst),
            .SRB_DQS_RST_TRAINING (srb_dqs_rst_training),
            .SRB_IOL_RST (srb_iol_rst),
            .SRB_RST_DLL (srb_rst_dll));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_io_v1_1.v:949


endmodule


module ipsl_hmic_h_phy_top_v1_1
(
    input [31:0] dfi_address,
    input [5:0] dfi_bank,
    input [1:0] dfi_cas_n,
    input [1:0] dfi_cke,
    input [1:0] dfi_cs,
    input [4:0] dfi_frequency,
    input [3:0] dfi_lp_wakeup,
    input [1:0] dfi_odt,
    input [1:0] dfi_ras_n,
    input [3:0] dfi_rddata_en,
    input [1:0] dfi_reset_n,
    input [1:0] dfi_we_n,
    input [63:0] dfi_wrdata,
    input [3:0] dfi_wrdata_en,
    input [7:0] dfi_wrdata_mask,
    input [11:0] phy_paddr,
    input [31:0] phy_pwdata,
    input N15_0,
    input ddrc_init_done,
    input dfi_ctrlupd_req,
    input dfi_dram_clk_disable,
    input dfi_init_start,
    input dfi_lp_req,
    input dfi_phyupd_ack,
    input pad_loop_in,
    input pad_loop_in_h,
    input phy_clk,
    input phy_pclk,
    input phy_penable,
    input phy_preset,
    input phy_pwrite,
    input pll_lock,
    input \u_ddrphy_update_ctrl/N0 ,
    output [1:0] dfi_phyupd_type,
    output [63:0] dfi_rddata,
    output [3:0] dfi_rddata_valid,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output ddrc_core_clk,
    output dfi_ctrlupd_ack,
    output dfi_init_complete,
    output dfi_lp_ack,
    output dfi_phyupd_req,
    output global_reset_n,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    output pll_phy_clk_gate,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire ddrphy_rst;
    wire ddrphy_rst_ack;
    wire ddrphy_rst_req;
    wire ddrphy_update_comp_dir_h;
    wire ddrphy_update_comp_dir_l;
    wire [1:0] ddrphy_update_comp_val_h;
    wire [1:0] ddrphy_update_comp_val_l;
    wire ddrphy_update_done;
    wire ddrphy_update_start;
    wire [1:0] ddrphy_update_type;
    wire dll_lock;
    wire [7:0] dll_step_copy;
    wire dll_update_ack;
    wire dll_update_ack_rst_ctrl;
    wire dll_update_iorst_ack;
    wire dll_update_iorst_req;
    wire dll_update_n;
    wire dll_update_req;
    wire dll_update_req_rst_ctrl;
    wire [1:0] dqs_drift_h;
    wire [1:0] dqs_drift_l;
    wire srb_dqs_rst_training;
    wire srb_dqs_rstn;
    wire srb_iol_rst;
    wire srb_rst_dll;
    wire \u_ddrphy_update_ctrl_ddrphy_update_comp_val_h[1]_floating ;
    wire \u_ddrphy_update_ctrl_ddrphy_update_comp_val_l[1]_floating ;

    GTP_LUT1 /* N0 */ #(
            .INIT(2'b01))
        N0 (
            .Z (pll_phy_clk_gate),
            .I0 (srb_dqs_rstn));
	// LUT = ~I0 ;

    ipsl_hmic_h_ddrphy_dll_update_ctrl_v1_1 u_ddrphy_dll_update_ctrl (
            .dll_update_ack_rst_ctrl (dll_update_ack_rst_ctrl),
            .dll_update_ack_training (dll_update_ack),
            .dll_update_iorst_req (dll_update_iorst_req),
            .dll_update_n (dll_update_n),
            .N0 (\u_ddrphy_update_ctrl/N0 ),
            .dll_update_iorst_ack (dll_update_iorst_ack),
            .dll_update_req_rst_ctrl (dll_update_req_rst_ctrl),
            .dll_update_req_training (dll_update_req),
            .rclk (phy_pclk));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v:207

    ipsl_hmic_h_ddrphy_reset_ctrl_v1_1 u_ddrphy_reset_ctrl (
            .ddrphy_rst (ddrphy_rst),
            .dll_update_iorst_ack (dll_update_iorst_ack),
            .dll_update_req_rst_ctrl (dll_update_req_rst_ctrl),
            .global_reset_n (global_reset_n),
            .srb_ioclkdiv_rstn (srb_dqs_rstn),
            .srb_iol_rst (srb_iol_rst),
            .srb_rst_dll (srb_rst_dll),
            .N15_0 (N15_0),
            .N134 (\u_ddrphy_update_ctrl/N0 ),
            .clk (phy_pclk),
            .dll_lock (dll_lock),
            .dll_update_ack_rst_ctrl (dll_update_ack_rst_ctrl),
            .dll_update_iorst_req (dll_update_iorst_req),
            .pll_lock (pll_lock));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v:178

    ipsl_hmic_h_ddrphy_training_ctrl_v1_1 u_ddrphy_training_ctrl (
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .srb_dqs_rst_training (srb_dqs_rst_training),
            .N0 (\u_ddrphy_update_ctrl/N0 ),
            .clk (phy_pclk),
            .ddrphy_in_rst (ddrphy_rst),
            .ddrphy_rst_req (ddrphy_rst_req));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v:198

    ipsl_hmic_h_ddrphy_update_ctrl_v1_1 u_ddrphy_update_ctrl (
            .ddrphy_update_comp_val_h ({\u_ddrphy_update_ctrl_ddrphy_update_comp_val_h[1]_floating , ddrphy_update_comp_val_h[0]}),
            .ddrphy_update_comp_val_l ({\u_ddrphy_update_ctrl_ddrphy_update_comp_val_l[1]_floating , ddrphy_update_comp_val_l[0]}),
            .ddrphy_update_type (ddrphy_update_type),
            .dll_step_copy (dll_step_copy),
            .dqs_drift_h (dqs_drift_h),
            .dqs_drift_l (dqs_drift_l),
            .ddrphy_update_comp_dir_h (ddrphy_update_comp_dir_h),
            .ddrphy_update_comp_dir_l (ddrphy_update_comp_dir_l),
            .update_start (ddrphy_update_start),
            .N0 (\u_ddrphy_update_ctrl/N0 ),
            .ddr_init_done (ddrc_init_done),
            .ddrphy_update_done (ddrphy_update_done),
            .dll_update_n (dll_update_n),
            .rclk (phy_pclk));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v:221

    ipsl_hmic_h_phy_io_v1_1 u_phy_io (
            .pad_dq_ch0 (pad_dq_ch0),
            .pad_dqs_ch0 (pad_dqs_ch0),
            .pad_dqsn_ch0 (pad_dqsn_ch0),
            .dfi_phyupd_type (dfi_phyupd_type),
            .dfi_rddata (dfi_rddata),
            .dfi_rddata_valid (dfi_rddata_valid),
            .dll_step_copy (dll_step_copy),
            .dqs_drift_h (dqs_drift_h),
            .dqs_drift_l (dqs_drift_l),
            .pad_addr_ch0 (pad_addr_ch0),
            .pad_ba_ch0 (pad_ba_ch0),
            .pad_dm_rdqs_ch0 (pad_dm_rdqs_ch0),
            .ddrphy_update_comp_val_h ({1'bz, ddrphy_update_comp_val_h[0]}),
            .ddrphy_update_comp_val_l ({1'bz, ddrphy_update_comp_val_l[0]}),
            .ddrphy_update_type (ddrphy_update_type),
            .dfi_address (dfi_address),
            .dfi_bank (dfi_bank),
            .dfi_cas_n (dfi_cas_n),
            .dfi_cke (dfi_cke),
            .dfi_cs (dfi_cs),
            .dfi_frequency (dfi_frequency),
            .dfi_lp_wakeup (dfi_lp_wakeup),
            .dfi_odt (dfi_odt),
            .dfi_ras_n (dfi_ras_n),
            .dfi_rddata_en (dfi_rddata_en),
            .dfi_reset_n (dfi_reset_n),
            .dfi_we_n (dfi_we_n),
            .dfi_wrdata (dfi_wrdata),
            .dfi_wrdata_en (dfi_wrdata_en),
            .dfi_wrdata_mask (dfi_wrdata_mask),
            .paddr ({1'bz, phy_paddr[10], phy_paddr[9], phy_paddr[8], phy_paddr[7], phy_paddr[6], phy_paddr[5], phy_paddr[4], phy_paddr[3], phy_paddr[2], 1'bz, 1'bz}),
            .pwdata (phy_pwdata),
            .ddrphy_rst_req (ddrphy_rst_req),
            .ddrphy_update_done (ddrphy_update_done),
            .dfi_ctrlupd_ack (dfi_ctrlupd_ack),
            .dfi_init_complete (dfi_init_complete),
            .dfi_lp_ack (dfi_lp_ack),
            .dfi_phyupd_req (dfi_phyupd_req),
            .dll_lock (dll_lock),
            .dll_update_req (dll_update_req),
            .ioclk_div (ddrc_core_clk),
            .pad_casn_ch0 (pad_casn_ch0),
            .pad_cke_ch0 (pad_cke_ch0),
            .pad_csn_ch0 (pad_csn_ch0),
            .pad_ddr_clk_w (pad_ddr_clk_w),
            .pad_ddr_clkn_w (pad_ddr_clkn_w),
            .pad_loop_out (pad_loop_out),
            .pad_loop_out_h (pad_loop_out_h),
            .pad_odt_ch0 (pad_odt_ch0),
            .pad_rasn_ch0 (pad_rasn_ch0),
            .pad_rstn_ch0 (pad_rstn_ch0),
            .pad_wen_ch0 (pad_wen_ch0),
            .ddrphy_rst (ddrphy_rst),
            .ddrphy_rst_ack (ddrphy_rst_ack),
            .ddrphy_update (ddrphy_update_start),
            .ddrphy_update_comp_dir_h (ddrphy_update_comp_dir_h),
            .ddrphy_update_comp_dir_l (ddrphy_update_comp_dir_l),
            .dfi_ctrlupd_req (dfi_ctrlupd_req),
            .dfi_dram_clk_disable (dfi_dram_clk_disable),
            .dfi_init_start (dfi_init_start),
            .dfi_lp_req (dfi_lp_req),
            .dfi_phyupd_ack (dfi_phyupd_ack),
            .dll_update_ack (dll_update_ack),
            .dll_update_n (dll_update_n),
            .pad_loop_in (pad_loop_in),
            .pad_loop_in_h (pad_loop_in_h),
            .pclk (phy_pclk),
            .penable (phy_penable),
            .pll_clk (phy_clk),
            .preset (phy_preset),
            .pwrite (phy_pwrite),
            .srb_dqs_rst (srb_dqs_rstn),
            .srb_dqs_rst_training (srb_dqs_rst_training),
            .srb_iol_rst (srb_iol_rst),
            .srb_rst_dll (srb_rst_dll));
	// ../ipcore/ddr3_core/rtl/ipsl_hmic_h_phy_top_v1_1.v:302


endmodule


module pll_50_400_v1_1
(
    input clkin1,
    input clkout0_gate,
    input pll_rst,
    output clkout0,
    output clkout1,
    output clkout3,
    output pll_lock
);
    wire clkout0_2pad;
    wire clkout2;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;

(* PAP_LOC="PLL_82_71" *)    GTP_PLL_E1 /* u_pll_e1 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIO0(2), 
            .STATIC_RATIO1(16), 
            .STATIC_RATIO2(8), 
            .STATIC_RATIO3(8), 
            .STATIC_RATIO4(8), 
            .STATIC_RATIOF(32), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .DYNAMIC_DUTYF_EN("FALSE"), 
            .STATIC_DUTY0(2), 
            .STATIC_DUTY1(16), 
            .STATIC_DUTY2(8), 
            .STATIC_DUTY3(8), 
            .STATIC_DUTY4(8), 
            .STATIC_DUTYF(32), 
            .PHASE_ADJUST0_EN("TRUE"), 
            .PHASE_ADJUST1_EN("TRUE"), 
            .PHASE_ADJUST2_EN("TRUE"), 
            .PHASE_ADJUST3_EN("TRUE"), 
            .PHASE_ADJUST4_EN("TRUE"), 
            .DYNAMIC_PHASE0_EN("FALSE"), 
            .DYNAMIC_PHASE1_EN("FALSE"), 
            .DYNAMIC_PHASE2_EN("FALSE"), 
            .DYNAMIC_PHASE3_EN("FALSE"), 
            .DYNAMIC_PHASE4_EN("FALSE"), 
            .DYNAMIC_PHASEF_EN("FALSE"), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(2), 
            .STATIC_CPHASE1(2), 
            .STATIC_CPHASE2(2), 
            .STATIC_CPHASE3(2), 
            .STATIC_CPHASE4(2), 
            .STATIC_CPHASEF(2), 
            .CLK_CAS0_EN("FALSE"), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("TRUE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .BANDWIDTH("OPTIMIZED"), 
            .RSTODIV_PHASE_EN("FALSE"), 
            .SIM_DEVICE("PGL22G"))
        u_pll_e1 (
            .CPHASE0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASEF (),
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTYF (),
            .PHASE0 ({1'b0, 1'b0, 1'b0}),
            .PHASE1 ({1'b0, 1'b0, 1'b0}),
            .PHASE2 ({1'b0, 1'b0, 1'b0}),
            .PHASE3 ({1'b0, 1'b0, 1'b0}),
            .PHASE4 ({1'b0, 1'b0, 1'b0}),
            .PHASEF (),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (clkout0_gate),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .PFDEN (1'b0),
            .PLL_PWD (1'b0),
            .RST (pll_rst),
            .RSTODIV_PHASE (1'b0));
	// ../ipcore/ddr3_core/rtl/pll/pll_50_400_v1_1.v:247


endmodule


module ddr3_core
(
    input [31:0] araddr_1,
    input [7:0] arlen_1,
    input [31:0] awaddr_1,
    input [7:0] awlen_1,
    input [63:0] wr_burst_data,
    input [7:0] wstrb_1,
    input N15_0,
    input arvalid_1,
    input awvalid_1,
    input pad_loop_in,
    input pad_loop_in_h,
    input pll_refclk_in,
    input pll_rst,
    input wlast_1,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output [63:0] rd_burst_data,
    output arready_1,
    output awready_1,
    output bready_1,
    output ddrc_init_done,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    output pll_aclk_1,
    output rlast_1,
    output rready_1,
    output wready_1,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0
);
    wire ddrc_core_clk;
    wire [11:0] ddrc_paddr;
    wire ddrc_penable;
    wire ddrc_preset;
    wire [31:0] ddrc_pwdata;
    wire ddrc_pwrite;
    wire [31:0] dfi_address;
    wire [5:0] dfi_bank;
    wire [1:0] dfi_cas_n;
    wire [1:0] dfi_cke;
    wire [1:0] dfi_cs;
    wire dfi_ctrlupd_ack;
    wire dfi_ctrlupd_req;
    wire dfi_dram_clk_disable;
    wire [4:0] dfi_frequency;
    wire dfi_init_complete;
    wire dfi_init_start;
    wire dfi_lp_ack;
    wire dfi_lp_req;
    wire [3:0] dfi_lp_wakeup;
    wire [1:0] dfi_odt;
    wire dfi_phyupd_ack;
    wire dfi_phyupd_req;
    wire [1:0] dfi_phyupd_type;
    wire [1:0] dfi_ras_n;
    wire [63:0] dfi_rddata;
    wire [3:0] dfi_rddata_en;
    wire [3:0] dfi_rddata_valid;
    wire [1:0] dfi_reset_n;
    wire [1:0] dfi_we_n;
    wire [63:0] dfi_wrdata;
    wire [3:0] dfi_wrdata_en;
    wire [7:0] dfi_wrdata_mask;
    wire global_reset_n;
    wire pll_lock;
    wire pll_pclk;
    wire pll_phy_clk;
    wire pll_phy_clk_gate;
    wire \u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0 ;
    wire \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[0]_floating ;
    wire \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[1]_floating ;
    wire \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[11]_floating ;

    ipsl_hmic_h_ddrc_top_v1_1 u_ipsl_hmic_h_ddrc_top (
            .ddrc_paddr ({\u_ipsl_hmic_h_ddrc_top_ddrc_paddr[11]_floating , ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[1]_floating , \u_ipsl_hmic_h_ddrc_top_ddrc_paddr[0]_floating }),
            .ddrc_pwdata (ddrc_pwdata),
            .dfi_address (dfi_address),
            .dfi_bank (dfi_bank),
            .dfi_cas_n (dfi_cas_n),
            .dfi_cke (dfi_cke),
            .dfi_cs (dfi_cs),
            .dfi_frequency (dfi_frequency),
            .dfi_lp_wakeup (dfi_lp_wakeup),
            .dfi_odt (dfi_odt),
            .dfi_ras_n (dfi_ras_n),
            .dfi_rddata_en (dfi_rddata_en),
            .dfi_reset_n (dfi_reset_n),
            .dfi_we_n (dfi_we_n),
            .dfi_wrdata (dfi_wrdata),
            .dfi_wrdata_en (dfi_wrdata_en),
            .dfi_wrdata_mask (dfi_wrdata_mask),
            .rd_burst_data (rd_burst_data),
            .araddr_1 ({araddr_1[31], araddr_1[30], araddr_1[29], araddr_1[28], araddr_1[27], araddr_1[26], araddr_1[25], araddr_1[24], araddr_1[23], araddr_1[22], araddr_1[21], araddr_1[20], araddr_1[19], araddr_1[18], araddr_1[17], araddr_1[16], araddr_1[15], araddr_1[14], araddr_1[13], araddr_1[12], araddr_1[11], araddr_1[10], araddr_1[9], araddr_1[8], araddr_1[7], araddr_1[6], araddr_1[5], araddr_1[4], araddr_1[3], 1'bz, 1'bz, 1'bz}),
            .arlen_1 (arlen_1),
            .awaddr_1 ({awaddr_1[31], awaddr_1[30], awaddr_1[29], awaddr_1[28], awaddr_1[27], awaddr_1[26], awaddr_1[25], awaddr_1[24], awaddr_1[23], awaddr_1[22], awaddr_1[21], awaddr_1[20], awaddr_1[19], awaddr_1[18], awaddr_1[17], awaddr_1[16], awaddr_1[15], awaddr_1[14], awaddr_1[13], awaddr_1[12], awaddr_1[11], awaddr_1[10], awaddr_1[9], awaddr_1[8], awaddr_1[7], awaddr_1[6], awaddr_1[5], awaddr_1[4], awaddr_1[3], 1'bz, 1'bz, 1'bz}),
            .awlen_1 (awlen_1),
            .dfi_phyupd_type (dfi_phyupd_type),
            .dfi_rddata (dfi_rddata),
            .dfi_rddata_valid (dfi_rddata_valid),
            .wr_burst_data (wr_burst_data),
            .wstrb_1 ({wstrb_1[7], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .arready_1 (arready_1),
            .awready_1 (awready_1),
            .bready_1 (bready_1),
            .ddrc_init_done (ddrc_init_done),
            .ddrc_penable (ddrc_penable),
            .ddrc_preset (ddrc_preset),
            .ddrc_pwrite (ddrc_pwrite),
            .dfi_ctrlupd_req (dfi_ctrlupd_req),
            .dfi_dram_clk_disable (dfi_dram_clk_disable),
            .dfi_init_start (dfi_init_start),
            .dfi_lp_req (dfi_lp_req),
            .dfi_phyupd_ack (dfi_phyupd_ack),
            .rlast_1 (rlast_1),
            .rready_1 (rready_1),
            .\u_ddrc_reset_ctrl/N0  (\u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0 ),
            .wready_1 (wready_1),
            .aclk_1 (pll_aclk_1),
            .arvalid_1 (arvalid_1),
            .awvalid_1 (awvalid_1),
            .core_clk (ddrc_core_clk),
            .dfi_ctrlupd_ack (dfi_ctrlupd_ack),
            .dfi_init_complete (dfi_init_complete),
            .dfi_lp_ack (dfi_lp_ack),
            .dfi_phyupd_req (dfi_phyupd_req),
            .pclk (pll_pclk),
            .resetn (global_reset_n),
            .wlast_1 (wlast_1));
	// ../ipcore/ddr3_core/ddr3_core.v:596

    ipsl_hmic_h_phy_top_v1_1 u_ipsl_hmic_h_phy_top (
            .pad_dq_ch0 (pad_dq_ch0),
            .pad_dqs_ch0 (pad_dqs_ch0),
            .pad_dqsn_ch0 (pad_dqsn_ch0),
            .dfi_phyupd_type (dfi_phyupd_type),
            .dfi_rddata (dfi_rddata),
            .dfi_rddata_valid (dfi_rddata_valid),
            .pad_addr_ch0 (pad_addr_ch0),
            .pad_ba_ch0 (pad_ba_ch0),
            .pad_dm_rdqs_ch0 (pad_dm_rdqs_ch0),
            .dfi_address (dfi_address),
            .dfi_bank (dfi_bank),
            .dfi_cas_n (dfi_cas_n),
            .dfi_cke (dfi_cke),
            .dfi_cs (dfi_cs),
            .dfi_frequency (dfi_frequency),
            .dfi_lp_wakeup (dfi_lp_wakeup),
            .dfi_odt (dfi_odt),
            .dfi_ras_n (dfi_ras_n),
            .dfi_rddata_en (dfi_rddata_en),
            .dfi_reset_n (dfi_reset_n),
            .dfi_we_n (dfi_we_n),
            .dfi_wrdata (dfi_wrdata),
            .dfi_wrdata_en (dfi_wrdata_en),
            .dfi_wrdata_mask (dfi_wrdata_mask),
            .phy_paddr ({1'bz, ddrc_paddr[10], ddrc_paddr[9], ddrc_paddr[8], ddrc_paddr[7], ddrc_paddr[6], ddrc_paddr[5], ddrc_paddr[4], ddrc_paddr[3], ddrc_paddr[2], 1'bz, 1'bz}),
            .phy_pwdata (ddrc_pwdata),
            .ddrc_core_clk (ddrc_core_clk),
            .dfi_ctrlupd_ack (dfi_ctrlupd_ack),
            .dfi_init_complete (dfi_init_complete),
            .dfi_lp_ack (dfi_lp_ack),
            .dfi_phyupd_req (dfi_phyupd_req),
            .global_reset_n (global_reset_n),
            .pad_casn_ch0 (pad_casn_ch0),
            .pad_cke_ch0 (pad_cke_ch0),
            .pad_csn_ch0 (pad_csn_ch0),
            .pad_ddr_clk_w (pad_ddr_clk_w),
            .pad_ddr_clkn_w (pad_ddr_clkn_w),
            .pad_loop_out (pad_loop_out),
            .pad_loop_out_h (pad_loop_out_h),
            .pad_odt_ch0 (pad_odt_ch0),
            .pad_rasn_ch0 (pad_rasn_ch0),
            .pad_rstn_ch0 (pad_rstn_ch0),
            .pad_wen_ch0 (pad_wen_ch0),
            .pll_phy_clk_gate (pll_phy_clk_gate),
            .N15_0 (N15_0),
            .ddrc_init_done (ddrc_init_done),
            .dfi_ctrlupd_req (dfi_ctrlupd_req),
            .dfi_dram_clk_disable (dfi_dram_clk_disable),
            .dfi_init_start (dfi_init_start),
            .dfi_lp_req (dfi_lp_req),
            .dfi_phyupd_ack (dfi_phyupd_ack),
            .pad_loop_in (pad_loop_in),
            .pad_loop_in_h (pad_loop_in_h),
            .phy_clk (pll_phy_clk),
            .phy_pclk (pll_pclk),
            .phy_penable (ddrc_penable),
            .phy_preset (ddrc_preset),
            .phy_pwrite (ddrc_pwrite),
            .pll_lock (pll_lock),
            .\u_ddrphy_update_ctrl/N0  (\u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N0 ));
	// ../ipcore/ddr3_core/ddr3_core.v:488

    pll_50_400_v1_1 u_pll_50_400 (
            .clkout0 (pll_phy_clk),
            .clkout1 (pll_pclk),
            .clkout3 (pll_aclk_1),
            .pll_lock (pll_lock),
            .clkin1 (pll_refclk_in),
            .clkout0_gate (pll_phy_clk_gate),
            .pll_rst (pll_rst));
	// ../ipcore/ddr3_core/ddr3_core.v:407


endmodule


module key
(
    input N15_0,
    input key_button_i,
    input sys_clk_i,
    output key_negedge_sig_o
);
    wire N6;
    wire [19:0] N47;
    wire [19:0] N48;
    wire _N5830;
    wire _N5937;
    wire _N5939;
    wire _N5942;
    wire _N5943;
    wire _N5944;
    wire _N6134;
    wire _N6136;
    wire _N6139;
    wire _N6140;
    wire _N6141;
    wire [19:0] cnt;
    wire key_edge_reg_d0;
    wire key_edge_reg_d1;
    wire key_reg;
    wire key_value_o;
    wire [20:0] \u_key_top/u_key_0/N8.co ;

    GTP_LUT4 /* N6_mux19_12 */ #(
            .INIT(16'b1111111111111110))
        N6_mux19_12 (
            .Z (_N5937),
            .I0 (cnt[2]),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N6_mux19_14 */ #(
            .INIT(16'b1111111111111110))
        N6_mux19_14 (
            .Z (_N5939),
            .I0 (cnt[8]),
            .I1 (cnt[11]),
            .I2 (cnt[10]),
            .I3 (cnt[9]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N6_mux19_17 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N6_mux19_17 (
            .Z (_N5942),
            .I0 (cnt[7]),
            .I1 (cnt[6]),
            .I2 (cnt[4]),
            .I3 (cnt[5]),
            .I4 (_N5937));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N6_mux19_18 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N6_mux19_18 (
            .Z (_N5943),
            .I0 (cnt[15]),
            .I1 (cnt[14]),
            .I2 (cnt[12]),
            .I3 (cnt[13]),
            .I4 (_N5939));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N6_mux19_19 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N6_mux19_19 (
            .Z (_N5944),
            .I0 (cnt[19]),
            .I1 (cnt[18]),
            .I2 (cnt[16]),
            .I3 (cnt[17]),
            .I4 (_N5942));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT2 /* N6_mux19_20 */ #(
            .INIT(4'b1110))
        N6_mux19_20 (
            .Z (N6),
            .I0 (_N5943),
            .I1 (_N5944));
	// LUT = (I0)|(I1) ;

    GTP_LUT5CARRY /* \N8.fsub_1  */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_1  (
            .COUT (\u_key_top/u_key_0/N8.co [1] ),
            .Z (N48[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (N6),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_2  */ #(
            .INIT(32'b10000100100001001111100011111000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_2  (
            .COUT (\u_key_top/u_key_0/N8.co [2] ),
            .Z (N48[1]),
            .CIN (\u_key_top/u_key_0/N8.co [1] ),
            .I0 (cnt[0]),
            .I1 (N6),
            .I2 (cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (I2) | (I0 & I1) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_3  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_3  (
            .COUT (\u_key_top/u_key_0/N8.co [3] ),
            .Z (N48[2]),
            .CIN (\u_key_top/u_key_0/N8.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[2]),
            .I3 (N6),
            .I4 (cnt[2]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_4  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_4  (
            .COUT (\u_key_top/u_key_0/N8.co [4] ),
            .Z (N48[3]),
            .CIN (\u_key_top/u_key_0/N8.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[3]),
            .I3 (N6),
            .I4 (cnt[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_5  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_5  (
            .COUT (\u_key_top/u_key_0/N8.co [5] ),
            .Z (N48[4]),
            .CIN (\u_key_top/u_key_0/N8.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[4]),
            .I3 (N6),
            .I4 (cnt[4]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_6  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_6  (
            .COUT (\u_key_top/u_key_0/N8.co [6] ),
            .Z (N48[5]),
            .CIN (\u_key_top/u_key_0/N8.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[5]),
            .I3 (N6),
            .I4 (cnt[5]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_7  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_7  (
            .COUT (\u_key_top/u_key_0/N8.co [7] ),
            .Z (N48[6]),
            .CIN (\u_key_top/u_key_0/N8.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[6]),
            .I3 (N6),
            .I4 (cnt[6]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_8  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_8  (
            .COUT (\u_key_top/u_key_0/N8.co [8] ),
            .Z (N48[7]),
            .CIN (\u_key_top/u_key_0/N8.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[7]),
            .I3 (N6),
            .I4 (cnt[7]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_9  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_9  (
            .COUT (\u_key_top/u_key_0/N8.co [9] ),
            .Z (N48[8]),
            .CIN (\u_key_top/u_key_0/N8.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[8]),
            .I3 (N6),
            .I4 (cnt[8]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_10  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_10  (
            .COUT (\u_key_top/u_key_0/N8.co [10] ),
            .Z (N48[9]),
            .CIN (\u_key_top/u_key_0/N8.co [9] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[9]),
            .I3 (N6),
            .I4 (cnt[9]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_11  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_11  (
            .COUT (\u_key_top/u_key_0/N8.co [11] ),
            .Z (N48[10]),
            .CIN (\u_key_top/u_key_0/N8.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[10]),
            .I3 (N6),
            .I4 (cnt[10]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_12  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_12  (
            .COUT (\u_key_top/u_key_0/N8.co [12] ),
            .Z (N48[11]),
            .CIN (\u_key_top/u_key_0/N8.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[11]),
            .I3 (N6),
            .I4 (cnt[11]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_13  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_13  (
            .COUT (\u_key_top/u_key_0/N8.co [13] ),
            .Z (N48[12]),
            .CIN (\u_key_top/u_key_0/N8.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[12]),
            .I3 (N6),
            .I4 (cnt[12]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_14  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_14  (
            .COUT (\u_key_top/u_key_0/N8.co [14] ),
            .Z (N48[13]),
            .CIN (\u_key_top/u_key_0/N8.co [13] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[13]),
            .I3 (N6),
            .I4 (cnt[13]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_15  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_15  (
            .COUT (\u_key_top/u_key_0/N8.co [15] ),
            .Z (N48[14]),
            .CIN (\u_key_top/u_key_0/N8.co [14] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[14]),
            .I3 (N6),
            .I4 (cnt[14]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_16  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_16  (
            .COUT (\u_key_top/u_key_0/N8.co [16] ),
            .Z (N48[15]),
            .CIN (\u_key_top/u_key_0/N8.co [15] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[15]),
            .I3 (N6),
            .I4 (cnt[15]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_17  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_17  (
            .COUT (\u_key_top/u_key_0/N8.co [17] ),
            .Z (N48[16]),
            .CIN (\u_key_top/u_key_0/N8.co [16] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[16]),
            .I3 (N6),
            .I4 (cnt[16]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_18  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_18  (
            .COUT (\u_key_top/u_key_0/N8.co [18] ),
            .Z (N48[17]),
            .CIN (\u_key_top/u_key_0/N8.co [17] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[17]),
            .I3 (N6),
            .I4 (cnt[17]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_19  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_19  (
            .COUT (\u_key_top/u_key_0/N8.co [19] ),
            .Z (N48[18]),
            .CIN (\u_key_top/u_key_0/N8.co [18] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[18]),
            .I3 (N6),
            .I4 (cnt[18]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_20  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_20  (
            .COUT (),
            .Z (N48[19]),
            .CIN (\u_key_top/u_key_0/N8.co [19] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[19]),
            .I3 (N6),
            .I4 (cnt[19]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT2 /* N21 */ #(
            .INIT(4'b0010))
        N21 (
            .Z (key_negedge_sig_o),
            .I0 (key_edge_reg_d1),
            .I1 (key_edge_reg_d0));
	// LUT = I0&~I1 ;
	// ../source/Peripheral/key.v:61

    GTP_LUT4 /* N45_12 */ #(
            .INIT(16'b0000000000000001))
        N45_12 (
            .Z (_N6134),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (cnt[4]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N45_14 */ #(
            .INIT(16'b0000000000000001))
        N45_14 (
            .Z (_N6136),
            .I0 (cnt[12]),
            .I1 (cnt[11]),
            .I2 (cnt[10]),
            .I3 (cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N45_17 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N45_17 (
            .Z (_N6139),
            .I0 (cnt[8]),
            .I1 (cnt[7]),
            .I2 (cnt[5]),
            .I3 (cnt[6]),
            .I4 (_N6134));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N45_18 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N45_18 (
            .Z (_N6140),
            .I0 (cnt[16]),
            .I1 (cnt[15]),
            .I2 (cnt[13]),
            .I3 (cnt[14]),
            .I4 (_N6136));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N45_19 */ #(
            .INIT(32'b00000000000100000000000000000000))
        N45_19 (
            .Z (_N6141),
            .I0 (cnt[19]),
            .I1 (cnt[18]),
            .I2 (cnt[0]),
            .I3 (cnt[17]),
            .I4 (_N6139));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT3 /* \N47[0]  */ #(
            .INIT(8'b10010000))
        \N47[0]  (
            .Z (N47[0]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[0]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[1]  */ #(
            .INIT(8'b10010000))
        \N47[1]  (
            .Z (N47[1]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[1]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[2]  */ #(
            .INIT(8'b10010000))
        \N47[2]  (
            .Z (N47[2]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[2]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[3]  */ #(
            .INIT(8'b10010000))
        \N47[3]  (
            .Z (N47[3]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[3]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[4]  */ #(
            .INIT(8'b10010000))
        \N47[4]  (
            .Z (N47[4]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[4]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[5]  */ #(
            .INIT(8'b10010000))
        \N47[5]  (
            .Z (N47[5]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[5]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[6]  */ #(
            .INIT(8'b11110110))
        \N47[6]  (
            .Z (N47[6]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[6]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[7]  */ #(
            .INIT(8'b10010000))
        \N47[7]  (
            .Z (N47[7]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[7]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[8]  */ #(
            .INIT(8'b10010000))
        \N47[8]  (
            .Z (N47[8]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[8]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[9]  */ #(
            .INIT(8'b11110110))
        \N47[9]  (
            .Z (N47[9]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[9]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[10]  */ #(
            .INIT(8'b10010000))
        \N47[10]  (
            .Z (N47[10]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[10]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[11]  */ #(
            .INIT(8'b10010000))
        \N47[11]  (
            .Z (N47[11]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[11]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[12]  */ #(
            .INIT(8'b10010000))
        \N47[12]  (
            .Z (N47[12]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[12]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[13]  */ #(
            .INIT(8'b10010000))
        \N47[13]  (
            .Z (N47[13]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[13]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[14]  */ #(
            .INIT(8'b11110110))
        \N47[14]  (
            .Z (N47[14]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[14]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[15]  */ #(
            .INIT(8'b10010000))
        \N47[15]  (
            .Z (N47[15]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[15]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[16]  */ #(
            .INIT(8'b11110110))
        \N47[16]  (
            .Z (N47[16]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[16]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[17]  */ #(
            .INIT(8'b11110110))
        \N47[17]  (
            .Z (N47[17]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[17]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[18]  */ #(
            .INIT(8'b11110110))
        \N47[18]  (
            .Z (N47[18]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[18]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[19]  */ #(
            .INIT(8'b11110110))
        \N47[19]  (
            .Z (N47[19]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[19]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[0]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[1]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[2]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[3]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[4]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[5]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[6]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[7]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[8]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[9]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[10]  (
            .Q (cnt[10]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[10]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[11]  (
            .Q (cnt[11]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[11]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[12]  (
            .Q (cnt[12]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[12]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[13]  (
            .Q (cnt[13]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[13]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[14]  (
            .Q (cnt[14]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[14]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[15]  (
            .Q (cnt[15]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[15]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[16]  (
            .Q (cnt[16]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[16]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[17]  (
            .Q (cnt[17]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[17]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[18]  (
            .Q (cnt[18]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[18]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[19]  (
            .Q (cnt[19]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[19]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* key_edge_reg_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_edge_reg_d0_vname (
            .Q (key_edge_reg_d0),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (key_value_o));
    // defparam key_edge_reg_d0_vname.orig_name = key_edge_reg_d0;
	// ../source/Peripheral/key.v:64

    GTP_DFF_C /* key_edge_reg_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_edge_reg_d1_vname (
            .Q (key_edge_reg_d1),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (key_edge_reg_d0));
    // defparam key_edge_reg_d1_vname.orig_name = key_edge_reg_d1;
	// ../source/Peripheral/key.v:64

    GTP_DFF_C /* key_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_reg_vname (
            .Q (key_reg),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (key_button_i));
    // defparam key_reg_vname.orig_name = key_reg;
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* key_value_o */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_value_o_vname (
            .Q (key_value_o),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (_N5830));
    // defparam key_value_o_vname.orig_name = key_value_o;
	// ../source/Peripheral/key.v:45

    GTP_LUT4 /* \key_value_o_ce_mux[0]  */ #(
            .INIT(16'b1110010011001100))
        \key_value_o_ce_mux[0]  (
            .Z (_N5830),
            .I0 (_N6140),
            .I1 (key_value_o),
            .I2 (key_button_i),
            .I3 (_N6141));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;


endmodule


module key_unq4
(
    input N15_0,
    input key_button_i,
    input sys_clk_i,
    output key_edge_reg_d0,
    output key_edge_reg_d1,
    output key_negedge_sig_o
);
    wire N6;
    wire [19:0] N47;
    wire [19:0] N48;
    wire _N5831;
    wire _N6018;
    wire _N6020;
    wire _N6023;
    wire _N6024;
    wire _N6025;
    wire _N6254;
    wire _N6256;
    wire _N6259;
    wire _N6260;
    wire _N6261;
    wire [19:0] cnt;
    wire key_reg;
    wire key_value_o;
    wire [20:0] \u_key_top/u_key_1/N8.co ;

    GTP_LUT4 /* N6_mux19_12 */ #(
            .INIT(16'b1111111111111110))
        N6_mux19_12 (
            .Z (_N6018),
            .I0 (cnt[2]),
            .I1 (cnt[1]),
            .I2 (cnt[0]),
            .I3 (cnt[3]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT4 /* N6_mux19_14 */ #(
            .INIT(16'b1111111111111110))
        N6_mux19_14 (
            .Z (_N6020),
            .I0 (cnt[8]),
            .I1 (cnt[11]),
            .I2 (cnt[10]),
            .I3 (cnt[9]));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT5 /* N6_mux19_17 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N6_mux19_17 (
            .Z (_N6023),
            .I0 (cnt[7]),
            .I1 (cnt[6]),
            .I2 (cnt[4]),
            .I3 (cnt[5]),
            .I4 (_N6018));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N6_mux19_18 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N6_mux19_18 (
            .Z (_N6024),
            .I0 (cnt[15]),
            .I1 (cnt[14]),
            .I2 (cnt[12]),
            .I3 (cnt[13]),
            .I4 (_N6020));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT5 /* N6_mux19_19 */ #(
            .INIT(32'b11111111111111111111111111111110))
        N6_mux19_19 (
            .Z (_N6025),
            .I0 (cnt[19]),
            .I1 (cnt[18]),
            .I2 (cnt[16]),
            .I3 (cnt[17]),
            .I4 (_N6023));
	// LUT = (I0)|(I1)|(I2)|(I3)|(I4) ;

    GTP_LUT2 /* N6_mux19_20 */ #(
            .INIT(4'b1110))
        N6_mux19_20 (
            .Z (N6),
            .I0 (_N6024),
            .I1 (_N6025));
	// LUT = (I0)|(I1) ;

    GTP_LUT5CARRY /* \N8.fsub_1  */ #(
            .INIT(32'b01000100010001000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_1  (
            .COUT (\u_key_top/u_key_1/N8.co [1] ),
            .Z (N48[0]),
            .CIN (),
            .I0 (cnt[0]),
            .I1 (N6),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_2  */ #(
            .INIT(32'b10000100100001001111100011111000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_2  (
            .COUT (\u_key_top/u_key_1/N8.co [2] ),
            .Z (N48[1]),
            .CIN (\u_key_top/u_key_1/N8.co [1] ),
            .I0 (cnt[0]),
            .I1 (N6),
            .I2 (cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (~I0 & I1 & ~I2) | (I0 & I1 & I2) ;
	// CARRY = (I2) | (I0 & I1) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_3  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_3  (
            .COUT (\u_key_top/u_key_1/N8.co [3] ),
            .Z (N48[2]),
            .CIN (\u_key_top/u_key_1/N8.co [2] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[2]),
            .I3 (N6),
            .I4 (cnt[2]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_4  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_4  (
            .COUT (\u_key_top/u_key_1/N8.co [4] ),
            .Z (N48[3]),
            .CIN (\u_key_top/u_key_1/N8.co [3] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[3]),
            .I3 (N6),
            .I4 (cnt[3]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_5  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_5  (
            .COUT (\u_key_top/u_key_1/N8.co [5] ),
            .Z (N48[4]),
            .CIN (\u_key_top/u_key_1/N8.co [4] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[4]),
            .I3 (N6),
            .I4 (cnt[4]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_6  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_6  (
            .COUT (\u_key_top/u_key_1/N8.co [6] ),
            .Z (N48[5]),
            .CIN (\u_key_top/u_key_1/N8.co [5] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[5]),
            .I3 (N6),
            .I4 (cnt[5]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_7  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_7  (
            .COUT (\u_key_top/u_key_1/N8.co [7] ),
            .Z (N48[6]),
            .CIN (\u_key_top/u_key_1/N8.co [6] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[6]),
            .I3 (N6),
            .I4 (cnt[6]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_8  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_8  (
            .COUT (\u_key_top/u_key_1/N8.co [8] ),
            .Z (N48[7]),
            .CIN (\u_key_top/u_key_1/N8.co [7] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[7]),
            .I3 (N6),
            .I4 (cnt[7]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_9  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_9  (
            .COUT (\u_key_top/u_key_1/N8.co [9] ),
            .Z (N48[8]),
            .CIN (\u_key_top/u_key_1/N8.co [8] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[8]),
            .I3 (N6),
            .I4 (cnt[8]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_10  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_10  (
            .COUT (\u_key_top/u_key_1/N8.co [10] ),
            .Z (N48[9]),
            .CIN (\u_key_top/u_key_1/N8.co [9] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[9]),
            .I3 (N6),
            .I4 (cnt[9]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_11  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_11  (
            .COUT (\u_key_top/u_key_1/N8.co [11] ),
            .Z (N48[10]),
            .CIN (\u_key_top/u_key_1/N8.co [10] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[10]),
            .I3 (N6),
            .I4 (cnt[10]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_12  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_12  (
            .COUT (\u_key_top/u_key_1/N8.co [12] ),
            .Z (N48[11]),
            .CIN (\u_key_top/u_key_1/N8.co [11] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[11]),
            .I3 (N6),
            .I4 (cnt[11]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_13  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_13  (
            .COUT (\u_key_top/u_key_1/N8.co [13] ),
            .Z (N48[12]),
            .CIN (\u_key_top/u_key_1/N8.co [12] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[12]),
            .I3 (N6),
            .I4 (cnt[12]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_14  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_14  (
            .COUT (\u_key_top/u_key_1/N8.co [14] ),
            .Z (N48[13]),
            .CIN (\u_key_top/u_key_1/N8.co [13] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[13]),
            .I3 (N6),
            .I4 (cnt[13]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_15  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_15  (
            .COUT (\u_key_top/u_key_1/N8.co [15] ),
            .Z (N48[14]),
            .CIN (\u_key_top/u_key_1/N8.co [14] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[14]),
            .I3 (N6),
            .I4 (cnt[14]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_16  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_16  (
            .COUT (\u_key_top/u_key_1/N8.co [16] ),
            .Z (N48[15]),
            .CIN (\u_key_top/u_key_1/N8.co [15] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[15]),
            .I3 (N6),
            .I4 (cnt[15]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_17  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_17  (
            .COUT (\u_key_top/u_key_1/N8.co [17] ),
            .Z (N48[16]),
            .CIN (\u_key_top/u_key_1/N8.co [16] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[16]),
            .I3 (N6),
            .I4 (cnt[16]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_18  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_18  (
            .COUT (\u_key_top/u_key_1/N8.co [18] ),
            .Z (N48[17]),
            .CIN (\u_key_top/u_key_1/N8.co [17] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[17]),
            .I3 (N6),
            .I4 (cnt[17]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_19  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_19  (
            .COUT (\u_key_top/u_key_1/N8.co [19] ),
            .Z (N48[18]),
            .CIN (\u_key_top/u_key_1/N8.co [18] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[18]),
            .I3 (N6),
            .I4 (cnt[18]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT5CARRY /* \N8.fsub_20  */ #(
            .INIT(32'b10100101000000000000111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N8.fsub_20  (
            .COUT (),
            .Z (N48[19]),
            .CIN (\u_key_top/u_key_1/N8.co [19] ),
            .I0 (),
            .I1 (),
            .I2 (cnt[19]),
            .I3 (N6),
            .I4 (cnt[19]),
            .ID ());
	// LUT = (~I0 & ~I2 & I3) | (I0 & I2 & I3) ;
	// CARRY = (~I2 & I3) ? CIN : I4 ;
	// ../source/Peripheral/key.v:37

    GTP_LUT2 /* N21 */ #(
            .INIT(4'b0010))
        N21 (
            .Z (key_negedge_sig_o),
            .I0 (key_edge_reg_d1),
            .I1 (key_edge_reg_d0));
	// LUT = I0&~I1 ;
	// ../source/Peripheral/key.v:61

    GTP_LUT4 /* N45_12 */ #(
            .INIT(16'b0000000000000001))
        N45_12 (
            .Z (_N6254),
            .I0 (cnt[3]),
            .I1 (cnt[2]),
            .I2 (cnt[1]),
            .I3 (cnt[4]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N45_14 */ #(
            .INIT(16'b0000000000000001))
        N45_14 (
            .Z (_N6256),
            .I0 (cnt[12]),
            .I1 (cnt[11]),
            .I2 (cnt[10]),
            .I3 (cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT5 /* N45_17 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N45_17 (
            .Z (_N6259),
            .I0 (cnt[8]),
            .I1 (cnt[7]),
            .I2 (cnt[5]),
            .I3 (cnt[6]),
            .I4 (_N6254));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N45_18 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N45_18 (
            .Z (_N6260),
            .I0 (cnt[16]),
            .I1 (cnt[15]),
            .I2 (cnt[13]),
            .I3 (cnt[14]),
            .I4 (_N6256));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N45_19 */ #(
            .INIT(32'b00000000000100000000000000000000))
        N45_19 (
            .Z (_N6261),
            .I0 (cnt[19]),
            .I1 (cnt[18]),
            .I2 (cnt[0]),
            .I3 (cnt[17]),
            .I4 (_N6259));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    GTP_LUT3 /* \N47[0]  */ #(
            .INIT(8'b10010000))
        \N47[0]  (
            .Z (N47[0]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[0]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[1]  */ #(
            .INIT(8'b10010000))
        \N47[1]  (
            .Z (N47[1]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[1]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[2]  */ #(
            .INIT(8'b10010000))
        \N47[2]  (
            .Z (N47[2]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[2]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[3]  */ #(
            .INIT(8'b10010000))
        \N47[3]  (
            .Z (N47[3]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[3]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[4]  */ #(
            .INIT(8'b10010000))
        \N47[4]  (
            .Z (N47[4]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[4]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[5]  */ #(
            .INIT(8'b10010000))
        \N47[5]  (
            .Z (N47[5]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[5]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[6]  */ #(
            .INIT(8'b11110110))
        \N47[6]  (
            .Z (N47[6]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[6]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[7]  */ #(
            .INIT(8'b10010000))
        \N47[7]  (
            .Z (N47[7]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[7]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[8]  */ #(
            .INIT(8'b10010000))
        \N47[8]  (
            .Z (N47[8]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[8]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[9]  */ #(
            .INIT(8'b11110110))
        \N47[9]  (
            .Z (N47[9]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[9]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[10]  */ #(
            .INIT(8'b10010000))
        \N47[10]  (
            .Z (N47[10]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[10]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[11]  */ #(
            .INIT(8'b10010000))
        \N47[11]  (
            .Z (N47[11]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[11]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[12]  */ #(
            .INIT(8'b10010000))
        \N47[12]  (
            .Z (N47[12]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[12]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[13]  */ #(
            .INIT(8'b10010000))
        \N47[13]  (
            .Z (N47[13]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[13]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[14]  */ #(
            .INIT(8'b11110110))
        \N47[14]  (
            .Z (N47[14]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[14]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[15]  */ #(
            .INIT(8'b10010000))
        \N47[15]  (
            .Z (N47[15]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[15]));
	// LUT = (~I0&~I1&I2)|(I0&I1&I2) ;

    GTP_LUT3 /* \N47[16]  */ #(
            .INIT(8'b11110110))
        \N47[16]  (
            .Z (N47[16]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[16]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[17]  */ #(
            .INIT(8'b11110110))
        \N47[17]  (
            .Z (N47[17]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[17]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[18]  */ #(
            .INIT(8'b11110110))
        \N47[18]  (
            .Z (N47[18]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[18]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_LUT3 /* \N47[19]  */ #(
            .INIT(8'b11110110))
        \N47[19]  (
            .Z (N47[19]),
            .I0 (key_reg),
            .I1 (key_button_i),
            .I2 (N48[19]));
	// LUT = (I2)|(I0&~I1)|(~I0&I1) ;

    GTP_DFF_C /* \cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[0]  (
            .Q (cnt[0]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[0]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[1]  (
            .Q (cnt[1]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[1]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[2]  (
            .Q (cnt[2]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[2]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[3]  (
            .Q (cnt[3]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[3]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[4]  (
            .Q (cnt[4]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[4]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[5]  (
            .Q (cnt[5]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[5]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[6]  (
            .Q (cnt[6]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[6]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[7]  (
            .Q (cnt[7]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[7]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[8]  (
            .Q (cnt[8]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[8]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[9]  (
            .Q (cnt[9]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[9]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[10]  (
            .Q (cnt[10]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[10]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[11]  (
            .Q (cnt[11]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[11]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[12]  (
            .Q (cnt[12]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[12]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[13]  (
            .Q (cnt[13]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[13]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[14]  (
            .Q (cnt[14]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[14]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[15]  (
            .Q (cnt[15]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[15]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[16]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[16]  (
            .Q (cnt[16]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[16]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[17]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[17]  (
            .Q (cnt[17]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[17]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[18]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[18]  (
            .Q (cnt[18]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[18]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* \cnt[19]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cnt[19]  (
            .Q (cnt[19]),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (N47[19]));
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* key_edge_reg_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_edge_reg_d0_vname (
            .Q (key_edge_reg_d0),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (key_value_o));
    // defparam key_edge_reg_d0_vname.orig_name = key_edge_reg_d0;
	// ../source/Peripheral/key.v:64

    GTP_DFF_C /* key_edge_reg_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_edge_reg_d1_vname (
            .Q (key_edge_reg_d1),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (key_edge_reg_d0));
    // defparam key_edge_reg_d1_vname.orig_name = key_edge_reg_d1;
	// ../source/Peripheral/key.v:64

    GTP_DFF_C /* key_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_reg_vname (
            .Q (key_reg),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (key_button_i));
    // defparam key_reg_vname.orig_name = key_reg;
	// ../source/Peripheral/key.v:25

    GTP_DFF_C /* key_value_o */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        key_value_o_vname (
            .Q (key_value_o),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (_N5831));
    // defparam key_value_o_vname.orig_name = key_value_o;
	// ../source/Peripheral/key.v:45

    GTP_LUT4 /* \key_value_o_ce_mux[0]  */ #(
            .INIT(16'b1110010011001100))
        \key_value_o_ce_mux[0]  (
            .Z (_N5831),
            .I0 (_N6260),
            .I1 (key_value_o),
            .I2 (key_button_i),
            .I3 (_N6261));
	// LUT = (I1&~I3)|(~I0&I1)|(I0&I2&I3) ;


endmodule


module key_top
(
    input [1:0] key_button_i,
    input [3:0] \u_uart_decode/tx_cnt ,
    input N15_0,
    input sys_clk_i,
    input \u_uart_decode/tx_data_ready ,
    input \u_uart_decode/tx_data_valid ,
    input \u_uart_decode/uart_current_state_1 ,
    input \u_uart_decode/uart_current_state_2 ,
    output [3:0] led_indicate_o,
    output _N4773,
    output current_state_0,
    output is_color_mode_o,
    output is_count_mode_o,
    output is_detect_mode_o
);
    wire N126;
    wire [2:0] N127;
    wire _N12;
    wire _N13;
    wire _N14;
    wire _N15;
    wire current_state_1;
    wire current_state_2;
    wire current_state_3;
    wire current_state_4;
    wire [1:0] key_value;
    wire \u_key_1/key_edge_reg_d0 ;
    wire \u_key_1/key_edge_reg_d1 ;

    GTP_LUT4 /* N126_4 */ #(
            .INIT(16'b1111111111111110))
        N126_4 (
            .Z (N126),
            .I0 (current_state_2),
            .I1 (current_state_4),
            .I2 (current_state_1),
            .I3 (current_state_3));
	// LUT = (I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* N132inv */ #(
            .INIT(4'b1011))
        N132inv (
            .Z (N127[0]),
            .I0 (current_state_1),
            .I1 (current_state_2));
	// LUT = (~I1)|(I0) ;

    GTP_LUT3 /* N135inv */ #(
            .INIT(8'b11101111))
        N135inv (
            .Z (N127[1]),
            .I0 (current_state_2),
            .I1 (current_state_1),
            .I2 (current_state_3));
	// LUT = (~I2)|(I0)|(I1) ;

    GTP_LUT3 /* N137inv */ #(
            .INIT(8'b11111110))
        N137inv (
            .Z (N127[2]),
            .I0 (current_state_2),
            .I1 (current_state_1),
            .I2 (current_state_3));
	// LUT = (I0)|(I1)|(I2) ;

    GTP_DFF_P /* current_state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        current_state_0_vname (
            .Q (current_state_0),
            .CLK (sys_clk_i),
            .D (1'b0),
            .P (N15_0));
    // defparam current_state_0_vname.orig_name = current_state_0;
	// ../source/Peripheral/key_top.v:30

    GTP_DFF_C /* current_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        current_state_1_vname (
            .Q (current_state_1),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (_N15));
    // defparam current_state_1_vname.orig_name = current_state_1;
	// ../source/Peripheral/key_top.v:30

    GTP_DFF_C /* current_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        current_state_2_vname (
            .Q (current_state_2),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (_N14));
    // defparam current_state_2_vname.orig_name = current_state_2;
	// ../source/Peripheral/key_top.v:30

    GTP_DFF_C /* current_state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        current_state_3_vname (
            .Q (current_state_3),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (_N13));
    // defparam current_state_3_vname.orig_name = current_state_3;
	// ../source/Peripheral/key_top.v:30

    GTP_DFF_C /* current_state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        current_state_4_vname (
            .Q (current_state_4),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (_N12));
    // defparam current_state_4_vname.orig_name = current_state_4;
	// ../source/Peripheral/key_top.v:30

    GTP_LUT5M /* \current_state[4:0]_fsm[4:0]_13_3  */ #(
            .INIT(32'b10101100101010101100101011001100))
        \current_state[4:0]_fsm[4:0]_13_3  (
            .Z (_N12),
            .I0 (current_state_1),
            .I1 (current_state_4),
            .I2 (\u_key_1/key_edge_reg_d0 ),
            .I3 (\u_key_1/key_edge_reg_d1 ),
            .I4 (key_value[0]),
            .ID (current_state_3));

    GTP_LUT5M /* \current_state[4:0]_fsm[4:0]_14_3  */ #(
            .INIT(32'b10101100101010101100101011001100))
        \current_state[4:0]_fsm[4:0]_14_3  (
            .Z (_N13),
            .I0 (current_state_4),
            .I1 (current_state_3),
            .I2 (\u_key_1/key_edge_reg_d0 ),
            .I3 (\u_key_1/key_edge_reg_d1 ),
            .I4 (key_value[0]),
            .ID (current_state_2));

    GTP_LUT5M /* \current_state[4:0]_fsm[4:0]_15_3  */ #(
            .INIT(32'b10101100101010101100101011001100))
        \current_state[4:0]_fsm[4:0]_15_3  (
            .Z (_N14),
            .I0 (current_state_3),
            .I1 (current_state_2),
            .I2 (\u_key_1/key_edge_reg_d0 ),
            .I3 (\u_key_1/key_edge_reg_d1 ),
            .I4 (key_value[0]),
            .ID (current_state_1));

    GTP_LUT5M /* \current_state[4:0]_fsm[4:0]_16_4  */ #(
            .INIT(32'b11111111111000101111111110111000))
        \current_state[4:0]_fsm[4:0]_16_4  (
            .Z (_N15),
            .I0 (current_state_4),
            .I1 (key_value[0]),
            .I2 (current_state_1),
            .I3 (current_state_0),
            .I4 (key_value[1]),
            .ID (current_state_2));

    GTP_LUT5M /* \current_state[4:0]_fsm[4:0]_17  */ #(
            .INIT(32'b11101100110011001101110111011101))
        \current_state[4:0]_fsm[4:0]_17  (
            .Z (_N4773),
            .I0 (\u_uart_decode/tx_data_valid ),
            .I1 (current_state_0),
            .I2 (\u_uart_decode/tx_data_ready ),
            .I3 (\u_uart_decode/tx_cnt [3] ),
            .I4 (\u_uart_decode/uart_current_state_1 ),
            .ID (\u_uart_decode/uart_current_state_2 ));

    GTP_DFF_C /* is_color_mode_o */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        is_color_mode_o_vname (
            .Q (is_color_mode_o),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (current_state_3));
    // defparam is_color_mode_o_vname.orig_name = is_color_mode_o;
	// ../source/Peripheral/key_top.v:96

    GTP_DFF_C /* is_count_mode_o */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        is_count_mode_o_vname (
            .Q (is_count_mode_o),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (current_state_2));
    // defparam is_count_mode_o_vname.orig_name = is_count_mode_o;
	// ../source/Peripheral/key_top.v:84

    GTP_DFF_C /* is_detect_mode_o */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        is_detect_mode_o_vname (
            .Q (is_detect_mode_o),
            .C (N15_0),
            .CLK (sys_clk_i),
            .D (current_state_4));
    // defparam is_detect_mode_o_vname.orig_name = is_detect_mode_o;
	// ../source/Peripheral/key_top.v:108

    GTP_DFF_PE /* \led_indicate_o[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \led_indicate_o[0]  (
            .Q (led_indicate_o[0]),
            .CE (N126),
            .CLK (sys_clk_i),
            .D (N127[0]),
            .P (N15_0));
	// ../source/Peripheral/key_top.v:120

    GTP_DFF_PE /* \led_indicate_o[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \led_indicate_o[1]  (
            .Q (led_indicate_o[1]),
            .CE (N126),
            .CLK (sys_clk_i),
            .D (N127[1]),
            .P (N15_0));
	// ../source/Peripheral/key_top.v:120

    GTP_DFF_PE /* \led_indicate_o[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        \led_indicate_o[2]  (
            .Q (led_indicate_o[2]),
            .CE (N126),
            .CLK (sys_clk_i),
            .D (N127[2]),
            .P (N15_0));
	// ../source/Peripheral/key_top.v:120

    key u_key_0 (
            .key_negedge_sig_o (key_value[0]),
            .N15_0 (N15_0),
            .key_button_i (key_button_i[0]),
            .sys_clk_i (sys_clk_i));
	// ../source/Peripheral/key_top.v:140

    key_unq4 u_key_1 (
            .key_edge_reg_d0 (\u_key_1/key_edge_reg_d0 ),
            .key_edge_reg_d1 (\u_key_1/key_edge_reg_d1 ),
            .key_negedge_sig_o (key_value[1]),
            .N15_0 (N15_0),
            .key_button_i (key_button_i[1]),
            .sys_clk_i (sys_clk_i));
	// ../source/Peripheral/key_top.v:154


endmodule


module uart_rx
(
    input N15_0,
    input clk,
    input rx_pin,
    output [7:0] rx_data,
    output rx_data_valid
);
    wire N28;
    wire N58;
    wire N60;
    wire N65;
    wire N109;
    wire N146;
    wire N181;
    wire [2:0] N182;
    wire [15:0] N184;
    wire _N16;
    wire _N17;
    wire _N18;
    wire _N19;
    wire _N20;
    wire _N1564;
    wire _N1565;
    wire _N1566;
    wire _N1567;
    wire _N1568;
    wire _N1569;
    wire _N1570;
    wire _N1571;
    wire _N1572;
    wire _N1573;
    wire _N1574;
    wire _N1575;
    wire _N1576;
    wire _N1577;
    wire _N1578;
    wire _N2779;
    wire _N3037;
    wire _N4823;
    wire _N4824;
    wire _N4984;
    wire _N5833;
    wire _N5834;
    wire _N5835;
    wire _N5836;
    wire _N5837;
    wire _N5838;
    wire _N5839;
    wire _N5840;
    wire _N5841;
    wire _N6035;
    wire _N6268;
    wire _N6269;
    wire _N6442;
    wire [2:0] bit_cnt;
    wire [15:0] cycle_cnt;
    wire [2:0] next_state;
    wire [7:0] rx_bits;
    wire rx_d0;
    wire rx_d1;
    wire [2:0] state;
    wire state_0;
    wire state_1;
    wire state_2;
    wire state_3;
    wire [3:0] \u_uart_decode/uart_rx_inst/N58.co ;

    GTP_LUT4 /* N28_8 */ #(
            .INIT(16'b1000000000000000))
        N28_8 (
            .Z (N28),
            .I0 (bit_cnt[2]),
            .I1 (bit_cnt[1]),
            .I2 (bit_cnt[0]),
            .I3 (N146));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT5 /* \N52_4[0]  */ #(
            .INIT(32'b00000000100011111111111110001111))
        \N52_4[0]  (
            .Z (_N2779),
            .I0 (_N4984),
            .I1 (_N6035),
            .I2 (state_3),
            .I3 (state_2),
            .I4 (N28));
	// LUT = (I3&~I4)|(~I2&~I3)|(I0&I1&~I3) ;

    GTP_LUT2 /* \N52_5[1]_3  */ #(
            .INIT(4'b1110))
        \N52_5[1]_3  (
            .Z (state[1]),
            .I0 (state_1),
            .I1 (state_2));
	// LUT = (I0)|(I1) ;

    GTP_LUT5M /* \N52_6[0]  */ #(
            .INIT(32'b11100010111011101110001011101110))
        \N52_6[0]  (
            .Z (next_state[0]),
            .I0 (N146),
            .I1 (state_0),
            .I2 (rx_d0),
            .I3 (rx_d1),
            .I4 (state_1),
            .ID (_N2779));

    GTP_LUT5M /* \N52_6[1]  */ #(
            .INIT(32'b01010101000000001111010011110100))
        \N52_6[1]  (
            .Z (next_state[1]),
            .I0 (rx_d0),
            .I1 (state_2),
            .I2 (state_1),
            .I3 (rx_d1),
            .I4 (state_0),
            .ID (N28));

    GTP_LUT5 /* \N52_6[2]_4  */ #(
            .INIT(32'b00000000000011100000000000000100))
        \N52_6[2]_4  (
            .Z (next_state[2]),
            .I0 (state_2),
            .I1 (state_3),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (N28));
	// LUT = (~I0&I1&~I2&~I3)|(I0&~I2&~I3&I4) ;

    GTP_LUT5CARRY /* \N58.eq_0  */ #(
            .INIT(32'b01100000000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N58.eq_0  (
            .COUT (\u_uart_decode/uart_rx_inst/N58.co [0] ),
            .Z (),
            .CIN (),
            .I0 (_N3037),
            .I1 (next_state[0]),
            .I2 (state[1]),
            .I3 (next_state[1]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2 & ~I3) | (~I0 & I1 & ~I2 & ~I3) | (I0 & ~I1 & I2 & I3) | (~I0 & I1 & I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Uart/uart_rx.v:90

    GTP_LUT5CARRY /* \N58.eq_1  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N58.eq_1  (
            .COUT (),
            .Z (N58),
            .CIN (\u_uart_decode/uart_rx_inst/N58.co [0] ),
            .I0 (),
            .I1 (),
            .I2 (state[2]),
            .I3 (next_state[2]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Uart/uart_rx.v:90

    GTP_LUT2 /* N60 */ #(
            .INIT(4'b0010))
        N60_vname (
            .Z (N60),
            .I0 (state_3),
            .I1 (N58));
    // defparam N60_vname.orig_name = N60;
	// LUT = I0&~I1 ;
	// ../source/Uart/uart_rx.v:90

    GTP_LUT3 /* N109 */ #(
            .INIT(8'b10001111))
        N109_vname (
            .Z (N109),
            .I0 (N146),
            .I1 (state_2),
            .I2 (N58));
    // defparam N109_vname.orig_name = N109;
	// LUT = (~I2)|(I0&I1) ;
	// ../source/Uart/uart_rx.v:120

    GTP_LUT5CARRY /* N112_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_1 (
            .COUT (_N1564),
            .Z (N184[0]),
            .CIN (),
            .I0 (cycle_cnt[0]),
            .I1 (N109),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_2 (
            .COUT (_N1565),
            .Z (N184[1]),
            .CIN (_N1564),
            .I0 (cycle_cnt[0]),
            .I1 (N109),
            .I2 (cycle_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_3 (
            .COUT (_N1566),
            .Z (N184[2]),
            .CIN (_N1565),
            .I0 (),
            .I1 (cycle_cnt[2]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_4 (
            .COUT (_N1567),
            .Z (N184[3]),
            .CIN (_N1566),
            .I0 (),
            .I1 (cycle_cnt[3]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_5 (
            .COUT (_N1568),
            .Z (N184[4]),
            .CIN (_N1567),
            .I0 (),
            .I1 (cycle_cnt[4]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_6 (
            .COUT (_N1569),
            .Z (N184[5]),
            .CIN (_N1568),
            .I0 (),
            .I1 (cycle_cnt[5]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_7 (
            .COUT (_N1570),
            .Z (N184[6]),
            .CIN (_N1569),
            .I0 (),
            .I1 (cycle_cnt[6]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_8 (
            .COUT (_N1571),
            .Z (N184[7]),
            .CIN (_N1570),
            .I0 (),
            .I1 (cycle_cnt[7]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_9 (
            .COUT (_N1572),
            .Z (N184[8]),
            .CIN (_N1571),
            .I0 (),
            .I1 (cycle_cnt[8]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_10 (
            .COUT (_N1573),
            .Z (N184[9]),
            .CIN (_N1572),
            .I0 (),
            .I1 (cycle_cnt[9]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_11 (
            .COUT (_N1574),
            .Z (N184[10]),
            .CIN (_N1573),
            .I0 (),
            .I1 (cycle_cnt[10]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_12 (
            .COUT (_N1575),
            .Z (N184[11]),
            .CIN (_N1574),
            .I0 (),
            .I1 (cycle_cnt[11]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_13 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_13 (
            .COUT (_N1576),
            .Z (N184[12]),
            .CIN (_N1575),
            .I0 (),
            .I1 (cycle_cnt[12]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_14 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_14 (
            .COUT (_N1577),
            .Z (N184[13]),
            .CIN (_N1576),
            .I0 (),
            .I1 (cycle_cnt[13]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_15 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_15 (
            .COUT (_N1578),
            .Z (N184[14]),
            .CIN (_N1577),
            .I0 (),
            .I1 (cycle_cnt[14]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT5CARRY /* N112_16 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N112_16 (
            .COUT (),
            .Z (N184[15]),
            .CIN (_N1578),
            .I0 (),
            .I1 (cycle_cnt[15]),
            .I2 (),
            .I3 (N109),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_rx.v:123

    GTP_LUT4 /* N146_14 */ #(
            .INIT(16'b0000000000000001))
        N146_14 (
            .Z (_N6268),
            .I0 (cycle_cnt[12]),
            .I1 (cycle_cnt[11]),
            .I2 (cycle_cnt[10]),
            .I3 (cycle_cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N146_15 */ #(
            .INIT(16'b0000000100000000))
        N146_15 (
            .Z (_N6269),
            .I0 (cycle_cnt[15]),
            .I1 (cycle_cnt[14]),
            .I2 (cycle_cnt[13]),
            .I3 (cycle_cnt[4]));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N146_17 */ #(
            .INIT(32'b00000000000010000000000000000000))
        N146_17 (
            .Z (_N4984),
            .I0 (_N6268),
            .I1 (cycle_cnt[7]),
            .I2 (cycle_cnt[1]),
            .I3 (cycle_cnt[2]),
            .I4 (_N6269));
	// LUT = I0&I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N146_21 */ #(
            .INIT(32'b00000000010000000000000000000000))
        N146_21 (
            .Z (_N6442),
            .I0 (cycle_cnt[6]),
            .I1 (cycle_cnt[5]),
            .I2 (cycle_cnt[0]),
            .I3 (cycle_cnt[3]),
            .I4 (cycle_cnt[8]));
	// LUT = ~I0&I1&I2&~I3&I4 ;

    GTP_LUT2 /* N146_22 */ #(
            .INIT(4'b1000))
        N146_22 (
            .Z (N146),
            .I0 (_N6442),
            .I1 (_N4984));
	// LUT = I0&I1 ;

    GTP_LUT5 /* N155_13 */ #(
            .INIT(32'b00000000000000000000001000000000))
        N155_13 (
            .Z (_N6035),
            .I0 (cycle_cnt[6]),
            .I1 (cycle_cnt[5]),
            .I2 (cycle_cnt[0]),
            .I3 (cycle_cnt[3]),
            .I4 (cycle_cnt[8]));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    GTP_LUT2 /* N176_3 */ #(
            .INIT(4'b1110))
        N176_3 (
            .Z (state[2]),
            .I0 (N65),
            .I1 (state_3));
	// LUT = (I0)|(I1) ;
	// ../source/Uart/uart_rx.v:87

    GTP_LUT2 /* N181 */ #(
            .INIT(4'b1101))
        N181_vname (
            .Z (N181),
            .I0 (state_2),
            .I1 (N146));
    // defparam N181_vname.orig_name = N181;
	// LUT = (~I0)|(I1) ;
	// ../source/Uart/uart_rx.v:103

    GTP_LUT3 /* \N182[0]  */ #(
            .INIT(8'b00100000))
        \N182[0]  (
            .Z (N182[0]),
            .I0 (state_2),
            .I1 (bit_cnt[0]),
            .I2 (N146));
	// LUT = I0&~I1&I2 ;

    GTP_LUT4 /* \N182[1]  */ #(
            .INIT(16'b0010100000000000))
        \N182[1]  (
            .Z (N182[1]),
            .I0 (state_2),
            .I1 (bit_cnt[1]),
            .I2 (bit_cnt[0]),
            .I3 (N146));
	// LUT = (I0&I1&~I2&I3)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N182[2]  */ #(
            .INIT(32'b00101000100010000000000000000000))
        \N182[2]  (
            .Z (N182[2]),
            .I0 (state_2),
            .I1 (bit_cnt[2]),
            .I2 (bit_cnt[0]),
            .I3 (bit_cnt[1]),
            .I4 (N146));
	// LUT = (I0&I1&~I3&I4)|(I0&I1&~I2&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_LUT4 /* N192_1 */ #(
            .INIT(16'b1000000000000000))
        N192_1 (
            .Z (_N4823),
            .I0 (_N6035),
            .I1 (state_2),
            .I2 (bit_cnt[2]),
            .I3 (_N4984));
	// LUT = I0&I1&I2&I3 ;

    GTP_LUT4 /* N192_2 */ #(
            .INIT(16'b0000100000000000))
        N192_2 (
            .Z (_N4824),
            .I0 (_N6035),
            .I1 (state_2),
            .I2 (bit_cnt[2]),
            .I3 (_N4984));
	// LUT = I0&I1&~I2&I3 ;

    GTP_DFF_CE /* \bit_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \bit_cnt[0]  (
            .Q (bit_cnt[0]),
            .C (N15_0),
            .CE (N181),
            .CLK (clk),
            .D (N182[0]));
	// ../source/Uart/uart_rx.v:103

    GTP_DFF_CE /* \bit_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \bit_cnt[1]  (
            .Q (bit_cnt[1]),
            .C (N15_0),
            .CE (N181),
            .CLK (clk),
            .D (N182[1]));
	// ../source/Uart/uart_rx.v:103

    GTP_DFF_CE /* \bit_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \bit_cnt[2]  (
            .Q (bit_cnt[2]),
            .C (N15_0),
            .CE (N181),
            .CLK (clk),
            .D (N182[2]));
	// ../source/Uart/uart_rx.v:103

    GTP_DFF_C /* \cycle_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[0]  (
            .Q (cycle_cnt[0]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[0]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[1]  (
            .Q (cycle_cnt[1]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[1]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[2]  (
            .Q (cycle_cnt[2]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[2]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[3]  (
            .Q (cycle_cnt[3]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[3]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[4]  (
            .Q (cycle_cnt[4]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[4]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[5]  (
            .Q (cycle_cnt[5]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[5]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[6]  (
            .Q (cycle_cnt[6]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[6]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[7]  (
            .Q (cycle_cnt[7]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[7]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[8]  (
            .Q (cycle_cnt[8]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[8]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[9]  (
            .Q (cycle_cnt[9]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[9]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[10]  (
            .Q (cycle_cnt[10]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[10]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[11]  (
            .Q (cycle_cnt[11]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[11]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[12]  (
            .Q (cycle_cnt[12]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[12]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[13]  (
            .Q (cycle_cnt[13]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[13]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[14]  (
            .Q (cycle_cnt[14]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[14]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \cycle_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[15]  (
            .Q (cycle_cnt[15]),
            .C (N15_0),
            .CLK (clk),
            .D (N184[15]));
	// ../source/Uart/uart_rx.v:117

    GTP_DFF_C /* \rx_bits[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[0]  (
            .Q (rx_bits[0]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5835));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[0]_ce_mux[0]  */ #(
            .INIT(32'b11111110000100001111111100000000))
        \rx_bits[0]_ce_mux[0]  (
            .Z (_N5835),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[0]),
            .I4 (_N4824));
	// LUT = (I3&~I4)|(I0&I3)|(I1&I3)|(~I0&~I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[1]  (
            .Q (rx_bits[1]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5836));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[1]_ce_mux[0]  */ #(
            .INIT(32'b11111011010000001111111100000000))
        \rx_bits[1]_ce_mux[0]  (
            .Z (_N5836),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[1]),
            .I4 (_N4824));
	// LUT = (I3&~I4)|(~I1&I3)|(I0&I3)|(~I0&I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[2]  (
            .Q (rx_bits[2]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5837));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[2]_ce_mux[0]  */ #(
            .INIT(32'b11111101001000001111111100000000))
        \rx_bits[2]_ce_mux[0]  (
            .Z (_N5837),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[2]),
            .I4 (_N4824));
	// LUT = (I3&~I4)|(~I0&I3)|(I1&I3)|(I0&~I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[3]  (
            .Q (rx_bits[3]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5838));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[3]_ce_mux[0]  */ #(
            .INIT(32'b11110111100000001111111100000000))
        \rx_bits[3]_ce_mux[0]  (
            .Z (_N5838),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[3]),
            .I4 (_N4824));
	// LUT = (I3&~I4)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[4]  (
            .Q (rx_bits[4]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5839));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[4]_ce_mux[0]  */ #(
            .INIT(32'b11111110000100001111111100000000))
        \rx_bits[4]_ce_mux[0]  (
            .Z (_N5839),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[4]),
            .I4 (_N4823));
	// LUT = (I3&~I4)|(I0&I3)|(I1&I3)|(~I0&~I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[5]  (
            .Q (rx_bits[5]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5840));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[5]_ce_mux[0]  */ #(
            .INIT(32'b11111011010000001111111100000000))
        \rx_bits[5]_ce_mux[0]  (
            .Z (_N5840),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[5]),
            .I4 (_N4823));
	// LUT = (I3&~I4)|(~I1&I3)|(I0&I3)|(~I0&I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[6]  (
            .Q (rx_bits[6]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5841));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[6]_ce_mux[0]  */ #(
            .INIT(32'b11111101001000001111111100000000))
        \rx_bits[6]_ce_mux[0]  (
            .Z (_N5841),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[6]),
            .I4 (_N4823));
	// LUT = (I3&~I4)|(~I0&I3)|(I1&I3)|(I0&~I1&I2&I4) ;

    GTP_DFF_C /* \rx_bits[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_bits[7]  (
            .Q (rx_bits[7]),
            .C (N15_0),
            .CLK (clk),
            .D (_N5834));
	// ../source/Uart/uart_rx.v:126

    GTP_LUT5 /* \rx_bits[7]_ce_mux[0]  */ #(
            .INIT(32'b11110111100000001111111100000000))
        \rx_bits[7]_ce_mux[0]  (
            .Z (_N5834),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (rx_pin),
            .I3 (rx_bits[7]),
            .I4 (_N4823));
	// LUT = (I3&~I4)|(~I1&I3)|(~I0&I3)|(I0&I1&I2&I4) ;

    GTP_DFF_C /* rx_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rx_d0_vname (
            .Q (rx_d0),
            .C (N15_0),
            .CLK (clk),
            .D (rx_pin));
    // defparam rx_d0_vname.orig_name = rx_d0;
	// ../source/Uart/uart_rx.v:36

    GTP_DFF_C /* rx_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rx_d1_vname (
            .Q (rx_d1),
            .C (N15_0),
            .CLK (clk),
            .D (rx_d0));
    // defparam rx_d1_vname.orig_name = rx_d1;
	// ../source/Uart/uart_rx.v:36

    GTP_DFF_CE /* \rx_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[0]  (
            .Q (rx_data[0]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[0]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[1]  (
            .Q (rx_data[1]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[1]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[2]  (
            .Q (rx_data[2]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[2]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[3]  (
            .Q (rx_data[3]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[3]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[4]  (
            .Q (rx_data[4]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[4]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[5]  (
            .Q (rx_data[5]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[5]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[6]  (
            .Q (rx_data[6]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[6]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_CE /* \rx_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \rx_data[7]  (
            .Q (rx_data[7]),
            .C (N15_0),
            .CE (N60),
            .CLK (clk),
            .D (rx_bits[7]));
	// ../source/Uart/uart_rx.v:96

    GTP_DFF_C /* rx_data_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        rx_data_valid_vname (
            .Q (rx_data_valid),
            .C (N15_0),
            .CLK (clk),
            .D (_N5833));
    // defparam rx_data_valid_vname.orig_name = rx_data_valid;
	// ../source/Uart/uart_rx.v:87

    GTP_LUT4 /* \rx_data_valid_ce_mux[0]  */ #(
            .INIT(16'b0011000010111010))
        \rx_data_valid_ce_mux[0]  (
            .Z (_N5833),
            .I0 (state_3),
            .I1 (N65),
            .I2 (rx_data_valid),
            .I3 (N58));
	// LUT = (I0&~I3)|(~I1&I2) ;

    GTP_DFF_P /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CLK (clk),
            .D (_N20),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Uart/uart_rx.v:48

    GTP_DFF_C /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CLK (clk),
            .D (_N19));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Uart/uart_rx.v:48

    GTP_DFF_C /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CLK (clk),
            .D (_N18));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Uart/uart_rx.v:48

    GTP_LUT3 /* \state[2:0]_fsm[2:0]_12  */ #(
            .INIT(8'b10000000))
        \state[2:0]_fsm[2:0]_12  (
            .Z (_N16),
            .I0 (_N6035),
            .I1 (state_3),
            .I2 (_N4984));
	// LUT = I0&I1&I2 ;
	// ../source/Uart/uart_rx.v:48

    GTP_LUT5 /* \state[2:0]_fsm[2:0]_18  */ #(
            .INIT(32'b11111111011100000111000001110000))
        \state[2:0]_fsm[2:0]_18  (
            .Z (_N17),
            .I0 (_N4984),
            .I1 (_N6035),
            .I2 (state_3),
            .I3 (state_2),
            .I4 (N28));
	// LUT = (~I1&I2)|(~I0&I2)|(I3&I4) ;
	// ../source/Uart/uart_rx.v:48

    GTP_LUT5 /* \state[2:0]_fsm[2:0]_20  */ #(
            .INIT(32'b00000000110000001010101011101010))
        \state[2:0]_fsm[2:0]_20  (
            .Z (_N19),
            .I0 (state_1),
            .I1 (state_0),
            .I2 (rx_d1),
            .I3 (rx_d0),
            .I4 (N146));
	// LUT = (I0&~I4)|(I1&I2&~I3) ;
	// ../source/Uart/uart_rx.v:48

    GTP_LUT4 /* \state[2:0]_fsm[2:0]_21  */ #(
            .INIT(16'b1110111110101010))
        \state[2:0]_fsm[2:0]_21  (
            .Z (_N20),
            .I0 (N65),
            .I1 (rx_d0),
            .I2 (rx_d1),
            .I3 (state_0));
	// LUT = (I0)|(~I2&I3)|(I1&I3) ;
	// ../source/Uart/uart_rx.v:48

    GTP_LUT4 /* \state[2:0]_fsm[2:0]_22  */ #(
            .INIT(16'b1010000011101100))
        \state[2:0]_fsm[2:0]_22  (
            .Z (_N18),
            .I0 (N146),
            .I1 (state_2),
            .I2 (state_1),
            .I3 (N28));
	// LUT = (I1&~I3)|(I0&I2) ;

    GTP_LUT2 /* \state[2:0]_fsm[2:0]_22[0]  */ #(
            .INIT(4'b1110))
        \state[2:0]_fsm[2:0]_22[0]  (
            .Z (_N3037),
            .I0 (state_1),
            .I1 (state_3));
	// LUT = (I0)|(I1) ;

    GTP_DFF_C /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3_vname (
            .Q (state_3),
            .C (N15_0),
            .CLK (clk),
            .D (_N17));
    // defparam state_3_vname.orig_name = state_3;
	// ../source/Uart/uart_rx.v:48

    GTP_DFF_C /* state_4 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_4 (
            .Q (N65),
            .C (N15_0),
            .CLK (clk),
            .D (_N16));
	// ../source/Uart/uart_rx.v:48


endmodule


module uart_tx
(
    input [7:0] tx_data,
    input N15_0,
    input clk,
    input tx_data_valid,
    output tx_data_ready,
    output tx_pin
);
    wire N70;
    wire N100;
    wire N102;
    wire N114;
    wire N121;
    wire N141;
    wire N163;
    wire [2:0] N164;
    wire [15:0] N166;
    wire _N3;
    wire _N15;
    wire _N16;
    wire _N17;
    wire _N18;
    wire _N1592;
    wire _N1593;
    wire _N1594;
    wire _N1595;
    wire _N1596;
    wire _N1597;
    wire _N1598;
    wire _N1599;
    wire _N1600;
    wire _N1601;
    wire _N1602;
    wire _N1603;
    wire _N1604;
    wire _N1605;
    wire _N1606;
    wire _N3044;
    wire _N3052;
    wire _N3055;
    wire _N3059;
    wire _N5842;
    wire _N6069;
    wire _N6167;
    wire _N6168;
    wire _N6170;
    wire _N6171;
    wire [2:0] bit_cnt;
    wire [15:0] cycle_cnt;
    wire [2:0] next_state;
    wire [2:0] state;
    wire state_0;
    wire state_1;
    wire state_2;
    wire [7:0] tx_data_latch;
    wire [3:0] \u_uart_decode/uart_tx_inst/N100.co ;

    GTP_LUT3 /* N24_4 */ #(
            .INIT(8'b10000000))
        N24_4 (
            .Z (_N6069),
            .I0 (bit_cnt[1]),
            .I1 (bit_cnt[0]),
            .I2 (bit_cnt[2]));
	// LUT = I0&I1&I2 ;

    GTP_LUT5 /* \N43_3[0]  */ #(
            .INIT(32'b11011101111111110011001100000011))
        \N43_3[0]  (
            .Z (_N3044),
            .I0 (_N6069),
            .I1 (state_1),
            .I2 (state[2]),
            .I3 (state_2),
            .I4 (N141));
	// LUT = (~I3&I4)|(I1&I4)|(~I1&I3&~I4)|(~I1&~I2&~I3)|(~I0&~I1&I3) ;

    GTP_LUT3 /* \N43_4[0]  */ #(
            .INIT(8'b01110010))
        \N43_4[0]  (
            .Z (next_state[0]),
            .I0 (state_0),
            .I1 (tx_data_valid),
            .I2 (_N3044));
	// LUT = (I0&~I1)|(~I0&I2) ;

    GTP_LUT5M /* \N43_4[1]_1  */ #(
            .INIT(32'b10101010101010101111011111110000))
        \N43_4[1]_1  (
            .Z (next_state[1]),
            .I0 (tx_data_valid),
            .I1 (_N6069),
            .I2 (state_1),
            .I3 (state_2),
            .I4 (state_0),
            .ID (N141));

    GTP_LUT5M /* \N43_4[2]_3  */ #(
            .INIT(32'b00000000000010000000000000000010))
        \N43_4[2]_3  (
            .Z (next_state[2]),
            .I0 (_N6069),
            .I1 (N141),
            .I2 (state_0),
            .I3 (state_1),
            .I4 (state_2),
            .ID (state[2]));

    GTP_LUT2 /* N70 */ #(
            .INIT(4'b1000))
        N70_vname (
            .Z (N70),
            .I0 (tx_data_valid),
            .I1 (state_0));
    // defparam N70_vname.orig_name = N70;
	// LUT = I0&I1 ;
	// ../source/Uart/uart_tx.v:81

    GTP_LUT5CARRY /* \N100.eq_0  */ #(
            .INIT(32'b00000110011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \N100.eq_0  (
            .COUT (\u_uart_decode/uart_tx_inst/N100.co [0] ),
            .Z (),
            .CIN (),
            .I0 (_N3059),
            .I1 (next_state[0]),
            .I2 (_N3),
            .I3 (next_state[1]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I1 & I2 & ~I3) | (~I0 & I1 & I2 & ~I3) | (I0 & ~I1 & ~I2 & I3) | (~I0 & I1 & ~I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Uart/uart_tx.v:103

    GTP_LUT5CARRY /* \N100.eq_1  */ #(
            .INIT(32'b10100000000010100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \N100.eq_1  (
            .COUT (),
            .Z (N100),
            .CIN (\u_uart_decode/uart_tx_inst/N100.co [0] ),
            .I0 (),
            .I1 (),
            .I2 (state[2]),
            .I3 (next_state[2]),
            .I4 (),
            .ID ());
	// LUT = (I0 & ~I2 & ~I3) | (I0 & I2 & I3) ;
	// CARRY = I4 ;
	// ../source/Uart/uart_tx.v:103

    GTP_LUT3 /* N102 */ #(
            .INIT(8'b10001111))
        N102_vname (
            .Z (N102),
            .I0 (N141),
            .I1 (state_2),
            .I2 (N100));
    // defparam N102_vname.orig_name = N102;
	// LUT = (~I2)|(I0&I1) ;
	// ../source/Uart/uart_tx.v:103

    GTP_LUT5CARRY /* N105_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_1 (
            .COUT (_N1592),
            .Z (N166[0]),
            .CIN (),
            .I0 (cycle_cnt[0]),
            .I1 (N102),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_2 (
            .COUT (_N1593),
            .Z (N166[1]),
            .CIN (_N1592),
            .I0 (cycle_cnt[0]),
            .I1 (N102),
            .I2 (cycle_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_3 (
            .COUT (_N1594),
            .Z (N166[2]),
            .CIN (_N1593),
            .I0 (),
            .I1 (cycle_cnt[2]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_4 (
            .COUT (_N1595),
            .Z (N166[3]),
            .CIN (_N1594),
            .I0 (),
            .I1 (cycle_cnt[3]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_5 (
            .COUT (_N1596),
            .Z (N166[4]),
            .CIN (_N1595),
            .I0 (),
            .I1 (cycle_cnt[4]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_6 (
            .COUT (_N1597),
            .Z (N166[5]),
            .CIN (_N1596),
            .I0 (),
            .I1 (cycle_cnt[5]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_7 (
            .COUT (_N1598),
            .Z (N166[6]),
            .CIN (_N1597),
            .I0 (),
            .I1 (cycle_cnt[6]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_8 (
            .COUT (_N1599),
            .Z (N166[7]),
            .CIN (_N1598),
            .I0 (),
            .I1 (cycle_cnt[7]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_9 (
            .COUT (_N1600),
            .Z (N166[8]),
            .CIN (_N1599),
            .I0 (),
            .I1 (cycle_cnt[8]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_10 (
            .COUT (_N1601),
            .Z (N166[9]),
            .CIN (_N1600),
            .I0 (),
            .I1 (cycle_cnt[9]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_11 (
            .COUT (_N1602),
            .Z (N166[10]),
            .CIN (_N1601),
            .I0 (),
            .I1 (cycle_cnt[10]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_12 (
            .COUT (_N1603),
            .Z (N166[11]),
            .CIN (_N1602),
            .I0 (),
            .I1 (cycle_cnt[11]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_13 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_13 (
            .COUT (_N1604),
            .Z (N166[12]),
            .CIN (_N1603),
            .I0 (),
            .I1 (cycle_cnt[12]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_14 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_14 (
            .COUT (_N1605),
            .Z (N166[13]),
            .CIN (_N1604),
            .I0 (),
            .I1 (cycle_cnt[13]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_15 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_15 (
            .COUT (_N1606),
            .Z (N166[14]),
            .CIN (_N1605),
            .I0 (),
            .I1 (cycle_cnt[14]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5CARRY /* N105_16 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N105_16 (
            .COUT (),
            .Z (N166[15]),
            .CIN (_N1606),
            .I0 (),
            .I1 (cycle_cnt[15]),
            .I2 (),
            .I3 (N102),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Uart/uart_tx.v:106

    GTP_LUT5M /* N114_3 */ #(
            .INIT(32'b11100010111000101110111000100010))
        N114_3 (
            .Z (_N3052),
            .I0 (tx_data_latch[5]),
            .I1 (bit_cnt[1]),
            .I2 (tx_data_latch[7]),
            .I3 (tx_data_latch[3]),
            .I4 (bit_cnt[2]),
            .ID (tx_data_latch[1]));

    GTP_LUT5M /* N114_6 */ #(
            .INIT(32'b11100010111000101110111000100010))
        N114_6 (
            .Z (_N3055),
            .I0 (tx_data_latch[4]),
            .I1 (bit_cnt[1]),
            .I2 (tx_data_latch[6]),
            .I3 (tx_data_latch[2]),
            .I4 (bit_cnt[2]),
            .ID (tx_data_latch[0]));

    GTP_MUX2LUT6 N114_7 (
            .Z (N114),
            .I0 (_N3055),
            .I1 (_N3052),
            .S (bit_cnt[0]));

    GTP_LUT5 /* N121_3_3 */ #(
            .INIT(32'b11111011111110111111101011111011))
        N121_3_3 (
            .Z (N121),
            .I0 (state_0),
            .I1 (state_1),
            .I2 (state[2]),
            .I3 (state_2),
            .I4 (N114));
	// LUT = (I0)|(I2)|(~I1&~I3)|(~I1&I4) ;

    GTP_LUT2 /* N121_4 */ #(
            .INIT(4'b1110))
        N121_4 (
            .Z (_N3),
            .I0 (state[2]),
            .I1 (state_0));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* N141_11 */ #(
            .INIT(16'b0000000000000001))
        N141_11 (
            .Z (_N6167),
            .I0 (cycle_cnt[12]),
            .I1 (cycle_cnt[11]),
            .I2 (cycle_cnt[10]),
            .I3 (cycle_cnt[9]));
	// LUT = ~I0&~I1&~I2&~I3 ;

    GTP_LUT4 /* N141_12 */ #(
            .INIT(16'b0000000000010000))
        N141_12 (
            .Z (_N6168),
            .I0 (cycle_cnt[14]),
            .I1 (cycle_cnt[13]),
            .I2 (cycle_cnt[0]),
            .I3 (cycle_cnt[15]));
	// LUT = ~I0&~I1&I2&~I3 ;

    GTP_LUT5 /* N141_14 */ #(
            .INIT(32'b00000000000000010000000000000000))
        N141_14 (
            .Z (_N6170),
            .I0 (cycle_cnt[6]),
            .I1 (cycle_cnt[3]),
            .I2 (cycle_cnt[1]),
            .I3 (cycle_cnt[2]),
            .I4 (_N6167));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    GTP_LUT5 /* N141_15 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N141_15 (
            .Z (_N6171),
            .I0 (cycle_cnt[8]),
            .I1 (cycle_cnt[7]),
            .I2 (cycle_cnt[4]),
            .I3 (cycle_cnt[5]),
            .I4 (_N6168));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT2 /* N141_16 */ #(
            .INIT(4'b1000))
        N141_16 (
            .Z (N141),
            .I0 (_N6170),
            .I1 (_N6171));
	// LUT = I0&I1 ;

    GTP_LUT2 /* N163 */ #(
            .INIT(4'b1101))
        N163_vname (
            .Z (N163),
            .I0 (state_2),
            .I1 (N141));
    // defparam N163_vname.orig_name = N163;
	// LUT = (~I0)|(I1) ;
	// ../source/Uart/uart_tx.v:86

    GTP_LUT3 /* \N164[0]  */ #(
            .INIT(8'b00100000))
        \N164[0]  (
            .Z (N164[0]),
            .I0 (state_2),
            .I1 (bit_cnt[0]),
            .I2 (N141));
	// LUT = I0&~I1&I2 ;

    GTP_LUT4 /* \N164[1]  */ #(
            .INIT(16'b0010100000000000))
        \N164[1]  (
            .Z (N164[1]),
            .I0 (state_2),
            .I1 (bit_cnt[1]),
            .I2 (bit_cnt[0]),
            .I3 (N141));
	// LUT = (I0&I1&~I2&I3)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N164[2]  */ #(
            .INIT(32'b00101000100010000000000000000000))
        \N164[2]  (
            .Z (N164[2]),
            .I0 (state_2),
            .I1 (bit_cnt[2]),
            .I2 (bit_cnt[0]),
            .I3 (bit_cnt[1]),
            .I4 (N141));
	// LUT = (I0&I1&~I3&I4)|(I0&I1&~I2&I4)|(I0&~I1&I2&I3&I4) ;

    GTP_DFF_CE /* \bit_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \bit_cnt[0]  (
            .Q (bit_cnt[0]),
            .C (N15_0),
            .CE (N163),
            .CLK (clk),
            .D (N164[0]));
	// ../source/Uart/uart_tx.v:86

    GTP_DFF_CE /* \bit_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \bit_cnt[1]  (
            .Q (bit_cnt[1]),
            .C (N15_0),
            .CE (N163),
            .CLK (clk),
            .D (N164[1]));
	// ../source/Uart/uart_tx.v:86

    GTP_DFF_CE /* \bit_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \bit_cnt[2]  (
            .Q (bit_cnt[2]),
            .C (N15_0),
            .CE (N163),
            .CLK (clk),
            .D (N164[2]));
	// ../source/Uart/uart_tx.v:86

    GTP_DFF_C /* \cycle_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[0]  (
            .Q (cycle_cnt[0]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[0]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[1]  (
            .Q (cycle_cnt[1]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[1]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[2]  (
            .Q (cycle_cnt[2]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[2]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[3]  (
            .Q (cycle_cnt[3]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[3]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[4]  (
            .Q (cycle_cnt[4]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[4]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[5]  (
            .Q (cycle_cnt[5]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[5]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[6]  (
            .Q (cycle_cnt[6]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[6]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[7]  (
            .Q (cycle_cnt[7]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[7]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[8]  (
            .Q (cycle_cnt[8]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[8]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[9]  (
            .Q (cycle_cnt[9]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[9]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[10]  (
            .Q (cycle_cnt[10]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[10]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[11]  (
            .Q (cycle_cnt[11]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[11]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[12]  (
            .Q (cycle_cnt[12]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[12]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[13]  (
            .Q (cycle_cnt[13]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[13]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[14]  (
            .Q (cycle_cnt[14]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[14]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_C /* \cycle_cnt[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \cycle_cnt[15]  (
            .Q (cycle_cnt[15]),
            .C (N15_0),
            .CLK (clk),
            .D (N166[15]));
	// ../source/Uart/uart_tx.v:100

    GTP_DFF_P /* state_0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        state_0_vname (
            .Q (state_0),
            .CLK (clk),
            .D (_N18),
            .P (N15_0));
    // defparam state_0_vname.orig_name = state_0;
	// ../source/Uart/uart_tx.v:30

    GTP_DFF_C /* state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_1_vname (
            .Q (state_1),
            .C (N15_0),
            .CLK (clk),
            .D (_N17));
    // defparam state_1_vname.orig_name = state_1;
	// ../source/Uart/uart_tx.v:30

    GTP_DFF_C /* state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_2_vname (
            .Q (state_2),
            .C (N15_0),
            .CLK (clk),
            .D (_N16));
    // defparam state_2_vname.orig_name = state_2;
	// ../source/Uart/uart_tx.v:30

    GTP_LUT5M /* \state[2:0]_fsm[2:0]_15  */ #(
            .INIT(32'b10000000000000001010101010101010))
        \state[2:0]_fsm[2:0]_15  (
            .Z (_N15),
            .I0 (bit_cnt[0]),
            .I1 (state_2),
            .I2 (bit_cnt[2]),
            .I3 (bit_cnt[1]),
            .I4 (N141),
            .ID (state[2]));
	// ../source/Uart/uart_tx.v:30

    GTP_LUT4 /* \state[2:0]_fsm[2:0]_17  */ #(
            .INIT(16'b1010000011101100))
        \state[2:0]_fsm[2:0]_17  (
            .Z (_N17),
            .I0 (state_0),
            .I1 (state_1),
            .I2 (tx_data_valid),
            .I3 (N141));
	// LUT = (I1&~I3)|(I0&I2) ;
	// ../source/Uart/uart_tx.v:30

    GTP_LUT4 /* \state[2:0]_fsm[2:0]_19  */ #(
            .INIT(16'b1101110011110000))
        \state[2:0]_fsm[2:0]_19  (
            .Z (_N16),
            .I0 (_N6069),
            .I1 (state_1),
            .I2 (state_2),
            .I3 (N141));
	// LUT = (I2&~I3)|(~I0&I2)|(I1&I3) ;

    GTP_LUT2 /* \state[2:0]_fsm[2:0]_19[0]  */ #(
            .INIT(4'b1110))
        \state[2:0]_fsm[2:0]_19[0]  (
            .Z (_N3059),
            .I0 (state[2]),
            .I1 (state_1));
	// LUT = (I0)|(I1) ;

    GTP_LUT4 /* \state[2:0]_fsm[2:0]_24  */ #(
            .INIT(16'b1111001000100010))
        \state[2:0]_fsm[2:0]_24  (
            .Z (_N18),
            .I0 (state_0),
            .I1 (tx_data_valid),
            .I2 (state[2]),
            .I3 (N141));
	// LUT = (I0&~I1)|(I2&I3) ;

    GTP_DFF_C /* state_3 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        state_3 (
            .Q (state[2]),
            .C (N15_0),
            .CLK (clk),
            .D (_N15));
	// ../source/Uart/uart_tx.v:30

    GTP_DFF_CE /* \tx_data_latch[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[0]  (
            .Q (tx_data_latch[0]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[0]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[1]  (
            .Q (tx_data_latch[1]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[1]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[2]  (
            .Q (tx_data_latch[2]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[2]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[3]  (
            .Q (tx_data_latch[3]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[3]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[4]  (
            .Q (tx_data_latch[4]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[4]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[5]  (
            .Q (tx_data_latch[5]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[5]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[6]  (
            .Q (tx_data_latch[6]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[6]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_CE /* \tx_data_latch[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data_latch[7]  (
            .Q (tx_data_latch[7]),
            .C (N15_0),
            .CE (N70),
            .CLK (clk),
            .D (tx_data[7]));
	// ../source/Uart/uart_tx.v:77

    GTP_DFF_C /* tx_data_ready */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        tx_data_ready_vname (
            .Q (tx_data_ready),
            .C (N15_0),
            .CLK (clk),
            .D (_N5842));
    // defparam tx_data_ready_vname.orig_name = tx_data_ready;
	// ../source/Uart/uart_tx.v:63

    GTP_LUT5 /* \tx_data_ready_ce_mux[0]  */ #(
            .INIT(32'b01110111011100100111001001110010))
        \tx_data_ready_ce_mux[0]  (
            .Z (_N5842),
            .I0 (state_0),
            .I1 (tx_data_valid),
            .I2 (tx_data_ready),
            .I3 (state[2]),
            .I4 (N141));
	// LUT = (I0&~I1)|(~I0&I2)|(~I0&I3&I4) ;

    GTP_DFF_P /* tx_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b1))
        tx_reg (
            .Q (tx_pin),
            .CLK (clk),
            .D (N121),
            .P (N15_0));
	// ../source/Uart/uart_tx.v:109


endmodule


module uart_decode
(
    input N15_0,
    input N683,
    input is_color_mode_i,
    input is_count_mode_i,
    input is_detect_mode_i,
    input sys_clk,
    input uart_current_state_0,
    input uart_rx,
    output [3:0] tx_cnt,
    output tx_data_ready,
    output tx_data_valid,
    output uart_current_state_1,
    output uart_current_state_2,
    output uart_tx
);
    wire [7:0] N171;
    wire N273;
    wire [7:0] N313;
    wire [7:0] N533;
    wire [7:0] N534;
    wire [7:0] N660;
    wire N661;
    wire N664;
    wire [3:0] N667;
    wire N668;
    wire N683_inv;
    wire _N0;
    wire _N2;
    wire _N4730;
    wire _N5832;
    wire [7:0] fruit_data;
    wire [7:0] rx_data;
    wire rx_data_valid;
    wire [7:0] tx_data;

    GTP_LUT3 /* \N27[0]_inv  */ #(
            .INIT(8'b00000001))
        \N27[0]_inv  (
            .Z (N171[0]),
            .I0 (tx_cnt[2]),
            .I1 (tx_cnt[3]),
            .I2 (tx_cnt[1]));
	// LUT = ~I0&~I1&~I2 ;

    GTP_LUT4 /* \N27[5]_inv  */ #(
            .INIT(16'b1111111011111011))
        \N27[5]_inv  (
            .Z (N171[5]),
            .I0 (tx_cnt[2]),
            .I1 (tx_cnt[0]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[1]));
	// LUT = (I0)|(I2)|(~I1&~I3)|(I1&I3) ;

    GTP_LUT4 /* \N304_1[2]_6  */ #(
            .INIT(16'b0000011100001111))
        \N304_1[2]_6  (
            .Z (N273),
            .I0 (tx_cnt[2]),
            .I1 (tx_cnt[0]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[1]));
	// LUT = (~I2&~I3)|(~I1&~I2)|(~I0&~I2) ;

    GTP_LUT4 /* \N304_1[2]_inv  */ #(
            .INIT(16'b0000001000001110))
        \N304_1[2]_inv  (
            .Z (N313[2]),
            .I0 (tx_cnt[2]),
            .I1 (tx_cnt[0]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[1]));
	// LUT = (I1&~I2&~I3)|(I0&~I1&~I2) ;

    GTP_LUT3 /* \N304_1[6]_inv  */ #(
            .INIT(8'b00010011))
        \N304_1[6]_inv  (
            .Z (N313[6]),
            .I0 (tx_cnt[2]),
            .I1 (tx_cnt[3]),
            .I2 (tx_cnt[1]));
	// LUT = (~I1&~I2)|(~I0&~I1) ;

    GTP_LUT5 /* \N533[0]  */ #(
            .INIT(32'b00000100000001110000000000000000))
        \N533[0]  (
            .Z (N533[0]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[2]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[0]),
            .I4 (is_detect_mode_i));
	// LUT = (~I1&~I2&~I3&I4)|(~I0&I1&~I2&I4) ;

    GTP_LUT5 /* \N533[1]  */ #(
            .INIT(32'b00000001000010010000000000000000))
        \N533[1]  (
            .Z (N533[1]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[2]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[0]),
            .I4 (is_detect_mode_i));
	// LUT = (~I0&~I1&~I2&I4)|(I0&I1&~I2&~I3&I4) ;

    GTP_LUT5 /* \N533[2]  */ #(
            .INIT(32'b00000100000001010000000000000000))
        \N533[2]  (
            .Z (N533[2]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[2]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[0]),
            .I4 (is_detect_mode_i));
	// LUT = (~I0&~I2&~I3&I4)|(~I0&I1&~I2&I4) ;

    GTP_LUT5 /* \N533[6]  */ #(
            .INIT(32'b00000011000001110000000000000000))
        \N533[6]  (
            .Z (N533[6]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[2]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[0]),
            .I4 (is_detect_mode_i));
	// LUT = (~I1&~I2&I4)|(~I0&~I2&~I3&I4) ;

    GTP_LUT5M /* \N534[0]  */ #(
            .INIT(32'b00000000011000101010101010101010))
        \N534[0]  (
            .Z (N534[0]),
            .I0 (tx_cnt[0]),
            .I1 (tx_cnt[1]),
            .I2 (tx_cnt[2]),
            .I3 (tx_cnt[3]),
            .I4 (is_color_mode_i),
            .ID (N533[0]));
	// ../source/Uart/uart_decode.v:282

    GTP_LUT5M /* \N534[1]  */ #(
            .INIT(32'b00000000100001001010101010101010))
        \N534[1]  (
            .Z (N534[1]),
            .I0 (tx_cnt[0]),
            .I1 (tx_cnt[1]),
            .I2 (tx_cnt[2]),
            .I3 (tx_cnt[3]),
            .I4 (is_color_mode_i),
            .ID (N533[1]));
	// ../source/Uart/uart_decode.v:282

    GTP_MUX2LUT6 \N534[2]  (
            .Z (N534[2]),
            .I0 (N533[2]),
            .I1 (N313[2]),
            .S (is_color_mode_i));
	// ../source/Uart/uart_decode.v:282

    GTP_LUT5 /* \N534[3]  */ #(
            .INIT(32'b11001110001011000000000000000000))
        \N534[3]  (
            .Z (N534[3]),
            .I0 (is_detect_mode_i),
            .I1 (is_color_mode_i),
            .I2 (tx_cnt[0]),
            .I3 (tx_cnt[1]),
            .I4 (_N4730));
	// LUT = (I1&~I2&I4)|(I1&I3&I4)|(I0&~I2&I3&I4)|(I0&~I1&I2&~I3&I4) ;
	// ../source/Uart/uart_decode.v:282

    GTP_LUT5M /* \N534[5]  */ #(
            .INIT(32'b00010011001100110111011101110111))
        \N534[5]  (
            .Z (N534[5]),
            .I0 (_N4730),
            .I1 (N273),
            .I2 (tx_cnt[1]),
            .I3 (tx_cnt[0]),
            .I4 (is_color_mode_i),
            .ID (is_detect_mode_i));
	// ../source/Uart/uart_decode.v:282

    GTP_MUX2LUT6 \N534[6]  (
            .Z (N534[6]),
            .I0 (N533[6]),
            .I1 (N313[6]),
            .S (is_color_mode_i));
	// ../source/Uart/uart_decode.v:282

    GTP_MUX2LUT6 \N535[0]  (
            .Z (fruit_data[0]),
            .I0 (N534[0]),
            .I1 (N171[0]),
            .S (is_count_mode_i));
	// ../source/Uart/uart_decode.v:173

    GTP_LUT5M /* \N535[1]  */ #(
            .INIT(32'b00000000000001001010101010101010))
        \N535[1]  (
            .Z (fruit_data[1]),
            .I0 (tx_cnt[0]),
            .I1 (tx_cnt[1]),
            .I2 (tx_cnt[2]),
            .I3 (tx_cnt[3]),
            .I4 (is_count_mode_i),
            .ID (N534[1]));
	// ../source/Uart/uart_decode.v:173

    GTP_LUT5M /* \N535[2]  */ #(
            .INIT(32'b00000000000000101010101010101010))
        \N535[2]  (
            .Z (fruit_data[2]),
            .I0 (tx_cnt[0]),
            .I1 (tx_cnt[1]),
            .I2 (tx_cnt[2]),
            .I3 (tx_cnt[3]),
            .I4 (is_count_mode_i),
            .ID (N534[2]));
	// ../source/Uart/uart_decode.v:173

    GTP_LUT5M /* \N535[3]  */ #(
            .INIT(32'b00000000000001101010101010101010))
        \N535[3]  (
            .Z (fruit_data[3]),
            .I0 (tx_cnt[0]),
            .I1 (tx_cnt[1]),
            .I2 (tx_cnt[2]),
            .I3 (tx_cnt[3]),
            .I4 (is_count_mode_i),
            .ID (N534[3]));
	// ../source/Uart/uart_decode.v:173

    GTP_LUT5M /* \N535[4]  */ #(
            .INIT(32'b00001100000010000100110001000000))
        \N535[4]  (
            .Z (fruit_data[4]),
            .I0 (is_detect_mode_i),
            .I1 (N313[4]),
            .I2 (is_count_mode_i),
            .I3 (is_color_mode_i),
            .I4 (tx_cnt[0]),
            .ID (tx_cnt[1]));
	// ../source/Uart/uart_decode.v:173

    GTP_MUX2LUT6 \N535[5]  (
            .Z (fruit_data[5]),
            .I0 (N534[5]),
            .I1 (N171[5]),
            .S (is_count_mode_i));
	// ../source/Uart/uart_decode.v:173

    GTP_LUT2 /* \N535[6]  */ #(
            .INIT(4'b0100))
        \N535[6]  (
            .Z (fruit_data[6]),
            .I0 (is_count_mode_i),
            .I1 (N534[6]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* N660_4 */ #(
            .INIT(4'b0100))
        N660_4 (
            .Z (_N4730),
            .I0 (tx_cnt[3]),
            .I1 (tx_cnt[2]));
	// LUT = ~I0&I1 ;

    GTP_LUT2 /* N660_5 */ #(
            .INIT(4'b0001))
        N660_5 (
            .Z (N313[4]),
            .I0 (tx_cnt[3]),
            .I1 (tx_cnt[2]));
	// LUT = ~I0&~I1 ;

    GTP_LUT4 /* N660_8 */ #(
            .INIT(16'b1111011100000000))
        N660_8 (
            .Z (_N0),
            .I0 (tx_data_valid),
            .I1 (tx_data_ready),
            .I2 (tx_cnt[3]),
            .I3 (uart_current_state_1));
	// LUT = (~I1&I3)|(~I0&I3)|(I2&I3) ;

    GTP_LUT4 /* N660_9 */ #(
            .INIT(16'b0000100000000000))
        N660_9 (
            .Z (N664),
            .I0 (tx_data_valid),
            .I1 (tx_data_ready),
            .I2 (tx_cnt[3]),
            .I3 (uart_current_state_1));
	// LUT = I0&I1&~I2&I3 ;

    GTP_LUT5M /* \N660_10[0]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[0]  (
            .Z (N660[0]),
            .I0 (fruit_data[0]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[0]));

    GTP_LUT5M /* \N660_10[1]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[1]  (
            .Z (N660[1]),
            .I0 (fruit_data[1]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[1]));

    GTP_LUT5M /* \N660_10[2]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[2]  (
            .Z (N660[2]),
            .I0 (fruit_data[2]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[2]));

    GTP_LUT5M /* \N660_10[3]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[3]  (
            .Z (N660[3]),
            .I0 (fruit_data[3]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[3]));

    GTP_LUT5M /* \N660_10[4]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[4]  (
            .Z (N660[4]),
            .I0 (fruit_data[4]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[4]));

    GTP_LUT5M /* \N660_10[5]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[5]  (
            .Z (N660[5]),
            .I0 (fruit_data[5]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[5]));

    GTP_LUT5M /* \N660_10[6]  */ #(
            .INIT(32'b00000000001010100000000010000000))
        \N660_10[6]  (
            .Z (N660[6]),
            .I0 (fruit_data[6]),
            .I1 (uart_current_state_2),
            .I2 (rx_data_valid),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1),
            .ID (rx_data[6]));

    GTP_LUT5 /* \N660_10[7]_1  */ #(
            .INIT(32'b00000000000000000000000010000000))
        \N660_10[7]_1  (
            .Z (N660[7]),
            .I0 (uart_current_state_2),
            .I1 (rx_data_valid),
            .I2 (rx_data[7]),
            .I3 (uart_current_state_0),
            .I4 (uart_current_state_1));
	// LUT = I0&I1&I2&~I3&~I4 ;

    GTP_LUT4 /* N661_1 */ #(
            .INIT(16'b1111111111111101))
        N661_1 (
            .Z (N661),
            .I0 (uart_current_state_2),
            .I1 (rx_data_valid),
            .I2 (uart_current_state_0),
            .I3 (uart_current_state_1));
	// LUT = (~I0)|(I1)|(I2)|(I3) ;

    GTP_LUT2 /* \N667_2[0]  */ #(
            .INIT(4'b0100))
        \N667_2[0]  (
            .Z (N667[0]),
            .I0 (tx_cnt[0]),
            .I1 (N683_inv));
	// LUT = ~I0&I1 ;

    GTP_LUT3 /* \N667_2[1]  */ #(
            .INIT(8'b01100000))
        \N667_2[1]  (
            .Z (N667[1]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[0]),
            .I2 (N683_inv));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;

    GTP_LUT4 /* \N667_2[2]  */ #(
            .INIT(16'b0110110000000000))
        \N667_2[2]  (
            .Z (N667[2]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[2]),
            .I2 (tx_cnt[0]),
            .I3 (N683_inv));
	// LUT = (I1&~I2&I3)|(~I0&I1&I3)|(I0&~I1&I2&I3) ;

    GTP_LUT5 /* \N667_2[3]  */ #(
            .INIT(32'b01111000111100000000000000000000))
        \N667_2[3]  (
            .Z (N667[3]),
            .I0 (tx_cnt[1]),
            .I1 (tx_cnt[2]),
            .I2 (tx_cnt[3]),
            .I3 (tx_cnt[0]),
            .I4 (N683_inv));
	// LUT = (I2&~I3&I4)|(~I1&I2&I4)|(~I0&I2&I4)|(I0&I1&~I2&I3&I4) ;

    GTP_LUT5 /* N668 */ #(
            .INIT(32'b11101010101010101110101011111111))
        N668_vname (
            .Z (N668),
            .I0 (uart_current_state_0),
            .I1 (tx_data_ready),
            .I2 (tx_data_valid),
            .I3 (uart_current_state_1),
            .I4 (uart_current_state_2));
    // defparam N668_vname.orig_name = N668;
	// LUT = (I0)|(~I3&~I4)|(I1&I2&I3) ;

    GTP_LUT5M /* N683inv */ #(
            .INIT(32'b00010011001100110010001000100010))
        N683inv (
            .Z (N683_inv),
            .I0 (tx_data_valid),
            .I1 (uart_current_state_0),
            .I2 (tx_data_ready),
            .I3 (tx_cnt[3]),
            .I4 (uart_current_state_1),
            .ID (uart_current_state_2));

    GTP_DFF_CE /* \tx_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_cnt[0]  (
            .Q (tx_cnt[0]),
            .C (N15_0),
            .CE (N668),
            .CLK (sys_clk),
            .D (N667[0]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_cnt[1]  (
            .Q (tx_cnt[1]),
            .C (N15_0),
            .CE (N668),
            .CLK (sys_clk),
            .D (N667[1]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_cnt[2]  (
            .Q (tx_cnt[2]),
            .C (N15_0),
            .CE (N668),
            .CLK (sys_clk),
            .D (N667[2]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_cnt[3]  (
            .Q (tx_cnt[3]),
            .C (N15_0),
            .CE (N668),
            .CLK (sys_clk),
            .D (N667[3]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[0]  (
            .Q (tx_data[0]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[0]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[1]  (
            .Q (tx_data[1]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[1]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[2]  (
            .Q (tx_data[2]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[2]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[3]  (
            .Q (tx_data[3]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[3]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[4]  (
            .Q (tx_data[4]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[4]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[5]  (
            .Q (tx_data[5]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[5]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[6]  (
            .Q (tx_data[6]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[6]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_CE /* \tx_data[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \tx_data[7]  (
            .Q (tx_data[7]),
            .C (N15_0),
            .CE (N661),
            .CLK (sys_clk),
            .D (N660[7]));
	// ../source/Uart/uart_decode.v:491

    GTP_DFF_C /* tx_data_valid */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        tx_data_valid_vname (
            .Q (tx_data_valid),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N5832));
    // defparam tx_data_valid_vname.orig_name = tx_data_valid;
	// ../source/Uart/uart_decode.v:491

    GTP_LUT5M /* \tx_data_valid_ce_mux[0]  */ #(
            .INIT(32'b00110011000100110011001000100010))
        \tx_data_valid_ce_mux[0]  (
            .Z (_N5832),
            .I0 (tx_data_ready),
            .I1 (N683),
            .I2 (uart_current_state_2),
            .I3 (rx_data_valid),
            .I4 (tx_data_valid),
            .ID (_N0));

    GTP_DFF_C /* uart_current_state_1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        uart_current_state_1_vname (
            .Q (uart_current_state_1),
            .C (N15_0),
            .CLK (sys_clk),
            .D (_N2));
    // defparam uart_current_state_1_vname.orig_name = uart_current_state_1;
	// ../source/Uart/uart_decode.v:462

    GTP_DFF_C /* uart_current_state_2 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        uart_current_state_2_vname (
            .Q (uart_current_state_2),
            .C (N15_0),
            .CLK (sys_clk),
            .D (N664));
    // defparam uart_current_state_2_vname.orig_name = uart_current_state_2;
	// ../source/Uart/uart_decode.v:462

    GTP_LUT3 /* \uart_current_state[2:0]_fsm[2:0]_3_3  */ #(
            .INIT(8'b11111110))
        \uart_current_state[2:0]_fsm[2:0]_3_3  (
            .Z (_N2),
            .I0 (uart_current_state_2),
            .I1 (uart_current_state_0),
            .I2 (_N0));
	// LUT = (I0)|(I1)|(I2) ;

    uart_rx uart_rx_inst (
            .rx_data (rx_data),
            .rx_data_valid (rx_data_valid),
            .N15_0 (N15_0),
            .clk (sys_clk),
            .rx_pin (uart_rx));
	// ../source/Uart/uart_decode.v:541

    uart_tx uart_tx_inst (
            .tx_data (tx_data),
            .tx_data_ready (tx_data_ready),
            .tx_pin (uart_tx),
            .N15_0 (N15_0),
            .clk (sys_clk),
            .tx_data_valid (tx_data_valid));
	// ../source/Uart/uart_decode.v:553


endmodule


module video_pll
(
    input clkin1,
    output clkout0,
    output clkout1,
    output clkout2
);
    wire clkout0_2pad;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;
    wire pll_lock;

    GTP_PLL_E1 /* u_pll_e1 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIO0(10), 
            .STATIC_RATIO1(2), 
            .STATIC_RATIO2(27), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(26), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .DYNAMIC_DUTYF_EN("FALSE"), 
            .STATIC_DUTY0(10), 
            .STATIC_DUTY1(2), 
            .STATIC_DUTY2(27), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_DUTYF(26), 
            .PHASE_ADJUST0_EN("TRUE"), 
            .PHASE_ADJUST1_EN("TRUE"), 
            .PHASE_ADJUST2_EN("TRUE"), 
            .PHASE_ADJUST3_EN("TRUE"), 
            .PHASE_ADJUST4_EN("TRUE"), 
            .DYNAMIC_PHASE0_EN("FALSE"), 
            .DYNAMIC_PHASE1_EN("FALSE"), 
            .DYNAMIC_PHASE2_EN("FALSE"), 
            .DYNAMIC_PHASE3_EN("FALSE"), 
            .DYNAMIC_PHASE4_EN("FALSE"), 
            .DYNAMIC_PHASEF_EN("FALSE"), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(2), 
            .STATIC_CPHASE1(2), 
            .STATIC_CPHASE2(2), 
            .STATIC_CPHASE3(2), 
            .STATIC_CPHASE4(2), 
            .STATIC_CPHASEF(2), 
            .CLK_CAS0_EN("FALSE"), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .BANDWIDTH("OPTIMIZED"), 
            .RSTODIV_PHASE_EN("FALSE"), 
            .SIM_DEVICE("PGL22G"))
        u_pll_e1 (
            .CPHASE0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASE4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CPHASEF (),
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTYF (),
            .PHASE0 ({1'b0, 1'b0, 1'b0}),
            .PHASE1 ({1'b0, 1'b0, 1'b0}),
            .PHASE2 ({1'b0, 1'b0, 1'b0}),
            .PHASE3 ({1'b0, 1'b0, 1'b0}),
            .PHASE4 ({1'b0, 1'b0, 1'b0}),
            .PHASEF (),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .PFDEN (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV_PHASE (1'b0));
	// ../ipcore/video_pll/video_pll.v:245


endmodule


module color_bar
(
    input N15_0,
    input clk,
    output de,
    output hs,
    output vs
);
    wire [11:0] N43;
    wire N224;
    wire N231;
    wire N239;
    wire [11:0] N257;
    wire _N1647;
    wire _N1648;
    wire _N1649;
    wire _N1650;
    wire _N1651;
    wire _N1652;
    wire _N1653;
    wire _N1654;
    wire _N1655;
    wire _N1656;
    wire _N1657;
    wire _N1660;
    wire _N1661;
    wire _N1662;
    wire _N1663;
    wire _N1664;
    wire _N1665;
    wire _N1666;
    wire _N1667;
    wire _N1668;
    wire _N1669;
    wire _N1670;
    wire _N4933;
    wire _N4944;
    wire _N4949;
    wire _N4965;
    wire _N4974;
    wire _N4981;
    wire _N4983;
    wire _N5854;
    wire _N5855;
    wire _N5856;
    wire _N5857;
    wire _N6078;
    wire _N6181;
    wire _N6213;
    wire _N6239;
    wire _N6240;
    wire _N6241;
    wire h_active;
    wire [11:0] h_cnt;
    wire hs_reg;
    wire v_active;
    wire [11:0] v_cnt;
    wire video_active;
    wire vs_reg;

    GTP_LUT2 /* N0 */ #(
            .INIT(4'b1000))
        N0 (
            .Z (video_active),
            .I0 (h_active),
            .I1 (v_active));
	// LUT = I0&I1 ;
	// ../source/Peripheral/Hdmi/color_bar.v:155

    GTP_LUT5CARRY /* N13_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_1 (
            .COUT (_N1647),
            .Z (N257[0]),
            .CIN (),
            .I0 (h_cnt[0]),
            .I1 (N224),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_2 (
            .COUT (_N1648),
            .Z (N257[1]),
            .CIN (_N1647),
            .I0 (h_cnt[0]),
            .I1 (N224),
            .I2 (h_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_3 (
            .COUT (_N1649),
            .Z (N257[2]),
            .CIN (_N1648),
            .I0 (),
            .I1 (h_cnt[2]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_4 (
            .COUT (_N1650),
            .Z (N257[3]),
            .CIN (_N1649),
            .I0 (),
            .I1 (h_cnt[3]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_5 (
            .COUT (_N1651),
            .Z (N257[4]),
            .CIN (_N1650),
            .I0 (),
            .I1 (h_cnt[4]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_6 (
            .COUT (_N1652),
            .Z (N257[5]),
            .CIN (_N1651),
            .I0 (),
            .I1 (h_cnt[5]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_7 (
            .COUT (_N1653),
            .Z (N257[6]),
            .CIN (_N1652),
            .I0 (),
            .I1 (h_cnt[6]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_8 (
            .COUT (_N1654),
            .Z (N257[7]),
            .CIN (_N1653),
            .I0 (),
            .I1 (h_cnt[7]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_9 (
            .COUT (_N1655),
            .Z (N257[8]),
            .CIN (_N1654),
            .I0 (),
            .I1 (h_cnt[8]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_10 (
            .COUT (_N1656),
            .Z (N257[9]),
            .CIN (_N1655),
            .I0 (),
            .I1 (h_cnt[9]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_11 (
            .COUT (_N1657),
            .Z (N257[10]),
            .CIN (_N1656),
            .I0 (),
            .I1 (h_cnt[10]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N13_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N13_12 (
            .COUT (),
            .Z (N257[11]),
            .CIN (_N1657),
            .I0 (),
            .I1 (h_cnt[11]),
            .I2 (),
            .I3 (N224),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:183

    GTP_LUT5CARRY /* N42_1 */ #(
            .INIT(32'b00010001000100010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_1 (
            .COUT (_N1660),
            .Z (N43[0]),
            .CIN (),
            .I0 (v_cnt[0]),
            .I1 (N239),
            .I2 (),
            .I3 (),
            .I4 (1'b1),
            .ID ());
	// LUT = (~I0 & ~I1) ;
	// CARRY = I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_2 */ #(
            .INIT(32'b00010010000100100010000000100000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_2 (
            .COUT (_N1661),
            .Z (N43[1]),
            .CIN (_N1660),
            .I0 (v_cnt[0]),
            .I1 (N239),
            .I2 (v_cnt[1]),
            .I3 (),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I2) | (~I0 & ~I1 & I2) ;
	// CARRY = (I0 & ~I1 & I2) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_3 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_3 (
            .COUT (_N1662),
            .Z (N43[2]),
            .CIN (_N1661),
            .I0 (),
            .I1 (v_cnt[2]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_4 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_4 (
            .COUT (_N1663),
            .Z (N43[3]),
            .CIN (_N1662),
            .I0 (),
            .I1 (v_cnt[3]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_5 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_5 (
            .COUT (_N1664),
            .Z (N43[4]),
            .CIN (_N1663),
            .I0 (),
            .I1 (v_cnt[4]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_6 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_6 (
            .COUT (_N1665),
            .Z (N43[5]),
            .CIN (_N1664),
            .I0 (),
            .I1 (v_cnt[5]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_7 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_7 (
            .COUT (_N1666),
            .Z (N43[6]),
            .CIN (_N1665),
            .I0 (),
            .I1 (v_cnt[6]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_8 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_8 (
            .COUT (_N1667),
            .Z (N43[7]),
            .CIN (_N1666),
            .I0 (),
            .I1 (v_cnt[7]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_9 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_9 (
            .COUT (_N1668),
            .Z (N43[8]),
            .CIN (_N1667),
            .I0 (),
            .I1 (v_cnt[8]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_10 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_10 (
            .COUT (_N1669),
            .Z (N43[9]),
            .CIN (_N1668),
            .I0 (),
            .I1 (v_cnt[9]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_11 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_11 (
            .COUT (_N1670),
            .Z (N43[10]),
            .CIN (_N1669),
            .I0 (),
            .I1 (v_cnt[10]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT5CARRY /* N42_12 */ #(
            .INIT(32'b00000000011001100000000011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        N42_12 (
            .COUT (),
            .Z (N43[11]),
            .CIN (_N1670),
            .I0 (),
            .I1 (v_cnt[11]),
            .I2 (),
            .I3 (N239),
            .I4 (1'b0),
            .ID ());
	// LUT = (I0 & ~I1 & ~I3) | (~I0 & I1 & ~I3) ;
	// CARRY = (I1 & ~I3) ? CIN : I4 ;
	// ../source/Peripheral/Hdmi/color_bar.v:204

    GTP_LUT4 /* N80_8 */ #(
            .INIT(16'b0000000100000000))
        N80_8 (
            .Z (_N4981),
            .I0 (v_cnt[0]),
            .I1 (v_cnt[5]),
            .I2 (v_cnt[2]),
            .I3 (_N4949));
	// LUT = ~I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N80_10 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N80_10 (
            .Z (_N4933),
            .I0 (v_cnt[6]),
            .I1 (v_cnt[4]),
            .I2 (v_cnt[10]),
            .I3 (v_cnt[11]),
            .I4 (v_cnt[7]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT3 /* N89_4 */ #(
            .INIT(8'b00010000))
        N89_4 (
            .Z (_N6213),
            .I0 (v_cnt[9]),
            .I1 (v_cnt[8]),
            .I2 (_N4933));
	// LUT = ~I0&~I1&I2 ;

    GTP_LUT4 /* N89_5 */ #(
            .INIT(16'b0000001000000000))
        N89_5 (
            .Z (_N4949),
            .I0 (_N4933),
            .I1 (v_cnt[9]),
            .I2 (v_cnt[8]),
            .I3 (N231));
	// LUT = I0&~I1&~I2&I3 ;

    GTP_LUT5 /* N103_1 */ #(
            .INIT(32'b00000010000000000000000000000000))
        N103_1 (
            .Z (_N6241),
            .I0 (v_cnt[5]),
            .I1 (v_cnt[3]),
            .I2 (v_cnt[1]),
            .I3 (v_cnt[2]),
            .I4 (v_cnt[0]));
	// LUT = I0&~I1&~I2&I3&I4 ;

    GTP_LUT4 /* N103_4 */ #(
            .INIT(16'b0000010000000000))
        N103_4 (
            .Z (_N4974),
            .I0 (v_cnt[3]),
            .I1 (v_cnt[2]),
            .I2 (v_cnt[1]),
            .I3 (v_cnt[5]));
	// LUT = ~I0&I1&~I2&I3 ;

    GTP_LUT5 /* N224_2 */ #(
            .INIT(32'b00100000000000000000000000000000))
        N224_2 (
            .Z (N224),
            .I0 (h_cnt[8]),
            .I1 (h_cnt[7]),
            .I2 (h_cnt[10]),
            .I3 (h_cnt[5]),
            .I4 (_N4965));
	// LUT = I0&~I1&I2&I3&I4 ;

    GTP_LUT5 /* N224_4 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N224_4 (
            .Z (_N4965),
            .I0 (h_cnt[3]),
            .I1 (h_cnt[9]),
            .I2 (h_cnt[4]),
            .I3 (h_cnt[6]),
            .I4 (_N6240));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT3 /* N226_5 */ #(
            .INIT(8'b00000100))
        N226_5 (
            .Z (_N6239),
            .I0 (h_cnt[6]),
            .I1 (h_cnt[4]),
            .I2 (h_cnt[9]));
	// LUT = ~I0&I1&~I2 ;

    GTP_LUT4 /* N226_6 */ #(
            .INIT(16'b0010000000000000))
        N226_6 (
            .Z (_N6240),
            .I0 (h_cnt[1]),
            .I1 (h_cnt[11]),
            .I2 (h_cnt[0]),
            .I3 (h_cnt[2]));
	// LUT = I0&~I1&I2&I3 ;

    GTP_LUT4 /* N226_7 */ #(
            .INIT(16'b0001000000000000))
        N226_7 (
            .Z (_N4944),
            .I0 (h_cnt[9]),
            .I1 (h_cnt[6]),
            .I2 (h_cnt[4]),
            .I3 (_N6240));
	// LUT = ~I0&~I1&I2&I3 ;

    GTP_LUT5 /* N231_4 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N231_4 (
            .Z (_N4983),
            .I0 (_N6239),
            .I1 (h_cnt[8]),
            .I2 (h_cnt[3]),
            .I3 (h_cnt[5]),
            .I4 (_N6240));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT5 /* N231_9 */ #(
            .INIT(32'b00000000000000000000000000000001))
        N231_9 (
            .Z (_N6078),
            .I0 (h_cnt[7]),
            .I1 (h_cnt[5]),
            .I2 (h_cnt[10]),
            .I3 (h_cnt[3]),
            .I4 (h_cnt[8]));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    GTP_LUT5 /* N231_10 */ #(
            .INIT(32'b00000000001000000000000000000000))
        N231_10 (
            .Z (N231),
            .I0 (_N6078),
            .I1 (h_cnt[9]),
            .I2 (h_cnt[4]),
            .I3 (h_cnt[6]),
            .I4 (_N6240));
	// LUT = I0&~I1&I2&~I3&I4 ;

    GTP_LUT5 /* N239_13 */ #(
            .INIT(32'b10000000000000000000000000000000))
        N239_13 (
            .Z (N239),
            .I0 (_N4974),
            .I1 (v_cnt[0]),
            .I2 (v_cnt[8]),
            .I3 (v_cnt[9]),
            .I4 (_N4933));
	// LUT = I0&I1&I2&I3&I4 ;

    GTP_LUT4 /* N240_8 */ #(
            .INIT(16'b0000000000000010))
        N240_8 (
            .Z (_N6181),
            .I0 (h_cnt[7]),
            .I1 (h_cnt[5]),
            .I2 (h_cnt[10]),
            .I3 (h_cnt[8]));
	// LUT = I0&~I1&~I2&~I3 ;

    GTP_DFF_C /* h_active */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        h_active_vname (
            .Q (h_active),
            .C (N15_0),
            .CLK (clk),
            .D (_N5855));
    // defparam h_active_vname.orig_name = h_active;
	// ../source/Peripheral/Hdmi/color_bar.v:221

    GTP_LUT4 /* \h_active_ce_mux[0]  */ #(
            .INIT(16'b1011000111110000))
        \h_active_ce_mux[0]  (
            .Z (_N5855),
            .I0 (h_cnt[7]),
            .I1 (h_cnt[10]),
            .I2 (h_active),
            .I3 (_N4983));
	// LUT = (I2&~I3)|(I0&I2)|(~I0&~I1&I3) ;

    GTP_DFF_C /* \h_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[0]  (
            .Q (h_cnt[0]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[0]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[1]  (
            .Q (h_cnt[1]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[1]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[2]  (
            .Q (h_cnt[2]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[2]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[3]  (
            .Q (h_cnt[3]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[3]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[4]  (
            .Q (h_cnt[4]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[4]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[5]  (
            .Q (h_cnt[5]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[5]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[6]  (
            .Q (h_cnt[6]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[6]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[7]  (
            .Q (h_cnt[7]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[7]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[8]  (
            .Q (h_cnt[8]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[8]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[9]  (
            .Q (h_cnt[9]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[9]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[10]  (
            .Q (h_cnt[10]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[10]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* \h_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \h_cnt[11]  (
            .Q (h_cnt[11]),
            .C (N15_0),
            .CLK (clk),
            .D (N257[11]));
	// ../source/Peripheral/Hdmi/color_bar.v:176

    GTP_DFF_C /* hs_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        hs_reg_vname (
            .Q (hs_reg),
            .C (N15_0),
            .CLK (clk),
            .D (_N5854));
    // defparam hs_reg_vname.orig_name = hs_reg;
	// ../source/Peripheral/Hdmi/color_bar.v:209

    GTP_LUT5 /* \hs_reg_ce_mux[0]  */ #(
            .INIT(32'b00010101010000001111111100000000))
        \hs_reg_ce_mux[0]  (
            .Z (_N5854),
            .I0 (_N6078),
            .I1 (_N6181),
            .I2 (h_cnt[3]),
            .I3 (hs_reg),
            .I4 (_N4944));
	// LUT = (I3&~I4)|(~I0&~I2&I3)|(~I0&~I1&I3)|(~I0&I1&I2&~I3&I4) ;

    GTP_DFF_C /* hs_reg_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        hs_reg_d0 (
            .Q (hs),
            .C (N15_0),
            .CLK (clk),
            .D (hs_reg));
	// ../source/Peripheral/Hdmi/color_bar.v:160

    GTP_DFF_C /* v_active */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        v_active_vname (
            .Q (v_active),
            .C (N15_0),
            .CLK (clk),
            .D (_N5857));
    // defparam v_active_vname.orig_name = v_active;
	// ../source/Peripheral/Hdmi/color_bar.v:245

    GTP_LUT5 /* \v_active_ce_mux[0]  */ #(
            .INIT(32'b11011100010100001111000011110000))
        \v_active_ce_mux[0]  (
            .Z (_N5857),
            .I0 (N239),
            .I1 (_N6213),
            .I2 (v_active),
            .I3 (_N6241),
            .I4 (N231));
	// LUT = (I2&~I4)|(~I0&I2)|(I1&I3&I4) ;

    GTP_DFF_CE /* \v_cnt[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[0]  (
            .Q (v_cnt[0]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[0]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[1]  (
            .Q (v_cnt[1]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[1]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[2]  (
            .Q (v_cnt[2]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[2]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[3]  (
            .Q (v_cnt[3]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[3]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[4]  (
            .Q (v_cnt[4]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[4]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[5]  (
            .Q (v_cnt[5]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[5]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[6]  (
            .Q (v_cnt[6]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[6]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[7]  (
            .Q (v_cnt[7]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[7]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[8]  (
            .Q (v_cnt[8]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[8]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[9]  (
            .Q (v_cnt[9]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[9]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[10]  (
            .Q (v_cnt[10]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[10]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_CE /* \v_cnt[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \v_cnt[11]  (
            .Q (v_cnt[11]),
            .C (N15_0),
            .CE (N231),
            .CLK (clk),
            .D (N43[11]));
	// ../source/Peripheral/Hdmi/color_bar.v:196

    GTP_DFF_C /* video_active_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_active_d0 (
            .Q (de),
            .C (N15_0),
            .CLK (clk),
            .D (video_active));
	// ../source/Peripheral/Hdmi/color_bar.v:160

    GTP_DFF_C /* vs_reg */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        vs_reg_vname (
            .Q (vs_reg),
            .C (N15_0),
            .CLK (clk),
            .D (_N5856));
    // defparam vs_reg_vname.orig_name = vs_reg;
	// ../source/Peripheral/Hdmi/color_bar.v:233

    GTP_LUT4 /* \vs_reg_ce_mux[0]  */ #(
            .INIT(16'b1000011010101010))
        \vs_reg_ce_mux[0]  (
            .Z (_N5856),
            .I0 (vs_reg),
            .I1 (v_cnt[3]),
            .I2 (v_cnt[1]),
            .I3 (_N4981));
	// LUT = (I0&~I3)|(I0&~I1&~I2)|(I0&I1&I2)|(~I0&I1&~I2&I3) ;

    GTP_DFF_C /* vs_reg_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        vs_reg_d0 (
            .Q (vs),
            .C (N15_0),
            .CLK (clk),
            .D (vs_reg));
	// ../source/Peripheral/Hdmi/color_bar.v:160


endmodule


module video_timing_data
(
    input [15:0] read_data,
    input N15_0,
    input N21,
    input read_req_ack,
    input video_clk,
    output [15:0] vout_data,
    output de,
    output hs,
    output read_en,
    output read_req,
    output vs
);
    wire [15:0] N23;
    wire _N5853;
    wire video_de_d0;
    wire video_hs;
    wire video_hs_d0;
    wire video_vs;
    wire video_vs_d0;

    GTP_LUT2 /* \N23[0]  */ #(
            .INIT(4'b1000))
        \N23[0]  (
            .Z (N23[0]),
            .I0 (video_de_d0),
            .I1 (read_data[0]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[1]  */ #(
            .INIT(4'b1000))
        \N23[1]  (
            .Z (N23[1]),
            .I0 (video_de_d0),
            .I1 (read_data[1]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[2]  */ #(
            .INIT(4'b1000))
        \N23[2]  (
            .Z (N23[2]),
            .I0 (video_de_d0),
            .I1 (read_data[2]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[3]  */ #(
            .INIT(4'b1000))
        \N23[3]  (
            .Z (N23[3]),
            .I0 (video_de_d0),
            .I1 (read_data[3]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[4]  */ #(
            .INIT(4'b1000))
        \N23[4]  (
            .Z (N23[4]),
            .I0 (video_de_d0),
            .I1 (read_data[4]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[5]  */ #(
            .INIT(4'b1000))
        \N23[5]  (
            .Z (N23[5]),
            .I0 (video_de_d0),
            .I1 (read_data[5]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[6]  */ #(
            .INIT(4'b1000))
        \N23[6]  (
            .Z (N23[6]),
            .I0 (video_de_d0),
            .I1 (read_data[6]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[7]  */ #(
            .INIT(4'b1000))
        \N23[7]  (
            .Z (N23[7]),
            .I0 (video_de_d0),
            .I1 (read_data[7]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[8]  */ #(
            .INIT(4'b1000))
        \N23[8]  (
            .Z (N23[8]),
            .I0 (video_de_d0),
            .I1 (read_data[8]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[9]  */ #(
            .INIT(4'b1000))
        \N23[9]  (
            .Z (N23[9]),
            .I0 (video_de_d0),
            .I1 (read_data[9]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[10]  */ #(
            .INIT(4'b1000))
        \N23[10]  (
            .Z (N23[10]),
            .I0 (video_de_d0),
            .I1 (read_data[10]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[11]  */ #(
            .INIT(4'b1000))
        \N23[11]  (
            .Z (N23[11]),
            .I0 (video_de_d0),
            .I1 (read_data[11]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[12]  */ #(
            .INIT(4'b1000))
        \N23[12]  (
            .Z (N23[12]),
            .I0 (video_de_d0),
            .I1 (read_data[12]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[13]  */ #(
            .INIT(4'b1000))
        \N23[13]  (
            .Z (N23[13]),
            .I0 (video_de_d0),
            .I1 (read_data[13]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[14]  */ #(
            .INIT(4'b1000))
        \N23[14]  (
            .Z (N23[14]),
            .I0 (video_de_d0),
            .I1 (read_data[14]));
	// LUT = I0&I1 ;

    GTP_LUT2 /* \N23[15]  */ #(
            .INIT(4'b1000))
        \N23[15]  (
            .Z (N23[15]),
            .I0 (video_de_d0),
            .I1 (read_data[15]));
	// LUT = I0&I1 ;

    color_bar color_bar_m0 (
            .de (read_en),
            .hs (video_hs),
            .vs (video_vs),
            .N15_0 (N15_0),
            .clk (video_clk));
	// ../source/Peripheral/Hdmi/video_timing_data.v:76

    GTP_DFF_C /* read_req */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        read_req_vname (
            .Q (read_req),
            .C (N15_0),
            .CLK (video_clk),
            .D (_N5853));
    // defparam read_req_vname.orig_name = read_req;
	// ../source/Peripheral/Hdmi/video_timing_data.v:66

    GTP_LUT4 /* \read_req_ce_mux[0]  */ #(
            .INIT(16'b0101110100001100))
        \read_req_ce_mux[0]  (
            .Z (_N5853),
            .I0 (read_req_ack),
            .I1 (video_vs_d0),
            .I2 (video_vs),
            .I3 (read_req));
	// LUT = (I1&~I2)|(~I0&I3) ;

    GTP_DFF_C /* video_de_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_de_d0_vname (
            .Q (video_de_d0),
            .C (N15_0),
            .CLK (video_clk),
            .D (read_en));
    // defparam video_de_d0_vname.orig_name = video_de_d0;
	// ../source/Peripheral/Hdmi/video_timing_data.v:36

    GTP_DFF_E /* video_de_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_de_d1 (
            .Q (de),
            .CE (N21),
            .CLK (video_clk),
            .D (video_de_d0));
	// ../source/Peripheral/Hdmi/video_timing_data.v:36

    GTP_DFF_C /* video_hs_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_hs_d0_vname (
            .Q (video_hs_d0),
            .C (N15_0),
            .CLK (video_clk),
            .D (video_hs));
    // defparam video_hs_d0_vname.orig_name = video_hs_d0;
	// ../source/Peripheral/Hdmi/video_timing_data.v:36

    GTP_DFF_E /* video_hs_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_hs_d1 (
            .Q (hs),
            .CE (N21),
            .CLK (video_clk),
            .D (video_hs_d0));
	// ../source/Peripheral/Hdmi/video_timing_data.v:36

    GTP_DFF_C /* video_vs_d0 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_vs_d0_vname (
            .Q (video_vs_d0),
            .C (N15_0),
            .CLK (video_clk),
            .D (video_vs));
    // defparam video_vs_d0_vname.orig_name = video_vs_d0;
	// ../source/Peripheral/Hdmi/video_timing_data.v:36

    GTP_DFF_E /* video_vs_d1 */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        video_vs_d1 (
            .Q (vs),
            .CE (N21),
            .CLK (video_clk),
            .D (video_vs_d0));
	// ../source/Peripheral/Hdmi/video_timing_data.v:36

    GTP_DFF_C /* \vout_data_r[0]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[0]  (
            .Q (vout_data[0]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[0]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[1]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[1]  (
            .Q (vout_data[1]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[1]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[2]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[2]  (
            .Q (vout_data[2]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[2]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[3]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[3]  (
            .Q (vout_data[3]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[3]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[4]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[4]  (
            .Q (vout_data[4]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[4]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[5]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[5]  (
            .Q (vout_data[5]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[5]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[6]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[6]  (
            .Q (vout_data[6]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[6]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[7]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[7]  (
            .Q (vout_data[7]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[7]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[8]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[8]  (
            .Q (vout_data[8]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[8]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[9]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[9]  (
            .Q (vout_data[9]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[9]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[10]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[10]  (
            .Q (vout_data[10]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[10]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[11]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[11]  (
            .Q (vout_data[11]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[11]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[12]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[12]  (
            .Q (vout_data[12]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[12]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[13]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[13]  (
            .Q (vout_data[13]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[13]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[14]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[14]  (
            .Q (vout_data[14]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[14]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56

    GTP_DFF_C /* \vout_data_r[15]  */ #(
            .GRS_EN("TRUE"), 
            .INIT(1'b0))
        \vout_data_r[15]  (
            .Q (vout_data[15]),
            .C (N15_0),
            .CLK (video_clk),
            .D (N23[15]));
	// ../source/Peripheral/Hdmi/video_timing_data.v:56


endmodule


module top
(
    input [7:0] cmos_db,
    input [1:0] key_button,
    input cmos_href,
    input cmos_pclk,
    input cmos_vsync,
    input pad_loop_in,
    input pad_loop_in_h,
    input rst_n,
    input sd_miso,
    input sys_clk,
    input uart_rx,
    input weight_ctrl_button,
    output [2:0] led_out,
    output [15:0] pad_addr_ch0,
    output [2:0] pad_ba_ch0,
    output [1:0] pad_dm_rdqs_ch0,
    output [2:0] tmds_data_n,
    output [2:0] tmds_data_p,
    output cmos_xclk,
    output led_t,
    output pad_casn_ch0,
    output pad_cke_ch0,
    output pad_csn_ch0,
    output pad_ddr_clk_w,
    output pad_ddr_clkn_w,
    output pad_loop_out,
    output pad_loop_out_h,
    output pad_odt_ch0,
    output pad_rasn_ch0,
    output pad_rstn_ch0,
    output pad_wen_ch0,
    output sd_dclk,
    output sd_mosi,
    output sd_ncs,
    output tmds_clk_n,
    output tmds_clk_p,
    output uart_tx,
    inout [15:0] pad_dq_ch0,
    inout [1:0] pad_dqs_ch0,
    inout [1:0] pad_dqsn_ch0,
    inout cmos_scl,
    inout cmos_sda
);
    wire N15;
    wire N15_0;
    wire N24_0;
    wire _N0;
    wire _N1;
    wire _N811;
    wire _N813;
    wire _N817;
    wire _N818;
    wire _N821;
    wire _N822;
    wire _N823;
    wire _N824;
    wire _N827;
    wire _N830;
    wire _N831;
    wire _N833;
    wire _N837;
    wire _N838;
    wire _N839;
    wire _N840;
    wire _N841;
    wire _N842;
    wire _N843;
    wire _N844;
    wire _N845;
    wire _N846;
    wire _N847;
    wire _N848;
    wire _N849;
    wire _N850;
    wire _N852;
    wire _N853;
    wire _N854;
    wire _N855;
    wire _N856;
    wire _N857;
    wire _N858;
    wire _N859;
    wire _N860;
    wire _N861;
    wire _N862;
    wire _N863;
    wire _N864;
    wire _N865;
    wire _N3173;
    wire _N3176;
    wire _N3177;
    wire _N4773;
    wire axi_clk;
    wire [15:0] cmos_16bit_data;
    wire cmos_pclk_g;
    wire [1:0] cmos_read_addr_index;
    wire [1:0] cmos_write_addr_index;
(* PAP_MARK_DEBUG="true" *)    wire cmos_write_en;
(* PAP_MARK_DEBUG="true" *)    wire cmos_write_req;
    wire cmos_write_req_ack;
    wire cmos_xclk_w;
    wire ddr_init_done;
    wire de;
    wire hs;
    wire \i2c_config_m0/scl_padoen_o ;
    wire \i2c_config_m0/sda_padoen_o ;
    wire is_color_mode_o;
    wire is_count_mode_o;
    wire is_detect_mode_o;
    wire [9:0] lut_index;
    wire [7:0] nt_cmos_db;
    wire nt_cmos_href;
    wire nt_cmos_pclk;
    wire nt_cmos_vsync;
    wire nt_cmos_xclk;
    wire [1:0] nt_key_button;
    wire [2:0] nt_led_out;
    wire nt_led_t;
    wire nt_rst_n;
    wire nt_sd_dclk;
    wire nt_sd_miso;
    wire nt_sd_mosi;
    wire nt_sd_ncs;
    wire nt_sys_clk;
    wire nt_uart_rx;
    wire nt_uart_tx;
    wire nt_weight_ctrl_button;
    wire [23:0] rd_burst_addr;
    wire [63:0] rd_burst_data;
(* PAP_MARK_DEBUG="true" *)    wire rd_burst_data_valid;
(* PAP_MARK_DEBUG="true" *)    wire rd_burst_finish;
    wire [9:0] rd_burst_len;
(* PAP_MARK_DEBUG="true" *)    wire rd_burst_req;
    wire [15:0] read_data;
    wire read_en;
(* PAP_MARK_DEBUG="true" *)    wire read_req;
    wire read_req_ack;
    wire [63:0] s00_axi_araddr;
    wire [7:0] s00_axi_arlen;
    wire s00_axi_arready;
    wire s00_axi_arvalid;
    wire [63:0] s00_axi_awaddr;
    wire [7:0] s00_axi_awlen;
    wire s00_axi_awready;
    wire s00_axi_awvalid;
    wire s00_axi_bready;
    wire s00_axi_rlast;
    wire s00_axi_wlast;
    wire s00_axi_wready;
    wire sd_card_clk;
    wire sys_clk_g;
    wire \u_aq_axi_master/N5 ;
    wire \u_aq_axi_master/rd_first_data ;
    wire \u_aq_axi_master/reg_wvalid ;
    wire \u_key_top/current_state_0 ;
    wire [3:0] \u_uart_decode/tx_cnt ;
    wire \u_uart_decode/tx_data_ready ;
    wire \u_uart_decode/tx_data_valid ;
    wire \u_uart_decode/uart_current_state_1 ;
    wire \u_uart_decode/uart_current_state_2 ;
    wire video_clk;
    wire video_clk5x;
    wire video_clk5x_w;
    wire video_clk_w;
    wire [15:0] vout_data;
    wire vs;
    wire [23:0] wr_burst_addr;
    wire [63:0] wr_burst_data;
(* PAP_MARK_DEBUG="true" *)    wire wr_burst_data_req;
(* PAP_MARK_DEBUG="true" *)    wire wr_burst_finish;
    wire [9:0] wr_burst_len;
(* PAP_MARK_DEBUG="true" *)    wire wr_burst_req;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[2]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[3]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[4]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[5]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[6]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[7]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[8]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[9]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[10]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[11]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[12]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[13]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[14]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[15]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[16]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[17]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[18]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[19]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[20]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[21]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[22]_floating ;
    wire \frame_read_write_m0_frame_fifo_read_m0/N93[23]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[2]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[3]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[4]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[5]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[6]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[7]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[8]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[9]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[10]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[11]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[12]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[13]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[14]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[15]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[16]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[17]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[18]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[19]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[20]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[21]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[22]_floating ;
    wire \frame_read_write_m0_frame_fifo_write_m0/N81[23]_floating ;
    wire \frame_read_write_m0_rd_burst_addr[0]_floating ;
    wire \frame_read_write_m0_rd_burst_addr[1]_floating ;
    wire \frame_read_write_m0_rd_burst_addr[2]_floating ;
    wire \frame_read_write_m0_rd_burst_addr[3]_floating ;
    wire \frame_read_write_m0_rd_burst_addr[4]_floating ;
    wire \frame_read_write_m0_rd_burst_addr[5]_floating ;
    wire \frame_read_write_m0_rd_burst_len[0]_floating ;
    wire \frame_read_write_m0_rd_burst_len[1]_floating ;
    wire \frame_read_write_m0_rd_burst_len[2]_floating ;
    wire \frame_read_write_m0_rd_burst_len[3]_floating ;
    wire \frame_read_write_m0_rd_burst_len[4]_floating ;
    wire \frame_read_write_m0_rd_burst_len[5]_floating ;
    wire \frame_read_write_m0_rd_burst_len[7]_floating ;
    wire \frame_read_write_m0_rd_burst_len[8]_floating ;
    wire \frame_read_write_m0_rd_burst_len[9]_floating ;
    wire \frame_read_write_m0_wr_burst_addr[0]_floating ;
    wire \frame_read_write_m0_wr_burst_addr[1]_floating ;
    wire \frame_read_write_m0_wr_burst_addr[2]_floating ;
    wire \frame_read_write_m0_wr_burst_addr[3]_floating ;
    wire \frame_read_write_m0_wr_burst_addr[4]_floating ;
    wire \frame_read_write_m0_wr_burst_addr[5]_floating ;
    wire \frame_read_write_m0_wr_burst_len[0]_floating ;
    wire \frame_read_write_m0_wr_burst_len[1]_floating ;
    wire \frame_read_write_m0_wr_burst_len[2]_floating ;
    wire \frame_read_write_m0_wr_burst_len[3]_floating ;
    wire \frame_read_write_m0_wr_burst_len[4]_floating ;
    wire \frame_read_write_m0_wr_burst_len[5]_floating ;
    wire \frame_read_write_m0_wr_burst_len[7]_floating ;
    wire \frame_read_write_m0_wr_burst_len[8]_floating ;
    wire \frame_read_write_m0_wr_burst_len[9]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[0]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[1]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[2]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[3]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[4]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[5]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[6]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[7]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[8]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[9]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[10]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[11]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[12]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[13]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[14]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[15]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[16]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[19]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[20]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[21]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[22]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[23]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[24]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[25]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[26]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[27]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[28]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[29]_floating ;
    wire \lut_ov5640_rgb565_1024_768_m0_lut_data[30]_floating ;
    wire \sd_card_weight_inst_state_code[1]_floating ;
    wire \sd_card_weight_inst_state_code[2]_floating ;
    wire \sd_card_weight_inst_state_code[3]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[0]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[1]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[2]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[3]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[4]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[5]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[6]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[7]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[8]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[9]_floating ;
    wire \u_aq_axi_master_M_AXI_ARADDR[10]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[0]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[1]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[2]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[3]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[4]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[5]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[6]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[7]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[8]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[9]_floating ;
    wire \u_aq_axi_master_M_AXI_AWADDR[10]_floating ;
    wire \u_aq_axi_master_N120[0]_floating ;
    wire \u_aq_axi_master_N120[1]_floating ;
    wire \u_aq_axi_master_N120[2]_floating ;
    wire \u_aq_axi_master_N120[11]_floating ;
    wire \u_aq_axi_master_N120[12]_floating ;
    wire \u_aq_axi_master_N120[13]_floating ;
    wire \u_aq_axi_master_N120[14]_floating ;
    wire \u_aq_axi_master_N120[15]_floating ;
    wire \u_aq_axi_master_N120[16]_floating ;
    wire \u_aq_axi_master_N120[17]_floating ;
    wire \u_aq_axi_master_N120[18]_floating ;
    wire \u_aq_axi_master_N120[19]_floating ;
    wire \u_aq_axi_master_N120[20]_floating ;
    wire \u_aq_axi_master_N120[21]_floating ;
    wire \u_aq_axi_master_N120[22]_floating ;
    wire \u_aq_axi_master_N120[23]_floating ;
    wire \u_aq_axi_master_N120[24]_floating ;
    wire \u_aq_axi_master_N120[25]_floating ;
    wire \u_aq_axi_master_N120[26]_floating ;
    wire \u_aq_axi_master_N120[27]_floating ;
    wire \u_aq_axi_master_N120[28]_floating ;
    wire \u_aq_axi_master_N120[29]_floating ;
    wire \u_aq_axi_master_N120[30]_floating ;
    wire \u_aq_axi_master_N120[31]_floating ;
    wire \u_aq_axi_master_N245[0]_floating ;
    wire \u_aq_axi_master_N245[1]_floating ;
    wire \u_aq_axi_master_N245[2]_floating ;
    wire \u_aq_axi_master_N245[11]_floating ;
    wire \u_aq_axi_master_N245[12]_floating ;
    wire \u_aq_axi_master_N245[13]_floating ;
    wire \u_aq_axi_master_N245[14]_floating ;
    wire \u_aq_axi_master_N245[15]_floating ;
    wire \u_aq_axi_master_N245[16]_floating ;
    wire \u_aq_axi_master_N245[17]_floating ;
    wire \u_aq_axi_master_N245[18]_floating ;
    wire \u_aq_axi_master_N245[19]_floating ;
    wire \u_aq_axi_master_N245[20]_floating ;
    wire \u_aq_axi_master_N245[21]_floating ;
    wire \u_aq_axi_master_N245[22]_floating ;
    wire \u_aq_axi_master_N245[23]_floating ;
    wire \u_aq_axi_master_N245[24]_floating ;
    wire \u_aq_axi_master_N245[25]_floating ;
    wire \u_aq_axi_master_N245[26]_floating ;
    wire \u_aq_axi_master_N245[27]_floating ;
    wire \u_aq_axi_master_N245[28]_floating ;
    wire \u_aq_axi_master_N245[29]_floating ;
    wire \u_aq_axi_master_N245[30]_floating ;
    wire \u_aq_axi_master_N245[31]_floating ;
    wire \u_key_top_led_indicate_o[3]_floating ;
    wire \u_uart_decode_tx_cnt[0]_floating ;
    wire \u_uart_decode_tx_cnt[1]_floating ;
    wire \u_uart_decode_tx_cnt[2]_floating ;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

    GTP_INV N9 (
            .Z (sd_card_clk),
            .I (sys_clk_g));

    GTP_LUT1 /* N15 */ #(
            .INIT(2'b01))
        N15_vname (
            .Z (N15),
            .I0 (nt_rst_n));
    // defparam N15_vname.orig_name = N15;
	// LUT = ~I0 ;

    GTP_INV N15_0_vname (
            .Z (N15_0),
            .I (nt_rst_n));
    // defparam N15_0_vname.orig_name = N15_0;

    GTP_INV N24_0_vname (
            .Z (N24_0),
            .I (ddr_init_done));
    // defparam N24_0_vname.orig_name = N24_0;

    cmos_8_16bit cmos_8_16bit_m0 (
            .pdata_o (cmos_16bit_data),
            .pdata_i (nt_cmos_db),
            .de_o (cmos_write_en),
            .N15_0 (N15_0),
            .de_i (nt_cmos_href),
            .pclk (cmos_pclk_g));
	// ../source/top.v:204

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="E18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[0]  (
            .O (nt_cmos_db[0]),
            .I (cmos_db[0]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="D18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[1]  (
            .O (nt_cmos_db[1]),
            .I (cmos_db[1]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="F14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[2]  (
            .O (nt_cmos_db[2]),
            .I (cmos_db[2]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="F13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[3]  (
            .O (nt_cmos_db[3]),
            .I (cmos_db[3]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="E17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[4]  (
            .O (nt_cmos_db[4]),
            .I (cmos_db[4]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="D17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[5]  (
            .O (nt_cmos_db[5]),
            .I (cmos_db[5]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="G14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[6]  (
            .O (nt_cmos_db[6]),
            .I (cmos_db[6]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="G13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \cmos_db_ibuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \cmos_db_ibuf[7]  (
            .O (nt_cmos_db[7]),
            .I (cmos_db[7]));
	// ../source/top.v:40

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="H14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* cmos_href_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        cmos_href_ibuf (
            .O (nt_cmos_href),
            .I (cmos_href));
	// ../source/top.v:37

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="J17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* cmos_pclk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        cmos_pclk_ibuf (
            .O (nt_cmos_pclk),
            .I (cmos_pclk));
	// ../source/top.v:38

    GTP_CLKBUFG cmos_pclkbufg (
            .CLKOUT (cmos_pclk_g),
            .CLKIN (nt_cmos_pclk));
	// ../source/top.v:97

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="J18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* cmos_vsync_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        cmos_vsync_ibuf (
            .O (nt_cmos_vsync),
            .I (cmos_vsync));
	// ../source/top.v:36

    cmos_write_req_gen cmos_write_req_gen_m0 (
            .read_addr_index (cmos_read_addr_index),
            .write_addr_index (cmos_write_addr_index),
            .write_req (cmos_write_req),
            .N15_0 (N15_0),
            .cmos_vsync (nt_cmos_vsync),
            .pclk (cmos_pclk_g),
            .write_req_ack (cmos_write_req_ack));
	// ../source/top.v:224

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="H13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* cmos_xclk_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        cmos_xclk_obuf (
            .O (cmos_xclk),
            .I (nt_cmos_xclk));
	// ../source/top.v:39

    GTP_CLKBUFG cmos_xclkbufg (
            .CLKOUT (nt_cmos_xclk),
            .CLKIN (cmos_xclk_w));
	// ../source/top.v:114

    dvi_encoder dvi_encoder_m0 (
            .tmds_data_n (tmds_data_n),
            .tmds_data_p (tmds_data_p),
            .vout_data (vout_data),
            .tmds_clk_n (tmds_clk_n),
            .tmds_clk_p (tmds_clk_p),
            .N15_0 (N15_0),
            .de (de),
            .hs (hs),
            .pixelclk (video_clk),
            .pixelclk5x (video_clk5x),
            .vs (vs));
	// ../source/top.v:388

    frame_read_write frame_read_write_m0 (
            .\frame_fifo_read_m0/N93  ({\frame_read_write_m0_frame_fifo_read_m0/N93[23]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[22]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[21]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[20]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[19]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[18]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[17]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[16]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[15]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[14]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[13]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[12]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[11]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[10]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[9]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[8]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[7]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[6]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[5]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[4]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[3]_floating , \frame_read_write_m0_frame_fifo_read_m0/N93[2]_floating , rd_burst_addr[1], rd_burst_addr[0]}),
            .\frame_fifo_write_m0/N81  ({\frame_read_write_m0_frame_fifo_write_m0/N81[23]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[22]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[21]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[20]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[19]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[18]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[17]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[16]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[15]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[14]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[13]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[12]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[11]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[10]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[9]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[8]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[7]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[6]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[5]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[4]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[3]_floating , \frame_read_write_m0_frame_fifo_write_m0/N81[2]_floating , wr_burst_addr[1], wr_burst_addr[0]}),
            .rd_burst_addr ({rd_burst_addr[23], rd_burst_addr[22], rd_burst_addr[21], rd_burst_addr[20], rd_burst_addr[19], rd_burst_addr[18], rd_burst_addr[17], rd_burst_addr[16], rd_burst_addr[15], rd_burst_addr[14], rd_burst_addr[13], rd_burst_addr[12], rd_burst_addr[11], rd_burst_addr[10], rd_burst_addr[9], rd_burst_addr[8], rd_burst_addr[7], rd_burst_addr[6], \frame_read_write_m0_rd_burst_addr[5]_floating , \frame_read_write_m0_rd_burst_addr[4]_floating , \frame_read_write_m0_rd_burst_addr[3]_floating , \frame_read_write_m0_rd_burst_addr[2]_floating , \frame_read_write_m0_rd_burst_addr[1]_floating , \frame_read_write_m0_rd_burst_addr[0]_floating }),
            .rd_burst_len ({\frame_read_write_m0_rd_burst_len[9]_floating , \frame_read_write_m0_rd_burst_len[8]_floating , \frame_read_write_m0_rd_burst_len[7]_floating , rd_burst_len[6], \frame_read_write_m0_rd_burst_len[5]_floating , \frame_read_write_m0_rd_burst_len[4]_floating , \frame_read_write_m0_rd_burst_len[3]_floating , \frame_read_write_m0_rd_burst_len[2]_floating , \frame_read_write_m0_rd_burst_len[1]_floating , \frame_read_write_m0_rd_burst_len[0]_floating }),
            .read_data (read_data),
            .wr_burst_addr ({wr_burst_addr[23], wr_burst_addr[22], wr_burst_addr[21], wr_burst_addr[20], wr_burst_addr[19], wr_burst_addr[18], wr_burst_addr[17], wr_burst_addr[16], wr_burst_addr[15], wr_burst_addr[14], wr_burst_addr[13], wr_burst_addr[12], wr_burst_addr[11], wr_burst_addr[10], wr_burst_addr[9], wr_burst_addr[8], wr_burst_addr[7], wr_burst_addr[6], \frame_read_write_m0_wr_burst_addr[5]_floating , \frame_read_write_m0_wr_burst_addr[4]_floating , \frame_read_write_m0_wr_burst_addr[3]_floating , \frame_read_write_m0_wr_burst_addr[2]_floating , \frame_read_write_m0_wr_burst_addr[1]_floating , \frame_read_write_m0_wr_burst_addr[0]_floating }),
            .wr_burst_data (wr_burst_data),
            .wr_burst_len ({\frame_read_write_m0_wr_burst_len[9]_floating , \frame_read_write_m0_wr_burst_len[8]_floating , \frame_read_write_m0_wr_burst_len[7]_floating , wr_burst_len[6], \frame_read_write_m0_wr_burst_len[5]_floating , \frame_read_write_m0_wr_burst_len[4]_floating , \frame_read_write_m0_wr_burst_len[3]_floating , \frame_read_write_m0_wr_burst_len[2]_floating , \frame_read_write_m0_wr_burst_len[1]_floating , \frame_read_write_m0_wr_burst_len[0]_floating }),
            .rd_burst_data (rd_burst_data),
            .read_addr_index (cmos_read_addr_index),
            .write_addr_index (cmos_write_addr_index),
            .write_data ({cmos_16bit_data[4], cmos_16bit_data[3], cmos_16bit_data[2], cmos_16bit_data[1], cmos_16bit_data[0], cmos_16bit_data[10], cmos_16bit_data[9], cmos_16bit_data[8], cmos_16bit_data[7], cmos_16bit_data[6], cmos_16bit_data[5], cmos_16bit_data[15], cmos_16bit_data[14], cmos_16bit_data[13], cmos_16bit_data[12], cmos_16bit_data[11]}),
            .rd_burst_req (rd_burst_req),
            .read_req_ack (read_req_ack),
            .wr_burst_req (wr_burst_req),
            .write_req_ack (cmos_write_req_ack),
            .N15_0 (N15_0),
            .mem_clk (axi_clk),
            .rd_burst_data_valid (rd_burst_data_valid),
            .rd_burst_finish (rd_burst_finish),
            .read_clk (video_clk),
            .read_en (read_en),
            .read_req (read_req),
            .\u_aq_axi_master/N5  (\u_aq_axi_master/N5 ),
            .\u_aq_axi_master/rd_first_data  (\u_aq_axi_master/rd_first_data ),
            .wr_burst_data_req (wr_burst_data_req),
            .wr_burst_finish (wr_burst_finish),
            .write_clk (cmos_pclk_g),
            .write_en (cmos_write_en),
            .write_req (cmos_write_req));
	// ../source/top.v:504

    i2c_config i2c_config_m0 (
            .lut_index (lut_index),
            .\i2c_master_top_m0/N204  ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, _N3177, _N3176, 1'bz}),
            .\i2c_master_top_m0/byte_controller/bit_controller/N254  ({1'bz, _N0}),
            .\i2c_master_top_m0/byte_controller/bit_controller/N255  ({1'bz, _N1}),
            .scl_padoen_o (\i2c_config_m0/scl_padoen_o ),
            .sda_padoen_o (\i2c_config_m0/sda_padoen_o ),
            .N24_0 (N24_0),
            .N62 (_N3173),
            ._N811 (_N811),
            ._N813 (_N813),
            ._N817 (_N817),
            ._N818 (_N818),
            ._N821 (_N821),
            ._N822 (_N822),
            ._N823 (_N823),
            ._N824 (_N824),
            ._N827 (_N827),
            ._N830 (_N830),
            ._N831 (_N831),
            ._N833 (_N833),
            ._N837 (_N837),
            ._N838 (_N838),
            ._N839 (_N839),
            ._N840 (_N840),
            ._N841 (_N841),
            ._N842 (_N842),
            ._N843 (_N843),
            ._N844 (_N844),
            ._N845 (_N845),
            ._N846 (_N846),
            ._N847 (_N847),
            ._N848 (_N848),
            ._N849 (_N849),
            ._N850 (_N850),
            ._N852 (_N852),
            ._N853 (_N853),
            ._N854 (_N854),
            ._N855 (_N855),
            ._N856 (_N856),
            ._N857 (_N857),
            ._N858 (_N858),
            ._N859 (_N859),
            ._N860 (_N860),
            ._N861 (_N861),
            ._N862 (_N862),
            ._N863 (_N863),
            ._N864 (_N864),
            ._N865 (_N865),
            .clk (sys_clk_g),
            .\i2c_master_top_m0/N221  (ddr_init_done));
	// ../source/top.v:181

(* PAP_IO_DIRECTION="Inout", PAP_IO_LOC="J14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_IOBUF /* \i2c_config_m0.i2c_scl_tri  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \i2c_config_m0.i2c_scl_tri  (
            .IO (cmos_scl),
            .O (_N0),
            .I (1'b0),
            .T (\i2c_config_m0/scl_padoen_o ));
	// ../source/top.v:34

(* PAP_IO_DIRECTION="Inout", PAP_IO_LOC="J15", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_IOBUF /* \i2c_config_m0.i2c_sda_tri  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"), 
            .TERM_DDR("ON"))
        \i2c_config_m0.i2c_sda_tri  (
            .IO (cmos_sda),
            .O (_N1),
            .I (1'b0),
            .T (\i2c_config_m0/sda_padoen_o ));
	// ../source/top.v:35

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="V12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \key_button_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \key_button_ibuf[0]  (
            .O (nt_key_button[0]),
            .I (key_button[0]));
	// ../source/top.v:14

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="P17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* \key_button_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \key_button_ibuf[1]  (
            .O (nt_key_button[1]),
            .I (key_button[1]));
	// ../source/top.v:14

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="U10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* \led_out_obuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_out_obuf[0]  (
            .O (led_out[0]),
            .I (nt_led_out[0]));
	// ../source/top.v:18

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* \led_out_obuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_out_obuf[1]  (
            .O (led_out[1]),
            .I (nt_led_out[1]));
	// ../source/top.v:18

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="U11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* \led_out_obuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \led_out_obuf[2]  (
            .O (led_out[2]),
            .I (nt_led_out[2]));
	// ../source/top.v:18

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* led_t_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        led_t_obuf (
            .O (led_t),
            .I (nt_led_t));
	// ../source/top.v:19

    lut_ov5640_rgb565_1024_768 lut_ov5640_rgb565_1024_768_m0 (
            .lut_data ({_N3173, \lut_ov5640_rgb565_1024_768_m0_lut_data[30]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[29]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[28]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[27]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[26]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[25]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[24]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[23]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[22]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[21]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[20]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[19]_floating , _N3177, _N3176, \lut_ov5640_rgb565_1024_768_m0_lut_data[16]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[15]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[14]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[13]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[12]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[11]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[10]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[9]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[8]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[7]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[6]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[5]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[4]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[3]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[2]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[1]_floating , \lut_ov5640_rgb565_1024_768_m0_lut_data[0]_floating }),
            .lut_index (lut_index),
            ._N811 (_N811),
            ._N813 (_N813),
            ._N817 (_N817),
            ._N818 (_N818),
            ._N821 (_N821),
            ._N822 (_N822),
            ._N823 (_N823),
            ._N824 (_N824),
            ._N827 (_N827),
            ._N830 (_N830),
            ._N831 (_N831),
            ._N833 (_N833),
            ._N837 (_N837),
            ._N838 (_N838),
            ._N839 (_N839),
            ._N840 (_N840),
            ._N841 (_N841),
            ._N842 (_N842),
            ._N843 (_N843),
            ._N844 (_N844),
            ._N845 (_N845),
            ._N846 (_N846),
            ._N847 (_N847),
            ._N848 (_N848),
            ._N849 (_N849),
            ._N850 (_N850),
            ._N852 (_N852),
            ._N853 (_N853),
            ._N854 (_N854),
            ._N855 (_N855),
            ._N856 (_N856),
            ._N857 (_N857),
            ._N858 (_N858),
            ._N859 (_N859),
            ._N860 (_N860),
            ._N861 (_N861),
            ._N862 (_N862),
            ._N863 (_N863),
            ._N864 (_N864),
            ._N865 (_N865));
	// ../source/top.v:196

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="U12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* rst_n_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        rst_n_ibuf (
            .O (nt_rst_n),
            .I (rst_n));
	// ../source/top.v:7

    sd_card_weight sd_card_weight_inst (
            .state_code ({\sd_card_weight_inst_state_code[3]_floating , \sd_card_weight_inst_state_code[2]_floating , \sd_card_weight_inst_state_code[1]_floating , nt_led_t}),
            .SD_DCLK (nt_sd_dclk),
            .SD_MOSI (nt_sd_mosi),
            .SD_nCS (nt_sd_ncs),
            .N15_0 (N15_0),
            .SD_MISO (nt_sd_miso),
            .clk (sd_card_clk),
            .key (nt_weight_ctrl_button),
            .nt_rst_n (nt_rst_n));
	// ../source/top.v:158

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* sd_dclk_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        sd_dclk_obuf (
            .O (sd_dclk),
            .I (nt_sd_dclk));
	// ../source/top.v:23

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="U13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* sd_miso_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sd_miso_ibuf (
            .O (nt_sd_miso),
            .I (sd_miso));
	// ../source/top.v:25

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="U14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* sd_mosi_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        sd_mosi_obuf (
            .O (sd_mosi),
            .I (nt_sd_mosi));
	// ../source/top.v:24

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="V14", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="FAST", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* sd_ncs_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        sd_ncs_obuf (
            .O (sd_ncs),
            .I (nt_sd_ncs));
	// ../source/top.v:22

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="B5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* sys_clk_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        sys_clk_ibuf (
            .O (nt_sys_clk),
            .I (sys_clk));
	// ../source/top.v:6

    GTP_CLKBUFG sys_clkbufg (
            .CLKOUT (sys_clk_g),
            .CLKIN (nt_sys_clk));
	// ../source/top.v:92

    aq_axi_master u_aq_axi_master (
            .M_AXI_ARADDR ({s00_axi_araddr[31], s00_axi_araddr[30], s00_axi_araddr[29], s00_axi_araddr[28], s00_axi_araddr[27], s00_axi_araddr[26], s00_axi_araddr[25], s00_axi_araddr[24], s00_axi_araddr[23], s00_axi_araddr[22], s00_axi_araddr[21], s00_axi_araddr[20], s00_axi_araddr[19], s00_axi_araddr[18], s00_axi_araddr[17], s00_axi_araddr[16], s00_axi_araddr[15], s00_axi_araddr[14], s00_axi_araddr[13], s00_axi_araddr[12], s00_axi_araddr[11], \u_aq_axi_master_M_AXI_ARADDR[10]_floating , \u_aq_axi_master_M_AXI_ARADDR[9]_floating , \u_aq_axi_master_M_AXI_ARADDR[8]_floating , \u_aq_axi_master_M_AXI_ARADDR[7]_floating , \u_aq_axi_master_M_AXI_ARADDR[6]_floating , \u_aq_axi_master_M_AXI_ARADDR[5]_floating , \u_aq_axi_master_M_AXI_ARADDR[4]_floating , \u_aq_axi_master_M_AXI_ARADDR[3]_floating , \u_aq_axi_master_M_AXI_ARADDR[2]_floating , \u_aq_axi_master_M_AXI_ARADDR[1]_floating , \u_aq_axi_master_M_AXI_ARADDR[0]_floating }),
            .M_AXI_ARLEN (s00_axi_arlen),
            .M_AXI_AWADDR ({s00_axi_awaddr[31], s00_axi_awaddr[30], s00_axi_awaddr[29], s00_axi_awaddr[28], s00_axi_awaddr[27], s00_axi_awaddr[26], s00_axi_awaddr[25], s00_axi_awaddr[24], s00_axi_awaddr[23], s00_axi_awaddr[22], s00_axi_awaddr[21], s00_axi_awaddr[20], s00_axi_awaddr[19], s00_axi_awaddr[18], s00_axi_awaddr[17], s00_axi_awaddr[16], s00_axi_awaddr[15], s00_axi_awaddr[14], s00_axi_awaddr[13], s00_axi_awaddr[12], s00_axi_awaddr[11], \u_aq_axi_master_M_AXI_AWADDR[10]_floating , \u_aq_axi_master_M_AXI_AWADDR[9]_floating , \u_aq_axi_master_M_AXI_AWADDR[8]_floating , \u_aq_axi_master_M_AXI_AWADDR[7]_floating , \u_aq_axi_master_M_AXI_AWADDR[6]_floating , \u_aq_axi_master_M_AXI_AWADDR[5]_floating , \u_aq_axi_master_M_AXI_AWADDR[4]_floating , \u_aq_axi_master_M_AXI_AWADDR[3]_floating , \u_aq_axi_master_M_AXI_AWADDR[2]_floating , \u_aq_axi_master_M_AXI_AWADDR[1]_floating , \u_aq_axi_master_M_AXI_AWADDR[0]_floating }),
            .M_AXI_AWLEN (s00_axi_awlen),
            .N120 ({\u_aq_axi_master_N120[31]_floating , \u_aq_axi_master_N120[30]_floating , \u_aq_axi_master_N120[29]_floating , \u_aq_axi_master_N120[28]_floating , \u_aq_axi_master_N120[27]_floating , \u_aq_axi_master_N120[26]_floating , \u_aq_axi_master_N120[25]_floating , \u_aq_axi_master_N120[24]_floating , \u_aq_axi_master_N120[23]_floating , \u_aq_axi_master_N120[22]_floating , \u_aq_axi_master_N120[21]_floating , \u_aq_axi_master_N120[20]_floating , \u_aq_axi_master_N120[19]_floating , \u_aq_axi_master_N120[18]_floating , \u_aq_axi_master_N120[17]_floating , \u_aq_axi_master_N120[16]_floating , \u_aq_axi_master_N120[15]_floating , \u_aq_axi_master_N120[14]_floating , \u_aq_axi_master_N120[13]_floating , \u_aq_axi_master_N120[12]_floating , \u_aq_axi_master_N120[11]_floating , s00_axi_awaddr[10], s00_axi_awaddr[9], s00_axi_awaddr[8], s00_axi_awaddr[7], s00_axi_awaddr[6], s00_axi_awaddr[5], s00_axi_awaddr[4], s00_axi_awaddr[3], \u_aq_axi_master_N120[2]_floating , \u_aq_axi_master_N120[1]_floating , \u_aq_axi_master_N120[0]_floating }),
            .N245 ({\u_aq_axi_master_N245[31]_floating , \u_aq_axi_master_N245[30]_floating , \u_aq_axi_master_N245[29]_floating , \u_aq_axi_master_N245[28]_floating , \u_aq_axi_master_N245[27]_floating , \u_aq_axi_master_N245[26]_floating , \u_aq_axi_master_N245[25]_floating , \u_aq_axi_master_N245[24]_floating , \u_aq_axi_master_N245[23]_floating , \u_aq_axi_master_N245[22]_floating , \u_aq_axi_master_N245[21]_floating , \u_aq_axi_master_N245[20]_floating , \u_aq_axi_master_N245[19]_floating , \u_aq_axi_master_N245[18]_floating , \u_aq_axi_master_N245[17]_floating , \u_aq_axi_master_N245[16]_floating , \u_aq_axi_master_N245[15]_floating , \u_aq_axi_master_N245[14]_floating , \u_aq_axi_master_N245[13]_floating , \u_aq_axi_master_N245[12]_floating , \u_aq_axi_master_N245[11]_floating , s00_axi_araddr[10], s00_axi_araddr[9], s00_axi_araddr[8], s00_axi_araddr[7], s00_axi_araddr[6], s00_axi_araddr[5], s00_axi_araddr[4], s00_axi_araddr[3], \u_aq_axi_master_N245[2]_floating , \u_aq_axi_master_N245[1]_floating , \u_aq_axi_master_N245[0]_floating }),
            .RD_ADRS ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, rd_burst_addr[23], rd_burst_addr[22], rd_burst_addr[21], rd_burst_addr[20], rd_burst_addr[19], rd_burst_addr[18], rd_burst_addr[17], rd_burst_addr[16], rd_burst_addr[15], rd_burst_addr[14], rd_burst_addr[13], rd_burst_addr[12], rd_burst_addr[11], rd_burst_addr[10], rd_burst_addr[9], rd_burst_addr[8], rd_burst_addr[7], rd_burst_addr[6], 1'bz, 1'bz, 1'bz, 1'bz, rd_burst_addr[1], rd_burst_addr[0], 1'bz, 1'bz, 1'bz}),
            .RD_LEN ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, rd_burst_len[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .WR_ADRS ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_burst_addr[23], wr_burst_addr[22], wr_burst_addr[21], wr_burst_addr[20], wr_burst_addr[19], wr_burst_addr[18], wr_burst_addr[17], wr_burst_addr[16], wr_burst_addr[15], wr_burst_addr[14], wr_burst_addr[13], wr_burst_addr[12], wr_burst_addr[11], wr_burst_addr[10], wr_burst_addr[9], wr_burst_addr[8], wr_burst_addr[7], wr_burst_addr[6], 1'bz, 1'bz, 1'bz, 1'bz, wr_burst_addr[1], wr_burst_addr[0], 1'bz, 1'bz, 1'bz}),
            .WR_LEN ({1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, wr_burst_len[6], 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .M_AXI_ARVALID (s00_axi_arvalid),
            .M_AXI_AWVALID (s00_axi_awvalid),
            .M_AXI_WLAST (s00_axi_wlast),
            .N5 (\u_aq_axi_master/N5 ),
            .WR_FIFO_RE (wr_burst_data_req),
            ._N15 (wr_burst_finish),
            .rd_first_data (\u_aq_axi_master/rd_first_data ),
            .rd_state_5 (rd_burst_finish),
            .reg_wvalid (\u_aq_axi_master/reg_wvalid ),
            .ACLK (axi_clk),
            .ARESETN (nt_rst_n),
            .M_AXI_ARREADY (s00_axi_arready),
            .M_AXI_RLAST (s00_axi_rlast),
            .M_AXI_RREADY (rd_burst_data_valid),
            .N15_0 (N15_0),
            .N97 (s00_axi_wready),
            .RD_START (rd_burst_req),
            ._N1 (wr_burst_req),
            ._N8 (s00_axi_awready),
            .s00_axi_bready (s00_axi_bready));
	// ../source/top.v:738

    ddr3_core u_ipsl_hmic_h_top (
            .pad_dq_ch0 (pad_dq_ch0),
            .pad_dqs_ch0 (pad_dqs_ch0),
            .pad_dqsn_ch0 (pad_dqsn_ch0),
            .pad_addr_ch0 (pad_addr_ch0),
            .pad_ba_ch0 (pad_ba_ch0),
            .pad_dm_rdqs_ch0 (pad_dm_rdqs_ch0),
            .rd_burst_data (rd_burst_data),
            .araddr_1 ({s00_axi_araddr[31], s00_axi_araddr[30], s00_axi_araddr[29], s00_axi_araddr[28], s00_axi_araddr[27], s00_axi_araddr[26], s00_axi_araddr[25], s00_axi_araddr[24], s00_axi_araddr[23], s00_axi_araddr[22], s00_axi_araddr[21], s00_axi_araddr[20], s00_axi_araddr[19], s00_axi_araddr[18], s00_axi_araddr[17], s00_axi_araddr[16], s00_axi_araddr[15], s00_axi_araddr[14], s00_axi_araddr[13], s00_axi_araddr[12], s00_axi_araddr[11], s00_axi_araddr[10], s00_axi_araddr[9], s00_axi_araddr[8], s00_axi_araddr[7], s00_axi_araddr[6], s00_axi_araddr[5], s00_axi_araddr[4], s00_axi_araddr[3], 1'bz, 1'bz, 1'bz}),
            .arlen_1 (s00_axi_arlen),
            .awaddr_1 ({s00_axi_awaddr[31], s00_axi_awaddr[30], s00_axi_awaddr[29], s00_axi_awaddr[28], s00_axi_awaddr[27], s00_axi_awaddr[26], s00_axi_awaddr[25], s00_axi_awaddr[24], s00_axi_awaddr[23], s00_axi_awaddr[22], s00_axi_awaddr[21], s00_axi_awaddr[20], s00_axi_awaddr[19], s00_axi_awaddr[18], s00_axi_awaddr[17], s00_axi_awaddr[16], s00_axi_awaddr[15], s00_axi_awaddr[14], s00_axi_awaddr[13], s00_axi_awaddr[12], s00_axi_awaddr[11], s00_axi_awaddr[10], s00_axi_awaddr[9], s00_axi_awaddr[8], s00_axi_awaddr[7], s00_axi_awaddr[6], s00_axi_awaddr[5], s00_axi_awaddr[4], s00_axi_awaddr[3], 1'bz, 1'bz, 1'bz}),
            .awlen_1 (s00_axi_awlen),
            .wr_burst_data (wr_burst_data),
            .wstrb_1 ({\u_aq_axi_master/reg_wvalid , 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz, 1'bz}),
            .arready_1 (s00_axi_arready),
            .awready_1 (s00_axi_awready),
            .bready_1 (s00_axi_bready),
            .ddrc_init_done (ddr_init_done),
            .pad_casn_ch0 (pad_casn_ch0),
            .pad_cke_ch0 (pad_cke_ch0),
            .pad_csn_ch0 (pad_csn_ch0),
            .pad_ddr_clk_w (pad_ddr_clk_w),
            .pad_ddr_clkn_w (pad_ddr_clkn_w),
            .pad_loop_out (pad_loop_out),
            .pad_loop_out_h (pad_loop_out_h),
            .pad_odt_ch0 (pad_odt_ch0),
            .pad_rasn_ch0 (pad_rasn_ch0),
            .pad_rstn_ch0 (pad_rstn_ch0),
            .pad_wen_ch0 (pad_wen_ch0),
            .pll_aclk_1 (axi_clk),
            .rlast_1 (s00_axi_rlast),
            .rready_1 (rd_burst_data_valid),
            .wready_1 (s00_axi_wready),
            .N15_0 (N15_0),
            .arvalid_1 (s00_axi_arvalid),
            .awvalid_1 (s00_axi_awvalid),
            .pad_loop_in (pad_loop_in),
            .pad_loop_in_h (pad_loop_in_h),
            .pll_refclk_in (sys_clk_g),
            .pll_rst (N15),
            .wlast_1 (s00_axi_wlast));
	// ../source/top.v:654

    key_top u_key_top (
            .led_indicate_o ({\u_key_top_led_indicate_o[3]_floating , nt_led_out[2], nt_led_out[1], nt_led_out[0]}),
            .key_button_i (nt_key_button),
            .\u_uart_decode/tx_cnt  ({\u_uart_decode/tx_cnt [3] , 1'bz, 1'bz, 1'bz}),
            ._N4773 (_N4773),
            .current_state_0 (\u_key_top/current_state_0 ),
            .is_color_mode_o (is_color_mode_o),
            .is_count_mode_o (is_count_mode_o),
            .is_detect_mode_o (is_detect_mode_o),
            .N15_0 (N15_0),
            .sys_clk_i (sys_clk_g),
            .\u_uart_decode/tx_data_ready  (\u_uart_decode/tx_data_ready ),
            .\u_uart_decode/tx_data_valid  (\u_uart_decode/tx_data_valid ),
            .\u_uart_decode/uart_current_state_1  (\u_uart_decode/uart_current_state_1 ),
            .\u_uart_decode/uart_current_state_2  (\u_uart_decode/uart_current_state_2 ));
	// ../source/top.v:138

    uart_decode u_uart_decode (
            .tx_cnt ({\u_uart_decode/tx_cnt [3] , \u_uart_decode_tx_cnt[2]_floating , \u_uart_decode_tx_cnt[1]_floating , \u_uart_decode_tx_cnt[0]_floating }),
            .tx_data_ready (\u_uart_decode/tx_data_ready ),
            .tx_data_valid (\u_uart_decode/tx_data_valid ),
            .uart_current_state_1 (\u_uart_decode/uart_current_state_1 ),
            .uart_current_state_2 (\u_uart_decode/uart_current_state_2 ),
            .uart_tx (nt_uart_tx),
            .N15_0 (N15_0),
            .N683 (_N4773),
            .is_color_mode_i (is_color_mode_o),
            .is_count_mode_i (is_count_mode_o),
            .is_detect_mode_i (is_detect_mode_o),
            .sys_clk (sys_clk_g),
            .uart_current_state_0 (\u_key_top/current_state_0 ),
            .uart_rx (nt_uart_rx));
	// ../source/top.v:416

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="A12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* uart_rx_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        uart_rx_ibuf (
            .O (nt_uart_rx),
            .I (uart_rx));
	// ../source/top.v:10

(* PAP_IO_DIRECTION="Output", PAP_IO_LOC="C10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="4", PAP_IO_PULLUP="TRUE", PAP_IO_SLEW="SLOW", PAP_IO_OPEN_DRAIN="OFF" *)    GTP_OUTBUF /* uart_tx_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        uart_tx_obuf (
            .O (uart_tx),
            .I (nt_uart_tx));
	// ../source/top.v:11

    GTP_CLKBUFG video_clk5xbufg (
            .CLKOUT (video_clk5x),
            .CLKIN (video_clk5x_w));
	// ../source/top.v:119

    GTP_CLKBUFG video_clkbufg (
            .CLKOUT (video_clk),
            .CLKIN (video_clk_w));
	// ../source/top.v:124

    video_pll video_pll_m0 (
            .clkout0 (video_clk_w),
            .clkout1 (video_clk5x_w),
            .clkout2 (cmos_xclk_w),
            .clkin1 (sys_clk_g));
	// ../source/top.v:103

    video_timing_data video_timing_data_m0 (
            .vout_data (vout_data),
            .read_data (read_data),
            .de (de),
            .hs (hs),
            .read_en (read_en),
            .read_req (read_req),
            .vs (vs),
            .N15_0 (N15_0),
            .N21 (nt_rst_n),
            .read_req_ack (read_req_ack),
            .video_clk (video_clk));
	// ../source/top.v:263

(* PAP_IO_DIRECTION="Input", PAP_IO_LOC="L12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_PULLUP="TRUE", PAP_IO_HYS_DRIVE_MODE="NOHYS" *)    GTP_INBUF /* weight_ctrl_button_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        weight_ctrl_button_ibuf (
            .O (nt_weight_ctrl_button),
            .I (weight_ctrl_button));
	// ../source/top.v:15


endmodule

