

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_79_2'
================================================================
* Date:           Sat Dec  7 11:06:18 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1606|     1606|  16.060 us|  16.060 us|  1606|  1606|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2  |     1604|     1604|        13|          8|          1|   200|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      47|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     177|    -|
|Register         |        -|     -|     245|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     245|     224|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln79_fu_166_p2                |         +|   0|  0|  16|           9|           2|
    |ap_block_pp0_stage1_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_144_p2               |      icmp|   0|  0|  16|           9|           8|
    |or_ln79_fu_155_p2                 |        or|   0|  0|   9|           9|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  47|          30|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j           |   9|          2|    9|         18|
    |gmem_blk_n_R                 |   9|          2|    1|          2|
    |grp_fu_109_p0                |  14|          3|   32|         96|
    |grp_fu_109_p1                |  14|          3|   32|         96|
    |grp_fu_113_p0                |  14|          3|   32|         96|
    |grp_fu_113_p1                |  14|          3|   32|         96|
    |j_2_fu_62                    |   9|          2|    9|         18|
    |sum_fu_58                    |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 177|         37|  184|        503|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln79_reg_220            |   1|   0|    1|          0|
    |j_2_fu_62                    |   9|   0|    9|          0|
    |mul7_i_1_reg_264             |  32|   0|   32|          0|
    |mul7_i_reg_254               |  32|   0|   32|          0|
    |pool2_output_load_1_reg_239  |  32|   0|   32|          0|
    |pool2_output_load_reg_234    |  32|   0|   32|          0|
    |reg_117                      |  32|   0|   32|          0|
    |sum_1_reg_269                |  32|   0|   32|          0|
    |sum_fu_58                    |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 245|   0|  245|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_909_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_909_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_909_p_opcode    |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_909_p_dout0     |   in|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_909_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_913_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_913_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_913_p_dout0     |   in|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|grp_fu_913_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_79_2|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RFIFONUM    |   in|    9|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|                                    gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|                                    gmem|       pointer|
|sext_ln76              |   in|   62|     ap_none|                               sext_ln76|        scalar|
|pool2_output_address0  |  out|    9|   ap_memory|                            pool2_output|         array|
|pool2_output_ce0       |  out|    1|   ap_memory|                            pool2_output|         array|
|pool2_output_q0        |   in|   32|   ap_memory|                            pool2_output|         array|
|pool2_output_address1  |  out|    9|   ap_memory|                            pool2_output|         array|
|pool2_output_ce1       |  out|    1|   ap_memory|                            pool2_output|         array|
|pool2_output_q1        |   in|   32|   ap_memory|                            pool2_output|         array|
|sum_out                |  out|   32|      ap_vld|                                 sum_out|       pointer|
|sum_out_ap_vld         |  out|    1|      ap_vld|                                 sum_out|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 8, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 16 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 17 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln76_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln76"   --->   Operation 18 'read' 'sext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln76_cast = sext i62 %sext_ln76_read"   --->   Operation 19 'sext' 'sext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln0 = store i9 0, i9 %j_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = load i9 %j_2" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 24 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln76_cast" [lenet_support.cpp:76->lenet_main.cpp:47]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln79 = icmp_ult  i9 %j, i9 400" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc11.loopexit.i.exitStub, void %for.inc.i.split" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 30 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_2_cast4 = zext i9 %j" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 31 'zext' 'j_2_cast4' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pool2_output_addr = getelementptr i32 %pool2_output, i64 0, i64 %j_2_cast4" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 32 'getelementptr' 'pool2_output_addr' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.09ns)   --->   "%pool2_output_load = load i9 %pool2_output_addr" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 33 'load' 'pool2_output_load' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln79 = or i9 %j, i9 1" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 34 'or' 'or_ln79' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i9 %or_ln79" [lenet_support.cpp:77->lenet_main.cpp:47]   --->   Operation 35 'zext' 'zext_ln77' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%pool2_output_addr_1 = getelementptr i32 %pool2_output, i64 0, i64 %zext_ln77" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 36 'getelementptr' 'pool2_output_addr_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.09ns)   --->   "%pool2_output_load_1 = load i9 %pool2_output_addr_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 37 'load' 'pool2_output_load_1' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 38 [1/1] (0.71ns)   --->   "%add_ln79 = add i9 %j, i9 2" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 38 'add' 'add_ln79' <Predicate = (icmp_ln79)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.40ns)   --->   "%store_ln79 = store i9 %add_ln79, i9 %j_2" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 39 'store' 'store_ln79' <Predicate = (icmp_ln79)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/2] (1.09ns)   --->   "%pool2_output_load = load i9 %pool2_output_addr" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 40 'load' 'pool2_output_load' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 41 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 41 'read' 'gmem_addr_read' <Predicate = (icmp_ln79)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [1/2] (1.09ns)   --->   "%pool2_output_load_1 = load i9 %pool2_output_addr_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 42 'load' 'pool2_output_load_1' <Predicate = (icmp_ln79)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %gmem_addr_read" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 43 'bitcast' 'bitcast_ln81' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (7.30ns)   --->   "%gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 44 'read' 'gmem_addr_read_1' <Predicate = (icmp_ln79)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : [1/1] (0.79ns)   --->   Input mux for Operation 45 '%mul7_i = fmul i32 %pool2_output_load, i32 %bitcast_ln81'
ST_3 : Operation 45 [3/3] (5.29ns)   --->   "%mul7_i = fmul i32 %pool2_output_load, i32 %bitcast_ln81" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 45 'fmul' 'mul7_i' <Predicate = (icmp_ln79)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.08>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %gmem_addr_read_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 46 'bitcast' 'bitcast_ln81_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 47 [2/3] (6.08ns)   --->   "%mul7_i = fmul i32 %pool2_output_load, i32 %bitcast_ln81" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 47 'fmul' 'mul7_i' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.79ns)   --->   Input mux for Operation 48 '%mul7_i_1 = fmul i32 %pool2_output_load_1, i32 %bitcast_ln81_1'
ST_4 : Operation 48 [3/3] (5.29ns)   --->   "%mul7_i_1 = fmul i32 %pool2_output_load_1, i32 %bitcast_ln81_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 48 'fmul' 'mul7_i_1' <Predicate = (icmp_ln79)> <Delay = 5.29> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 49 [1/3] (6.08ns)   --->   "%mul7_i = fmul i32 %pool2_output_load, i32 %bitcast_ln81" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 49 'fmul' 'mul7_i' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/3] (6.08ns)   --->   "%mul7_i_1 = fmul i32 %pool2_output_load_1, i32 %bitcast_ln81_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 50 'fmul' 'mul7_i_1' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum"   --->   Operation 64 'load' 'sum_load_3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_3"   --->   Operation 65 'write' 'write_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (!icmp_ln79)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.08>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 51 'load' 'sum_load' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : [1/1] (0.79ns)   --->   Input mux for Operation 52 '%sum_1 = fadd i32 %sum_load, i32 %mul7_i'
ST_6 : Operation 52 [4/4] (4.91ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul7_i" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 52 'fadd' 'sum_1' <Predicate = (icmp_ln79)> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/3] (6.08ns)   --->   "%mul7_i_1 = fmul i32 %pool2_output_load_1, i32 %bitcast_ln81_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 53 'fmul' 'mul7_i_1' <Predicate = (icmp_ln79)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.71>
ST_7 : Operation 54 [3/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul7_i" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 54 'fadd' 'sum_1' <Predicate = (icmp_ln79)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.71>
ST_8 : Operation 55 [2/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul7_i" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 55 'fadd' 'sum_1' <Predicate = (icmp_ln79)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : Operation 56 [1/4] (5.71ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %mul7_i" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 56 'fadd' 'sum_1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.71>
ST_10 : [1/1] (0.79ns)   --->   Input mux for Operation 57 '%sum_2 = fadd i32 %sum_1, i32 %mul7_i_1'
ST_10 : Operation 57 [4/4] (4.91ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul7_i_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 57 'fadd' 'sum_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.71>
ST_11 : Operation 58 [3/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul7_i_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 58 'fadd' 'sum_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.71>
ST_12 : Operation 59 [2/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul7_i_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 59 'fadd' 'sum_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.11>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 60 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/4] (5.71ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %mul7_i_1" [lenet_support.cpp:81->lenet_main.cpp:47]   --->   Operation 61 'fadd' 'sum_2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 62 [1/1] (0.40ns)   --->   "%store_ln79 = store i32 %sum_2, i32 %sum" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 62 'store' 'store_ln79' <Predicate = true> <Delay = 0.40>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc.i" [lenet_support.cpp:79->lenet_main.cpp:47]   --->   Operation 63 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln76]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pool2_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 01111111111111]
j_2                   (alloca           ) [ 01000000000000]
sext_ln76_read        (read             ) [ 00000000000000]
sext_ln76_cast        (sext             ) [ 00000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
j                     (load             ) [ 00000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000]
gmem_addr             (getelementptr    ) [ 00110000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000]
icmp_ln79             (icmp             ) [ 01111111100000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
br_ln79               (br               ) [ 00000000000000]
j_2_cast4             (zext             ) [ 00000000000000]
pool2_output_addr     (getelementptr    ) [ 00100000000000]
or_ln79               (or               ) [ 00000000000000]
zext_ln77             (zext             ) [ 00000000000000]
pool2_output_addr_1   (getelementptr    ) [ 00100000000000]
add_ln79              (add              ) [ 00000000000000]
store_ln79            (store            ) [ 00000000000000]
pool2_output_load     (load             ) [ 00011100000000]
gmem_addr_read        (read             ) [ 00010000000000]
pool2_output_load_1   (load             ) [ 00011110000000]
bitcast_ln81          (bitcast          ) [ 00001100000000]
gmem_addr_read_1      (read             ) [ 00001000000000]
bitcast_ln81_1        (bitcast          ) [ 00000110000000]
mul7_i                (fmul             ) [ 01000011110000]
sum_load              (load             ) [ 01000001110000]
mul7_i_1              (fmul             ) [ 01111101111111]
sum_1                 (fadd             ) [ 00111100001111]
specloopname_ln79     (specloopname     ) [ 00000000000000]
sum_2                 (fadd             ) [ 00000000000000]
store_ln79            (store            ) [ 00000000000000]
br_ln79               (br               ) [ 00000000000000]
sum_load_3            (load             ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln76">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pool2_output">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool2_output"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sext_ln76_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="62" slack="0"/>
<pin id="68" dir="0" index="1" bw="62" slack="0"/>
<pin id="69" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln76_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="1"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 gmem_addr_read_1/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln0_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="pool2_output_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="9" slack="0"/>
<pin id="88" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool2_output_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2"/>
<pin id="99" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool2_output_load/1 pool2_output_load_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="pool2_output_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pool2_output_addr_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/6 sum_2/10 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7_i/3 mul7_i_1/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read gmem_addr_read_1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln76_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="62" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="j_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="gmem_addr_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln79_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_2_cast4_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast4/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="or_ln79_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="9" slack="0"/>
<pin id="158" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln77_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="9" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln79_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="9" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln79_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="9" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bitcast_ln81_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="bitcast_ln81_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sum_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="5"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln79_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="12"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/13 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sum_load_3_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="4"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_3/5 "/>
</bind>
</comp>

<comp id="200" class="1005" name="sum_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="208" class="1005" name="j_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="gmem_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln79_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="224" class="1005" name="pool2_output_addr_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="9" slack="1"/>
<pin id="226" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pool2_output_addr "/>
</bind>
</comp>

<comp id="229" class="1005" name="pool2_output_addr_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="pool2_output_addr_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="pool2_output_load_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool2_output_load "/>
</bind>
</comp>

<comp id="239" class="1005" name="pool2_output_load_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool2_output_load_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="bitcast_ln81_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81 "/>
</bind>
</comp>

<comp id="249" class="1005" name="bitcast_ln81_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln81_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="mul7_i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_i "/>
</bind>
</comp>

<comp id="259" class="1005" name="sum_load_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load "/>
</bind>
</comp>

<comp id="264" class="1005" name="mul7_i_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="4"/>
<pin id="266" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul7_i_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="sum_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="50" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="56" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="44" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="120"><net_src comp="72" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="66" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="121" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="159"><net_src comp="135" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="155" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="170"><net_src comp="135" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="117" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="185"><net_src comp="117" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="195"><net_src comp="109" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="203"><net_src comp="58" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="62" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="218"><net_src comp="138" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="223"><net_src comp="144" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="84" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="232"><net_src comp="101" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="237"><net_src comp="91" pin="7"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="242"><net_src comp="91" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="247"><net_src comp="177" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="252"><net_src comp="182" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="257"><net_src comp="113" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="262"><net_src comp="187" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="267"><net_src comp="113" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="272"><net_src comp="109" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: sum_out | {5 }
 - Input state : 
	Port: lenet_predict_Pipeline_VITIS_LOOP_79_2 : gmem | {2 3 }
	Port: lenet_predict_Pipeline_VITIS_LOOP_79_2 : sext_ln76 | {1 }
	Port: lenet_predict_Pipeline_VITIS_LOOP_79_2 : pool2_output | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		j : 1
		gmem_addr : 1
		icmp_ln79 : 2
		br_ln79 : 3
		j_2_cast4 : 2
		pool2_output_addr : 3
		pool2_output_load : 4
		or_ln79 : 2
		zext_ln77 : 2
		pool2_output_addr_1 : 3
		pool2_output_load_1 : 4
		add_ln79 : 2
		store_ln79 : 3
	State 2
	State 3
		mul7_i : 1
	State 4
		mul7_i_1 : 1
	State 5
		write_ln0 : 1
	State 6
		sum_1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		store_ln79 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_109        |    2    |   227   |   218   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_113        |    3    |   128   |   137   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln79_fu_144     |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|    add   |      add_ln79_fu_166      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|   read   | sext_ln76_read_read_fu_66 |    0    |    0    |    0    |
|          |       grp_read_fu_72      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |   write_ln0_write_fu_77   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   sext   |   sext_ln76_cast_fu_121   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |      j_2_cast4_fu_150     |    0    |    0    |    0    |
|          |      zext_ln77_fu_161     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln79_fu_155      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   355   |   387   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   bitcast_ln81_1_reg_249  |   32   |
|    bitcast_ln81_reg_244   |   32   |
|     gmem_addr_reg_215     |   32   |
|     icmp_ln79_reg_220     |    1   |
|        j_2_reg_208        |    9   |
|      mul7_i_1_reg_264     |   32   |
|       mul7_i_reg_254      |   32   |
|pool2_output_addr_1_reg_229|    9   |
| pool2_output_addr_reg_224 |    9   |
|pool2_output_load_1_reg_239|   32   |
| pool2_output_load_reg_234 |   32   |
|          reg_117          |   32   |
|       sum_1_reg_269       |   32   |
|      sum_load_reg_259     |   32   |
|        sum_reg_200        |   32   |
+---------------------------+--------+
|           Total           |   380  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_91 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_109    |  p0  |   3  |  32  |   96   ||    14   |
|    grp_fu_109    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_113    |  p1  |   4  |  32  |   128  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   370  || 2.54486 ||    70   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   387  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   70   |
|  Register |    -   |    -   |   380  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   735  |   457  |
+-----------+--------+--------+--------+--------+
