<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14556' type='14541'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21911'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='36362'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='711'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='277684' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='277684' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2885'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5116' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5891' c='_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE'/>
