// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.1
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception1395[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<216>;
	.reg .b16 	%rs<111>;
	.reg .b32 	%r<1110>;
	.reg .f32 	%f<774>;
	.reg .b64 	%rd<195>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r135, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd38, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r136, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r136, 73983;
	@%p1 bra 	LBB0_2;
	bra.uni 	LBB0_1;
LBB0_2:                                 // %L10
	ld.param.u64 	%rd55, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd39, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r137, %ctaid.x;
	shl.b32 	%r1, %r137, 8;
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	or.b32  	%r138, %r1, %r2;
	or.b32  	%r139, %r138, %r4;
	mul.wide.u32 	%rd61, %r139, 4;
	add.s64 	%rd4, %rd55, %rd61;
	mov.u32 	%r140, 1;
	st.global.u32 	[%rd4], %r140;
	ld.global.u32 	%r5, [%rd39];
	setp.lt.s32 	%p2, %r5, 0;
	@%p2 bra 	LBB0_7;
// %bb.3:                               // %L205
	ld.param.u64 	%rd43, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r6, [%rd43];
	setp.lt.s32 	%p3, %r6, %r5;
	setp.gt.s32 	%p4, %r6, 262144;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	LBB0_7;
// %bb.4:                               // %L215
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r7, [%rd47];
	sub.s32 	%r141, %r6, %r5;
	and.b32  	%r142, %r141, 255;
	setp.ne.s32 	%p6, %r142, 0;
	setp.lt.s32 	%p7, %r7, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	LBB0_7;
// %bb.5:                               // %L221
	ld.param.u64 	%rd51, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r8, [%rd51];
	setp.lt.s32 	%p9, %r8, %r7;
	setp.gt.s32 	%p10, %r8, 32768;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	LBB0_7;
// %bb.6:                               // %L231
	sub.s32 	%r143, %r8, %r7;
	add.s32 	%r144, %r143, 3;
	and.b32  	%r145, %r144, 31;
	setp.eq.s32 	%p12, %r145, 0;
	@%p12 bra 	LBB0_8;
	bra.uni 	LBB0_7;
LBB0_8:                                 // %L341
	bfe.u32 	%r13, %r2, 1, 1;
	shl.b32 	%r146, %r13, 1;
	and.b32  	%r14, %r2, 1;
	or.b32  	%r15, %r14, %r146;
	or.b32  	%r16, %r15, 4;
	mov.f32 	%f146, 0f40000000;
	mov.f32 	%f147, 0f41F80000;
	div.approx.f32 	%f1, %f147, %f146;
	cvt.rn.f32.s32 	%f148, %r15;
	sub.f32 	%f149, %f148, %f1;
	mov.f32 	%f178, 0f41000000;
	div.approx.f32 	%f3, %f149, %f178;
	setp.eq.f32 	%p18, %f3, 0f00000000;
	mov.f32 	%f749, 0f3F800000;
	mov.f32 	%f742, %f749;
	@%p18 bra 	LBB0_10;
// %bb.9:                               // %L483
	sin.approx.f32 	%f179, %f3;
	div.approx.f32 	%f742, %f179, %f3;
LBB0_10:                                // %L486
	cvt.rn.f32.s32 	%f182, %r16;
	sub.f32 	%f183, %f182, %f1;
	div.approx.f32 	%f8, %f183, %f178;
	setp.eq.f32 	%p24, %f8, 0f00000000;
	mov.f32 	%f743, %f749;
	@%p24 bra 	LBB0_12;
// %bb.11:                              // %L503
	sin.approx.f32 	%f213, %f8;
	div.approx.f32 	%f743, %f213, %f8;
LBB0_12:                                // %L506
	or.b32  	%r164, %r15, 8;
	or.b32  	%r18, %r15, 12;
	cvt.rn.f32.s32 	%f217, %r164;
	sub.f32 	%f218, %f217, %f1;
	div.approx.f32 	%f12, %f218, %f178;
	setp.eq.f32 	%p30, %f12, 0f00000000;
	mov.f32 	%f744, %f749;
	@%p30 bra 	LBB0_14;
// %bb.13:                              // %L585
	sin.approx.f32 	%f248, %f12;
	div.approx.f32 	%f744, %f248, %f12;
LBB0_14:                                // %L588
	cvt.rn.f32.s32 	%f251, %r18;
	sub.f32 	%f252, %f251, %f1;
	div.approx.f32 	%f17, %f252, %f178;
	setp.eq.f32 	%p36, %f17, 0f00000000;
	mov.f32 	%f745, %f749;
	@%p36 bra 	LBB0_16;
// %bb.15:                              // %L605
	sin.approx.f32 	%f282, %f17;
	div.approx.f32 	%f745, %f282, %f17;
LBB0_16:                                // %L608
	or.b32  	%r182, %r15, 16;
	or.b32  	%r20, %r15, 20;
	cvt.rn.f32.s32 	%f286, %r182;
	sub.f32 	%f287, %f286, %f1;
	div.approx.f32 	%f21, %f287, %f178;
	setp.eq.f32 	%p42, %f21, 0f00000000;
	mov.f32 	%f746, %f749;
	@%p42 bra 	LBB0_18;
// %bb.17:                              // %L687
	sin.approx.f32 	%f317, %f21;
	div.approx.f32 	%f746, %f317, %f21;
LBB0_18:                                // %L690
	cvt.rn.f32.s32 	%f320, %r20;
	sub.f32 	%f321, %f320, %f1;
	div.approx.f32 	%f26, %f321, %f178;
	setp.eq.f32 	%p48, %f26, 0f00000000;
	mov.f32 	%f747, %f749;
	@%p48 bra 	LBB0_20;
// %bb.19:                              // %L707
	sin.approx.f32 	%f351, %f26;
	div.approx.f32 	%f747, %f351, %f26;
LBB0_20:                                // %L710
	or.b32  	%r200, %r15, 24;
	or.b32  	%r22, %r15, 28;
	cvt.rn.f32.s32 	%f355, %r200;
	sub.f32 	%f356, %f355, %f1;
	div.approx.f32 	%f30, %f356, %f178;
	setp.eq.f32 	%p54, %f30, 0f00000000;
	mov.f32 	%f748, %f749;
	@%p54 bra 	LBB0_22;
// %bb.21:                              // %L789
	sin.approx.f32 	%f386, %f30;
	div.approx.f32 	%f748, %f386, %f30;
LBB0_22:                                // %L792
	cvt.rn.f32.s32 	%f389, %r22;
	sub.f32 	%f390, %f389, %f1;
	div.approx.f32 	%f35, %f390, %f178;
	setp.eq.f32 	%p60, %f35, 0f00000000;
	@%p60 bra 	LBB0_24;
// %bb.23:                              // %L809
	sin.approx.f32 	%f420, %f35;
	div.approx.f32 	%f749, %f420, %f35;
LBB0_24:                                // %L812
	mul.lo.s32 	%r24, %r15, 7;
	cvt.rn.f32.s32 	%f423, %r24;
	div.approx.f32 	%f38, %f423, %f178;
	abs.f32 	%f752, %f38;
	setp.lt.f32 	%p61, %f752, 0f40000000;
	@%p61 bra 	LBB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f752, 0f4B800000;
	@%p62 bra 	LBB0_32;
	bra.uni 	LBB0_26;
LBB0_32:
	mov.b32 	%r26, %f752;
	and.b32  	%r218, %r26, 8388607;
	or.b32  	%r1090, %r218, 1065353216;
	mov.b32 	%f751, %r1090;
	add.s32 	%r219, %r26, -1073741824;
	and.b32  	%r1091, %r219, -8388608;
	setp.eq.s32 	%p68, %r1091, 0;
	@%p68 bra 	LBB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f434, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f433,%f434;
	// end inline asm
LBB0_34:                                // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r220, %r1091, 192937984;
	add.s32 	%r221, %r220, %r1090;
	mov.b32 	%f435, %r221;
	mul.f32 	%f436, %f433, %f435;
	sub.f32 	%f437, %f435, %f436;
	fma.rn.f32 	%f438, %f437, %f433, %f436;
	sub.f32 	%f439, %f435, %f438;
	fma.rz.f32 	%f440, %f439, %f433, %f438;
	cvt.rzi.f32.f32 	%f441, %f440;
	sub.f32 	%f751, %f435, %f441;
	sub.s32 	%r1091, %r1091, %r220;
	mov.b32 	%r1090, %f751;
	setp.ne.s32 	%p69, %r1091, 0;
	setp.ne.s32 	%p70, %r1090, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	LBB0_34;
LBB0_35:                                // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r26, 2139095039;
	selp.f32 	%f442, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f443, %f751, 0f34000000;
	mul.f32 	%f752, %f442, %f443;
	bra.uni 	LBB0_36;
LBB0_26:                                // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f426, %f752, %f146;
	cvt.rzi.f32.f32 	%f750, %f426;
	fma.rn.f32 	%f41, %f750, 0fC0000000, %f752;
	mov.b32 	%r25, %f41;
	setp.lt.u32 	%p63, %r25, 1073741824;
	@%p63 bra 	LBB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r25, -2147483647;
	@%p64 bra 	LBB0_29;
// %bb.28:
	add.f32 	%f431, %f750, 0fBF800000;
	setp.lt.f32 	%p67, %f41, 0fC0000000;
	add.f32 	%f432, %f431, 0fBF800000;
	selp.f32 	%f750, %f432, %f431, %p67;
	bra.uni 	LBB0_31;
LBB0_29:
	add.f32 	%f750, %f750, 0f3F800000;
	setp.ltu.f32 	%p65, %f41, 0f40800000;
	@%p65 bra 	LBB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f427, %f750, 0f3F800000;
	fma.rn.f32 	%f429, %f146, 0fC0400000, %f41;
	setp.ge.f32 	%p66, %f429, 0f00000000;
	add.f32 	%f430, %f427, 0f3F800000;
	selp.f32 	%f750, %f430, %f427, %p66;
LBB0_31:                                // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f752, %f750, 0fC0000000, %f752;
LBB0_36:                                // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f444, %f752;
	setp.gtu.f32 	%p73, %f444, 0f7F800000;
	@%p73 bra 	LBB0_38;
// %bb.37:
	mov.b32 	%r222, %f38;
	and.b32  	%r223, %r222, -2147483648;
	mov.b32 	%r224, %f752;
	or.b32  	%r225, %r223, %r224;
	mov.b32 	%f752, %r225;
LBB0_38:                                // %__nv_fmodf.exit
	add.s32 	%r234, %r24, 28;
	cvt.rn.f32.s32 	%f475, %r234;
	div.approx.f32 	%f57, %f475, %f178;
	abs.f32 	%f756, %f57;
	setp.lt.f32 	%p81, %f756, 0f40000000;
	@%p81 bra 	LBB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f756, 0f4B800000;
	@%p82 bra 	LBB0_46;
	bra.uni 	LBB0_40;
LBB0_46:
	mov.b32 	%r34, %f756;
	and.b32  	%r235, %r34, 8388607;
	or.b32  	%r1092, %r235, 1065353216;
	mov.b32 	%f755, %r1092;
	add.s32 	%r236, %r34, -1073741824;
	and.b32  	%r1093, %r236, -8388608;
	setp.eq.s32 	%p88, %r1093, 0;
	@%p88 bra 	LBB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i877.preheader
	mov.f32 	%f486, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f485,%f486;
	// end inline asm
LBB0_48:                                // %__nv_fmaf_rn.exit4.i.i.i877
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r237, %r1093, 192937984;
	add.s32 	%r238, %r237, %r1092;
	mov.b32 	%f487, %r238;
	mul.f32 	%f488, %f485, %f487;
	sub.f32 	%f489, %f487, %f488;
	fma.rn.f32 	%f490, %f489, %f485, %f488;
	sub.f32 	%f491, %f487, %f490;
	fma.rz.f32 	%f492, %f491, %f485, %f490;
	cvt.rzi.f32.f32 	%f493, %f492;
	sub.f32 	%f755, %f487, %f493;
	sub.s32 	%r1093, %r1093, %r237;
	mov.b32 	%r1092, %f755;
	setp.ne.s32 	%p89, %r1093, 0;
	setp.ne.s32 	%p90, %r1092, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	LBB0_48;
LBB0_49:                                // %__internal_fmodf_slowpath_mod.exit.i.i879
	setp.gt.u32 	%p92, %r34, 2139095039;
	selp.f32 	%f494, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f495, %f755, 0f34000000;
	mul.f32 	%f756, %f494, %f495;
	bra.uni 	LBB0_50;
LBB0_40:                                // %__nv_fast_fdividef.exit.i.i.i849
	div.approx.f32 	%f478, %f756, %f146;
	cvt.rzi.f32.f32 	%f754, %f478;
	fma.rn.f32 	%f60, %f754, 0fC0000000, %f756;
	mov.b32 	%r33, %f60;
	setp.lt.u32 	%p83, %r33, 1073741824;
	@%p83 bra 	LBB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r33, -2147483647;
	@%p84 bra 	LBB0_43;
// %bb.42:
	add.f32 	%f483, %f754, 0fBF800000;
	setp.lt.f32 	%p87, %f60, 0fC0000000;
	add.f32 	%f484, %f483, 0fBF800000;
	selp.f32 	%f754, %f484, %f483, %p87;
	bra.uni 	LBB0_45;
LBB0_43:
	add.f32 	%f754, %f754, 0f3F800000;
	setp.ltu.f32 	%p85, %f60, 0f40800000;
	@%p85 bra 	LBB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i854
	add.f32 	%f479, %f754, 0f3F800000;
	fma.rn.f32 	%f481, %f146, 0fC0400000, %f60;
	setp.ge.f32 	%p86, %f481, 0f00000000;
	add.f32 	%f482, %f479, 0f3F800000;
	selp.f32 	%f754, %f482, %f479, %p86;
LBB0_45:                                // %__internal_fmodf_fastpath_quot.exit.i.i858
	fma.rn.f32 	%f756, %f754, 0fC0000000, %f756;
LBB0_50:                                // %__internal_fmodf_kernel.exit.i883
	abs.f32 	%f496, %f756;
	setp.gtu.f32 	%p93, %f496, 0f7F800000;
	@%p93 bra 	LBB0_52;
// %bb.51:
	mov.b32 	%r239, %f57;
	and.b32  	%r240, %r239, -2147483648;
	mov.b32 	%r241, %f756;
	or.b32  	%r242, %r240, %r241;
	mov.b32 	%f756, %r242;
LBB0_52:                                // %__nv_fmodf.exit884
	shr.u32 	%r43, %r2, 2;
	and.b32  	%r257, %r2, 3;
	mul.lo.s32 	%r258, %r257, %r43;
	shl.b32 	%r259, %r258, 1;
	neg.s32 	%r45, %r259;
	cvt.rn.f32.s32 	%f529, %r45;
	div.approx.f32 	%f74, %f529, %f178;
	abs.f32 	%f760, %f74;
	setp.lt.f32 	%p101, %f760, 0f40000000;
	@%p101 bra 	LBB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f760, 0f4B800000;
	@%p102 bra 	LBB0_60;
	bra.uni 	LBB0_54;
LBB0_60:
	mov.b32 	%r47, %f760;
	and.b32  	%r260, %r47, 8388607;
	or.b32  	%r1094, %r260, 1065353216;
	mov.b32 	%f759, %r1094;
	add.s32 	%r261, %r47, -1073741824;
	and.b32  	%r1095, %r261, -8388608;
	setp.eq.s32 	%p108, %r1095, 0;
	@%p108 bra 	LBB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i923.preheader
	mov.f32 	%f540, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f539,%f540;
	// end inline asm
LBB0_62:                                // %__nv_fmaf_rn.exit4.i.i.i923
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r262, %r1095, 192937984;
	add.s32 	%r263, %r262, %r1094;
	mov.b32 	%f541, %r263;
	mul.f32 	%f542, %f539, %f541;
	sub.f32 	%f543, %f541, %f542;
	fma.rn.f32 	%f544, %f543, %f539, %f542;
	sub.f32 	%f545, %f541, %f544;
	fma.rz.f32 	%f546, %f545, %f539, %f544;
	cvt.rzi.f32.f32 	%f547, %f546;
	sub.f32 	%f759, %f541, %f547;
	sub.s32 	%r1095, %r1095, %r262;
	mov.b32 	%r1094, %f759;
	setp.ne.s32 	%p109, %r1095, 0;
	setp.ne.s32 	%p110, %r1094, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	LBB0_62;
LBB0_63:                                // %__internal_fmodf_slowpath_mod.exit.i.i925
	setp.gt.u32 	%p112, %r47, 2139095039;
	selp.f32 	%f548, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f549, %f759, 0f34000000;
	mul.f32 	%f760, %f548, %f549;
	bra.uni 	LBB0_64;
LBB0_54:                                // %__nv_fast_fdividef.exit.i.i.i895
	div.approx.f32 	%f532, %f760, %f146;
	cvt.rzi.f32.f32 	%f758, %f532;
	fma.rn.f32 	%f77, %f758, 0fC0000000, %f760;
	mov.b32 	%r46, %f77;
	setp.lt.u32 	%p103, %r46, 1073741824;
	@%p103 bra 	LBB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r46, -2147483647;
	@%p104 bra 	LBB0_57;
// %bb.56:
	add.f32 	%f537, %f758, 0fBF800000;
	setp.lt.f32 	%p107, %f77, 0fC0000000;
	add.f32 	%f538, %f537, 0fBF800000;
	selp.f32 	%f758, %f538, %f537, %p107;
	bra.uni 	LBB0_59;
LBB0_57:
	add.f32 	%f758, %f758, 0f3F800000;
	setp.ltu.f32 	%p105, %f77, 0f40800000;
	@%p105 bra 	LBB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i900
	add.f32 	%f533, %f758, 0f3F800000;
	fma.rn.f32 	%f535, %f146, 0fC0400000, %f77;
	setp.ge.f32 	%p106, %f535, 0f00000000;
	add.f32 	%f536, %f533, 0f3F800000;
	selp.f32 	%f758, %f536, %f533, %p106;
LBB0_59:                                // %__internal_fmodf_fastpath_quot.exit.i.i904
	fma.rn.f32 	%f760, %f758, 0fC0000000, %f760;
LBB0_64:                                // %__internal_fmodf_kernel.exit.i929
	abs.f32 	%f550, %f760;
	setp.gtu.f32 	%p113, %f550, 0f7F800000;
	@%p113 bra 	LBB0_66;
// %bb.65:
	mov.b32 	%r264, %f74;
	and.b32  	%r265, %r264, -2147483648;
	mov.b32 	%r266, %f760;
	or.b32  	%r267, %r265, %r266;
	mov.b32 	%f760, %r267;
LBB0_66:                                // %__nv_fmodf.exit930
	shl.b32 	%r276, %r43, 3;
	sub.s32 	%r277, %r45, %r276;
	cvt.rn.f32.s32 	%f581, %r277;
	div.approx.f32 	%f93, %f581, %f178;
	abs.f32 	%f764, %f93;
	setp.lt.f32 	%p121, %f764, 0f40000000;
	@%p121 bra 	LBB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f764, 0f4B800000;
	@%p122 bra 	LBB0_74;
	bra.uni 	LBB0_68;
LBB0_74:
	mov.b32 	%r55, %f764;
	and.b32  	%r278, %r55, 8388607;
	or.b32  	%r1096, %r278, 1065353216;
	mov.b32 	%f763, %r1096;
	add.s32 	%r279, %r55, -1073741824;
	and.b32  	%r1097, %r279, -8388608;
	setp.eq.s32 	%p128, %r1097, 0;
	@%p128 bra 	LBB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i969.preheader
	mov.f32 	%f592, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f591,%f592;
	// end inline asm
LBB0_76:                                // %__nv_fmaf_rn.exit4.i.i.i969
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r280, %r1097, 192937984;
	add.s32 	%r281, %r280, %r1096;
	mov.b32 	%f593, %r281;
	mul.f32 	%f594, %f591, %f593;
	sub.f32 	%f595, %f593, %f594;
	fma.rn.f32 	%f596, %f595, %f591, %f594;
	sub.f32 	%f597, %f593, %f596;
	fma.rz.f32 	%f598, %f597, %f591, %f596;
	cvt.rzi.f32.f32 	%f599, %f598;
	sub.f32 	%f763, %f593, %f599;
	sub.s32 	%r1097, %r1097, %r280;
	mov.b32 	%r1096, %f763;
	setp.ne.s32 	%p129, %r1097, 0;
	setp.ne.s32 	%p130, %r1096, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	LBB0_76;
LBB0_77:                                // %__internal_fmodf_slowpath_mod.exit.i.i971
	setp.gt.u32 	%p132, %r55, 2139095039;
	selp.f32 	%f600, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f601, %f763, 0f34000000;
	mul.f32 	%f764, %f600, %f601;
	bra.uni 	LBB0_78;
LBB0_68:                                // %__nv_fast_fdividef.exit.i.i.i941
	div.approx.f32 	%f584, %f764, %f146;
	cvt.rzi.f32.f32 	%f762, %f584;
	fma.rn.f32 	%f96, %f762, 0fC0000000, %f764;
	mov.b32 	%r54, %f96;
	setp.lt.u32 	%p123, %r54, 1073741824;
	@%p123 bra 	LBB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r54, -2147483647;
	@%p124 bra 	LBB0_71;
// %bb.70:
	add.f32 	%f589, %f762, 0fBF800000;
	setp.lt.f32 	%p127, %f96, 0fC0000000;
	add.f32 	%f590, %f589, 0fBF800000;
	selp.f32 	%f762, %f590, %f589, %p127;
	bra.uni 	LBB0_73;
LBB0_71:
	add.f32 	%f762, %f762, 0f3F800000;
	setp.ltu.f32 	%p125, %f96, 0f40800000;
	@%p125 bra 	LBB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i946
	add.f32 	%f585, %f762, 0f3F800000;
	fma.rn.f32 	%f587, %f146, 0fC0400000, %f96;
	setp.ge.f32 	%p126, %f587, 0f00000000;
	add.f32 	%f588, %f585, 0f3F800000;
	selp.f32 	%f762, %f588, %f585, %p126;
LBB0_73:                                // %__internal_fmodf_fastpath_quot.exit.i.i950
	fma.rn.f32 	%f764, %f762, 0fC0000000, %f764;
LBB0_78:                                // %__internal_fmodf_kernel.exit.i975
	mov.f32 	%f175, 0f00000000;
	abs.f32 	%f602, %f764;
	setp.gtu.f32 	%p133, %f602, 0f7F800000;
	@%p133 bra 	LBB0_80;
// %bb.79:
	mov.b32 	%r282, %f93;
	and.b32  	%r283, %r282, -2147483648;
	mov.b32 	%r284, %f764;
	or.b32  	%r285, %r283, %r284;
	mov.b32 	%f764, %r285;
LBB0_80:                                // %__nv_fmodf.exit976
	mov.f32 	%f635, 0f3F800000;
	div.approx.f32 	%f110, %f175, %f635;
	abs.f32 	%f772, %f110;
	setp.lt.f32 	%p141, %f772, 0f40000000;
	setp.gtu.f32 	%p215, %f772, 0f4B800000;
	mov.f32 	%f768, %f772;
	@%p141 bra 	LBB0_98;
// %bb.81:
	@%p215 bra 	LBB0_94;
	bra.uni 	LBB0_82;
LBB0_94:
	mov.b32 	%r83, %f772;
	and.b32  	%r309, %r83, 8388607;
	or.b32  	%r1106, %r309, 1065353216;
	mov.b32 	%f767, %r1106;
	add.s32 	%r310, %r83, -1073741824;
	and.b32  	%r1107, %r310, -8388608;
	setp.eq.s32 	%p148, %r1107, 0;
	@%p148 bra 	LBB0_97;
// %bb.95:                              // %__nv_fmaf_rn.exit4.i.i.i1015.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f644,%f635;
	// end inline asm
LBB0_96:                                // %__nv_fmaf_rn.exit4.i.i.i1015
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r311, %r1107, 192937984;
	add.s32 	%r312, %r311, %r1106;
	mov.b32 	%f646, %r312;
	mul.f32 	%f647, %f644, %f646;
	sub.f32 	%f648, %f646, %f647;
	fma.rn.f32 	%f649, %f648, %f644, %f647;
	sub.f32 	%f650, %f646, %f649;
	fma.rz.f32 	%f651, %f650, %f644, %f649;
	cvt.rzi.f32.f32 	%f652, %f651;
	sub.f32 	%f767, %f646, %f652;
	sub.s32 	%r1107, %r1107, %r311;
	mov.b32 	%r1106, %f767;
	setp.ne.s32 	%p149, %r1107, 0;
	setp.ne.s32 	%p150, %r1106, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	LBB0_96;
LBB0_97:                                // %__internal_fmodf_slowpath_mod.exit.i.i1017
	setp.gt.u32 	%p152, %r83, 2139095039;
	selp.f32 	%f653, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f654, %f767, 0f34000000;
	mul.f32 	%f768, %f653, %f654;
	bra.uni 	LBB0_98;
LBB0_82:                                // %__nv_fast_fdividef.exit.i.i.i987
	div.approx.f32 	%f637, %f772, %f146;
	cvt.rzi.f32.f32 	%f766, %f637;
	fma.rn.f32 	%f113, %f766, 0fC0000000, %f772;
	mov.b32 	%r82, %f113;
	setp.lt.u32 	%p143, %r82, 1073741824;
	@%p143 bra 	LBB0_93;
// %bb.83:
	setp.lt.u32 	%p144, %r82, -2147483647;
	@%p144 bra 	LBB0_91;
// %bb.84:
	add.f32 	%f642, %f766, 0fBF800000;
	setp.lt.f32 	%p147, %f113, 0fC0000000;
	add.f32 	%f643, %f642, 0fBF800000;
	selp.f32 	%f766, %f643, %f642, %p147;
	bra.uni 	LBB0_93;
LBB0_91:
	add.f32 	%f766, %f766, 0f3F800000;
	setp.ltu.f32 	%p145, %f113, 0f40800000;
	@%p145 bra 	LBB0_93;
// %bb.92:                              // %__nv_fmaf_rn.exit.i.i.i992
	add.f32 	%f638, %f766, 0f3F800000;
	fma.rn.f32 	%f640, %f146, 0fC0400000, %f113;
	setp.ge.f32 	%p146, %f640, 0f00000000;
	add.f32 	%f641, %f638, 0f3F800000;
	selp.f32 	%f766, %f641, %f638, %p146;
LBB0_93:                                // %__internal_fmodf_fastpath_quot.exit.i.i996
	fma.rn.f32 	%f768, %f766, 0fC0000000, %f772;
LBB0_98:                                // %__internal_fmodf_kernel.exit.i1021
	abs.f32 	%f655, %f768;
	setp.gtu.f32 	%p153, %f655, 0f7F800000;
	mov.b32 	%r313, %f110;
	and.b32  	%r90, %r313, -2147483648;
	@%p153 bra 	LBB0_100;
// %bb.99:
	mov.b32 	%r314, %f768;
	or.b32  	%r315, %r90, %r314;
	mov.b32 	%f768, %r315;
LBB0_100:                               // %__nv_fmodf.exit1022
	@%p141 bra 	LBB0_112;
// %bb.101:
	@%p215 bra 	LBB0_108;
	bra.uni 	LBB0_102;
LBB0_108:
	mov.b32 	%r92, %f772;
	and.b32  	%r324, %r92, 8388607;
	or.b32  	%r1108, %r324, 1065353216;
	mov.b32 	%f771, %r1108;
	add.s32 	%r325, %r92, -1073741824;
	and.b32  	%r1109, %r325, -8388608;
	setp.eq.s32 	%p169, %r1109, 0;
	@%p169 bra 	LBB0_111;
// %bb.109:                             // %__nv_fmaf_rn.exit4.i.i.i1061.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f696,%f635;
	// end inline asm
LBB0_110:                               // %__nv_fmaf_rn.exit4.i.i.i1061
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r326, %r1109, 192937984;
	add.s32 	%r327, %r326, %r1108;
	mov.b32 	%f698, %r327;
	mul.f32 	%f699, %f696, %f698;
	sub.f32 	%f700, %f698, %f699;
	fma.rn.f32 	%f701, %f700, %f696, %f699;
	sub.f32 	%f702, %f698, %f701;
	fma.rz.f32 	%f703, %f702, %f696, %f701;
	cvt.rzi.f32.f32 	%f704, %f703;
	sub.f32 	%f771, %f698, %f704;
	sub.s32 	%r1109, %r1109, %r326;
	mov.b32 	%r1108, %f771;
	setp.ne.s32 	%p170, %r1109, 0;
	setp.ne.s32 	%p171, %r1108, 0;
	and.pred  	%p172, %p170, %p171;
	@%p172 bra 	LBB0_110;
LBB0_111:                               // %__internal_fmodf_slowpath_mod.exit.i.i1063
	setp.gt.u32 	%p173, %r92, 2139095039;
	selp.f32 	%f705, 0f7FFFFFFF, 0f4B800000, %p173;
	mul.f32 	%f706, %f771, 0f34000000;
	mul.f32 	%f772, %f705, %f706;
	bra.uni 	LBB0_112;
LBB0_102:                               // %__nv_fast_fdividef.exit.i.i.i1033
	div.approx.f32 	%f689, %f772, %f146;
	cvt.rzi.f32.f32 	%f770, %f689;
	fma.rn.f32 	%f131, %f770, 0fC0000000, %f772;
	mov.b32 	%r91, %f131;
	setp.lt.u32 	%p164, %r91, 1073741824;
	@%p164 bra 	LBB0_107;
// %bb.103:
	setp.lt.u32 	%p165, %r91, -2147483647;
	@%p165 bra 	LBB0_105;
// %bb.104:
	add.f32 	%f694, %f770, 0fBF800000;
	setp.lt.f32 	%p168, %f131, 0fC0000000;
	add.f32 	%f695, %f694, 0fBF800000;
	selp.f32 	%f770, %f695, %f694, %p168;
	bra.uni 	LBB0_107;
LBB0_105:
	add.f32 	%f770, %f770, 0f3F800000;
	setp.ltu.f32 	%p166, %f131, 0f40800000;
	@%p166 bra 	LBB0_107;
// %bb.106:                             // %__nv_fmaf_rn.exit.i.i.i1038
	add.f32 	%f690, %f770, 0f3F800000;
	fma.rn.f32 	%f692, %f146, 0fC0400000, %f131;
	setp.ge.f32 	%p167, %f692, 0f00000000;
	add.f32 	%f693, %f690, 0f3F800000;
	selp.f32 	%f770, %f693, %f690, %p167;
LBB0_107:                               // %__internal_fmodf_fastpath_quot.exit.i.i1042
	fma.rn.f32 	%f772, %f770, 0fC0000000, %f772;
LBB0_112:                               // %__internal_fmodf_kernel.exit.i1067
	abs.f32 	%f707, %f772;
	setp.gtu.f32 	%p174, %f707, 0f7F800000;
	@%p174 bra 	LBB0_114;
// %bb.113:
	mov.b32 	%r328, %f772;
	or.b32  	%r329, %r90, %r328;
	mov.b32 	%f772, %r329;
LBB0_114:                               // %__nv_fmodf.exit1068
	setp.le.s32 	%p182, %r6, %r5;
	mov.u32 	%r1089, 0;
	@%p182 bra 	LBB0_90;
// %bb.115:                             // %L1195.lr.ph
	mov.f32 	%f150, 0f42040000;
	div.approx.f32 	%f151, %f149, %f150;
	div.approx.f32 	%f185, %f183, %f150;
	div.approx.f32 	%f220, %f218, %f150;
	div.approx.f32 	%f254, %f252, %f150;
	div.approx.f32 	%f289, %f287, %f150;
	div.approx.f32 	%f323, %f321, %f150;
	div.approx.f32 	%f358, %f356, %f150;
	div.approx.f32 	%f392, %f390, %f150;
	abs.f32 	%f152, %f151;
	abs.f32 	%f186, %f185;
	abs.f32 	%f221, %f220;
	abs.f32 	%f255, %f254;
	abs.f32 	%f290, %f289;
	abs.f32 	%f324, %f323;
	abs.f32 	%f359, %f358;
	abs.f32 	%f393, %f392;
	setp.gt.f32 	%p13, %f152, 0f4B800000;
	mul.f32 	%f153, %f151, 0f00000000;
	setp.gt.f32 	%p19, %f186, 0f4B800000;
	mul.f32 	%f187, %f185, 0f00000000;
	setp.gt.f32 	%p25, %f221, 0f4B800000;
	mul.f32 	%f222, %f220, 0f00000000;
	setp.gt.f32 	%p31, %f255, 0f4B800000;
	mul.f32 	%f256, %f254, 0f00000000;
	setp.gt.f32 	%p37, %f290, 0f4B800000;
	mul.f32 	%f291, %f289, 0f00000000;
	setp.gt.f32 	%p43, %f324, 0f4B800000;
	mul.f32 	%f325, %f323, 0f00000000;
	setp.gt.f32 	%p49, %f359, 0f4B800000;
	mul.f32 	%f360, %f358, 0f00000000;
	setp.gt.f32 	%p55, %f393, 0f4B800000;
	mul.f32 	%f394, %f392, 0f00000000;
	selp.f32 	%f154, %f153, %f151, %p13;
	selp.f32 	%f188, %f187, %f185, %p19;
	selp.f32 	%f223, %f222, %f220, %p25;
	selp.f32 	%f257, %f256, %f254, %p31;
	selp.f32 	%f292, %f291, %f289, %p37;
	selp.f32 	%f326, %f325, %f323, %p43;
	selp.f32 	%f361, %f360, %f358, %p49;
	selp.f32 	%f395, %f394, %f392, %p55;
	add.f32 	%f551, %f760, %f760;
	add.f32 	%f603, %f764, %f764;
	add.f32 	%f155, %f154, %f154;
	add.f32 	%f189, %f188, %f188;
	add.f32 	%f224, %f223, %f223;
	add.f32 	%f258, %f257, %f257;
	add.f32 	%f293, %f292, %f292;
	add.f32 	%f327, %f326, %f326;
	add.f32 	%f362, %f361, %f361;
	add.f32 	%f396, %f395, %f395;
	add.f32 	%f445, %f752, %f752;
	add.f32 	%f497, %f756, %f756;
	mov.b32 	%r268, %f551;
	mov.b32 	%r298, %f603;
	add.f32 	%f656, %f768, %f768;
	mov.b32 	%r147, %f155;
	mov.b32 	%r154, %f189;
	mov.b32 	%r165, %f224;
	mov.b32 	%r172, %f258;
	mov.b32 	%r183, %f293;
	mov.b32 	%r190, %f327;
	mov.b32 	%r201, %f362;
	mov.b32 	%r208, %f396;
	mov.b32 	%r226, %f445;
	mov.b32 	%r249, %f497;
	and.b32  	%r269, %r268, -2147483648;
	and.b32  	%r299, %r298, -2147483648;
	mov.b32 	%r316, %f656;
	and.b32  	%r148, %r147, -2147483648;
	and.b32  	%r155, %r154, -2147483648;
	and.b32  	%r166, %r165, -2147483648;
	and.b32  	%r173, %r172, -2147483648;
	and.b32  	%r184, %r183, -2147483648;
	and.b32  	%r191, %r190, -2147483648;
	and.b32  	%r202, %r201, -2147483648;
	and.b32  	%r209, %r208, -2147483648;
	and.b32  	%r227, %r226, -2147483648;
	and.b32  	%r250, %r249, -2147483648;
	or.b32  	%r270, %r269, 1056964608;
	or.b32  	%r300, %r299, 1056964608;
	and.b32  	%r317, %r316, -2147483648;
	or.b32  	%r149, %r148, 1056964608;
	or.b32  	%r156, %r155, 1056964608;
	or.b32  	%r167, %r166, 1056964608;
	or.b32  	%r174, %r173, 1056964608;
	or.b32  	%r185, %r184, 1056964608;
	or.b32  	%r192, %r191, 1056964608;
	or.b32  	%r203, %r202, 1056964608;
	or.b32  	%r210, %r209, 1056964608;
	or.b32  	%r228, %r227, 1056964608;
	or.b32  	%r251, %r250, 1056964608;
	mov.b32 	%f552, %r270;
	mov.b32 	%f604, %r300;
	or.b32  	%r318, %r317, 1056964608;
	mov.b32 	%f156, %r149;
	mov.b32 	%f190, %r156;
	mov.b32 	%f225, %r167;
	mov.b32 	%f259, %r174;
	cvt.u16.u32 	%rs1, %r2;
	mov.b32 	%f294, %r185;
	mov.b32 	%f328, %r192;
	mov.b32 	%f363, %r203;
	mov.b32 	%f397, %r210;
	mov.b32 	%f446, %r228;
	mov.b32 	%f498, %r251;
	add.f32 	%f553, %f551, %f552;
	abs.f32 	%f555, %f551;
	add.f32 	%f605, %f603, %f604;
	abs.f32 	%f607, %f603;
	mov.b32 	%f657, %r318;
	add.f32 	%f157, %f155, %f156;
	abs.f32 	%f159, %f155;
	add.f32 	%f191, %f189, %f190;
	abs.f32 	%f193, %f189;
	add.f32 	%f226, %f224, %f225;
	abs.f32 	%f228, %f224;
	add.f32 	%f260, %f258, %f259;
	abs.f32 	%f262, %f258;
	add.f32 	%f295, %f293, %f294;
	abs.f32 	%f297, %f293;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	add.f32 	%f329, %f327, %f328;
	abs.f32 	%f331, %f327;
	add.f32 	%f364, %f362, %f363;
	abs.f32 	%f366, %f362;
	add.f32 	%f398, %f396, %f397;
	abs.f32 	%f400, %f396;
	add.f32 	%f447, %f445, %f446;
	abs.f32 	%f449, %f445;
	add.f32 	%f499, %f497, %f498;
	abs.f32 	%f501, %f497;
	cvt.rzi.f32.f32 	%f554, %f553;
	setp.gt.f32 	%p114, %f555, 0f4B000000;
	cvt.rzi.f32.f32 	%f606, %f605;
	setp.gt.f32 	%p134, %f607, 0f4B000000;
	add.f32 	%f658, %f656, %f657;
	abs.f32 	%f660, %f656;
	cvt.rzi.f32.f32 	%f158, %f157;
	setp.gt.f32 	%p14, %f159, 0f4B000000;
	cvt.rzi.f32.f32 	%f192, %f191;
	setp.gt.f32 	%p20, %f193, 0f4B000000;
	cvt.rzi.f32.f32 	%f227, %f226;
	setp.gt.f32 	%p26, %f228, 0f4B000000;
	cvt.rzi.f32.f32 	%f261, %f260;
	setp.gt.f32 	%p32, %f262, 0f4B000000;
	cvt.rzi.f32.f32 	%f296, %f295;
	setp.gt.f32 	%p38, %f297, 0f4B000000;
	cvt.rzi.f32.f32 	%f330, %f329;
	setp.gt.f32 	%p44, %f331, 0f4B000000;
	or.b16  	%rs4, %rs3, %rs2;
	cvt.rzi.f32.f32 	%f365, %f364;
	setp.gt.f32 	%p50, %f366, 0f4B000000;
	cvt.rzi.f32.f32 	%f399, %f398;
	setp.gt.f32 	%p56, %f400, 0f4B000000;
	cvt.rzi.f32.f32 	%f448, %f447;
	setp.gt.f32 	%p74, %f449, 0f4B000000;
	cvt.rzi.f32.f32 	%f500, %f499;
	setp.gt.f32 	%p94, %f501, 0f4B000000;
	selp.f32 	%f556, %f551, %f554, %p114;
	cvt.rzi.f32.f32 	%f557, %f551;
	setp.lt.f32 	%p115, %f555, 0f3F000000;
	selp.f32 	%f608, %f603, %f606, %p134;
	cvt.rzi.f32.f32 	%f609, %f603;
	setp.lt.f32 	%p135, %f607, 0f3F000000;
	cvt.rzi.f32.f32 	%f659, %f658;
	setp.gt.f32 	%p156, %f660, 0f4B000000;
	selp.f32 	%f160, %f155, %f158, %p14;
	cvt.rzi.f32.f32 	%f161, %f155;
	setp.lt.f32 	%p15, %f159, 0f3F000000;
	selp.f32 	%f194, %f189, %f192, %p20;
	cvt.rzi.f32.f32 	%f195, %f189;
	setp.lt.f32 	%p21, %f193, 0f3F000000;
	selp.f32 	%f229, %f224, %f227, %p26;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p27, %f228, 0f3F000000;
	selp.f32 	%f263, %f258, %f261, %p32;
	cvt.rzi.f32.f32 	%f264, %f258;
	setp.lt.f32 	%p33, %f262, 0f3F000000;
	selp.f32 	%f298, %f293, %f296, %p38;
	cvt.rzi.f32.f32 	%f299, %f293;
	setp.lt.f32 	%p39, %f297, 0f3F000000;
	selp.f32 	%f332, %f327, %f330, %p44;
	cvt.rzi.f32.f32 	%f333, %f327;
	setp.lt.f32 	%p45, %f331, 0f3F000000;
	selp.f32 	%f367, %f362, %f365, %p50;
	cvt.rzi.f32.f32 	%f368, %f362;
	setp.lt.f32 	%p51, %f366, 0f3F000000;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f401, %f396, %f399, %p56;
	cvt.rzi.f32.f32 	%f402, %f396;
	setp.lt.f32 	%p57, %f400, 0f3F000000;
	selp.f32 	%f450, %f445, %f448, %p74;
	cvt.rzi.f32.f32 	%f451, %f445;
	setp.lt.f32 	%p75, %f449, 0f3F000000;
	selp.f32 	%f502, %f497, %f500, %p94;
	cvt.rzi.f32.f32 	%f503, %f497;
	setp.lt.f32 	%p95, %f501, 0f3F000000;
	selp.f32 	%f558, %f557, %f556, %p115;
	selp.f32 	%f610, %f609, %f608, %p135;
	selp.f32 	%f661, %f656, %f659, %p156;
	cvt.rzi.f32.f32 	%f662, %f656;
	setp.lt.f32 	%p157, %f660, 0f3F000000;
	selp.f32 	%f162, %f161, %f160, %p15;
	selp.f32 	%f196, %f195, %f194, %p21;
	selp.f32 	%f231, %f230, %f229, %p27;
	selp.f32 	%f265, %f264, %f263, %p33;
	selp.f32 	%f300, %f299, %f298, %p39;
	selp.f32 	%f334, %f333, %f332, %p45;
	selp.f32 	%f369, %f368, %f367, %p51;
	selp.f32 	%f403, %f402, %f401, %p57;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f452, %f451, %f450, %p75;
	selp.f32 	%f504, %f503, %f502, %p95;
	fma.rn.f32 	%f559, %f558, 0fBF000000, %f760;
	fma.rn.f32 	%f611, %f610, 0fBF000000, %f764;
	selp.f32 	%f663, %f662, %f661, %p157;
	fma.rn.f32 	%f163, %f162, 0fBF000000, %f154;
	fma.rn.f32 	%f197, %f196, 0fBF000000, %f188;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f223;
	fma.rn.f32 	%f266, %f265, 0fBF000000, %f257;
	fma.rn.f32 	%f301, %f300, 0fBF000000, %f292;
	fma.rn.f32 	%f335, %f334, 0fBF000000, %f326;
	fma.rn.f32 	%f370, %f369, 0fBF000000, %f361;
	fma.rn.f32 	%f404, %f403, 0fBF000000, %f395;
	or.b16  	%rs8, %rs7, %rs5;
	fma.rn.f32 	%f453, %f452, 0fBF000000, %f752;
	fma.rn.f32 	%f505, %f504, 0fBF000000, %f756;
	mul.f32 	%f560, %f559, %f559;
	mul.f32 	%f612, %f611, %f611;
	fma.rn.f32 	%f664, %f663, 0fBF000000, %f768;
	mul.f32 	%f164, %f163, %f163;
	mul.f32 	%f198, %f197, %f197;
	mul.f32 	%f233, %f232, %f232;
	mul.f32 	%f267, %f266, %f266;
	mul.f32 	%f302, %f301, %f301;
	mul.f32 	%f336, %f335, %f335;
	mul.f32 	%f371, %f370, %f370;
	mul.f32 	%f405, %f404, %f404;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	mul.f32 	%f454, %f453, %f453;
	mul.f32 	%f506, %f505, %f505;
	fma.rn.f32 	%f561, %f560, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f562, %f560, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f613, %f612, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f614, %f612, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f665, %f664, %f664;
	cvt.rzi.s32.f32 	%r150, %f162;
	fma.rn.f32 	%f165, %f164, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f166, %f164, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r157, %f196;
	fma.rn.f32 	%f199, %f198, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f200, %f198, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r168, %f231;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r175, %f265;
	fma.rn.f32 	%f268, %f267, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f269, %f267, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r186, %f300;
	fma.rn.f32 	%f303, %f302, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f304, %f302, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r193, %f334;
	fma.rn.f32 	%f337, %f336, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f338, %f336, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r204, %f369;
	fma.rn.f32 	%f372, %f371, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f373, %f371, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r211, %f403;
	fma.rn.f32 	%f406, %f405, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f407, %f405, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f455, %f454, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f456, %f454, 0f3E684E12, 0fBFAAD2E0;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	fma.rn.f32 	%f507, %f506, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f508, %f506, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r271, %f558;
	fma.rn.f32 	%f563, %f561, %f560, 0fC0A55DF6;
	fma.rn.f32 	%f564, %f562, %f560, 0f4081E0CF;
	fma.rn.f32 	%f565, %f560, %f559, 0f00000000;
	cvt.rzi.s32.f32 	%r301, %f610;
	fma.rn.f32 	%f615, %f613, %f612, 0fC0A55DF6;
	fma.rn.f32 	%f616, %f614, %f612, 0f4081E0CF;
	fma.rn.f32 	%f617, %f612, %f611, 0f00000000;
	fma.rn.f32 	%f666, %f665, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f667, %f665, 0f3E684E12, 0fBFAAD2E0;
	add.s32 	%r151, %r150, 1;
	fma.rn.f32 	%f167, %f165, %f164, 0fC0A55DF6;
	fma.rn.f32 	%f168, %f166, %f164, 0f4081E0CF;
	fma.rn.f32 	%f169, %f164, %f163, 0f00000000;
	add.s32 	%r158, %r157, 1;
	fma.rn.f32 	%f201, %f199, %f198, 0fC0A55DF6;
	fma.rn.f32 	%f202, %f200, %f198, 0f4081E0CF;
	fma.rn.f32 	%f203, %f198, %f197, 0f00000000;
	add.s32 	%r169, %r168, 1;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	add.s32 	%r176, %r175, 1;
	fma.rn.f32 	%f270, %f268, %f267, 0fC0A55DF6;
	fma.rn.f32 	%f271, %f269, %f267, 0f4081E0CF;
	fma.rn.f32 	%f272, %f267, %f266, 0f00000000;
	add.s32 	%r187, %r186, 1;
	fma.rn.f32 	%f305, %f303, %f302, 0fC0A55DF6;
	fma.rn.f32 	%f306, %f304, %f302, 0f4081E0CF;
	fma.rn.f32 	%f307, %f302, %f301, 0f00000000;
	add.s32 	%r194, %r193, 1;
	fma.rn.f32 	%f339, %f337, %f336, 0fC0A55DF6;
	fma.rn.f32 	%f340, %f338, %f336, 0f4081E0CF;
	fma.rn.f32 	%f341, %f336, %f335, 0f00000000;
	add.s32 	%r205, %r204, 1;
	fma.rn.f32 	%f374, %f372, %f371, 0fC0A55DF6;
	fma.rn.f32 	%f375, %f373, %f371, 0f4081E0CF;
	fma.rn.f32 	%f376, %f371, %f370, 0f00000000;
	add.s32 	%r212, %r211, 1;
	fma.rn.f32 	%f408, %f406, %f405, 0fC0A55DF6;
	fma.rn.f32 	%f409, %f407, %f405, 0f4081E0CF;
	fma.rn.f32 	%f410, %f405, %f404, 0f00000000;
	cvt.rzi.s32.f32 	%r229, %f452;
	fma.rn.f32 	%f457, %f455, %f454, 0fC0A55DF6;
	fma.rn.f32 	%f458, %f456, %f454, 0f4081E0CF;
	fma.rn.f32 	%f459, %f454, %f453, 0f00000000;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r252, %f504;
	fma.rn.f32 	%f509, %f507, %f506, 0fC0A55DF6;
	fma.rn.f32 	%f510, %f508, %f506, 0f4081E0CF;
	fma.rn.f32 	%f511, %f506, %f505, 0f00000000;
	fma.rn.f32 	%f566, %f564, %f560, 0fC09DE9E6;
	fma.rn.f32 	%f567, %f563, %f565, 0f00000000;
	and.b32  	%r272, %r271, 1;
	fma.rn.f32 	%f618, %f616, %f612, 0fC09DE9E6;
	fma.rn.f32 	%f619, %f615, %f617, 0f00000000;
	and.b32  	%r302, %r301, 1;
	cvt.rzi.s32.f32 	%r319, %f663;
	fma.rn.f32 	%f668, %f666, %f665, 0fC0A55DF6;
	fma.rn.f32 	%f669, %f667, %f665, 0f4081E0CF;
	fma.rn.f32 	%f670, %f665, %f664, 0f00000000;
	fma.rn.f32 	%f170, %f168, %f164, 0fC09DE9E6;
	fma.rn.f32 	%f171, %f167, %f169, 0f00000000;
	and.b32  	%r152, %r151, 1;
	fma.rn.f32 	%f204, %f202, %f198, 0fC09DE9E6;
	fma.rn.f32 	%f205, %f201, %f203, 0f00000000;
	and.b32  	%r159, %r158, 1;
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r170, %r169, 1;
	fma.rn.f32 	%f273, %f271, %f267, 0fC09DE9E6;
	fma.rn.f32 	%f274, %f270, %f272, 0f00000000;
	and.b32  	%r177, %r176, 1;
	fma.rn.f32 	%f308, %f306, %f302, 0fC09DE9E6;
	fma.rn.f32 	%f309, %f305, %f307, 0f00000000;
	and.b32  	%r188, %r187, 1;
	fma.rn.f32 	%f342, %f340, %f336, 0fC09DE9E6;
	fma.rn.f32 	%f343, %f339, %f341, 0f00000000;
	and.b32  	%r195, %r194, 1;
	fma.rn.f32 	%f377, %f375, %f371, 0fC09DE9E6;
	fma.rn.f32 	%f378, %f374, %f376, 0f00000000;
	and.b32  	%r206, %r205, 1;
	fma.rn.f32 	%f411, %f409, %f405, 0fC09DE9E6;
	fma.rn.f32 	%f412, %f408, %f410, 0f00000000;
	and.b32  	%r213, %r212, 1;
	fma.rn.f32 	%f460, %f458, %f454, 0fC09DE9E6;
	fma.rn.f32 	%f461, %f457, %f459, 0f00000000;
	and.b32  	%r230, %r229, 1;
	fma.rn.f32 	%f512, %f510, %f506, 0fC09DE9E6;
	fma.rn.f32 	%f513, %f509, %f511, 0f00000000;
	and.b32  	%r253, %r252, 1;
	and.b16  	%rs15, %rs13, 16384;
	fma.rn.f32 	%f568, %f566, %f560, 0f3F800000;
	fma.rn.f32 	%f569, %f559, 0f40490FDB, %f567;
	setp.eq.b32 	%p116, %r272, 1;
	fma.rn.f32 	%f620, %f618, %f612, 0f3F800000;
	fma.rn.f32 	%f621, %f611, 0f40490FDB, %f619;
	setp.eq.b32 	%p136, %r302, 1;
	fma.rn.f32 	%f671, %f669, %f665, 0fC09DE9E6;
	fma.rn.f32 	%f672, %f668, %f670, 0f00000000;
	and.b32  	%r320, %r319, 1;
	fma.rn.f32 	%f172, %f170, %f164, 0f3F800000;
	fma.rn.f32 	%f173, %f163, 0f40490FDB, %f171;
	setp.eq.b32 	%p16, %r152, 1;
	fma.rn.f32 	%f206, %f204, %f198, 0f3F800000;
	fma.rn.f32 	%f207, %f197, 0f40490FDB, %f205;
	setp.eq.b32 	%p22, %r159, 1;
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p28, %r170, 1;
	fma.rn.f32 	%f275, %f273, %f267, 0f3F800000;
	fma.rn.f32 	%f276, %f266, 0f40490FDB, %f274;
	setp.eq.b32 	%p34, %r177, 1;
	fma.rn.f32 	%f310, %f308, %f302, 0f3F800000;
	fma.rn.f32 	%f311, %f301, 0f40490FDB, %f309;
	setp.eq.b32 	%p40, %r188, 1;
	fma.rn.f32 	%f344, %f342, %f336, 0f3F800000;
	fma.rn.f32 	%f345, %f335, 0f40490FDB, %f343;
	setp.eq.b32 	%p46, %r195, 1;
	fma.rn.f32 	%f379, %f377, %f371, 0f3F800000;
	fma.rn.f32 	%f380, %f370, 0f40490FDB, %f378;
	setp.eq.b32 	%p52, %r206, 1;
	fma.rn.f32 	%f413, %f411, %f405, 0f3F800000;
	fma.rn.f32 	%f414, %f404, 0f40490FDB, %f412;
	setp.eq.b32 	%p58, %r213, 1;
	fma.rn.f32 	%f462, %f460, %f454, 0f3F800000;
	fma.rn.f32 	%f463, %f453, 0f40490FDB, %f461;
	setp.eq.b32 	%p76, %r230, 1;
	fma.rn.f32 	%f514, %f512, %f506, 0f3F800000;
	fma.rn.f32 	%f515, %f505, 0f40490FDB, %f513;
	setp.eq.b32 	%p96, %r253, 1;
	shr.u16 	%rs14, %rs13, 1;
	shl.b16 	%rs16, %rs15, 1;
	selp.f32 	%f570, %f568, %f569, %p116;
	and.b32  	%r273, %r271, 2;
	selp.f32 	%f622, %f620, %f621, %p136;
	and.b32  	%r303, %r301, 2;
	fma.rn.f32 	%f673, %f671, %f665, 0f3F800000;
	fma.rn.f32 	%f674, %f664, 0f40490FDB, %f672;
	setp.eq.b32 	%p158, %r320, 1;
	selp.f32 	%f174, %f172, %f173, %p16;
	and.b32  	%r153, %r151, 2;
	selp.f32 	%f208, %f206, %f207, %p22;
	and.b32  	%r160, %r158, 2;
	selp.f32 	%f243, %f241, %f242, %p28;
	and.b32  	%r171, %r169, 2;
	selp.f32 	%f277, %f275, %f276, %p34;
	and.b32  	%r178, %r176, 2;
	selp.f32 	%f312, %f310, %f311, %p40;
	and.b32  	%r189, %r187, 2;
	selp.f32 	%f346, %f344, %f345, %p46;
	and.b32  	%r196, %r194, 2;
	selp.f32 	%f381, %f379, %f380, %p52;
	and.b32  	%r207, %r205, 2;
	selp.f32 	%f415, %f413, %f414, %p58;
	and.b32  	%r214, %r212, 2;
	selp.f32 	%f464, %f462, %f463, %p76;
	and.b32  	%r231, %r229, 2;
	selp.f32 	%f516, %f514, %f515, %p96;
	and.b32  	%r254, %r252, 2;
	setp.eq.s32 	%p117, %r273, 0;
	neg.f32 	%f572, %f570;
	add.s32 	%r274, %r271, 1;
	cvt.rzi.f32.f32 	%f577, %f760;
	or.b16  	%rs17, %rs14, %rs16;
	setp.eq.s32 	%p137, %r303, 0;
	neg.f32 	%f624, %f622;
	add.s32 	%r304, %r301, 1;
	cvt.rzi.f32.f32 	%f629, %f764;
	shr.u32 	%r67, %r2, 3;
	selp.f32 	%f675, %f673, %f674, %p158;
	and.b32  	%r321, %r319, 2;
	setp.eq.s32 	%p17, %r153, 0;
	sub.f32 	%f176, %f175, %f174;
	setp.eq.s32 	%p23, %r160, 0;
	sub.f32 	%f210, %f175, %f208;
	setp.eq.s32 	%p29, %r171, 0;
	sub.f32 	%f245, %f175, %f243;
	setp.eq.s32 	%p35, %r178, 0;
	sub.f32 	%f279, %f175, %f277;
	setp.eq.s32 	%p41, %r189, 0;
	sub.f32 	%f314, %f175, %f312;
	setp.eq.s32 	%p47, %r196, 0;
	sub.f32 	%f348, %f175, %f346;
	setp.eq.s32 	%p53, %r207, 0;
	sub.f32 	%f383, %f175, %f381;
	setp.eq.s32 	%p59, %r214, 0;
	sub.f32 	%f417, %f175, %f415;
	setp.eq.s32 	%p77, %r231, 0;
	neg.f32 	%f466, %f464;
	add.s32 	%r232, %r229, 1;
	cvt.rzi.f32.f32 	%f471, %f752;
	setp.eq.s32 	%p97, %r254, 0;
	neg.f32 	%f518, %f516;
	add.s32 	%r255, %r252, 1;
	cvt.rzi.f32.f32 	%f523, %f756;
	selp.f32 	%f571, %f569, %f568, %p116;
	selp.f32 	%f573, %f570, %f572, %p117;
	and.b32  	%r275, %r274, 2;
	setp.eq.f32 	%p119, %f577, %f760;
	mul.f32 	%f578, %f760, 0f00000000;
	shr.u32 	%r12, %r2, 1;
	bfe.u32 	%r44, %r2, 2, 1;
	selp.f32 	%f623, %f621, %f620, %p136;
	selp.f32 	%f625, %f622, %f624, %p137;
	and.b32  	%r305, %r304, 2;
	setp.eq.f32 	%p139, %f629, %f764;
	mul.f32 	%f630, %f764, 0f00000000;
	shr.u16 	%rs36, %rs17, 14;
	and.b32  	%r68, %r67, 2;
	setp.eq.s32 	%p159, %r321, 0;
	neg.f32 	%f677, %f675;
	add.s32 	%r322, %r319, 1;
	cvt.rzi.f32.f32 	%f682, %f768;
	selp.f32 	%f177, %f174, %f176, %p17;
	selp.f32 	%f211, %f208, %f210, %p23;
	selp.f32 	%f246, %f243, %f245, %p29;
	selp.f32 	%f280, %f277, %f279, %p35;
	selp.f32 	%f315, %f312, %f314, %p41;
	selp.f32 	%f349, %f346, %f348, %p47;
	selp.f32 	%f384, %f381, %f383, %p53;
	selp.f32 	%f418, %f415, %f417, %p59;
	selp.f32 	%f465, %f463, %f462, %p76;
	selp.f32 	%f467, %f464, %f466, %p77;
	and.b32  	%r233, %r232, 2;
	setp.eq.f32 	%p79, %f471, %f752;
	mul.f32 	%f472, %f752, 0f00000000;
	selp.f32 	%f517, %f515, %f514, %p96;
	selp.f32 	%f519, %f516, %f518, %p97;
	and.b32  	%r256, %r255, 2;
	setp.eq.f32 	%p99, %f523, %f756;
	mul.f32 	%f524, %f756, 0f00000000;
	setp.eq.s32 	%p118, %r275, 0;
	sub.f32 	%f575, %f175, %f571;
	selp.f32 	%f91, %f578, %f573, %p119;
	abs.f32 	%f579, %f760;
	setp.eq.s32 	%p138, %r305, 0;
	sub.f32 	%f627, %f175, %f623;
	selp.f32 	%f631, %f630, %f625, %p139;
	abs.f32 	%f632, %f764;
	shl.b32 	%r306, %r44, 2;
	cvt.u32.u16 	%r307, %rs36;
	and.b32  	%r69, %r12, 4;
	or.b32  	%r308, %r44, %r68;
	selp.f32 	%f676, %f674, %f673, %p158;
	selp.f32 	%f678, %f675, %f677, %p159;
	and.b32  	%r323, %r322, 2;
	setp.eq.f32 	%p161, %f682, %f768;
	mul.f32 	%f683, %f768, 0f00000000;
	shr.u16 	%rs18, %rs17, 12;
	mul.f32 	%f2, %f177, %f177;
	mul.f32 	%f7, %f211, %f211;
	mul.f32 	%f11, %f246, %f246;
	mul.f32 	%f16, %f280, %f280;
	mul.f32 	%f20, %f315, %f315;
	mul.f32 	%f25, %f349, %f349;
	mul.f32 	%f29, %f384, %f384;
	mul.f32 	%f34, %f418, %f418;
	setp.eq.s32 	%p78, %r233, 0;
	sub.f32 	%f469, %f175, %f465;
	selp.f32 	%f55, %f472, %f467, %p79;
	abs.f32 	%f473, %f752;
	setp.eq.s32 	%p98, %r256, 0;
	sub.f32 	%f521, %f175, %f517;
	selp.f32 	%f525, %f524, %f519, %p99;
	abs.f32 	%f526, %f756;
	selp.f32 	%f576, %f571, %f575, %p118;
	setp.gt.f32 	%p120, %f579, 0f4B800000;
	add.f32 	%f580, %f91, 0f3F800000;
	selp.f32 	%f628, %f623, %f627, %p138;
	setp.gt.f32 	%p140, %f632, 0f4B800000;
	add.f32 	%f633, %f631, 0f3F800000;
	or.b32  	%r66, %r306, %r307;
	or.b32  	%r70, %r308, %r69;
	setp.eq.s32 	%p160, %r323, 0;
	sub.f32 	%f680, %f175, %f676;
	selp.f32 	%f684, %f683, %f678, %p161;
	abs.f32 	%f685, %f768;
	cvt.u64.u16 	%rd62, %rs18;
	mul.f32 	%f181, %f2, 0f3D87E86B;
	mul.f32 	%f215, %f7, 0f3D87E86B;
	mul.f32 	%f250, %f11, 0f3D87E86B;
	mul.f32 	%f284, %f16, 0f3D87E86B;
	mul.f32 	%f319, %f20, 0f3D87E86B;
	mul.f32 	%f353, %f25, 0f3D87E86B;
	mul.f32 	%f388, %f29, 0f3D87E86B;
	mul.f32 	%f421, %f34, 0f3D87E86B;
	selp.f32 	%f470, %f465, %f469, %p78;
	setp.gt.f32 	%p80, %f473, 0f4B800000;
	add.f32 	%f474, %f55, 0f3F800000;
	selp.f32 	%f522, %f517, %f521, %p98;
	setp.gt.f32 	%p100, %f526, 0f4B800000;
	add.f32 	%f527, %f525, 0f3F800000;
	selp.f32 	%f92, %f580, %f576, %p120;
	selp.f32 	%f634, %f633, %f628, %p140;
	setp.eq.s32 	%p155, %r70, %r66;
	selp.f32 	%f681, %f676, %f680, %p160;
	setp.gt.f32 	%p162, %f685, 0f4B800000;
	add.f32 	%f686, %f684, 0f3F800000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	and.b64  	%rd63, %rd62, 12;
	mul.f32 	%f6, %f181, %f742;
	mul.f32 	%f216, %f215, %f743;
	mul.f32 	%f15, %f250, %f744;
	mul.f32 	%f285, %f284, %f745;
	mul.f32 	%f24, %f319, %f746;
	mul.f32 	%f354, %f353, %f747;
	mul.f32 	%f33, %f388, %f748;
	mul.f32 	%f422, %f421, %f749;
	selp.f32 	%f56, %f474, %f470, %p80;
	selp.f32 	%f528, %f527, %f522, %p100;
	mov.b32 	%r288, %f634;
	mov.b32 	%r287, %f92;
	mov.b32 	%r294, %f631;
	mov.b32 	%r293, %f91;
	selp.f32 	%f687, %f686, %f681, %p162;
	selp.f32 	%f127, 0f3F800000, 0f00000000, %p155;
	add.s64 	%rd64, %rd1, %rd63;
	mov.b32 	%r163, %f216;
	mov.b32 	%r162, %f6;
	mov.b32 	%r181, %f285;
	mov.b32 	%r180, %f15;
	mov.b32 	%r199, %f354;
	mov.b32 	%r198, %f24;
	mov.b32 	%r217, %f422;
	mov.b32 	%r216, %f33;
	mov.b32 	%r245, %f528;
	mov.b32 	%r244, %f56;
	mov.b32 	%r248, %f525;
	mov.b32 	%r247, %f55;
	xor.b32  	%r291, %r294, -2147483648;
	xor.b32  	%r290, %r293, -2147483648;
	mul.f32 	%f128, %f687, %f127;
	mul.f32 	%f129, %f684, %f127;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	shl.b32 	%r9, %r2, 2;
	and.b32  	%r10, %r2, 2;
	ld.global.u32 	%r11, [%rd64];
	// begin inline asm
	cvt.rn.f16x2.f32 %r161, %r163, %r162;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r179, %r181, %r180;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r197, %r199, %r198;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r215, %r217, %r216;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r243, %r245, %r244;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r246, %r248, %r247;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r286, %r288, %r287;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r289, %r291, %r290;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r292, %r294, %r293;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r295, %r288, %r287;
	// end inline asm
	add.f32 	%f708, %f772, %f772;
	mov.b32 	%r342, %f708;
	and.b32  	%r343, %r342, -2147483648;
	or.b32  	%r344, %r343, 1056964608;
	mov.b32 	%f709, %r344;
	add.f32 	%f710, %f708, %f709;
	cvt.rzi.f32.f32 	%f711, %f710;
	abs.f32 	%f712, %f708;
	setp.gt.f32 	%p175, %f712, 0f4B000000;
	selp.f32 	%f713, %f708, %f711, %p175;
	cvt.rzi.f32.f32 	%f714, %f708;
	setp.lt.f32 	%p176, %f712, 0f3F000000;
	selp.f32 	%f715, %f714, %f713, %p176;
	cvt.rzi.s32.f32 	%r345, %f715;
	fma.rn.f32 	%f716, %f715, 0fBF000000, %f772;
	mul.f32 	%f717, %f716, %f716;
	fma.rn.f32 	%f718, %f717, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f719, %f717, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f720, %f718, %f717, 0fC0A55DF6;
	fma.rn.f32 	%f721, %f719, %f717, 0f4081E0CF;
	fma.rn.f32 	%f722, %f717, %f716, 0f00000000;
	fma.rn.f32 	%f723, %f721, %f717, 0fC09DE9E6;
	fma.rn.f32 	%f724, %f720, %f722, 0f00000000;
	fma.rn.f32 	%f725, %f723, %f717, 0f3F800000;
	fma.rn.f32 	%f726, %f716, 0f40490FDB, %f724;
	and.b32  	%r346, %r345, 1;
	setp.eq.b32 	%p177, %r346, 1;
	selp.f32 	%f727, %f725, %f726, %p177;
	selp.f32 	%f728, %f726, %f725, %p177;
	and.b32  	%r347, %r345, 2;
	setp.eq.s32 	%p178, %r347, 0;
	neg.f32 	%f729, %f727;
	selp.f32 	%f730, %f727, %f729, %p178;
	add.s32 	%r348, %r345, 1;
	and.b32  	%r349, %r348, 2;
	setp.eq.s32 	%p179, %r349, 0;
	sub.f32 	%f732, %f175, %f728;
	selp.f32 	%f733, %f728, %f732, %p179;
	cvt.rzi.f32.f32 	%f734, %f772;
	setp.eq.f32 	%p180, %f734, %f772;
	mul.f32 	%f735, %f772, 0f00000000;
	selp.f32 	%f736, %f735, %f730, %p180;
	abs.f32 	%f737, %f772;
	setp.gt.f32 	%p181, %f737, 0f4B800000;
	add.f32 	%f738, %f736, 0f3F800000;
	selp.f32 	%f739, %f738, %f733, %p181;
	mul.f32 	%f740, %f739, %f127;
	mul.f32 	%f741, %f736, %f127;
	mov.b32 	%r332, %f740;
	mov.b32 	%r331, %f128;
	// begin inline asm
	cvt.rn.f16x2.f32 %r330, %r332, %r331;
	// end inline asm
	mov.b32 	%r338, %f741;
	xor.b32  	%r335, %r338, -2147483648;
	mov.b32 	%r337, %f129;
	xor.b32  	%r334, %r337, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r333, %r335, %r334;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r336, %r338, %r337;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r339, %r332, %r331;
	// end inline asm
	shl.b32 	%r351, %r5, 12;
	and.b32  	%r352, %r1, 3840;
	and.b32  	%r353, %r9, 16;
	and.b32  	%r354, %r9, 12;
	shl.b32 	%r355, %r3, 2;
	and.b32  	%r356, %r355, 24;
	and.b32  	%r357, %r3, 1;
	or.b32  	%r358, %r356, %r357;
	or.b32  	%r359, %r358, %r68;
	or.b32  	%r103, %r359, %r69;
	or.b32  	%r360, %r352, %r353;
	or.b32  	%r361, %r360, %r354;
	or.b32  	%r104, %r361, %r351;
	and.b32  	%r362, %r9, 28;
	or.b32  	%r363, %r362, %r352;
	or.b32  	%r364, %r351, %r363;
	add.s32 	%r105, %r364, 262144;
	add.s32 	%r106, %r364, 524288;
	add.s32 	%r107, %r364, 786432;
	and.b32  	%r108, %r2, 8;
	shl.b32 	%r365, %r2, 4;
	or.b32  	%r366, %r365, %r108;
	shr.u32 	%r367, %r366, 2;
	and.b32  	%r368, %r367, 14;
	shr.u32 	%r369, %r3, 1;
	mul.lo.s32 	%r370, %r369, 289;
	mul.lo.s32 	%r371, %r357, 130;
	shr.u32 	%r372, %r2, 4;
	mul.lo.s32 	%r373, %r372, 65;
	add.s32 	%r374, %r370, %r353;
	add.s32 	%r375, %r374, %r371;
	add.s32 	%r376, %r375, %r373;
	add.s32 	%r377, %r376, %r368;
	mul.wide.u32 	%rd65, %r377, 4;
	mov.u64 	%rd66, shmem;
	add.s64 	%rd11, %rd66, %rd65;
	or.b32  	%r378, %r353, %r368;
	cvt.u64.u32 	%rd67, %r378;
	cvt.u64.u32 	%rd68, %r373;
	cvt.u64.u32 	%rd69, %r371;
	cvt.u64.u32 	%rd70, %r370;
	add.s64 	%rd71, %rd70, %rd69;
	add.s64 	%rd72, %rd71, %rd68;
	add.s64 	%rd73, %rd72, %rd67;
	shl.b64 	%rd74, %rd73, 2;
	add.s64 	%rd12, %rd66, %rd74;
	cvt.u64.u32 	%rd75, %r376;
	cvt.u64.u32 	%rd76, %r368;
	add.s64 	%rd77, %rd75, %rd76;
	shl.b64 	%rd78, %rd77, 2;
	add.s64 	%rd13, %rd66, %rd78;
	or.b32  	%r379, %r369, 8;
	mul.lo.s32 	%r380, %r379, 289;
	add.s32 	%r381, %r371, %r353;
	add.s32 	%r382, %r381, %r373;
	add.s32 	%r383, %r382, %r380;
	add.s32 	%r384, %r383, %r368;
	mul.wide.u32 	%rd79, %r384, 4;
	add.s64 	%rd14, %rd66, %rd79;
	cvt.u64.u32 	%rd80, %r380;
	add.s64 	%rd81, %rd69, %rd68;
	add.s64 	%rd82, %rd81, %rd80;
	add.s64 	%rd83, %rd82, %rd67;
	shl.b64 	%rd84, %rd83, 2;
	add.s64 	%rd15, %rd66, %rd84;
	cvt.u64.u32 	%rd85, %r383;
	add.s64 	%rd86, %rd85, %rd76;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd16, %rd66, %rd87;
	or.b32  	%r385, %r369, 16;
	mul.lo.s32 	%r386, %r385, 289;
	add.s32 	%r387, %r382, %r386;
	add.s32 	%r388, %r387, %r368;
	mul.wide.u32 	%rd88, %r388, 4;
	add.s64 	%rd17, %rd66, %rd88;
	cvt.u64.u32 	%rd89, %r386;
	add.s64 	%rd90, %rd81, %rd89;
	add.s64 	%rd91, %rd90, %rd67;
	shl.b64 	%rd92, %rd91, 2;
	add.s64 	%rd18, %rd66, %rd92;
	cvt.u64.u32 	%rd93, %r387;
	add.s64 	%rd94, %rd93, %rd76;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd19, %rd66, %rd95;
	or.b32  	%r389, %r369, 24;
	mul.lo.s32 	%r390, %r389, 289;
	add.s32 	%r391, %r382, %r390;
	add.s32 	%r392, %r391, %r368;
	mul.wide.u32 	%rd96, %r392, 4;
	add.s64 	%rd20, %rd66, %rd96;
	cvt.u64.u32 	%rd97, %r390;
	add.s64 	%rd98, %rd81, %rd97;
	add.s64 	%rd99, %rd98, %rd67;
	shl.b64 	%rd100, %rd99, 2;
	add.s64 	%rd21, %rd66, %rd100;
	cvt.u64.u32 	%rd101, %r391;
	add.s64 	%rd102, %rd101, %rd76;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd22, %rd66, %rd103;
	and.b32  	%r393, %r4, 32;
	shl.b32 	%r394, %r2, 1;
	and.b32  	%r395, %r394, 16;
	and.b32  	%r396, %r394, 32;
	shl.b32 	%r397, %r3, 1;
	or.b32  	%r398, %r353, %r397;
	or.b32  	%r399, %r398, %r396;
	shr.u32 	%r400, %r399, 2;
	mul.lo.s32 	%r401, %r14, 130;
	or.b32  	%r402, %r393, %r395;
	or.b32  	%r403, %r402, %r400;
	mad.lo.s32 	%r404, %r13, 65, %r401;
	add.s32 	%r405, %r404, %r403;
	or.b32  	%r406, %r10, %r9;
	bfe.u32 	%r407, %r406, 1, 2;
	mad.lo.s32 	%r408, %r407, 65, %r403;
	add.s32 	%r409, %r374, %r368;
	add.s32 	%r410, %r380, %r353;
	add.s32 	%r411, %r410, %r368;
	add.s32 	%r412, %r386, %r353;
	add.s32 	%r413, %r412, %r368;
	add.s32 	%r414, %r390, %r353;
	add.s32 	%r415, %r414, %r368;
	shl.b32 	%r416, %r7, 15;
	add.s32 	%r417, %r416, -98304;
	and.b32  	%r418, %r355, 4;
	or.b32  	%r419, %r418, %r67;
	shl.b32 	%r420, %r419, 5;
	shl.b32 	%r421, %r3, 14;
	and.b32  	%r109, %r421, 98304;
	or.b32  	%r422, %r354, %r1;
	or.b32  	%r423, %r422, %r353;
	or.b32  	%r110, %r423, %r420;
	cvt.s64.s32 	%rd23, %r417;
	and.b32  	%r424, %r397, 2;
	or.b32  	%r425, %r424, %r372;
	mul.lo.s32 	%r426, %r425, 65;
	add.s32 	%r427, %r409, %r426;
	mul.wide.u32 	%rd104, %r427, 4;
	add.s64 	%rd24, %rd66, %rd104;
	cvt.u64.u32 	%rd105, %r426;
	add.s64 	%rd106, %rd70, %rd105;
	add.s64 	%rd107, %rd106, %rd67;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd25, %rd66, %rd108;
	add.s32 	%r428, %r374, %r426;
	cvt.u64.u32 	%rd109, %r428;
	add.s64 	%rd110, %rd109, %rd76;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd26, %rd66, %rd111;
	add.s32 	%r429, %r411, %r426;
	mul.wide.u32 	%rd112, %r429, 4;
	add.s64 	%rd27, %rd66, %rd112;
	add.s64 	%rd113, %rd80, %rd105;
	add.s64 	%rd114, %rd113, %rd67;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd28, %rd66, %rd115;
	add.s32 	%r430, %r410, %r426;
	cvt.u64.u32 	%rd116, %r430;
	add.s64 	%rd117, %rd116, %rd76;
	shl.b64 	%rd118, %rd117, 2;
	add.s64 	%rd29, %rd66, %rd118;
	add.s32 	%r431, %r413, %r426;
	mul.wide.u32 	%rd119, %r431, 4;
	add.s64 	%rd30, %rd66, %rd119;
	add.s64 	%rd120, %rd89, %rd105;
	add.s64 	%rd121, %rd120, %rd67;
	shl.b64 	%rd122, %rd121, 2;
	add.s64 	%rd31, %rd66, %rd122;
	add.s32 	%r432, %r412, %r426;
	cvt.u64.u32 	%rd123, %r432;
	add.s64 	%rd124, %rd123, %rd76;
	shl.b64 	%rd125, %rd124, 2;
	add.s64 	%rd32, %rd66, %rd125;
	add.s32 	%r433, %r415, %r426;
	mul.wide.u32 	%rd126, %r433, 4;
	add.s64 	%rd33, %rd66, %rd126;
	add.s64 	%rd127, %rd97, %rd105;
	add.s64 	%rd128, %rd127, %rd67;
	shl.b64 	%rd129, %rd128, 2;
	add.s64 	%rd34, %rd66, %rd129;
	add.s32 	%r434, %r414, %r426;
	cvt.u64.u32 	%rd130, %r434;
	add.s64 	%rd131, %rd130, %rd76;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd35, %rd66, %rd132;
	mul.wide.u32 	%rd133, %r408, 4;
	add.s64 	%rd36, %rd66, %rd133;
	mul.wide.u32 	%rd134, %r405, 4;
	add.s64 	%rd37, %rd66, %rd134;
	setp.eq.s32 	%p183, %r108, 0;
	mov.u16 	%rs102, 25600;
	mov.u16 	%rs76, 21504;
	mov.u16 	%rs110, 18432;
	mov.u16 	%rs98, -14592;
	setp.lt.u32 	%p197, %r3, 6;
	mov.u32 	%r1098, %r1089;
	mov.u32 	%r1105, %r1089;
	mov.u32 	%r1100, %r1089;
	mov.u32 	%r1101, %r1089;
	bra.uni 	LBB0_85;
LBB0_89:                                // %L15163
                                        //   in Loop: Header=BB0_85 Depth=1
	setp.ne.s32 	%p212, %r1098, 130816;
	add.s32 	%r1098, %r1098, 256;
	add.s32 	%r1086, %r1098, %r5;
	setp.gt.s32 	%p213, %r6, %r1086;
	and.pred  	%p214, %p212, %p213;
	@%p214 bra 	LBB0_85;
	bra.uni 	LBB0_90;
LBB0_85:                                // %L1195
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_86 Depth 2
	or.b32  	%r500, %r103, %r1098;
	shl.b32 	%r501, %r500, 12;
	add.s32 	%r502, %r104, %r501;
	shr.s32 	%r503, %r502, 31;
	shr.u32 	%r504, %r503, 3;
	add.s32 	%r505, %r502, %r504;
	shr.s32 	%r506, %r505, 29;
	setp.lt.s32 	%p184, %r502, 0;
	and.b32  	%r507, %r505, -536870912;
	setp.ne.s32 	%p185, %r507, %r502;
	and.pred  	%p186, %p184, %p185;
	selp.u32 	%r508, 1, 0, %p186;
	sub.s32 	%r509, %r508, %r506;
	shl.b32 	%r510, %r509, 29;
	add.s32 	%r511, %r510, %r502;
	mul.wide.s32 	%rd135, %r511, 4;
	add.s64 	%rd136, %rd2, %rd135;
	ld.global.v4.u32 	{%r512, %r513, %r514, %r515}, [%rd136];
	add.s32 	%r516, %r105, %r501;
	shr.s32 	%r517, %r516, 31;
	shr.u32 	%r518, %r517, 3;
	add.s32 	%r519, %r516, %r518;
	shr.s32 	%r520, %r519, 29;
	setp.lt.s32 	%p187, %r516, 0;
	and.b32  	%r521, %r519, -536870912;
	setp.ne.s32 	%p188, %r521, %r516;
	and.pred  	%p189, %p187, %p188;
	selp.u32 	%r522, 1, 0, %p189;
	sub.s32 	%r523, %r522, %r520;
	shl.b32 	%r524, %r523, 29;
	add.s32 	%r525, %r524, %r516;
	mul.wide.s32 	%rd137, %r525, 4;
	add.s64 	%rd138, %rd2, %rd137;
	ld.global.v4.u32 	{%r526, %r527, %r528, %r529}, [%rd138];
	add.s32 	%r530, %r106, %r501;
	shr.s32 	%r531, %r530, 31;
	shr.u32 	%r532, %r531, 3;
	add.s32 	%r533, %r530, %r532;
	shr.s32 	%r534, %r533, 29;
	setp.lt.s32 	%p190, %r530, 0;
	and.b32  	%r535, %r533, -536870912;
	setp.ne.s32 	%p191, %r535, %r530;
	and.pred  	%p192, %p190, %p191;
	selp.u32 	%r536, 1, 0, %p192;
	sub.s32 	%r537, %r536, %r534;
	shl.b32 	%r538, %r537, 29;
	add.s32 	%r539, %r538, %r530;
	mul.wide.s32 	%rd139, %r539, 4;
	add.s64 	%rd140, %rd2, %rd139;
	ld.global.v4.u32 	{%r540, %r541, %r542, %r543}, [%rd140];
	add.s32 	%r544, %r107, %r501;
	shr.s32 	%r545, %r544, 31;
	shr.u32 	%r546, %r545, 3;
	add.s32 	%r547, %r544, %r546;
	shr.s32 	%r548, %r547, 29;
	setp.lt.s32 	%p193, %r544, 0;
	and.b32  	%r549, %r547, -536870912;
	setp.ne.s32 	%p194, %r549, %r544;
	and.pred  	%p195, %p193, %p194;
	selp.u32 	%r550, 1, 0, %p195;
	sub.s32 	%r551, %r550, %r548;
	shl.b32 	%r552, %r551, 29;
	add.s32 	%r553, %r552, %r544;
	mul.wide.s32 	%rd141, %r553, 4;
	add.s64 	%rd142, %rd2, %rd141;
	ld.global.v4.u32 	{%r554, %r555, %r556, %r557}, [%rd142];
	selp.b32 	%r558, %r514, %r512, %p183;
	shfl.sync.bfly.b32	%r559, %r558, 8, 31, -1;
	selp.b32 	%r436, %r512, %r559, %p183;
	selp.b32 	%r437, %r559, %r514, %p183;
	selp.b32 	%r560, %r515, %r513, %p183;
	shfl.sync.bfly.b32	%r561, %r560, 8, 31, -1;
	selp.b32 	%r444, %r513, %r561, %p183;
	selp.b32 	%r445, %r561, %r515, %p183;
	selp.b32 	%r562, %r528, %r526, %p183;
	shfl.sync.bfly.b32	%r563, %r562, 8, 31, -1;
	selp.b32 	%r452, %r526, %r563, %p183;
	selp.b32 	%r453, %r563, %r528, %p183;
	selp.b32 	%r564, %r529, %r527, %p183;
	shfl.sync.bfly.b32	%r565, %r564, 8, 31, -1;
	selp.b32 	%r460, %r527, %r565, %p183;
	selp.b32 	%r461, %r565, %r529, %p183;
	selp.b32 	%r566, %r542, %r540, %p183;
	shfl.sync.bfly.b32	%r567, %r566, 8, 31, -1;
	selp.b32 	%r468, %r540, %r567, %p183;
	selp.b32 	%r469, %r567, %r542, %p183;
	selp.b32 	%r568, %r543, %r541, %p183;
	shfl.sync.bfly.b32	%r569, %r568, 8, 31, -1;
	selp.b32 	%r476, %r541, %r569, %p183;
	selp.b32 	%r477, %r569, %r543, %p183;
	selp.b32 	%r570, %r556, %r554, %p183;
	shfl.sync.bfly.b32	%r571, %r570, 8, 31, -1;
	selp.b32 	%r484, %r554, %r571, %p183;
	selp.b32 	%r485, %r571, %r556, %p183;
	selp.b32 	%r572, %r557, %r555, %p183;
	shfl.sync.bfly.b32	%r573, %r572, 8, 31, -1;
	selp.b32 	%r492, %r555, %r573, %p183;
	selp.b32 	%r493, %r573, %r557, %p183;
	mov.u32 	%r494, 21520;
	// begin inline asm
	prmt.b32 %r435, %r436, %r437, %r494;
	// end inline asm
	mov.u32 	%r498, 30258;
	// begin inline asm
	prmt.b32 %r439, %r436, %r437, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r443, %r444, %r445, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r447, %r444, %r445, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r451, %r452, %r453, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r455, %r452, %r453, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r459, %r460, %r461, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r463, %r460, %r461, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r467, %r468, %r469, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r471, %r468, %r469, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r475, %r476, %r477, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r479, %r476, %r477, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r483, %r484, %r485, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r487, %r484, %r485, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r491, %r492, %r493, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r495, %r492, %r493, %r498;
	// end inline asm
	st.shared.u32 	[%rd11], %r435;
	st.shared.u32 	[%rd12+128], %r439;
	st.shared.u32 	[%rd13+4], %r443;
	st.shared.u32 	[%rd12+132], %r447;
	st.shared.u32 	[%rd14], %r451;
	st.shared.u32 	[%rd15+128], %r455;
	st.shared.u32 	[%rd16+4], %r459;
	st.shared.u32 	[%rd15+132], %r463;
	st.shared.u32 	[%rd17], %r467;
	st.shared.u32 	[%rd18+128], %r471;
	st.shared.u32 	[%rd19+4], %r475;
	st.shared.u32 	[%rd18+132], %r479;
	st.shared.u32 	[%rd20], %r483;
	st.shared.u32 	[%rd21+128], %r487;
	st.shared.u32 	[%rd22+4], %r491;
	st.shared.u32 	[%rd21+132], %r495;
	bar.sync 	0;
	mov.u32 	%r1102, 256;
	mov.u64 	%rd193, %rd37;
	mov.u64 	%rd194, %rd36;
	mov.u32 	%r1103, %r1101;
	mov.u32 	%r1104, %r1100;
LBB0_86:                                // %L8903
                                        //   Parent Loop BB0_85 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1100, %r1105;
	mov.u32 	%r1101, %r1104;
	ld.shared.u32 	%r1105, [%rd193];
	// begin inline asm
	mov.b32 %r579, {%rs102, %rs102};
	// end inline asm
	// begin inline asm
	mov.b32 %r590, {%rs76, %rs76};
	// end inline asm
	xor.b32  	%r578, %r1105, -2004318072;
	mov.u32 	%r577, 983055;
	// begin inline asm
	lop3.b32 %r576, %r577, %r578, %r579, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r580, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r581, %r579, %r580;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r584, %r576, %r581;
	// end inline asm
	mov.u32 	%r588, 15728880;
	// begin inline asm
	lop3.b32 %r587, %r588, %r578, %r590, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r591, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r592, %r590, %r591;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r595, %r587, %r592;
	// end inline asm
	shr.u32 	%r600, %r578, 8;
	// begin inline asm
	lop3.b32 %r598, %r577, %r600, %r579, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r602, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r603, %r579, %r602;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r606, %r598, %r603;
	// end inline asm
	// begin inline asm
	lop3.b32 %r609, %r588, %r600, %r590, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r613, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r614, %r590, %r613;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r617, %r609, %r614;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r620, %r215;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r622, %r620, %r584;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r625, %r215;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r627, %r625, %r595;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r630, %r215;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r632, %r630, %r606;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r635, %r215;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r637, %r635, %r617;
	// end inline asm
	// begin inline asm
	mov.b32 %r645, {%rs102, %rs102};
	// end inline asm
	// begin inline asm
	mov.b32 %r656, {%rs76, %rs76};
	// end inline asm
	xor.b32  	%r644, %r1103, -2004318072;
	// begin inline asm
	lop3.b32 %r642, %r577, %r644, %r645, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r646, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r647, %r645, %r646;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r650, %r642, %r647;
	// end inline asm
	// begin inline asm
	lop3.b32 %r653, %r588, %r644, %r656, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r657, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r658, %r656, %r657;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r661, %r653, %r658;
	// end inline asm
	shr.u32 	%r666, %r644, 8;
	// begin inline asm
	lop3.b32 %r664, %r577, %r666, %r645, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r668, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r669, %r645, %r668;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r672, %r664, %r669;
	// end inline asm
	// begin inline asm
	lop3.b32 %r675, %r588, %r666, %r656, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r679, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r680, %r656, %r679;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r683, %r675, %r680;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r686, %r161, %r650, %r622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r690, %r161, %r661, %r627;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r694, %r161, %r672, %r632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r698, %r161, %r683, %r637;
	// end inline asm
	// begin inline asm
	mov.b32 %r707, {%rs102, %rs102};
	// end inline asm
	// begin inline asm
	mov.b32 %r718, {%rs76, %rs76};
	// end inline asm
	xor.b32  	%r706, %r1101, -2004318072;
	// begin inline asm
	lop3.b32 %r704, %r577, %r706, %r707, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r708, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r709, %r707, %r708;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r712, %r704, %r709;
	// end inline asm
	// begin inline asm
	lop3.b32 %r715, %r588, %r706, %r718, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r719, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r720, %r718, %r719;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r723, %r715, %r720;
	// end inline asm
	shr.u32 	%r728, %r706, 8;
	// begin inline asm
	lop3.b32 %r726, %r577, %r728, %r707, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r730, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r731, %r707, %r730;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r734, %r726, %r731;
	// end inline asm
	// begin inline asm
	lop3.b32 %r737, %r588, %r728, %r718, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r741, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r742, %r718, %r741;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r745, %r737, %r742;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r748, %r179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r750, %r748, %r712, %r686;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r754, %r179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r756, %r754, %r723, %r690;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r760, %r179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r762, %r760, %r734, %r694;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r766, %r179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r768, %r766, %r745, %r698;
	// end inline asm
	// begin inline asm
	mov.b32 %r777, {%rs102, %rs102};
	// end inline asm
	// begin inline asm
	mov.b32 %r788, {%rs76, %rs76};
	// end inline asm
	xor.b32  	%r776, %r1100, -2004318072;
	// begin inline asm
	lop3.b32 %r774, %r577, %r776, %r777, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r779, %r777, %r778;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r782, %r774, %r779;
	// end inline asm
	// begin inline asm
	lop3.b32 %r785, %r588, %r776, %r788, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r789, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r790, %r788, %r789;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r793, %r785, %r790;
	// end inline asm
	shr.u32 	%r798, %r776, 8;
	// begin inline asm
	lop3.b32 %r796, %r577, %r798, %r777, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r800, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r801, %r777, %r800;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r804, %r796, %r801;
	// end inline asm
	// begin inline asm
	lop3.b32 %r807, %r588, %r798, %r788, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r811, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r812, %r788, %r811;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r815, %r807, %r812;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r841, %r197, %r782, %r750;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r838, %r197, %r793, %r756;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r850, %r197, %r804, %r762;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r847, %r197, %r815, %r768;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r834, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r836, %r834, %r838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r839, %r243, %r841, %r836;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r843, %r246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r845, %r843, %r847;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r848, %r243, %r850, %r845;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r852, %r246, %r841;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r855, %r243, %r838, %r852;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r859, %r246, %r850;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r862, %r243, %r847, %r859;
	// end inline asm
	mov.u32 	%r874, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r866, %r867}, {%r286, %r292, %r289, %r295}, {%r839, %r855}, {%r874, %r874};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r876, %r877}, {%r286, %r292, %r289, %r295}, {%r848, %r862}, {%r874, %r874};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r886, %r887}, {%r330, %r336, %r333, %r339}, {%r866, %r867}, {%r874, %r874};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r896, %r897}, {%r330, %r336, %r333, %r339}, {%r876, %r877}, {%r874, %r874};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r906, %r11, %r886;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r909, %r11, %r887;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r912, %r11, %r896;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r915, %r11, %r897;
	// end inline asm
	// begin inline asm
	mov.b32 %r918, {%rs98, %rs98};
	// end inline asm
	mov.u16 	%rs87, 18176;
	// begin inline asm
	mov.b32 %r919, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	max.f16x2 %r920, %r906, %r918;
	// end inline asm
	// begin inline asm
	min.f16x2 %r923, %r920, %r919;
	// end inline asm
	// begin inline asm
	mov.b32 %r926, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	mov.b32 %r927, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	max.f16x2 %r928, %r909, %r926;
	// end inline asm
	// begin inline asm
	min.f16x2 %r931, %r928, %r927;
	// end inline asm
	// begin inline asm
	mov.b32 %r934, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	mov.b32 %r935, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	max.f16x2 %r936, %r912, %r934;
	// end inline asm
	// begin inline asm
	min.f16x2 %r939, %r936, %r935;
	// end inline asm
	// begin inline asm
	mov.b32 %r942, {%rs98, %rs98};
	// end inline asm
	// begin inline asm
	mov.b32 %r943, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	max.f16x2 %r944, %r915, %r942;
	// end inline asm
	// begin inline asm
	min.f16x2 %r947, %r944, %r943;
	// end inline asm
	// begin inline asm
	mov.b32 %r953, {%rs102, %rs102};
	// end inline asm
	// begin inline asm
	mov.b32 %r951, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r952, %r953, %r951;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r955, %r923, %r952;
	// end inline asm
	// begin inline asm
	mov.b32 %r958, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r959, %r953, %r958;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r962, %r931, %r959;
	// end inline asm
	// begin inline asm
	mov.b32 %r965, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r966, %r953, %r965;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r969, %r939, %r966;
	// end inline asm
	// begin inline asm
	mov.b32 %r972, {%rs110, %rs110};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r973, %r953, %r972;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r976, %r947, %r973;
	// end inline asm
	mov.u32 	%r982, 25152;
	// begin inline asm
	prmt.b32 %r979, %r955, %r969, %r982;
	// end inline asm
	// begin inline asm
	prmt.b32 %r983, %r962, %r976, %r982;
	// end inline asm
	shl.b32 	%r990, %r983, 4;
	mov.u32 	%r988, 252645135;
	// begin inline asm
	lop3.b32 %r987, %r988, %r979, %r990, 202;
	// end inline asm
	xor.b32  	%r991, %r987, -2004318072;
	st.shared.u32 	[%rd194], %r991;
	add.s32 	%r1102, %r1102, -8;
	add.s64 	%rd194, %rd194, 1156;
	add.s64 	%rd193, %rd193, 1156;
	setp.eq.s32 	%p196, %r1102, 0;
	mov.u32 	%r1103, %r1101;
	mov.u32 	%r1104, %r1100;
	@%p196 bra 	LBB0_87;
	bra.uni 	LBB0_86;
LBB0_87:                                // %guard_pass6230
                                        //   in Loop: Header=BB0_85 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r997, [%rd24];
	ld.shared.u32 	%r998, [%rd25+128];
	ld.shared.u32 	%r1005, [%rd26+4];
	ld.shared.u32 	%r1006, [%rd25+132];
	ld.shared.u32 	%r1013, [%rd27];
	ld.shared.u32 	%r1014, [%rd28+128];
	ld.shared.u32 	%r1021, [%rd29+4];
	ld.shared.u32 	%r1022, [%rd28+132];
	ld.shared.u32 	%r1029, [%rd30];
	ld.shared.u32 	%r1030, [%rd31+128];
	ld.shared.u32 	%r1037, [%rd32+4];
	ld.shared.u32 	%r1038, [%rd31+132];
	ld.shared.u32 	%r1045, [%rd33];
	ld.shared.u32 	%r1046, [%rd34+128];
	ld.shared.u32 	%r1053, [%rd35+4];
	ld.shared.u32 	%r1054, [%rd34+132];
	// begin inline asm
	prmt.b32 %r992, %r997, %r998, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r996, %r997, %r998, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1000, %r1005, %r1006, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1004, %r1005, %r1006, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1008, %r1013, %r1014, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1012, %r1013, %r1014, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1016, %r1021, %r1022, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1020, %r1021, %r1022, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1024, %r1029, %r1030, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1028, %r1029, %r1030, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1032, %r1037, %r1038, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1036, %r1037, %r1038, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1040, %r1045, %r1046, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1044, %r1045, %r1046, %r498;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1048, %r1053, %r1054, %r494;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1052, %r1053, %r1054, %r498;
	// end inline asm
	selp.b32 	%r1056, %r996, %r992, %p183;
	shfl.sync.bfly.b32	%r127, %r1056, 8, 31, -1;
	selp.b32 	%r1057, %r1004, %r1000, %p183;
	shfl.sync.bfly.b32	%r128, %r1057, 8, 31, -1;
	selp.b32 	%r1058, %r1012, %r1008, %p183;
	shfl.sync.bfly.b32	%r129, %r1058, 8, 31, -1;
	selp.b32 	%r1059, %r1020, %r1016, %p183;
	shfl.sync.bfly.b32	%r130, %r1059, 8, 31, -1;
	selp.b32 	%r1060, %r1028, %r1024, %p183;
	shfl.sync.bfly.b32	%r131, %r1060, 8, 31, -1;
	selp.b32 	%r1061, %r1036, %r1032, %p183;
	shfl.sync.bfly.b32	%r132, %r1061, 8, 31, -1;
	selp.b32 	%r1062, %r1044, %r1040, %p183;
	shfl.sync.bfly.b32	%r133, %r1062, 8, 31, -1;
	selp.b32 	%r1063, %r1052, %r1048, %p183;
	shfl.sync.bfly.b32	%r134, %r1063, 8, 31, -1;
	@%p197 bra 	LBB0_89;
// %bb.88:                              // %L14262
                                        //   in Loop: Header=BB0_85 Depth=1
	selp.b32 	%r1064, %r134, %r1052, %p183;
	selp.b32 	%r1065, %r1048, %r134, %p183;
	selp.b32 	%r1066, %r133, %r1044, %p183;
	selp.b32 	%r1067, %r1040, %r133, %p183;
	selp.b32 	%r1068, %r132, %r1036, %p183;
	selp.b32 	%r1069, %r1032, %r132, %p183;
	selp.b32 	%r1070, %r131, %r1028, %p183;
	selp.b32 	%r1071, %r1024, %r131, %p183;
	selp.b32 	%r1072, %r130, %r1020, %p183;
	selp.b32 	%r1073, %r1016, %r130, %p183;
	selp.b32 	%r1074, %r129, %r1012, %p183;
	selp.b32 	%r1075, %r1008, %r129, %p183;
	selp.b32 	%r1076, %r128, %r1004, %p183;
	selp.b32 	%r1077, %r1000, %r128, %p183;
	selp.b32 	%r1078, %r127, %r996, %p183;
	selp.b32 	%r1079, %r992, %r127, %p183;
	shl.b32 	%r1080, %r1098, 12;
	or.b32  	%r1081, %r1080, %r109;
	or.b32  	%r1082, %r110, %r1081;
	cvt.u64.u32 	%rd143, %r1082;
	add.s64 	%rd144, %rd143, %rd23;
	shr.u64 	%rd145, %rd144, 35;
	add.s64 	%rd146, %rd144, %rd145;
	shr.s64 	%rd147, %rd146, 29;
	setp.lt.s64 	%p200, %rd144, 0;
	and.b64  	%rd148, %rd146, -536870912;
	setp.ne.s64 	%p201, %rd148, %rd144;
	and.pred  	%p202, %p200, %p201;
	selp.u64 	%rd149, 1, 0, %p202;
	sub.s64 	%rd150, %rd149, %rd147;
	shl.b64 	%rd151, %rd150, 29;
	add.s64 	%rd152, %rd151, %rd144;
	shl.b64 	%rd153, %rd152, 2;
	add.s64 	%rd154, %rd3, %rd153;
	st.global.v4.u32 	[%rd154], {%r1079, %r1077, %r1078, %r1076};
	or.b32  	%r1083, %r1082, 262144;
	cvt.u64.u32 	%rd155, %r1083;
	add.s64 	%rd156, %rd155, %rd23;
	shr.u64 	%rd157, %rd156, 35;
	add.s64 	%rd158, %rd156, %rd157;
	shr.s64 	%rd159, %rd158, 29;
	setp.lt.s64 	%p203, %rd156, 0;
	and.b64  	%rd160, %rd158, -536870912;
	setp.ne.s64 	%p204, %rd160, %rd156;
	and.pred  	%p205, %p203, %p204;
	selp.u64 	%rd161, 1, 0, %p205;
	sub.s64 	%rd162, %rd161, %rd159;
	shl.b64 	%rd163, %rd162, 29;
	add.s64 	%rd164, %rd163, %rd156;
	shl.b64 	%rd165, %rd164, 2;
	add.s64 	%rd166, %rd3, %rd165;
	st.global.v4.u32 	[%rd166], {%r1075, %r1073, %r1074, %r1072};
	or.b32  	%r1084, %r1082, 524288;
	cvt.u64.u32 	%rd167, %r1084;
	add.s64 	%rd168, %rd167, %rd23;
	shr.u64 	%rd169, %rd168, 35;
	add.s64 	%rd170, %rd168, %rd169;
	shr.s64 	%rd171, %rd170, 29;
	setp.lt.s64 	%p206, %rd168, 0;
	and.b64  	%rd172, %rd170, -536870912;
	setp.ne.s64 	%p207, %rd172, %rd168;
	and.pred  	%p208, %p206, %p207;
	selp.u64 	%rd173, 1, 0, %p208;
	sub.s64 	%rd174, %rd173, %rd171;
	shl.b64 	%rd175, %rd174, 29;
	add.s64 	%rd176, %rd175, %rd168;
	shl.b64 	%rd177, %rd176, 2;
	add.s64 	%rd178, %rd3, %rd177;
	st.global.v4.u32 	[%rd178], {%r1071, %r1069, %r1070, %r1068};
	or.b32  	%r1085, %r1082, 786432;
	cvt.u64.u32 	%rd179, %r1085;
	add.s64 	%rd180, %rd179, %rd23;
	shr.u64 	%rd181, %rd180, 35;
	add.s64 	%rd182, %rd180, %rd181;
	shr.s64 	%rd183, %rd182, 29;
	setp.lt.s64 	%p209, %rd180, 0;
	and.b64  	%rd184, %rd182, -536870912;
	setp.ne.s64 	%p210, %rd184, %rd180;
	and.pred  	%p211, %p209, %p210;
	selp.u64 	%rd185, 1, 0, %p211;
	sub.s64 	%rd186, %rd185, %rd183;
	shl.b64 	%rd187, %rd186, 29;
	add.s64 	%rd188, %rd187, %rd180;
	shl.b64 	%rd189, %rd188, 2;
	add.s64 	%rd190, %rd3, %rd189;
	st.global.v4.u32 	[%rd190], {%r1067, %r1065, %r1066, %r1064};
	bra.uni 	LBB0_89;
LBB0_90:                                // %L15174
	st.global.u32 	[%rd4], %r1089;
	ret;
LBB0_7:                                 // %L247
	mov.u32 	%r1088, 2;
	st.global.u32 	[%rd4], %r1088;
	mov.u64 	%rd191, exception1395;
	cvta.global.u64 	%rd192, %rd191;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd192;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd38;
	st.param.b32 	[param0+8], %r135;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
LBB0_1:                                 // %L8
	mov.u64 	%rd59, exception1;
	cvta.global.u64 	%rd60, %rd59;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd60;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd38;
	st.param.b32 	[param0+8], %r135;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
