# FSM-for-BUS-operation
We can design the FSM in verilog by using 2 or 3 always blocks.
This is the FSM which controls the operations of a BUS.


