verilog xil_defaultlib --include "/scratch/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../lab2_gpio.gen/sources_1/bd/lab2_gpio/ipshared/ec67/hdl" --include "../../../../lab2_gpio.gen/sources_1/bd/lab2_gpio/ipshared/5765/hdl" \
"../../../../lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_processing_system7_0_0/sim/lab2_gpio_processing_system7_0_0.v" \
"../../../../lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_xbar_0/sim/lab2_gpio_xbar_0.v" \
"../../../../lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_xlslice_0_0/sim/lab2_gpio_xlslice_0_0.v" \
"../../../../lab2_gpio.gen/sources_1/bd/lab2_gpio/ip/lab2_gpio_auto_pc_0/sim/lab2_gpio_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
