
stm32_mainMCU_Code_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a91c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  0800aa5c  0800aa5c  0001aa5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800adf4  0800adf4  0001adf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800adfc  0800adfc  0001adfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ae00  0800ae00  0001ae00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000064  20000004  0800ae04  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  20000068  0800ae68  00020068  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000104  0800af01  00020104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000043d8  20000118  0800af12  00020118  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200044f0  0800af12  000244f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000024  20030000  20030000  00030000  2**2
                  ALLOC
 13 MB_MEM1       000000a0  20030024  20030024  00030000  2**2
                  ALLOC
 14 MB_MEM2       00000a96  200300c4  200300c4  00030000  2**2
                  ALLOC
 15 .debug_info   0005747a  00000000  00000000  00020145  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_abbrev 00008fbf  00000000  00000000  000775bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    00020beb  00000000  00000000  0008057e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_aranges 00002b20  00000000  00000000  000a1170  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_ranges 00002dd0  00000000  00000000  000a3c90  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_line   0001f397  00000000  00000000  000a6a60  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_str    00015943  00000000  00000000  000c5df7  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .comment      0000007b  00000000  00000000  000db73a  2**0
                  CONTENTS, READONLY
 23 .debug_frame  000074f0  00000000  00000000  000db7b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000118 	.word	0x20000118
 800015c:	00000000 	.word	0x00000000
 8000160:	0800aa44 	.word	0x0800aa44

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000011c 	.word	0x2000011c
 800017c:	0800aa44 	.word	0x0800aa44

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <__aeabi_uldivmod>:
 8000194:	b953      	cbnz	r3, 80001ac <__aeabi_uldivmod+0x18>
 8000196:	b94a      	cbnz	r2, 80001ac <__aeabi_uldivmod+0x18>
 8000198:	2900      	cmp	r1, #0
 800019a:	bf08      	it	eq
 800019c:	2800      	cmpeq	r0, #0
 800019e:	bf1c      	itt	ne
 80001a0:	f04f 31ff 	movne.w	r1, #4294967295
 80001a4:	f04f 30ff 	movne.w	r0, #4294967295
 80001a8:	f000 b972 	b.w	8000490 <__aeabi_idiv0>
 80001ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80001b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001b4:	f000 f806 	bl	80001c4 <__udivmoddi4>
 80001b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001c0:	b004      	add	sp, #16
 80001c2:	4770      	bx	lr

080001c4 <__udivmoddi4>:
 80001c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c8:	9e08      	ldr	r6, [sp, #32]
 80001ca:	4604      	mov	r4, r0
 80001cc:	4688      	mov	r8, r1
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d14b      	bne.n	800026a <__udivmoddi4+0xa6>
 80001d2:	428a      	cmp	r2, r1
 80001d4:	4615      	mov	r5, r2
 80001d6:	d967      	bls.n	80002a8 <__udivmoddi4+0xe4>
 80001d8:	fab2 f282 	clz	r2, r2
 80001dc:	b14a      	cbz	r2, 80001f2 <__udivmoddi4+0x2e>
 80001de:	f1c2 0720 	rsb	r7, r2, #32
 80001e2:	fa01 f302 	lsl.w	r3, r1, r2
 80001e6:	fa20 f707 	lsr.w	r7, r0, r7
 80001ea:	4095      	lsls	r5, r2
 80001ec:	ea47 0803 	orr.w	r8, r7, r3
 80001f0:	4094      	lsls	r4, r2
 80001f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80001f6:	0c23      	lsrs	r3, r4, #16
 80001f8:	fbb8 f7fe 	udiv	r7, r8, lr
 80001fc:	fa1f fc85 	uxth.w	ip, r5
 8000200:	fb0e 8817 	mls	r8, lr, r7, r8
 8000204:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000208:	fb07 f10c 	mul.w	r1, r7, ip
 800020c:	4299      	cmp	r1, r3
 800020e:	d909      	bls.n	8000224 <__udivmoddi4+0x60>
 8000210:	18eb      	adds	r3, r5, r3
 8000212:	f107 30ff 	add.w	r0, r7, #4294967295
 8000216:	f080 811b 	bcs.w	8000450 <__udivmoddi4+0x28c>
 800021a:	4299      	cmp	r1, r3
 800021c:	f240 8118 	bls.w	8000450 <__udivmoddi4+0x28c>
 8000220:	3f02      	subs	r7, #2
 8000222:	442b      	add	r3, r5
 8000224:	1a5b      	subs	r3, r3, r1
 8000226:	b2a4      	uxth	r4, r4
 8000228:	fbb3 f0fe 	udiv	r0, r3, lr
 800022c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000230:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000234:	fb00 fc0c 	mul.w	ip, r0, ip
 8000238:	45a4      	cmp	ip, r4
 800023a:	d909      	bls.n	8000250 <__udivmoddi4+0x8c>
 800023c:	192c      	adds	r4, r5, r4
 800023e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000242:	f080 8107 	bcs.w	8000454 <__udivmoddi4+0x290>
 8000246:	45a4      	cmp	ip, r4
 8000248:	f240 8104 	bls.w	8000454 <__udivmoddi4+0x290>
 800024c:	3802      	subs	r0, #2
 800024e:	442c      	add	r4, r5
 8000250:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000254:	eba4 040c 	sub.w	r4, r4, ip
 8000258:	2700      	movs	r7, #0
 800025a:	b11e      	cbz	r6, 8000264 <__udivmoddi4+0xa0>
 800025c:	40d4      	lsrs	r4, r2
 800025e:	2300      	movs	r3, #0
 8000260:	e9c6 4300 	strd	r4, r3, [r6]
 8000264:	4639      	mov	r1, r7
 8000266:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800026a:	428b      	cmp	r3, r1
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0xbe>
 800026e:	2e00      	cmp	r6, #0
 8000270:	f000 80eb 	beq.w	800044a <__udivmoddi4+0x286>
 8000274:	2700      	movs	r7, #0
 8000276:	e9c6 0100 	strd	r0, r1, [r6]
 800027a:	4638      	mov	r0, r7
 800027c:	4639      	mov	r1, r7
 800027e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000282:	fab3 f783 	clz	r7, r3
 8000286:	2f00      	cmp	r7, #0
 8000288:	d147      	bne.n	800031a <__udivmoddi4+0x156>
 800028a:	428b      	cmp	r3, r1
 800028c:	d302      	bcc.n	8000294 <__udivmoddi4+0xd0>
 800028e:	4282      	cmp	r2, r0
 8000290:	f200 80fa 	bhi.w	8000488 <__udivmoddi4+0x2c4>
 8000294:	1a84      	subs	r4, r0, r2
 8000296:	eb61 0303 	sbc.w	r3, r1, r3
 800029a:	2001      	movs	r0, #1
 800029c:	4698      	mov	r8, r3
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d0e0      	beq.n	8000264 <__udivmoddi4+0xa0>
 80002a2:	e9c6 4800 	strd	r4, r8, [r6]
 80002a6:	e7dd      	b.n	8000264 <__udivmoddi4+0xa0>
 80002a8:	b902      	cbnz	r2, 80002ac <__udivmoddi4+0xe8>
 80002aa:	deff      	udf	#255	; 0xff
 80002ac:	fab2 f282 	clz	r2, r2
 80002b0:	2a00      	cmp	r2, #0
 80002b2:	f040 808f 	bne.w	80003d4 <__udivmoddi4+0x210>
 80002b6:	1b49      	subs	r1, r1, r5
 80002b8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002bc:	fa1f f885 	uxth.w	r8, r5
 80002c0:	2701      	movs	r7, #1
 80002c2:	fbb1 fcfe 	udiv	ip, r1, lr
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fb0e 111c 	mls	r1, lr, ip, r1
 80002cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d0:	fb08 f10c 	mul.w	r1, r8, ip
 80002d4:	4299      	cmp	r1, r3
 80002d6:	d907      	bls.n	80002e8 <__udivmoddi4+0x124>
 80002d8:	18eb      	adds	r3, r5, r3
 80002da:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002de:	d202      	bcs.n	80002e6 <__udivmoddi4+0x122>
 80002e0:	4299      	cmp	r1, r3
 80002e2:	f200 80cd 	bhi.w	8000480 <__udivmoddi4+0x2bc>
 80002e6:	4684      	mov	ip, r0
 80002e8:	1a59      	subs	r1, r3, r1
 80002ea:	b2a3      	uxth	r3, r4
 80002ec:	fbb1 f0fe 	udiv	r0, r1, lr
 80002f0:	fb0e 1410 	mls	r4, lr, r0, r1
 80002f4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80002f8:	fb08 f800 	mul.w	r8, r8, r0
 80002fc:	45a0      	cmp	r8, r4
 80002fe:	d907      	bls.n	8000310 <__udivmoddi4+0x14c>
 8000300:	192c      	adds	r4, r5, r4
 8000302:	f100 33ff 	add.w	r3, r0, #4294967295
 8000306:	d202      	bcs.n	800030e <__udivmoddi4+0x14a>
 8000308:	45a0      	cmp	r8, r4
 800030a:	f200 80b6 	bhi.w	800047a <__udivmoddi4+0x2b6>
 800030e:	4618      	mov	r0, r3
 8000310:	eba4 0408 	sub.w	r4, r4, r8
 8000314:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000318:	e79f      	b.n	800025a <__udivmoddi4+0x96>
 800031a:	f1c7 0c20 	rsb	ip, r7, #32
 800031e:	40bb      	lsls	r3, r7
 8000320:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000324:	ea4e 0e03 	orr.w	lr, lr, r3
 8000328:	fa01 f407 	lsl.w	r4, r1, r7
 800032c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000330:	fa21 f30c 	lsr.w	r3, r1, ip
 8000334:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000338:	4325      	orrs	r5, r4
 800033a:	fbb3 f9f8 	udiv	r9, r3, r8
 800033e:	0c2c      	lsrs	r4, r5, #16
 8000340:	fb08 3319 	mls	r3, r8, r9, r3
 8000344:	fa1f fa8e 	uxth.w	sl, lr
 8000348:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800034c:	fb09 f40a 	mul.w	r4, r9, sl
 8000350:	429c      	cmp	r4, r3
 8000352:	fa02 f207 	lsl.w	r2, r2, r7
 8000356:	fa00 f107 	lsl.w	r1, r0, r7
 800035a:	d90b      	bls.n	8000374 <__udivmoddi4+0x1b0>
 800035c:	eb1e 0303 	adds.w	r3, lr, r3
 8000360:	f109 30ff 	add.w	r0, r9, #4294967295
 8000364:	f080 8087 	bcs.w	8000476 <__udivmoddi4+0x2b2>
 8000368:	429c      	cmp	r4, r3
 800036a:	f240 8084 	bls.w	8000476 <__udivmoddi4+0x2b2>
 800036e:	f1a9 0902 	sub.w	r9, r9, #2
 8000372:	4473      	add	r3, lr
 8000374:	1b1b      	subs	r3, r3, r4
 8000376:	b2ad      	uxth	r5, r5
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000384:	fb00 fa0a 	mul.w	sl, r0, sl
 8000388:	45a2      	cmp	sl, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x1da>
 800038c:	eb1e 0404 	adds.w	r4, lr, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	d26b      	bcs.n	800046e <__udivmoddi4+0x2aa>
 8000396:	45a2      	cmp	sl, r4
 8000398:	d969      	bls.n	800046e <__udivmoddi4+0x2aa>
 800039a:	3802      	subs	r0, #2
 800039c:	4474      	add	r4, lr
 800039e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003a2:	fba0 8902 	umull	r8, r9, r0, r2
 80003a6:	eba4 040a 	sub.w	r4, r4, sl
 80003aa:	454c      	cmp	r4, r9
 80003ac:	46c2      	mov	sl, r8
 80003ae:	464b      	mov	r3, r9
 80003b0:	d354      	bcc.n	800045c <__udivmoddi4+0x298>
 80003b2:	d051      	beq.n	8000458 <__udivmoddi4+0x294>
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d069      	beq.n	800048c <__udivmoddi4+0x2c8>
 80003b8:	ebb1 050a 	subs.w	r5, r1, sl
 80003bc:	eb64 0403 	sbc.w	r4, r4, r3
 80003c0:	fa04 fc0c 	lsl.w	ip, r4, ip
 80003c4:	40fd      	lsrs	r5, r7
 80003c6:	40fc      	lsrs	r4, r7
 80003c8:	ea4c 0505 	orr.w	r5, ip, r5
 80003cc:	e9c6 5400 	strd	r5, r4, [r6]
 80003d0:	2700      	movs	r7, #0
 80003d2:	e747      	b.n	8000264 <__udivmoddi4+0xa0>
 80003d4:	f1c2 0320 	rsb	r3, r2, #32
 80003d8:	fa20 f703 	lsr.w	r7, r0, r3
 80003dc:	4095      	lsls	r5, r2
 80003de:	fa01 f002 	lsl.w	r0, r1, r2
 80003e2:	fa21 f303 	lsr.w	r3, r1, r3
 80003e6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003ea:	4338      	orrs	r0, r7
 80003ec:	0c01      	lsrs	r1, r0, #16
 80003ee:	fbb3 f7fe 	udiv	r7, r3, lr
 80003f2:	fa1f f885 	uxth.w	r8, r5
 80003f6:	fb0e 3317 	mls	r3, lr, r7, r3
 80003fa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003fe:	fb07 f308 	mul.w	r3, r7, r8
 8000402:	428b      	cmp	r3, r1
 8000404:	fa04 f402 	lsl.w	r4, r4, r2
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x256>
 800040a:	1869      	adds	r1, r5, r1
 800040c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000410:	d22f      	bcs.n	8000472 <__udivmoddi4+0x2ae>
 8000412:	428b      	cmp	r3, r1
 8000414:	d92d      	bls.n	8000472 <__udivmoddi4+0x2ae>
 8000416:	3f02      	subs	r7, #2
 8000418:	4429      	add	r1, r5
 800041a:	1acb      	subs	r3, r1, r3
 800041c:	b281      	uxth	r1, r0
 800041e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000422:	fb0e 3310 	mls	r3, lr, r0, r3
 8000426:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800042a:	fb00 f308 	mul.w	r3, r0, r8
 800042e:	428b      	cmp	r3, r1
 8000430:	d907      	bls.n	8000442 <__udivmoddi4+0x27e>
 8000432:	1869      	adds	r1, r5, r1
 8000434:	f100 3cff 	add.w	ip, r0, #4294967295
 8000438:	d217      	bcs.n	800046a <__udivmoddi4+0x2a6>
 800043a:	428b      	cmp	r3, r1
 800043c:	d915      	bls.n	800046a <__udivmoddi4+0x2a6>
 800043e:	3802      	subs	r0, #2
 8000440:	4429      	add	r1, r5
 8000442:	1ac9      	subs	r1, r1, r3
 8000444:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000448:	e73b      	b.n	80002c2 <__udivmoddi4+0xfe>
 800044a:	4637      	mov	r7, r6
 800044c:	4630      	mov	r0, r6
 800044e:	e709      	b.n	8000264 <__udivmoddi4+0xa0>
 8000450:	4607      	mov	r7, r0
 8000452:	e6e7      	b.n	8000224 <__udivmoddi4+0x60>
 8000454:	4618      	mov	r0, r3
 8000456:	e6fb      	b.n	8000250 <__udivmoddi4+0x8c>
 8000458:	4541      	cmp	r1, r8
 800045a:	d2ab      	bcs.n	80003b4 <__udivmoddi4+0x1f0>
 800045c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000460:	eb69 020e 	sbc.w	r2, r9, lr
 8000464:	3801      	subs	r0, #1
 8000466:	4613      	mov	r3, r2
 8000468:	e7a4      	b.n	80003b4 <__udivmoddi4+0x1f0>
 800046a:	4660      	mov	r0, ip
 800046c:	e7e9      	b.n	8000442 <__udivmoddi4+0x27e>
 800046e:	4618      	mov	r0, r3
 8000470:	e795      	b.n	800039e <__udivmoddi4+0x1da>
 8000472:	4667      	mov	r7, ip
 8000474:	e7d1      	b.n	800041a <__udivmoddi4+0x256>
 8000476:	4681      	mov	r9, r0
 8000478:	e77c      	b.n	8000374 <__udivmoddi4+0x1b0>
 800047a:	3802      	subs	r0, #2
 800047c:	442c      	add	r4, r5
 800047e:	e747      	b.n	8000310 <__udivmoddi4+0x14c>
 8000480:	f1ac 0c02 	sub.w	ip, ip, #2
 8000484:	442b      	add	r3, r5
 8000486:	e72f      	b.n	80002e8 <__udivmoddi4+0x124>
 8000488:	4638      	mov	r0, r7
 800048a:	e708      	b.n	800029e <__udivmoddi4+0xda>
 800048c:	4637      	mov	r7, r6
 800048e:	e6e9      	b.n	8000264 <__udivmoddi4+0xa0>

08000490 <__aeabi_idiv0>:
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000494:	b500      	push	{lr}
 8000496:	b087      	sub	sp, #28
  ADC_ChannelConfTypeDef sConfig = {0};
 8000498:	2300      	movs	r3, #0
 800049a:	9300      	str	r3, [sp, #0]
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	9302      	str	r3, [sp, #8]
 80004a0:	9303      	str	r3, [sp, #12]
 80004a2:	9304      	str	r3, [sp, #16]
 80004a4:	9305      	str	r3, [sp, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80004a6:	481a      	ldr	r0, [pc, #104]	; (8000510 <MX_ADC1_Init+0x7c>)
 80004a8:	4a1a      	ldr	r2, [pc, #104]	; (8000514 <MX_ADC1_Init+0x80>)
 80004aa:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 80004ac:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 80004b0:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 80004b2:	2210      	movs	r2, #16
 80004b4:	6082      	str	r2, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80004b6:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80004b8:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80004ba:	2204      	movs	r2, #4
 80004bc:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80004be:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80004c0:	2201      	movs	r2, #1
 80004c2:	7642      	strb	r2, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 80004c4:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80004c6:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80004ca:	6283      	str	r3, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80004cc:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80004ce:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004d2:	6343      	str	r3, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80004d4:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004d8:	f001 fbf8 	bl	8001ccc <HAL_ADC_Init>
 80004dc:	b990      	cbnz	r0, 8000504 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80004de:	4b0e      	ldr	r3, [pc, #56]	; (8000518 <MX_ADC1_Init+0x84>)
 80004e0:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004e2:	2306      	movs	r3, #6
 80004e4:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 80004e6:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004e8:	237f      	movs	r3, #127	; 0x7f
 80004ea:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004ec:	2304      	movs	r3, #4
 80004ee:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004f4:	4669      	mov	r1, sp
 80004f6:	4806      	ldr	r0, [pc, #24]	; (8000510 <MX_ADC1_Init+0x7c>)
 80004f8:	f001 fd30 	bl	8001f5c <HAL_ADC_ConfigChannel>
 80004fc:	b928      	cbnz	r0, 800050a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
  }

}
 80004fe:	b007      	add	sp, #28
 8000500:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000504:	f001 f944 	bl	8001790 <Error_Handler>
 8000508:	e7e9      	b.n	80004de <MX_ADC1_Init+0x4a>
    Error_Handler();
 800050a:	f001 f941 	bl	8001790 <Error_Handler>
}
 800050e:	e7f6      	b.n	80004fe <MX_ADC1_Init+0x6a>
 8000510:	2000416c 	.word	0x2000416c
 8000514:	50040000 	.word	0x50040000
 8000518:	14f00020 	.word	0x14f00020

0800051c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800051c:	b510      	push	{r4, lr}
 800051e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000520:	2300      	movs	r3, #0
 8000522:	9303      	str	r3, [sp, #12]
 8000524:	9304      	str	r3, [sp, #16]
 8000526:	9305      	str	r3, [sp, #20]
 8000528:	9306      	str	r3, [sp, #24]
 800052a:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 800052c:	6802      	ldr	r2, [r0, #0]
 800052e:	4b1e      	ldr	r3, [pc, #120]	; (80005a8 <HAL_ADC_MspInit+0x8c>)
 8000530:	429a      	cmp	r2, r3
 8000532:	d001      	beq.n	8000538 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000534:	b008      	add	sp, #32
 8000536:	bd10      	pop	{r4, pc}
 8000538:	4604      	mov	r4, r0
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800053a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800053e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000544:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000546:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000548:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800054c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800054e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000550:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000552:	f042 0201 	orr.w	r2, r2, #1
 8000556:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000558:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800055a:	f003 0301 	and.w	r3, r3, #1
 800055e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000560:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000562:	2301      	movs	r3, #1
 8000564:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000566:	2303      	movs	r3, #3
 8000568:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800056a:	a903      	add	r1, sp, #12
 800056c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000570:	f002 fb00 	bl	8002b74 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8000574:	480d      	ldr	r0, [pc, #52]	; (80005ac <HAL_ADC_MspInit+0x90>)
 8000576:	4b0e      	ldr	r3, [pc, #56]	; (80005b0 <HAL_ADC_MspInit+0x94>)
 8000578:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800057a:	2305      	movs	r3, #5
 800057c:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800057e:	2300      	movs	r3, #0
 8000580:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000582:	60c3      	str	r3, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000584:	2280      	movs	r2, #128	; 0x80
 8000586:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000588:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800058a:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800058c:	2220      	movs	r2, #32
 800058e:	61c2      	str	r2, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000590:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000592:	f002 f99b 	bl	80028cc <HAL_DMA_Init>
 8000596:	b918      	cbnz	r0, 80005a0 <HAL_ADC_MspInit+0x84>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000598:	4b04      	ldr	r3, [pc, #16]	; (80005ac <HAL_ADC_MspInit+0x90>)
 800059a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800059c:	629c      	str	r4, [r3, #40]	; 0x28
}
 800059e:	e7c9      	b.n	8000534 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 80005a0:	f001 f8f6 	bl	8001790 <Error_Handler>
 80005a4:	e7f8      	b.n	8000598 <HAL_ADC_MspInit+0x7c>
 80005a6:	bf00      	nop
 80005a8:	50040000 	.word	0x50040000
 80005ac:	200041d0 	.word	0x200041d0
 80005b0:	40020008 	.word	0x40020008

080005b4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config( void )
{
 80005b4:	b508      	push	{r3, lr}
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80005b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80005ba:	6893      	ldr	r3, [r2, #8]
 80005bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80005c0:	6093      	str	r3, [r2, #8]
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);

  /* Initialize low power manager */
  UTIL_LPM_Init( );
 80005c2:	f00a f9e7 	bl	800a994 <UTIL_LPM_Init>
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
}
 80005c6:	bd08      	pop	{r3, pc}

080005c8 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 80005c8:	b510      	push	{r4, lr}
 80005ca:	b088      	sub	sp, #32
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80005cc:	f009 fb3e 	bl	8009c4c <TL_Init>

  MtxShciId = osMutexNew( NULL );
 80005d0:	2000      	movs	r0, #0
 80005d2:	f005 ff93 	bl	80064fc <osMutexNew>
 80005d6:	4b15      	ldr	r3, [pc, #84]	; (800062c <appe_Tl_Init+0x64>)
 80005d8:	6018      	str	r0, [r3, #0]
  SemShciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 80005da:	2200      	movs	r2, #0
 80005dc:	4611      	mov	r1, r2
 80005de:	2001      	movs	r0, #1
 80005e0:	f006 f864 	bl	80066ac <osSemaphoreNew>
 80005e4:	4b12      	ldr	r3, [pc, #72]	; (8000630 <appe_Tl_Init+0x68>)
 80005e6:	6018      	str	r0, [r3, #0]

  /** FreeRTOS system task creation */
  ShciUserEvtProcessId = osThreadNew(ShciUserEvtProcess, NULL,&ShciUserEvtProcess_attr);
 80005e8:	4a12      	ldr	r2, [pc, #72]	; (8000634 <appe_Tl_Init+0x6c>)
 80005ea:	2100      	movs	r1, #0
 80005ec:	4812      	ldr	r0, [pc, #72]	; (8000638 <appe_Tl_Init+0x70>)
 80005ee:	f005 fe41 	bl	8006274 <osThreadNew>
 80005f2:	4b12      	ldr	r3, [pc, #72]	; (800063c <appe_Tl_Init+0x74>)
 80005f4:	6018      	str	r0, [r3, #0]

  /**< System channel initialization */
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80005f6:	4c12      	ldr	r4, [pc, #72]	; (8000640 <appe_Tl_Init+0x78>)
 80005f8:	9400      	str	r4, [sp, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80005fa:	4b12      	ldr	r3, [pc, #72]	; (8000644 <appe_Tl_Init+0x7c>)
 80005fc:	9301      	str	r3, [sp, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80005fe:	4669      	mov	r1, sp
 8000600:	4811      	ldr	r0, [pc, #68]	; (8000648 <appe_Tl_Init+0x80>)
 8000602:	f009 f99f 	bl	8009944 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	9302      	str	r3, [sp, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800060a:	f504 7386 	add.w	r3, r4, #268	; 0x10c
 800060e:	9303      	str	r3, [sp, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000610:	f504 7406 	add.w	r4, r4, #536	; 0x218
 8000614:	9404      	str	r4, [sp, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000616:	f240 533c 	movw	r3, #1340	; 0x53c
 800061a:	9305      	str	r3, [sp, #20]
  TL_MM_Init( &tl_mm_config );
 800061c:	a802      	add	r0, sp, #8
 800061e:	f009 fc01 	bl	8009e24 <TL_MM_Init>

  TL_Enable();
 8000622:	f009 fb0f 	bl	8009c44 <TL_Enable>

  return;
}
 8000626:	b008      	add	sp, #32
 8000628:	bd10      	pop	{r4, pc}
 800062a:	bf00      	nop
 800062c:	20004230 	.word	0x20004230
 8000630:	2000423c 	.word	0x2000423c
 8000634:	0800aafc 	.word	0x0800aafc
 8000638:	080006ed 	.word	0x080006ed
 800063c:	20004238 	.word	0x20004238
 8000640:	200300c4 	.word	0x200300c4
 8000644:	080006c5 	.word	0x080006c5
 8000648:	0800069d 	.word	0x0800069d

0800064c <APPE_SysEvtReadyProcessing>:
  }
  return;
}

static void APPE_SysEvtReadyProcessing( void )
{
 800064c:	b508      	push	{r3, lr}
  /* Traces channel initialization */
  TL_TRACES_Init( );
 800064e:	f009 fc17 	bl	8009e80 <TL_TRACES_Init>

  APP_THREAD_Init();
 8000652:	f009 ffbd 	bl	800a5d0 <APP_THREAD_Init>
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8000656:	2100      	movs	r1, #0
 8000658:	2001      	movs	r0, #1
 800065a:	f00a f9a5 	bl	800a9a8 <UTIL_LPM_SetOffMode>
  return;
}
 800065e:	bd08      	pop	{r3, pc}

08000660 <APPE_SysEvtError>:
{
 8000660:	b508      	push	{r3, lr}
  switch(ErrorCode)
 8000662:	287d      	cmp	r0, #125	; 0x7d
 8000664:	d008      	beq.n	8000678 <APPE_SysEvtError+0x18>
 8000666:	287e      	cmp	r0, #126	; 0x7e
 8000668:	d00c      	beq.n	8000684 <APPE_SysEvtError+0x24>
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 800066a:	4603      	mov	r3, r0
 800066c:	4a08      	ldr	r2, [pc, #32]	; (8000690 <APPE_SysEvtError+0x30>)
 800066e:	2101      	movs	r1, #1
 8000670:	2000      	movs	r0, #0
 8000672:	f001 f92f 	bl	80018d4 <logApplication>
  return;
 8000676:	e004      	b.n	8000682 <APPE_SysEvtError+0x22>
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 8000678:	4a06      	ldr	r2, [pc, #24]	; (8000694 <APPE_SysEvtError+0x34>)
 800067a:	2101      	movs	r1, #1
 800067c:	2000      	movs	r0, #0
 800067e:	f001 f929 	bl	80018d4 <logApplication>
}
 8000682:	bd08      	pop	{r3, pc}
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 8000684:	4a04      	ldr	r2, [pc, #16]	; (8000698 <APPE_SysEvtError+0x38>)
 8000686:	2101      	movs	r1, #1
 8000688:	2000      	movs	r0, #0
 800068a:	f001 f923 	bl	80018d4 <logApplication>
       break;
 800068e:	e7f8      	b.n	8000682 <APPE_SysEvtError+0x22>
 8000690:	0800aadc 	.word	0x0800aadc
 8000694:	0800aa98 	.word	0x0800aa98
 8000698:	0800aabc 	.word	0x0800aabc

0800069c <APPE_SysUserEvtRx>:
{
 800069c:	b508      	push	{r3, lr}
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800069e:	6842      	ldr	r2, [r0, #4]
  switch(p_sys_event->subevtcode)
 80006a0:	f8b2 300b 	ldrh.w	r3, [r2, #11]
 80006a4:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 80006a8:	d004      	beq.n	80006b4 <APPE_SysUserEvtRx+0x18>
 80006aa:	f249 2101 	movw	r1, #37377	; 0x9201
 80006ae:	428b      	cmp	r3, r1
 80006b0:	d003      	beq.n	80006ba <APPE_SysUserEvtRx+0x1e>
}
 80006b2:	bd08      	pop	{r3, pc}
         APPE_SysEvtReadyProcessing();
 80006b4:	f7ff ffca 	bl	800064c <APPE_SysEvtReadyProcessing>
         break;
 80006b8:	e7fb      	b.n	80006b2 <APPE_SysUserEvtRx+0x16>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 80006ba:	7b50      	ldrb	r0, [r2, #13]
 80006bc:	f7ff ffd0 	bl	8000660 <APPE_SysEvtError>
  return;
 80006c0:	e7f7      	b.n	80006b2 <APPE_SysUserEvtRx+0x16>
	...

080006c4 <APPE_SysStatusNot>:
{
 80006c4:	b508      	push	{r3, lr}
  switch (status)
 80006c6:	b110      	cbz	r0, 80006ce <APPE_SysStatusNot+0xa>
 80006c8:	2801      	cmp	r0, #1
 80006ca:	d007      	beq.n	80006dc <APPE_SysStatusNot+0x18>
}
 80006cc:	bd08      	pop	{r3, pc}
      osMutexAcquire( MtxShciId, osWaitForever );
 80006ce:	f04f 31ff 	mov.w	r1, #4294967295
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <APPE_SysStatusNot+0x24>)
 80006d4:	6818      	ldr	r0, [r3, #0]
 80006d6:	f005 ff6f 	bl	80065b8 <osMutexAcquire>
      break;
 80006da:	e7f7      	b.n	80006cc <APPE_SysStatusNot+0x8>
      osMutexRelease( MtxShciId );
 80006dc:	4b02      	ldr	r3, [pc, #8]	; (80006e8 <APPE_SysStatusNot+0x24>)
 80006de:	6818      	ldr	r0, [r3, #0]
 80006e0:	f005 ffaa 	bl	8006638 <osMutexRelease>
  return;
 80006e4:	e7f2      	b.n	80006cc <APPE_SysStatusNot+0x8>
 80006e6:	bf00      	nop
 80006e8:	20004230 	.word	0x20004230

080006ec <ShciUserEvtProcess>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void ShciUserEvtProcess(void *argument)
{
 80006ec:	b508      	push	{r3, lr}
  for(;;)
  {
    /* USER CODE BEGIN SHCI_USER_EVT_PROCESS_1 */

    /* USER CODE END SHCI_USER_EVT_PROCESS_1 */
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 80006ee:	f04f 32ff 	mov.w	r2, #4294967295
 80006f2:	2100      	movs	r1, #0
 80006f4:	2001      	movs	r0, #1
 80006f6:	f005 fe79 	bl	80063ec <osThreadFlagsWait>
     shci_user_evt_proc();
 80006fa:	f009 f935 	bl	8009968 <shci_user_evt_proc>
 80006fe:	e7f6      	b.n	80006ee <ShciUserEvtProcess+0x2>

08000700 <APPE_Init>:
{
 8000700:	b508      	push	{r3, lr}
  SystemPower_Config(); /**< Configure the system Power Mode */
 8000702:	f7ff ff57 	bl	80005b4 <SystemPower_Config>
  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000706:	4903      	ldr	r1, [pc, #12]	; (8000714 <APPE_Init+0x14>)
 8000708:	2000      	movs	r0, #0
 800070a:	f000 fc7b 	bl	8001004 <HW_TS_Init>
  appe_Tl_Init();	/* Initialize all transport layers */
 800070e:	f7ff ff5b 	bl	80005c8 <appe_Tl_Init>
}
 8000712:	bd08      	pop	{r3, pc}
 8000714:	200042b4 	.word	0x200042b4

08000718 <shci_notify_asynch_evt>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void shci_notify_asynch_evt(void* pdata)
{
 8000718:	b508      	push	{r3, lr}
  UNUSED(pdata);
  osThreadFlagsSet(ShciUserEvtProcessId,1);
 800071a:	2101      	movs	r1, #1
 800071c:	4b02      	ldr	r3, [pc, #8]	; (8000728 <shci_notify_asynch_evt+0x10>)
 800071e:	6818      	ldr	r0, [r3, #0]
 8000720:	f005 fe1c 	bl	800635c <osThreadFlagsSet>
  return;
}
 8000724:	bd08      	pop	{r3, pc}
 8000726:	bf00      	nop
 8000728:	20004238 	.word	0x20004238

0800072c <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800072c:	b508      	push	{r3, lr}
  UNUSED(flag);
  osSemaphoreRelease( SemShciId );
 800072e:	4b02      	ldr	r3, [pc, #8]	; (8000738 <shci_cmd_resp_release+0xc>)
 8000730:	6818      	ldr	r0, [r3, #0]
 8000732:	f006 f86f 	bl	8006814 <osSemaphoreRelease>
  return;
}
 8000736:	bd08      	pop	{r3, pc}
 8000738:	2000423c 	.word	0x2000423c

0800073c <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800073c:	b508      	push	{r3, lr}
  UNUSED(timeout);
  osSemaphoreAcquire( SemShciId, osWaitForever );
 800073e:	f04f 31ff 	mov.w	r1, #4294967295
 8000742:	4b02      	ldr	r3, [pc, #8]	; (800074c <shci_cmd_resp_wait+0x10>)
 8000744:	6818      	ldr	r0, [r3, #0]
 8000746:	f006 f821 	bl	800678c <osSemaphoreAcquire>
  return;
}
 800074a:	bd08      	pop	{r3, pc}
 800074c:	2000423c 	.word	0x2000423c

08000750 <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8000750:	b508      	push	{r3, lr}
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
#endif /* CFG_DEBUG_TRACE */
  /* Release buffer */
  TL_MM_EvtDone( hcievt );
 8000752:	f009 fb87 	bl	8009e64 <TL_MM_EvtDone>
}
 8000756:	bd08      	pop	{r3, pc}

08000758 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000758:	b508      	push	{r3, lr}
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) temp, sizeof(temp));
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800075a:	2001      	movs	r0, #1
 800075c:	f005 feac 	bl	80064b8 <osDelay>
 8000760:	e7fb      	b.n	800075a <StartDefaultTask+0x2>
	...

08000764 <MX_FREERTOS_Init>:
void MX_FREERTOS_Init(void) {
 8000764:	b570      	push	{r4, r5, r6, lr}
 8000766:	b09c      	sub	sp, #112	; 0x70
osKernelInitialize();
 8000768:	f005 fd3c 	bl	80061e4 <osKernelInitialize>
  const osThreadAttr_t defaultTask_attributes = {
 800076c:	2520      	movs	r5, #32
 800076e:	462a      	mov	r2, r5
 8000770:	2100      	movs	r1, #0
 8000772:	a814      	add	r0, sp, #80	; 0x50
 8000774:	f00a f95d 	bl	800aa32 <memset>
 8000778:	4b23      	ldr	r3, [pc, #140]	; (8000808 <MX_FREERTOS_Init+0xa4>)
 800077a:	9313      	str	r3, [sp, #76]	; 0x4c
 800077c:	2380      	movs	r3, #128	; 0x80
 800077e:	9318      	str	r3, [sp, #96]	; 0x60
 8000780:	2418      	movs	r4, #24
 8000782:	9419      	str	r4, [sp, #100]	; 0x64
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000784:	aa13      	add	r2, sp, #76	; 0x4c
 8000786:	2100      	movs	r1, #0
 8000788:	4820      	ldr	r0, [pc, #128]	; (800080c <MX_FREERTOS_Init+0xa8>)
 800078a:	f005 fd73 	bl	8006274 <osThreadNew>
 800078e:	4b20      	ldr	r3, [pc, #128]	; (8000810 <MX_FREERTOS_Init+0xac>)
 8000790:	6018      	str	r0, [r3, #0]
  const osThreadAttr_t threadFrontLightsTask_attributes = {
 8000792:	462a      	mov	r2, r5
 8000794:	2100      	movs	r1, #0
 8000796:	a80b      	add	r0, sp, #44	; 0x2c
 8000798:	f00a f94b 	bl	800aa32 <memset>
 800079c:	4b1d      	ldr	r3, [pc, #116]	; (8000814 <MX_FREERTOS_Init+0xb0>)
 800079e:	930a      	str	r3, [sp, #40]	; 0x28
 80007a0:	f44f 7680 	mov.w	r6, #256	; 0x100
 80007a4:	960f      	str	r6, [sp, #60]	; 0x3c
 80007a6:	9410      	str	r4, [sp, #64]	; 0x40
   threadFrontLightsTaskHandle = osThreadNew(ThreadFrontLightsTask, NULL, &threadFrontLightsTask_attributes);
 80007a8:	aa0a      	add	r2, sp, #40	; 0x28
 80007aa:	2100      	movs	r1, #0
 80007ac:	481a      	ldr	r0, [pc, #104]	; (8000818 <MX_FREERTOS_Init+0xb4>)
 80007ae:	f005 fd61 	bl	8006274 <osThreadNew>
 80007b2:	4b1a      	ldr	r3, [pc, #104]	; (800081c <MX_FREERTOS_Init+0xb8>)
 80007b4:	6018      	str	r0, [r3, #0]
   const osThreadAttr_t blinkTask_attributes = {
 80007b6:	462a      	mov	r2, r5
 80007b8:	2100      	movs	r1, #0
 80007ba:	a802      	add	r0, sp, #8
 80007bc:	f00a f939 	bl	800aa32 <memset>
 80007c0:	4b17      	ldr	r3, [pc, #92]	; (8000820 <MX_FREERTOS_Init+0xbc>)
 80007c2:	9301      	str	r3, [sp, #4]
 80007c4:	9606      	str	r6, [sp, #24]
 80007c6:	9407      	str	r4, [sp, #28]
   blinkTaskHandle = osThreadNew(BlinkTask, NULL, &blinkTask_attributes);
 80007c8:	aa01      	add	r2, sp, #4
 80007ca:	2100      	movs	r1, #0
 80007cc:	4815      	ldr	r0, [pc, #84]	; (8000824 <MX_FREERTOS_Init+0xc0>)
 80007ce:	f005 fd51 	bl	8006274 <osThreadNew>
 80007d2:	4b15      	ldr	r3, [pc, #84]	; (8000828 <MX_FREERTOS_Init+0xc4>)
 80007d4:	6018      	str	r0, [r3, #0]
   lightsSimpleQueueHandle = osMessageQueueNew (MAX_LIGHT_SIMPLE_QUEUE_SIZE, sizeof(lightsSimpleMessage), NULL);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2104      	movs	r1, #4
 80007da:	2005      	movs	r0, #5
 80007dc:	f006 f858 	bl	8006890 <osMessageQueueNew>
 80007e0:	4b12      	ldr	r3, [pc, #72]	; (800082c <MX_FREERTOS_Init+0xc8>)
 80007e2:	6018      	str	r0, [r3, #0]
   blinkMsgQueueHandle = osMessageQueueNew (10, sizeof(struct blinkData), NULL);
 80007e4:	2200      	movs	r2, #0
 80007e6:	216c      	movs	r1, #108	; 0x6c
 80007e8:	200a      	movs	r0, #10
 80007ea:	f006 f851 	bl	8006890 <osMessageQueueNew>
 80007ee:	4b10      	ldr	r3, [pc, #64]	; (8000830 <MX_FREERTOS_Init+0xcc>)
 80007f0:	6018      	str	r0, [r3, #0]
   togLoggingQueueHandle = osMessageQueueNew (2, sizeof(struct LogMessage), NULL);
 80007f2:	2200      	movs	r2, #0
 80007f4:	2106      	movs	r1, #6
 80007f6:	2002      	movs	r0, #2
 80007f8:	f006 f84a 	bl	8006890 <osMessageQueueNew>
 80007fc:	4b0d      	ldr	r3, [pc, #52]	; (8000834 <MX_FREERTOS_Init+0xd0>)
 80007fe:	6018      	str	r0, [r3, #0]
   APPE_Init();
 8000800:	f7ff ff7e 	bl	8000700 <APPE_Init>
}
 8000804:	b01c      	add	sp, #112	; 0x70
 8000806:	bd70      	pop	{r4, r5, r6, pc}
 8000808:	0800ab38 	.word	0x0800ab38
 800080c:	08000759 	.word	0x08000759
 8000810:	2000424c 	.word	0x2000424c
 8000814:	0800ab44 	.word	0x0800ab44
 8000818:	080015c5 	.word	0x080015c5
 800081c:	20004254 	.word	0x20004254
 8000820:	0800ab5c 	.word	0x0800ab5c
 8000824:	08000839 	.word	0x08000839
 8000828:	20004234 	.word	0x20004234
 800082c:	20004250 	.word	0x20004250
 8000830:	20004248 	.word	0x20004248
 8000834:	20004240 	.word	0x20004240

08000838 <BlinkTask>:

#define BLINK_HALF_BUFFER_SIZE	1000
#define BLINK_PACKET_SIZE		100
#define BLINK_ITERATOR_COUNT 	BLINK_HALF_BUFFER_SIZE / BLINK_PACKET_SIZE

void BlinkTask(void){
 8000838:	b570      	push	{r4, r5, r6, lr}
 800083a:	ed2d 8b02 	vpush	{d8}
	uint32_t evt;

	uint32_t payload_ID = 0;
 800083e:	2600      	movs	r6, #0
 8000840:	e04d      	b.n	80008de <BlinkTask+0xa6>
				evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);

				if( (evt & 0x00000004U) == 0x00000004U){

					if(previousTick_ms == 0){
						previousTick_ms = HAL_GetTick();
 8000842:	f001 fa37 	bl	8001cb4 <HAL_GetTick>
 8000846:	ee07 0a90 	vmov	s15, r0
 800084a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800084e:	e02a      	b.n	80008a6 <BlinkTask+0x6e>
					}
					tick_ms_diff = (HAL_GetTick() - previousTick_ms) / ((float) BLINK_ITERATOR_COUNT);

					for(iterator=0; iterator < BLINK_ITERATOR_COUNT; iterator++){

						memcpy(blinkMsgBuffer_1.data, &(blink_buffer[iterator*BLINK_PACKET_SIZE]), BLINK_PACKET_SIZE);
 8000850:	2364      	movs	r3, #100	; 0x64
 8000852:	4c2f      	ldr	r4, [pc, #188]	; (8000910 <BlinkTask+0xd8>)
 8000854:	461a      	mov	r2, r3
 8000856:	492f      	ldr	r1, [pc, #188]	; (8000914 <BlinkTask+0xdc>)
 8000858:	fb03 1105 	mla	r1, r3, r5, r1
 800085c:	4620      	mov	r0, r4
 800085e:	f00a f8dd 	bl	800aa1c <memcpy>
						blinkMsgBuffer_1.tick_ms = previousTick_ms + tick_ms_diff;
 8000862:	ee78 7a28 	vadd.f32	s15, s16, s17
 8000866:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800086a:	edc4 7a19 	vstr	s15, [r4, #100]	; 0x64
						blinkMsgBuffer_1.payload_ID = payload_ID;
 800086e:	66a6      	str	r6, [r4, #104]	; 0x68

						previousTick_ms = blinkMsgBuffer_1.tick_ms;
 8000870:	eeb8 8a67 	vcvt.f32.u32	s16, s15
						payload_ID++;
 8000874:	3601      	adds	r6, #1

						osMessageQueuePut(blinkMsgQueueHandle, (void *) &blinkMsgBuffer_1, 0U, 0);
 8000876:	2300      	movs	r3, #0
 8000878:	461a      	mov	r2, r3
 800087a:	4621      	mov	r1, r4
 800087c:	4826      	ldr	r0, [pc, #152]	; (8000918 <BlinkTask+0xe0>)
 800087e:	6800      	ldr	r0, [r0, #0]
 8000880:	f006 f866 	bl	8006950 <osMessageQueuePut>
					for(iterator=0; iterator < BLINK_ITERATOR_COUNT; iterator++){
 8000884:	3501      	adds	r5, #1
 8000886:	2d09      	cmp	r5, #9
 8000888:	d9e2      	bls.n	8000850 <BlinkTask+0x18>
				evt = osThreadFlagsWait (0x00000006U, osFlagsWaitAny, osWaitForever);
 800088a:	f04f 32ff 	mov.w	r2, #4294967295
 800088e:	2100      	movs	r1, #0
 8000890:	2006      	movs	r0, #6
 8000892:	f005 fdab 	bl	80063ec <osThreadFlagsWait>
				if( (evt & 0x00000004U) == 0x00000004U){
 8000896:	f010 0f04 	tst.w	r0, #4
 800089a:	d012      	beq.n	80008c2 <BlinkTask+0x8a>
					if(previousTick_ms == 0){
 800089c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80008a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008a4:	d0cd      	beq.n	8000842 <BlinkTask+0xa>
					tick_ms_diff = (HAL_GetTick() - previousTick_ms) / ((float) BLINK_ITERATOR_COUNT);
 80008a6:	f001 fa05 	bl	8001cb4 <HAL_GetTick>
 80008aa:	ee07 0a90 	vmov	s15, r0
 80008ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008b2:	ee77 7ac8 	vsub.f32	s15, s15, s16
 80008b6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80008ba:	eec7 8a87 	vdiv.f32	s17, s15, s14
					for(iterator=0; iterator < BLINK_ITERATOR_COUNT; iterator++){
 80008be:	2500      	movs	r5, #0
 80008c0:	e7e1      	b.n	8000886 <BlinkTask+0x4e>
					}
				}

				// stop timer and put thread in idle if signal was reset
				else if( (evt & 0x00000002U) == 0x00000002U){
 80008c2:	f010 0f02 	tst.w	r0, #2
 80008c6:	d0e0      	beq.n	800088a <BlinkTask+0x52>

					HAL_ADC_Stop_DMA(&hadc1);
 80008c8:	4814      	ldr	r0, [pc, #80]	; (800091c <BlinkTask+0xe4>)
 80008ca:	f001 fecc 	bl	8002666 <HAL_ADC_Stop_DMA>
//					while(HAL_ADC_Stop(&hadc1) != HAL_OK)
					HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 80008ce:	4c14      	ldr	r4, [pc, #80]	; (8000920 <BlinkTask+0xe8>)
 80008d0:	2104      	movs	r1, #4
 80008d2:	4620      	mov	r0, r4
 80008d4:	f004 fa08 	bl	8004ce8 <HAL_TIM_PWM_Stop>
					HAL_TIM_Base_Stop(&htim2);
 80008d8:	4620      	mov	r0, r4
 80008da:	f003 ff0f 	bl	80046fc <HAL_TIM_Base_Stop>
		evt = osThreadFlagsWait (0x00000001U, osFlagsWaitAny, osWaitForever);
 80008de:	f04f 32ff 	mov.w	r2, #4294967295
 80008e2:	2100      	movs	r1, #0
 80008e4:	2001      	movs	r0, #1
 80008e6:	f005 fd81 	bl	80063ec <osThreadFlagsWait>
		if (evt == 0x00000001U)  {
 80008ea:	2801      	cmp	r0, #1
 80008ec:	d1f7      	bne.n	80008de <BlinkTask+0xa6>
			HAL_TIM_Base_Start(&htim2);
 80008ee:	4c0c      	ldr	r4, [pc, #48]	; (8000920 <BlinkTask+0xe8>)
 80008f0:	4620      	mov	r0, r4
 80008f2:	f003 feeb 	bl	80046cc <HAL_TIM_Base_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80008f6:	2104      	movs	r1, #4
 80008f8:	4620      	mov	r0, r4
 80008fa:	f004 f9cb 	bl	8004c94 <HAL_TIM_PWM_Start>
			HAL_ADC_Start_DMA(&hadc1, (uint32_t*) blink_buffer, sizeof(blink_buffer));
 80008fe:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8000902:	4904      	ldr	r1, [pc, #16]	; (8000914 <BlinkTask+0xdc>)
 8000904:	4805      	ldr	r0, [pc, #20]	; (800091c <BlinkTask+0xe4>)
 8000906:	f001 fe05 	bl	8002514 <HAL_ADC_Start_DMA>
 800090a:	ed9f 8a06 	vldr	s16, [pc, #24]	; 8000924 <BlinkTask+0xec>
 800090e:	e7bc      	b.n	800088a <BlinkTask+0x52>
 8000910:	20000134 	.word	0x20000134
 8000914:	200001a0 	.word	0x200001a0
 8000918:	20004248 	.word	0x20004248
 800091c:	2000416c 	.word	0x2000416c
 8000920:	20004318 	.word	0x20004318
 8000924:	00000000 	.word	0x00000000

08000928 <HAL_ADC_ErrorCallback>:
//}

volatile uint8_t i = 0;
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
  i++;
 8000928:	4a02      	ldr	r2, [pc, #8]	; (8000934 <HAL_ADC_ErrorCallback+0xc>)
 800092a:	7813      	ldrb	r3, [r2, #0]
 800092c:	3301      	adds	r3, #1
 800092e:	b2db      	uxtb	r3, r3
 8000930:	7013      	strb	r3, [r2, #0]
}
 8000932:	4770      	bx	lr
 8000934:	20000970 	.word	0x20000970

08000938 <HAL_ADC_ConvCpltCallback>:

//volatile uint8_t complete = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000938:	b508      	push	{r3, lr}
//	memcpy(blinkMsgBuffer_1.data, &(blink_buffer[100]), 100);
//	blinkMsgBuffer_1.tick_ms = HAL_GetTick();
	blink_ptr = &blink_buffer[BLINK_HALF_BUFFER_SIZE];
 800093a:	4b04      	ldr	r3, [pc, #16]	; (800094c <HAL_ADC_ConvCpltCallback+0x14>)
 800093c:	4a04      	ldr	r2, [pc, #16]	; (8000950 <HAL_ADC_ConvCpltCallback+0x18>)
 800093e:	601a      	str	r2, [r3, #0]
	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);
 8000940:	2104      	movs	r1, #4
 8000942:	4b04      	ldr	r3, [pc, #16]	; (8000954 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000944:	6818      	ldr	r0, [r3, #0]
 8000946:	f005 fd09 	bl	800635c <osThreadFlagsSet>

}
 800094a:	bd08      	pop	{r3, pc}
 800094c:	2000425c 	.word	0x2000425c
 8000950:	20000588 	.word	0x20000588
 8000954:	20004234 	.word	0x20004234

08000958 <HAL_ADC_ConvHalfCpltCallback>:

//volatile uint8_t half = 0;
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000958:	b508      	push	{r3, lr}
//	memcpy(blinkMsgBuffer_1.data, &(blink_buffer), 100);
//	blinkMsgBuffer_1.tick_ms = HAL_GetTick();
	blink_ptr = &blink_buffer;
 800095a:	4b04      	ldr	r3, [pc, #16]	; (800096c <HAL_ADC_ConvHalfCpltCallback+0x14>)
 800095c:	4a04      	ldr	r2, [pc, #16]	; (8000970 <HAL_ADC_ConvHalfCpltCallback+0x18>)
 800095e:	601a      	str	r2, [r3, #0]
	osThreadFlagsSet(blinkTaskHandle, 0x00000004U);
 8000960:	2104      	movs	r1, #4
 8000962:	4b04      	ldr	r3, [pc, #16]	; (8000974 <HAL_ADC_ConvHalfCpltCallback+0x1c>)
 8000964:	6818      	ldr	r0, [r3, #0]
 8000966:	f005 fcf9 	bl	800635c <osThreadFlagsSet>

}
 800096a:	bd08      	pop	{r3, pc}
 800096c:	2000425c 	.word	0x2000425c
 8000970:	200001a0 	.word	0x200001a0
 8000974:	20004234 	.word	0x20004234

08000978 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000978:	b500      	push	{lr}
 800097a:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB1ENR, Periphs);
 800097c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000980:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000982:	f042 0204 	orr.w	r2, r2, #4
 8000986:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000988:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800098a:	f002 0204 	and.w	r2, r2, #4
 800098e:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000990:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000992:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000994:	f042 0201 	orr.w	r2, r2, #1
 8000998:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800099a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800099c:	f003 0301 	and.w	r3, r3, #1
 80009a0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80009a2:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2105      	movs	r1, #5
 80009a8:	200b      	movs	r0, #11
 80009aa:	f001 feaf 	bl	800270c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80009ae:	200b      	movs	r0, #11
 80009b0:	f001 fee0 	bl	8002774 <HAL_NVIC_EnableIRQ>

}
 80009b4:	b003      	add	sp, #12
 80009b6:	f85d fb04 	ldr.w	pc, [sp], #4

080009ba <LpTimerCb>:
  /**
   * Nothing to be done
   */

  return;
}
 80009ba:	4770      	bx	lr

080009bc <LpTimerStart>:
 *
 * @param  time_to_sleep : Number of FreeRTOS ticks
 * @retval None
 */
static void LpTimerStart( uint32_t time_to_sleep )
{
 80009bc:	b510      	push	{r4, lr}
  /* Converts the number of FreeRTOS ticks into hw timer tick */
  if(time_to_sleep <=  0x10C6)
 80009be:	f241 03c6 	movw	r3, #4294	; 0x10c6
 80009c2:	4298      	cmp	r0, r3
 80009c4:	d90f      	bls.n	80009e6 <LpTimerStart+0x2a>
     * ( time_to_sleep * 1000 * 1000 ) fit a 32bits word
     */
    time_to_sleep = (time_to_sleep * 1000 * 1000 );
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
  }
  else if(time_to_sleep <= 0x418937)
 80009c6:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <LpTimerStart+0x68>)
 80009c8:	4298      	cmp	r0, r3
 80009ca:	d91c      	bls.n	8000a06 <LpTimerStart+0x4a>
      time_to_sleep = (~0); /* Max value */
    }
  }
  else
  {
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 80009cc:	0981      	lsrs	r1, r0, #6
 80009ce:	4816      	ldr	r0, [pc, #88]	; (8000a28 <LpTimerStart+0x6c>)
 80009d0:	fba0 3101 	umull	r3, r1, r0, r1
 80009d4:	0949      	lsrs	r1, r1, #5
    if(time_to_sleep <= 0x10C6)
 80009d6:	f241 03c6 	movw	r3, #4294	; 0x10c6
 80009da:	4299      	cmp	r1, r3
 80009dc:	d81f      	bhi.n	8000a1e <LpTimerStart+0x62>
    {
      /**
       * ( time_to_sleep * 1000 * 1000 ) fit a 32bits word
       */
      time_to_sleep = (time_to_sleep * 1000 * 1000 );
 80009de:	4b13      	ldr	r3, [pc, #76]	; (8000a2c <LpTimerStart+0x70>)
 80009e0:	fb03 f101 	mul.w	r1, r3, r1
 80009e4:	e007      	b.n	80009f6 <LpTimerStart+0x3a>
    time_to_sleep = (time_to_sleep * 1000 * 1000 );
 80009e6:	4911      	ldr	r1, [pc, #68]	; (8000a2c <LpTimerStart+0x70>)
 80009e8:	fb01 f100 	mul.w	r1, r1, r0
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 80009ec:	0989      	lsrs	r1, r1, #6
 80009ee:	480e      	ldr	r0, [pc, #56]	; (8000a28 <LpTimerStart+0x6c>)
 80009f0:	fba0 3101 	umull	r3, r1, r0, r1
 80009f4:	0949      	lsrs	r1, r1, #5
    {
      time_to_sleep = (~0); /* Max value */
    }
  }

  HW_TS_Start(LpTimerContext.LpTimerFreeRTOS_Id, time_to_sleep);
 80009f6:	4c0e      	ldr	r4, [pc, #56]	; (8000a30 <LpTimerStart+0x74>)
 80009f8:	7920      	ldrb	r0, [r4, #4]
 80009fa:	f000 fc3f 	bl	800127c <HW_TS_Start>
   * There might be other timers already running in the timer server that may elapse
   * before this one.
   * Store how long before the next event so that on wakeup, it will be possible to calculate
   * how long the tick has been suppressed
   */
  LpTimerContext.LpTimeLeftOnEntry = HW_TS_RTC_ReadLeftTicksToCount( );
 80009fe:	f000 fc8b 	bl	8001318 <HW_TS_RTC_ReadLeftTicksToCount>
 8000a02:	6020      	str	r0, [r4, #0]

  return;
}
 8000a04:	bd10      	pop	{r4, pc}
    time_to_sleep = (time_to_sleep * 1000);
 8000a06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a0a:	fb03 f100 	mul.w	r1, r3, r0
    time_to_sleep = time_to_sleep / ( CFG_TS_TICK_VAL * configTICK_RATE_HZ );
 8000a0e:	0989      	lsrs	r1, r1, #6
 8000a10:	4805      	ldr	r0, [pc, #20]	; (8000a28 <LpTimerStart+0x6c>)
 8000a12:	fba0 2101 	umull	r2, r1, r0, r1
 8000a16:	0949      	lsrs	r1, r1, #5
      time_to_sleep = (time_to_sleep * 1000);
 8000a18:	fb03 f101 	mul.w	r1, r3, r1
 8000a1c:	e7eb      	b.n	80009f6 <LpTimerStart+0x3a>
      time_to_sleep = (~0); /* Max value */
 8000a1e:	f04f 31ff 	mov.w	r1, #4294967295
 8000a22:	e7e8      	b.n	80009f6 <LpTimerStart+0x3a>
 8000a24:	00418937 	.word	0x00418937
 8000a28:	0113094d 	.word	0x0113094d
 8000a2c:	000f4240 	.word	0x000f4240
 8000a30:	20000974 	.word	0x20000974

08000a34 <LpGetElapsedTime>:
 *
 * @param  None
 * @retval The number of tick rate (FreeRTOS tick)
 */
static uint32_t LpGetElapsedTime( void )
{
 8000a34:	b538      	push	{r3, r4, r5, lr}
  uint64_t return_value;

  return_value = (configTICK_RATE_HZ) * (CFG_TS_TICK_VAL) * (uint64_t)(LpTimerContext.LpTimeLeftOnEntry - HW_TS_RTC_ReadLeftTicksToCount( ));
 8000a36:	4d09      	ldr	r5, [pc, #36]	; (8000a5c <LpGetElapsedTime+0x28>)
 8000a38:	682c      	ldr	r4, [r5, #0]
 8000a3a:	f000 fc6d 	bl	8001318 <HW_TS_RTC_ReadLeftTicksToCount>
 8000a3e:	1a20      	subs	r0, r4, r0
  return_value = return_value / (1000 * 1000);
 8000a40:	4a07      	ldr	r2, [pc, #28]	; (8000a60 <LpGetElapsedTime+0x2c>)
 8000a42:	2300      	movs	r3, #0
 8000a44:	4907      	ldr	r1, [pc, #28]	; (8000a64 <LpGetElapsedTime+0x30>)
 8000a46:	fba0 0101 	umull	r0, r1, r0, r1
 8000a4a:	f7ff fba3 	bl	8000194 <__aeabi_uldivmod>
 8000a4e:	4604      	mov	r4, r0
   * The system may have been out from another reason than the timer
   * Stop the timer after the elapsed time is calculated other wise, HW_TS_RTC_ReadLeftTicksToCount()
   * may return 0xFFFF ( TIMER LIST EMPTY )
   * It does not hurt stopping a timer that exists but is not running.
   */
  HW_TS_Stop(LpTimerContext.LpTimerFreeRTOS_Id);
 8000a50:	7928      	ldrb	r0, [r5, #4]
 8000a52:	f000 fbaf 	bl	80011b4 <HW_TS_Stop>

  return (uint32_t)return_value;
}
 8000a56:	4620      	mov	r0, r4
 8000a58:	bd38      	pop	{r3, r4, r5, pc}
 8000a5a:	bf00      	nop
 8000a5c:	20000974 	.word	0x20000974
 8000a60:	000f4240 	.word	0x000f4240
 8000a64:	00077240 	.word	0x00077240

08000a68 <LpTimerInit>:
{
 8000a68:	b508      	push	{r3, lr}
  ( void ) HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(LpTimerContext.LpTimerFreeRTOS_Id), hw_ts_SingleShot, LpTimerCb);
 8000a6a:	4b03      	ldr	r3, [pc, #12]	; (8000a78 <LpTimerInit+0x10>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	4903      	ldr	r1, [pc, #12]	; (8000a7c <LpTimerInit+0x14>)
 8000a70:	4610      	mov	r0, r2
 8000a72:	f000 fb6d 	bl	8001150 <HW_TS_Create>
}
 8000a76:	bd08      	pop	{r3, pc}
 8000a78:	080009bb 	.word	0x080009bb
 8000a7c:	20000978 	.word	0x20000978

08000a80 <vPortSuppressTicksAndSleep>:
{
 8000a80:	b510      	push	{r4, lr}
 8000a82:	4604      	mov	r4, r0
  portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 8000a84:	4a18      	ldr	r2, [pc, #96]	; (8000ae8 <vPortSuppressTicksAndSleep+0x68>)
 8000a86:	6813      	ldr	r3, [r2, #0]
 8000a88:	f023 0301 	bic.w	r3, r3, #1
 8000a8c:	6013      	str	r3, [r2, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a8e:	b672      	cpsid	i
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a94:	f3bf 8f6f 	isb	sy
  if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 8000a98:	f007 fddc 	bl	8008654 <eTaskConfirmSleepModeStatus>
 8000a9c:	b1a0      	cbz	r0, 8000ac8 <vPortSuppressTicksAndSleep+0x48>
    if (xExpectedIdleTime != (~0))
 8000a9e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000aa2:	d118      	bne.n	8000ad6 <vPortSuppressTicksAndSleep+0x56>
    if (xExpectedIdleTime != (~0))
 8000aa4:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000aa8:	d119      	bne.n	8000ade <vPortSuppressTicksAndSleep+0x5e>
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <vPortSuppressTicksAndSleep+0x6c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8000ab0:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <vPortSuppressTicksAndSleep+0x68>)
 8000ab2:	6813      	ldr	r3, [r2, #0]
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8000aba:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <vPortSuppressTicksAndSleep+0x70>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	3204      	adds	r2, #4
 8000ac2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000ac4:	b662      	cpsie	i
}
 8000ac6:	bd10      	pop	{r4, pc}
    portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8000ac8:	4a07      	ldr	r2, [pc, #28]	; (8000ae8 <vPortSuppressTicksAndSleep+0x68>)
 8000aca:	6813      	ldr	r3, [r2, #0]
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	6013      	str	r3, [r2, #0]
 8000ad2:	b662      	cpsie	i
 8000ad4:	e7f7      	b.n	8000ac6 <vPortSuppressTicksAndSleep+0x46>
      LpTimerStart( xExpectedIdleTime );
 8000ad6:	4620      	mov	r0, r4
 8000ad8:	f7ff ff70 	bl	80009bc <LpTimerStart>
 8000adc:	e7e2      	b.n	8000aa4 <vPortSuppressTicksAndSleep+0x24>
      ulCompleteTickPeriods = LpGetElapsedTime( );
 8000ade:	f7ff ffa9 	bl	8000a34 <LpGetElapsedTime>
      vTaskStepTick( ulCompleteTickPeriods );
 8000ae2:	f007 fb1f 	bl	8008124 <vTaskStepTick>
 8000ae6:	e7e0      	b.n	8000aaa <vPortSuppressTicksAndSleep+0x2a>
 8000ae8:	e000e010 	.word	0xe000e010
 8000aec:	e000e018 	.word	0xe000e018
 8000af0:	2000097c 	.word	0x2000097c

08000af4 <vPortSetupTimerInterrupt>:
{
 8000af4:	b510      	push	{r4, lr}
  LpTimerInit( );
 8000af6:	f7ff ffb7 	bl	8000a68 <LpTimerInit>
  ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8000afa:	4b0b      	ldr	r3, [pc, #44]	; (8000b28 <vPortSetupTimerInterrupt+0x34>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	490b      	ldr	r1, [pc, #44]	; (8000b2c <vPortSetupTimerInterrupt+0x38>)
 8000b00:	fba1 0202 	umull	r0, r2, r1, r2
 8000b04:	0992      	lsrs	r2, r2, #6
 8000b06:	480a      	ldr	r0, [pc, #40]	; (8000b30 <vPortSetupTimerInterrupt+0x3c>)
 8000b08:	6002      	str	r2, [r0, #0]
  portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000b0a:	4a0a      	ldr	r2, [pc, #40]	; (8000b34 <vPortSetupTimerInterrupt+0x40>)
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	6010      	str	r0, [r2, #0]
  portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000b10:	4c09      	ldr	r4, [pc, #36]	; (8000b38 <vPortSetupTimerInterrupt+0x44>)
 8000b12:	6020      	str	r0, [r4, #0]
  portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	fba1 1303 	umull	r1, r3, r1, r3
 8000b1a:	099b      	lsrs	r3, r3, #6
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	4907      	ldr	r1, [pc, #28]	; (8000b3c <vPortSetupTimerInterrupt+0x48>)
 8000b20:	600b      	str	r3, [r1, #0]
  portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000b22:	2307      	movs	r3, #7
 8000b24:	6013      	str	r3, [r2, #0]
}
 8000b26:	bd10      	pop	{r4, pc}
 8000b28:	20000010 	.word	0x20000010
 8000b2c:	10624dd3 	.word	0x10624dd3
 8000b30:	2000097c 	.word	0x2000097c
 8000b34:	e000e010 	.word	0xe000e010
 8000b38:	e000e018 	.word	0xe000e018
 8000b3c:	e000e014 	.word	0xe000e014

08000b40 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000b40:	b570      	push	{r4, r5, r6, lr}
 8000b42:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b44:	2400      	movs	r4, #0
 8000b46:	9407      	str	r4, [sp, #28]
 8000b48:	9408      	str	r4, [sp, #32]
 8000b4a:	9409      	str	r4, [sp, #36]	; 0x24
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b50:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b52:	f042 0204 	orr.w	r2, r2, #4
 8000b56:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b5a:	f002 0204 	and.w	r2, r2, #4
 8000b5e:	9204      	str	r2, [sp, #16]
  (void)tmpreg;
 8000b60:	9a04      	ldr	r2, [sp, #16]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000b68:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b6c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000b70:	9203      	str	r2, [sp, #12]
  (void)tmpreg;
 8000b72:	9a03      	ldr	r2, [sp, #12]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b76:	f042 0202 	orr.w	r2, r2, #2
 8000b7a:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b7e:	f002 0202 	and.w	r2, r2, #2
 8000b82:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000b84:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b88:	f042 0201 	orr.w	r2, r2, #1
 8000b8c:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b90:	f002 0201 	and.w	r2, r2, #1
 8000b94:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000b96:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b98:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b9a:	f042 0210 	orr.w	r2, r2, #16
 8000b9e:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba2:	f003 0310 	and.w	r3, r3, #16
 8000ba6:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000ba8:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000baa:	2308      	movs	r3, #8
 8000bac:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bae:	2503      	movs	r5, #3
 8000bb0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000bb2:	a905      	add	r1, sp, #20
 8000bb4:	4814      	ldr	r0, [pc, #80]	; (8000c08 <MX_GPIO_Init+0xc8>)
 8000bb6:	f001 ffdd 	bl	8002b74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 PB0 PB1 
                           PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_0|GPIO_PIN_1 
 8000bba:	f240 3333 	movw	r3, #819	; 0x333
 8000bbe:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bc0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bc4:	4e11      	ldr	r6, [pc, #68]	; (8000c0c <MX_GPIO_Init+0xcc>)
 8000bc6:	a905      	add	r1, sp, #20
 8000bc8:	4630      	mov	r0, r6
 8000bca:	f001 ffd3 	bl	8002b74 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 
                           PA5 PA6 PA7 PA8 
                           PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
 8000bce:	f649 13fe 	movw	r3, #39422	; 0x99fe
 8000bd2:	9305      	str	r3, [sp, #20]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bd4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	a905      	add	r1, sp, #20
 8000bda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bde:	f001 ffc9 	bl	8002b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXPANSION_INT_Pin;
 8000be2:	2304      	movs	r3, #4
 8000be4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000be6:	4b0a      	ldr	r3, [pc, #40]	; (8000c10 <MX_GPIO_Init+0xd0>)
 8000be8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(EXPANSION_INT_GPIO_Port, &GPIO_InitStruct);
 8000bec:	a905      	add	r1, sp, #20
 8000bee:	4630      	mov	r0, r6
 8000bf0:	f001 ffc0 	bl	8002b74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bf4:	2310      	movs	r3, #16
 8000bf6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bf8:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000bfc:	a905      	add	r1, sp, #20
 8000bfe:	4805      	ldr	r0, [pc, #20]	; (8000c14 <MX_GPIO_Init+0xd4>)
 8000c00:	f001 ffb8 	bl	8002b74 <HAL_GPIO_Init>

}
 8000c04:	b00a      	add	sp, #40	; 0x28
 8000c06:	bd70      	pop	{r4, r5, r6, pc}
 8000c08:	48001c00 	.word	0x48001c00
 8000c0c:	48000400 	.word	0x48000400
 8000c10:	10110000 	.word	0x10110000
 8000c14:	48001000 	.word	0x48001000

08000c18 <ReadRtcSsrValue>:
static uint32_t ReadRtcSsrValue(void)
{
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000c18:	4a06      	ldr	r2, [pc, #24]	; (8000c34 <ReadRtcSsrValue+0x1c>)
 8000c1a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8000c1c:	b29b      	uxth	r3, r3

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000c1e:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8000c20:	b280      	uxth	r0, r0

  while(first_read != second_read)
 8000c22:	e003      	b.n	8000c2c <ReadRtcSsrValue+0x14>
  {
    first_read = second_read;

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000c24:	4b03      	ldr	r3, [pc, #12]	; (8000c34 <ReadRtcSsrValue+0x1c>)
 8000c26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    first_read = second_read;
 8000c28:	4603      	mov	r3, r0
    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8000c2a:	b290      	uxth	r0, r2
  while(first_read != second_read)
 8000c2c:	4283      	cmp	r3, r0
 8000c2e:	d1f9      	bne.n	8000c24 <ReadRtcSsrValue+0xc>
  }

  return second_read;
}
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	40002800 	.word	0x40002800

08000c38 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8000c38:	b470      	push	{r4, r5, r6}
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8000c3a:	eb01 0341 	add.w	r3, r1, r1, lsl #1
 8000c3e:	00da      	lsls	r2, r3, #3
 8000c40:	4b0c      	ldr	r3, [pc, #48]	; (8000c74 <LinkTimerAfter+0x3c>)
 8000c42:	4413      	add	r3, r2
 8000c44:	7d5b      	ldrb	r3, [r3, #21]
 8000c46:	b2db      	uxtb	r3, r3

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000c48:	2b06      	cmp	r3, #6
 8000c4a:	d005      	beq.n	8000c58 <LinkTimerAfter+0x20>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8000c4c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000c50:	00d4      	lsls	r4, r2, #3
 8000c52:	4a08      	ldr	r2, [pc, #32]	; (8000c74 <LinkTimerAfter+0x3c>)
 8000c54:	4422      	add	r2, r4
 8000c56:	7510      	strb	r0, [r2, #20]
  }
  aTimerContext[TimerID].NextID = next_id;
 8000c58:	4a06      	ldr	r2, [pc, #24]	; (8000c74 <LinkTimerAfter+0x3c>)
 8000c5a:	0044      	lsls	r4, r0, #1
 8000c5c:	1826      	adds	r6, r4, r0
 8000c5e:	00f5      	lsls	r5, r6, #3
 8000c60:	4415      	add	r5, r2
 8000c62:	756b      	strb	r3, [r5, #21]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8000c64:	7529      	strb	r1, [r5, #20]
  aTimerContext[RefTimerID].NextID = TimerID;
 8000c66:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000c6a:	00cb      	lsls	r3, r1, #3
 8000c6c:	441a      	add	r2, r3
 8000c6e:	7550      	strb	r0, [r2, #21]

  return;
}
 8000c70:	bc70      	pop	{r4, r5, r6}
 8000c72:	4770      	bx	lr
 8000c74:	20000068 	.word	0x20000068

08000c78 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8000c78:	b4f0      	push	{r4, r5, r6, r7}
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8000c7a:	4b16      	ldr	r3, [pc, #88]	; (8000cd4 <LinkTimerBefore+0x5c>)
 8000c7c:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d01a      	beq.n	8000cbc <LinkTimerBefore+0x44>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8000c86:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <LinkTimerBefore+0x5c>)
 8000c88:	004a      	lsls	r2, r1, #1
 8000c8a:	1855      	adds	r5, r2, r1
 8000c8c:	00ec      	lsls	r4, r5, #3
 8000c8e:	441c      	add	r4, r3
 8000c90:	7d24      	ldrb	r4, [r4, #20]
 8000c92:	b2e4      	uxtb	r4, r4

    aTimerContext[previous_id].NextID = TimerID;
 8000c94:	eb04 0644 	add.w	r6, r4, r4, lsl #1
 8000c98:	00f5      	lsls	r5, r6, #3
 8000c9a:	441d      	add	r5, r3
 8000c9c:	7568      	strb	r0, [r5, #21]
    aTimerContext[TimerID].NextID = RefTimerID;
 8000c9e:	0045      	lsls	r5, r0, #1
 8000ca0:	182f      	adds	r7, r5, r0
 8000ca2:	00fe      	lsls	r6, r7, #3
 8000ca4:	4637      	mov	r7, r6
 8000ca6:	441e      	add	r6, r3
 8000ca8:	7571      	strb	r1, [r6, #21]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8000caa:	463e      	mov	r6, r7
 8000cac:	441e      	add	r6, r3
 8000cae:	7534      	strb	r4, [r6, #20]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000cb0:	4411      	add	r1, r2
 8000cb2:	00ca      	lsls	r2, r1, #3
 8000cb4:	4413      	add	r3, r2
 8000cb6:	7518      	strb	r0, [r3, #20]
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
}
 8000cb8:	bcf0      	pop	{r4, r5, r6, r7}
 8000cba:	4770      	bx	lr
    aTimerContext[TimerID].NextID = RefTimerID;
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <LinkTimerBefore+0x5c>)
 8000cbe:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8000cc2:	00e2      	lsls	r2, r4, #3
 8000cc4:	441a      	add	r2, r3
 8000cc6:	7551      	strb	r1, [r2, #21]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8000cc8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000ccc:	00ca      	lsls	r2, r1, #3
 8000cce:	4413      	add	r3, r2
 8000cd0:	7518      	strb	r0, [r3, #20]
  return;
 8000cd2:	e7f1      	b.n	8000cb8 <LinkTimerBefore+0x40>
 8000cd4:	20000068 	.word	0x20000068

08000cd8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8000cd8:	b470      	push	{r4, r5, r6}
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8000cda:	4b24      	ldr	r3, [pc, #144]	; (8000d6c <UnlinkTimer+0x94>)
 8000cdc:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	4283      	cmp	r3, r0
 8000ce4:	d02a      	beq.n	8000d3c <UnlinkTimer+0x64>
    PreviousRunningTimerID = CurrentRunningTimerID;
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8000ce6:	4d21      	ldr	r5, [pc, #132]	; (8000d6c <UnlinkTimer+0x94>)
 8000ce8:	0043      	lsls	r3, r0, #1
 8000cea:	4403      	add	r3, r0
 8000cec:	00da      	lsls	r2, r3, #3
 8000cee:	442a      	add	r2, r5
 8000cf0:	7d14      	ldrb	r4, [r2, #20]
    next_id = aTimerContext[TimerID].NextID;
 8000cf2:	7d53      	ldrb	r3, [r2, #21]
 8000cf4:	b2db      	uxtb	r3, r3

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8000cf6:	7d56      	ldrb	r6, [r2, #21]
 8000cf8:	b2f6      	uxtb	r6, r6
 8000cfa:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8000cfe:	00d4      	lsls	r4, r2, #3
 8000d00:	4425      	add	r5, r4
 8000d02:	756e      	strb	r6, [r5, #21]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000d04:	2b06      	cmp	r3, #6
 8000d06:	d00b      	beq.n	8000d20 <UnlinkTimer+0x48>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8000d08:	4a18      	ldr	r2, [pc, #96]	; (8000d6c <UnlinkTimer+0x94>)
 8000d0a:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8000d0e:	00ec      	lsls	r4, r5, #3
 8000d10:	4414      	add	r4, r2
 8000d12:	7d24      	ldrb	r4, [r4, #20]
 8000d14:	b2e4      	uxtb	r4, r4
 8000d16:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000d1a:	00dd      	lsls	r5, r3, #3
 8000d1c:	442a      	add	r2, r5
 8000d1e:	7514      	strb	r4, [r2, #20]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8000d20:	4a12      	ldr	r2, [pc, #72]	; (8000d6c <UnlinkTimer+0x94>)
 8000d22:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000d26:	00c3      	lsls	r3, r0, #3
 8000d28:	4413      	add	r3, r2
 8000d2a:	2001      	movs	r0, #1
 8000d2c:	7318      	strb	r0, [r3, #12]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000d2e:	f892 3090 	ldrb.w	r3, [r2, #144]	; 0x90
 8000d32:	b2db      	uxtb	r3, r3
 8000d34:	2b06      	cmp	r3, #6
 8000d36:	d010      	beq.n	8000d5a <UnlinkTimer+0x82>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
  }

  return;
}
 8000d38:	bc70      	pop	{r4, r5, r6}
 8000d3a:	4770      	bx	lr
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000d3c:	4b0b      	ldr	r3, [pc, #44]	; (8000d6c <UnlinkTimer+0x94>)
 8000d3e:	f893 2090 	ldrb.w	r2, [r3, #144]	; 0x90
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8000d48:	eb00 0440 	add.w	r4, r0, r0, lsl #1
 8000d4c:	00e2      	lsls	r2, r4, #3
 8000d4e:	441a      	add	r2, r3
 8000d50:	7d52      	ldrb	r2, [r2, #21]
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 8000d58:	e7e2      	b.n	8000d20 <UnlinkTimer+0x48>
  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8000d5a:	2900      	cmp	r1, #0
 8000d5c:	d1ec      	bne.n	8000d38 <UnlinkTimer+0x60>
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000d5e:	4613      	mov	r3, r2
 8000d60:	f04f 32ff 	mov.w	r2, #4294967295
 8000d64:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  return;
 8000d68:	e7e6      	b.n	8000d38 <UnlinkTimer+0x60>
 8000d6a:	bf00      	nop
 8000d6c:	20000068 	.word	0x20000068

08000d70 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8000d70:	b508      	push	{r3, lr}
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8000d72:	4b12      	ldr	r3, [pc, #72]	; (8000dbc <ReturnTimeElapsed+0x4c>)
 8000d74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d7c:	d01b      	beq.n	8000db6 <ReturnTimeElapsed+0x46>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8000d7e:	f7ff ff4b 	bl	8000c18 <ReadRtcSsrValue>

    if (SSRValueOnLastSetup >= return_value)
 8000d82:	4b0e      	ldr	r3, [pc, #56]	; (8000dbc <ReturnTimeElapsed+0x4c>)
 8000d84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d88:	4283      	cmp	r3, r0
 8000d8a:	d30c      	bcc.n	8000da6 <ReturnTimeElapsed+0x36>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8000d8c:	4b0b      	ldr	r3, [pc, #44]	; (8000dbc <ReturnTimeElapsed+0x4c>)
 8000d8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000d92:	1a18      	subs	r0, r3, r0

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8000d94:	4b0a      	ldr	r3, [pc, #40]	; (8000dc0 <ReturnTimeElapsed+0x50>)
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	fb00 f003 	mul.w	r0, r0, r3
    return_value = return_value >> WakeupTimerDivider;
 8000d9c:	4b09      	ldr	r3, [pc, #36]	; (8000dc4 <ReturnTimeElapsed+0x54>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	40d8      	lsrs	r0, r3
  {
    return_value = 0;
  }

  return (uint16_t)return_value;
}
 8000da2:	b280      	uxth	r0, r0
 8000da4:	bd08      	pop	{r3, pc}
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <ReturnTimeElapsed+0x58>)
 8000da8:	881b      	ldrh	r3, [r3, #0]
 8000daa:	1a1b      	subs	r3, r3, r0
      return_value = SSRValueOnLastSetup + wrap_counter;
 8000dac:	4a03      	ldr	r2, [pc, #12]	; (8000dbc <ReturnTimeElapsed+0x4c>)
 8000dae:	f8d2 0094 	ldr.w	r0, [r2, #148]	; 0x94
 8000db2:	4418      	add	r0, r3
 8000db4:	e7ee      	b.n	8000d94 <ReturnTimeElapsed+0x24>
    return_value = 0;
 8000db6:	2000      	movs	r0, #0
 8000db8:	e7f3      	b.n	8000da2 <ReturnTimeElapsed+0x32>
 8000dba:	bf00      	nop
 8000dbc:	20000068 	.word	0x20000068
 8000dc0:	20000980 	.word	0x20000980
 8000dc4:	20000986 	.word	0x20000986
 8000dc8:	20000984 	.word	0x20000984

08000dcc <linkTimer>:
{
 8000dcc:	b570      	push	{r4, r5, r6, lr}
  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000dce:	4b34      	ldr	r3, [pc, #208]	; (8000ea0 <linkTimer+0xd4>)
 8000dd0:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8000dd4:	b2db      	uxtb	r3, r3
 8000dd6:	2b06      	cmp	r3, #6
 8000dd8:	d023      	beq.n	8000e22 <linkTimer+0x56>
 8000dda:	4604      	mov	r4, r0
    time_elapsed = ReturnTimeElapsed();
 8000ddc:	f7ff ffc8 	bl	8000d70 <ReturnTimeElapsed>
 8000de0:	4605      	mov	r5, r0
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8000de2:	4b2f      	ldr	r3, [pc, #188]	; (8000ea0 <linkTimer+0xd4>)
 8000de4:	0062      	lsls	r2, r4, #1
 8000de6:	1910      	adds	r0, r2, r4
 8000de8:	00c1      	lsls	r1, r0, #3
 8000dea:	4419      	add	r1, r3
 8000dec:	6888      	ldr	r0, [r1, #8]
 8000dee:	4428      	add	r0, r5
 8000df0:	6088      	str	r0, [r1, #8]
    time_left = aTimerContext[TimerID].CountLeft;
 8000df2:	4422      	add	r2, r4
 8000df4:	00d1      	lsls	r1, r2, #3
 8000df6:	4419      	add	r1, r3
 8000df8:	6888      	ldr	r0, [r1, #8]
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8000dfa:	f893 2090 	ldrb.w	r2, [r3, #144]	; 0x90
 8000dfe:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8000e02:	00d1      	lsls	r1, r2, #3
 8000e04:	440b      	add	r3, r1
 8000e06:	689b      	ldr	r3, [r3, #8]
 8000e08:	4283      	cmp	r3, r0
 8000e0a:	d83a      	bhi.n	8000e82 <linkTimer+0xb6>
      timer_id_lookup = CurrentRunningTimerID;
 8000e0c:	4b24      	ldr	r3, [pc, #144]	; (8000ea0 <linkTimer+0xd4>)
 8000e0e:	f893 1090 	ldrb.w	r1, [r3, #144]	; 0x90
 8000e12:	b2c9      	uxtb	r1, r1
      next_id = aTimerContext[timer_id_lookup].NextID;
 8000e14:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8000e18:	00f2      	lsls	r2, r6, #3
 8000e1a:	4413      	add	r3, r2
 8000e1c:	7d5b      	ldrb	r3, [r3, #21]
 8000e1e:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000e20:	e021      	b.n	8000e66 <linkTimer+0x9a>
    PreviousRunningTimerID = CurrentRunningTimerID;
 8000e22:	4b1f      	ldr	r3, [pc, #124]	; (8000ea0 <linkTimer+0xd4>)
 8000e24:	f893 2090 	ldrb.w	r2, [r3, #144]	; 0x90
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
    CurrentRunningTimerID = TimerID;
 8000e2e:	f883 0090 	strb.w	r0, [r3, #144]	; 0x90
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8000e32:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000e36:	00c2      	lsls	r2, r0, #3
 8000e38:	441a      	add	r2, r3
 8000e3a:	2106      	movs	r1, #6
 8000e3c:	7551      	strb	r1, [r2, #21]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8000e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8000e42:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    time_elapsed = 0;
 8000e46:	2500      	movs	r5, #0
}
 8000e48:	4628      	mov	r0, r5
 8000e4a:	bd70      	pop	{r4, r5, r6, pc}
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8000e4c:	4b14      	ldr	r3, [pc, #80]	; (8000ea0 <linkTimer+0xd4>)
 8000e4e:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000e52:	00ca      	lsls	r2, r1, #3
 8000e54:	441a      	add	r2, r3
 8000e56:	7d51      	ldrb	r1, [r2, #21]
 8000e58:	b2c9      	uxtb	r1, r1
        next_id = aTimerContext[timer_id_lookup].NextID;
 8000e5a:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8000e5e:	00f2      	lsls	r2, r6, #3
 8000e60:	4413      	add	r3, r2
 8000e62:	7d5b      	ldrb	r3, [r3, #21]
 8000e64:	b2db      	uxtb	r3, r3
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8000e66:	2b06      	cmp	r3, #6
 8000e68:	d007      	beq.n	8000e7a <linkTimer+0xae>
 8000e6a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000e6e:	00da      	lsls	r2, r3, #3
 8000e70:	4b0b      	ldr	r3, [pc, #44]	; (8000ea0 <linkTimer+0xd4>)
 8000e72:	4413      	add	r3, r2
 8000e74:	689b      	ldr	r3, [r3, #8]
 8000e76:	4283      	cmp	r3, r0
 8000e78:	d9e8      	bls.n	8000e4c <linkTimer+0x80>
      LinkTimerAfter(TimerID, timer_id_lookup);
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	f7ff fedc 	bl	8000c38 <LinkTimerAfter>
 8000e80:	e7e2      	b.n	8000e48 <linkTimer+0x7c>
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8000e82:	4e07      	ldr	r6, [pc, #28]	; (8000ea0 <linkTimer+0xd4>)
 8000e84:	f896 1090 	ldrb.w	r1, [r6, #144]	; 0x90
 8000e88:	4620      	mov	r0, r4
 8000e8a:	f7ff fef5 	bl	8000c78 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8000e8e:	f896 3090 	ldrb.w	r3, [r6, #144]	; 0x90
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	f886 3091 	strb.w	r3, [r6, #145]	; 0x91
      CurrentRunningTimerID = TimerID;
 8000e98:	f886 4090 	strb.w	r4, [r6, #144]	; 0x90
 8000e9c:	e7d4      	b.n	8000e48 <linkTimer+0x7c>
 8000e9e:	bf00      	nop
 8000ea0:	20000068 	.word	0x20000068

08000ea4 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8000ea4:	b510      	push	{r4, lr}
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8000ea6:	b360      	cbz	r0, 8000f02 <RestartWakeupCounter+0x5e>
 8000ea8:	4604      	mov	r4, r0
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
  }
  else
  {
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000eaa:	2801      	cmp	r0, #1
 8000eac:	d932      	bls.n	8000f14 <RestartWakeupCounter+0x70>
    {
      Value -= 1;
 8000eae:	3c01      	subs	r4, #1
 8000eb0:	b2a4      	uxth	r4, r4
    }

    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8000eb2:	4b1b      	ldr	r3, [pc, #108]	; (8000f20 <RestartWakeupCounter+0x7c>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	68da      	ldr	r2, [r3, #12]
 8000eba:	f012 0f04 	tst.w	r2, #4
 8000ebe:	d0f8      	beq.n	8000eb2 <RestartWakeupCounter+0xe>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8000ec0:	68da      	ldr	r2, [r3, #12]
 8000ec2:	b2d2      	uxtb	r2, r2
 8000ec4:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8000ec8:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8000eca:	4b16      	ldr	r3, [pc, #88]	; (8000f24 <RestartWakeupCounter+0x80>)
 8000ecc:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000ed0:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8000ed2:	2003      	movs	r0, #3
 8000ed4:	f001 fc8e 	bl	80027f4 <HAL_NVIC_ClearPendingIRQ>

    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8000ed8:	4a13      	ldr	r2, [pc, #76]	; (8000f28 <RestartWakeupCounter+0x84>)
 8000eda:	6953      	ldr	r3, [r2, #20]
 8000edc:	0c1b      	lsrs	r3, r3, #16
 8000ede:	041b      	lsls	r3, r3, #16
 8000ee0:	431c      	orrs	r4, r3
 8000ee2:	6154      	str	r4, [r2, #20]

    /**
     * Update the value here after the WUTWF polling that may take some time
     */
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000ee4:	f7ff fe98 	bl	8000c18 <ReadRtcSsrValue>
 8000ee8:	4b10      	ldr	r3, [pc, #64]	; (8000f2c <RestartWakeupCounter+0x88>)
 8000eea:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94

    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 8000eee:	4b0c      	ldr	r3, [pc, #48]	; (8000f20 <RestartWakeupCounter+0x7c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	681a      	ldr	r2, [r3, #0]
 8000ef4:	6893      	ldr	r3, [r2, #8]
 8000ef6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000efa:	6093      	str	r3, [r2, #8]

    HW_TS_RTC_CountUpdated_AppNot();
 8000efc:	f3af 8000 	nop.w
  }

  return ;
}
 8000f00:	bd10      	pop	{r4, pc}
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8000f02:	f7ff fe89 	bl	8000c18 <ReadRtcSsrValue>
 8000f06:	4b09      	ldr	r3, [pc, #36]	; (8000f2c <RestartWakeupCounter+0x88>)
 8000f08:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f001 fc63 	bl	80027d8 <HAL_NVIC_SetPendingIRQ>
 8000f12:	e7f5      	b.n	8000f00 <RestartWakeupCounter+0x5c>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8000f14:	4b06      	ldr	r3, [pc, #24]	; (8000f30 <RestartWakeupCounter+0x8c>)
 8000f16:	781b      	ldrb	r3, [r3, #0]
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d1c8      	bne.n	8000eae <RestartWakeupCounter+0xa>
 8000f1c:	e7c9      	b.n	8000eb2 <RestartWakeupCounter+0xe>
 8000f1e:	bf00      	nop
 8000f20:	20000988 	.word	0x20000988
 8000f24:	58000800 	.word	0x58000800
 8000f28:	40002800 	.word	0x40002800
 8000f2c:	20000068 	.word	0x20000068
 8000f30:	20000986 	.word	0x20000986

08000f34 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8000f34:	b570      	push	{r4, r5, r6, lr}

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8000f36:	4b2f      	ldr	r3, [pc, #188]	; (8000ff4 <RescheduleTimerList+0xc0>)
 8000f38:	689b      	ldr	r3, [r3, #8]
 8000f3a:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8000f3e:	d006      	beq.n	8000f4e <RescheduleTimerList+0x1a>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8000f40:	4b2d      	ldr	r3, [pc, #180]	; (8000ff8 <RescheduleTimerList+0xc4>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	f013 0f04 	tst.w	r3, #4
 8000f4c:	d1f8      	bne.n	8000f40 <RescheduleTimerList+0xc>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8000f4e:	4b2a      	ldr	r3, [pc, #168]	; (8000ff8 <RescheduleTimerList+0xc4>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	6893      	ldr	r3, [r2, #8]
 8000f56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f5a:	6093      	str	r3, [r2, #8]

  localTimerID = CurrentRunningTimerID;
 8000f5c:	4b27      	ldr	r3, [pc, #156]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000f5e:	f893 4090 	ldrb.w	r4, [r3, #144]	; 0x90
 8000f62:	b2e4      	uxtb	r4, r4

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8000f64:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 8000f68:	00ca      	lsls	r2, r1, #3
 8000f6a:	4413      	add	r3, r2
 8000f6c:	689e      	ldr	r6, [r3, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8000f6e:	f7ff feff 	bl	8000d70 <ReturnTimeElapsed>

  if(timecountleft < time_elapsed )
 8000f72:	4605      	mov	r5, r0
 8000f74:	42b0      	cmp	r0, r6
 8000f76:	d905      	bls.n	8000f84 <RescheduleTimerList+0x50>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000f78:	4b20      	ldr	r3, [pc, #128]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
    wakeup_timer_value = 0;
 8000f80:	2000      	movs	r0, #0
 8000f82:	e023      	b.n	8000fcc <RescheduleTimerList+0x98>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8000f84:	4b1e      	ldr	r3, [pc, #120]	; (8001000 <RescheduleTimerList+0xcc>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	4403      	add	r3, r0
 8000f8a:	42b3      	cmp	r3, r6
 8000f8c:	d207      	bcs.n	8000f9e <RescheduleTimerList+0x6a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8000f8e:	4b1c      	ldr	r3, [pc, #112]	; (8001000 <RescheduleTimerList+0xcc>)
 8000f90:	8818      	ldrh	r0, [r3, #0]
 8000f92:	b280      	uxth	r0, r0

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8000f94:	4b19      	ldr	r3, [pc, #100]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8000f9c:	e016      	b.n	8000fcc <RescheduleTimerList+0x98>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8000f9e:	b2b6      	uxth	r6, r6
 8000fa0:	1a30      	subs	r0, r6, r0
 8000fa2:	b280      	uxth	r0, r0
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8000fa4:	4b15      	ldr	r3, [pc, #84]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8000fac:	e00e      	b.n	8000fcc <RescheduleTimerList+0x98>
    {
      aTimerContext[localTimerID].CountLeft = 0;
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8000fae:	0062      	lsls	r2, r4, #1
 8000fb0:	4414      	add	r4, r2
 8000fb2:	00e1      	lsls	r1, r4, #3
 8000fb4:	4a11      	ldr	r2, [pc, #68]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000fb6:	440a      	add	r2, r1
 8000fb8:	6891      	ldr	r1, [r2, #8]
 8000fba:	1b49      	subs	r1, r1, r5
 8000fbc:	6091      	str	r1, [r2, #8]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8000fbe:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000fc2:	00da      	lsls	r2, r3, #3
 8000fc4:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000fc6:	4413      	add	r3, r2
 8000fc8:	7d5c      	ldrb	r4, [r3, #21]
 8000fca:	b2e4      	uxtb	r4, r4
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8000fcc:	2c06      	cmp	r4, #6
 8000fce:	d00d      	beq.n	8000fec <RescheduleTimerList+0xb8>
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8000fd0:	4623      	mov	r3, r4
 8000fd2:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8000fd6:	00d1      	lsls	r1, r2, #3
 8000fd8:	4a08      	ldr	r2, [pc, #32]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000fda:	440a      	add	r2, r1
 8000fdc:	6892      	ldr	r2, [r2, #8]
 8000fde:	4295      	cmp	r5, r2
 8000fe0:	d9e5      	bls.n	8000fae <RescheduleTimerList+0x7a>
      aTimerContext[localTimerID].CountLeft = 0;
 8000fe2:	4a06      	ldr	r2, [pc, #24]	; (8000ffc <RescheduleTimerList+0xc8>)
 8000fe4:	440a      	add	r2, r1
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	6091      	str	r1, [r2, #8]
 8000fea:	e7e8      	b.n	8000fbe <RescheduleTimerList+0x8a>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8000fec:	f7ff ff5a 	bl	8000ea4 <RestartWakeupCounter>

  return ;
}
 8000ff0:	bd70      	pop	{r4, r5, r6, pc}
 8000ff2:	bf00      	nop
 8000ff4:	40002800 	.word	0x40002800
 8000ff8:	20000988 	.word	0x20000988
 8000ffc:	20000068 	.word	0x20000068
 8001000:	20000982 	.word	0x20000982

08001004 <HW_TS_Init>:

  return;
}

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8001004:	b510      	push	{r4, lr}
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8001006:	4b4a      	ldr	r3, [pc, #296]	; (8001130 <HW_TS_Init+0x12c>)
 8001008:	6019      	str	r1, [r3, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 800100a:	680b      	ldr	r3, [r1, #0]
 800100c:	22ca      	movs	r2, #202	; 0xca
 800100e:	625a      	str	r2, [r3, #36]	; 0x24
 8001010:	680b      	ldr	r3, [r1, #0]
 8001012:	2253      	movs	r2, #83	; 0x53
 8001014:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001016:	4c47      	ldr	r4, [pc, #284]	; (8001134 <HW_TS_Init+0x130>)
 8001018:	68a3      	ldr	r3, [r4, #8]
 800101a:	f043 0320 	orr.w	r3, r3, #32
 800101e:	60a3      	str	r3, [r4, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001020:	68a3      	ldr	r3, [r4, #8]
 8001022:	f003 0307 	and.w	r3, r3, #7
 8001026:	f1c3 0304 	rsb	r3, r3, #4
 800102a:	b2d9      	uxtb	r1, r3
 800102c:	4b42      	ldr	r3, [pc, #264]	; (8001138 <HW_TS_Init+0x134>)
 800102e:	7019      	strb	r1, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001030:	6923      	ldr	r3, [r4, #16]
 8001032:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001036:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 800103a:	fa92 f2a2 	rbit	r2, r2
 800103e:	fab2 f282 	clz	r2, r2
 8001042:	40d3      	lsrs	r3, r2
 8001044:	b2db      	uxtb	r3, r3
 8001046:	3301      	adds	r3, #1
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4b3c      	ldr	r3, [pc, #240]	; (800113c <HW_TS_Init+0x138>)
 800104c:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800104e:	6923      	ldr	r3, [r4, #16]
 8001050:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001054:	3301      	adds	r3, #1
 8001056:	4c3a      	ldr	r4, [pc, #232]	; (8001140 <HW_TS_Init+0x13c>)
 8001058:	8023      	strh	r3, [r4, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800105a:	3b01      	subs	r3, #1
 800105c:	fb03 f302 	mul.w	r3, r3, r2
 8001060:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001064:	40cb      	lsrs	r3, r1

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001066:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800106a:	4293      	cmp	r3, r2
 800106c:	d91a      	bls.n	80010a4 <HW_TS_Init+0xa0>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800106e:	4b35      	ldr	r3, [pc, #212]	; (8001144 <HW_TS_Init+0x140>)
 8001070:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001074:	801a      	strh	r2, [r3, #0]
  *         @arg @ref LL_EXTI_LINE_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001076:	4b34      	ldr	r3, [pc, #208]	; (8001148 <HW_TS_Init+0x144>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 800107e:	601a      	str	r2, [r3, #0]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001080:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001084:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001088:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);

  if(TimerInitMode == hw_ts_InitMode_Full)
 800108c:	2800      	cmp	r0, #0
 800108e:	d144      	bne.n	800111a <HW_TS_Init+0x116>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001090:	4b2e      	ldr	r3, [pc, #184]	; (800114c <HW_TS_Init+0x148>)
 8001092:	2201      	movs	r2, #1
 8001094:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001098:	f04f 32ff 	mov.w	r2, #4294967295
 800109c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80010a0:	2300      	movs	r3, #0
 80010a2:	e00c      	b.n	80010be <HW_TS_Init+0xba>
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	4a27      	ldr	r2, [pc, #156]	; (8001144 <HW_TS_Init+0x140>)
 80010a8:	8013      	strh	r3, [r2, #0]
 80010aa:	e7e4      	b.n	8001076 <HW_TS_Init+0x72>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 80010ac:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 80010b0:	00d1      	lsls	r1, r2, #3
 80010b2:	4a26      	ldr	r2, [pc, #152]	; (800114c <HW_TS_Init+0x148>)
 80010b4:	440a      	add	r2, r1
 80010b6:	2100      	movs	r1, #0
 80010b8:	7311      	strb	r1, [r2, #12]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80010ba:	3301      	adds	r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b05      	cmp	r3, #5
 80010c0:	d9f4      	bls.n	80010ac <HW_TS_Init+0xa8>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80010c2:	4b22      	ldr	r3, [pc, #136]	; (800114c <HW_TS_Init+0x148>)
 80010c4:	2206      	movs	r2, #6
 80010c6:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 80010ca:	4c19      	ldr	r4, [pc, #100]	; (8001130 <HW_TS_Init+0x12c>)
 80010cc:	6822      	ldr	r2, [r4, #0]
 80010ce:	6811      	ldr	r1, [r2, #0]
 80010d0:	688b      	ldr	r3, [r1, #8]
 80010d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80010d6:	608b      	str	r3, [r1, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80010d8:	6812      	ldr	r2, [r2, #0]
 80010da:	68d3      	ldr	r3, [r2, #12]
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	f463 6390 	orn	r3, r3, #1152	; 0x480
 80010e2:	60d3      	str	r3, [r2, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <HW_TS_Init+0x144>)
 80010e6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80010ea:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80010ec:	2003      	movs	r0, #3
 80010ee:	f001 fb81 	bl	80027f4 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80010f2:	6823      	ldr	r3, [r4, #0]
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	6893      	ldr	r3, [r2, #8]
 80010f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010fc:	6093      	str	r3, [r2, #8]
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80010fe:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <HW_TS_Init+0x12c>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	22ff      	movs	r2, #255	; 0xff
 8001106:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001108:	2200      	movs	r2, #0
 800110a:	2106      	movs	r1, #6
 800110c:	2003      	movs	r0, #3
 800110e:	f001 fafd 	bl	800270c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001112:	2003      	movs	r0, #3
 8001114:	f001 fb2e 	bl	8002774 <HAL_NVIC_EnableIRQ>

  return;
}
 8001118:	bd10      	pop	{r4, pc}
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 800111a:	4b05      	ldr	r3, [pc, #20]	; (8001130 <HW_TS_Init+0x12c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	68db      	ldr	r3, [r3, #12]
 8001122:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001126:	d0ea      	beq.n	80010fe <HW_TS_Init+0xfa>
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001128:	2003      	movs	r0, #3
 800112a:	f001 fb55 	bl	80027d8 <HAL_NVIC_SetPendingIRQ>
 800112e:	e7e6      	b.n	80010fe <HW_TS_Init+0xfa>
 8001130:	20000988 	.word	0x20000988
 8001134:	40002800 	.word	0x40002800
 8001138:	20000986 	.word	0x20000986
 800113c:	20000980 	.word	0x20000980
 8001140:	20000984 	.word	0x20000984
 8001144:	20000982 	.word	0x20000982
 8001148:	58000800 	.word	0x58000800
 800114c:	20000068 	.word	0x20000068

08001150 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001150:	b5f0      	push	{r4, r5, r6, r7, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001152:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001156:	b672      	cpsid	i
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001158:	2400      	movs	r4, #0
 800115a:	e001      	b.n	8001160 <HW_TS_Create+0x10>
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
  {
    loop++;
 800115c:	3401      	adds	r4, #1
 800115e:	b2e4      	uxtb	r4, r4
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001160:	2c05      	cmp	r4, #5
 8001162:	d807      	bhi.n	8001174 <HW_TS_Create+0x24>
 8001164:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8001168:	00ee      	lsls	r6, r5, #3
 800116a:	4d11      	ldr	r5, [pc, #68]	; (80011b0 <HW_TS_Create+0x60>)
 800116c:	4435      	add	r5, r6
 800116e:	7b2d      	ldrb	r5, [r5, #12]
 8001170:	2d00      	cmp	r5, #0
 8001172:	d1f3      	bne.n	800115c <HW_TS_Create+0xc>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001174:	2c06      	cmp	r4, #6
 8001176:	d016      	beq.n	80011a6 <HW_TS_Create+0x56>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001178:	f8df c034 	ldr.w	ip, [pc, #52]	; 80011b0 <HW_TS_Create+0x60>
 800117c:	0066      	lsls	r6, r4, #1
 800117e:	eb06 0e04 	add.w	lr, r6, r4
 8001182:	ea4f 05ce 	mov.w	r5, lr, lsl #3
 8001186:	4465      	add	r5, ip
 8001188:	f04f 0e01 	mov.w	lr, #1
 800118c:	f885 e00c 	strb.w	lr, [r5, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001190:	f387 8810 	msr	PRIMASK, r7

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001194:	6128      	str	r0, [r5, #16]
    aTimerContext[loop].TimerMode = TimerMode;
 8001196:	736a      	strb	r2, [r5, #13]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001198:	1932      	adds	r2, r6, r4
 800119a:	00d0      	lsls	r0, r2, #3
 800119c:	f84c 3000 	str.w	r3, [ip, r0]
    *pTimerId = loop;
 80011a0:	700c      	strb	r4, [r1, #0]

    localreturnstatus = hw_ts_Successful;
 80011a2:	2000      	movs	r0, #0

    localreturnstatus = hw_ts_Failed;
  }

  return(localreturnstatus);
}
 80011a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a6:	f387 8810 	msr	PRIMASK, r7
    localreturnstatus = hw_ts_Failed;
 80011aa:	2001      	movs	r0, #1
 80011ac:	e7fa      	b.n	80011a4 <HW_TS_Create+0x54>
 80011ae:	bf00      	nop
 80011b0:	20000068 	.word	0x20000068

080011b4 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80011b4:	b538      	push	{r3, r4, r5, lr}
 80011b6:	4604      	mov	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80011b8:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80011bc:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80011be:	2003      	movs	r0, #3
 80011c0:	f001 fae6 	bl	8002790 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80011c4:	4b29      	ldr	r3, [pc, #164]	; (800126c <HW_TS_Stop+0xb8>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	21ca      	movs	r1, #202	; 0xca
 80011cc:	6251      	str	r1, [r2, #36]	; 0x24
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2253      	movs	r2, #83	; 0x53
 80011d2:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 80011d4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80011d8:	00da      	lsls	r2, r3, #3
 80011da:	4b25      	ldr	r3, [pc, #148]	; (8001270 <HW_TS_Stop+0xbc>)
 80011dc:	4413      	add	r3, r2
 80011de:	7b1b      	ldrb	r3, [r3, #12]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	2b02      	cmp	r3, #2
 80011e4:	d00a      	beq.n	80011fc <HW_TS_Stop+0x48>
      RescheduleTimerList();
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <HW_TS_Stop+0xb8>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	22ff      	movs	r2, #255	; 0xff
 80011ee:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80011f0:	2003      	movs	r0, #3
 80011f2:	f001 fabf 	bl	8002774 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80011f6:	f385 8810 	msr	PRIMASK, r5
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 80011fa:	bd38      	pop	{r3, r4, r5, pc}
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80011fc:	2100      	movs	r1, #0
 80011fe:	4620      	mov	r0, r4
 8001200:	f7ff fd6a 	bl	8000cd8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001204:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <HW_TS_Stop+0xbc>)
 8001206:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800120a:	b2db      	uxtb	r3, r3
    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800120c:	2b06      	cmp	r3, #6
 800120e:	d008      	beq.n	8001222 <HW_TS_Stop+0x6e>
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001210:	4a17      	ldr	r2, [pc, #92]	; (8001270 <HW_TS_Stop+0xbc>)
 8001212:	f892 2091 	ldrb.w	r2, [r2, #145]	; 0x91
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	429a      	cmp	r2, r3
 800121a:	d0e4      	beq.n	80011e6 <HW_TS_Stop+0x32>
      RescheduleTimerList();
 800121c:	f7ff fe8a 	bl	8000f34 <RescheduleTimerList>
 8001220:	e7e1      	b.n	80011e6 <HW_TS_Stop+0x32>
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001222:	4b14      	ldr	r3, [pc, #80]	; (8001274 <HW_TS_Stop+0xc0>)
 8001224:	689b      	ldr	r3, [r3, #8]
 8001226:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800122a:	d006      	beq.n	800123a <HW_TS_Stop+0x86>
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HW_TS_Stop+0xb8>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	f013 0f04 	tst.w	r3, #4
 8001238:	d1f8      	bne.n	800122c <HW_TS_Stop+0x78>
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <HW_TS_Stop+0xb8>)
 800123c:	6819      	ldr	r1, [r3, #0]
 800123e:	680a      	ldr	r2, [r1, #0]
 8001240:	6893      	ldr	r3, [r2, #8]
 8001242:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001246:	6093      	str	r3, [r2, #8]
      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001248:	680b      	ldr	r3, [r1, #0]
 800124a:	68da      	ldr	r2, [r3, #12]
 800124c:	f012 0f04 	tst.w	r2, #4
 8001250:	d0fa      	beq.n	8001248 <HW_TS_Stop+0x94>
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001252:	68da      	ldr	r2, [r3, #12]
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800125a:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800125c:	4b06      	ldr	r3, [pc, #24]	; (8001278 <HW_TS_Stop+0xc4>)
 800125e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001262:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001264:	2003      	movs	r0, #3
 8001266:	f001 fac5 	bl	80027f4 <HAL_NVIC_ClearPendingIRQ>
 800126a:	e7bc      	b.n	80011e6 <HW_TS_Stop+0x32>
 800126c:	20000988 	.word	0x20000988
 8001270:	20000068 	.word	0x20000068
 8001274:	40002800 	.word	0x40002800
 8001278:	58000800 	.word	0x58000800

0800127c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800127c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800127e:	4604      	mov	r4, r0
 8001280:	460f      	mov	r7, r1

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001282:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001286:	00da      	lsls	r2, r3, #3
 8001288:	4b21      	ldr	r3, [pc, #132]	; (8001310 <HW_TS_Start+0x94>)
 800128a:	4413      	add	r3, r2
 800128c:	7b1b      	ldrb	r3, [r3, #12]
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d036      	beq.n	8001302 <HW_TS_Start+0x86>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001294:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8001298:	b672      	cpsid	i
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800129a:	2003      	movs	r0, #3
 800129c:	f001 fa78 	bl	8002790 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80012a0:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <HW_TS_Start+0x98>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	21ca      	movs	r1, #202	; 0xca
 80012a8:	6251      	str	r1, [r2, #36]	; 0x24
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2253      	movs	r2, #83	; 0x53
 80012ae:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80012b0:	4d17      	ldr	r5, [pc, #92]	; (8001310 <HW_TS_Start+0x94>)
 80012b2:	0062      	lsls	r2, r4, #1
 80012b4:	4422      	add	r2, r4
 80012b6:	00d3      	lsls	r3, r2, #3
 80012b8:	442b      	add	r3, r5
 80012ba:	2202      	movs	r2, #2
 80012bc:	731a      	strb	r2, [r3, #12]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80012be:	609f      	str	r7, [r3, #8]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80012c0:	605f      	str	r7, [r3, #4]

  time_elapsed =  linkTimer(timer_id);
 80012c2:	4620      	mov	r0, r4
 80012c4:	f7ff fd82 	bl	8000dcc <linkTimer>

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80012c8:	f895 3090 	ldrb.w	r3, [r5, #144]	; 0x90
 80012cc:	b2db      	uxtb	r3, r3

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80012ce:	f895 2091 	ldrb.w	r2, [r5, #145]	; 0x91
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d117      	bne.n	8001308 <HW_TS_Start+0x8c>
  {
    RescheduleTimerList();
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80012d8:	4a0d      	ldr	r2, [pc, #52]	; (8001310 <HW_TS_Start+0x94>)
 80012da:	0063      	lsls	r3, r4, #1
 80012dc:	191d      	adds	r5, r3, r4
 80012de:	00e9      	lsls	r1, r5, #3
 80012e0:	460d      	mov	r5, r1
 80012e2:	4411      	add	r1, r2
 80012e4:	6889      	ldr	r1, [r1, #8]
 80012e6:	1a08      	subs	r0, r1, r0
 80012e8:	442a      	add	r2, r5
 80012ea:	6090      	str	r0, [r2, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 80012ec:	4b09      	ldr	r3, [pc, #36]	; (8001314 <HW_TS_Start+0x98>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	22ff      	movs	r2, #255	; 0xff
 80012f4:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80012f6:	2003      	movs	r0, #3
 80012f8:	f001 fa3c 	bl	8002774 <HAL_NVIC_EnableIRQ>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80012fc:	f386 8810 	msr	PRIMASK, r6
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
}
 8001300:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    HW_TS_Stop( timer_id );
 8001302:	f7ff ff57 	bl	80011b4 <HW_TS_Stop>
 8001306:	e7c5      	b.n	8001294 <HW_TS_Start+0x18>
    RescheduleTimerList();
 8001308:	f7ff fe14 	bl	8000f34 <RescheduleTimerList>
 800130c:	e7ee      	b.n	80012ec <HW_TS_Start+0x70>
 800130e:	bf00      	nop
 8001310:	20000068 	.word	0x20000068
 8001314:	20000988 	.word	0x20000988

08001318 <HW_TS_RTC_ReadLeftTicksToCount>:

uint16_t HW_TS_RTC_ReadLeftTicksToCount(void)
{
 8001318:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800131a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800131e:	b672      	cpsid	i
  uint16_t return_value, auro_reload_value, elapsed_time_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001320:	4b0a      	ldr	r3, [pc, #40]	; (800134c <HW_TS_RTC_ReadLeftTicksToCount+0x34>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001328:	d009      	beq.n	800133e <HW_TS_RTC_ReadLeftTicksToCount+0x26>
  {
    auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT));
 800132a:	4b08      	ldr	r3, [pc, #32]	; (800134c <HW_TS_RTC_ReadLeftTicksToCount+0x34>)
 800132c:	695c      	ldr	r4, [r3, #20]
 800132e:	b2a4      	uxth	r4, r4

    elapsed_time_value = ReturnTimeElapsed();
 8001330:	f7ff fd1e 	bl	8000d70 <ReturnTimeElapsed>

    if(auro_reload_value > elapsed_time_value)
 8001334:	4284      	cmp	r4, r0
 8001336:	d907      	bls.n	8001348 <HW_TS_RTC_ReadLeftTicksToCount+0x30>
    {
      return_value = auro_reload_value - elapsed_time_value;
 8001338:	1a20      	subs	r0, r4, r0
 800133a:	b280      	uxth	r0, r0
 800133c:	e001      	b.n	8001342 <HW_TS_RTC_ReadLeftTicksToCount+0x2a>
      return_value = 0;
    }
  }
  else
  {
    return_value = TIMER_LIST_EMPTY;
 800133e:	f64f 70ff 	movw	r0, #65535	; 0xffff
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001342:	f385 8810 	msr	PRIMASK, r5
  }

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return (return_value);
}
 8001346:	bd38      	pop	{r3, r4, r5, pc}
      return_value = 0;
 8001348:	2000      	movs	r0, #0
 800134a:	e7fa      	b.n	8001342 <HW_TS_RTC_ReadLeftTicksToCount+0x2a>
 800134c:	40002800 	.word	0x40002800

08001350 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
    switch (hw_uart_id)
 8001350:	b100      	cbz	r0, 8001354 <HW_UART_Receive_IT+0x4>
 8001352:	4770      	bx	lr
{
 8001354:	b508      	push	{r3, lr}
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_RX_IT(huart1, USART1);
 8001356:	4804      	ldr	r0, [pc, #16]	; (8001368 <HW_UART_Receive_IT+0x18>)
 8001358:	6003      	str	r3, [r0, #0]
 800135a:	4804      	ldr	r0, [pc, #16]	; (800136c <HW_UART_Receive_IT+0x1c>)
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <HW_UART_Receive_IT+0x20>)
 800135e:	6003      	str	r3, [r0, #0]
 8001360:	f003 fe32 	bl	8004fc8 <HAL_UART_Receive_IT>
        default:
            break;
    }

    return;
}
 8001364:	bd08      	pop	{r3, pc}
 8001366:	bf00      	nop
 8001368:	20004260 	.word	0x20004260
 800136c:	20004358 	.word	0x20004358
 8001370:	40013800 	.word	0x40013800

08001374 <HW_UART_Transmit_IT>:

void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void))
{
    switch (hw_uart_id)
 8001374:	b100      	cbz	r0, 8001378 <HW_UART_Transmit_IT+0x4>
 8001376:	4770      	bx	lr
{
 8001378:	b508      	push	{r3, lr}
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_TX_IT(huart1, USART1);
 800137a:	4804      	ldr	r0, [pc, #16]	; (800138c <HW_UART_Transmit_IT+0x18>)
 800137c:	6003      	str	r3, [r0, #0]
 800137e:	4804      	ldr	r0, [pc, #16]	; (8001390 <HW_UART_Transmit_IT+0x1c>)
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <HW_UART_Transmit_IT+0x20>)
 8001382:	6003      	str	r3, [r0, #0]
 8001384:	f003 fdc4 	bl	8004f10 <HAL_UART_Transmit_IT>
        default:
            break;
    }

    return;
}
 8001388:	bd08      	pop	{r3, pc}
 800138a:	bf00      	nop
 800138c:	20004264 	.word	0x20004264
 8001390:	20004358 	.word	0x20004358
 8001394:	40013800 	.word	0x40013800

08001398 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001398:	b508      	push	{r3, lr}
    switch ((uint32_t)huart->Instance)
 800139a:	6802      	ldr	r2, [r0, #0]
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <HAL_UART_RxCpltCallback+0x14>)
 800139e:	429a      	cmp	r2, r3
 80013a0:	d103      	bne.n	80013aa <HAL_UART_RxCpltCallback+0x12>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 80013a2:	4b03      	ldr	r3, [pc, #12]	; (80013b0 <HAL_UART_RxCpltCallback+0x18>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	b103      	cbz	r3, 80013aa <HAL_UART_RxCpltCallback+0x12>
            {
                HW_huart1RxCb();
 80013a8:	4798      	blx	r3
        default:
            break;
    }

    return;
}
 80013aa:	bd08      	pop	{r3, pc}
 80013ac:	40013800 	.word	0x40013800
 80013b0:	20004260 	.word	0x20004260

080013b4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80013b4:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80013b6:	4812      	ldr	r0, [pc, #72]	; (8001400 <MX_I2C1_Init+0x4c>)
 80013b8:	4b12      	ldr	r3, [pc, #72]	; (8001404 <MX_I2C1_Init+0x50>)
 80013ba:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00E27CAE;
 80013bc:	4b12      	ldr	r3, [pc, #72]	; (8001408 <MX_I2C1_Init+0x54>)
 80013be:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013c0:	2300      	movs	r3, #0
 80013c2:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013c4:	2201      	movs	r2, #1
 80013c6:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c8:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013ca:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013cc:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013ce:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013d0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013d2:	f001 fdb7 	bl	8002f44 <HAL_I2C_Init>
 80013d6:	b950      	cbnz	r0, 80013ee <MX_I2C1_Init+0x3a>
  {
    Error_Handler();
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013d8:	2100      	movs	r1, #0
 80013da:	4809      	ldr	r0, [pc, #36]	; (8001400 <MX_I2C1_Init+0x4c>)
 80013dc:	f001 fee2 	bl	80031a4 <HAL_I2CEx_ConfigAnalogFilter>
 80013e0:	b940      	cbnz	r0, 80013f4 <MX_I2C1_Init+0x40>
  {
    Error_Handler();
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80013e2:	2100      	movs	r1, #0
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <MX_I2C1_Init+0x4c>)
 80013e6:	f001 ff0b 	bl	8003200 <HAL_I2CEx_ConfigDigitalFilter>
 80013ea:	b930      	cbnz	r0, 80013fa <MX_I2C1_Init+0x46>
  {
    Error_Handler();
  }

}
 80013ec:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013ee:	f000 f9cf 	bl	8001790 <Error_Handler>
 80013f2:	e7f1      	b.n	80013d8 <MX_I2C1_Init+0x24>
    Error_Handler();
 80013f4:	f000 f9cc 	bl	8001790 <Error_Handler>
 80013f8:	e7f3      	b.n	80013e2 <MX_I2C1_Init+0x2e>
    Error_Handler();
 80013fa:	f000 f9c9 	bl	8001790 <Error_Handler>
}
 80013fe:	e7f5      	b.n	80013ec <MX_I2C1_Init+0x38>
 8001400:	20004268 	.word	0x20004268
 8001404:	40005400 	.word	0x40005400
 8001408:	00e27cae 	.word	0x00e27cae

0800140c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800140c:	b510      	push	{r4, lr}
 800140e:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001410:	2300      	movs	r3, #0
 8001412:	9303      	str	r3, [sp, #12]
 8001414:	9304      	str	r3, [sp, #16]
 8001416:	9305      	str	r3, [sp, #20]
 8001418:	9306      	str	r3, [sp, #24]
 800141a:	9307      	str	r3, [sp, #28]
  if(i2cHandle->Instance==I2C1)
 800141c:	6802      	ldr	r2, [r0, #0]
 800141e:	4b14      	ldr	r3, [pc, #80]	; (8001470 <HAL_I2C_MspInit+0x64>)
 8001420:	429a      	cmp	r2, r3
 8001422:	d001      	beq.n	8001428 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001424:	b008      	add	sp, #32
 8001426:	bd10      	pop	{r4, pc}
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001428:	f04f 44b0 	mov.w	r4, #1476395008	; 0x58000000
 800142c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800142e:	f043 0301 	orr.w	r3, r3, #1
 8001432:	64e3      	str	r3, [r4, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001434:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 800143c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800143e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001442:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001444:	2312      	movs	r3, #18
 8001446:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001448:	2301      	movs	r3, #1
 800144a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800144c:	2304      	movs	r3, #4
 800144e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001450:	a903      	add	r1, sp, #12
 8001452:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001456:	f001 fb8d 	bl	8002b74 <HAL_GPIO_Init>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800145a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800145c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001460:	65a3      	str	r3, [r4, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001462:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001464:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001468:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800146a:	9b01      	ldr	r3, [sp, #4]
}
 800146c:	e7da      	b.n	8001424 <HAL_I2C_MspInit+0x18>
 800146e:	bf00      	nop
 8001470:	40005400 	.word	0x40005400

08001474 <setup_LP5523>:
{
   uint8_t current[9];
   uint8_t intensity[9];
};

void setup_LP5523(uint8_t ADDR){
 8001474:	b530      	push	{r4, r5, lr}
 8001476:	b08b      	sub	sp, #44	; 0x2c
	uint8_t deviceAddress = ADDR << 1;
 8001478:	0040      	lsls	r0, r0, #1
 800147a:	b2c5      	uxtb	r5, r0
	uint8_t led_PWM[9] = {0};
 800147c:	2300      	movs	r3, #0
 800147e:	9307      	str	r3, [sp, #28]
 8001480:	9308      	str	r3, [sp, #32]
 8001482:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	uint8_t packet;

	// enable chip
	packet = LP5525_CHIP_EN;
 8001486:	2340      	movs	r3, #64	; 0x40
 8001488:	f88d 301b 	strb.w	r3, [sp, #27]
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_EN_CNTRL1_REG, 1, &packet, 1, I2C_TIMEOUT) != HAL_OK);
 800148c:	b2ac      	uxth	r4, r5
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	9302      	str	r3, [sp, #8]
 8001494:	2301      	movs	r3, #1
 8001496:	9301      	str	r3, [sp, #4]
 8001498:	f10d 021b 	add.w	r2, sp, #27
 800149c:	9200      	str	r2, [sp, #0]
 800149e:	2200      	movs	r2, #0
 80014a0:	4621      	mov	r1, r4
 80014a2:	482d      	ldr	r0, [pc, #180]	; (8001558 <setup_LP5523+0xe4>)
 80014a4:	f001 fdac 	bl	8003000 <HAL_I2C_Mem_Write>
 80014a8:	2800      	cmp	r0, #0
 80014aa:	d1ef      	bne.n	800148c <setup_LP5523+0x18>

	// put charge-pump in auto-mode, serial auto increment, internal clock
	packet = CP_MODE_AUTO | EN_AUTO_INC | INT_CLK_EN;
 80014ac:	234f      	movs	r3, #79	; 0x4f
 80014ae:	f88d 301b 	strb.w	r3, [sp, #27]
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_MISC_REG, 1, &packet, 1, I2C_TIMEOUT) != HAL_OK);
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	9302      	str	r3, [sp, #8]
 80014b8:	2301      	movs	r3, #1
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	f10d 021b 	add.w	r2, sp, #27
 80014c0:	9200      	str	r2, [sp, #0]
 80014c2:	2236      	movs	r2, #54	; 0x36
 80014c4:	4621      	mov	r1, r4
 80014c6:	4824      	ldr	r0, [pc, #144]	; (8001558 <setup_LP5523+0xe4>)
 80014c8:	f001 fd9a 	bl	8003000 <HAL_I2C_Mem_Write>
 80014cc:	2800      	cmp	r0, #0
 80014ce:	d1f0      	bne.n	80014b2 <setup_LP5523+0x3e>

	// set PWM level (0 to 255)
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_PWM_REG, 1, led_PWM, 9, I2C_TIMEOUT) != HAL_OK);
 80014d0:	f04f 33ff 	mov.w	r3, #4294967295
 80014d4:	9302      	str	r3, [sp, #8]
 80014d6:	2309      	movs	r3, #9
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	ab07      	add	r3, sp, #28
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2301      	movs	r3, #1
 80014e0:	2216      	movs	r2, #22
 80014e2:	4621      	mov	r1, r4
 80014e4:	481c      	ldr	r0, [pc, #112]	; (8001558 <setup_LP5523+0xe4>)
 80014e6:	f001 fd8b 	bl	8003000 <HAL_I2C_Mem_Write>
 80014ea:	2800      	cmp	r0, #0
 80014ec:	d1f0      	bne.n	80014d0 <setup_LP5523+0x5c>

	// set current control (0 to 25.5 mA) - step size is 100uA
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_CURRENT_CTRL_REG, 1, led_current, 9, I2C_TIMEOUT) != HAL_OK);
 80014ee:	f04f 33ff 	mov.w	r3, #4294967295
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	2309      	movs	r3, #9
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	4b18      	ldr	r3, [pc, #96]	; (800155c <setup_LP5523+0xe8>)
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	2301      	movs	r3, #1
 80014fe:	2226      	movs	r2, #38	; 0x26
 8001500:	4621      	mov	r1, r4
 8001502:	4815      	ldr	r0, [pc, #84]	; (8001558 <setup_LP5523+0xe4>)
 8001504:	f001 fd7c 	bl	8003000 <HAL_I2C_Mem_Write>
 8001508:	2800      	cmp	r0, #0
 800150a:	d1f0      	bne.n	80014ee <setup_LP5523+0x7a>

	// enable logarithmic dimming
	packet = LOG_EN;
 800150c:	2320      	movs	r3, #32
 800150e:	f88d 301b 	strb.w	r3, [sp, #27]
	uint8_t packet_array[9] = {packet,packet,packet,packet,packet,packet,packet,packet,packet};
 8001512:	f88d 3010 	strb.w	r3, [sp, #16]
 8001516:	f88d 3011 	strb.w	r3, [sp, #17]
 800151a:	f88d 3012 	strb.w	r3, [sp, #18]
 800151e:	f88d 3013 	strb.w	r3, [sp, #19]
 8001522:	f88d 3014 	strb.w	r3, [sp, #20]
 8001526:	f88d 3015 	strb.w	r3, [sp, #21]
 800152a:	f88d 3016 	strb.w	r3, [sp, #22]
 800152e:	f88d 3017 	strb.w	r3, [sp, #23]
 8001532:	f88d 3018 	strb.w	r3, [sp, #24]
	while(HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, deviceAddress, LIS3DH_D1_CNTRL_REG, 1, packet_array, 9, I2C_TIMEOUT) != HAL_OK);
 8001536:	f04f 33ff 	mov.w	r3, #4294967295
 800153a:	9302      	str	r3, [sp, #8]
 800153c:	2309      	movs	r3, #9
 800153e:	9301      	str	r3, [sp, #4]
 8001540:	ab04      	add	r3, sp, #16
 8001542:	9300      	str	r3, [sp, #0]
 8001544:	2301      	movs	r3, #1
 8001546:	2206      	movs	r2, #6
 8001548:	4621      	mov	r1, r4
 800154a:	4803      	ldr	r0, [pc, #12]	; (8001558 <setup_LP5523+0xe4>)
 800154c:	f001 fd58 	bl	8003000 <HAL_I2C_Mem_Write>
 8001550:	2800      	cmp	r0, #0
 8001552:	d1f0      	bne.n	8001536 <setup_LP5523+0xc2>

}
 8001554:	b00b      	add	sp, #44	; 0x2c
 8001556:	bd30      	pop	{r4, r5, pc}
 8001558:	20004268 	.word	0x20004268
 800155c:	20000004 	.word	0x20000004

08001560 <FrontLightsSet>:
//
//  return true;
//}


void FrontLightsSet(union ColorComplex *setColors){
 8001560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001562:	b085      	sub	sp, #20
 8001564:	4603      	mov	r3, r0
	memcpy(led_left_PWM, setColors, 9);
 8001566:	f8df c058 	ldr.w	ip, [pc, #88]	; 80015c0 <FrontLightsSet+0x60>
 800156a:	4662      	mov	r2, ip
 800156c:	6800      	ldr	r0, [r0, #0]
 800156e:	6859      	ldr	r1, [r3, #4]
 8001570:	c203      	stmia	r2!, {r0, r1}
 8001572:	7a19      	ldrb	r1, [r3, #8]
 8001574:	7011      	strb	r1, [r2, #0]
	memcpy(led_right_PWM, &(setColors->color[9]), 9);
 8001576:	4d10      	ldr	r5, [pc, #64]	; (80015b8 <FrontLightsSet+0x58>)
 8001578:	462a      	mov	r2, r5
 800157a:	f853 0f09 	ldr.w	r0, [r3, #9]!
 800157e:	6859      	ldr	r1, [r3, #4]
 8001580:	c203      	stmia	r2!, {r0, r1}
 8001582:	7a1b      	ldrb	r3, [r3, #8]
 8001584:	7013      	strb	r3, [r2, #0]
#ifndef DONGLE_CODE
	HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_LEFT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_left_PWM, 9, I2C_TIMEOUT);
 8001586:	4c0d      	ldr	r4, [pc, #52]	; (80015bc <FrontLightsSet+0x5c>)
 8001588:	f04f 37ff 	mov.w	r7, #4294967295
 800158c:	9702      	str	r7, [sp, #8]
 800158e:	2609      	movs	r6, #9
 8001590:	9601      	str	r6, [sp, #4]
 8001592:	f8cd c000 	str.w	ip, [sp]
 8001596:	2301      	movs	r3, #1
 8001598:	2216      	movs	r2, #22
 800159a:	2168      	movs	r1, #104	; 0x68
 800159c:	4620      	mov	r0, r4
 800159e:	f001 fd2f 	bl	8003000 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_right_PWM, 9, I2C_TIMEOUT);
 80015a2:	9702      	str	r7, [sp, #8]
 80015a4:	9601      	str	r6, [sp, #4]
 80015a6:	9500      	str	r5, [sp, #0]
 80015a8:	2301      	movs	r3, #1
 80015aa:	2216      	movs	r2, #22
 80015ac:	216a      	movs	r1, #106	; 0x6a
 80015ae:	4620      	mov	r0, r4
 80015b0:	f001 fd26 	bl	8003000 <HAL_I2C_Mem_Write>
	    	else
	    	{
	    		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
	    	}
#endif
}
 80015b4:	b005      	add	sp, #20
 80015b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015b8:	20000998 	.word	0x20000998
 80015bc:	20004268 	.word	0x20004268
 80015c0:	2000098c 	.word	0x2000098c

080015c4 <ThreadFrontLightsTask>:

void ThreadFrontLightsTask(void *argument)
{
 80015c4:	b570      	push	{r4, r5, r6, lr}
 80015c6:	b086      	sub	sp, #24
#ifndef DONGLE_CODE
	setup_LP5523(LIS3DH_LEFT_ADDRESS);
 80015c8:	2034      	movs	r0, #52	; 0x34
 80015ca:	f7ff ff53 	bl	8001474 <setup_LP5523>
	setup_LP5523(LIS3DH_RIGHT_ADDRESS);
 80015ce:	2035      	movs	r0, #53	; 0x35
 80015d0:	f7ff ff50 	bl	8001474 <setup_LP5523>
 80015d4:	e02d      	b.n	8001632 <ThreadFrontLightsTask+0x6e>

//		// REMOVE BELOW
//		lightsSimpleMessageReceived = 0X00005229;

		for(int i = 0; i<= 8; i++){
			led_left_PWM[i] = (lightsSimpleMessageReceived & 0x01) * 255;
 80015d6:	9b05      	ldr	r3, [sp, #20]
 80015d8:	f343 0000 	sbfx	r0, r3, #0, #1
 80015dc:	491b      	ldr	r1, [pc, #108]	; (800164c <ThreadFrontLightsTask+0x88>)
 80015de:	5488      	strb	r0, [r1, r2]
			lightsSimpleMessageReceived = lightsSimpleMessageReceived >> 1;
 80015e0:	085b      	lsrs	r3, r3, #1
 80015e2:	9305      	str	r3, [sp, #20]
		for(int i = 0; i<= 8; i++){
 80015e4:	3201      	adds	r2, #1
 80015e6:	2a08      	cmp	r2, #8
 80015e8:	ddf5      	ble.n	80015d6 <ThreadFrontLightsTask+0x12>
		}

		for(int i = 0; i<= 8; i++){
 80015ea:	2200      	movs	r2, #0
 80015ec:	e007      	b.n	80015fe <ThreadFrontLightsTask+0x3a>
			led_right_PWM[i] = (lightsSimpleMessageReceived & 0x01) * 255;
 80015ee:	9b05      	ldr	r3, [sp, #20]
 80015f0:	f343 0000 	sbfx	r0, r3, #0, #1
 80015f4:	4916      	ldr	r1, [pc, #88]	; (8001650 <ThreadFrontLightsTask+0x8c>)
 80015f6:	5488      	strb	r0, [r1, r2]
			lightsSimpleMessageReceived = lightsSimpleMessageReceived >> 1;
 80015f8:	085b      	lsrs	r3, r3, #1
 80015fa:	9305      	str	r3, [sp, #20]
		for(int i = 0; i<= 8; i++){
 80015fc:	3201      	adds	r2, #1
 80015fe:	2a08      	cmp	r2, #8
 8001600:	ddf5      	ble.n	80015ee <ThreadFrontLightsTask+0x2a>


		//HAL_I2C_Mem_Write_IT(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_PWM, 9);
		//osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);

		HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_LEFT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_left_PWM, 9, I2C_TIMEOUT);
 8001602:	4c14      	ldr	r4, [pc, #80]	; (8001654 <ThreadFrontLightsTask+0x90>)
 8001604:	f04f 36ff 	mov.w	r6, #4294967295
 8001608:	9602      	str	r6, [sp, #8]
 800160a:	2509      	movs	r5, #9
 800160c:	9501      	str	r5, [sp, #4]
 800160e:	4b0f      	ldr	r3, [pc, #60]	; (800164c <ThreadFrontLightsTask+0x88>)
 8001610:	9300      	str	r3, [sp, #0]
 8001612:	2301      	movs	r3, #1
 8001614:	2216      	movs	r2, #22
 8001616:	2168      	movs	r1, #104	; 0x68
 8001618:	4620      	mov	r0, r4
 800161a:	f001 fcf1 	bl	8003000 <HAL_I2C_Mem_Write>
		HAL_I2C_Mem_Write(I2C_HANDLE_TYPEDEF, LIS3DH_RIGHT_ADDRESS << 1, LIS3DH_D1_PWM_REG, 1, led_right_PWM, 9, I2C_TIMEOUT);
 800161e:	9602      	str	r6, [sp, #8]
 8001620:	9501      	str	r5, [sp, #4]
 8001622:	4b0b      	ldr	r3, [pc, #44]	; (8001650 <ThreadFrontLightsTask+0x8c>)
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	2301      	movs	r3, #1
 8001628:	2216      	movs	r2, #22
 800162a:	216a      	movs	r1, #106	; 0x6a
 800162c:	4620      	mov	r0, r4
 800162e:	f001 fce7 	bl	8003000 <HAL_I2C_Mem_Write>
		lightsSimpleMessageReceived = 0;
 8001632:	2400      	movs	r4, #0
 8001634:	a906      	add	r1, sp, #24
 8001636:	f841 4d04 	str.w	r4, [r1, #-4]!
		osMessageQueueGet(lightsSimpleQueueHandle, &lightsSimpleMessageReceived, 0U, osWaitForever);
 800163a:	f04f 33ff 	mov.w	r3, #4294967295
 800163e:	4622      	mov	r2, r4
 8001640:	4805      	ldr	r0, [pc, #20]	; (8001658 <ThreadFrontLightsTask+0x94>)
 8001642:	6800      	ldr	r0, [r0, #0]
 8001644:	f005 f9d6 	bl	80069f4 <osMessageQueueGet>
		for(int i = 0; i<= 8; i++){
 8001648:	4622      	mov	r2, r4
 800164a:	e7cc      	b.n	80015e6 <ThreadFrontLightsTask+0x22>
 800164c:	2000098c 	.word	0x2000098c
 8001650:	20000998 	.word	0x20000998
 8001654:	20004268 	.word	0x20004268
 8001658:	20004250 	.word	0x20004250

0800165c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800165c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800165e:	b0af      	sub	sp, #188	; 0xbc
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001660:	2248      	movs	r2, #72	; 0x48
 8001662:	2100      	movs	r1, #0
 8001664:	a81c      	add	r0, sp, #112	; 0x70
 8001666:	f009 f9e4 	bl	800aa32 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800166a:	2400      	movs	r4, #0
 800166c:	9415      	str	r4, [sp, #84]	; 0x54
 800166e:	9416      	str	r4, [sp, #88]	; 0x58
 8001670:	9417      	str	r4, [sp, #92]	; 0x5c
 8001672:	9418      	str	r4, [sp, #96]	; 0x60
 8001674:	9419      	str	r4, [sp, #100]	; 0x64
 8001676:	941a      	str	r4, [sp, #104]	; 0x68
 8001678:	941b      	str	r4, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800167a:	2250      	movs	r2, #80	; 0x50
 800167c:	4621      	mov	r1, r4
 800167e:	a801      	add	r0, sp, #4
 8001680:	f009 f9d7 	bl	800aa32 <memset>

  /** Macro to configure the PLL multiplication factor 
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001688:	68da      	ldr	r2, [r3, #12]
 800168a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800168e:	f042 0210 	orr.w	r2, r2, #16
 8001692:	60da      	str	r2, [r3, #12]
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001694:	68da      	ldr	r2, [r3, #12]
 8001696:	f042 0203 	orr.w	r2, r2, #3
 800169a:	60da      	str	r2, [r3, #12]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800169c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80016a0:	f022 0218 	bic.w	r2, r2, #24
 80016a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  /** Configure LSE Drive Capability 
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a8:	4a25      	ldr	r2, [pc, #148]	; (8001740 <SystemClock_Config+0xe4>)
 80016aa:	6813      	ldr	r3, [r2, #0]
 80016ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80016b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016b4:	6013      	str	r3, [r2, #0]
 80016b6:	6813      	ldr	r3, [r2, #0]
 80016b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80016bc:	9300      	str	r3, [sp, #0]
 80016be:	9b00      	ldr	r3, [sp, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80016c0:	230f      	movs	r3, #15
 80016c2:	931c      	str	r3, [sp, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016c8:	931d      	str	r3, [sp, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80016ca:	2701      	movs	r7, #1
 80016cc:	971e      	str	r7, [sp, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016ce:	f44f 7680 	mov.w	r6, #256	; 0x100
 80016d2:	961f      	str	r6, [sp, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016d4:	2340      	movs	r3, #64	; 0x40
 80016d6:	9320      	str	r3, [sp, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80016d8:	2305      	movs	r3, #5
 80016da:	9321      	str	r3, [sp, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016dc:	9427      	str	r4, [sp, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016de:	a81c      	add	r0, sp, #112	; 0x70
 80016e0:	f001 fe4e 	bl	8003380 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80016e4:	236f      	movs	r3, #111	; 0x6f
 80016e6:	9315      	str	r3, [sp, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80016e8:	2502      	movs	r5, #2
 80016ea:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ec:	9417      	str	r4, [sp, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016ee:	9418      	str	r4, [sp, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016f0:	9419      	str	r4, [sp, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80016f2:	941a      	str	r4, [sp, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80016f4:	941b      	str	r4, [sp, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80016f6:	4639      	mov	r1, r7
 80016f8:	a815      	add	r0, sp, #84	; 0x54
 80016fa:	f002 f9cb 	bl	8003a94 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80016fe:	f643 4305 	movw	r3, #15365	; 0x3c05
 8001702:	9301      	str	r3, [sp, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC;
  PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8001704:	2306      	movs	r3, #6
 8001706:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001708:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800170c:	9303      	str	r3, [sp, #12]
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800170e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001712:	9304      	str	r3, [sp, #16]
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001714:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001718:	9305      	str	r3, [sp, #20]
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800171a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800171e:	9306      	str	r3, [sp, #24]
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001720:	9407      	str	r4, [sp, #28]
  PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001722:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001726:	9209      	str	r2, [sp, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001728:	9310      	str	r3, [sp, #64]	; 0x40
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800172a:	9611      	str	r6, [sp, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSI;
 800172c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001730:	9312      	str	r3, [sp, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8001732:	9513      	str	r5, [sp, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8001734:	9414      	str	r4, [sp, #80]	; 0x50

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001736:	a801      	add	r0, sp, #4
 8001738:	f002 fc67 	bl	800400a <HAL_RCCEx_PeriphCLKConfig>
    Error_Handler();
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800173c:	b02f      	add	sp, #188	; 0xbc
 800173e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001740:	58000400 	.word	0x58000400

08001744 <main>:
{
 8001744:	b508      	push	{r3, lr}
  HAL_Init();
 8001746:	f000 fa93 	bl	8001c70 <HAL_Init>
  SystemClock_Config();
 800174a:	f7ff ff87 	bl	800165c <SystemClock_Config>
  MX_GPIO_Init();
 800174e:	f7ff f9f7 	bl	8000b40 <MX_GPIO_Init>
  MX_DMA_Init();
 8001752:	f7ff f911 	bl	8000978 <MX_DMA_Init>
  MX_ADC1_Init();
 8001756:	f7fe fe9d 	bl	8000494 <MX_ADC1_Init>
  MX_RTC_Init();
 800175a:	f000 f81b 	bl	8001794 <MX_RTC_Init>
  MX_TIM2_Init();
 800175e:	f000 f98d 	bl	8001a7c <MX_TIM2_Init>
  MX_RF_Init();
 8001762:	f000 f816 	bl	8001792 <MX_RF_Init>
  MX_USART1_UART_Init();
 8001766:	f000 f9e3 	bl	8001b30 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800176a:	f7ff fe23 	bl	80013b4 <MX_I2C1_Init>
  MX_FREERTOS_Init(); 
 800176e:	f7fe fff9 	bl	8000764 <MX_FREERTOS_Init>
  osKernelStart();
 8001772:	f004 fd59 	bl	8006228 <osKernelStart>
 8001776:	e7fe      	b.n	8001776 <main+0x32>

08001778 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001778:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 800177a:	6802      	ldr	r2, [r0, #0]
 800177c:	4b03      	ldr	r3, [pc, #12]	; (800178c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800177e:	429a      	cmp	r2, r3
 8001780:	d000      	beq.n	8001784 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001782:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001784:	f000 fa8a 	bl	8001c9c <HAL_IncTick>
}
 8001788:	e7fb      	b.n	8001782 <HAL_TIM_PeriodElapsedCallback+0xa>
 800178a:	bf00      	nop
 800178c:	40012c00 	.word	0x40012c00

08001790 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001790:	4770      	bx	lr

08001792 <MX_RF_Init>:

/* RF init function */
void MX_RF_Init(void)
{

}
 8001792:	4770      	bx	lr

08001794 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001794:	b508      	push	{r3, lr}

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001796:	4808      	ldr	r0, [pc, #32]	; (80017b8 <MX_RTC_Init+0x24>)
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <MX_RTC_Init+0x28>)
 800179a:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800179c:	2300      	movs	r3, #0
 800179e:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80017a0:	230f      	movs	r3, #15
 80017a2:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80017a4:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80017a8:	60c3      	str	r3, [r0, #12]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80017aa:	f002 fdef 	bl	800438c <HAL_RTC_Init>
 80017ae:	b900      	cbnz	r0, 80017b2 <MX_RTC_Init+0x1e>
  {
    Error_Handler();
  }

}
 80017b0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80017b2:	f7ff ffed 	bl	8001790 <Error_Handler>
}
 80017b6:	e7fb      	b.n	80017b0 <MX_RTC_Init+0x1c>
 80017b8:	200042b4 	.word	0x200042b4
 80017bc:	40002800 	.word	0x40002800

080017c0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 80017c0:	6802      	ldr	r2, [r0, #0]
 80017c2:	4b06      	ldr	r3, [pc, #24]	; (80017dc <HAL_RTC_MspInit+0x1c>)
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d000      	beq.n	80017ca <HAL_RTC_MspInit+0xa>
    __HAL_RCC_RTC_ENABLE();
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80017c8:	4770      	bx	lr
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80017ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80017ce:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80017d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017da:	e7f5      	b.n	80017c8 <HAL_RTC_MspInit+0x8>
 80017dc:	40002800 	.word	0x40002800

080017e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017e0:	b500      	push	{lr}
 80017e2:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 80017e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80017e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017ea:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80017ee:	651a      	str	r2, [r3, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 80017f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80017f6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80017f8:	9b01      	ldr	r3, [sp, #4]

  __HAL_RCC_HSEM_CLK_ENABLE();

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	210f      	movs	r1, #15
 80017fe:	f06f 0001 	mvn.w	r0, #1
 8001802:	f000 ff83 	bl	800270c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn , 15, 0);
 8001806:	2200      	movs	r2, #0
 8001808:	210f      	movs	r1, #15
 800180a:	202c      	movs	r0, #44	; 0x2c
 800180c:	f000 ff7e 	bl	800270c <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn , 15, 0);
 8001810:	2200      	movs	r2, #0
 8001812:	210f      	movs	r1, #15
 8001814:	202d      	movs	r0, #45	; 0x2d
 8001816:	f000 ff79 	bl	800270c <HAL_NVIC_SetPriority>
  /* USER CODE END MspInit 1 */
}
 800181a:	b003      	add	sp, #12
 800181c:	f85d fb04 	ldr.w	pc, [sp], #4

08001820 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001820:	b500      	push	{lr}
 8001822:	b08b      	sub	sp, #44	; 0x2c
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8001824:	2200      	movs	r2, #0
 8001826:	4601      	mov	r1, r0
 8001828:	2019      	movs	r0, #25
 800182a:	f000 ff6f 	bl	800270c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800182e:	2019      	movs	r0, #25
 8001830:	f000 ffa0 	bl	8002774 <HAL_NVIC_EnableIRQ>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001834:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001838:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800183a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800183e:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001840:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001842:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001846:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001848:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800184a:	a902      	add	r1, sp, #8
 800184c:	a803      	add	r0, sp, #12
 800184e:	f002 fae1 	bl	8003e14 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001852:	f002 facd 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001856:	4b0d      	ldr	r3, [pc, #52]	; (800188c <HAL_InitTick+0x6c>)
 8001858:	fba3 2300 	umull	r2, r3, r3, r0
 800185c:	0c9b      	lsrs	r3, r3, #18
 800185e:	3b01      	subs	r3, #1
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001860:	480b      	ldr	r0, [pc, #44]	; (8001890 <HAL_InitTick+0x70>)
 8001862:	4a0c      	ldr	r2, [pc, #48]	; (8001894 <HAL_InitTick+0x74>)
 8001864:	6002      	str	r2, [r0, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001866:	f240 32e7 	movw	r2, #999	; 0x3e7
 800186a:	60c2      	str	r2, [r0, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800186c:	6043      	str	r3, [r0, #4]
  htim1.Init.ClockDivision = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	6103      	str	r3, [r0, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001872:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001874:	f003 f87a 	bl	800496c <HAL_TIM_Base_Init>
 8001878:	b118      	cbz	r0, 8001882 <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }
  
  /* Return function status */
  return HAL_ERROR;
 800187a:	2001      	movs	r0, #1
}
 800187c:	b00b      	add	sp, #44	; 0x2c
 800187e:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim1);
 8001882:	4803      	ldr	r0, [pc, #12]	; (8001890 <HAL_InitTick+0x70>)
 8001884:	f002 ff52 	bl	800472c <HAL_TIM_Base_Start_IT>
 8001888:	e7f8      	b.n	800187c <HAL_InitTick+0x5c>
 800188a:	bf00      	nop
 800188c:	431bde83 	.word	0x431bde83
 8001890:	200042d8 	.word	0x200042d8
 8001894:	40012c00 	.word	0x40012c00

08001898 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001898:	4770      	bx	lr

0800189a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189a:	e7fe      	b.n	800189a <HardFault_Handler>

0800189c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800189c:	e7fe      	b.n	800189c <MemManage_Handler>

0800189e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800189e:	e7fe      	b.n	800189e <BusFault_Handler>

080018a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018a0:	e7fe      	b.n	80018a0 <UsageFault_Handler>

080018a2 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018a2:	4770      	bx	lr

080018a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018a6:	4802      	ldr	r0, [pc, #8]	; (80018b0 <DMA1_Channel1_IRQHandler+0xc>)
 80018a8:	f001 f902 	bl	8002ab0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018ac:	bd08      	pop	{r3, pc}
 80018ae:	bf00      	nop
 80018b0:	200041d0 	.word	0x200041d0

080018b4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80018b4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80018b6:	4802      	ldr	r0, [pc, #8]	; (80018c0 <TIM1_UP_TIM16_IRQHandler+0xc>)
 80018b8:	f002 ff53 	bl	8004762 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80018bc:	bd08      	pop	{r3, pc}
 80018be:	bf00      	nop
 80018c0:	200042d8 	.word	0x200042d8

080018c4 <IPCC_C1_TX_IRQHandler>:

/* USER CODE BEGIN 1 */
void IPCC_C1_TX_IRQHandler(void)
{
 80018c4:	b508      	push	{r3, lr}
  HW_IPCC_Tx_Handler();
 80018c6:	f008 ffa3 	bl	800a810 <HW_IPCC_Tx_Handler>

  return;
}
 80018ca:	bd08      	pop	{r3, pc}

080018cc <IPCC_C1_RX_IRQHandler>:
void IPCC_C1_RX_IRQHandler(void)
{
 80018cc:	b508      	push	{r3, lr}
  HW_IPCC_Rx_Handler();
 80018ce:	f009 f81b 	bl	800a908 <HW_IPCC_Rx_Handler>
  return;
}
 80018d2:	bd08      	pop	{r3, pc}

080018d4 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 80018d4:	b40c      	push	{r2, r3}
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 80018d6:	b002      	add	sp, #8
 80018d8:	4770      	bx	lr
	...

080018dc <SystemInit>:
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 80018dc:	4b16      	ldr	r3, [pc, #88]	; (8001938 <SystemInit+0x5c>)
 80018de:	2100      	movs	r1, #0
 80018e0:	6099      	str	r1, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 80018e2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80018e6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80018ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80018ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	f042 0201 	orr.w	r2, r2, #1
 80018f8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80018fa:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80018fe:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001900:	6818      	ldr	r0, [r3, #0]
 8001902:	f1a2 62a2 	sub.w	r2, r2, #84934656	; 0x5100000
 8001906:	f2a2 1205 	subw	r2, r2, #261	; 0x105
 800190a:	4002      	ands	r2, r0
 800190c:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800190e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8001912:	f022 0205 	bic.w	r2, r2, #5
 8001916:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800191a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800191e:	f022 0201 	bic.w	r2, r2, #1
 8001922:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001926:	4a05      	ldr	r2, [pc, #20]	; (800193c <SystemInit+0x60>)
 8001928:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800192a:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001932:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001934:	6199      	str	r1, [r3, #24]
}
 8001936:	4770      	bx	lr
 8001938:	e000ed00 	.word	0xe000ed00
 800193c:	22041000 	.word	0x22041000

08001940 <SystemCoreClockUpdate>:
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8001940:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001944:	6813      	ldr	r3, [r2, #0]
 8001946:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800194a:	4929      	ldr	r1, [pc, #164]	; (80019f0 <SystemCoreClockUpdate+0xb0>)
 800194c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001950:	6893      	ldr	r3, [r2, #8]
 8001952:	f003 030c 	and.w	r3, r3, #12
 8001956:	2b0c      	cmp	r3, #12
 8001958:	d846      	bhi.n	80019e8 <SystemCoreClockUpdate+0xa8>
 800195a:	e8df f003 	tbb	[pc, r3]
 800195e:	4507      	.short	0x4507
 8001960:	45174545 	.word	0x45174545
 8001964:	451b4545 	.word	0x451b4545
 8001968:	4545      	.short	0x4545
 800196a:	1f          	.byte	0x1f
 800196b:	00          	.byte	0x00
  {
    case 0x00:   /* MSI used as system clock source */
      SystemCoreClock = msirange;
 800196c:	4b21      	ldr	r3, [pc, #132]	; (80019f4 <SystemCoreClockUpdate+0xb4>)
 800196e:	6019      	str	r1, [r3, #0]
      break;
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001970:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800197a:	4a1f      	ldr	r2, [pc, #124]	; (80019f8 <SystemCoreClockUpdate+0xb8>)
 800197c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 8001980:	4a1c      	ldr	r2, [pc, #112]	; (80019f4 <SystemCoreClockUpdate+0xb4>)
 8001982:	6813      	ldr	r3, [r2, #0]
 8001984:	fbb3 f3f1 	udiv	r3, r3, r1
 8001988:	6013      	str	r3, [r2, #0]

}
 800198a:	4770      	bx	lr
        SystemCoreClock = HSI_VALUE;
 800198c:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <SystemCoreClockUpdate+0xb4>)
 800198e:	4a1b      	ldr	r2, [pc, #108]	; (80019fc <SystemCoreClockUpdate+0xbc>)
 8001990:	601a      	str	r2, [r3, #0]
      break;
 8001992:	e7ed      	b.n	8001970 <SystemCoreClockUpdate+0x30>
      SystemCoreClock = HSE_VALUE;
 8001994:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <SystemCoreClockUpdate+0xb4>)
 8001996:	4a1a      	ldr	r2, [pc, #104]	; (8001a00 <SystemCoreClockUpdate+0xc0>)
 8001998:	601a      	str	r2, [r3, #0]
      break;
 800199a:	e7e9      	b.n	8001970 <SystemCoreClockUpdate+0x30>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800199c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80019a0:	68da      	ldr	r2, [r3, #12]
 80019a2:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80019ac:	3301      	adds	r3, #1
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 80019ae:	2a02      	cmp	r2, #2
 80019b0:	d012      	beq.n	80019d8 <SystemCoreClockUpdate+0x98>
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 80019b2:	2a03      	cmp	r2, #3
 80019b4:	d014      	beq.n	80019e0 <SystemCoreClockUpdate+0xa0>
        pllvco = (msirange / pllm);
 80019b6:	fbb1 f3f3 	udiv	r3, r1, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80019be:	68ca      	ldr	r2, [r1, #12]
 80019c0:	f3c2 2206 	ubfx	r2, r2, #8, #7
 80019c4:	fb03 f302 	mul.w	r3, r3, r2
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80019c8:	68ca      	ldr	r2, [r1, #12]
 80019ca:	0f52      	lsrs	r2, r2, #29
 80019cc:	3201      	adds	r2, #1
      SystemCoreClock = pllvco/pllr;
 80019ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80019d2:	4a08      	ldr	r2, [pc, #32]	; (80019f4 <SystemCoreClockUpdate+0xb4>)
 80019d4:	6013      	str	r3, [r2, #0]
      break;
 80019d6:	e7cb      	b.n	8001970 <SystemCoreClockUpdate+0x30>
        pllvco = (HSI_VALUE / pllm);
 80019d8:	4a08      	ldr	r2, [pc, #32]	; (80019fc <SystemCoreClockUpdate+0xbc>)
 80019da:	fbb2 f3f3 	udiv	r3, r2, r3
 80019de:	e7ec      	b.n	80019ba <SystemCoreClockUpdate+0x7a>
        pllvco = (HSE_VALUE / pllm);
 80019e0:	4a07      	ldr	r2, [pc, #28]	; (8001a00 <SystemCoreClockUpdate+0xc0>)
 80019e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e6:	e7e8      	b.n	80019ba <SystemCoreClockUpdate+0x7a>
      SystemCoreClock = msirange;
 80019e8:	4b02      	ldr	r3, [pc, #8]	; (80019f4 <SystemCoreClockUpdate+0xb4>)
 80019ea:	6019      	str	r1, [r3, #0]
      break;
 80019ec:	e7c0      	b.n	8001970 <SystemCoreClockUpdate+0x30>
 80019ee:	bf00      	nop
 80019f0:	0800abc8 	.word	0x0800abc8
 80019f4:	20000010 	.word	0x20000010
 80019f8:	0800ab68 	.word	0x0800ab68
 80019fc:	00f42400 	.word	0x00f42400
 8001a00:	01e84800 	.word	0x01e84800

08001a04 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8001a04:	6803      	ldr	r3, [r0, #0]
 8001a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a0a:	d000      	beq.n	8001a0e <HAL_TIM_Base_MspInit+0xa>
 8001a0c:	4770      	bx	lr
{
 8001a0e:	b082      	sub	sp, #8
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a14:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001a24:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001a26:	b002      	add	sp, #8
 8001a28:	4770      	bx	lr
	...

08001a2c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001a2c:	b500      	push	{lr}
 8001a2e:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	2300      	movs	r3, #0
 8001a32:	9301      	str	r3, [sp, #4]
 8001a34:	9302      	str	r3, [sp, #8]
 8001a36:	9303      	str	r3, [sp, #12]
 8001a38:	9304      	str	r3, [sp, #16]
 8001a3a:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM2)
 8001a3c:	6803      	ldr	r3, [r0, #0]
 8001a3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a42:	d002      	beq.n	8001a4a <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a44:	b007      	add	sp, #28
 8001a46:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a4e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a50:	f042 0202 	orr.w	r2, r2, #2
 8001a54:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a58:	f003 0302 	and.w	r3, r3, #2
 8001a5c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001a5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a60:	2308      	movs	r3, #8
 8001a62:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a64:	2302      	movs	r3, #2
 8001a66:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a6c:	a901      	add	r1, sp, #4
 8001a6e:	4802      	ldr	r0, [pc, #8]	; (8001a78 <HAL_TIM_MspPostInit+0x4c>)
 8001a70:	f001 f880 	bl	8002b74 <HAL_GPIO_Init>
}
 8001a74:	e7e6      	b.n	8001a44 <HAL_TIM_MspPostInit+0x18>
 8001a76:	bf00      	nop
 8001a78:	48000400 	.word	0x48000400

08001a7c <MX_TIM2_Init>:
{
 8001a7c:	b500      	push	{lr}
 8001a7e:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a80:	2300      	movs	r3, #0
 8001a82:	930a      	str	r3, [sp, #40]	; 0x28
 8001a84:	930b      	str	r3, [sp, #44]	; 0x2c
 8001a86:	930c      	str	r3, [sp, #48]	; 0x30
 8001a88:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a8a:	9307      	str	r3, [sp, #28]
 8001a8c:	9308      	str	r3, [sp, #32]
 8001a8e:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a90:	9300      	str	r3, [sp, #0]
 8001a92:	9301      	str	r3, [sp, #4]
 8001a94:	9302      	str	r3, [sp, #8]
 8001a96:	9303      	str	r3, [sp, #12]
 8001a98:	9304      	str	r3, [sp, #16]
 8001a9a:	9305      	str	r3, [sp, #20]
 8001a9c:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 8001a9e:	4823      	ldr	r0, [pc, #140]	; (8001b2c <MX_TIM2_Init+0xb0>)
 8001aa0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aa4:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 639;
 8001aa6:	f240 227f 	movw	r2, #639	; 0x27f
 8001aaa:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aac:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 9;
 8001aae:	2209      	movs	r2, #9
 8001ab0:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ab2:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab6:	f002 ff59 	bl	800496c <HAL_TIM_Base_Init>
 8001aba:	bb40      	cbnz	r0, 8001b0e <MX_TIM2_Init+0x92>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abc:	a90e      	add	r1, sp, #56	; 0x38
 8001abe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ac2:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac6:	4819      	ldr	r0, [pc, #100]	; (8001b2c <MX_TIM2_Init+0xb0>)
 8001ac8:	f003 f864 	bl	8004b94 <HAL_TIM_ConfigClockSource>
 8001acc:	bb10      	cbnz	r0, 8001b14 <MX_TIM2_Init+0x98>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001ace:	4817      	ldr	r0, [pc, #92]	; (8001b2c <MX_TIM2_Init+0xb0>)
 8001ad0:	f002 ff65 	bl	800499e <HAL_TIM_PWM_Init>
 8001ad4:	bb08      	cbnz	r0, 8001b1a <MX_TIM2_Init+0x9e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ad6:	2320      	movs	r3, #32
 8001ad8:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ada:	2300      	movs	r3, #0
 8001adc:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ade:	a907      	add	r1, sp, #28
 8001ae0:	4812      	ldr	r0, [pc, #72]	; (8001b2c <MX_TIM2_Init+0xb0>)
 8001ae2:	f003 f939 	bl	8004d58 <HAL_TIMEx_MasterConfigSynchronization>
 8001ae6:	b9d8      	cbnz	r0, 8001b20 <MX_TIM2_Init+0xa4>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ae8:	2360      	movs	r3, #96	; 0x60
 8001aea:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 7;
 8001aec:	2307      	movs	r3, #7
 8001aee:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001af0:	2300      	movs	r3, #0
 8001af2:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001af4:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001af6:	2204      	movs	r2, #4
 8001af8:	4669      	mov	r1, sp
 8001afa:	480c      	ldr	r0, [pc, #48]	; (8001b2c <MX_TIM2_Init+0xb0>)
 8001afc:	f002 ffa4 	bl	8004a48 <HAL_TIM_PWM_ConfigChannel>
 8001b00:	b988      	cbnz	r0, 8001b26 <MX_TIM2_Init+0xaa>
  HAL_TIM_MspPostInit(&htim2);
 8001b02:	480a      	ldr	r0, [pc, #40]	; (8001b2c <MX_TIM2_Init+0xb0>)
 8001b04:	f7ff ff92 	bl	8001a2c <HAL_TIM_MspPostInit>
}
 8001b08:	b00f      	add	sp, #60	; 0x3c
 8001b0a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001b0e:	f7ff fe3f 	bl	8001790 <Error_Handler>
 8001b12:	e7d3      	b.n	8001abc <MX_TIM2_Init+0x40>
    Error_Handler();
 8001b14:	f7ff fe3c 	bl	8001790 <Error_Handler>
 8001b18:	e7d9      	b.n	8001ace <MX_TIM2_Init+0x52>
    Error_Handler();
 8001b1a:	f7ff fe39 	bl	8001790 <Error_Handler>
 8001b1e:	e7da      	b.n	8001ad6 <MX_TIM2_Init+0x5a>
    Error_Handler();
 8001b20:	f7ff fe36 	bl	8001790 <Error_Handler>
 8001b24:	e7e0      	b.n	8001ae8 <MX_TIM2_Init+0x6c>
    Error_Handler();
 8001b26:	f7ff fe33 	bl	8001790 <Error_Handler>
 8001b2a:	e7ea      	b.n	8001b02 <MX_TIM2_Init+0x86>
 8001b2c:	20004318 	.word	0x20004318

08001b30 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b30:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8001b32:	4818      	ldr	r0, [pc, #96]	; (8001b94 <MX_USART1_UART_Init+0x64>)
 8001b34:	4b18      	ldr	r3, [pc, #96]	; (8001b98 <MX_USART1_UART_Init+0x68>)
 8001b36:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8001b38:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001b3c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b42:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b44:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b46:	220c      	movs	r2, #12
 8001b48:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b4a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8001b4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b50:	61c2      	str	r2, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b52:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b54:	6243      	str	r3, [r0, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b56:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b58:	f004 fa6d 	bl	8006036 <HAL_UART_Init>
 8001b5c:	b970      	cbnz	r0, 8001b7c <MX_USART1_UART_Init+0x4c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b5e:	2100      	movs	r1, #0
 8001b60:	480c      	ldr	r0, [pc, #48]	; (8001b94 <MX_USART1_UART_Init+0x64>)
 8001b62:	f004 faf4 	bl	800614e <HAL_UARTEx_SetTxFifoThreshold>
 8001b66:	b960      	cbnz	r0, 8001b82 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b68:	2100      	movs	r1, #0
 8001b6a:	480a      	ldr	r0, [pc, #40]	; (8001b94 <MX_USART1_UART_Init+0x64>)
 8001b6c:	f004 fb14 	bl	8006198 <HAL_UARTEx_SetRxFifoThreshold>
 8001b70:	b950      	cbnz	r0, 8001b88 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001b72:	4808      	ldr	r0, [pc, #32]	; (8001b94 <MX_USART1_UART_Init+0x64>)
 8001b74:	f004 facc 	bl	8006110 <HAL_UARTEx_DisableFifoMode>
 8001b78:	b948      	cbnz	r0, 8001b8e <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
  }

}
 8001b7a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001b7c:	f7ff fe08 	bl	8001790 <Error_Handler>
 8001b80:	e7ed      	b.n	8001b5e <MX_USART1_UART_Init+0x2e>
    Error_Handler();
 8001b82:	f7ff fe05 	bl	8001790 <Error_Handler>
 8001b86:	e7ef      	b.n	8001b68 <MX_USART1_UART_Init+0x38>
    Error_Handler();
 8001b88:	f7ff fe02 	bl	8001790 <Error_Handler>
 8001b8c:	e7f1      	b.n	8001b72 <MX_USART1_UART_Init+0x42>
    Error_Handler();
 8001b8e:	f7ff fdff 	bl	8001790 <Error_Handler>
}
 8001b92:	e7f2      	b.n	8001b7a <MX_USART1_UART_Init+0x4a>
 8001b94:	20004358 	.word	0x20004358
 8001b98:	40013800 	.word	0x40013800

08001b9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001b9c:	b500      	push	{lr}
 8001b9e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	9303      	str	r3, [sp, #12]
 8001ba4:	9304      	str	r3, [sp, #16]
 8001ba6:	9305      	str	r3, [sp, #20]
 8001ba8:	9306      	str	r3, [sp, #24]
 8001baa:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART1)
 8001bac:	6802      	ldr	r2, [r0, #0]
 8001bae:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <HAL_UART_MspInit+0x5c>)
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d002      	beq.n	8001bba <HAL_UART_MspInit+0x1e>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001bb4:	b009      	add	sp, #36	; 0x24
 8001bb6:	f85d fb04 	ldr.w	pc, [sp], #4
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bbe:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001bc4:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001bc6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bc8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001bcc:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8001bce:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bd2:	f042 0202 	orr.w	r2, r2, #2
 8001bd6:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8001be0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be2:	23c0      	movs	r3, #192	; 0xc0
 8001be4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bea:	2307      	movs	r3, #7
 8001bec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bee:	a903      	add	r1, sp, #12
 8001bf0:	4802      	ldr	r0, [pc, #8]	; (8001bfc <HAL_UART_MspInit+0x60>)
 8001bf2:	f000 ffbf 	bl	8002b74 <HAL_GPIO_Init>
}
 8001bf6:	e7dd      	b.n	8001bb4 <HAL_UART_MspInit+0x18>
 8001bf8:	40013800 	.word	0x40013800
 8001bfc:	48000400 	.word	0x48000400

08001c00 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001c00:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c02:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c04:	3304      	adds	r3, #4

08001c06 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c06:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c08:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001c0a:	d3f9      	bcc.n	8001c00 <CopyDataInit>
  bx lr
 8001c0c:	4770      	bx	lr

08001c0e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001c0e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001c10:	3004      	adds	r0, #4

08001c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001c12:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001c14:	d3fb      	bcc.n	8001c0e <FillZerobss>
  bx lr
 8001c16:	4770      	bx	lr

08001c18 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c18:	480c      	ldr	r0, [pc, #48]	; (8001c4c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001c1a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001c1c:	480c      	ldr	r0, [pc, #48]	; (8001c50 <LoopForever+0x8>)
 8001c1e:	490d      	ldr	r1, [pc, #52]	; (8001c54 <LoopForever+0xc>)
 8001c20:	4a0d      	ldr	r2, [pc, #52]	; (8001c58 <LoopForever+0x10>)
 8001c22:	2300      	movs	r3, #0
 8001c24:	f7ff ffef 	bl	8001c06 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001c28:	480c      	ldr	r0, [pc, #48]	; (8001c5c <LoopForever+0x14>)
 8001c2a:	490d      	ldr	r1, [pc, #52]	; (8001c60 <LoopForever+0x18>)
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	f7ff fff0 	bl	8001c12 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001c32:	480c      	ldr	r0, [pc, #48]	; (8001c64 <LoopForever+0x1c>)
 8001c34:	490c      	ldr	r1, [pc, #48]	; (8001c68 <LoopForever+0x20>)
 8001c36:	2300      	movs	r3, #0
 8001c38:	f7ff ffeb 	bl	8001c12 <LoopFillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001c3c:	f7ff fe4e 	bl	80018dc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001c40:	f008 fec8 	bl	800a9d4 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001c44:	f7ff fd7e 	bl	8001744 <main>

08001c48 <LoopForever>:

LoopForever:
  b LoopForever
 8001c48:	e7fe      	b.n	8001c48 <LoopForever>
 8001c4a:	0000      	.short	0x0000
  ldr   r0, =_estack
 8001c4c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001c50:	20000004 	.word	0x20000004
 8001c54:	20000068 	.word	0x20000068
 8001c58:	0800ae04 	.word	0x0800ae04
  INIT_BSS _sbss, _ebss
 8001c5c:	20000118 	.word	0x20000118
 8001c60:	200044f0 	.word	0x200044f0
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001c64:	200300c4 	.word	0x200300c4
 8001c68:	20030b5a 	.word	0x20030b5a

08001c6c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c6c:	e7fe      	b.n	8001c6c <ADC1_IRQHandler>
	...

08001c70 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c70:	b510      	push	{r4, lr}
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c72:	4a09      	ldr	r2, [pc, #36]	; (8001c98 <HAL_Init+0x28>)
 8001c74:	6813      	ldr	r3, [r2, #0]
 8001c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c7c:	2003      	movs	r0, #3
 8001c7e:	f000 fd33 	bl	80026e8 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c82:	2000      	movs	r0, #0
 8001c84:	f7ff fdcc 	bl	8001820 <HAL_InitTick>
 8001c88:	b110      	cbz	r0, 8001c90 <HAL_Init+0x20>
  {
    status = HAL_ERROR;
 8001c8a:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	bd10      	pop	{r4, pc}
 8001c90:	4604      	mov	r4, r0
    HAL_MspInit();
 8001c92:	f7ff fda5 	bl	80017e0 <HAL_MspInit>
 8001c96:	e7f9      	b.n	8001c8c <HAL_Init+0x1c>
 8001c98:	58004000 	.word	0x58004000

08001c9c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001c9c:	4a03      	ldr	r2, [pc, #12]	; (8001cac <HAL_IncTick+0x10>)
 8001c9e:	6813      	ldr	r3, [r2, #0]
 8001ca0:	4903      	ldr	r1, [pc, #12]	; (8001cb0 <HAL_IncTick+0x14>)
 8001ca2:	6809      	ldr	r1, [r1, #0]
 8001ca4:	440b      	add	r3, r1
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	200043e4 	.word	0x200043e4
 8001cb0:	20000014 	.word	0x20000014

08001cb4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001cb4:	4b01      	ldr	r3, [pc, #4]	; (8001cbc <HAL_GetTick+0x8>)
 8001cb6:	6818      	ldr	r0, [r3, #0]
}
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	200043e4 	.word	0x200043e4

08001cc0 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 8001cc0:	4b01      	ldr	r3, [pc, #4]	; (8001cc8 <HAL_GetTickPrio+0x8>)
 8001cc2:	6818      	ldr	r0, [r3, #0]
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	20000018 	.word	0x20000018

08001ccc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ccc:	b530      	push	{r4, r5, lr}
 8001cce:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	f000 80de 	beq.w	8001e96 <HAL_ADC_Init+0x1ca>
 8001cda:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cdc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001cde:	b303      	cbz	r3, 8001d22 <HAL_ADC_Init+0x56>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ce0:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ce2:	689a      	ldr	r2, [r3, #8]
 8001ce4:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8001ce8:	d005      	beq.n	8001cf6 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8001cf0:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001cf4:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cf6:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001cf8:	6893      	ldr	r3, [r2, #8]
 8001cfa:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001cfe:	d11d      	bne.n	8001d3c <HAL_ADC_Init+0x70>
  MODIFY_REG(ADCx->CR,
 8001d00:	6893      	ldr	r3, [r2, #8]
 8001d02:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001d06:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d0e:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001d10:	4b62      	ldr	r3, [pc, #392]	; (8001e9c <HAL_ADC_Init+0x1d0>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	099b      	lsrs	r3, r3, #6
 8001d16:	4a62      	ldr	r2, [pc, #392]	; (8001ea0 <HAL_ADC_Init+0x1d4>)
 8001d18:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1c:	099b      	lsrs	r3, r3, #6
 8001d1e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001d20:	e009      	b.n	8001d36 <HAL_ADC_Init+0x6a>
    HAL_ADC_MspInit(hadc);
 8001d22:	f7fe fbfb 	bl	800051c <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001d26:	2300      	movs	r3, #0
 8001d28:	65a3      	str	r3, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8001d2a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8001d2e:	e7d7      	b.n	8001ce0 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8001d30:	9b01      	ldr	r3, [sp, #4]
 8001d32:	3b01      	subs	r3, #1
 8001d34:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001d36:	9b01      	ldr	r3, [sp, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d1f9      	bne.n	8001d30 <HAL_ADC_Init+0x64>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d3c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001d3e:	689a      	ldr	r2, [r3, #8]
 8001d40:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001d44:	d178      	bne.n	8001e38 <HAL_ADC_Init+0x16c>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d46:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001d48:	f042 0210 	orr.w	r2, r2, #16
 8001d4c:	6562      	str	r2, [r4, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d4e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001d50:	f042 0201 	orr.w	r2, r2, #1
 8001d54:	65a2      	str	r2, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001d56:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	f012 0f04 	tst.w	r2, #4
 8001d5e:	d06d      	beq.n	8001e3c <HAL_ADC_Init+0x170>
 8001d60:	2101      	movs	r1, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d62:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001d64:	f012 0f10 	tst.w	r2, #16
 8001d68:	f040 808e 	bne.w	8001e88 <HAL_ADC_Init+0x1bc>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001d6c:	2900      	cmp	r1, #0
 8001d6e:	f040 808b 	bne.w	8001e88 <HAL_ADC_Init+0x1bc>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d72:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001d74:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8001d78:	f042 0202 	orr.w	r2, r2, #2
 8001d7c:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f013 0f01 	tst.w	r3, #1
 8001d84:	d10b      	bne.n	8001d9e <HAL_ADC_Init+0xd2>
 8001d86:	4b47      	ldr	r3, [pc, #284]	; (8001ea4 <HAL_ADC_Init+0x1d8>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f013 0f01 	tst.w	r3, #1
 8001d8e:	d106      	bne.n	8001d9e <HAL_ADC_Init+0xd2>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d90:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001d92:	4945      	ldr	r1, [pc, #276]	; (8001ea8 <HAL_ADC_Init+0x1dc>)
 8001d94:	688a      	ldr	r2, [r1, #8]
 8001d96:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d9e:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8001da0:	6b63      	ldr	r3, [r4, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001da2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 8001da6:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8001da8:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8001daa:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8001dac:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dae:	f894 2020 	ldrb.w	r2, [r4, #32]
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001db6:	2a01      	cmp	r2, #1
 8001db8:	d042      	beq.n	8001e40 <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dba:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001dbc:	b122      	cbz	r2, 8001dc8 <HAL_ADC_Init+0xfc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dbe:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001dc2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001dc4:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dc6:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001dc8:	6821      	ldr	r1, [r4, #0]
 8001dca:	68cd      	ldr	r5, [r1, #12]
 8001dcc:	4a37      	ldr	r2, [pc, #220]	; (8001eac <HAL_ADC_Init+0x1e0>)
 8001dce:	402a      	ands	r2, r5
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	60cb      	str	r3, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001dd4:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001dd6:	689a      	ldr	r2, [r3, #8]
 8001dd8:	f012 0f04 	tst.w	r2, #4
 8001ddc:	d035      	beq.n	8001e4a <HAL_ADC_Init+0x17e>
 8001dde:	2101      	movs	r1, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001de0:	689a      	ldr	r2, [r3, #8]
 8001de2:	f012 0f08 	tst.w	r2, #8
 8001de6:	d032      	beq.n	8001e4e <HAL_ADC_Init+0x182>
 8001de8:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001dea:	b9b1      	cbnz	r1, 8001e1a <HAL_ADC_Init+0x14e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001dec:	b9aa      	cbnz	r2, 8001e1a <HAL_ADC_Init+0x14e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dee:	7e21      	ldrb	r1, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001df0:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8001df4:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001df6:	ea42 3181 	orr.w	r1, r2, r1, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001dfa:	68da      	ldr	r2, [r3, #12]
 8001dfc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001e00:	f022 0202 	bic.w	r2, r2, #2
 8001e04:	430a      	orrs	r2, r1
 8001e06:	60da      	str	r2, [r3, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e08:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001e0c:	2b01      	cmp	r3, #1
 8001e0e:	d020      	beq.n	8001e52 <HAL_ADC_Init+0x186>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e10:	6822      	ldr	r2, [r4, #0]
 8001e12:	6913      	ldr	r3, [r2, #16]
 8001e14:	f023 0301 	bic.w	r3, r3, #1
 8001e18:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e1a:	6923      	ldr	r3, [r4, #16]
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d02a      	beq.n	8001e76 <HAL_ADC_Init+0x1aa>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e20:	6822      	ldr	r2, [r4, #0]
 8001e22:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e24:	f023 030f 	bic.w	r3, r3, #15
 8001e28:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e2c:	f023 0303 	bic.w	r3, r3, #3
 8001e30:	f043 0301 	orr.w	r3, r3, #1
 8001e34:	6563      	str	r3, [r4, #84]	; 0x54
 8001e36:	e02c      	b.n	8001e92 <HAL_ADC_Init+0x1c6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e38:	2000      	movs	r0, #0
 8001e3a:	e78d      	b.n	8001d58 <HAL_ADC_Init+0x8c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	e790      	b.n	8001d62 <HAL_ADC_Init+0x96>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e40:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e42:	3a01      	subs	r2, #1
 8001e44:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001e48:	e7b7      	b.n	8001dba <HAL_ADC_Init+0xee>
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	e7c8      	b.n	8001de0 <HAL_ADC_Init+0x114>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	e7cb      	b.n	8001dea <HAL_ADC_Init+0x11e>
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e52:	6821      	ldr	r1, [r4, #0]
 8001e54:	690b      	ldr	r3, [r1, #16]
 8001e56:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001e5a:	f023 0304 	bic.w	r3, r3, #4
 8001e5e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001e60:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8001e62:	432a      	orrs	r2, r5
 8001e64:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8001e66:	432a      	orrs	r2, r5
 8001e68:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8001e6a:	432a      	orrs	r2, r5
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	610b      	str	r3, [r1, #16]
 8001e74:	e7d1      	b.n	8001e1a <HAL_ADC_Init+0x14e>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e76:	6821      	ldr	r1, [r4, #0]
 8001e78:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8001e7a:	f023 030f 	bic.w	r3, r3, #15
 8001e7e:	69e2      	ldr	r2, [r4, #28]
 8001e80:	3a01      	subs	r2, #1
 8001e82:	4313      	orrs	r3, r2
 8001e84:	630b      	str	r3, [r1, #48]	; 0x30
 8001e86:	e7d0      	b.n	8001e2a <HAL_ADC_Init+0x15e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e88:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e8a:	f043 0310 	orr.w	r3, r3, #16
 8001e8e:	6563      	str	r3, [r4, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001e90:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001e92:	b003      	add	sp, #12
 8001e94:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001e96:	2001      	movs	r0, #1
 8001e98:	e7fb      	b.n	8001e92 <HAL_ADC_Init+0x1c6>
 8001e9a:	bf00      	nop
 8001e9c:	20000010 	.word	0x20000010
 8001ea0:	053e2d63 	.word	0x053e2d63
 8001ea4:	50040000 	.word	0x50040000
 8001ea8:	50040300 	.word	0x50040300
 8001eac:	fff0c007 	.word	0xfff0c007

08001eb0 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001eb0:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001eb2:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001eb4:	f7fe fd50 	bl	8000958 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eb8:	bd08      	pop	{r3, pc}

08001eba <ADC_DMAConvCplt>:
{
 8001eba:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ebc:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001ebe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ec0:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001ec4:	d131      	bne.n	8001f2a <ADC_DMAConvCplt+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ec6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ec8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ecc:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	6811      	ldr	r1, [r2, #0]
 8001ed2:	f011 0f08 	tst.w	r1, #8
 8001ed6:	d014      	beq.n	8001f02 <ADC_DMAConvCplt+0x48>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ed8:	68d1      	ldr	r1, [r2, #12]
 8001eda:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8001ede:	d120      	bne.n	8001f22 <ADC_DMAConvCplt+0x68>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001ee0:	68d2      	ldr	r2, [r2, #12]
 8001ee2:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8001ee6:	d11c      	bne.n	8001f22 <ADC_DMAConvCplt+0x68>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ee8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001eea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001eee:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001ef0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001ef2:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001ef6:	d114      	bne.n	8001f22 <ADC_DMAConvCplt+0x68>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ef8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001efa:	f042 0201 	orr.w	r2, r2, #1
 8001efe:	655a      	str	r2, [r3, #84]	; 0x54
 8001f00:	e00f      	b.n	8001f22 <ADC_DMAConvCplt+0x68>
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8001f02:	68d2      	ldr	r2, [r2, #12]
 8001f04:	f012 0f02 	tst.w	r2, #2
 8001f08:	d10b      	bne.n	8001f22 <ADC_DMAConvCplt+0x68>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f12:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f14:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001f18:	d103      	bne.n	8001f22 <ADC_DMAConvCplt+0x68>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f1a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f1c:	f042 0201 	orr.w	r2, r2, #1
 8001f20:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7fe fd08 	bl	8000938 <HAL_ADC_ConvCpltCallback>
}
 8001f28:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f2c:	f012 0f10 	tst.w	r2, #16
 8001f30:	d103      	bne.n	8001f3a <ADC_DMAConvCplt+0x80>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f36:	4798      	blx	r3
}
 8001f38:	e7f6      	b.n	8001f28 <ADC_DMAConvCplt+0x6e>
      HAL_ADC_ErrorCallback(hadc);
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fcf4 	bl	8000928 <HAL_ADC_ErrorCallback>
 8001f40:	e7f2      	b.n	8001f28 <ADC_DMAConvCplt+0x6e>

08001f42 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001f42:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f44:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f46:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f4c:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001f4e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001f50:	f043 0304 	orr.w	r3, r3, #4
 8001f54:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001f56:	f7fe fce7 	bl	8000928 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001f5a:	bd08      	pop	{r3, pc}

08001f5c <HAL_ADC_ConfigChannel>:
{
 8001f5c:	b4f0      	push	{r4, r5, r6, r7}
 8001f5e:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001f60:	2200      	movs	r2, #0
 8001f62:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001f64:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 8001f68:	2a01      	cmp	r2, #1
 8001f6a:	f000 8204 	beq.w	8002376 <HAL_ADC_ConfigChannel+0x41a>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2201      	movs	r2, #1
 8001f72:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f76:	6806      	ldr	r6, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001f78:	68b0      	ldr	r0, [r6, #8]
 8001f7a:	f010 0f04 	tst.w	r0, #4
 8001f7e:	d00a      	beq.n	8001f96 <HAL_ADC_ConfigChannel+0x3a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001f82:	f042 0220 	orr.w	r2, r2, #32
 8001f86:	655a      	str	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8001f88:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8001f90:	b002      	add	sp, #8
 8001f92:	bcf0      	pop	{r4, r5, r6, r7}
 8001f94:	4770      	bx	lr
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001f96:	684d      	ldr	r5, [r1, #4]
 8001f98:	680c      	ldr	r4, [r1, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001f9a:	3630      	adds	r6, #48	; 0x30
 8001f9c:	0a2a      	lsrs	r2, r5, #8
 8001f9e:	0092      	lsls	r2, r2, #2
 8001fa0:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8001fa4:	58b0      	ldr	r0, [r6, r2]
 8001fa6:	f005 051f 	and.w	r5, r5, #31
 8001faa:	271f      	movs	r7, #31
 8001fac:	40af      	lsls	r7, r5
 8001fae:	ea20 0007 	bic.w	r0, r0, r7
 8001fb2:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8001fb6:	40ac      	lsls	r4, r5
 8001fb8:	4320      	orrs	r0, r4
 8001fba:	50b0      	str	r0, [r6, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001fbc:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fbe:	6890      	ldr	r0, [r2, #8]
 8001fc0:	f010 0f04 	tst.w	r0, #4
 8001fc4:	d06a      	beq.n	800209c <HAL_ADC_ConfigChannel+0x140>
 8001fc6:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001fc8:	6894      	ldr	r4, [r2, #8]
 8001fca:	f014 0f08 	tst.w	r4, #8
 8001fce:	d067      	beq.n	80020a0 <HAL_ADC_ConfigChannel+0x144>
 8001fd0:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001fd2:	bb50      	cbnz	r0, 800202a <HAL_ADC_ConfigChannel+0xce>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001fd4:	bb4c      	cbnz	r4, 800202a <HAL_ADC_ConfigChannel+0xce>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001fd6:	680e      	ldr	r6, [r1, #0]
 8001fd8:	688d      	ldr	r5, [r1, #8]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001fda:	3214      	adds	r2, #20
 8001fdc:	0e70      	lsrs	r0, r6, #25
 8001fde:	0080      	lsls	r0, r0, #2
 8001fe0:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 8001fe4:	5814      	ldr	r4, [r2, r0]
 8001fe6:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8001fea:	2707      	movs	r7, #7
 8001fec:	40b7      	lsls	r7, r6
 8001fee:	ea24 0407 	bic.w	r4, r4, r7
 8001ff2:	40b5      	lsls	r5, r6
 8001ff4:	432c      	orrs	r4, r5
 8001ff6:	5014      	str	r4, [r2, r0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ff8:	694c      	ldr	r4, [r1, #20]
 8001ffa:	6818      	ldr	r0, [r3, #0]
 8001ffc:	68c2      	ldr	r2, [r0, #12]
 8001ffe:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002002:	0052      	lsls	r2, r2, #1
 8002004:	fa04 f202 	lsl.w	r2, r4, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002008:	690d      	ldr	r5, [r1, #16]
 800200a:	2d04      	cmp	r5, #4
 800200c:	d04a      	beq.n	80020a4 <HAL_ADC_ConfigChannel+0x148>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800200e:	680e      	ldr	r6, [r1, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002010:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8002012:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 8002016:	4cb6      	ldr	r4, [pc, #728]	; (80022f0 <HAL_ADC_ConfigChannel+0x394>)
 8002018:	403c      	ands	r4, r7
 800201a:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800201e:	4332      	orrs	r2, r6
 8002020:	4314      	orrs	r4, r2
 8002022:	f044 4400 	orr.w	r4, r4, #2147483648	; 0x80000000
 8002026:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800202a:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800202c:	6882      	ldr	r2, [r0, #8]
 800202e:	f012 0f01 	tst.w	r2, #1
 8002032:	f040 819a 	bne.w	800236a <HAL_ADC_ConfigChannel+0x40e>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002036:	680a      	ldr	r2, [r1, #0]
 8002038:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 800203a:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 800203e:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8002042:	ea24 0406 	bic.w	r4, r4, r6
 8002046:	f005 0618 	and.w	r6, r5, #24
 800204a:	4daa      	ldr	r5, [pc, #680]	; (80022f4 <HAL_ADC_ConfigChannel+0x398>)
 800204c:	40f5      	lsrs	r5, r6
 800204e:	402a      	ands	r2, r5
 8002050:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8002054:	4322      	orrs	r2, r4
 8002056:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800205a:	68c8      	ldr	r0, [r1, #12]
 800205c:	4aa6      	ldr	r2, [pc, #664]	; (80022f8 <HAL_ADC_ConfigChannel+0x39c>)
 800205e:	4290      	cmp	r0, r2
 8002060:	d07b      	beq.n	800215a <HAL_ADC_ConfigChannel+0x1fe>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002062:	680a      	ldr	r2, [r1, #0]
 8002064:	49a5      	ldr	r1, [pc, #660]	; (80022fc <HAL_ADC_ConfigChannel+0x3a0>)
 8002066:	420a      	tst	r2, r1
 8002068:	f000 8181 	beq.w	800236e <HAL_ADC_ConfigChannel+0x412>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800206c:	49a4      	ldr	r1, [pc, #656]	; (8002300 <HAL_ADC_ConfigChannel+0x3a4>)
 800206e:	6889      	ldr	r1, [r1, #8]
 8002070:	f001 74e0 	and.w	r4, r1, #29360128	; 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002074:	48a3      	ldr	r0, [pc, #652]	; (8002304 <HAL_ADC_ConfigChannel+0x3a8>)
 8002076:	6880      	ldr	r0, [r0, #8]
 8002078:	f010 0f01 	tst.w	r0, #1
 800207c:	f040 810b 	bne.w	8002296 <HAL_ADC_ConfigChannel+0x33a>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002080:	48a1      	ldr	r0, [pc, #644]	; (8002308 <HAL_ADC_ConfigChannel+0x3ac>)
 8002082:	4282      	cmp	r2, r0
 8002084:	f000 810d 	beq.w	80022a2 <HAL_ADC_ConfigChannel+0x346>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002088:	48a0      	ldr	r0, [pc, #640]	; (800230c <HAL_ADC_ConfigChannel+0x3b0>)
 800208a:	4282      	cmp	r2, r0
 800208c:	f000 8146 	beq.w	800231c <HAL_ADC_ConfigChannel+0x3c0>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002090:	489f      	ldr	r0, [pc, #636]	; (8002310 <HAL_ADC_ConfigChannel+0x3b4>)
 8002092:	4282      	cmp	r2, r0
 8002094:	f000 8156 	beq.w	8002344 <HAL_ADC_ConfigChannel+0x3e8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002098:	2000      	movs	r0, #0
 800209a:	e776      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800209c:	2000      	movs	r0, #0
 800209e:	e793      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x6c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80020a0:	2400      	movs	r4, #0
 80020a2:	e796      	b.n	8001fd2 <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80020a4:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80020a6:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020a8:	f3c4 6484 	ubfx	r4, r4, #26, #5
 80020ac:	680a      	ldr	r2, [r1, #0]
 80020ae:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80020b2:	bb7d      	cbnz	r5, 8002114 <HAL_ADC_ConfigChannel+0x1b8>
 80020b4:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80020b8:	4294      	cmp	r4, r2
 80020ba:	d030      	beq.n	800211e <HAL_ADC_ConfigChannel+0x1c2>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020bc:	681c      	ldr	r4, [r3, #0]
 80020be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80020c0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80020c2:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80020c6:	680a      	ldr	r2, [r1, #0]
 80020c8:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80020cc:	bb65      	cbnz	r5, 8002128 <HAL_ADC_ConfigChannel+0x1cc>
 80020ce:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80020d2:	4290      	cmp	r0, r2
 80020d4:	d02d      	beq.n	8002132 <HAL_ADC_ConfigChannel+0x1d6>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020d6:	681c      	ldr	r4, [r3, #0]
 80020d8:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80020da:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80020dc:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80020e0:	680a      	ldr	r2, [r1, #0]
 80020e2:	f3c2 0512 	ubfx	r5, r2, #0, #19
 80020e6:	bb4d      	cbnz	r5, 800213c <HAL_ADC_ConfigChannel+0x1e0>
 80020e8:	f3c2 6284 	ubfx	r2, r2, #26, #5
 80020ec:	4290      	cmp	r0, r2
 80020ee:	d02a      	beq.n	8002146 <HAL_ADC_ConfigChannel+0x1ea>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80020f0:	681c      	ldr	r4, [r3, #0]
 80020f2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80020f4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80020f6:	f3c0 6084 	ubfx	r0, r0, #26, #5
 80020fa:	680a      	ldr	r2, [r1, #0]
 80020fc:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002100:	bb35      	cbnz	r5, 8002150 <HAL_ADC_ConfigChannel+0x1f4>
 8002102:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8002106:	4290      	cmp	r0, r2
 8002108:	d18f      	bne.n	800202a <HAL_ADC_ConfigChannel+0xce>
  MODIFY_REG(*preg,
 800210a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800210c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002110:	66e2      	str	r2, [r4, #108]	; 0x6c
 8002112:	e78a      	b.n	800202a <HAL_ADC_ConfigChannel+0xce>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002114:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002118:	fab2 f282 	clz	r2, r2
 800211c:	e7cc      	b.n	80020b8 <HAL_ADC_ConfigChannel+0x15c>
 800211e:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8002120:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002124:	6602      	str	r2, [r0, #96]	; 0x60
 8002126:	e7c9      	b.n	80020bc <HAL_ADC_ConfigChannel+0x160>
 8002128:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800212c:	fab2 f282 	clz	r2, r2
 8002130:	e7cf      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x176>
 8002132:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002134:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002138:	6662      	str	r2, [r4, #100]	; 0x64
 800213a:	e7cc      	b.n	80020d6 <HAL_ADC_ConfigChannel+0x17a>
 800213c:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002140:	fab2 f282 	clz	r2, r2
 8002144:	e7d2      	b.n	80020ec <HAL_ADC_ConfigChannel+0x190>
 8002146:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8002148:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800214c:	66a2      	str	r2, [r4, #104]	; 0x68
 800214e:	e7cf      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x194>
 8002150:	fa92 f2a2 	rbit	r2, r2
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002154:	fab2 f282 	clz	r2, r2
 8002158:	e7d5      	b.n	8002106 <HAL_ADC_ConfigChannel+0x1aa>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800215a:	681d      	ldr	r5, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800215c:	680a      	ldr	r2, [r1, #0]
 800215e:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8002162:	bb96      	cbnz	r6, 80021ca <HAL_ADC_ConfigChannel+0x26e>
 8002164:	0e90      	lsrs	r0, r2, #26
 8002166:	3001      	adds	r0, #1
 8002168:	f000 001f 	and.w	r0, r0, #31
 800216c:	2809      	cmp	r0, #9
 800216e:	bf8c      	ite	hi
 8002170:	2000      	movhi	r0, #0
 8002172:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002174:	2800      	cmp	r0, #0
 8002176:	d052      	beq.n	800221e <HAL_ADC_ConfigChannel+0x2c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002178:	bb9e      	cbnz	r6, 80021e2 <HAL_ADC_ConfigChannel+0x286>
 800217a:	0e94      	lsrs	r4, r2, #26
 800217c:	3401      	adds	r4, #1
 800217e:	06a4      	lsls	r4, r4, #26
 8002180:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8002184:	bbb6      	cbnz	r6, 80021f4 <HAL_ADC_ConfigChannel+0x298>
 8002186:	0e90      	lsrs	r0, r2, #26
 8002188:	3001      	adds	r0, #1
 800218a:	f000 071f 	and.w	r7, r0, #31
 800218e:	2001      	movs	r0, #1
 8002190:	40b8      	lsls	r0, r7
 8002192:	4304      	orrs	r4, r0
 8002194:	bbc6      	cbnz	r6, 8002208 <HAL_ADC_ConfigChannel+0x2ac>
 8002196:	0e92      	lsrs	r2, r2, #26
 8002198:	3201      	adds	r2, #1
 800219a:	f002 021f 	and.w	r2, r2, #31
 800219e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80021a2:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a4:	4322      	orrs	r2, r4
 80021a6:	688c      	ldr	r4, [r1, #8]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80021a8:	3514      	adds	r5, #20
 80021aa:	0e50      	lsrs	r0, r2, #25
 80021ac:	0080      	lsls	r0, r0, #2
 80021ae:	f000 0004 	and.w	r0, r0, #4
  MODIFY_REG(*preg,
 80021b2:	582e      	ldr	r6, [r5, r0]
 80021b4:	f3c2 5204 	ubfx	r2, r2, #20, #5
 80021b8:	2707      	movs	r7, #7
 80021ba:	4097      	lsls	r7, r2
 80021bc:	ea26 0607 	bic.w	r6, r6, r7
 80021c0:	fa04 f202 	lsl.w	r2, r4, r2
 80021c4:	4332      	orrs	r2, r6
 80021c6:	502a      	str	r2, [r5, r0]
 80021c8:	e74b      	b.n	8002062 <HAL_ADC_ConfigChannel+0x106>
 80021ca:	fa92 f0a2 	rbit	r0, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80021ce:	fab0 f080 	clz	r0, r0
 80021d2:	3001      	adds	r0, #1
 80021d4:	f000 001f 	and.w	r0, r0, #31
 80021d8:	2809      	cmp	r0, #9
 80021da:	bf8c      	ite	hi
 80021dc:	2000      	movhi	r0, #0
 80021de:	2001      	movls	r0, #1
 80021e0:	e7c8      	b.n	8002174 <HAL_ADC_ConfigChannel+0x218>
 80021e2:	fa92 f4a2 	rbit	r4, r2
 80021e6:	fab4 f484 	clz	r4, r4
 80021ea:	3401      	adds	r4, #1
 80021ec:	06a4      	lsls	r4, r4, #26
 80021ee:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80021f2:	e7c7      	b.n	8002184 <HAL_ADC_ConfigChannel+0x228>
 80021f4:	fa92 f0a2 	rbit	r0, r2
 80021f8:	fab0 f080 	clz	r0, r0
 80021fc:	3001      	adds	r0, #1
 80021fe:	f000 071f 	and.w	r7, r0, #31
 8002202:	2001      	movs	r0, #1
 8002204:	40b8      	lsls	r0, r7
 8002206:	e7c4      	b.n	8002192 <HAL_ADC_ConfigChannel+0x236>
 8002208:	fa92 f2a2 	rbit	r2, r2
 800220c:	fab2 f282 	clz	r2, r2
 8002210:	3201      	adds	r2, #1
 8002212:	f002 021f 	and.w	r2, r2, #31
 8002216:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800221a:	0512      	lsls	r2, r2, #20
 800221c:	e7c2      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x248>
 800221e:	b9ce      	cbnz	r6, 8002254 <HAL_ADC_ConfigChannel+0x2f8>
 8002220:	0e94      	lsrs	r4, r2, #26
 8002222:	3401      	adds	r4, #1
 8002224:	06a4      	lsls	r4, r4, #26
 8002226:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 800222a:	b9e6      	cbnz	r6, 8002266 <HAL_ADC_ConfigChannel+0x30a>
 800222c:	0e90      	lsrs	r0, r2, #26
 800222e:	3001      	adds	r0, #1
 8002230:	f000 071f 	and.w	r7, r0, #31
 8002234:	2001      	movs	r0, #1
 8002236:	40b8      	lsls	r0, r7
 8002238:	4304      	orrs	r4, r0
 800223a:	b9f6      	cbnz	r6, 800227a <HAL_ADC_ConfigChannel+0x31e>
 800223c:	0e90      	lsrs	r0, r2, #26
 800223e:	3001      	adds	r0, #1
 8002240:	f000 001f 	and.w	r0, r0, #31
 8002244:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 8002248:	3a1e      	subs	r2, #30
 800224a:	0512      	lsls	r2, r2, #20
 800224c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002250:	4322      	orrs	r2, r4
 8002252:	e7a8      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x24a>
 8002254:	fa92 f4a2 	rbit	r4, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002258:	fab4 f484 	clz	r4, r4
 800225c:	3401      	adds	r4, #1
 800225e:	06a4      	lsls	r4, r4, #26
 8002260:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8002264:	e7e1      	b.n	800222a <HAL_ADC_ConfigChannel+0x2ce>
 8002266:	fa92 f0a2 	rbit	r0, r2
 800226a:	fab0 f080 	clz	r0, r0
 800226e:	3001      	adds	r0, #1
 8002270:	f000 071f 	and.w	r7, r0, #31
 8002274:	2001      	movs	r0, #1
 8002276:	40b8      	lsls	r0, r7
 8002278:	e7de      	b.n	8002238 <HAL_ADC_ConfigChannel+0x2dc>
 800227a:	fa92 f0a2 	rbit	r0, r2
 800227e:	fab0 f080 	clz	r0, r0
 8002282:	3001      	adds	r0, #1
 8002284:	f000 001f 	and.w	r0, r0, #31
 8002288:	eb00 0240 	add.w	r2, r0, r0, lsl #1
 800228c:	3a1e      	subs	r2, #30
 800228e:	0512      	lsls	r2, r2, #20
 8002290:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8002294:	e7dc      	b.n	8002250 <HAL_ADC_ConfigChannel+0x2f4>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002296:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002298:	f042 0220 	orr.w	r2, r2, #32
 800229c:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 800229e:	2001      	movs	r0, #1
 80022a0:	e673      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022a2:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 80022a6:	f47f aeef 	bne.w	8002088 <HAL_ADC_ConfigChannel+0x12c>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022aa:	6819      	ldr	r1, [r3, #0]
 80022ac:	4a15      	ldr	r2, [pc, #84]	; (8002304 <HAL_ADC_ConfigChannel+0x3a8>)
 80022ae:	4291      	cmp	r1, r2
 80022b0:	d001      	beq.n	80022b6 <HAL_ADC_ConfigChannel+0x35a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b2:	2000      	movs	r0, #0
 80022b4:	e669      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80022b6:	f444 0200 	orr.w	r2, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022ba:	4811      	ldr	r0, [pc, #68]	; (8002300 <HAL_ADC_ConfigChannel+0x3a4>)
 80022bc:	6881      	ldr	r1, [r0, #8]
 80022be:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 80022c2:	430a      	orrs	r2, r1
 80022c4:	6082      	str	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80022c6:	4a13      	ldr	r2, [pc, #76]	; (8002314 <HAL_ADC_ConfigChannel+0x3b8>)
 80022c8:	6812      	ldr	r2, [r2, #0]
 80022ca:	0992      	lsrs	r2, r2, #6
 80022cc:	4912      	ldr	r1, [pc, #72]	; (8002318 <HAL_ADC_ConfigChannel+0x3bc>)
 80022ce:	fba1 1202 	umull	r1, r2, r1, r2
 80022d2:	0992      	lsrs	r2, r2, #6
 80022d4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80022d8:	0091      	lsls	r1, r2, #2
 80022da:	9101      	str	r1, [sp, #4]
              while(wait_loop_index != 0UL)
 80022dc:	e002      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x388>
                wait_loop_index--;
 80022de:	9a01      	ldr	r2, [sp, #4]
 80022e0:	3a01      	subs	r2, #1
 80022e2:	9201      	str	r2, [sp, #4]
              while(wait_loop_index != 0UL)
 80022e4:	9a01      	ldr	r2, [sp, #4]
 80022e6:	2a00      	cmp	r2, #0
 80022e8:	d1f9      	bne.n	80022de <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ea:	2000      	movs	r0, #0
 80022ec:	e64d      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
 80022ee:	bf00      	nop
 80022f0:	03fff000 	.word	0x03fff000
 80022f4:	0007ffff 	.word	0x0007ffff
 80022f8:	407f0000 	.word	0x407f0000
 80022fc:	80080000 	.word	0x80080000
 8002300:	50040300 	.word	0x50040300
 8002304:	50040000 	.word	0x50040000
 8002308:	c7520000 	.word	0xc7520000
 800230c:	cb840000 	.word	0xcb840000
 8002310:	80000001 	.word	0x80000001
 8002314:	20000010 	.word	0x20000010
 8002318:	053e2d63 	.word	0x053e2d63
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800231c:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8002320:	f47f aeb6 	bne.w	8002090 <HAL_ADC_ConfigChannel+0x134>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002324:	6819      	ldr	r1, [r3, #0]
 8002326:	4a15      	ldr	r2, [pc, #84]	; (800237c <HAL_ADC_ConfigChannel+0x420>)
 8002328:	4291      	cmp	r1, r2
 800232a:	d001      	beq.n	8002330 <HAL_ADC_ConfigChannel+0x3d4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800232c:	2000      	movs	r0, #0
 800232e:	e62c      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002330:	f044 7280 	orr.w	r2, r4, #16777216	; 0x1000000
 8002334:	4812      	ldr	r0, [pc, #72]	; (8002380 <HAL_ADC_ConfigChannel+0x424>)
 8002336:	6881      	ldr	r1, [r0, #8]
 8002338:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800233c:	430a      	orrs	r2, r1
 800233e:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002340:	2000      	movs	r0, #0
 8002342:	e622      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002344:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8002348:	d113      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x416>
            if (ADC_VREFINT_INSTANCE(hadc))
 800234a:	6819      	ldr	r1, [r3, #0]
 800234c:	4a0b      	ldr	r2, [pc, #44]	; (800237c <HAL_ADC_ConfigChannel+0x420>)
 800234e:	4291      	cmp	r1, r2
 8002350:	d001      	beq.n	8002356 <HAL_ADC_ConfigChannel+0x3fa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002352:	2000      	movs	r0, #0
 8002354:	e619      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002356:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
 800235a:	4809      	ldr	r0, [pc, #36]	; (8002380 <HAL_ADC_ConfigChannel+0x424>)
 800235c:	6881      	ldr	r1, [r0, #8]
 800235e:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8002362:	430a      	orrs	r2, r1
 8002364:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002366:	2000      	movs	r0, #0
 8002368:	e60f      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
 800236a:	2000      	movs	r0, #0
 800236c:	e60d      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
 800236e:	2000      	movs	r0, #0
 8002370:	e60b      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
 8002372:	2000      	movs	r0, #0
 8002374:	e609      	b.n	8001f8a <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8002376:	2002      	movs	r0, #2
 8002378:	e60a      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x34>
 800237a:	bf00      	nop
 800237c:	50040000 	.word	0x50040000
 8002380:	50040300 	.word	0x50040300

08002384 <ADC_ConversionStop>:
{
 8002384:	b570      	push	{r4, r5, r6, lr}
 8002386:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002388:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800238a:	689a      	ldr	r2, [r3, #8]
 800238c:	f012 0f04 	tst.w	r2, #4
 8002390:	d052      	beq.n	8002438 <ADC_ConversionStop+0xb4>
 8002392:	2001      	movs	r0, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002394:	689a      	ldr	r2, [r3, #8]
 8002396:	f012 0f08 	tst.w	r2, #8
 800239a:	d04f      	beq.n	800243c <ADC_ConversionStop+0xb8>
 800239c:	2201      	movs	r2, #1
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800239e:	b908      	cbnz	r0, 80023a4 <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80023a0:	2a00      	cmp	r2, #0
 80023a2:	d06b      	beq.n	800247c <ADC_ConversionStop+0xf8>
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80023a4:	68da      	ldr	r2, [r3, #12]
 80023a6:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80023aa:	d004      	beq.n	80023b6 <ADC_ConversionStop+0x32>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80023ac:	8b20      	ldrh	r0, [r4, #24]
 80023ae:	f240 1201 	movw	r2, #257	; 0x101
 80023b2:	4290      	cmp	r0, r2
 80023b4:	d04e      	beq.n	8002454 <ADC_ConversionStop+0xd0>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80023b6:	2902      	cmp	r1, #2
 80023b8:	d010      	beq.n	80023dc <ADC_ConversionStop+0x58>
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80023ba:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	f012 0f04 	tst.w	r2, #4
 80023c2:	d00b      	beq.n	80023dc <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	f012 0f02 	tst.w	r2, #2
 80023ca:	d107      	bne.n	80023dc <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023d2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80023d6:	f042 0210 	orr.w	r2, r2, #16
 80023da:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80023dc:	2901      	cmp	r1, #1
 80023de:	d010      	beq.n	8002402 <ADC_ConversionStop+0x7e>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80023e0:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	f012 0f08 	tst.w	r2, #8
 80023e8:	d00b      	beq.n	8002402 <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023ea:	689a      	ldr	r2, [r3, #8]
 80023ec:	f012 0f02 	tst.w	r2, #2
 80023f0:	d107      	bne.n	8002402 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 80023f2:	689a      	ldr	r2, [r3, #8]
 80023f4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023f8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80023fc:	f042 0220 	orr.w	r2, r2, #32
 8002400:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8002402:	2902      	cmp	r1, #2
 8002404:	d036      	beq.n	8002474 <ADC_ConversionStop+0xf0>
 8002406:	2903      	cmp	r1, #3
 8002408:	d132      	bne.n	8002470 <ADC_ConversionStop+0xec>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800240a:	250c      	movs	r5, #12
    tickstart = HAL_GetTick();
 800240c:	f7ff fc52 	bl	8001cb4 <HAL_GetTick>
 8002410:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002412:	6823      	ldr	r3, [r4, #0]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	422b      	tst	r3, r5
 8002418:	d02e      	beq.n	8002478 <ADC_ConversionStop+0xf4>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800241a:	f7ff fc4b 	bl	8001cb4 <HAL_GetTick>
 800241e:	1b80      	subs	r0, r0, r6
 8002420:	2805      	cmp	r0, #5
 8002422:	d9f6      	bls.n	8002412 <ADC_ConversionStop+0x8e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002424:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002426:	f043 0310 	orr.w	r3, r3, #16
 800242a:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002434:	2001      	movs	r0, #1
 8002436:	e020      	b.n	800247a <ADC_ConversionStop+0xf6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002438:	2000      	movs	r0, #0
 800243a:	e7ab      	b.n	8002394 <ADC_ConversionStop+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800243c:	2200      	movs	r2, #0
 800243e:	e7ae      	b.n	800239e <ADC_ConversionStop+0x1a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002440:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002442:	f043 0310 	orr.w	r3, r3, #16
 8002446:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002448:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800244a:	f043 0301 	orr.w	r3, r3, #1
 800244e:	65a3      	str	r3, [r4, #88]	; 0x58
          return HAL_ERROR;
 8002450:	2001      	movs	r0, #1
 8002452:	e012      	b.n	800247a <ADC_ConversionStop+0xf6>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002454:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002456:	6819      	ldr	r1, [r3, #0]
 8002458:	f011 0f40 	tst.w	r1, #64	; 0x40
 800245c:	d104      	bne.n	8002468 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800245e:	4908      	ldr	r1, [pc, #32]	; (8002480 <ADC_ConversionStop+0xfc>)
 8002460:	428a      	cmp	r2, r1
 8002462:	d8ed      	bhi.n	8002440 <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 8002464:	3201      	adds	r2, #1
 8002466:	e7f6      	b.n	8002456 <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002468:	2240      	movs	r2, #64	; 0x40
 800246a:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800246c:	2101      	movs	r1, #1
 800246e:	e7a4      	b.n	80023ba <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002470:	2504      	movs	r5, #4
        break;
 8002472:	e7cb      	b.n	800240c <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002474:	2508      	movs	r5, #8
 8002476:	e7c9      	b.n	800240c <ADC_ConversionStop+0x88>
  return HAL_OK;
 8002478:	2000      	movs	r0, #0
}
 800247a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800247c:	2000      	movs	r0, #0
 800247e:	e7fc      	b.n	800247a <ADC_ConversionStop+0xf6>
 8002480:	a33fffff 	.word	0xa33fffff

08002484 <ADC_Enable>:
{
 8002484:	b538      	push	{r3, r4, r5, lr}
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002486:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	f012 0f01 	tst.w	r2, #1
 800248e:	d13d      	bne.n	800250c <ADC_Enable+0x88>
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002490:	6899      	ldr	r1, [r3, #8]
 8002492:	4a1f      	ldr	r2, [pc, #124]	; (8002510 <ADC_Enable+0x8c>)
 8002494:	4211      	tst	r1, r2
 8002496:	d009      	beq.n	80024ac <ADC_Enable+0x28>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002498:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800249a:	f043 0310 	orr.w	r3, r3, #16
 800249e:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024a0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 80024a8:	2001      	movs	r0, #1
 80024aa:	e030      	b.n	800250e <ADC_Enable+0x8a>
 80024ac:	4604      	mov	r4, r0
  MODIFY_REG(ADCx->CR,
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024b4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80024b8:	f042 0201 	orr.w	r2, r2, #1
 80024bc:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80024be:	f7ff fbf9 	bl	8001cb4 <HAL_GetTick>
 80024c2:	4605      	mov	r5, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024c4:	e004      	b.n	80024d0 <ADC_Enable+0x4c>
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024c6:	f7ff fbf5 	bl	8001cb4 <HAL_GetTick>
 80024ca:	1b40      	subs	r0, r0, r5
 80024cc:	2802      	cmp	r0, #2
 80024ce:	d811      	bhi.n	80024f4 <ADC_Enable+0x70>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024d0:	6823      	ldr	r3, [r4, #0]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	f012 0f01 	tst.w	r2, #1
 80024d8:	d116      	bne.n	8002508 <ADC_Enable+0x84>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	f012 0f01 	tst.w	r2, #1
 80024e0:	d1f1      	bne.n	80024c6 <ADC_Enable+0x42>
  MODIFY_REG(ADCx->CR,
 80024e2:	689a      	ldr	r2, [r3, #8]
 80024e4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80024e8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80024ec:	f042 0201 	orr.w	r2, r2, #1
 80024f0:	609a      	str	r2, [r3, #8]
 80024f2:	e7e8      	b.n	80024c6 <ADC_Enable+0x42>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80024f6:	f043 0310 	orr.w	r3, r3, #16
 80024fa:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80024fe:	f043 0301 	orr.w	r3, r3, #1
 8002502:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002504:	2001      	movs	r0, #1
 8002506:	e002      	b.n	800250e <ADC_Enable+0x8a>
  return HAL_OK;
 8002508:	2000      	movs	r0, #0
 800250a:	e000      	b.n	800250e <ADC_Enable+0x8a>
 800250c:	2000      	movs	r0, #0
}
 800250e:	bd38      	pop	{r3, r4, r5, pc}
 8002510:	8000003f 	.word	0x8000003f

08002514 <HAL_ADC_Start_DMA>:
{
 8002514:	b570      	push	{r4, r5, r6, lr}
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002516:	6804      	ldr	r4, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002518:	68a4      	ldr	r4, [r4, #8]
 800251a:	f014 0f04 	tst.w	r4, #4
 800251e:	d150      	bne.n	80025c2 <HAL_ADC_Start_DMA+0xae>
    __HAL_LOCK(hadc);
 8002520:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8002524:	2b01      	cmp	r3, #1
 8002526:	d04f      	beq.n	80025c8 <HAL_ADC_Start_DMA+0xb4>
 8002528:	4615      	mov	r5, r2
 800252a:	460e      	mov	r6, r1
 800252c:	4604      	mov	r4, r0
 800252e:	2301      	movs	r3, #1
 8002530:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
      tmp_hal_status = ADC_Enable(hadc);
 8002534:	f7ff ffa6 	bl	8002484 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8002538:	4603      	mov	r3, r0
 800253a:	2800      	cmp	r0, #0
 800253c:	d13d      	bne.n	80025ba <HAL_ADC_Start_DMA+0xa6>
        ADC_STATE_CLR_SET(hadc->State,
 800253e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002540:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800254c:	6563      	str	r3, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800254e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002550:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002554:	d02e      	beq.n	80025b4 <HAL_ADC_Start_DMA+0xa0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002558:	f023 0306 	bic.w	r3, r3, #6
 800255c:	65a3      	str	r3, [r4, #88]	; 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800255e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002560:	4a1a      	ldr	r2, [pc, #104]	; (80025cc <HAL_ADC_Start_DMA+0xb8>)
 8002562:	62da      	str	r2, [r3, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002564:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002566:	4a1a      	ldr	r2, [pc, #104]	; (80025d0 <HAL_ADC_Start_DMA+0xbc>)
 8002568:	631a      	str	r2, [r3, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800256a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800256c:	4a19      	ldr	r2, [pc, #100]	; (80025d4 <HAL_ADC_Start_DMA+0xc0>)
 800256e:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002570:	6823      	ldr	r3, [r4, #0]
 8002572:	221c      	movs	r2, #28
 8002574:	601a      	str	r2, [r3, #0]
        __HAL_UNLOCK(hadc);
 8002576:	2300      	movs	r3, #0
 8002578:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800257c:	6822      	ldr	r2, [r4, #0]
 800257e:	6853      	ldr	r3, [r2, #4]
 8002580:	f043 0310 	orr.w	r3, r3, #16
 8002584:	6053      	str	r3, [r2, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002586:	6822      	ldr	r2, [r4, #0]
 8002588:	68d3      	ldr	r3, [r2, #12]
 800258a:	f043 0301 	orr.w	r3, r3, #1
 800258e:	60d3      	str	r3, [r2, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002590:	6821      	ldr	r1, [r4, #0]
 8002592:	462b      	mov	r3, r5
 8002594:	4632      	mov	r2, r6
 8002596:	3140      	adds	r1, #64	; 0x40
 8002598:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800259a:	f000 fa05 	bl	80029a8 <HAL_DMA_Start_IT>
 800259e:	4603      	mov	r3, r0
        LL_ADC_REG_StartConversion(hadc->Instance);
 80025a0:	6821      	ldr	r1, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80025a2:	688a      	ldr	r2, [r1, #8]
 80025a4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025a8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80025ac:	f042 0204 	orr.w	r2, r2, #4
 80025b0:	608a      	str	r2, [r1, #8]
 80025b2:	e007      	b.n	80025c4 <HAL_ADC_Start_DMA+0xb0>
          ADC_CLEAR_ERRORCODE(hadc);
 80025b4:	2300      	movs	r3, #0
 80025b6:	65a3      	str	r3, [r4, #88]	; 0x58
 80025b8:	e7d1      	b.n	800255e <HAL_ADC_Start_DMA+0x4a>
        __HAL_UNLOCK(hadc);
 80025ba:	2200      	movs	r2, #0
 80025bc:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
 80025c0:	e000      	b.n	80025c4 <HAL_ADC_Start_DMA+0xb0>
    tmp_hal_status = HAL_BUSY;
 80025c2:	2302      	movs	r3, #2
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LOCK(hadc);
 80025c8:	2302      	movs	r3, #2
 80025ca:	e7fb      	b.n	80025c4 <HAL_ADC_Start_DMA+0xb0>
 80025cc:	08001ebb 	.word	0x08001ebb
 80025d0:	08001eb1 	.word	0x08001eb1
 80025d4:	08001f43 	.word	0x08001f43

080025d8 <ADC_Disable>:
{
 80025d8:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80025da:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	f012 0f02 	tst.w	r2, #2
 80025e2:	d015      	beq.n	8002610 <ADC_Disable+0x38>
 80025e4:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025e6:	689a      	ldr	r2, [r3, #8]
 80025e8:	f012 0f01 	tst.w	r2, #1
 80025ec:	d037      	beq.n	800265e <ADC_Disable+0x86>
      && (tmp_adc_is_disable_on_going == 0UL)
 80025ee:	2900      	cmp	r1, #0
 80025f0:	d137      	bne.n	8002662 <ADC_Disable+0x8a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80025f2:	689a      	ldr	r2, [r3, #8]
 80025f4:	f002 020d 	and.w	r2, r2, #13
 80025f8:	2a01      	cmp	r2, #1
 80025fa:	d00b      	beq.n	8002614 <ADC_Disable+0x3c>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025fc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80025fe:	f043 0310 	orr.w	r3, r3, #16
 8002602:	6543      	str	r3, [r0, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002604:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002606:	f043 0301 	orr.w	r3, r3, #1
 800260a:	6583      	str	r3, [r0, #88]	; 0x58
      return HAL_ERROR;
 800260c:	2001      	movs	r0, #1
 800260e:	e027      	b.n	8002660 <ADC_Disable+0x88>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002610:	2100      	movs	r1, #0
 8002612:	e7e8      	b.n	80025e6 <ADC_Disable+0xe>
 8002614:	4604      	mov	r4, r0
  MODIFY_REG(ADCx->CR,
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800261c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002620:	f042 0202 	orr.w	r2, r2, #2
 8002624:	609a      	str	r2, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002626:	6803      	ldr	r3, [r0, #0]
 8002628:	2203      	movs	r2, #3
 800262a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800262c:	f7ff fb42 	bl	8001cb4 <HAL_GetTick>
 8002630:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002632:	6823      	ldr	r3, [r4, #0]
 8002634:	689b      	ldr	r3, [r3, #8]
 8002636:	f013 0f01 	tst.w	r3, #1
 800263a:	d00e      	beq.n	800265a <ADC_Disable+0x82>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800263c:	f7ff fb3a 	bl	8001cb4 <HAL_GetTick>
 8002640:	1b40      	subs	r0, r0, r5
 8002642:	2802      	cmp	r0, #2
 8002644:	d9f5      	bls.n	8002632 <ADC_Disable+0x5a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002646:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002648:	f043 0310 	orr.w	r3, r3, #16
 800264c:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800264e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002650:	f043 0301 	orr.w	r3, r3, #1
 8002654:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8002656:	2001      	movs	r0, #1
 8002658:	e002      	b.n	8002660 <ADC_Disable+0x88>
  return HAL_OK;
 800265a:	2000      	movs	r0, #0
 800265c:	e000      	b.n	8002660 <ADC_Disable+0x88>
 800265e:	2000      	movs	r0, #0
}
 8002660:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8002662:	2000      	movs	r0, #0
 8002664:	e7fc      	b.n	8002660 <ADC_Disable+0x88>

08002666 <HAL_ADC_Stop_DMA>:
{
 8002666:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8002668:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800266c:	2b01      	cmp	r3, #1
 800266e:	d039      	beq.n	80026e4 <HAL_ADC_Stop_DMA+0x7e>
 8002670:	4604      	mov	r4, r0
 8002672:	2301      	movs	r3, #1
 8002674:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002678:	2103      	movs	r1, #3
 800267a:	f7ff fe83 	bl	8002384 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 800267e:	4605      	mov	r5, r0
 8002680:	b9e8      	cbnz	r0, 80026be <HAL_ADC_Stop_DMA+0x58>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002682:	6822      	ldr	r2, [r4, #0]
 8002684:	68d3      	ldr	r3, [r2, #12]
 8002686:	f023 0301 	bic.w	r3, r3, #1
 800268a:	60d3      	str	r3, [r2, #12]
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800268c:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800268e:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8002692:	b2db      	uxtb	r3, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d017      	beq.n	80026c8 <HAL_ADC_Stop_DMA+0x62>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002698:	6822      	ldr	r2, [r4, #0]
 800269a:	6853      	ldr	r3, [r2, #4]
 800269c:	f023 0310 	bic.w	r3, r3, #16
 80026a0:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 80026a2:	b9dd      	cbnz	r5, 80026dc <HAL_ADC_Stop_DMA+0x76>
      tmp_hal_status = ADC_Disable(hadc);
 80026a4:	4620      	mov	r0, r4
 80026a6:	f7ff ff97 	bl	80025d8 <ADC_Disable>
 80026aa:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_OK)
 80026ac:	b93d      	cbnz	r5, 80026be <HAL_ADC_Stop_DMA+0x58>
      ADC_STATE_CLR_SET(hadc->State,
 80026ae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026b0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026b4:	f023 0301 	bic.w	r3, r3, #1
 80026b8:	f043 0301 	orr.w	r3, r3, #1
 80026bc:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80026be:	2300      	movs	r3, #0
 80026c0:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80026c4:	4628      	mov	r0, r5
 80026c6:	bd38      	pop	{r3, r4, r5, pc}
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 80026c8:	f000 f9b8 	bl	8002a3c <HAL_DMA_Abort>
      if (tmp_hal_status != HAL_OK)
 80026cc:	4605      	mov	r5, r0
 80026ce:	2800      	cmp	r0, #0
 80026d0:	d0e2      	beq.n	8002698 <HAL_ADC_Stop_DMA+0x32>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026d2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80026d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026d8:	6563      	str	r3, [r4, #84]	; 0x54
 80026da:	e7dd      	b.n	8002698 <HAL_ADC_Stop_DMA+0x32>
      (void)ADC_Disable(hadc);
 80026dc:	4620      	mov	r0, r4
 80026de:	f7ff ff7b 	bl	80025d8 <ADC_Disable>
 80026e2:	e7e3      	b.n	80026ac <HAL_ADC_Stop_DMA+0x46>
  __HAL_LOCK(hadc);
 80026e4:	2502      	movs	r5, #2
 80026e6:	e7ed      	b.n	80026c4 <HAL_ADC_Stop_DMA+0x5e>

080026e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e8:	4a07      	ldr	r2, [pc, #28]	; (8002708 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80026ea:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ec:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80026f0:	041b      	lsls	r3, r3, #16
 80026f2:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f4:	0200      	lsls	r0, r0, #8
 80026f6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026fa:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80026fc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8002700:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002704:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002706:	4770      	bx	lr
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800270c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800270e:	4b17      	ldr	r3, [pc, #92]	; (800276c <HAL_NVIC_SetPriority+0x60>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002716:	f1c3 0407 	rsb	r4, r3, #7
 800271a:	2c04      	cmp	r4, #4
 800271c:	bf28      	it	cs
 800271e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002720:	1d1d      	adds	r5, r3, #4
 8002722:	2d06      	cmp	r5, #6
 8002724:	d918      	bls.n	8002758 <HAL_NVIC_SetPriority+0x4c>
 8002726:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002728:	f04f 35ff 	mov.w	r5, #4294967295
 800272c:	fa05 f404 	lsl.w	r4, r5, r4
 8002730:	ea21 0104 	bic.w	r1, r1, r4
 8002734:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002736:	fa05 f303 	lsl.w	r3, r5, r3
 800273a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800273e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8002740:	2800      	cmp	r0, #0
 8002742:	db0b      	blt.n	800275c <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002744:	0109      	lsls	r1, r1, #4
 8002746:	b2c9      	uxtb	r1, r1
 8002748:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800274c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002750:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002754:	bc30      	pop	{r4, r5}
 8002756:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002758:	2300      	movs	r3, #0
 800275a:	e7e5      	b.n	8002728 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800275c:	f000 000f 	and.w	r0, r0, #15
 8002760:	0109      	lsls	r1, r1, #4
 8002762:	b2c9      	uxtb	r1, r1
 8002764:	4b02      	ldr	r3, [pc, #8]	; (8002770 <HAL_NVIC_SetPriority+0x64>)
 8002766:	5419      	strb	r1, [r3, r0]
 8002768:	e7f4      	b.n	8002754 <HAL_NVIC_SetPriority+0x48>
 800276a:	bf00      	nop
 800276c:	e000ed00 	.word	0xe000ed00
 8002770:	e000ed14 	.word	0xe000ed14

08002774 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002774:	2800      	cmp	r0, #0
 8002776:	db07      	blt.n	8002788 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002778:	f000 021f 	and.w	r2, r0, #31
 800277c:	0940      	lsrs	r0, r0, #5
 800277e:	2301      	movs	r3, #1
 8002780:	4093      	lsls	r3, r2
 8002782:	4a02      	ldr	r2, [pc, #8]	; (800278c <HAL_NVIC_EnableIRQ+0x18>)
 8002784:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	e000e100 	.word	0xe000e100

08002790 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002790:	2800      	cmp	r0, #0
 8002792:	db0c      	blt.n	80027ae <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002794:	f000 021f 	and.w	r2, r0, #31
 8002798:	0940      	lsrs	r0, r0, #5
 800279a:	2301      	movs	r3, #1
 800279c:	4093      	lsls	r3, r2
 800279e:	3020      	adds	r0, #32
 80027a0:	4a03      	ldr	r2, [pc, #12]	; (80027b0 <HAL_NVIC_DisableIRQ+0x20>)
 80027a2:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80027a6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80027aa:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 80027b4:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80027b8:	4905      	ldr	r1, [pc, #20]	; (80027d0 <HAL_NVIC_SystemReset+0x1c>)
 80027ba:	68ca      	ldr	r2, [r1, #12]
 80027bc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80027c0:	4b04      	ldr	r3, [pc, #16]	; (80027d4 <HAL_NVIC_SystemReset+0x20>)
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60cb      	str	r3, [r1, #12]
 80027c6:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80027ca:	bf00      	nop
 80027cc:	e7fd      	b.n	80027ca <HAL_NVIC_SystemReset+0x16>
 80027ce:	bf00      	nop
 80027d0:	e000ed00 	.word	0xe000ed00
 80027d4:	05fa0004 	.word	0x05fa0004

080027d8 <HAL_NVIC_SetPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80027d8:	2800      	cmp	r0, #0
 80027da:	db08      	blt.n	80027ee <HAL_NVIC_SetPendingIRQ+0x16>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027dc:	f000 021f 	and.w	r2, r0, #31
 80027e0:	0940      	lsrs	r0, r0, #5
 80027e2:	2301      	movs	r3, #1
 80027e4:	4093      	lsls	r3, r2
 80027e6:	3040      	adds	r0, #64	; 0x40
 80027e8:	4a01      	ldr	r2, [pc, #4]	; (80027f0 <HAL_NVIC_SetPendingIRQ+0x18>)
 80027ea:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
}
 80027ee:	4770      	bx	lr
 80027f0:	e000e100 	.word	0xe000e100

080027f4 <HAL_NVIC_ClearPendingIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80027f4:	2800      	cmp	r0, #0
 80027f6:	db08      	blt.n	800280a <HAL_NVIC_ClearPendingIRQ+0x16>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027f8:	f000 021f 	and.w	r2, r0, #31
 80027fc:	0940      	lsrs	r0, r0, #5
 80027fe:	2301      	movs	r3, #1
 8002800:	4093      	lsls	r3, r2
 8002802:	3060      	adds	r0, #96	; 0x60
 8002804:	4a01      	ldr	r2, [pc, #4]	; (800280c <HAL_NVIC_ClearPendingIRQ+0x18>)
 8002806:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
}
 800280a:	4770      	bx	lr
 800280c:	e000e100 	.word	0xe000e100

08002810 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002810:	b470      	push	{r4, r5, r6}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002812:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8002814:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8002816:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002818:	6d44      	ldr	r4, [r0, #84]	; 0x54
 800281a:	b114      	cbz	r4, 8002822 <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800281c:	6d84      	ldr	r4, [r0, #88]	; 0x58
 800281e:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8002820:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002822:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002824:	f004 051c 	and.w	r5, r4, #28
 8002828:	6c06      	ldr	r6, [r0, #64]	; 0x40
 800282a:	2401      	movs	r4, #1
 800282c:	40ac      	lsls	r4, r5
 800282e:	6074      	str	r4, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002830:	6804      	ldr	r4, [r0, #0]
 8002832:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002834:	6883      	ldr	r3, [r0, #8]
 8002836:	2b10      	cmp	r3, #16
 8002838:	d005      	beq.n	8002846 <DMA_SetConfig+0x36>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800283a:	6803      	ldr	r3, [r0, #0]
 800283c:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800283e:	6803      	ldr	r3, [r0, #0]
 8002840:	60da      	str	r2, [r3, #12]
  }
}
 8002842:	bc70      	pop	{r4, r5, r6}
 8002844:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8002846:	6803      	ldr	r3, [r0, #0]
 8002848:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800284a:	6803      	ldr	r3, [r0, #0]
 800284c:	60d9      	str	r1, [r3, #12]
 800284e:	e7f8      	b.n	8002842 <DMA_SetConfig+0x32>

08002850 <DMA_CalcDMAMUXChannelBaseAndMask>:
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002850:	6803      	ldr	r3, [r0, #0]
 8002852:	4a10      	ldr	r2, [pc, #64]	; (8002894 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d914      	bls.n	8002882 <DMA_CalcDMAMUXChannelBaseAndMask+0x32>
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002858:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800285a:	f022 0103 	bic.w	r1, r2, #3
 800285e:	4a0e      	ldr	r2, [pc, #56]	; (8002898 <DMA_CalcDMAMUXChannelBaseAndMask+0x48>)
 8002860:	440a      	add	r2, r1
 8002862:	6482      	str	r2, [r0, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002864:	b2db      	uxtb	r3, r3
 8002866:	3b08      	subs	r3, #8
 8002868:	4a0c      	ldr	r2, [pc, #48]	; (800289c <DMA_CalcDMAMUXChannelBaseAndMask+0x4c>)
 800286a:	fba2 2303 	umull	r2, r3, r2, r3
 800286e:	091b      	lsrs	r3, r3, #4
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002870:	4a0b      	ldr	r2, [pc, #44]	; (80028a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002872:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002874:	f003 031c 	and.w	r3, r3, #28
 8002878:	2201      	movs	r2, #1
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	6503      	str	r3, [r0, #80]	; 0x50
}
 8002880:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002882:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002884:	f022 0203 	bic.w	r2, r2, #3
 8002888:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800288c:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8002890:	6482      	str	r2, [r0, #72]	; 0x48
 8002892:	e7e7      	b.n	8002864 <DMA_CalcDMAMUXChannelBaseAndMask+0x14>
 8002894:	40020407 	.word	0x40020407
 8002898:	4002081c 	.word	0x4002081c
 800289c:	cccccccd 	.word	0xcccccccd
 80028a0:	40020880 	.word	0x40020880

080028a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80028a4:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80028a6:	4a07      	ldr	r2, [pc, #28]	; (80028c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 80028a8:	441a      	add	r2, r3
 80028aa:	0092      	lsls	r2, r2, #2
 80028ac:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80028ae:	4a06      	ldr	r2, [pc, #24]	; (80028c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 80028b0:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80028b2:	3b01      	subs	r3, #1
 80028b4:	f003 0303 	and.w	r3, r3, #3
 80028b8:	2201      	movs	r2, #1
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	1000823f 	.word	0x1000823f
 80028c8:	40020940 	.word	0x40020940

080028cc <HAL_DMA_Init>:
  if (hdma == NULL)
 80028cc:	2800      	cmp	r0, #0
 80028ce:	d05c      	beq.n	800298a <HAL_DMA_Init+0xbe>
{
 80028d0:	b510      	push	{r4, lr}
 80028d2:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028d4:	6802      	ldr	r2, [r0, #0]
 80028d6:	4b2e      	ldr	r3, [pc, #184]	; (8002990 <HAL_DMA_Init+0xc4>)
 80028d8:	429a      	cmp	r2, r3
 80028da:	d83e      	bhi.n	800295a <HAL_DMA_Init+0x8e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80028dc:	4b2d      	ldr	r3, [pc, #180]	; (8002994 <HAL_DMA_Init+0xc8>)
 80028de:	4413      	add	r3, r2
 80028e0:	4a2d      	ldr	r2, [pc, #180]	; (8002998 <HAL_DMA_Init+0xcc>)
 80028e2:	fba2 2303 	umull	r2, r3, r2, r3
 80028e6:	091b      	lsrs	r3, r3, #4
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80028ec:	4b2b      	ldr	r3, [pc, #172]	; (800299c <HAL_DMA_Init+0xd0>)
 80028ee:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80028f0:	2302      	movs	r3, #2
 80028f2:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 80028f6:	6821      	ldr	r1, [r4, #0]
 80028f8:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028fa:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80028fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8002902:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002904:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8002906:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002908:	6920      	ldr	r0, [r4, #16]
 800290a:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800290c:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800290e:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002910:	69a0      	ldr	r0, [r4, #24]
 8002912:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002914:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002916:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002918:	6a20      	ldr	r0, [r4, #32]
 800291a:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 800291c:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 800291e:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002920:	4620      	mov	r0, r4
 8002922:	f7ff ff95 	bl	8002850 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002926:	68a3      	ldr	r3, [r4, #8]
 8002928:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800292c:	d020      	beq.n	8002970 <HAL_DMA_Init+0xa4>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800292e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8002930:	7922      	ldrb	r2, [r4, #4]
 8002932:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002934:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002936:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8002938:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800293a:	6863      	ldr	r3, [r4, #4]
 800293c:	3b01      	subs	r3, #1
 800293e:	2b03      	cmp	r3, #3
 8002940:	d919      	bls.n	8002976 <HAL_DMA_Init+0xaa>
    hdma->DMAmuxRequestGen = 0U;
 8002942:	2300      	movs	r3, #0
 8002944:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002946:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002948:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800294a:	2000      	movs	r0, #0
 800294c:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 800294e:	2301      	movs	r3, #1
 8002950:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8002954:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8002958:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800295a:	4b11      	ldr	r3, [pc, #68]	; (80029a0 <HAL_DMA_Init+0xd4>)
 800295c:	4413      	add	r3, r2
 800295e:	4a0e      	ldr	r2, [pc, #56]	; (8002998 <HAL_DMA_Init+0xcc>)
 8002960:	fba2 2303 	umull	r2, r3, r2, r3
 8002964:	091b      	lsrs	r3, r3, #4
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800296a:	4b0e      	ldr	r3, [pc, #56]	; (80029a4 <HAL_DMA_Init+0xd8>)
 800296c:	6403      	str	r3, [r0, #64]	; 0x40
 800296e:	e7bf      	b.n	80028f0 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002970:	2300      	movs	r3, #0
 8002972:	6063      	str	r3, [r4, #4]
 8002974:	e7db      	b.n	800292e <HAL_DMA_Init+0x62>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002976:	4620      	mov	r0, r4
 8002978:	f7ff ff94 	bl	80028a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800297c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800297e:	2200      	movs	r2, #0
 8002980:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002982:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002984:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	e7df      	b.n	800294a <HAL_DMA_Init+0x7e>
    return HAL_ERROR;
 800298a:	2001      	movs	r0, #1
}
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	40020407 	.word	0x40020407
 8002994:	bffdfff8 	.word	0xbffdfff8
 8002998:	cccccccd 	.word	0xcccccccd
 800299c:	40020000 	.word	0x40020000
 80029a0:	bffdfbf8 	.word	0xbffdfbf8
 80029a4:	40020400 	.word	0x40020400

080029a8 <HAL_DMA_Start_IT>:
{
 80029a8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hdma);
 80029aa:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80029ae:	2c01      	cmp	r4, #1
 80029b0:	d042      	beq.n	8002a38 <HAL_DMA_Start_IT+0x90>
 80029b2:	2401      	movs	r4, #1
 80029b4:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 80029b8:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 80029bc:	b2e4      	uxtb	r4, r4
 80029be:	2c01      	cmp	r4, #1
 80029c0:	d004      	beq.n	80029cc <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma);
 80029c2:	2300      	movs	r3, #0
 80029c4:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    status = HAL_BUSY;
 80029c8:	2002      	movs	r0, #2
}
 80029ca:	bd38      	pop	{r3, r4, r5, pc}
 80029cc:	4604      	mov	r4, r0
    hdma->State = HAL_DMA_STATE_BUSY;
 80029ce:	2002      	movs	r0, #2
 80029d0:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029d4:	2000      	movs	r0, #0
 80029d6:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80029d8:	6825      	ldr	r5, [r4, #0]
 80029da:	6828      	ldr	r0, [r5, #0]
 80029dc:	f020 0001 	bic.w	r0, r0, #1
 80029e0:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029e2:	4620      	mov	r0, r4
 80029e4:	f7ff ff14 	bl	8002810 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80029e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80029ea:	b1d3      	cbz	r3, 8002a22 <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029ec:	6822      	ldr	r2, [r4, #0]
 80029ee:	6813      	ldr	r3, [r2, #0]
 80029f0:	f043 030e 	orr.w	r3, r3, #14
 80029f4:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80029f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 80029fe:	d003      	beq.n	8002a08 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a06:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8002a08:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002a0a:	b11b      	cbz	r3, 8002a14 <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a12:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8002a14:	6822      	ldr	r2, [r4, #0]
 8002a16:	6813      	ldr	r3, [r2, #0]
 8002a18:	f043 0301 	orr.w	r3, r3, #1
 8002a1c:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a1e:	2000      	movs	r0, #0
 8002a20:	e7d3      	b.n	80029ca <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a22:	6822      	ldr	r2, [r4, #0]
 8002a24:	6813      	ldr	r3, [r2, #0]
 8002a26:	f023 0304 	bic.w	r3, r3, #4
 8002a2a:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a2c:	6822      	ldr	r2, [r4, #0]
 8002a2e:	6813      	ldr	r3, [r2, #0]
 8002a30:	f043 030a 	orr.w	r3, r3, #10
 8002a34:	6013      	str	r3, [r2, #0]
 8002a36:	e7de      	b.n	80029f6 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8002a38:	2002      	movs	r0, #2
 8002a3a:	e7c6      	b.n	80029ca <HAL_DMA_Start_IT+0x22>

08002a3c <HAL_DMA_Abort>:
  if (NULL == hdma)
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2800      	cmp	r0, #0
 8002a40:	d034      	beq.n	8002aac <HAL_DMA_Abort+0x70>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a42:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8002a46:	b2d2      	uxtb	r2, r2
 8002a48:	2a02      	cmp	r2, #2
 8002a4a:	d006      	beq.n	8002a5a <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a4c:	2204      	movs	r2, #4
 8002a4e:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8002a50:	2200      	movs	r2, #0
 8002a52:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 8002a56:	2001      	movs	r0, #1
 8002a58:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a5a:	6801      	ldr	r1, [r0, #0]
 8002a5c:	680a      	ldr	r2, [r1, #0]
 8002a5e:	f022 020e 	bic.w	r2, r2, #14
 8002a62:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002a64:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002a66:	680a      	ldr	r2, [r1, #0]
 8002a68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a6c:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8002a6e:	6801      	ldr	r1, [r0, #0]
 8002a70:	680a      	ldr	r2, [r1, #0]
 8002a72:	f022 0201 	bic.w	r2, r2, #1
 8002a76:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002a78:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8002a7a:	f002 011c 	and.w	r1, r2, #28
 8002a7e:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8002a80:	2201      	movs	r2, #1
 8002a82:	408a      	lsls	r2, r1
 8002a84:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a86:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a88:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002a8a:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8002a8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002a8e:	b132      	cbz	r2, 8002a9e <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002a90:	6811      	ldr	r1, [r2, #0]
 8002a92:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002a96:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a98:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002a9a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002a9c:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 8002aaa:	4770      	bx	lr
    return HAL_ERROR;
 8002aac:	2001      	movs	r0, #1
}
 8002aae:	4770      	bx	lr

08002ab0 <HAL_DMA_IRQHandler>:
{
 8002ab0:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002ab2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002ab4:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002ab6:	6804      	ldr	r4, [r0, #0]
 8002ab8:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002aba:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002abc:	f003 031c 	and.w	r3, r3, #28
 8002ac0:	2204      	movs	r2, #4
 8002ac2:	409a      	lsls	r2, r3
 8002ac4:	420a      	tst	r2, r1
 8002ac6:	d015      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x44>
 8002ac8:	f015 0f04 	tst.w	r5, #4
 8002acc:	d012      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ace:	6823      	ldr	r3, [r4, #0]
 8002ad0:	f013 0f20 	tst.w	r3, #32
 8002ad4:	d103      	bne.n	8002ade <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ad6:	6823      	ldr	r3, [r4, #0]
 8002ad8:	f023 0304 	bic.w	r3, r3, #4
 8002adc:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ade:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002ae0:	f003 021c 	and.w	r2, r3, #28
 8002ae4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002ae6:	2304      	movs	r3, #4
 8002ae8:	4093      	lsls	r3, r2
 8002aea:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8002aec:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002aee:	b103      	cbz	r3, 8002af2 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 8002af0:	4798      	blx	r3
}
 8002af2:	bd38      	pop	{r3, r4, r5, pc}
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002af4:	2202      	movs	r2, #2
 8002af6:	409a      	lsls	r2, r3
 8002af8:	420a      	tst	r2, r1
 8002afa:	d01c      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x86>
 8002afc:	f015 0f02 	tst.w	r5, #2
 8002b00:	d019      	beq.n	8002b36 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b02:	6823      	ldr	r3, [r4, #0]
 8002b04:	f013 0f20 	tst.w	r3, #32
 8002b08:	d106      	bne.n	8002b18 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002b0a:	6823      	ldr	r3, [r4, #0]
 8002b0c:	f023 030a 	bic.w	r3, r3, #10
 8002b10:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002b12:	2301      	movs	r3, #1
 8002b14:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8002b18:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002b1a:	f003 021c 	and.w	r2, r3, #28
 8002b1e:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002b20:	2302      	movs	r3, #2
 8002b22:	4093      	lsls	r3, r2
 8002b24:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8002b26:	2300      	movs	r3, #0
 8002b28:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 8002b2c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d0df      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8002b32:	4798      	blx	r3
 8002b34:	e7dd      	b.n	8002af2 <HAL_DMA_IRQHandler+0x42>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002b36:	2208      	movs	r2, #8
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	420b      	tst	r3, r1
 8002b3e:	d0d8      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x42>
 8002b40:	f015 0f08 	tst.w	r5, #8
 8002b44:	d0d5      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b46:	6823      	ldr	r3, [r4, #0]
 8002b48:	f023 030e 	bic.w	r3, r3, #14
 8002b4c:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8002b4e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002b50:	f003 031c 	and.w	r3, r3, #28
 8002b54:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002b56:	2201      	movs	r2, #1
 8002b58:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5c:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b5e:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8002b60:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8002b64:	2300      	movs	r3, #0
 8002b66:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8002b6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d0c0      	beq.n	8002af2 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8002b70:	4798      	blx	r3
  return;
 8002b72:	e7be      	b.n	8002af2 <HAL_DMA_IRQHandler+0x42>

08002b74 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b74:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t position = 0x00u;
 8002b76:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b78:	e03a      	b.n	8002bf0 <HAL_GPIO_Init+0x7c>
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002b7a:	2404      	movs	r4, #4
 8002b7c:	e000      	b.n	8002b80 <HAL_GPIO_Init+0xc>
 8002b7e:	2400      	movs	r4, #0
 8002b80:	40b4      	lsls	r4, r6
 8002b82:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b84:	3502      	adds	r5, #2
 8002b86:	4e58      	ldr	r6, [pc, #352]	; (8002ce8 <HAL_GPIO_Init+0x174>)
 8002b88:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002b8c:	4c57      	ldr	r4, [pc, #348]	; (8002cec <HAL_GPIO_Init+0x178>)
 8002b8e:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
        temp &= ~(iocurrent);
 8002b92:	43d4      	mvns	r4, r2
 8002b94:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b98:	684f      	ldr	r7, [r1, #4]
 8002b9a:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002b9e:	d001      	beq.n	8002ba4 <HAL_GPIO_Init+0x30>
        {
          temp |= iocurrent;
 8002ba0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 8002ba4:	4d51      	ldr	r5, [pc, #324]	; (8002cec <HAL_GPIO_Init+0x178>)
 8002ba6:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80

        temp = EXTI->EMR1;
 8002baa:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
        temp &= ~(iocurrent);
 8002bae:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bb2:	684f      	ldr	r7, [r1, #4]
 8002bb4:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002bb8:	d001      	beq.n	8002bbe <HAL_GPIO_Init+0x4a>
        {
          temp |= iocurrent;
 8002bba:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8002bbe:	4d4b      	ldr	r5, [pc, #300]	; (8002cec <HAL_GPIO_Init+0x178>)
 8002bc0:	f8c5 6084 	str.w	r6, [r5, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002bc4:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8002bc6:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bca:	684f      	ldr	r7, [r1, #4]
 8002bcc:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002bd0:	d001      	beq.n	8002bd6 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8002bd2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8002bd6:	4d45      	ldr	r5, [pc, #276]	; (8002cec <HAL_GPIO_Init+0x178>)
 8002bd8:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8002bda:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8002bdc:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bde:	684e      	ldr	r6, [r1, #4]
 8002be0:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8002be4:	d001      	beq.n	8002bea <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8002be6:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR1 = temp;
 8002bea:	4a40      	ldr	r2, [pc, #256]	; (8002cec <HAL_GPIO_Init+0x178>)
 8002bec:	6054      	str	r4, [r2, #4]
      }
    }
    
    position++;
 8002bee:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bf0:	680a      	ldr	r2, [r1, #0]
 8002bf2:	fa32 f403 	lsrs.w	r4, r2, r3
 8002bf6:	d074      	beq.n	8002ce2 <HAL_GPIO_Init+0x16e>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002bf8:	2401      	movs	r4, #1
 8002bfa:	409c      	lsls	r4, r3
    if (iocurrent != 0x00u)
 8002bfc:	4022      	ands	r2, r4
 8002bfe:	d0f6      	beq.n	8002bee <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c00:	684d      	ldr	r5, [r1, #4]
 8002c02:	2d02      	cmp	r5, #2
 8002c04:	d001      	beq.n	8002c0a <HAL_GPIO_Init+0x96>
 8002c06:	2d12      	cmp	r5, #18
 8002c08:	d110      	bne.n	8002c2c <HAL_GPIO_Init+0xb8>
        temp = GPIOx->AFR[position >> 3u];
 8002c0a:	08de      	lsrs	r6, r3, #3
 8002c0c:	3608      	adds	r6, #8
 8002c0e:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002c12:	f003 0507 	and.w	r5, r3, #7
 8002c16:	00af      	lsls	r7, r5, #2
 8002c18:	250f      	movs	r5, #15
 8002c1a:	40bd      	lsls	r5, r7
 8002c1c:	ea2c 0c05 	bic.w	ip, ip, r5
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002c20:	690d      	ldr	r5, [r1, #16]
 8002c22:	40bd      	lsls	r5, r7
 8002c24:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8002c28:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8002c2c:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c2e:	005f      	lsls	r7, r3, #1
 8002c30:	2503      	movs	r5, #3
 8002c32:	40bd      	lsls	r5, r7
 8002c34:	43ed      	mvns	r5, r5
 8002c36:	ea05 0c06 	and.w	ip, r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c3a:	684e      	ldr	r6, [r1, #4]
 8002c3c:	f006 0603 	and.w	r6, r6, #3
 8002c40:	40be      	lsls	r6, r7
 8002c42:	ea46 060c 	orr.w	r6, r6, ip
      GPIOx->MODER = temp;
 8002c46:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002c48:	684e      	ldr	r6, [r1, #4]
 8002c4a:	f106 3cff 	add.w	ip, r6, #4294967295
 8002c4e:	f1bc 0f01 	cmp.w	ip, #1
 8002c52:	d903      	bls.n	8002c5c <HAL_GPIO_Init+0xe8>
 8002c54:	2e11      	cmp	r6, #17
 8002c56:	d001      	beq.n	8002c5c <HAL_GPIO_Init+0xe8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002c58:	2e12      	cmp	r6, #18
 8002c5a:	d110      	bne.n	8002c7e <HAL_GPIO_Init+0x10a>
        temp = GPIOx->OSPEEDR;
 8002c5c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002c5e:	ea05 0c06 	and.w	ip, r5, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002c62:	68ce      	ldr	r6, [r1, #12]
 8002c64:	40be      	lsls	r6, r7
 8002c66:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->OSPEEDR = temp;
 8002c6a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8002c6c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c6e:	ea26 0404 	bic.w	r4, r6, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002c72:	684e      	ldr	r6, [r1, #4]
 8002c74:	f3c6 1600 	ubfx	r6, r6, #4, #1
 8002c78:	409e      	lsls	r6, r3
 8002c7a:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8002c7c:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8002c7e:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002c80:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002c82:	688c      	ldr	r4, [r1, #8]
 8002c84:	40bc      	lsls	r4, r7
 8002c86:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8002c88:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c8a:	684c      	ldr	r4, [r1, #4]
 8002c8c:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8002c90:	d0ad      	beq.n	8002bee <HAL_GPIO_Init+0x7a>
        temp = SYSCFG->EXTICR[position >> 2u];
 8002c92:	089d      	lsrs	r5, r3, #2
 8002c94:	1cae      	adds	r6, r5, #2
 8002c96:	4c14      	ldr	r4, [pc, #80]	; (8002ce8 <HAL_GPIO_Init+0x174>)
 8002c98:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c9c:	f003 0403 	and.w	r4, r3, #3
 8002ca0:	00a6      	lsls	r6, r4, #2
 8002ca2:	240f      	movs	r4, #15
 8002ca4:	40b4      	lsls	r4, r6
 8002ca6:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002caa:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8002cae:	f43f af66 	beq.w	8002b7e <HAL_GPIO_Init+0xa>
 8002cb2:	4c0f      	ldr	r4, [pc, #60]	; (8002cf0 <HAL_GPIO_Init+0x17c>)
 8002cb4:	42a0      	cmp	r0, r4
 8002cb6:	d00e      	beq.n	8002cd6 <HAL_GPIO_Init+0x162>
 8002cb8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002cbc:	42a0      	cmp	r0, r4
 8002cbe:	d00c      	beq.n	8002cda <HAL_GPIO_Init+0x166>
 8002cc0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002cc4:	42a0      	cmp	r0, r4
 8002cc6:	d00a      	beq.n	8002cde <HAL_GPIO_Init+0x16a>
 8002cc8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002ccc:	42a0      	cmp	r0, r4
 8002cce:	f43f af54 	beq.w	8002b7a <HAL_GPIO_Init+0x6>
 8002cd2:	2407      	movs	r4, #7
 8002cd4:	e754      	b.n	8002b80 <HAL_GPIO_Init+0xc>
 8002cd6:	2401      	movs	r4, #1
 8002cd8:	e752      	b.n	8002b80 <HAL_GPIO_Init+0xc>
 8002cda:	2402      	movs	r4, #2
 8002cdc:	e750      	b.n	8002b80 <HAL_GPIO_Init+0xc>
 8002cde:	2403      	movs	r4, #3
 8002ce0:	e74e      	b.n	8002b80 <HAL_GPIO_Init+0xc>
  }
}
 8002ce2:	bcf0      	pop	{r4, r5, r6, r7}
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40010000 	.word	0x40010000
 8002cec:	58000800 	.word	0x58000800
 8002cf0:	48000400 	.word	0x48000400

08002cf4 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002cf4:	6803      	ldr	r3, [r0, #0]
 8002cf6:	699a      	ldr	r2, [r3, #24]
 8002cf8:	f012 0f02 	tst.w	r2, #2
 8002cfc:	d001      	beq.n	8002d02 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002cfe:	2200      	movs	r2, #0
 8002d00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d02:	6803      	ldr	r3, [r0, #0]
 8002d04:	699a      	ldr	r2, [r3, #24]
 8002d06:	f012 0f01 	tst.w	r2, #1
 8002d0a:	d103      	bne.n	8002d14 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d0c:	699a      	ldr	r2, [r3, #24]
 8002d0e:	f042 0201 	orr.w	r2, r2, #1
 8002d12:	619a      	str	r2, [r3, #24]
  }
}
 8002d14:	4770      	bx	lr

08002d16 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002d16:	b470      	push	{r4, r5, r6}
 8002d18:	9e03      	ldr	r6, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002d1a:	6805      	ldr	r5, [r0, #0]
 8002d1c:	6868      	ldr	r0, [r5, #4]
 8002d1e:	0d74      	lsrs	r4, r6, #21
 8002d20:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8002d24:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8002d28:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8002d2c:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 8002d30:	f044 0403 	orr.w	r4, r4, #3
 8002d34:	ea20 0004 	bic.w	r0, r0, r4
 8002d38:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002d3c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002d40:	4319      	orrs	r1, r3
 8002d42:	4331      	orrs	r1, r6
 8002d44:	4301      	orrs	r1, r0
 8002d46:	6069      	str	r1, [r5, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002d48:	bc70      	pop	{r4, r5, r6}
 8002d4a:	4770      	bx	lr

08002d4c <I2C_IsAcknowledgeFailed>:
{
 8002d4c:	b570      	push	{r4, r5, r6, lr}
 8002d4e:	4604      	mov	r4, r0
 8002d50:	460d      	mov	r5, r1
 8002d52:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d54:	6803      	ldr	r3, [r0, #0]
 8002d56:	699b      	ldr	r3, [r3, #24]
 8002d58:	f013 0f10 	tst.w	r3, #16
 8002d5c:	d01c      	beq.n	8002d98 <I2C_IsAcknowledgeFailed+0x4c>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002d5e:	6823      	ldr	r3, [r4, #0]
 8002d60:	699a      	ldr	r2, [r3, #24]
 8002d62:	f012 0f20 	tst.w	r2, #32
 8002d66:	d119      	bne.n	8002d9c <I2C_IsAcknowledgeFailed+0x50>
      if (Timeout != HAL_MAX_DELAY)
 8002d68:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002d6c:	d0f7      	beq.n	8002d5e <I2C_IsAcknowledgeFailed+0x12>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d6e:	f7fe ffa1 	bl	8001cb4 <HAL_GetTick>
 8002d72:	1b80      	subs	r0, r0, r6
 8002d74:	42a8      	cmp	r0, r5
 8002d76:	d801      	bhi.n	8002d7c <I2C_IsAcknowledgeFailed+0x30>
 8002d78:	2d00      	cmp	r5, #0
 8002d7a:	d1f0      	bne.n	8002d5e <I2C_IsAcknowledgeFailed+0x12>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002d7c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002d7e:	f043 0320 	orr.w	r3, r3, #32
 8002d82:	6463      	str	r3, [r4, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002d84:	2320      	movs	r3, #32
 8002d86:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8002d90:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 8002d94:	2001      	movs	r0, #1
 8002d96:	e020      	b.n	8002dda <I2C_IsAcknowledgeFailed+0x8e>
  return HAL_OK;
 8002d98:	2000      	movs	r0, #0
 8002d9a:	e01e      	b.n	8002dda <I2C_IsAcknowledgeFailed+0x8e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d9c:	2210      	movs	r2, #16
 8002d9e:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	2520      	movs	r5, #32
 8002da4:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002da6:	4620      	mov	r0, r4
 8002da8:	f7ff ffa4 	bl	8002cf4 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002dac:	6822      	ldr	r2, [r4, #0]
 8002dae:	6853      	ldr	r3, [r2, #4]
 8002db0:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8002db4:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8002db8:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8002dbc:	f023 0301 	bic.w	r3, r3, #1
 8002dc0:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002dc2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002dc4:	f043 0304 	orr.w	r3, r3, #4
 8002dc8:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002dca:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002dd4:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8002dd8:	2001      	movs	r0, #1
}
 8002dda:	bd70      	pop	{r4, r5, r6, pc}

08002ddc <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002ddc:	b570      	push	{r4, r5, r6, lr}
 8002dde:	4604      	mov	r4, r0
 8002de0:	460d      	mov	r5, r1
 8002de2:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002de4:	6823      	ldr	r3, [r4, #0]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f013 0f02 	tst.w	r3, #2
 8002dec:	d11d      	bne.n	8002e2a <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dee:	4632      	mov	r2, r6
 8002df0:	4629      	mov	r1, r5
 8002df2:	4620      	mov	r0, r4
 8002df4:	f7ff ffaa 	bl	8002d4c <I2C_IsAcknowledgeFailed>
 8002df8:	b9c8      	cbnz	r0, 8002e2e <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (Timeout != HAL_MAX_DELAY)
 8002dfa:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002dfe:	d0f1      	beq.n	8002de4 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e00:	f7fe ff58 	bl	8001cb4 <HAL_GetTick>
 8002e04:	1b80      	subs	r0, r0, r6
 8002e06:	42a8      	cmp	r0, r5
 8002e08:	d801      	bhi.n	8002e0e <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 8002e0a:	2d00      	cmp	r5, #0
 8002e0c:	d1ea      	bne.n	8002de4 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002e10:	f043 0320 	orr.w	r3, r3, #32
 8002e14:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e16:	2320      	movs	r3, #32
 8002e18:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8002e22:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8002e26:	2001      	movs	r0, #1
 8002e28:	e000      	b.n	8002e2c <I2C_WaitOnTXISFlagUntilTimeout+0x50>
  return HAL_OK;
 8002e2a:	2000      	movs	r0, #0
}
 8002e2c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002e2e:	2001      	movs	r0, #1
 8002e30:	e7fc      	b.n	8002e2c <I2C_WaitOnTXISFlagUntilTimeout+0x50>

08002e32 <I2C_WaitOnFlagUntilTimeout>:
{
 8002e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e34:	4605      	mov	r5, r0
 8002e36:	460f      	mov	r7, r1
 8002e38:	4616      	mov	r6, r2
 8002e3a:	461c      	mov	r4, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e3c:	682b      	ldr	r3, [r5, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	ea37 0303 	bics.w	r3, r7, r3
 8002e44:	bf0c      	ite	eq
 8002e46:	2301      	moveq	r3, #1
 8002e48:	2300      	movne	r3, #0
 8002e4a:	42b3      	cmp	r3, r6
 8002e4c:	d118      	bne.n	8002e80 <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8002e4e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002e52:	d0f3      	beq.n	8002e3c <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e54:	f7fe ff2e 	bl	8001cb4 <HAL_GetTick>
 8002e58:	9b06      	ldr	r3, [sp, #24]
 8002e5a:	1ac0      	subs	r0, r0, r3
 8002e5c:	42a0      	cmp	r0, r4
 8002e5e:	d801      	bhi.n	8002e64 <I2C_WaitOnFlagUntilTimeout+0x32>
 8002e60:	2c00      	cmp	r4, #0
 8002e62:	d1eb      	bne.n	8002e3c <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e64:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002e66:	f043 0320 	orr.w	r3, r3, #32
 8002e6a:	646b      	str	r3, [r5, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002e6c:	2320      	movs	r3, #32
 8002e6e:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e72:	2300      	movs	r3, #0
 8002e74:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8002e78:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8002e7c:	2001      	movs	r0, #1
 8002e7e:	e000      	b.n	8002e82 <I2C_WaitOnFlagUntilTimeout+0x50>
  return HAL_OK;
 8002e80:	2000      	movs	r0, #0
}
 8002e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e84 <I2C_RequestMemoryWrite>:
{
 8002e84:	b570      	push	{r4, r5, r6, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	4604      	mov	r4, r0
 8002e8a:	4616      	mov	r6, r2
 8002e8c:	461d      	mov	r5, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002e8e:	4b18      	ldr	r3, [pc, #96]	; (8002ef0 <I2C_RequestMemoryWrite+0x6c>)
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e96:	b2ea      	uxtb	r2, r5
 8002e98:	f7ff ff3d 	bl	8002d16 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e9c:	9a07      	ldr	r2, [sp, #28]
 8002e9e:	9906      	ldr	r1, [sp, #24]
 8002ea0:	4620      	mov	r0, r4
 8002ea2:	f7ff ff9b 	bl	8002ddc <I2C_WaitOnTXISFlagUntilTimeout>
 8002ea6:	b9e8      	cbnz	r0, 8002ee4 <I2C_RequestMemoryWrite+0x60>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ea8:	2d01      	cmp	r5, #1
 8002eaa:	d10e      	bne.n	8002eca <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002eac:	6823      	ldr	r3, [r4, #0]
 8002eae:	b2f6      	uxtb	r6, r6
 8002eb0:	629e      	str	r6, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002eb2:	9b07      	ldr	r3, [sp, #28]
 8002eb4:	9300      	str	r3, [sp, #0]
 8002eb6:	9b06      	ldr	r3, [sp, #24]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2180      	movs	r1, #128	; 0x80
 8002ebc:	4620      	mov	r0, r4
 8002ebe:	f7ff ffb8 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	b178      	cbz	r0, 8002ee6 <I2C_RequestMemoryWrite+0x62>
    return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e00d      	b.n	8002ee6 <I2C_RequestMemoryWrite+0x62>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002eca:	6823      	ldr	r3, [r4, #0]
 8002ecc:	0a32      	lsrs	r2, r6, #8
 8002ece:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ed0:	9a07      	ldr	r2, [sp, #28]
 8002ed2:	9906      	ldr	r1, [sp, #24]
 8002ed4:	4620      	mov	r0, r4
 8002ed6:	f7ff ff81 	bl	8002ddc <I2C_WaitOnTXISFlagUntilTimeout>
 8002eda:	b938      	cbnz	r0, 8002eec <I2C_RequestMemoryWrite+0x68>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002edc:	6823      	ldr	r3, [r4, #0]
 8002ede:	b2f6      	uxtb	r6, r6
 8002ee0:	629e      	str	r6, [r3, #40]	; 0x28
 8002ee2:	e7e6      	b.n	8002eb2 <I2C_RequestMemoryWrite+0x2e>
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	b002      	add	sp, #8
 8002eea:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e7fa      	b.n	8002ee6 <I2C_RequestMemoryWrite+0x62>
 8002ef0:	80002000 	.word	0x80002000

08002ef4 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002ef4:	b570      	push	{r4, r5, r6, lr}
 8002ef6:	4605      	mov	r5, r0
 8002ef8:	460c      	mov	r4, r1
 8002efa:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002efc:	682b      	ldr	r3, [r5, #0]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f013 0f20 	tst.w	r3, #32
 8002f04:	d11a      	bne.n	8002f3c <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f06:	4632      	mov	r2, r6
 8002f08:	4621      	mov	r1, r4
 8002f0a:	4628      	mov	r0, r5
 8002f0c:	f7ff ff1e 	bl	8002d4c <I2C_IsAcknowledgeFailed>
 8002f10:	b9b0      	cbnz	r0, 8002f40 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f12:	f7fe fecf 	bl	8001cb4 <HAL_GetTick>
 8002f16:	1b80      	subs	r0, r0, r6
 8002f18:	42a0      	cmp	r0, r4
 8002f1a:	d801      	bhi.n	8002f20 <I2C_WaitOnSTOPFlagUntilTimeout+0x2c>
 8002f1c:	2c00      	cmp	r4, #0
 8002f1e:	d1ed      	bne.n	8002efc <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f20:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002f22:	f043 0320 	orr.w	r3, r3, #32
 8002f26:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002f28:	2320      	movs	r3, #32
 8002f2a:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002f34:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8002f38:	2001      	movs	r0, #1
}
 8002f3a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	e7fc      	b.n	8002f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
      return HAL_ERROR;
 8002f40:	2001      	movs	r0, #1
 8002f42:	e7fa      	b.n	8002f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x46>

08002f44 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002f44:	2800      	cmp	r0, #0
 8002f46:	d059      	beq.n	8002ffc <HAL_I2C_Init+0xb8>
{
 8002f48:	b510      	push	{r4, lr}
 8002f4a:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f4c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d043      	beq.n	8002fdc <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f54:	2324      	movs	r3, #36	; 0x24
 8002f56:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8002f5a:	6822      	ldr	r2, [r4, #0]
 8002f5c:	6813      	ldr	r3, [r2, #0]
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f64:	6863      	ldr	r3, [r4, #4]
 8002f66:	6822      	ldr	r2, [r4, #0]
 8002f68:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002f6c:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f6e:	6822      	ldr	r2, [r4, #0]
 8002f70:	6893      	ldr	r3, [r2, #8]
 8002f72:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002f76:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f78:	68e3      	ldr	r3, [r4, #12]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d033      	beq.n	8002fe6 <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f7e:	68a3      	ldr	r3, [r4, #8]
 8002f80:	6822      	ldr	r2, [r4, #0]
 8002f82:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 8002f86:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f88:	68e3      	ldr	r3, [r4, #12]
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d031      	beq.n	8002ff2 <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f8e:	6822      	ldr	r2, [r4, #0]
 8002f90:	6853      	ldr	r3, [r2, #4]
 8002f92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f96:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f9a:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f9c:	6822      	ldr	r2, [r4, #0]
 8002f9e:	68d3      	ldr	r3, [r2, #12]
 8002fa0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002fa4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002fa6:	6923      	ldr	r3, [r4, #16]
 8002fa8:	6962      	ldr	r2, [r4, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	69a1      	ldr	r1, [r4, #24]
 8002fae:	6822      	ldr	r2, [r4, #0]
 8002fb0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002fb4:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fb6:	69e3      	ldr	r3, [r4, #28]
 8002fb8:	6a21      	ldr	r1, [r4, #32]
 8002fba:	6822      	ldr	r2, [r4, #0]
 8002fbc:	430b      	orrs	r3, r1
 8002fbe:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 8002fc0:	6822      	ldr	r2, [r4, #0]
 8002fc2:	6813      	ldr	r3, [r2, #0]
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fca:	2000      	movs	r0, #0
 8002fcc:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fce:	2320      	movs	r3, #32
 8002fd0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fd4:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd6:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 8002fda:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002fdc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8002fe0:	f7fe fa14 	bl	800140c <HAL_I2C_MspInit>
 8002fe4:	e7b6      	b.n	8002f54 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fe6:	68a3      	ldr	r3, [r4, #8]
 8002fe8:	6822      	ldr	r2, [r4, #0]
 8002fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fee:	6093      	str	r3, [r2, #8]
 8002ff0:	e7ca      	b.n	8002f88 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ff8:	605a      	str	r2, [r3, #4]
 8002ffa:	e7c8      	b.n	8002f8e <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8002ffc:	2001      	movs	r0, #1
}
 8002ffe:	4770      	bx	lr

08003000 <HAL_I2C_Mem_Write>:
{
 8003000:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003004:	b082      	sub	sp, #8
 8003006:	f8bd 702c 	ldrh.w	r7, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 800300a:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 800300e:	b2ed      	uxtb	r5, r5
 8003010:	2d20      	cmp	r5, #32
 8003012:	f040 80ba 	bne.w	800318a <HAL_I2C_Mem_Write+0x18a>
    if ((pData == NULL) || (Size == 0U))
 8003016:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8003018:	b1dc      	cbz	r4, 8003052 <HAL_I2C_Mem_Write+0x52>
 800301a:	b1d7      	cbz	r7, 8003052 <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 800301c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8003020:	2c01      	cmp	r4, #1
 8003022:	f000 80b7 	beq.w	8003194 <HAL_I2C_Mem_Write+0x194>
 8003026:	4698      	mov	r8, r3
 8003028:	4691      	mov	r9, r2
 800302a:	460d      	mov	r5, r1
 800302c:	4604      	mov	r4, r0
 800302e:	f04f 0a01 	mov.w	sl, #1
 8003032:	f880 a040 	strb.w	sl, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8003036:	f7fe fe3d 	bl	8001cb4 <HAL_GetTick>
 800303a:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800303c:	9000      	str	r0, [sp, #0]
 800303e:	2319      	movs	r3, #25
 8003040:	4652      	mov	r2, sl
 8003042:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003046:	4620      	mov	r0, r4
 8003048:	f7ff fef3 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 800304c:	b130      	cbz	r0, 800305c <HAL_I2C_Mem_Write+0x5c>
      return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e09c      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003052:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003056:	6443      	str	r3, [r0, #68]	; 0x44
      return  HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	e097      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800305c:	2321      	movs	r3, #33	; 0x21
 800305e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003062:	2340      	movs	r3, #64	; 0x40
 8003064:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003068:	2300      	movs	r3, #0
 800306a:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800306c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800306e:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8003070:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003072:	6363      	str	r3, [r4, #52]	; 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003074:	9601      	str	r6, [sp, #4]
 8003076:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003078:	9300      	str	r3, [sp, #0]
 800307a:	4643      	mov	r3, r8
 800307c:	464a      	mov	r2, r9
 800307e:	4629      	mov	r1, r5
 8003080:	4620      	mov	r0, r4
 8003082:	f7ff feff 	bl	8002e84 <I2C_RequestMemoryWrite>
 8003086:	b970      	cbnz	r0, 80030a6 <HAL_I2C_Mem_Write+0xa6>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003088:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800308a:	b29b      	uxth	r3, r3
 800308c:	2bff      	cmp	r3, #255	; 0xff
 800308e:	d90f      	bls.n	80030b0 <HAL_I2C_Mem_Write+0xb0>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003090:	22ff      	movs	r2, #255	; 0xff
 8003092:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003094:	2300      	movs	r3, #0
 8003096:	9300      	str	r3, [sp, #0]
 8003098:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800309c:	4629      	mov	r1, r5
 800309e:	4620      	mov	r0, r4
 80030a0:	f7ff fe39 	bl	8002d16 <I2C_TransferConfig>
 80030a4:	e021      	b.n	80030ea <HAL_I2C_Mem_Write+0xea>
      __HAL_UNLOCK(hi2c);
 80030a6:	2300      	movs	r3, #0
 80030a8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80030ac:	4653      	mov	r3, sl
 80030ae:	e06d      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
      hi2c->XferSize = hi2c->XferCount;
 80030b0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80030b2:	b292      	uxth	r2, r2
 80030b4:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030b6:	2300      	movs	r3, #0
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	4629      	mov	r1, r5
 80030c2:	4620      	mov	r0, r4
 80030c4:	f7ff fe27 	bl	8002d16 <I2C_TransferConfig>
 80030c8:	e00f      	b.n	80030ea <HAL_I2C_Mem_Write+0xea>
          hi2c->XferSize = hi2c->XferCount;
 80030ca:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80030cc:	b292      	uxth	r2, r2
 80030ce:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80030d0:	2300      	movs	r3, #0
 80030d2:	9300      	str	r3, [sp, #0]
 80030d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030d8:	b2d2      	uxtb	r2, r2
 80030da:	4629      	mov	r1, r5
 80030dc:	4620      	mov	r0, r4
 80030de:	f7ff fe1a 	bl	8002d16 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80030e2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d032      	beq.n	8003150 <HAL_I2C_Mem_Write+0x150>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ea:	4632      	mov	r2, r6
 80030ec:	990c      	ldr	r1, [sp, #48]	; 0x30
 80030ee:	4620      	mov	r0, r4
 80030f0:	f7ff fe74 	bl	8002ddc <I2C_WaitOnTXISFlagUntilTimeout>
 80030f4:	2800      	cmp	r0, #0
 80030f6:	d14f      	bne.n	8003198 <HAL_I2C_Mem_Write+0x198>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80030f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80030fa:	6823      	ldr	r3, [r4, #0]
 80030fc:	7812      	ldrb	r2, [r2, #0]
 80030fe:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8003100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003102:	3301      	adds	r3, #1
 8003104:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8003106:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003108:	3b01      	subs	r3, #1
 800310a:	b29b      	uxth	r3, r3
 800310c:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800310e:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003110:	3b01      	subs	r3, #1
 8003112:	b29b      	uxth	r3, r3
 8003114:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003116:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8003118:	b292      	uxth	r2, r2
 800311a:	2a00      	cmp	r2, #0
 800311c:	d0e1      	beq.n	80030e2 <HAL_I2C_Mem_Write+0xe2>
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1df      	bne.n	80030e2 <HAL_I2C_Mem_Write+0xe2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003122:	9600      	str	r6, [sp, #0]
 8003124:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003126:	2200      	movs	r2, #0
 8003128:	2180      	movs	r1, #128	; 0x80
 800312a:	4620      	mov	r0, r4
 800312c:	f7ff fe81 	bl	8002e32 <I2C_WaitOnFlagUntilTimeout>
 8003130:	bba0      	cbnz	r0, 800319c <HAL_I2C_Mem_Write+0x19c>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003132:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003134:	b29b      	uxth	r3, r3
 8003136:	2bff      	cmp	r3, #255	; 0xff
 8003138:	d9c7      	bls.n	80030ca <HAL_I2C_Mem_Write+0xca>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800313a:	22ff      	movs	r2, #255	; 0xff
 800313c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800313e:	2300      	movs	r3, #0
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003146:	4629      	mov	r1, r5
 8003148:	4620      	mov	r0, r4
 800314a:	f7ff fde4 	bl	8002d16 <I2C_TransferConfig>
 800314e:	e7c8      	b.n	80030e2 <HAL_I2C_Mem_Write+0xe2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003150:	4632      	mov	r2, r6
 8003152:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003154:	4620      	mov	r0, r4
 8003156:	f7ff fecd 	bl	8002ef4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800315a:	4603      	mov	r3, r0
 800315c:	bb00      	cbnz	r0, 80031a0 <HAL_I2C_Mem_Write+0x1a0>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800315e:	6822      	ldr	r2, [r4, #0]
 8003160:	2120      	movs	r1, #32
 8003162:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8003164:	6820      	ldr	r0, [r4, #0]
 8003166:	6842      	ldr	r2, [r0, #4]
 8003168:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800316c:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8003170:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8003174:	f022 0201 	bic.w	r2, r2, #1
 8003178:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800317a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800317e:	2200      	movs	r2, #0
 8003180:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8003184:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8003188:	e000      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
    return HAL_BUSY;
 800318a:	2302      	movs	r3, #2
}
 800318c:	4618      	mov	r0, r3
 800318e:	b002      	add	sp, #8
 8003190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_LOCK(hi2c);
 8003194:	2302      	movs	r3, #2
 8003196:	e7f9      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
        return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e7f7      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
          return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e7f5      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>
      return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	e7f3      	b.n	800318c <HAL_I2C_Mem_Write+0x18c>

080031a4 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031a4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b20      	cmp	r3, #32
 80031ac:	d124      	bne.n	80031f8 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ae:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d022      	beq.n	80031fc <HAL_I2CEx_ConfigAnalogFilter+0x58>
 80031b6:	2301      	movs	r3, #1
 80031b8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031bc:	2324      	movs	r3, #36	; 0x24
 80031be:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031c2:	6802      	ldr	r2, [r0, #0]
 80031c4:	6813      	ldr	r3, [r2, #0]
 80031c6:	f023 0301 	bic.w	r3, r3, #1
 80031ca:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031cc:	6802      	ldr	r2, [r0, #0]
 80031ce:	6813      	ldr	r3, [r2, #0]
 80031d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80031d4:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031d6:	6802      	ldr	r2, [r0, #0]
 80031d8:	6813      	ldr	r3, [r2, #0]
 80031da:	4319      	orrs	r1, r3
 80031dc:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031de:	6802      	ldr	r2, [r0, #0]
 80031e0:	6813      	ldr	r3, [r2, #0]
 80031e2:	f043 0301 	orr.w	r3, r3, #1
 80031e6:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031e8:	2320      	movs	r3, #32
 80031ea:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031ee:	2300      	movs	r3, #0
 80031f0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80031f4:	4618      	mov	r0, r3
 80031f6:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 80031f8:	2002      	movs	r0, #2
 80031fa:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 80031fc:	2002      	movs	r0, #2
  }
}
 80031fe:	4770      	bx	lr

08003200 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003200:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b20      	cmp	r3, #32
 8003208:	d122      	bne.n	8003250 <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 800320e:	2b01      	cmp	r3, #1
 8003210:	d020      	beq.n	8003254 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8003212:	2301      	movs	r3, #1
 8003214:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003218:	2324      	movs	r3, #36	; 0x24
 800321a:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800321e:	6802      	ldr	r2, [r0, #0]
 8003220:	6813      	ldr	r3, [r2, #0]
 8003222:	f023 0301 	bic.w	r3, r3, #1
 8003226:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003228:	6802      	ldr	r2, [r0, #0]
 800322a:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800322c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003230:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003234:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003236:	6802      	ldr	r2, [r0, #0]
 8003238:	6813      	ldr	r3, [r2, #0]
 800323a:	f043 0301 	orr.w	r3, r3, #1
 800323e:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003240:	2320      	movs	r3, #32
 8003242:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003246:	2300      	movs	r3, #0
 8003248:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 800324c:	4618      	mov	r0, r3
 800324e:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8003250:	2002      	movs	r0, #2
 8003252:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8003254:	2002      	movs	r0, #2
  }
}
 8003256:	4770      	bx	lr

08003258 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003258:	4a02      	ldr	r2, [pc, #8]	; (8003264 <HAL_PWR_EnableBkUpAccess+0xc>)
 800325a:	6813      	ldr	r3, [r2, #0]
 800325c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003260:	6013      	str	r3, [r2, #0]
}
 8003262:	4770      	bx	lr
 8003264:	58000400 	.word	0x58000400

08003268 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003268:	4b02      	ldr	r3, [pc, #8]	; (8003274 <HAL_PWREx_GetVoltageRange+0xc>)
 800326a:	6818      	ldr	r0, [r3, #0]
}
 800326c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	58000400 	.word	0x58000400

08003278 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800327a:	b08d      	sub	sp, #52	; 0x34
 800327c:	4606      	mov	r6, r0
 800327e:	460f      	mov	r7, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8003280:	4c2a      	ldr	r4, [pc, #168]	; (800332c <RCC_SetFlashLatency+0xb4>)
 8003282:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003286:	ad0c      	add	r5, sp, #48	; 0x30
 8003288:	e905 000f 	stmdb	r5, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800328c:	ab05      	add	r3, sp, #20
 800328e:	f104 0210 	add.w	r2, r4, #16
 8003292:	ca07      	ldmia	r2, {r0, r1, r2}
 8003294:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003298:	ad01      	add	r5, sp, #4
 800329a:	341c      	adds	r4, #28
 800329c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80032a0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80032a4:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
 80032a8:	d011      	beq.n	80032ce <RCC_SetFlashLatency+0x56>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80032aa:	2300      	movs	r3, #0
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d822      	bhi.n	80032f6 <RCC_SetFlashLatency+0x7e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80032b0:	aa0c      	add	r2, sp, #48	; 0x30
 80032b2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80032b6:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 80032ba:	42b2      	cmp	r2, r6
 80032bc:	d215      	bcs.n	80032ea <RCC_SetFlashLatency+0x72>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80032be:	3301      	adds	r3, #1
 80032c0:	e7f4      	b.n	80032ac <RCC_SetFlashLatency+0x34>
        latency = FLASH_LATENCY_RANGE[index];
 80032c2:	aa0c      	add	r2, sp, #48	; 0x30
 80032c4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80032c8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
        break;
 80032cc:	e014      	b.n	80032f8 <RCC_SetFlashLatency+0x80>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80032ce:	2300      	movs	r3, #0
 80032d0:	2b03      	cmp	r3, #3
 80032d2:	d808      	bhi.n	80032e6 <RCC_SetFlashLatency+0x6e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80032d4:	aa0c      	add	r2, sp, #48	; 0x30
 80032d6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80032da:	f852 2c10 	ldr.w	r2, [r2, #-16]
 80032de:	42b2      	cmp	r2, r6
 80032e0:	d2ef      	bcs.n	80032c2 <RCC_SetFlashLatency+0x4a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80032e2:	3301      	adds	r3, #1
 80032e4:	e7f4      	b.n	80032d0 <RCC_SetFlashLatency+0x58>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80032e6:	2400      	movs	r4, #0
 80032e8:	e006      	b.n	80032f8 <RCC_SetFlashLatency+0x80>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80032ea:	aa0c      	add	r2, sp, #48	; 0x30
 80032ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80032f0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
        break;
 80032f4:	e000      	b.n	80032f8 <RCC_SetFlashLatency+0x80>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80032f6:	2400      	movs	r4, #0
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 80032f8:	4a0d      	ldr	r2, [pc, #52]	; (8003330 <RCC_SetFlashLatency+0xb8>)
 80032fa:	6813      	ldr	r3, [r2, #0]
 80032fc:	f023 0307 	bic.w	r3, r3, #7
 8003300:	4323      	orrs	r3, r4
 8003302:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003304:	f7fe fcd6 	bl	8001cb4 <HAL_GetTick>
 8003308:	4605      	mov	r5, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800330a:	4b09      	ldr	r3, [pc, #36]	; (8003330 <RCC_SetFlashLatency+0xb8>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0307 	and.w	r3, r3, #7
 8003312:	42a3      	cmp	r3, r4
 8003314:	d006      	beq.n	8003324 <RCC_SetFlashLatency+0xac>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003316:	f7fe fccd 	bl	8001cb4 <HAL_GetTick>
 800331a:	1b40      	subs	r0, r0, r5
 800331c:	2802      	cmp	r0, #2
 800331e:	d9f4      	bls.n	800330a <RCC_SetFlashLatency+0x92>
    {
      return HAL_TIMEOUT;
 8003320:	2003      	movs	r0, #3
 8003322:	e000      	b.n	8003326 <RCC_SetFlashLatency+0xae>
    }
  }
  return HAL_OK;
 8003324:	2000      	movs	r0, #0
}
 8003326:	b00d      	add	sp, #52	; 0x34
 8003328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800332a:	bf00      	nop
 800332c:	0800aa5c 	.word	0x0800aa5c
 8003330:	58004000 	.word	0x58004000

08003334 <RCC_SetFlashLatencyFromMSIRange>:
{
 8003334:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 8003336:	28b0      	cmp	r0, #176	; 0xb0
 8003338:	d819      	bhi.n	800336e <RCC_SetFlashLatencyFromMSIRange+0x3a>
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800333a:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800333e:	4b0d      	ldr	r3, [pc, #52]	; (8003374 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8003340:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003344:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003348:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800334c:	f003 030f 	and.w	r3, r3, #15
 8003350:	4a09      	ldr	r2, [pc, #36]	; (8003378 <RCC_SetFlashLatencyFromMSIRange+0x44>)
 8003352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003356:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800335a:	f7ff ff85 	bl	8003268 <HAL_PWREx_GetVoltageRange>
 800335e:	4b07      	ldr	r3, [pc, #28]	; (800337c <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8003360:	fba3 3404 	umull	r3, r4, r3, r4
 8003364:	4601      	mov	r1, r0
 8003366:	0ca0      	lsrs	r0, r4, #18
 8003368:	f7ff ff86 	bl	8003278 <RCC_SetFlashLatency>
}
 800336c:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800336e:	4b01      	ldr	r3, [pc, #4]	; (8003374 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8003370:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8003372:	e7e7      	b.n	8003344 <RCC_SetFlashLatencyFromMSIRange+0x10>
 8003374:	0800abc8 	.word	0x0800abc8
 8003378:	0800ab68 	.word	0x0800ab68
 800337c:	431bde83 	.word	0x431bde83

08003380 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8003380:	2800      	cmp	r0, #0
 8003382:	f000 836c 	beq.w	8003a5e <HAL_RCC_OscConfig+0x6de>
{
 8003386:	b538      	push	{r3, r4, r5, lr}
 8003388:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800338a:	6803      	ldr	r3, [r0, #0]
 800338c:	f013 0f20 	tst.w	r3, #32
 8003390:	d059      	beq.n	8003446 <HAL_RCC_OscConfig+0xc6>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003392:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003396:	6893      	ldr	r3, [r2, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003398:	68d2      	ldr	r2, [r2, #12]
 800339a:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800339e:	f013 030c 	ands.w	r3, r3, #12
 80033a2:	d01e      	beq.n	80033e2 <HAL_RCC_OscConfig+0x62>
 80033a4:	2b0c      	cmp	r3, #12
 80033a6:	d01a      	beq.n	80033de <HAL_RCC_OscConfig+0x5e>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80033a8:	69e3      	ldr	r3, [r4, #28]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f000 80a7 	beq.w	80034fe <HAL_RCC_OscConfig+0x17e>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80033b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80033b4:	6813      	ldr	r3, [r2, #0]
 80033b6:	f043 0301 	orr.w	r3, r3, #1
 80033ba:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80033bc:	f7fe fc7a 	bl	8001cb4 <HAL_GetTick>
 80033c0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80033c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f013 0f02 	tst.w	r3, #2
 80033cc:	f040 8087 	bne.w	80034de <HAL_RCC_OscConfig+0x15e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80033d0:	f7fe fc70 	bl	8001cb4 <HAL_GetTick>
 80033d4:	1b40      	subs	r0, r0, r5
 80033d6:	2802      	cmp	r0, #2
 80033d8:	d9f3      	bls.n	80033c2 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 80033da:	2003      	movs	r0, #3
 80033dc:	e34c      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80033de:	2a01      	cmp	r2, #1
 80033e0:	d1e2      	bne.n	80033a8 <HAL_RCC_OscConfig+0x28>
 80033e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f013 0f02 	tst.w	r3, #2
 80033ec:	d003      	beq.n	80033f6 <HAL_RCC_OscConfig+0x76>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80033ee:	69e3      	ldr	r3, [r4, #28]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f000 8336 	beq.w	8003a62 <HAL_RCC_OscConfig+0x6e2>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80033f6:	6a60      	ldr	r0, [r4, #36]	; 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80033f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003402:	2bb0      	cmp	r3, #176	; 0xb0
 8003404:	d900      	bls.n	8003408 <HAL_RCC_OscConfig+0x88>
    msiRange = LL_RCC_MSIRANGE_11;
 8003406:	23b0      	movs	r3, #176	; 0xb0
 8003408:	4298      	cmp	r0, r3
 800340a:	d953      	bls.n	80034b4 <HAL_RCC_OscConfig+0x134>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800340c:	f7ff ff92 	bl	8003334 <RCC_SetFlashLatencyFromMSIRange>
 8003410:	2800      	cmp	r0, #0
 8003412:	f040 8328 	bne.w	8003a66 <HAL_RCC_OscConfig+0x6e6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003416:	6a63      	ldr	r3, [r4, #36]	; 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003418:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800341c:	6811      	ldr	r1, [r2, #0]
 800341e:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 8003422:	430b      	orrs	r3, r1
 8003424:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003426:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003428:	6853      	ldr	r3, [r2, #4]
 800342a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800342e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003432:	6053      	str	r3, [r2, #4]
        SystemCoreClockUpdate();
 8003434:	f7fe fa84 	bl	8001940 <SystemCoreClockUpdate>
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003438:	4bc2      	ldr	r3, [pc, #776]	; (8003744 <HAL_RCC_OscConfig+0x3c4>)
 800343a:	6818      	ldr	r0, [r3, #0]
 800343c:	f7fe f9f0 	bl	8001820 <HAL_InitTick>
 8003440:	2800      	cmp	r0, #0
 8003442:	f040 8312 	bne.w	8003a6a <HAL_RCC_OscConfig+0x6ea>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	f013 0f01 	tst.w	r3, #1
 800344c:	d079      	beq.n	8003542 <HAL_RCC_OscConfig+0x1c2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800344e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003452:	6893      	ldr	r3, [r2, #8]
 8003454:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003458:	68d2      	ldr	r2, [r2, #12]
 800345a:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800345e:	2b08      	cmp	r3, #8
 8003460:	d065      	beq.n	800352e <HAL_RCC_OscConfig+0x1ae>
 8003462:	2b0c      	cmp	r3, #12
 8003464:	d061      	beq.n	800352a <HAL_RCC_OscConfig+0x1aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003466:	6863      	ldr	r3, [r4, #4]
 8003468:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800346c:	f000 8093 	beq.w	8003596 <HAL_RCC_OscConfig+0x216>
 8003470:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003474:	f000 8096 	beq.w	80035a4 <HAL_RCC_OscConfig+0x224>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003482:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800348a:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800348c:	6863      	ldr	r3, [r4, #4]
 800348e:	2b00      	cmp	r3, #0
 8003490:	f000 8093 	beq.w	80035ba <HAL_RCC_OscConfig+0x23a>
        tickstart = HAL_GetTick();
 8003494:	f7fe fc0e 	bl	8001cb4 <HAL_GetTick>
 8003498:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800349a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80034a4:	d14d      	bne.n	8003542 <HAL_RCC_OscConfig+0x1c2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a6:	f7fe fc05 	bl	8001cb4 <HAL_GetTick>
 80034aa:	1b40      	subs	r0, r0, r5
 80034ac:	2864      	cmp	r0, #100	; 0x64
 80034ae:	d9f4      	bls.n	800349a <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 80034b0:	2003      	movs	r0, #3
 80034b2:	e2e1      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80034b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034b8:	6813      	ldr	r3, [r2, #0]
 80034ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80034be:	4318      	orrs	r0, r3
 80034c0:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034c2:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80034c4:	6853      	ldr	r3, [r2, #4]
 80034c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034ca:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80034ce:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034d0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80034d2:	f7ff ff2f 	bl	8003334 <RCC_SetFlashLatencyFromMSIRange>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d0ac      	beq.n	8003434 <HAL_RCC_OscConfig+0xb4>
            return HAL_ERROR;
 80034da:	2001      	movs	r0, #1
 80034dc:	e2cc      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034de:	6a63      	ldr	r3, [r4, #36]	; 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 80034e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034e4:	6811      	ldr	r1, [r2, #0]
 80034e6:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
 80034ea:	430b      	orrs	r3, r1
 80034ec:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034ee:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80034f0:	6853      	ldr	r3, [r2, #4]
 80034f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80034fa:	6053      	str	r3, [r2, #4]
 80034fc:	e7a3      	b.n	8003446 <HAL_RCC_OscConfig+0xc6>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80034fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003502:	6813      	ldr	r3, [r2, #0]
 8003504:	f023 0301 	bic.w	r3, r3, #1
 8003508:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800350a:	f7fe fbd3 	bl	8001cb4 <HAL_GetTick>
 800350e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003510:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f013 0f02 	tst.w	r3, #2
 800351a:	d094      	beq.n	8003446 <HAL_RCC_OscConfig+0xc6>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800351c:	f7fe fbca 	bl	8001cb4 <HAL_GetTick>
 8003520:	1b40      	subs	r0, r0, r5
 8003522:	2802      	cmp	r0, #2
 8003524:	d9f4      	bls.n	8003510 <HAL_RCC_OscConfig+0x190>
            return HAL_TIMEOUT;
 8003526:	2003      	movs	r0, #3
 8003528:	e2a6      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800352a:	2a03      	cmp	r2, #3
 800352c:	d19b      	bne.n	8003466 <HAL_RCC_OscConfig+0xe6>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800352e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003538:	d003      	beq.n	8003542 <HAL_RCC_OscConfig+0x1c2>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800353a:	6863      	ldr	r3, [r4, #4]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 8296 	beq.w	8003a6e <HAL_RCC_OscConfig+0x6ee>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	f013 0f02 	tst.w	r3, #2
 8003548:	d05c      	beq.n	8003604 <HAL_RCC_OscConfig+0x284>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800354a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800354e:	6893      	ldr	r3, [r2, #8]
 8003550:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003554:	68d2      	ldr	r2, [r2, #12]
 8003556:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800355a:	2b04      	cmp	r3, #4
 800355c:	d03f      	beq.n	80035de <HAL_RCC_OscConfig+0x25e>
 800355e:	2b0c      	cmp	r3, #12
 8003560:	d03b      	beq.n	80035da <HAL_RCC_OscConfig+0x25a>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003562:	68e3      	ldr	r3, [r4, #12]
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 8083 	beq.w	8003670 <HAL_RCC_OscConfig+0x2f0>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800356a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800356e:	6813      	ldr	r3, [r2, #0]
 8003570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003574:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003576:	f7fe fb9d 	bl	8001cb4 <HAL_GetTick>
 800357a:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800357c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003586:	d169      	bne.n	800365c <HAL_RCC_OscConfig+0x2dc>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003588:	f7fe fb94 	bl	8001cb4 <HAL_GetTick>
 800358c:	1b40      	subs	r0, r0, r5
 800358e:	2802      	cmp	r0, #2
 8003590:	d9f4      	bls.n	800357c <HAL_RCC_OscConfig+0x1fc>
            return HAL_TIMEOUT;
 8003592:	2003      	movs	r0, #3
 8003594:	e270      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003596:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800359a:	6813      	ldr	r3, [r2, #0]
 800359c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a0:	6013      	str	r3, [r2, #0]
 80035a2:	e773      	b.n	800348c <HAL_RCC_OscConfig+0x10c>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 80035a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80035ae:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	e768      	b.n	800348c <HAL_RCC_OscConfig+0x10c>
        tickstart = HAL_GetTick();
 80035ba:	f7fe fb7b 	bl	8001cb4 <HAL_GetTick>
 80035be:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80035c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80035ca:	d0ba      	beq.n	8003542 <HAL_RCC_OscConfig+0x1c2>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035cc:	f7fe fb72 	bl	8001cb4 <HAL_GetTick>
 80035d0:	1b40      	subs	r0, r0, r5
 80035d2:	2864      	cmp	r0, #100	; 0x64
 80035d4:	d9f4      	bls.n	80035c0 <HAL_RCC_OscConfig+0x240>
            return HAL_TIMEOUT;
 80035d6:	2003      	movs	r0, #3
 80035d8:	e24e      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80035da:	2a02      	cmp	r2, #2
 80035dc:	d1c1      	bne.n	8003562 <HAL_RCC_OscConfig+0x1e2>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80035de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80035e8:	d003      	beq.n	80035f2 <HAL_RCC_OscConfig+0x272>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035ea:	68e3      	ldr	r3, [r4, #12]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f000 8240 	beq.w	8003a72 <HAL_RCC_OscConfig+0x6f2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f2:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80035f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80035f8:	6853      	ldr	r3, [r2, #4]
 80035fa:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80035fe:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003602:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	f013 0f18 	tst.w	r3, #24
 800360a:	f000 80e5 	beq.w	80037d8 <HAL_RCC_OscConfig+0x458>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800360e:	6962      	ldr	r2, [r4, #20]
 8003610:	2a00      	cmp	r2, #0
 8003612:	f000 80af 	beq.w	8003774 <HAL_RCC_OscConfig+0x3f4>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8003616:	f013 0f10 	tst.w	r3, #16
 800361a:	d07a      	beq.n	8003712 <HAL_RCC_OscConfig+0x392>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800361c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003620:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003624:	f013 0f02 	tst.w	r3, #2
 8003628:	d138      	bne.n	800369c <HAL_RCC_OscConfig+0x31c>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800362a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800362e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003632:	f043 0301 	orr.w	r3, r3, #1
 8003636:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 800363a:	f7fe fb3b 	bl	8001cb4 <HAL_GetTick>
 800363e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003640:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003644:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003648:	f013 0f02 	tst.w	r3, #2
 800364c:	d126      	bne.n	800369c <HAL_RCC_OscConfig+0x31c>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800364e:	f7fe fb31 	bl	8001cb4 <HAL_GetTick>
 8003652:	1b40      	subs	r0, r0, r5
 8003654:	2802      	cmp	r0, #2
 8003656:	d9f3      	bls.n	8003640 <HAL_RCC_OscConfig+0x2c0>
              return HAL_TIMEOUT;
 8003658:	2003      	movs	r0, #3
 800365a:	e20d      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365c:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800365e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003662:	6853      	ldr	r3, [r2, #4]
 8003664:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003668:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800366c:	6053      	str	r3, [r2, #4]
 800366e:	e7c9      	b.n	8003604 <HAL_RCC_OscConfig+0x284>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003670:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003674:	6813      	ldr	r3, [r2, #0]
 8003676:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800367a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800367c:	f7fe fb1a 	bl	8001cb4 <HAL_GetTick>
 8003680:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003682:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800368c:	d0ba      	beq.n	8003604 <HAL_RCC_OscConfig+0x284>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368e:	f7fe fb11 	bl	8001cb4 <HAL_GetTick>
 8003692:	1b40      	subs	r0, r0, r5
 8003694:	2802      	cmp	r0, #2
 8003696:	d9f4      	bls.n	8003682 <HAL_RCC_OscConfig+0x302>
            return HAL_TIMEOUT;
 8003698:	2003      	movs	r0, #3
 800369a:	e1ed      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800369c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80036a0:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80036a4:	f043 0304 	orr.w	r3, r3, #4
 80036a8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        tickstart = HAL_GetTick();
 80036ac:	f7fe fb02 	bl	8001cb4 <HAL_GetTick>
 80036b0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80036b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036ba:	f013 0f08 	tst.w	r3, #8
 80036be:	d106      	bne.n	80036ce <HAL_RCC_OscConfig+0x34e>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80036c0:	f7fe faf8 	bl	8001cb4 <HAL_GetTick>
 80036c4:	1b40      	subs	r0, r0, r5
 80036c6:	2803      	cmp	r0, #3
 80036c8:	d9f3      	bls.n	80036b2 <HAL_RCC_OscConfig+0x332>
            return HAL_TIMEOUT;
 80036ca:	2003      	movs	r0, #3
 80036cc:	e1d4      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80036ce:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 80036d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80036d4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80036d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80036dc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80036e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80036e4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80036e8:	f023 0301 	bic.w	r3, r3, #1
 80036ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        tickstart = HAL_GetTick();
 80036f0:	f7fe fae0 	bl	8001cb4 <HAL_GetTick>
 80036f4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80036f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80036fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80036fe:	f013 0f02 	tst.w	r3, #2
 8003702:	d069      	beq.n	80037d8 <HAL_RCC_OscConfig+0x458>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003704:	f7fe fad6 	bl	8001cb4 <HAL_GetTick>
 8003708:	1b40      	subs	r0, r0, r5
 800370a:	2802      	cmp	r0, #2
 800370c:	d9f3      	bls.n	80036f6 <HAL_RCC_OscConfig+0x376>
            return HAL_TIMEOUT;
 800370e:	2003      	movs	r0, #3
 8003710:	e1b2      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003712:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003716:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800371a:	f043 0301 	orr.w	r3, r3, #1
 800371e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
        tickstart = HAL_GetTick();
 8003722:	f7fe fac7 	bl	8001cb4 <HAL_GetTick>
 8003726:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800372c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003730:	f013 0f02 	tst.w	r3, #2
 8003734:	d108      	bne.n	8003748 <HAL_RCC_OscConfig+0x3c8>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003736:	f7fe fabd 	bl	8001cb4 <HAL_GetTick>
 800373a:	1b40      	subs	r0, r0, r5
 800373c:	2802      	cmp	r0, #2
 800373e:	d9f3      	bls.n	8003728 <HAL_RCC_OscConfig+0x3a8>
            return HAL_TIMEOUT;
 8003740:	2003      	movs	r0, #3
 8003742:	e199      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
 8003744:	20000018 	.word	0x20000018
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003748:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800374c:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8003750:	f023 0304 	bic.w	r3, r3, #4
 8003754:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003758:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800375c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003760:	f013 0f08 	tst.w	r3, #8
 8003764:	d038      	beq.n	80037d8 <HAL_RCC_OscConfig+0x458>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003766:	f7fe faa5 	bl	8001cb4 <HAL_GetTick>
 800376a:	1b40      	subs	r0, r0, r5
 800376c:	2803      	cmp	r0, #3
 800376e:	d9f3      	bls.n	8003758 <HAL_RCC_OscConfig+0x3d8>
            return HAL_TIMEOUT;
 8003770:	2003      	movs	r0, #3
 8003772:	e181      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003774:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003778:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800377c:	f023 0304 	bic.w	r3, r3, #4
 8003780:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8003784:	f7fe fa96 	bl	8001cb4 <HAL_GetTick>
 8003788:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800378a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800378e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003792:	f013 0f08 	tst.w	r3, #8
 8003796:	d006      	beq.n	80037a6 <HAL_RCC_OscConfig+0x426>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003798:	f7fe fa8c 	bl	8001cb4 <HAL_GetTick>
 800379c:	1b40      	subs	r0, r0, r5
 800379e:	2803      	cmp	r0, #3
 80037a0:	d9f3      	bls.n	800378a <HAL_RCC_OscConfig+0x40a>
          return HAL_TIMEOUT;
 80037a2:	2003      	movs	r0, #3
 80037a4:	e168      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80037a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80037aa:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80037ae:	f023 0301 	bic.w	r3, r3, #1
 80037b2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80037b6:	f7fe fa7d 	bl	8001cb4 <HAL_GetTick>
 80037ba:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80037bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037c4:	f013 0f02 	tst.w	r3, #2
 80037c8:	d006      	beq.n	80037d8 <HAL_RCC_OscConfig+0x458>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80037ca:	f7fe fa73 	bl	8001cb4 <HAL_GetTick>
 80037ce:	1b40      	subs	r0, r0, r5
 80037d0:	2802      	cmp	r0, #2
 80037d2:	d9f3      	bls.n	80037bc <HAL_RCC_OscConfig+0x43c>
          return HAL_TIMEOUT;
 80037d4:	2003      	movs	r0, #3
 80037d6:	e14f      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037d8:	6823      	ldr	r3, [r4, #0]
 80037da:	f013 0f04 	tst.w	r3, #4
 80037de:	d068      	beq.n	80038b2 <HAL_RCC_OscConfig+0x532>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037e0:	4baa      	ldr	r3, [pc, #680]	; (8003a8c <HAL_RCC_OscConfig+0x70c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80037e8:	d027      	beq.n	800383a <HAL_RCC_OscConfig+0x4ba>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037ea:	68a3      	ldr	r3, [r4, #8]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d035      	beq.n	800385c <HAL_RCC_OscConfig+0x4dc>
 80037f0:	2b05      	cmp	r3, #5
 80037f2:	d03c      	beq.n	800386e <HAL_RCC_OscConfig+0x4ee>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80037f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80037f8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80037fc:	f022 0201 	bic.w	r2, r2, #1
 8003800:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003804:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003808:	f022 0204 	bic.w	r2, r2, #4
 800380c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003810:	68a3      	ldr	r3, [r4, #8]
 8003812:	b3db      	cbz	r3, 800388c <HAL_RCC_OscConfig+0x50c>
      tickstart = HAL_GetTick();
 8003814:	f7fe fa4e 	bl	8001cb4 <HAL_GetTick>
 8003818:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800381a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800381e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003822:	f013 0f02 	tst.w	r3, #2
 8003826:	d144      	bne.n	80038b2 <HAL_RCC_OscConfig+0x532>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003828:	f7fe fa44 	bl	8001cb4 <HAL_GetTick>
 800382c:	1b40      	subs	r0, r0, r5
 800382e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003832:	4298      	cmp	r0, r3
 8003834:	d9f1      	bls.n	800381a <HAL_RCC_OscConfig+0x49a>
          return HAL_TIMEOUT;
 8003836:	2003      	movs	r0, #3
 8003838:	e11e      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
      HAL_PWR_EnableBkUpAccess();
 800383a:	f7ff fd0d 	bl	8003258 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 800383e:	f7fe fa39 	bl	8001cb4 <HAL_GetTick>
 8003842:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003844:	4b91      	ldr	r3, [pc, #580]	; (8003a8c <HAL_RCC_OscConfig+0x70c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f413 7f80 	tst.w	r3, #256	; 0x100
 800384c:	d1cd      	bne.n	80037ea <HAL_RCC_OscConfig+0x46a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800384e:	f7fe fa31 	bl	8001cb4 <HAL_GetTick>
 8003852:	1b40      	subs	r0, r0, r5
 8003854:	2802      	cmp	r0, #2
 8003856:	d9f5      	bls.n	8003844 <HAL_RCC_OscConfig+0x4c4>
          return HAL_TIMEOUT;
 8003858:	2003      	movs	r0, #3
 800385a:	e10d      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800385c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003860:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003864:	f043 0301 	orr.w	r3, r3, #1
 8003868:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800386c:	e7d0      	b.n	8003810 <HAL_RCC_OscConfig+0x490>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800386e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003872:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003876:	f042 0204 	orr.w	r2, r2, #4
 800387a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800387e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003882:	f042 0201 	orr.w	r2, r2, #1
 8003886:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800388a:	e7c1      	b.n	8003810 <HAL_RCC_OscConfig+0x490>
      tickstart = HAL_GetTick();
 800388c:	f7fe fa12 	bl	8001cb4 <HAL_GetTick>
 8003890:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003892:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800389a:	f013 0f02 	tst.w	r3, #2
 800389e:	d008      	beq.n	80038b2 <HAL_RCC_OscConfig+0x532>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038a0:	f7fe fa08 	bl	8001cb4 <HAL_GetTick>
 80038a4:	1b40      	subs	r0, r0, r5
 80038a6:	f241 3388 	movw	r3, #5000	; 0x1388
 80038aa:	4298      	cmp	r0, r3
 80038ac:	d9f1      	bls.n	8003892 <HAL_RCC_OscConfig+0x512>
          return HAL_TIMEOUT;
 80038ae:	2003      	movs	r0, #3
 80038b0:	e0e2      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038b2:	6823      	ldr	r3, [r4, #0]
 80038b4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80038b8:	d033      	beq.n	8003922 <HAL_RCC_OscConfig+0x5a2>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038ba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80038bc:	b1c3      	cbz	r3, 80038f0 <HAL_RCC_OscConfig+0x570>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80038be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038c2:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80038c6:	f043 0301 	orr.w	r3, r3, #1
 80038ca:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 80038ce:	f7fe f9f1 	bl	8001cb4 <HAL_GetTick>
 80038d2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80038d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80038dc:	f013 0f02 	tst.w	r3, #2
 80038e0:	d11f      	bne.n	8003922 <HAL_RCC_OscConfig+0x5a2>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038e2:	f7fe f9e7 	bl	8001cb4 <HAL_GetTick>
 80038e6:	1b40      	subs	r0, r0, r5
 80038e8:	2802      	cmp	r0, #2
 80038ea:	d9f3      	bls.n	80038d4 <HAL_RCC_OscConfig+0x554>
          return HAL_TIMEOUT;
 80038ec:	2003      	movs	r0, #3
 80038ee:	e0c3      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80038f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038f4:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 80038f8:	f023 0301 	bic.w	r3, r3, #1
 80038fc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8003900:	f7fe f9d8 	bl	8001cb4 <HAL_GetTick>
 8003904:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8003906:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800390a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800390e:	f013 0f02 	tst.w	r3, #2
 8003912:	d006      	beq.n	8003922 <HAL_RCC_OscConfig+0x5a2>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003914:	f7fe f9ce 	bl	8001cb4 <HAL_GetTick>
 8003918:	1b40      	subs	r0, r0, r5
 800391a:	2802      	cmp	r0, #2
 800391c:	d9f3      	bls.n	8003906 <HAL_RCC_OscConfig+0x586>
          return HAL_TIMEOUT;
 800391e:	2003      	movs	r0, #3
 8003920:	e0aa      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003922:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003924:	2b00      	cmp	r3, #0
 8003926:	f000 80a6 	beq.w	8003a76 <HAL_RCC_OscConfig+0x6f6>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800392a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800392e:	6892      	ldr	r2, [r2, #8]
 8003930:	f002 020c 	and.w	r2, r2, #12
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003934:	2a0c      	cmp	r2, #12
 8003936:	d063      	beq.n	8003a00 <HAL_RCC_OscConfig+0x680>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003938:	2b02      	cmp	r3, #2
 800393a:	d020      	beq.n	800397e <HAL_RCC_OscConfig+0x5fe>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800393c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003946:	601a      	str	r2, [r3, #0]
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8003948:	68da      	ldr	r2, [r3, #12]
 800394a:	f022 0203 	bic.w	r2, r2, #3
 800394e:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8003950:	68da      	ldr	r2, [r3, #12]
 8003952:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8003956:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800395a:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 800395c:	f7fe f9aa 	bl	8001cb4 <HAL_GetTick>
 8003960:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003962:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800396c:	f000 8087 	beq.w	8003a7e <HAL_RCC_OscConfig+0x6fe>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003970:	f7fe f9a0 	bl	8001cb4 <HAL_GetTick>
 8003974:	1b00      	subs	r0, r0, r4
 8003976:	2802      	cmp	r0, #2
 8003978:	d9f3      	bls.n	8003962 <HAL_RCC_OscConfig+0x5e2>
            return HAL_TIMEOUT;
 800397a:	2003      	movs	r0, #3
 800397c:	e07c      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800397e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003982:	6813      	ldr	r3, [r2, #0]
 8003984:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003988:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800398a:	f7fe f993 	bl	8001cb4 <HAL_GetTick>
 800398e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003990:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800399a:	d006      	beq.n	80039aa <HAL_RCC_OscConfig+0x62a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800399c:	f7fe f98a 	bl	8001cb4 <HAL_GetTick>
 80039a0:	1b40      	subs	r0, r0, r5
 80039a2:	2802      	cmp	r0, #2
 80039a4:	d9f4      	bls.n	8003990 <HAL_RCC_OscConfig+0x610>
            return HAL_TIMEOUT;
 80039a6:	2003      	movs	r0, #3
 80039a8:	e066      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80039aa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80039ae:	68d3      	ldr	r3, [r2, #12]
 80039b0:	4937      	ldr	r1, [pc, #220]	; (8003a90 <HAL_RCC_OscConfig+0x710>)
 80039b2:	4019      	ands	r1, r3
 80039b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80039b6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80039b8:	4303      	orrs	r3, r0
 80039ba:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80039bc:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 80039c0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80039c2:	4303      	orrs	r3, r0
 80039c4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80039c6:	4303      	orrs	r3, r0
 80039c8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80039ca:	4303      	orrs	r3, r0
 80039cc:	430b      	orrs	r3, r1
 80039ce:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80039d0:	6813      	ldr	r3, [r2, #0]
 80039d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039d6:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039d8:	68d3      	ldr	r3, [r2, #12]
 80039da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039de:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80039e0:	f7fe f968 	bl	8001cb4 <HAL_GetTick>
 80039e4:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80039e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80039f0:	d143      	bne.n	8003a7a <HAL_RCC_OscConfig+0x6fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f2:	f7fe f95f 	bl	8001cb4 <HAL_GetTick>
 80039f6:	1b00      	subs	r0, r0, r4
 80039f8:	2802      	cmp	r0, #2
 80039fa:	d9f4      	bls.n	80039e6 <HAL_RCC_OscConfig+0x666>
            return HAL_TIMEOUT;
 80039fc:	2003      	movs	r0, #3
 80039fe:	e03b      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d03e      	beq.n	8003a82 <HAL_RCC_OscConfig+0x702>
        uint32_t pllcfgr = RCC->PLLCFGR;
 8003a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003a08:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a0a:	f003 0103 	and.w	r1, r3, #3
 8003a0e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003a10:	4291      	cmp	r1, r2
 8003a12:	d001      	beq.n	8003a18 <HAL_RCC_OscConfig+0x698>
          return HAL_ERROR;
 8003a14:	2001      	movs	r0, #1
 8003a16:	e02f      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a18:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003a1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
        if ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1e:	428a      	cmp	r2, r1
 8003a20:	d001      	beq.n	8003a26 <HAL_RCC_OscConfig+0x6a6>
          return HAL_ERROR;
 8003a22:	2001      	movs	r0, #1
 8003a24:	e028      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003a26:	f3c3 2206 	ubfx	r2, r3, #8, #7
 8003a2a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003a2c:	428a      	cmp	r2, r1
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_OscConfig+0x6b4>
          return HAL_ERROR;
 8003a30:	2001      	movs	r0, #1
 8003a32:	e021      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a34:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8003a38:	6be1      	ldr	r1, [r4, #60]	; 0x3c
            ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003a3a:	428a      	cmp	r2, r1
 8003a3c:	d001      	beq.n	8003a42 <HAL_RCC_OscConfig+0x6c2>
          return HAL_ERROR;
 8003a3e:	2001      	movs	r0, #1
 8003a40:	e01a      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003a42:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8003a46:	6c21      	ldr	r1, [r4, #64]	; 0x40
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003a48:	428a      	cmp	r2, r1
 8003a4a:	d001      	beq.n	8003a50 <HAL_RCC_OscConfig+0x6d0>
          return HAL_ERROR;
 8003a4c:	2001      	movs	r0, #1
 8003a4e:	e013      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003a50:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8003a54:	6c62      	ldr	r2, [r4, #68]	; 0x44
            (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d015      	beq.n	8003a86 <HAL_RCC_OscConfig+0x706>
          return HAL_ERROR;
 8003a5a:	2001      	movs	r0, #1
 8003a5c:	e00c      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
    return HAL_ERROR;
 8003a5e:	2001      	movs	r0, #1
}
 8003a60:	4770      	bx	lr
        return HAL_ERROR;
 8003a62:	2001      	movs	r0, #1
 8003a64:	e008      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
            return HAL_ERROR;
 8003a66:	2001      	movs	r0, #1
 8003a68:	e006      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
          return HAL_ERROR;
 8003a6a:	2001      	movs	r0, #1
 8003a6c:	e004      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        return HAL_ERROR;
 8003a6e:	2001      	movs	r0, #1
 8003a70:	e002      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        return HAL_ERROR;
 8003a72:	2001      	movs	r0, #1
 8003a74:	e000      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  return HAL_OK;
 8003a76:	2000      	movs	r0, #0
}
 8003a78:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	e7fc      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
 8003a7e:	2000      	movs	r0, #0
 8003a80:	e7fa      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
        return HAL_ERROR;
 8003a82:	2001      	movs	r0, #1
 8003a84:	e7f8      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
  return HAL_OK;
 8003a86:	2000      	movs	r0, #0
 8003a88:	e7f6      	b.n	8003a78 <HAL_RCC_OscConfig+0x6f8>
 8003a8a:	bf00      	nop
 8003a8c:	58000400 	.word	0x58000400
 8003a90:	11c1808c 	.word	0x11c1808c

08003a94 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003a94:	2800      	cmp	r0, #0
 8003a96:	f000 8127 	beq.w	8003ce8 <HAL_RCC_ClockConfig+0x254>
{
 8003a9a:	b570      	push	{r4, r5, r6, lr}
 8003a9c:	4604      	mov	r4, r0
 8003a9e:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003aa0:	4b92      	ldr	r3, [pc, #584]	; (8003cec <HAL_RCC_ClockConfig+0x258>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	428b      	cmp	r3, r1
 8003aaa:	d32d      	bcc.n	8003b08 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003aac:	6823      	ldr	r3, [r4, #0]
 8003aae:	f013 0f02 	tst.w	r3, #2
 8003ab2:	d13f      	bne.n	8003b34 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	f013 0f20 	tst.w	r3, #32
 8003aba:	d153      	bne.n	8003b64 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8003abc:	6823      	ldr	r3, [r4, #0]
 8003abe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003ac2:	d16a      	bne.n	8003b9a <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac4:	6823      	ldr	r3, [r4, #0]
 8003ac6:	f013 0f04 	tst.w	r3, #4
 8003aca:	f040 8083 	bne.w	8003bd4 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ace:	6823      	ldr	r3, [r4, #0]
 8003ad0:	f013 0f08 	tst.w	r3, #8
 8003ad4:	f040 8097 	bne.w	8003c06 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ad8:	6823      	ldr	r3, [r4, #0]
 8003ada:	f013 0f01 	tst.w	r3, #1
 8003ade:	f000 80e0 	beq.w	8003ca2 <HAL_RCC_ClockConfig+0x20e>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ae2:	6863      	ldr	r3, [r4, #4]
 8003ae4:	2b02      	cmp	r3, #2
 8003ae6:	f000 80a8 	beq.w	8003c3a <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aea:	2b03      	cmp	r3, #3
 8003aec:	f000 80c9 	beq.w	8003c82 <HAL_RCC_ClockConfig+0x1ee>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	f040 80ce 	bne.w	8003c92 <HAL_RCC_ClockConfig+0x1fe>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003af6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	f012 0f02 	tst.w	r2, #2
 8003b00:	f040 80a1 	bne.w	8003c46 <HAL_RCC_ClockConfig+0x1b2>
        return HAL_ERROR;
 8003b04:	2001      	movs	r0, #1
 8003b06:	e0ee      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b08:	4a78      	ldr	r2, [pc, #480]	; (8003cec <HAL_RCC_ClockConfig+0x258>)
 8003b0a:	6813      	ldr	r3, [r2, #0]
 8003b0c:	f023 0307 	bic.w	r3, r3, #7
 8003b10:	430b      	orrs	r3, r1
 8003b12:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003b14:	f7fe f8ce 	bl	8001cb4 <HAL_GetTick>
 8003b18:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b1a:	4b74      	ldr	r3, [pc, #464]	; (8003cec <HAL_RCC_ClockConfig+0x258>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	42ab      	cmp	r3, r5
 8003b24:	d0c2      	beq.n	8003aac <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003b26:	f7fe f8c5 	bl	8001cb4 <HAL_GetTick>
 8003b2a:	1b80      	subs	r0, r0, r6
 8003b2c:	2802      	cmp	r0, #2
 8003b2e:	d9f4      	bls.n	8003b1a <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8003b30:	2003      	movs	r0, #3
 8003b32:	e0d8      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003b34:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003b36:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b3a:	688a      	ldr	r2, [r1, #8]
 8003b3c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003b40:	4313      	orrs	r3, r2
 8003b42:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003b44:	f7fe f8b6 	bl	8001cb4 <HAL_GetTick>
 8003b48:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8003b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003b54:	d1ae      	bne.n	8003ab4 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003b56:	f7fe f8ad 	bl	8001cb4 <HAL_GetTick>
 8003b5a:	1b80      	subs	r0, r0, r6
 8003b5c:	2802      	cmp	r0, #2
 8003b5e:	d9f4      	bls.n	8003b4a <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8003b60:	2003      	movs	r0, #3
 8003b62:	e0c0      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8003b64:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003b66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b6a:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 8003b6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003b72:	4313      	orrs	r3, r2
 8003b74:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8003b78:	f7fe f89c 	bl	8001cb4 <HAL_GetTick>
 8003b7c:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8003b7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b82:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003b86:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003b8a:	d197      	bne.n	8003abc <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003b8c:	f7fe f892 	bl	8001cb4 <HAL_GetTick>
 8003b90:	1b80      	subs	r0, r0, r6
 8003b92:	2802      	cmp	r0, #2
 8003b94:	d9f3      	bls.n	8003b7e <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8003b96:	2003      	movs	r0, #3
 8003b98:	e0a5      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8003b9a:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003b9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ba0:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8003ba4:	f023 030f 	bic.w	r3, r3, #15
 8003ba8:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8003bac:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 8003bb0:	f7fe f880 	bl	8001cb4 <HAL_GetTick>
 8003bb4:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8003bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bba:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003bbe:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003bc2:	f47f af7f 	bne.w	8003ac4 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003bc6:	f7fe f875 	bl	8001cb4 <HAL_GetTick>
 8003bca:	1b80      	subs	r0, r0, r6
 8003bcc:	2802      	cmp	r0, #2
 8003bce:	d9f2      	bls.n	8003bb6 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8003bd0:	2003      	movs	r0, #3
 8003bd2:	e088      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003bd4:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003bd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bda:	688a      	ldr	r2, [r1, #8]
 8003bdc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003be0:	4313      	orrs	r3, r2
 8003be2:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003be4:	f7fe f866 	bl	8001cb4 <HAL_GetTick>
 8003be8:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8003bea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bee:	689b      	ldr	r3, [r3, #8]
 8003bf0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003bf4:	f47f af6b 	bne.w	8003ace <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003bf8:	f7fe f85c 	bl	8001cb4 <HAL_GetTick>
 8003bfc:	1b80      	subs	r0, r0, r6
 8003bfe:	2802      	cmp	r0, #2
 8003c00:	d9f3      	bls.n	8003bea <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8003c02:	2003      	movs	r0, #3
 8003c04:	e06f      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8003c06:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003c08:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c0c:	6893      	ldr	r3, [r2, #8]
 8003c0e:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003c12:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003c16:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8003c18:	f7fe f84c 	bl	8001cb4 <HAL_GetTick>
 8003c1c:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8003c1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8003c28:	f47f af56 	bne.w	8003ad8 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003c2c:	f7fe f842 	bl	8001cb4 <HAL_GetTick>
 8003c30:	1b80      	subs	r0, r0, r6
 8003c32:	2802      	cmp	r0, #2
 8003c34:	d9f3      	bls.n	8003c1e <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8003c36:	2003      	movs	r0, #3
 8003c38:	e055      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003c3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c3e:	6812      	ldr	r2, [r2, #0]
 8003c40:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003c44:	d01b      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x1ea>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003c46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c4a:	688a      	ldr	r2, [r1, #8]
 8003c4c:	f022 0203 	bic.w	r2, r2, #3
 8003c50:	4313      	orrs	r3, r2
 8003c52:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003c54:	f7fe f82e 	bl	8001cb4 <HAL_GetTick>
 8003c58:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003c5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c64:	6862      	ldr	r2, [r4, #4]
 8003c66:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003c6a:	d01a      	beq.n	8003ca2 <HAL_RCC_ClockConfig+0x20e>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c6c:	f7fe f822 	bl	8001cb4 <HAL_GetTick>
 8003c70:	1b80      	subs	r0, r0, r6
 8003c72:	f241 3388 	movw	r3, #5000	; 0x1388
 8003c76:	4298      	cmp	r0, r3
 8003c78:	d9ef      	bls.n	8003c5a <HAL_RCC_ClockConfig+0x1c6>
        return HAL_TIMEOUT;
 8003c7a:	2003      	movs	r0, #3
 8003c7c:	e033      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
        return HAL_ERROR;
 8003c7e:	2001      	movs	r0, #1
 8003c80:	e031      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8003c82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c86:	6812      	ldr	r2, [r2, #0]
 8003c88:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003c8c:	d1db      	bne.n	8003c46 <HAL_RCC_ClockConfig+0x1b2>
        return HAL_ERROR;
 8003c8e:	2001      	movs	r0, #1
 8003c90:	e029      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003c92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c96:	6812      	ldr	r2, [r2, #0]
 8003c98:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8003c9c:	d1d3      	bne.n	8003c46 <HAL_RCC_ClockConfig+0x1b2>
        return HAL_ERROR;
 8003c9e:	2001      	movs	r0, #1
 8003ca0:	e021      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca2:	4b12      	ldr	r3, [pc, #72]	; (8003cec <HAL_RCC_ClockConfig+0x258>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	42ab      	cmp	r3, r5
 8003cac:	d915      	bls.n	8003cda <HAL_RCC_ClockConfig+0x246>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cae:	4a0f      	ldr	r2, [pc, #60]	; (8003cec <HAL_RCC_ClockConfig+0x258>)
 8003cb0:	6813      	ldr	r3, [r2, #0]
 8003cb2:	f023 0307 	bic.w	r3, r3, #7
 8003cb6:	432b      	orrs	r3, r5
 8003cb8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003cba:	f7fd fffb 	bl	8001cb4 <HAL_GetTick>
 8003cbe:	4604      	mov	r4, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cc0:	4b0a      	ldr	r3, [pc, #40]	; (8003cec <HAL_RCC_ClockConfig+0x258>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0307 	and.w	r3, r3, #7
 8003cc8:	42ab      	cmp	r3, r5
 8003cca:	d006      	beq.n	8003cda <HAL_RCC_ClockConfig+0x246>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003ccc:	f7fd fff2 	bl	8001cb4 <HAL_GetTick>
 8003cd0:	1b00      	subs	r0, r0, r4
 8003cd2:	2802      	cmp	r0, #2
 8003cd4:	d9f4      	bls.n	8003cc0 <HAL_RCC_ClockConfig+0x22c>
        return HAL_TIMEOUT;
 8003cd6:	2003      	movs	r0, #3
 8003cd8:	e005      	b.n	8003ce6 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClockUpdate();
 8003cda:	f7fd fe31 	bl	8001940 <SystemCoreClockUpdate>
  return HAL_InitTick(HAL_GetTickPrio());
 8003cde:	f7fd ffef 	bl	8001cc0 <HAL_GetTickPrio>
 8003ce2:	f7fd fd9d 	bl	8001820 <HAL_InitTick>
}
 8003ce6:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003ce8:	2001      	movs	r0, #1
}
 8003cea:	4770      	bx	lr
 8003cec:	58004000 	.word	0x58004000

08003cf0 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003cf0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cf4:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003cf6:	f013 030c 	ands.w	r3, r3, #12
 8003cfa:	d10c      	bne.n	8003d16 <HAL_RCC_GetSysClockFreq+0x26>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003cfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003d06:	2bb0      	cmp	r3, #176	; 0xb0
 8003d08:	d900      	bls.n	8003d0c <HAL_RCC_GetSysClockFreq+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8003d0a:	23b0      	movs	r3, #176	; 0xb0
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003d0c:	091b      	lsrs	r3, r3, #4
 8003d0e:	4a24      	ldr	r2, [pc, #144]	; (8003da0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003d14:	4770      	bx	lr
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003d16:	2b04      	cmp	r3, #4
 8003d18:	d03d      	beq.n	8003d96 <HAL_RCC_GetSysClockFreq+0xa6>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d1a:	2b08      	cmp	r3, #8
 8003d1c:	d010      	beq.n	8003d40 <HAL_RCC_GetSysClockFreq+0x50>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d030      	beq.n	8003d8e <HAL_RCC_GetSysClockFreq+0x9e>
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d10f      	bne.n	8003d50 <HAL_RCC_GetSysClockFreq+0x60>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003d3a:	d12a      	bne.n	8003d92 <HAL_RCC_GetSysClockFreq+0xa2>
          pllinputfreq = HSE_VALUE;
 8003d3c:	4b19      	ldr	r3, [pc, #100]	; (8003da4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003d3e:	e013      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x78>
 8003d40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003d4a:	d026      	beq.n	8003d9a <HAL_RCC_GetSysClockFreq+0xaa>
      sysclockfreq = HSE_VALUE / 2U;
 8003d4c:	4816      	ldr	r0, [pc, #88]	; (8003da8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d4e:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003d5a:	2bb0      	cmp	r3, #176	; 0xb0
 8003d5c:	d900      	bls.n	8003d60 <HAL_RCC_GetSysClockFreq+0x70>
    msiRange = LL_RCC_MSIRANGE_11;
 8003d5e:	23b0      	movs	r3, #176	; 0xb0
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8003d60:	091b      	lsrs	r3, r3, #4
 8003d62:	4a0f      	ldr	r2, [pc, #60]	; (8003da0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003d68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d6c:	68d0      	ldr	r0, [r2, #12]
 8003d6e:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8003d72:	fb00 f003 	mul.w	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003d76:	68d3      	ldr	r3, [r2, #12]
 8003d78:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8003d82:	68d3      	ldr	r3, [r2, #12]
 8003d84:	0f5b      	lsrs	r3, r3, #29
 8003d86:	3301      	adds	r3, #1
 8003d88:	fbb0 f0f3 	udiv	r0, r0, r3
 8003d8c:	4770      	bx	lr
        pllinputfreq = HSI_VALUE;
 8003d8e:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d90:	e7ea      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 8003d92:	4b05      	ldr	r3, [pc, #20]	; (8003da8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d94:	e7e8      	b.n	8003d68 <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 8003d96:	4804      	ldr	r0, [pc, #16]	; (8003da8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d98:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8003d9a:	4802      	ldr	r0, [pc, #8]	; (8003da4 <HAL_RCC_GetSysClockFreq+0xb4>)
}
 8003d9c:	4770      	bx	lr
 8003d9e:	bf00      	nop
 8003da0:	0800abc8 	.word	0x0800abc8
 8003da4:	01e84800 	.word	0x01e84800
 8003da8:	00f42400 	.word	0x00f42400

08003dac <HAL_RCC_GetHCLKFreq>:
{
 8003dac:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003dae:	f7ff ff9f 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003db2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003dbc:	4a02      	ldr	r2, [pc, #8]	; (8003dc8 <HAL_RCC_GetHCLKFreq+0x1c>)
 8003dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8003dc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8003dc6:	bd08      	pop	{r3, pc}
 8003dc8:	0800ab68 	.word	0x0800ab68

08003dcc <HAL_RCC_GetPCLK1Freq>:
{
 8003dcc:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003dce:	f7ff ffed 	bl	8003dac <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003dd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003ddc:	4a03      	ldr	r2, [pc, #12]	; (8003dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8003dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de2:	f003 031f 	and.w	r3, r3, #31
}
 8003de6:	40d8      	lsrs	r0, r3
 8003de8:	bd08      	pop	{r3, pc}
 8003dea:	bf00      	nop
 8003dec:	0800aba8 	.word	0x0800aba8

08003df0 <HAL_RCC_GetPCLK2Freq>:
{
 8003df0:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003df2:	f7ff ffdb 	bl	8003dac <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003e00:	4a03      	ldr	r2, [pc, #12]	; (8003e10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e06:	f003 031f 	and.w	r3, r3, #31
}
 8003e0a:	40d8      	lsrs	r0, r3
 8003e0c:	bd08      	pop	{r3, pc}
 8003e0e:	bf00      	nop
 8003e10:	0800aba8 	.word	0x0800aba8

08003e14 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 8003e14:	236f      	movs	r3, #111	; 0x6f
 8003e16:	6003      	str	r3, [r0, #0]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003e18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	f002 020c 	and.w	r2, r2, #12
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8003e22:	6042      	str	r2, [r0, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003e24:	689a      	ldr	r2, [r3, #8]
 8003e26:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8003e2a:	6082      	str	r2, [r0, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8003e32:	60c2      	str	r2, [r0, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003e34:	689a      	ldr	r2, [r3, #8]
 8003e36:	f402 5260 	and.w	r2, r2, #14336	; 0x3800
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8003e3a:	6102      	str	r2, [r0, #16]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8003e3c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003e40:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8003e44:	6142      	str	r2, [r0, #20]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8003e46:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	b2db      	uxtb	r3, r3
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8003e4e:	6183      	str	r3, [r0, #24]
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003e50:	4b02      	ldr	r3, [pc, #8]	; (8003e5c <HAL_RCC_GetClockConfig+0x48>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0307 	and.w	r3, r3, #7
 8003e58:	600b      	str	r3, [r1, #0]
}
 8003e5a:	4770      	bx	lr
 8003e5c:	58004000 	.word	0x58004000

08003e60 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003e60:	b570      	push	{r4, r5, r6, lr}
 8003e62:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003e64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e68:	6813      	ldr	r3, [r2, #0]
 8003e6a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e6e:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003e70:	f7fd ff20 	bl	8001cb4 <HAL_GetTick>
 8003e74:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003e76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003e80:	d006      	beq.n	8003e90 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e82:	f7fd ff17 	bl	8001cb4 <HAL_GetTick>
 8003e86:	1b00      	subs	r0, r0, r4
 8003e88:	2802      	cmp	r0, #2
 8003e8a:	d9f4      	bls.n	8003e76 <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 8003e8c:	2403      	movs	r4, #3
 8003e8e:	e000      	b.n	8003e92 <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8003e90:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8003e92:	b10c      	cbz	r4, 8003e98 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8003e94:	4620      	mov	r0, r4
 8003e96:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003e98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e9c:	691a      	ldr	r2, [r3, #16]
 8003e9e:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003ea2:	6829      	ldr	r1, [r5, #0]
 8003ea4:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003ea8:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8003eaa:	691a      	ldr	r2, [r3, #16]
 8003eac:	f422 1278 	bic.w	r2, r2, #4063232	; 0x3e0000
 8003eb0:	6869      	ldr	r1, [r5, #4]
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003ebc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003ebe:	f7fd fef9 	bl	8001cb4 <HAL_GetTick>
 8003ec2:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003ec4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003ece:	d105      	bne.n	8003edc <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ed0:	f7fd fef0 	bl	8001cb4 <HAL_GetTick>
 8003ed4:	1b80      	subs	r0, r0, r6
 8003ed6:	2802      	cmp	r0, #2
 8003ed8:	d9f4      	bls.n	8003ec4 <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 8003eda:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8003edc:	2c00      	cmp	r4, #0
 8003ede:	d1d9      	bne.n	8003e94 <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003ee0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ee4:	6913      	ldr	r3, [r2, #16]
 8003ee6:	6929      	ldr	r1, [r5, #16]
 8003ee8:	430b      	orrs	r3, r1
 8003eea:	6113      	str	r3, [r2, #16]
 8003eec:	e7d2      	b.n	8003e94 <RCCEx_PLLSAI1_ConfigNP+0x34>

08003eee <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003eee:	b570      	push	{r4, r5, r6, lr}
 8003ef0:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003ef2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ef6:	6813      	ldr	r3, [r2, #0]
 8003ef8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003efc:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003efe:	f7fd fed9 	bl	8001cb4 <HAL_GetTick>
 8003f02:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003f0e:	d006      	beq.n	8003f1e <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f10:	f7fd fed0 	bl	8001cb4 <HAL_GetTick>
 8003f14:	1b00      	subs	r0, r0, r4
 8003f16:	2802      	cmp	r0, #2
 8003f18:	d9f4      	bls.n	8003f04 <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 8003f1a:	2403      	movs	r4, #3
 8003f1c:	e000      	b.n	8003f20 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8003f1e:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8003f20:	b10c      	cbz	r4, 8003f26 <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8003f22:	4620      	mov	r0, r4
 8003f24:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003f26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003f30:	6829      	ldr	r1, [r5, #0]
 8003f32:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003f36:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8003f38:	691a      	ldr	r2, [r3, #16]
 8003f3a:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 8003f3e:	68a9      	ldr	r1, [r5, #8]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003f4a:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003f4c:	f7fd feb2 	bl	8001cb4 <HAL_GetTick>
 8003f50:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003f52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003f5c:	d105      	bne.n	8003f6a <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f5e:	f7fd fea9 	bl	8001cb4 <HAL_GetTick>
 8003f62:	1b80      	subs	r0, r0, r6
 8003f64:	2802      	cmp	r0, #2
 8003f66:	d9f4      	bls.n	8003f52 <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 8003f68:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8003f6a:	2c00      	cmp	r4, #0
 8003f6c:	d1d9      	bne.n	8003f22 <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003f6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f72:	6913      	ldr	r3, [r2, #16]
 8003f74:	6929      	ldr	r1, [r5, #16]
 8003f76:	430b      	orrs	r3, r1
 8003f78:	6113      	str	r3, [r2, #16]
 8003f7a:	e7d2      	b.n	8003f22 <RCCEx_PLLSAI1_ConfigNQ+0x34>

08003f7c <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8003f7c:	b570      	push	{r4, r5, r6, lr}
 8003f7e:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003f80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f84:	6813      	ldr	r3, [r2, #0]
 8003f86:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003f8a:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003f8c:	f7fd fe92 	bl	8001cb4 <HAL_GetTick>
 8003f90:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003f9c:	d006      	beq.n	8003fac <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f9e:	f7fd fe89 	bl	8001cb4 <HAL_GetTick>
 8003fa2:	1b00      	subs	r0, r0, r4
 8003fa4:	2802      	cmp	r0, #2
 8003fa6:	d9f4      	bls.n	8003f92 <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8003fa8:	2403      	movs	r4, #3
 8003faa:	e000      	b.n	8003fae <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8003fac:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8003fae:	b10c      	cbz	r4, 8003fb4 <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8003fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fb8:	691a      	ldr	r2, [r3, #16]
 8003fba:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8003fbe:	6829      	ldr	r1, [r5, #0]
 8003fc0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003fc4:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8003fc6:	691a      	ldr	r2, [r3, #16]
 8003fc8:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 8003fcc:	68e9      	ldr	r1, [r5, #12]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003fd8:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003fda:	f7fd fe6b 	bl	8001cb4 <HAL_GetTick>
 8003fde:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003fe0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8003fea:	d105      	bne.n	8003ff8 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003fec:	f7fd fe62 	bl	8001cb4 <HAL_GetTick>
 8003ff0:	1b80      	subs	r0, r0, r6
 8003ff2:	2802      	cmp	r0, #2
 8003ff4:	d9f4      	bls.n	8003fe0 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 8003ff6:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8003ff8:	2c00      	cmp	r4, #0
 8003ffa:	d1d9      	bne.n	8003fb0 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8003ffc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004000:	6913      	ldr	r3, [r2, #16]
 8004002:	6929      	ldr	r1, [r5, #16]
 8004004:	430b      	orrs	r3, r1
 8004006:	6113      	str	r3, [r2, #16]
 8004008:	e7d2      	b.n	8003fb0 <RCCEx_PLLSAI1_ConfigNR+0x34>

0800400a <HAL_RCCEx_PeriphCLKConfig>:
{
 800400a:	b570      	push	{r4, r5, r6, lr}
 800400c:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800400e:	6803      	ldr	r3, [r0, #0]
 8004010:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004014:	d02a      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x62>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004016:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004018:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800401c:	d011      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x38>
 800401e:	d807      	bhi.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8004020:	b963      	cbnz	r3, 800403c <HAL_RCCEx_PeriphCLKConfig+0x32>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8004022:	3004      	adds	r0, #4
 8004024:	f7ff ff1c 	bl	8003e60 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 8004028:	4606      	mov	r6, r0
 800402a:	b188      	cbz	r0, 8004050 <HAL_RCCEx_PeriphCLKConfig+0x46>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800402c:	4605      	mov	r5, r0
 800402e:	e01f      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x66>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004030:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004034:	d018      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x5e>
 8004036:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800403a:	d015      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x5e>
        ret = HAL_ERROR;
 800403c:	2501      	movs	r5, #1
 800403e:	462e      	mov	r6, r5
 8004040:	e016      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x66>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8004042:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004046:	68d3      	ldr	r3, [r2, #12]
 8004048:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800404c:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800404e:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004050:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8004052:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004056:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800405a:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 800405e:	4313      	orrs	r3, r2
 8004060:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004064:	2500      	movs	r5, #0
 8004066:	e003      	b.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0x66>
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004068:	2600      	movs	r6, #0
 800406a:	e7f1      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x46>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800406c:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800406e:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8004076:	d00a      	beq.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x84>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004078:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800407c:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
 8004080:	f405 7540 	and.w	r5, r5, #768	; 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004084:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004086:	42ab      	cmp	r3, r5
 8004088:	f040 80d5 	bne.w	8004236 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      status = ret;
 800408c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800408e:	6823      	ldr	r3, [r4, #0]
 8004090:	f013 0f01 	tst.w	r3, #1
 8004094:	d009      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xa0>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004096:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004098:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800409c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80040a0:	f022 0203 	bic.w	r2, r2, #3
 80040a4:	4313      	orrs	r3, r2
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040aa:	6823      	ldr	r3, [r4, #0]
 80040ac:	f013 0f02 	tst.w	r3, #2
 80040b0:	d009      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0xbc>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040b2:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80040b4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80040bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80040c6:	6823      	ldr	r3, [r4, #0]
 80040c8:	f013 0f10 	tst.w	r3, #16
 80040cc:	d00c      	beq.n	80040e8 <HAL_RCCEx_PeriphCLKConfig+0xde>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040ce:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80040d0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040d4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80040d8:	0c02      	lsrs	r2, r0, #16
 80040da:	0412      	lsls	r2, r2, #16
 80040dc:	ea23 0302 	bic.w	r3, r3, r2
 80040e0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80040e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	f013 0f20 	tst.w	r3, #32
 80040ee:	d00c      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x100>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80040f0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80040f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80040f6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80040fa:	0c02      	lsrs	r2, r0, #16
 80040fc:	0412      	lsls	r2, r2, #16
 80040fe:	ea23 0302 	bic.w	r3, r3, r2
 8004102:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800410a:	6823      	ldr	r3, [r4, #0]
 800410c:	f013 0f04 	tst.w	r3, #4
 8004110:	d00f      	beq.n	8004132 <HAL_RCCEx_PeriphCLKConfig+0x128>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004112:	6a23      	ldr	r3, [r4, #32]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004114:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8004118:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800411c:	0919      	lsrs	r1, r3, #4
 800411e:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 8004122:	ea22 0201 	bic.w	r2, r2, r1
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800412c:	4313      	orrs	r3, r2
 800412e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004132:	6823      	ldr	r3, [r4, #0]
 8004134:	f013 0f08 	tst.w	r3, #8
 8004138:	d00f      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x150>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800413a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800413c:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8004140:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8004144:	0919      	lsrs	r1, r3, #4
 8004146:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 800414a:	ea22 0201 	bic.w	r2, r2, r1
 800414e:	011b      	lsls	r3, r3, #4
 8004150:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004154:	4313      	orrs	r3, r2
 8004156:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800415a:	6823      	ldr	r3, [r4, #0]
 800415c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004160:	d013      	beq.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004162:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004164:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004168:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800416c:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004170:	4313      	orrs	r3, r2
 8004172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004176:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004178:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800417c:	f000 809c 	beq.w	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004180:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004182:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004186:	f000 809c 	beq.w	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800418a:	6823      	ldr	r3, [r4, #0]
 800418c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004190:	d017      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004192:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004198:	d005      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800419a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800419e:	d002      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	f040 8096 	bne.w	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80041a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80041aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80041ae:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80041b2:	4313      	orrs	r3, r2
 80041b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80041b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80041ba:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80041be:	f000 809a 	beq.w	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80041c2:	6823      	ldr	r3, [r4, #0]
 80041c4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80041c8:	d013      	beq.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80041ca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80041cc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80041d0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80041d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80041de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80041e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041e4:	f000 808e 	beq.w	8004304 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80041e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80041ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80041ee:	f000 808e 	beq.w	800430e <HAL_RCCEx_PeriphCLKConfig+0x304>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80041f2:	6823      	ldr	r3, [r4, #0]
 80041f4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80041f8:	d009      	beq.n	800420e <HAL_RCCEx_PeriphCLKConfig+0x204>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80041fa:	6c63      	ldr	r3, [r4, #68]	; 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80041fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004200:	f8d1 2094 	ldr.w	r2, [r1, #148]	; 0x94
 8004204:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8004208:	4313      	orrs	r3, r2
 800420a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004214:	d00d      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x228>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004216:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800421c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800421e:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 8004222:	430a      	orrs	r2, r1
 8004224:	625a      	str	r2, [r3, #36]	; 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8004226:	6ca2      	ldr	r2, [r4, #72]	; 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004228:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800422a:	f021 0103 	bic.w	r1, r1, #3
 800422e:	430a      	orrs	r2, r1
 8004230:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004232:	4628      	mov	r0, r5
 8004234:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 8004236:	f7ff f80f 	bl	8003258 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800423a:	b95d      	cbnz	r5, 8004254 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800423c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800423e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004242:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8004246:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800424a:	4313      	orrs	r3, r2
 800424c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004250:	4635      	mov	r5, r6
 8004252:	e71c      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x84>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004254:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004258:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800425c:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8004260:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8004264:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004268:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800426c:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8004270:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004274:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004278:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800427a:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 800427c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004284:	f013 0f01 	tst.w	r3, #1
 8004288:	d101      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x284>
 800428a:	4635      	mov	r5, r6
 800428c:	e6ff      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x84>
          tickstart = HAL_GetTick();
 800428e:	f7fd fd11 	bl	8001cb4 <HAL_GetTick>
 8004292:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004294:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004298:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800429c:	f013 0f02 	tst.w	r3, #2
 80042a0:	d108      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042a2:	f7fd fd07 	bl	8001cb4 <HAL_GetTick>
 80042a6:	1b40      	subs	r0, r0, r5
 80042a8:	f241 3388 	movw	r3, #5000	; 0x1388
 80042ac:	4298      	cmp	r0, r3
 80042ae:	d9f1      	bls.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0x28a>
              ret = HAL_TIMEOUT;
 80042b0:	2503      	movs	r5, #3
 80042b2:	e6ec      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x84>
 80042b4:	4635      	mov	r5, r6
 80042b6:	e6ea      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x84>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80042b8:	68cb      	ldr	r3, [r1, #12]
 80042ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80042be:	60cb      	str	r3, [r1, #12]
 80042c0:	e75e      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80042c2:	1d20      	adds	r0, r4, #4
 80042c4:	f7ff fe13 	bl	8003eee <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 80042c8:	2800      	cmp	r0, #0
 80042ca:	f43f af5e 	beq.w	800418a <HAL_RCCEx_PeriphCLKConfig+0x180>
        status = ret;
 80042ce:	4605      	mov	r5, r0
 80042d0:	e75b      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0x180>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80042d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80042d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80042da:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 80042de:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 80042e2:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80042e6:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 80042ea:	f021 6140 	bic.w	r1, r1, #201326592	; 0xc000000
 80042ee:	430b      	orrs	r3, r1
 80042f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80042f4:	e760      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80042f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80042fa:	68d3      	ldr	r3, [r2, #12]
 80042fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004300:	60d3      	str	r3, [r2, #12]
 8004302:	e75e      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004304:	68cb      	ldr	r3, [r1, #12]
 8004306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800430a:	60cb      	str	r3, [r1, #12]
 800430c:	e76c      	b.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800430e:	1d20      	adds	r0, r4, #4
 8004310:	f7ff fe34 	bl	8003f7c <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 8004314:	2800      	cmp	r0, #0
 8004316:	f43f af6c 	beq.w	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
        status = ret;
 800431a:	4605      	mov	r5, r0
 800431c:	e769      	b.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x1e8>

0800431e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800431e:	b538      	push	{r3, r4, r5, lr}
 8004320:	4604      	mov	r4, r0
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004322:	6802      	ldr	r2, [r0, #0]
 8004324:	68d3      	ldr	r3, [r2, #12]
 8004326:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800432a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800432c:	f7fd fcc2 	bl	8001cb4 <HAL_GetTick>
 8004330:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	f013 0f20 	tst.w	r3, #32
 800433a:	d107      	bne.n	800434c <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800433c:	f7fd fcba 	bl	8001cb4 <HAL_GetTick>
 8004340:	1b40      	subs	r0, r0, r5
 8004342:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004346:	d9f4      	bls.n	8004332 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8004348:	2003      	movs	r0, #3
 800434a:	e000      	b.n	800434e <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 800434c:	2000      	movs	r0, #0
}
 800434e:	bd38      	pop	{r3, r4, r5, pc}

08004350 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004350:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004352:	6803      	ldr	r3, [r0, #0]
 8004354:	68da      	ldr	r2, [r3, #12]
 8004356:	f012 0f40 	tst.w	r2, #64	; 0x40
 800435a:	d001      	beq.n	8004360 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 800435c:	2000      	movs	r0, #0
}
 800435e:	bd38      	pop	{r3, r4, r5, pc}
 8004360:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004362:	f04f 32ff 	mov.w	r2, #4294967295
 8004366:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004368:	f7fd fca4 	bl	8001cb4 <HAL_GetTick>
 800436c:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800436e:	6823      	ldr	r3, [r4, #0]
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004376:	d107      	bne.n	8004388 <RTC_EnterInitMode+0x38>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004378:	f7fd fc9c 	bl	8001cb4 <HAL_GetTick>
 800437c:	1b40      	subs	r0, r0, r5
 800437e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004382:	d9f4      	bls.n	800436e <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 8004384:	2003      	movs	r0, #3
 8004386:	e7ea      	b.n	800435e <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8004388:	2000      	movs	r0, #0
 800438a:	e7e8      	b.n	800435e <RTC_EnterInitMode+0xe>

0800438c <HAL_RTC_Init>:
{
 800438c:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 800438e:	2800      	cmp	r0, #0
 8004390:	d067      	beq.n	8004462 <HAL_RTC_Init+0xd6>
 8004392:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004394:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8004398:	2b00      	cmp	r3, #0
 800439a:	d044      	beq.n	8004426 <HAL_RTC_Init+0x9a>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800439c:	2302      	movs	r3, #2
 800439e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	22ca      	movs	r2, #202	; 0xca
 80043a6:	625a      	str	r2, [r3, #36]	; 0x24
 80043a8:	6823      	ldr	r3, [r4, #0]
 80043aa:	2253      	movs	r2, #83	; 0x53
 80043ac:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80043ae:	4620      	mov	r0, r4
 80043b0:	f7ff ffce 	bl	8004350 <RTC_EnterInitMode>
 80043b4:	4605      	mov	r5, r0
 80043b6:	2800      	cmp	r0, #0
 80043b8:	d13a      	bne.n	8004430 <HAL_RTC_Init+0xa4>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80043ba:	6822      	ldr	r2, [r4, #0]
 80043bc:	6893      	ldr	r3, [r2, #8]
 80043be:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80043c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043c6:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80043c8:	6821      	ldr	r1, [r4, #0]
 80043ca:	688a      	ldr	r2, [r1, #8]
 80043cc:	6863      	ldr	r3, [r4, #4]
 80043ce:	6920      	ldr	r0, [r4, #16]
 80043d0:	4303      	orrs	r3, r0
 80043d2:	69a0      	ldr	r0, [r4, #24]
 80043d4:	4303      	orrs	r3, r0
 80043d6:	4313      	orrs	r3, r2
 80043d8:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80043da:	6823      	ldr	r3, [r4, #0]
 80043dc:	68e2      	ldr	r2, [r4, #12]
 80043de:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80043e0:	6822      	ldr	r2, [r4, #0]
 80043e2:	6913      	ldr	r3, [r2, #16]
 80043e4:	68a1      	ldr	r1, [r4, #8]
 80043e6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80043ea:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80043ec:	6822      	ldr	r2, [r4, #0]
 80043ee:	68d3      	ldr	r3, [r2, #12]
 80043f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043f4:	60d3      	str	r3, [r2, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80043f6:	6822      	ldr	r2, [r4, #0]
 80043f8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80043fa:	f023 0303 	bic.w	r3, r3, #3
 80043fe:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004400:	6821      	ldr	r1, [r4, #0]
 8004402:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8004404:	69e2      	ldr	r2, [r4, #28]
 8004406:	6960      	ldr	r0, [r4, #20]
 8004408:	4302      	orrs	r2, r0
 800440a:	4313      	orrs	r3, r2
 800440c:	64cb      	str	r3, [r1, #76]	; 0x4c
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f013 0f20 	tst.w	r3, #32
 8004416:	d014      	beq.n	8004442 <HAL_RTC_Init+0xb6>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004418:	6823      	ldr	r3, [r4, #0]
 800441a:	22ff      	movs	r2, #255	; 0xff
 800441c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 800441e:	2301      	movs	r3, #1
 8004420:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    return HAL_OK;
 8004424:	e00b      	b.n	800443e <HAL_RTC_Init+0xb2>
    hrtc->Lock = HAL_UNLOCKED;
 8004426:	f880 3020 	strb.w	r3, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 800442a:	f7fd f9c9 	bl	80017c0 <HAL_RTC_MspInit>
 800442e:	e7b5      	b.n	800439c <HAL_RTC_Init+0x10>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004430:	6823      	ldr	r3, [r4, #0]
 8004432:	22ff      	movs	r2, #255	; 0xff
 8004434:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004436:	2304      	movs	r3, #4
 8004438:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    return HAL_ERROR;
 800443c:	2501      	movs	r5, #1
}
 800443e:	4628      	mov	r0, r5
 8004440:	bd38      	pop	{r3, r4, r5, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004442:	4620      	mov	r0, r4
 8004444:	f7ff ff6b 	bl	800431e <HAL_RTC_WaitForSynchro>
 8004448:	2800      	cmp	r0, #0
 800444a:	d0e5      	beq.n	8004418 <HAL_RTC_Init+0x8c>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	22ff      	movs	r2, #255	; 0xff
 8004450:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004452:	2304      	movs	r3, #4
 8004454:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8004458:	2300      	movs	r3, #0
 800445a:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 800445e:	2501      	movs	r5, #1
 8004460:	e7ed      	b.n	800443e <HAL_RTC_Init+0xb2>
     return HAL_ERROR;
 8004462:	2501      	movs	r5, #1
 8004464:	e7eb      	b.n	800443e <HAL_RTC_Init+0xb2>
	...

08004468 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004468:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800446a:	6a03      	ldr	r3, [r0, #32]
 800446c:	f023 0301 	bic.w	r3, r3, #1
 8004470:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004472:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004474:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004476:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004478:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800447c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004480:	680d      	ldr	r5, [r1, #0]
 8004482:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004484:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004488:	688d      	ldr	r5, [r1, #8]
 800448a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800448c:	4d14      	ldr	r5, [pc, #80]	; (80044e0 <TIM_OC1_SetConfig+0x78>)
 800448e:	42a8      	cmp	r0, r5
 8004490:	d007      	beq.n	80044a2 <TIM_OC1_SetConfig+0x3a>
 8004492:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8004496:	42a8      	cmp	r0, r5
 8004498:	d003      	beq.n	80044a2 <TIM_OC1_SetConfig+0x3a>
 800449a:	f5a5 6580 	sub.w	r5, r5, #1024	; 0x400
 800449e:	42a8      	cmp	r0, r5
 80044a0:	d105      	bne.n	80044ae <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044a2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044a6:	68cd      	ldr	r5, [r1, #12]
 80044a8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044aa:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ae:	4d0c      	ldr	r5, [pc, #48]	; (80044e0 <TIM_OC1_SetConfig+0x78>)
 80044b0:	42a8      	cmp	r0, r5
 80044b2:	d007      	beq.n	80044c4 <TIM_OC1_SetConfig+0x5c>
 80044b4:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 80044b8:	42a8      	cmp	r0, r5
 80044ba:	d003      	beq.n	80044c4 <TIM_OC1_SetConfig+0x5c>
 80044bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80044c0:	42a8      	cmp	r0, r5
 80044c2:	d105      	bne.n	80044d0 <TIM_OC1_SetConfig+0x68>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044c4:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044c8:	694c      	ldr	r4, [r1, #20]
 80044ca:	432c      	orrs	r4, r5
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044cc:	698d      	ldr	r5, [r1, #24]
 80044ce:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044d0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044d2:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044d4:	684a      	ldr	r2, [r1, #4]
 80044d6:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d8:	6203      	str	r3, [r0, #32]
}
 80044da:	bc30      	pop	{r4, r5}
 80044dc:	4770      	bx	lr
 80044de:	bf00      	nop
 80044e0:	40012c00 	.word	0x40012c00

080044e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044e4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80044e6:	6a03      	ldr	r3, [r0, #32]
 80044e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044ec:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044ee:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044f0:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80044f2:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80044f4:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 80044f8:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044fc:	680d      	ldr	r5, [r1, #0]
 80044fe:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004500:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004504:	688d      	ldr	r5, [r1, #8]
 8004506:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800450a:	4d12      	ldr	r5, [pc, #72]	; (8004554 <TIM_OC3_SetConfig+0x70>)
 800450c:	42a8      	cmp	r0, r5
 800450e:	d019      	beq.n	8004544 <TIM_OC3_SetConfig+0x60>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004510:	4d10      	ldr	r5, [pc, #64]	; (8004554 <TIM_OC3_SetConfig+0x70>)
 8004512:	42a8      	cmp	r0, r5
 8004514:	d007      	beq.n	8004526 <TIM_OC3_SetConfig+0x42>
 8004516:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 800451a:	42a8      	cmp	r0, r5
 800451c:	d003      	beq.n	8004526 <TIM_OC3_SetConfig+0x42>
 800451e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004522:	42a8      	cmp	r0, r5
 8004524:	d107      	bne.n	8004536 <TIM_OC3_SetConfig+0x52>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004526:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800452a:	694d      	ldr	r5, [r1, #20]
 800452c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004530:	698d      	ldr	r5, [r1, #24]
 8004532:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004536:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004538:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800453a:	684a      	ldr	r2, [r1, #4]
 800453c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800453e:	6203      	str	r3, [r0, #32]
}
 8004540:	bc30      	pop	{r4, r5}
 8004542:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8004544:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004548:	68cd      	ldr	r5, [r1, #12]
 800454a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 800454e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004552:	e7dd      	b.n	8004510 <TIM_OC3_SetConfig+0x2c>
 8004554:	40012c00 	.word	0x40012c00

08004558 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004558:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800455a:	6a03      	ldr	r3, [r0, #32]
 800455c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004560:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004562:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004564:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004566:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004568:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800456c:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004570:	680d      	ldr	r5, [r1, #0]
 8004572:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004576:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800457a:	688d      	ldr	r5, [r1, #8]
 800457c:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004580:	4d0b      	ldr	r5, [pc, #44]	; (80045b0 <TIM_OC4_SetConfig+0x58>)
 8004582:	42a8      	cmp	r0, r5
 8004584:	d007      	beq.n	8004596 <TIM_OC4_SetConfig+0x3e>
 8004586:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 800458a:	42a8      	cmp	r0, r5
 800458c:	d003      	beq.n	8004596 <TIM_OC4_SetConfig+0x3e>
 800458e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004592:	42a8      	cmp	r0, r5
 8004594:	d104      	bne.n	80045a0 <TIM_OC4_SetConfig+0x48>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004596:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800459a:	694d      	ldr	r5, [r1, #20]
 800459c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045a0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80045a2:	61c3      	str	r3, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80045a4:	684b      	ldr	r3, [r1, #4]
 80045a6:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045a8:	6202      	str	r2, [r0, #32]
}
 80045aa:	bc30      	pop	{r4, r5}
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	40012c00 	.word	0x40012c00

080045b4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80045b4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80045b6:	6a03      	ldr	r3, [r0, #32]
 80045b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045bc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045be:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c0:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80045c2:	6d42      	ldr	r2, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80045c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80045c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045cc:	680d      	ldr	r5, [r1, #0]
 80045ce:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80045d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80045d4:	688d      	ldr	r5, [r1, #8]
 80045d6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045da:	4d0b      	ldr	r5, [pc, #44]	; (8004608 <TIM_OC5_SetConfig+0x54>)
 80045dc:	42a8      	cmp	r0, r5
 80045de:	d007      	beq.n	80045f0 <TIM_OC5_SetConfig+0x3c>
 80045e0:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 80045e4:	42a8      	cmp	r0, r5
 80045e6:	d003      	beq.n	80045f0 <TIM_OC5_SetConfig+0x3c>
 80045e8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80045ec:	42a8      	cmp	r0, r5
 80045ee:	d104      	bne.n	80045fa <TIM_OC5_SetConfig+0x46>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80045f0:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80045f4:	694d      	ldr	r5, [r1, #20]
 80045f6:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045fa:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80045fc:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80045fe:	684a      	ldr	r2, [r1, #4]
 8004600:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004602:	6203      	str	r3, [r0, #32]
}
 8004604:	bc30      	pop	{r4, r5}
 8004606:	4770      	bx	lr
 8004608:	40012c00 	.word	0x40012c00

0800460c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800460c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800460e:	6a03      	ldr	r3, [r0, #32]
 8004610:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004614:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004616:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004618:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800461a:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800461c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004620:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004624:	680d      	ldr	r5, [r1, #0]
 8004626:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800462a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800462e:	688d      	ldr	r5, [r1, #8]
 8004630:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004634:	4d0b      	ldr	r5, [pc, #44]	; (8004664 <TIM_OC6_SetConfig+0x58>)
 8004636:	42a8      	cmp	r0, r5
 8004638:	d007      	beq.n	800464a <TIM_OC6_SetConfig+0x3e>
 800463a:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 800463e:	42a8      	cmp	r0, r5
 8004640:	d003      	beq.n	800464a <TIM_OC6_SetConfig+0x3e>
 8004642:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004646:	42a8      	cmp	r0, r5
 8004648:	d104      	bne.n	8004654 <TIM_OC6_SetConfig+0x48>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800464a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800464e:	694d      	ldr	r5, [r1, #20]
 8004650:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004654:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004656:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004658:	684b      	ldr	r3, [r1, #4]
 800465a:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800465c:	6202      	str	r2, [r0, #32]
}
 800465e:	bc30      	pop	{r4, r5}
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	40012c00 	.word	0x40012c00

08004668 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004668:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800466a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800466c:	6a04      	ldr	r4, [r0, #32]
 800466e:	f024 0401 	bic.w	r4, r4, #1
 8004672:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004674:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004676:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800467a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800467e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8004682:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004684:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004686:	6203      	str	r3, [r0, #32]
}
 8004688:	f85d 4b04 	ldr.w	r4, [sp], #4
 800468c:	4770      	bx	lr

0800468e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800468e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004690:	6a03      	ldr	r3, [r0, #32]
 8004692:	f023 0310 	bic.w	r3, r3, #16
 8004696:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004698:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 800469a:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800469c:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a0:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80046a8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046ac:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80046ae:	6203      	str	r3, [r0, #32]
}
 80046b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046b6:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046b8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80046bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046c0:	4319      	orrs	r1, r3
 80046c2:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046c6:	6081      	str	r1, [r0, #8]
}
 80046c8:	4770      	bx	lr
	...

080046cc <HAL_TIM_Base_Start>:
  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	2302      	movs	r3, #2
 80046ce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80046d2:	6802      	ldr	r2, [r0, #0]
 80046d4:	6891      	ldr	r1, [r2, #8]
 80046d6:	4b08      	ldr	r3, [pc, #32]	; (80046f8 <HAL_TIM_Base_Start+0x2c>)
 80046d8:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80046da:	2b06      	cmp	r3, #6
 80046dc:	d006      	beq.n	80046ec <HAL_TIM_Base_Start+0x20>
 80046de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046e2:	d003      	beq.n	80046ec <HAL_TIM_Base_Start+0x20>
    __HAL_TIM_ENABLE(htim);
 80046e4:	6813      	ldr	r3, [r2, #0]
 80046e6:	f043 0301 	orr.w	r3, r3, #1
 80046ea:	6013      	str	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	2301      	movs	r3, #1
 80046ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 80046f2:	2000      	movs	r0, #0
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	00010007 	.word	0x00010007

080046fc <HAL_TIM_Base_Stop>:
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	2302      	movs	r3, #2
 80046fe:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_DISABLE(htim);
 8004702:	6803      	ldr	r3, [r0, #0]
 8004704:	6a19      	ldr	r1, [r3, #32]
 8004706:	f241 1211 	movw	r2, #4369	; 0x1111
 800470a:	4211      	tst	r1, r2
 800470c:	d108      	bne.n	8004720 <HAL_TIM_Base_Stop+0x24>
 800470e:	6a19      	ldr	r1, [r3, #32]
 8004710:	f240 4244 	movw	r2, #1092	; 0x444
 8004714:	4211      	tst	r1, r2
 8004716:	d103      	bne.n	8004720 <HAL_TIM_Base_Stop+0x24>
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	f022 0201 	bic.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004720:	2301      	movs	r3, #1
 8004722:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8004726:	2000      	movs	r0, #0
 8004728:	4770      	bx	lr
	...

0800472c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800472c:	6802      	ldr	r2, [r0, #0]
 800472e:	68d3      	ldr	r3, [r2, #12]
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004736:	6802      	ldr	r2, [r0, #0]
 8004738:	6891      	ldr	r1, [r2, #8]
 800473a:	4b06      	ldr	r3, [pc, #24]	; (8004754 <HAL_TIM_Base_Start_IT+0x28>)
 800473c:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800473e:	2b06      	cmp	r3, #6
 8004740:	d006      	beq.n	8004750 <HAL_TIM_Base_Start_IT+0x24>
 8004742:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004746:	d003      	beq.n	8004750 <HAL_TIM_Base_Start_IT+0x24>
    __HAL_TIM_ENABLE(htim);
 8004748:	6813      	ldr	r3, [r2, #0]
 800474a:	f043 0301 	orr.w	r3, r3, #1
 800474e:	6013      	str	r3, [r2, #0]
}
 8004750:	2000      	movs	r0, #0
 8004752:	4770      	bx	lr
 8004754:	00010007 	.word	0x00010007

08004758 <HAL_TIM_PWM_MspInit>:
}
 8004758:	4770      	bx	lr

0800475a <HAL_TIM_OC_DelayElapsedCallback>:
}
 800475a:	4770      	bx	lr

0800475c <HAL_TIM_IC_CaptureCallback>:
}
 800475c:	4770      	bx	lr

0800475e <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800475e:	4770      	bx	lr

08004760 <HAL_TIM_TriggerCallback>:
}
 8004760:	4770      	bx	lr

08004762 <HAL_TIM_IRQHandler>:
{
 8004762:	b510      	push	{r4, lr}
 8004764:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004766:	6803      	ldr	r3, [r0, #0]
 8004768:	691a      	ldr	r2, [r3, #16]
 800476a:	f012 0f02 	tst.w	r2, #2
 800476e:	d011      	beq.n	8004794 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004770:	68da      	ldr	r2, [r3, #12]
 8004772:	f012 0f02 	tst.w	r2, #2
 8004776:	d00d      	beq.n	8004794 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004778:	f06f 0202 	mvn.w	r2, #2
 800477c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800477e:	2301      	movs	r3, #1
 8004780:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004782:	6803      	ldr	r3, [r0, #0]
 8004784:	699b      	ldr	r3, [r3, #24]
 8004786:	f013 0f03 	tst.w	r3, #3
 800478a:	d079      	beq.n	8004880 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 800478c:	f7ff ffe6 	bl	800475c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004790:	2300      	movs	r3, #0
 8004792:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004794:	6823      	ldr	r3, [r4, #0]
 8004796:	691a      	ldr	r2, [r3, #16]
 8004798:	f012 0f04 	tst.w	r2, #4
 800479c:	d012      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800479e:	68da      	ldr	r2, [r3, #12]
 80047a0:	f012 0f04 	tst.w	r2, #4
 80047a4:	d00e      	beq.n	80047c4 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80047a6:	f06f 0204 	mvn.w	r2, #4
 80047aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80047ac:	2302      	movs	r3, #2
 80047ae:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80047b0:	6823      	ldr	r3, [r4, #0]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80047b8:	d068      	beq.n	800488c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 80047ba:	4620      	mov	r0, r4
 80047bc:	f7ff ffce 	bl	800475c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c0:	2300      	movs	r3, #0
 80047c2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80047c4:	6823      	ldr	r3, [r4, #0]
 80047c6:	691a      	ldr	r2, [r3, #16]
 80047c8:	f012 0f08 	tst.w	r2, #8
 80047cc:	d012      	beq.n	80047f4 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80047ce:	68da      	ldr	r2, [r3, #12]
 80047d0:	f012 0f08 	tst.w	r2, #8
 80047d4:	d00e      	beq.n	80047f4 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80047d6:	f06f 0208 	mvn.w	r2, #8
 80047da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80047dc:	2304      	movs	r3, #4
 80047de:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80047e0:	6823      	ldr	r3, [r4, #0]
 80047e2:	69db      	ldr	r3, [r3, #28]
 80047e4:	f013 0f03 	tst.w	r3, #3
 80047e8:	d057      	beq.n	800489a <HAL_TIM_IRQHandler+0x138>
        HAL_TIM_IC_CaptureCallback(htim);
 80047ea:	4620      	mov	r0, r4
 80047ec:	f7ff ffb6 	bl	800475c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047f0:	2300      	movs	r3, #0
 80047f2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80047f4:	6823      	ldr	r3, [r4, #0]
 80047f6:	691a      	ldr	r2, [r3, #16]
 80047f8:	f012 0f10 	tst.w	r2, #16
 80047fc:	d012      	beq.n	8004824 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80047fe:	68da      	ldr	r2, [r3, #12]
 8004800:	f012 0f10 	tst.w	r2, #16
 8004804:	d00e      	beq.n	8004824 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004806:	f06f 0210 	mvn.w	r2, #16
 800480a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800480c:	2308      	movs	r3, #8
 800480e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004810:	6823      	ldr	r3, [r4, #0]
 8004812:	69db      	ldr	r3, [r3, #28]
 8004814:	f413 7f40 	tst.w	r3, #768	; 0x300
 8004818:	d046      	beq.n	80048a8 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800481a:	4620      	mov	r0, r4
 800481c:	f7ff ff9e 	bl	800475c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004820:	2300      	movs	r3, #0
 8004822:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004824:	6823      	ldr	r3, [r4, #0]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	f012 0f01 	tst.w	r2, #1
 800482c:	d003      	beq.n	8004836 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800482e:	68da      	ldr	r2, [r3, #12]
 8004830:	f012 0f01 	tst.w	r2, #1
 8004834:	d13f      	bne.n	80048b6 <HAL_TIM_IRQHandler+0x154>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004836:	6823      	ldr	r3, [r4, #0]
 8004838:	691a      	ldr	r2, [r3, #16]
 800483a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800483e:	d003      	beq.n	8004848 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004846:	d13d      	bne.n	80048c4 <HAL_TIM_IRQHandler+0x162>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004848:	6823      	ldr	r3, [r4, #0]
 800484a:	691a      	ldr	r2, [r3, #16]
 800484c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8004850:	d003      	beq.n	800485a <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004852:	68da      	ldr	r2, [r3, #12]
 8004854:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004858:	d13b      	bne.n	80048d2 <HAL_TIM_IRQHandler+0x170>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	691a      	ldr	r2, [r3, #16]
 800485e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004862:	d003      	beq.n	800486c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004864:	68da      	ldr	r2, [r3, #12]
 8004866:	f012 0f40 	tst.w	r2, #64	; 0x40
 800486a:	d139      	bne.n	80048e0 <HAL_TIM_IRQHandler+0x17e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	691a      	ldr	r2, [r3, #16]
 8004870:	f012 0f20 	tst.w	r2, #32
 8004874:	d003      	beq.n	800487e <HAL_TIM_IRQHandler+0x11c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004876:	68da      	ldr	r2, [r3, #12]
 8004878:	f012 0f20 	tst.w	r2, #32
 800487c:	d137      	bne.n	80048ee <HAL_TIM_IRQHandler+0x18c>
}
 800487e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004880:	f7ff ff6b 	bl	800475a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004884:	4620      	mov	r0, r4
 8004886:	f7ff ff6a 	bl	800475e <HAL_TIM_PWM_PulseFinishedCallback>
 800488a:	e781      	b.n	8004790 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800488c:	4620      	mov	r0, r4
 800488e:	f7ff ff64 	bl	800475a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004892:	4620      	mov	r0, r4
 8004894:	f7ff ff63 	bl	800475e <HAL_TIM_PWM_PulseFinishedCallback>
 8004898:	e792      	b.n	80047c0 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800489a:	4620      	mov	r0, r4
 800489c:	f7ff ff5d 	bl	800475a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a0:	4620      	mov	r0, r4
 80048a2:	f7ff ff5c 	bl	800475e <HAL_TIM_PWM_PulseFinishedCallback>
 80048a6:	e7a3      	b.n	80047f0 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048a8:	4620      	mov	r0, r4
 80048aa:	f7ff ff56 	bl	800475a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048ae:	4620      	mov	r0, r4
 80048b0:	f7ff ff55 	bl	800475e <HAL_TIM_PWM_PulseFinishedCallback>
 80048b4:	e7b4      	b.n	8004820 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80048b6:	f06f 0201 	mvn.w	r2, #1
 80048ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80048bc:	4620      	mov	r0, r4
 80048be:	f7fc ff5b 	bl	8001778 <HAL_TIM_PeriodElapsedCallback>
 80048c2:	e7b8      	b.n	8004836 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80048c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80048c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80048ca:	4620      	mov	r0, r4
 80048cc:	f000 fa79 	bl	8004dc2 <HAL_TIMEx_BreakCallback>
 80048d0:	e7ba      	b.n	8004848 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80048d2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80048d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80048d8:	4620      	mov	r0, r4
 80048da:	f000 fa73 	bl	8004dc4 <HAL_TIMEx_Break2Callback>
 80048de:	e7bc      	b.n	800485a <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80048e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80048e4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80048e6:	4620      	mov	r0, r4
 80048e8:	f7ff ff3a 	bl	8004760 <HAL_TIM_TriggerCallback>
 80048ec:	e7be      	b.n	800486c <HAL_TIM_IRQHandler+0x10a>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80048ee:	f06f 0220 	mvn.w	r2, #32
 80048f2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80048f4:	4620      	mov	r0, r4
 80048f6:	f000 fa63 	bl	8004dc0 <HAL_TIMEx_CommutCallback>
}
 80048fa:	e7c0      	b.n	800487e <HAL_TIM_IRQHandler+0x11c>

080048fc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80048fc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048fe:	4a1a      	ldr	r2, [pc, #104]	; (8004968 <TIM_Base_SetConfig+0x6c>)
 8004900:	4290      	cmp	r0, r2
 8004902:	d002      	beq.n	800490a <TIM_Base_SetConfig+0xe>
 8004904:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004908:	d103      	bne.n	8004912 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800490a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800490e:	684a      	ldr	r2, [r1, #4]
 8004910:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004912:	4a15      	ldr	r2, [pc, #84]	; (8004968 <TIM_Base_SetConfig+0x6c>)
 8004914:	4290      	cmp	r0, r2
 8004916:	d00a      	beq.n	800492e <TIM_Base_SetConfig+0x32>
 8004918:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800491c:	d007      	beq.n	800492e <TIM_Base_SetConfig+0x32>
 800491e:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 8004922:	4290      	cmp	r0, r2
 8004924:	d003      	beq.n	800492e <TIM_Base_SetConfig+0x32>
 8004926:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800492a:	4290      	cmp	r0, r2
 800492c:	d103      	bne.n	8004936 <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800492e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004932:	68ca      	ldr	r2, [r1, #12]
 8004934:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004936:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800493a:	694a      	ldr	r2, [r1, #20]
 800493c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800493e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004940:	688b      	ldr	r3, [r1, #8]
 8004942:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8004944:	680b      	ldr	r3, [r1, #0]
 8004946:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004948:	4b07      	ldr	r3, [pc, #28]	; (8004968 <TIM_Base_SetConfig+0x6c>)
 800494a:	4298      	cmp	r0, r3
 800494c:	d007      	beq.n	800495e <TIM_Base_SetConfig+0x62>
 800494e:	f503 53c0 	add.w	r3, r3, #6144	; 0x1800
 8004952:	4298      	cmp	r0, r3
 8004954:	d003      	beq.n	800495e <TIM_Base_SetConfig+0x62>
 8004956:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800495a:	4298      	cmp	r0, r3
 800495c:	d101      	bne.n	8004962 <TIM_Base_SetConfig+0x66>
    TIMx->RCR = Structure->RepetitionCounter;
 800495e:	690b      	ldr	r3, [r1, #16]
 8004960:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8004962:	2301      	movs	r3, #1
 8004964:	6143      	str	r3, [r0, #20]
}
 8004966:	4770      	bx	lr
 8004968:	40012c00 	.word	0x40012c00

0800496c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 800496c:	b1a8      	cbz	r0, 800499a <HAL_TIM_Base_Init+0x2e>
{
 800496e:	b510      	push	{r4, lr}
 8004970:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004972:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004976:	b15b      	cbz	r3, 8004990 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8004978:	2302      	movs	r3, #2
 800497a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800497e:	1d21      	adds	r1, r4, #4
 8004980:	6820      	ldr	r0, [r4, #0]
 8004982:	f7ff ffbb 	bl	80048fc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8004986:	2301      	movs	r3, #1
 8004988:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800498c:	2000      	movs	r0, #0
}
 800498e:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004990:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8004994:	f7fd f836 	bl	8001a04 <HAL_TIM_Base_MspInit>
 8004998:	e7ee      	b.n	8004978 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800499a:	2001      	movs	r0, #1
}
 800499c:	4770      	bx	lr

0800499e <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800499e:	b1a8      	cbz	r0, 80049cc <HAL_TIM_PWM_Init+0x2e>
{
 80049a0:	b510      	push	{r4, lr}
 80049a2:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80049a4:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80049a8:	b15b      	cbz	r3, 80049c2 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 80049aa:	2302      	movs	r3, #2
 80049ac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049b0:	1d21      	adds	r1, r4, #4
 80049b2:	6820      	ldr	r0, [r4, #0]
 80049b4:	f7ff ffa2 	bl	80048fc <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 80049b8:	2301      	movs	r3, #1
 80049ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80049be:	2000      	movs	r0, #0
}
 80049c0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80049c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80049c6:	f7ff fec7 	bl	8004758 <HAL_TIM_PWM_MspInit>
 80049ca:	e7ee      	b.n	80049aa <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80049cc:	2001      	movs	r0, #1
}
 80049ce:	4770      	bx	lr

080049d0 <TIM_OC2_SetConfig>:
{
 80049d0:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049d2:	6a03      	ldr	r3, [r0, #32]
 80049d4:	f023 0310 	bic.w	r3, r3, #16
 80049d8:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80049da:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80049dc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80049de:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049e0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80049e4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e8:	680d      	ldr	r5, [r1, #0]
 80049ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80049ee:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049f2:	688d      	ldr	r5, [r1, #8]
 80049f4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049f8:	4d12      	ldr	r5, [pc, #72]	; (8004a44 <TIM_OC2_SetConfig+0x74>)
 80049fa:	42a8      	cmp	r0, r5
 80049fc:	d019      	beq.n	8004a32 <TIM_OC2_SetConfig+0x62>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049fe:	4d11      	ldr	r5, [pc, #68]	; (8004a44 <TIM_OC2_SetConfig+0x74>)
 8004a00:	42a8      	cmp	r0, r5
 8004a02:	d007      	beq.n	8004a14 <TIM_OC2_SetConfig+0x44>
 8004a04:	f505 55c0 	add.w	r5, r5, #6144	; 0x1800
 8004a08:	42a8      	cmp	r0, r5
 8004a0a:	d003      	beq.n	8004a14 <TIM_OC2_SetConfig+0x44>
 8004a0c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004a10:	42a8      	cmp	r0, r5
 8004a12:	d107      	bne.n	8004a24 <TIM_OC2_SetConfig+0x54>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a14:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a18:	694d      	ldr	r5, [r1, #20]
 8004a1a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a1e:	698d      	ldr	r5, [r1, #24]
 8004a20:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8004a24:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004a26:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004a28:	684a      	ldr	r2, [r1, #4]
 8004a2a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004a2c:	6203      	str	r3, [r0, #32]
}
 8004a2e:	bc30      	pop	{r4, r5}
 8004a30:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a36:	68cd      	ldr	r5, [r1, #12]
 8004a38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a40:	e7dd      	b.n	80049fe <TIM_OC2_SetConfig+0x2e>
 8004a42:	bf00      	nop
 8004a44:	40012c00 	.word	0x40012c00

08004a48 <HAL_TIM_PWM_ConfigChannel>:
{
 8004a48:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004a4a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	f000 8092 	beq.w	8004b78 <HAL_TIM_PWM_ConfigChannel+0x130>
 8004a54:	460d      	mov	r5, r1
 8004a56:	4604      	mov	r4, r0
 8004a58:	2301      	movs	r3, #1
 8004a5a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004a5e:	2302      	movs	r3, #2
 8004a60:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8004a64:	2a14      	cmp	r2, #20
 8004a66:	d81e      	bhi.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x5e>
 8004a68:	e8df f002 	tbb	[pc, r2]
 8004a6c:	1d1d1d0b 	.word	0x1d1d1d0b
 8004a70:	1d1d1d24 	.word	0x1d1d1d24
 8004a74:	1d1d1d38 	.word	0x1d1d1d38
 8004a78:	1d1d1d4b 	.word	0x1d1d1d4b
 8004a7c:	1d1d1d5f 	.word	0x1d1d1d5f
 8004a80:	72          	.byte	0x72
 8004a81:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004a82:	6800      	ldr	r0, [r0, #0]
 8004a84:	f7ff fcf0 	bl	8004468 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004a88:	6822      	ldr	r2, [r4, #0]
 8004a8a:	6993      	ldr	r3, [r2, #24]
 8004a8c:	f043 0308 	orr.w	r3, r3, #8
 8004a90:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a92:	6822      	ldr	r2, [r4, #0]
 8004a94:	6993      	ldr	r3, [r2, #24]
 8004a96:	f023 0304 	bic.w	r3, r3, #4
 8004a9a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a9c:	6822      	ldr	r2, [r4, #0]
 8004a9e:	6993      	ldr	r3, [r2, #24]
 8004aa0:	6929      	ldr	r1, [r5, #16]
 8004aa2:	430b      	orrs	r3, r1
 8004aa4:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004aac:	2000      	movs	r0, #0
 8004aae:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004ab2:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ab4:	6800      	ldr	r0, [r0, #0]
 8004ab6:	f7ff ff8b 	bl	80049d0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004aba:	6822      	ldr	r2, [r4, #0]
 8004abc:	6993      	ldr	r3, [r2, #24]
 8004abe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004ac2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ac4:	6822      	ldr	r2, [r4, #0]
 8004ac6:	6993      	ldr	r3, [r2, #24]
 8004ac8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004acc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ace:	6822      	ldr	r2, [r4, #0]
 8004ad0:	6993      	ldr	r3, [r2, #24]
 8004ad2:	6929      	ldr	r1, [r5, #16]
 8004ad4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004ad8:	6193      	str	r3, [r2, #24]
      break;
 8004ada:	e7e4      	b.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004adc:	6800      	ldr	r0, [r0, #0]
 8004ade:	f7ff fd01 	bl	80044e4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ae2:	6822      	ldr	r2, [r4, #0]
 8004ae4:	69d3      	ldr	r3, [r2, #28]
 8004ae6:	f043 0308 	orr.w	r3, r3, #8
 8004aea:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004aec:	6822      	ldr	r2, [r4, #0]
 8004aee:	69d3      	ldr	r3, [r2, #28]
 8004af0:	f023 0304 	bic.w	r3, r3, #4
 8004af4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004af6:	6822      	ldr	r2, [r4, #0]
 8004af8:	69d3      	ldr	r3, [r2, #28]
 8004afa:	6929      	ldr	r1, [r5, #16]
 8004afc:	430b      	orrs	r3, r1
 8004afe:	61d3      	str	r3, [r2, #28]
      break;
 8004b00:	e7d1      	b.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004b02:	6800      	ldr	r0, [r0, #0]
 8004b04:	f7ff fd28 	bl	8004558 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004b08:	6822      	ldr	r2, [r4, #0]
 8004b0a:	69d3      	ldr	r3, [r2, #28]
 8004b0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b10:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004b12:	6822      	ldr	r2, [r4, #0]
 8004b14:	69d3      	ldr	r3, [r2, #28]
 8004b16:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b1a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004b1c:	6822      	ldr	r2, [r4, #0]
 8004b1e:	69d3      	ldr	r3, [r2, #28]
 8004b20:	6929      	ldr	r1, [r5, #16]
 8004b22:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004b26:	61d3      	str	r3, [r2, #28]
      break;
 8004b28:	e7bd      	b.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004b2a:	6800      	ldr	r0, [r0, #0]
 8004b2c:	f7ff fd42 	bl	80045b4 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004b30:	6822      	ldr	r2, [r4, #0]
 8004b32:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b34:	f043 0308 	orr.w	r3, r3, #8
 8004b38:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b3a:	6822      	ldr	r2, [r4, #0]
 8004b3c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b3e:	f023 0304 	bic.w	r3, r3, #4
 8004b42:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b44:	6822      	ldr	r2, [r4, #0]
 8004b46:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b48:	6929      	ldr	r1, [r5, #16]
 8004b4a:	430b      	orrs	r3, r1
 8004b4c:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8004b4e:	e7aa      	b.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x5e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b50:	6800      	ldr	r0, [r0, #0]
 8004b52:	f7ff fd5b 	bl	800460c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b56:	6822      	ldr	r2, [r4, #0]
 8004b58:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b5a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b5e:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b60:	6822      	ldr	r2, [r4, #0]
 8004b62:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004b68:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b6a:	6822      	ldr	r2, [r4, #0]
 8004b6c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8004b6e:	6929      	ldr	r1, [r5, #16]
 8004b70:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004b74:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8004b76:	e796      	b.n	8004aa6 <HAL_TIM_PWM_ConfigChannel+0x5e>
  __HAL_LOCK(htim);
 8004b78:	2002      	movs	r0, #2
 8004b7a:	e79a      	b.n	8004ab2 <HAL_TIM_PWM_ConfigChannel+0x6a>

08004b7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b7c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b7e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b80:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b84:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8004b88:	430b      	orrs	r3, r1
 8004b8a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8c:	6083      	str	r3, [r0, #8]
}
 8004b8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8004b94:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d064      	beq.n	8004c66 <HAL_TIM_ConfigClockSource+0xd2>
{
 8004b9c:	b510      	push	{r4, lr}
 8004b9e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8004ba6:	2302      	movs	r3, #2
 8004ba8:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004bac:	6802      	ldr	r2, [r0, #0]
 8004bae:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bb0:	4b2e      	ldr	r3, [pc, #184]	; (8004c6c <HAL_TIM_ConfigClockSource+0xd8>)
 8004bb2:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8004bb4:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004bb6:	680b      	ldr	r3, [r1, #0]
 8004bb8:	2b40      	cmp	r3, #64	; 0x40
 8004bba:	d04a      	beq.n	8004c52 <HAL_TIM_ConfigClockSource+0xbe>
 8004bbc:	d913      	bls.n	8004be6 <HAL_TIM_ConfigClockSource+0x52>
 8004bbe:	2b60      	cmp	r3, #96	; 0x60
 8004bc0:	d03d      	beq.n	8004c3e <HAL_TIM_ConfigClockSource+0xaa>
 8004bc2:	d91e      	bls.n	8004c02 <HAL_TIM_ConfigClockSource+0x6e>
 8004bc4:	2b70      	cmp	r3, #112	; 0x70
 8004bc6:	d028      	beq.n	8004c1a <HAL_TIM_ConfigClockSource+0x86>
 8004bc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bcc:	d130      	bne.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8004bce:	68cb      	ldr	r3, [r1, #12]
 8004bd0:	684a      	ldr	r2, [r1, #4]
 8004bd2:	6889      	ldr	r1, [r1, #8]
 8004bd4:	6820      	ldr	r0, [r4, #0]
 8004bd6:	f7ff ffd1 	bl	8004b7c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004bda:	6822      	ldr	r2, [r4, #0]
 8004bdc:	6893      	ldr	r3, [r2, #8]
 8004bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004be2:	6093      	str	r3, [r2, #8]
      break;
 8004be4:	e024      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004be6:	2b10      	cmp	r3, #16
 8004be8:	d006      	beq.n	8004bf8 <HAL_TIM_ConfigClockSource+0x64>
 8004bea:	d904      	bls.n	8004bf6 <HAL_TIM_ConfigClockSource+0x62>
 8004bec:	2b20      	cmp	r3, #32
 8004bee:	d003      	beq.n	8004bf8 <HAL_TIM_ConfigClockSource+0x64>
 8004bf0:	2b30      	cmp	r3, #48	; 0x30
 8004bf2:	d001      	beq.n	8004bf8 <HAL_TIM_ConfigClockSource+0x64>
 8004bf4:	e01c      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
 8004bf6:	b9db      	cbnz	r3, 8004c30 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	6820      	ldr	r0, [r4, #0]
 8004bfc:	f7ff fd5b 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004c00:	e016      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
  switch (sClockSourceConfig->ClockSource)
 8004c02:	2b50      	cmp	r3, #80	; 0x50
 8004c04:	d114      	bne.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c06:	68ca      	ldr	r2, [r1, #12]
 8004c08:	6849      	ldr	r1, [r1, #4]
 8004c0a:	6820      	ldr	r0, [r4, #0]
 8004c0c:	f7ff fd2c 	bl	8004668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004c10:	2150      	movs	r1, #80	; 0x50
 8004c12:	6820      	ldr	r0, [r4, #0]
 8004c14:	f7ff fd4f 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004c18:	e00a      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_ETR_SetConfig(htim->Instance,
 8004c1a:	68cb      	ldr	r3, [r1, #12]
 8004c1c:	684a      	ldr	r2, [r1, #4]
 8004c1e:	6889      	ldr	r1, [r1, #8]
 8004c20:	6820      	ldr	r0, [r4, #0]
 8004c22:	f7ff ffab 	bl	8004b7c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004c26:	6822      	ldr	r2, [r4, #0]
 8004c28:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004c2a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8004c2e:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8004c30:	2301      	movs	r3, #1
 8004c32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004c36:	2000      	movs	r0, #0
 8004c38:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004c3c:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c3e:	68ca      	ldr	r2, [r1, #12]
 8004c40:	6849      	ldr	r1, [r1, #4]
 8004c42:	6820      	ldr	r0, [r4, #0]
 8004c44:	f7ff fd23 	bl	800468e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004c48:	2160      	movs	r1, #96	; 0x60
 8004c4a:	6820      	ldr	r0, [r4, #0]
 8004c4c:	f7ff fd33 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004c50:	e7ee      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c52:	68ca      	ldr	r2, [r1, #12]
 8004c54:	6849      	ldr	r1, [r1, #4]
 8004c56:	6820      	ldr	r0, [r4, #0]
 8004c58:	f7ff fd06 	bl	8004668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004c5c:	2140      	movs	r1, #64	; 0x40
 8004c5e:	6820      	ldr	r0, [r4, #0]
 8004c60:	f7ff fd29 	bl	80046b6 <TIM_ITRx_SetConfig>
      break;
 8004c64:	e7e4      	b.n	8004c30 <HAL_TIM_ConfigClockSource+0x9c>
  __HAL_LOCK(htim);
 8004c66:	2002      	movs	r0, #2
}
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	ffce0088 	.word	0xffce0088

08004c70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004c70:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004c72:	f001 011f 	and.w	r1, r1, #31
 8004c76:	2301      	movs	r3, #1
 8004c78:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c7c:	6a03      	ldr	r3, [r0, #32]
 8004c7e:	ea23 0304 	bic.w	r3, r3, r4
 8004c82:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c84:	6a03      	ldr	r3, [r0, #32]
 8004c86:	408a      	lsls	r2, r1
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	6203      	str	r3, [r0, #32]
}
 8004c8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c90:	4770      	bx	lr
	...

08004c94 <HAL_TIM_PWM_Start>:
{
 8004c94:	b510      	push	{r4, lr}
 8004c96:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c98:	2201      	movs	r2, #1
 8004c9a:	6800      	ldr	r0, [r0, #0]
 8004c9c:	f7ff ffe8 	bl	8004c70 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	4a0f      	ldr	r2, [pc, #60]	; (8004ce0 <HAL_TIM_PWM_Start+0x4c>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d007      	beq.n	8004cb8 <HAL_TIM_PWM_Start+0x24>
 8004ca8:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d003      	beq.n	8004cb8 <HAL_TIM_PWM_Start+0x24>
 8004cb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004cb4:	4293      	cmp	r3, r2
 8004cb6:	d103      	bne.n	8004cc0 <HAL_TIM_PWM_Start+0x2c>
    __HAL_TIM_MOE_ENABLE(htim);
 8004cb8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004cbe:	645a      	str	r2, [r3, #68]	; 0x44
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004cc0:	6822      	ldr	r2, [r4, #0]
 8004cc2:	6891      	ldr	r1, [r2, #8]
 8004cc4:	4b07      	ldr	r3, [pc, #28]	; (8004ce4 <HAL_TIM_PWM_Start+0x50>)
 8004cc6:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc8:	2b06      	cmp	r3, #6
 8004cca:	d006      	beq.n	8004cda <HAL_TIM_PWM_Start+0x46>
 8004ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cd0:	d003      	beq.n	8004cda <HAL_TIM_PWM_Start+0x46>
    __HAL_TIM_ENABLE(htim);
 8004cd2:	6813      	ldr	r3, [r2, #0]
 8004cd4:	f043 0301 	orr.w	r3, r3, #1
 8004cd8:	6013      	str	r3, [r2, #0]
}
 8004cda:	2000      	movs	r0, #0
 8004cdc:	bd10      	pop	{r4, pc}
 8004cde:	bf00      	nop
 8004ce0:	40012c00 	.word	0x40012c00
 8004ce4:	00010007 	.word	0x00010007

08004ce8 <HAL_TIM_PWM_Stop>:
{
 8004ce8:	b510      	push	{r4, lr}
 8004cea:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004cec:	2200      	movs	r2, #0
 8004cee:	6800      	ldr	r0, [r0, #0]
 8004cf0:	f7ff ffbe 	bl	8004c70 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	4a17      	ldr	r2, [pc, #92]	; (8004d54 <HAL_TIM_PWM_Stop+0x6c>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d01b      	beq.n	8004d34 <HAL_TIM_PWM_Stop+0x4c>
 8004cfc:	f502 52c0 	add.w	r2, r2, #6144	; 0x1800
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d017      	beq.n	8004d34 <HAL_TIM_PWM_Stop+0x4c>
 8004d04:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d013      	beq.n	8004d34 <HAL_TIM_PWM_Stop+0x4c>
  __HAL_TIM_DISABLE(htim);
 8004d0c:	6823      	ldr	r3, [r4, #0]
 8004d0e:	6a19      	ldr	r1, [r3, #32]
 8004d10:	f241 1211 	movw	r2, #4369	; 0x1111
 8004d14:	4211      	tst	r1, r2
 8004d16:	d108      	bne.n	8004d2a <HAL_TIM_PWM_Stop+0x42>
 8004d18:	6a19      	ldr	r1, [r3, #32]
 8004d1a:	f240 4244 	movw	r2, #1092	; 0x444
 8004d1e:	4211      	tst	r1, r2
 8004d20:	d103      	bne.n	8004d2a <HAL_TIM_PWM_Stop+0x42>
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	f022 0201 	bic.w	r2, r2, #1
 8004d28:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8004d30:	2000      	movs	r0, #0
 8004d32:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_DISABLE(htim);
 8004d34:	6a19      	ldr	r1, [r3, #32]
 8004d36:	f241 1211 	movw	r2, #4369	; 0x1111
 8004d3a:	4211      	tst	r1, r2
 8004d3c:	d1e6      	bne.n	8004d0c <HAL_TIM_PWM_Stop+0x24>
 8004d3e:	6a19      	ldr	r1, [r3, #32]
 8004d40:	f240 4244 	movw	r2, #1092	; 0x444
 8004d44:	4211      	tst	r1, r2
 8004d46:	d1e1      	bne.n	8004d0c <HAL_TIM_PWM_Stop+0x24>
 8004d48:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004d4e:	645a      	str	r2, [r3, #68]	; 0x44
 8004d50:	e7dc      	b.n	8004d0c <HAL_TIM_PWM_Stop+0x24>
 8004d52:	bf00      	nop
 8004d54:	40012c00 	.word	0x40012c00

08004d58 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d58:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d02b      	beq.n	8004db8 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8004d60:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8004d62:	2301      	movs	r3, #1
 8004d64:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d6e:	6802      	ldr	r2, [r0, #0]
 8004d70:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d72:	6895      	ldr	r5, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d74:	4c11      	ldr	r4, [pc, #68]	; (8004dbc <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8004d76:	42a2      	cmp	r2, r4
 8004d78:	d019      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d7e:	680c      	ldr	r4, [r1, #0]
 8004d80:	4323      	orrs	r3, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d82:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d84:	6803      	ldr	r3, [r0, #0]
 8004d86:	4a0d      	ldr	r2, [pc, #52]	; (8004dbc <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d002      	beq.n	8004d92 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8004d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d90:	d104      	bne.n	8004d9c <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d92:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d96:	688a      	ldr	r2, [r1, #8]
 8004d98:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d9a:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004da2:	2300      	movs	r3, #0
 8004da4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8004da8:	4618      	mov	r0, r3
}
 8004daa:	bc30      	pop	{r4, r5}
 8004dac:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004dae:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004db2:	684c      	ldr	r4, [r1, #4]
 8004db4:	4323      	orrs	r3, r4
 8004db6:	e7e0      	b.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0x22>
  __HAL_LOCK(htim);
 8004db8:	2002      	movs	r0, #2
}
 8004dba:	4770      	bx	lr
 8004dbc:	40012c00 	.word	0x40012c00

08004dc0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004dc0:	4770      	bx	lr

08004dc2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dc2:	4770      	bx	lr

08004dc4 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004dc4:	4770      	bx	lr

08004dc6 <UART_TxISR_8BIT>:
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004dc6:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8004dca:	2b21      	cmp	r3, #33	; 0x21
 8004dcc:	d000      	beq.n	8004dd0 <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8004dce:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8004dd0:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	b16b      	cbz	r3, 8004df4 <UART_TxISR_8BIT+0x2e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004dd8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004dda:	781a      	ldrb	r2, [r3, #0]
 8004ddc:	6803      	ldr	r3, [r0, #0]
 8004dde:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8004de0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004de2:	3301      	adds	r3, #1
 8004de4:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8004de6:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004dea:	3b01      	subs	r3, #1
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 8004df2:	e7ec      	b.n	8004dce <UART_TxISR_8BIT+0x8>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004df4:	6802      	ldr	r2, [r0, #0]
 8004df6:	6813      	ldr	r3, [r2, #0]
 8004df8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dfc:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004dfe:	6802      	ldr	r2, [r0, #0]
 8004e00:	6813      	ldr	r3, [r2, #0]
 8004e02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e06:	6013      	str	r3, [r2, #0]
 8004e08:	4770      	bx	lr

08004e0a <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e0a:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8004e0e:	2b21      	cmp	r3, #33	; 0x21
 8004e10:	d000      	beq.n	8004e14 <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004e12:	4770      	bx	lr
    if (huart->TxXferCount == 0U)
 8004e14:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	b17b      	cbz	r3, 8004e3c <UART_TxISR_16BIT+0x32>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e1c:	6d03      	ldr	r3, [r0, #80]	; 0x50
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004e1e:	881b      	ldrh	r3, [r3, #0]
 8004e20:	6802      	ldr	r2, [r0, #0]
 8004e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e26:	6293      	str	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004e28:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004e2a:	3302      	adds	r3, #2
 8004e2c:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8004e2e:	f8b0 3056 	ldrh.w	r3, [r0, #86]	; 0x56
 8004e32:	3b01      	subs	r3, #1
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
}
 8004e3a:	e7ea      	b.n	8004e12 <UART_TxISR_16BIT+0x8>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004e3c:	6802      	ldr	r2, [r0, #0]
 8004e3e:	6813      	ldr	r3, [r2, #0]
 8004e40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e44:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e46:	6802      	ldr	r2, [r0, #0]
 8004e48:	6813      	ldr	r3, [r2, #0]
 8004e4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e4e:	6013      	str	r3, [r2, #0]
 8004e50:	4770      	bx	lr

08004e52 <UART_TxISR_8BIT_FIFOEN>:
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e52:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8004e56:	2b21      	cmp	r3, #33	; 0x21
 8004e58:	d000      	beq.n	8004e5c <UART_TxISR_8BIT_FIFOEN+0xa>
      {
        /* Nothing to do */
      }
    }
  }
}
 8004e5a:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004e5c:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8004e60:	e00c      	b.n	8004e7c <UART_TxISR_8BIT_FIFOEN+0x2a>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004e62:	6802      	ldr	r2, [r0, #0]
 8004e64:	6893      	ldr	r3, [r2, #8]
 8004e66:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004e6a:	6093      	str	r3, [r2, #8]
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004e6c:	6802      	ldr	r2, [r0, #0]
 8004e6e:	6813      	ldr	r3, [r2, #0]
 8004e70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e74:	6013      	str	r3, [r2, #0]
        break; /* force exit loop */
 8004e76:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d0ec      	beq.n	8004e5a <UART_TxISR_8BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 8004e80:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004e84:	b292      	uxth	r2, r2
 8004e86:	2a00      	cmp	r2, #0
 8004e88:	d0eb      	beq.n	8004e62 <UART_TxISR_8BIT_FIFOEN+0x10>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004e8a:	6802      	ldr	r2, [r0, #0]
 8004e8c:	69d1      	ldr	r1, [r2, #28]
 8004e8e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004e92:	d0f1      	beq.n	8004e78 <UART_TxISR_8BIT_FIFOEN+0x26>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8004e94:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004e96:	7809      	ldrb	r1, [r1, #0]
 8004e98:	6291      	str	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr++;
 8004e9a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004e9c:	3201      	adds	r2, #1
 8004e9e:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8004ea0:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004ea4:	3a01      	subs	r2, #1
 8004ea6:	b292      	uxth	r2, r2
 8004ea8:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
 8004eac:	e7e4      	b.n	8004e78 <UART_TxISR_8BIT_FIFOEN+0x26>

08004eae <UART_TxISR_16BIT_FIFOEN>:
{
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004eae:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8004eb2:	2b21      	cmp	r3, #33	; 0x21
 8004eb4:	d000      	beq.n	8004eb8 <UART_TxISR_16BIT_FIFOEN+0xa>
      {
        /* Nothing to do */
      }
    }
  }
}
 8004eb6:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004eb8:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 8004ebc:	e00c      	b.n	8004ed8 <UART_TxISR_16BIT_FIFOEN+0x2a>
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004ebe:	6802      	ldr	r2, [r0, #0]
 8004ec0:	6893      	ldr	r3, [r2, #8]
 8004ec2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004ec6:	6093      	str	r3, [r2, #8]
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004ec8:	6802      	ldr	r2, [r0, #0]
 8004eca:	6813      	ldr	r3, [r2, #0]
 8004ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ed0:	6013      	str	r3, [r2, #0]
        break; /* force exit loop */
 8004ed2:	4770      	bx	lr
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d0ec      	beq.n	8004eb6 <UART_TxISR_16BIT_FIFOEN+0x8>
      if (huart->TxXferCount == 0U)
 8004edc:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004ee0:	b292      	uxth	r2, r2
 8004ee2:	2a00      	cmp	r2, #0
 8004ee4:	d0eb      	beq.n	8004ebe <UART_TxISR_16BIT_FIFOEN+0x10>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8004ee6:	6802      	ldr	r2, [r0, #0]
 8004ee8:	69d1      	ldr	r1, [r2, #28]
 8004eea:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004eee:	d0f1      	beq.n	8004ed4 <UART_TxISR_16BIT_FIFOEN+0x26>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 8004ef0:	6d01      	ldr	r1, [r0, #80]	; 0x50
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004ef2:	8809      	ldrh	r1, [r1, #0]
 8004ef4:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004ef8:	6291      	str	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8004efa:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004efc:	3202      	adds	r2, #2
 8004efe:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 8004f00:	f8b0 2056 	ldrh.w	r2, [r0, #86]	; 0x56
 8004f04:	3a01      	subs	r2, #1
 8004f06:	b292      	uxth	r2, r2
 8004f08:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
 8004f0c:	e7e2      	b.n	8004ed4 <UART_TxISR_16BIT_FIFOEN+0x26>
	...

08004f10 <HAL_UART_Transmit_IT>:
  if (huart->gState == HAL_UART_STATE_READY)
 8004f10:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8004f14:	2b20      	cmp	r3, #32
 8004f16:	d146      	bne.n	8004fa6 <HAL_UART_Transmit_IT+0x96>
    if ((pData == NULL) || (Size == 0U))
 8004f18:	2900      	cmp	r1, #0
 8004f1a:	d046      	beq.n	8004faa <HAL_UART_Transmit_IT+0x9a>
 8004f1c:	2a00      	cmp	r2, #0
 8004f1e:	d046      	beq.n	8004fae <HAL_UART_Transmit_IT+0x9e>
    __HAL_LOCK(huart);
 8004f20:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d044      	beq.n	8004fb2 <HAL_UART_Transmit_IT+0xa2>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    huart->pTxBuffPtr  = pData;
 8004f2e:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8004f30:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 8004f34:	f8a0 2056 	strh.w	r2, [r0, #86]	; 0x56
    huart->TxISR       = NULL;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	6703      	str	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f40:	2321      	movs	r3, #33	; 0x21
 8004f42:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8004f46:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004f48:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f4c:	d00f      	beq.n	8004f6e <HAL_UART_Transmit_IT+0x5e>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f4e:	6883      	ldr	r3, [r0, #8]
 8004f50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f54:	d021      	beq.n	8004f9a <HAL_UART_Transmit_IT+0x8a>
        huart->TxISR = UART_TxISR_8BIT;
 8004f56:	4b18      	ldr	r3, [pc, #96]	; (8004fb8 <HAL_UART_Transmit_IT+0xa8>)
 8004f58:	6703      	str	r3, [r0, #112]	; 0x70
      __HAL_UNLOCK(huart);
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8004f60:	6801      	ldr	r1, [r0, #0]
 8004f62:	680a      	ldr	r2, [r1, #0]
 8004f64:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004f68:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f6e:	6883      	ldr	r3, [r0, #8]
 8004f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f74:	d00b      	beq.n	8004f8e <HAL_UART_Transmit_IT+0x7e>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8004f76:	4b11      	ldr	r3, [pc, #68]	; (8004fbc <HAL_UART_Transmit_IT+0xac>)
 8004f78:	6703      	str	r3, [r0, #112]	; 0x70
      __HAL_UNLOCK(huart);
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8004f80:	6801      	ldr	r1, [r0, #0]
 8004f82:	688a      	ldr	r2, [r1, #8]
 8004f84:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004f88:	608a      	str	r2, [r1, #8]
    return HAL_OK;
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f8e:	6903      	ldr	r3, [r0, #16]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1f0      	bne.n	8004f76 <HAL_UART_Transmit_IT+0x66>
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8004f94:	4b0a      	ldr	r3, [pc, #40]	; (8004fc0 <HAL_UART_Transmit_IT+0xb0>)
 8004f96:	6703      	str	r3, [r0, #112]	; 0x70
 8004f98:	e7ef      	b.n	8004f7a <HAL_UART_Transmit_IT+0x6a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f9a:	6903      	ldr	r3, [r0, #16]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d1da      	bne.n	8004f56 <HAL_UART_Transmit_IT+0x46>
        huart->TxISR = UART_TxISR_16BIT;
 8004fa0:	4b08      	ldr	r3, [pc, #32]	; (8004fc4 <HAL_UART_Transmit_IT+0xb4>)
 8004fa2:	6703      	str	r3, [r0, #112]	; 0x70
 8004fa4:	e7d9      	b.n	8004f5a <HAL_UART_Transmit_IT+0x4a>
    return HAL_BUSY;
 8004fa6:	2002      	movs	r0, #2
 8004fa8:	4770      	bx	lr
      return HAL_ERROR;
 8004faa:	2001      	movs	r0, #1
 8004fac:	4770      	bx	lr
 8004fae:	2001      	movs	r0, #1
 8004fb0:	4770      	bx	lr
    __HAL_LOCK(huart);
 8004fb2:	2002      	movs	r0, #2
}
 8004fb4:	4770      	bx	lr
 8004fb6:	bf00      	nop
 8004fb8:	08004dc7 	.word	0x08004dc7
 8004fbc:	08004e53 	.word	0x08004e53
 8004fc0:	08004eaf 	.word	0x08004eaf
 8004fc4:	08004e0b 	.word	0x08004e0b

08004fc8 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8004fc8:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8004fcc:	2b20      	cmp	r3, #32
 8004fce:	d17f      	bne.n	80050d0 <HAL_UART_Receive_IT+0x108>
    if ((pData == NULL) || (Size == 0U))
 8004fd0:	2900      	cmp	r1, #0
 8004fd2:	d07f      	beq.n	80050d4 <HAL_UART_Receive_IT+0x10c>
 8004fd4:	2a00      	cmp	r2, #0
 8004fd6:	d07f      	beq.n	80050d8 <HAL_UART_Receive_IT+0x110>
    __HAL_LOCK(huart);
 8004fd8:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d07d      	beq.n	80050dc <HAL_UART_Receive_IT+0x114>
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    huart->pRxBuffPtr  = pData;
 8004fe6:	6581      	str	r1, [r0, #88]	; 0x58
    huart->RxXferSize  = Size;
 8004fe8:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->RxXferCount = Size;
 8004fec:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
    huart->RxISR       = NULL;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	66c3      	str	r3, [r0, #108]	; 0x6c
    UART_MASK_COMPUTATION(huart);
 8004ff4:	6883      	ldr	r3, [r0, #8]
 8004ff6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ffa:	d006      	beq.n	800500a <HAL_UART_Receive_IT+0x42>
 8004ffc:	b9a3      	cbnz	r3, 8005028 <HAL_UART_Receive_IT+0x60>
 8004ffe:	6903      	ldr	r3, [r0, #16]
 8005000:	b973      	cbnz	r3, 8005020 <HAL_UART_Receive_IT+0x58>
 8005002:	23ff      	movs	r3, #255	; 0xff
 8005004:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005008:	e014      	b.n	8005034 <HAL_UART_Receive_IT+0x6c>
 800500a:	6903      	ldr	r3, [r0, #16]
 800500c:	b923      	cbnz	r3, 8005018 <HAL_UART_Receive_IT+0x50>
 800500e:	f240 13ff 	movw	r3, #511	; 0x1ff
 8005012:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005016:	e00d      	b.n	8005034 <HAL_UART_Receive_IT+0x6c>
 8005018:	23ff      	movs	r3, #255	; 0xff
 800501a:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800501e:	e009      	b.n	8005034 <HAL_UART_Receive_IT+0x6c>
 8005020:	237f      	movs	r3, #127	; 0x7f
 8005022:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005026:	e005      	b.n	8005034 <HAL_UART_Receive_IT+0x6c>
 8005028:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800502c:	d021      	beq.n	8005072 <HAL_UART_Receive_IT+0xaa>
 800502e:	2300      	movs	r3, #0
 8005030:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005034:	2300      	movs	r3, #0
 8005036:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800503a:	2322      	movs	r3, #34	; 0x22
 800503c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005040:	6801      	ldr	r1, [r0, #0]
 8005042:	688b      	ldr	r3, [r1, #8]
 8005044:	f043 0301 	orr.w	r3, r3, #1
 8005048:	608b      	str	r3, [r1, #8]
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800504a:	6e43      	ldr	r3, [r0, #100]	; 0x64
 800504c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005050:	d019      	beq.n	8005086 <HAL_UART_Receive_IT+0xbe>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005052:	6883      	ldr	r3, [r0, #8]
 8005054:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005058:	d034      	beq.n	80050c4 <HAL_UART_Receive_IT+0xfc>
        huart->RxISR = UART_RxISR_8BIT;
 800505a:	4b21      	ldr	r3, [pc, #132]	; (80050e0 <HAL_UART_Receive_IT+0x118>)
 800505c:	66c3      	str	r3, [r0, #108]	; 0x6c
      __HAL_UNLOCK(huart);
 800505e:	2300      	movs	r3, #0
 8005060:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005064:	6801      	ldr	r1, [r0, #0]
 8005066:	680a      	ldr	r2, [r1, #0]
 8005068:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800506c:	600a      	str	r2, [r1, #0]
    return HAL_OK;
 800506e:	4618      	mov	r0, r3
 8005070:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8005072:	6903      	ldr	r3, [r0, #16]
 8005074:	b91b      	cbnz	r3, 800507e <HAL_UART_Receive_IT+0xb6>
 8005076:	237f      	movs	r3, #127	; 0x7f
 8005078:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 800507c:	e7da      	b.n	8005034 <HAL_UART_Receive_IT+0x6c>
 800507e:	233f      	movs	r3, #63	; 0x3f
 8005080:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8005084:	e7d6      	b.n	8005034 <HAL_UART_Receive_IT+0x6c>
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005086:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 800508a:	4293      	cmp	r3, r2
 800508c:	d8e1      	bhi.n	8005052 <HAL_UART_Receive_IT+0x8a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800508e:	6883      	ldr	r3, [r0, #8]
 8005090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005094:	d010      	beq.n	80050b8 <HAL_UART_Receive_IT+0xf0>
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005096:	4b13      	ldr	r3, [pc, #76]	; (80050e4 <HAL_UART_Receive_IT+0x11c>)
 8005098:	66c3      	str	r3, [r0, #108]	; 0x6c
      __HAL_UNLOCK(huart);
 800509a:	2300      	movs	r3, #0
 800509c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050a0:	6801      	ldr	r1, [r0, #0]
 80050a2:	680a      	ldr	r2, [r1, #0]
 80050a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050a8:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80050aa:	6801      	ldr	r1, [r0, #0]
 80050ac:	688a      	ldr	r2, [r1, #8]
 80050ae:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80050b2:	608a      	str	r2, [r1, #8]
    return HAL_OK;
 80050b4:	4618      	mov	r0, r3
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80050b6:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b8:	6903      	ldr	r3, [r0, #16]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d1eb      	bne.n	8005096 <HAL_UART_Receive_IT+0xce>
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80050be:	4b0a      	ldr	r3, [pc, #40]	; (80050e8 <HAL_UART_Receive_IT+0x120>)
 80050c0:	66c3      	str	r3, [r0, #108]	; 0x6c
 80050c2:	e7ea      	b.n	800509a <HAL_UART_Receive_IT+0xd2>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050c4:	6903      	ldr	r3, [r0, #16]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d1c7      	bne.n	800505a <HAL_UART_Receive_IT+0x92>
        huart->RxISR = UART_RxISR_16BIT;
 80050ca:	4b08      	ldr	r3, [pc, #32]	; (80050ec <HAL_UART_Receive_IT+0x124>)
 80050cc:	66c3      	str	r3, [r0, #108]	; 0x6c
 80050ce:	e7c6      	b.n	800505e <HAL_UART_Receive_IT+0x96>
    return HAL_BUSY;
 80050d0:	2002      	movs	r0, #2
 80050d2:	4770      	bx	lr
      return HAL_ERROR;
 80050d4:	2001      	movs	r0, #1
 80050d6:	4770      	bx	lr
 80050d8:	2001      	movs	r0, #1
 80050da:	4770      	bx	lr
    __HAL_LOCK(huart);
 80050dc:	2002      	movs	r0, #2
}
 80050de:	4770      	bx	lr
 80050e0:	080050f1 	.word	0x080050f1
 80050e4:	080051bd 	.word	0x080051bd
 80050e8:	08005269 	.word	0x08005269
 80050ec:	08005157 	.word	0x08005157

080050f0 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80050f0:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 80050f2:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050f6:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 80050fa:	2a22      	cmp	r2, #34	; 0x22
 80050fc:	d005      	beq.n	800510a <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80050fe:	6802      	ldr	r2, [r0, #0]
 8005100:	6993      	ldr	r3, [r2, #24]
 8005102:	f043 0308 	orr.w	r3, r3, #8
 8005106:	6193      	str	r3, [r2, #24]
  }
}
 8005108:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800510a:	6802      	ldr	r2, [r0, #0]
 800510c:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800510e:	b2db      	uxtb	r3, r3
 8005110:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8005112:	400b      	ands	r3, r1
 8005114:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8005116:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005118:	3301      	adds	r3, #1
 800511a:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800511c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005120:	3b01      	subs	r3, #1
 8005122:	b29b      	uxth	r3, r3
 8005124:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8005128:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 800512c:	b29b      	uxth	r3, r3
 800512e:	2b00      	cmp	r3, #0
 8005130:	d1ea      	bne.n	8005108 <UART_RxISR_8BIT+0x18>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005132:	6802      	ldr	r2, [r0, #0]
 8005134:	6813      	ldr	r3, [r2, #0]
 8005136:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800513a:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800513c:	6802      	ldr	r2, [r0, #0]
 800513e:	6893      	ldr	r3, [r2, #8]
 8005140:	f023 0301 	bic.w	r3, r3, #1
 8005144:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8005146:	2320      	movs	r3, #32
 8005148:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
      huart->RxISR = NULL;
 800514c:	2300      	movs	r3, #0
 800514e:	66c3      	str	r3, [r0, #108]	; 0x6c
      HAL_UART_RxCpltCallback(huart);
 8005150:	f7fc f922 	bl	8001398 <HAL_UART_RxCpltCallback>
 8005154:	e7d8      	b.n	8005108 <UART_RxISR_8BIT+0x18>

08005156 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005156:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005158:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800515c:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8005160:	2b22      	cmp	r3, #34	; 0x22
 8005162:	d005      	beq.n	8005170 <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005164:	6802      	ldr	r2, [r0, #0]
 8005166:	6993      	ldr	r3, [r2, #24]
 8005168:	f043 0308 	orr.w	r3, r3, #8
 800516c:	6193      	str	r3, [r2, #24]
  }
}
 800516e:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005170:	6803      	ldr	r3, [r0, #0]
 8005172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005174:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8005176:	4013      	ands	r3, r2
 8005178:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 800517a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800517c:	3302      	adds	r3, #2
 800517e:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8005180:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005184:	3b01      	subs	r3, #1
 8005186:	b29b      	uxth	r3, r3
 8005188:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800518c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8005190:	b29b      	uxth	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d1eb      	bne.n	800516e <UART_RxISR_16BIT+0x18>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005196:	6802      	ldr	r2, [r0, #0]
 8005198:	6813      	ldr	r3, [r2, #0]
 800519a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800519e:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051a0:	6802      	ldr	r2, [r0, #0]
 80051a2:	6893      	ldr	r3, [r2, #8]
 80051a4:	f023 0301 	bic.w	r3, r3, #1
 80051a8:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80051aa:	2320      	movs	r3, #32
 80051ac:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
      huart->RxISR = NULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	66c3      	str	r3, [r0, #108]	; 0x6c
      HAL_UART_RxCpltCallback(huart);
 80051b4:	f7fc f8f0 	bl	8001398 <HAL_UART_RxCpltCallback>
 80051b8:	e7d9      	b.n	800516e <UART_RxISR_16BIT+0x18>
	...

080051bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80051bc:	b570      	push	{r4, r5, r6, lr}
  uint16_t  uhMask = huart->Mask;
 80051be:	f8b0 5060 	ldrh.w	r5, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051c2:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 80051c6:	2b22      	cmp	r3, #34	; 0x22
 80051c8:	d005      	beq.n	80051d6 <UART_RxISR_8BIT_FIFOEN+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80051ca:	6802      	ldr	r2, [r0, #0]
 80051cc:	6993      	ldr	r3, [r2, #24]
 80051ce:	f043 0308 	orr.w	r3, r3, #8
 80051d2:	6193      	str	r3, [r2, #24]
  }
}
 80051d4:	bd70      	pop	{r4, r5, r6, pc}
 80051d6:	4604      	mov	r4, r0
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80051d8:	f8b0 6068 	ldrh.w	r6, [r0, #104]	; 0x68
 80051dc:	e001      	b.n	80051e2 <UART_RxISR_8BIT_FIFOEN+0x26>
 80051de:	3e01      	subs	r6, #1
 80051e0:	b2b6      	uxth	r6, r6
 80051e2:	b346      	cbz	r6, 8005236 <UART_RxISR_8BIT_FIFOEN+0x7a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051e4:	6823      	ldr	r3, [r4, #0]
 80051e6:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80051e8:	b2eb      	uxtb	r3, r5
 80051ea:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80051ec:	400b      	ands	r3, r1
 80051ee:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 80051f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80051f2:	3301      	adds	r3, #1
 80051f4:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80051f6:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80051fa:	3b01      	subs	r3, #1
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 8005202:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8005206:	b29b      	uxth	r3, r3
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1e8      	bne.n	80051de <UART_RxISR_8BIT_FIFOEN+0x22>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800520c:	6822      	ldr	r2, [r4, #0]
 800520e:	6813      	ldr	r3, [r2, #0]
 8005210:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005214:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005216:	6822      	ldr	r2, [r4, #0]
 8005218:	6893      	ldr	r3, [r2, #8]
 800521a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800521e:	f023 0301 	bic.w	r3, r3, #1
 8005222:	6093      	str	r3, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 8005224:	2320      	movs	r3, #32
 8005226:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 800522a:	2300      	movs	r3, #0
 800522c:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 800522e:	4620      	mov	r0, r4
 8005230:	f7fc f8b2 	bl	8001398 <HAL_UART_RxCpltCallback>
 8005234:	e7d3      	b.n	80051de <UART_RxISR_8BIT_FIFOEN+0x22>
    rxdatacount = huart->RxXferCount;
 8005236:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800523a:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800523c:	2b00      	cmp	r3, #0
 800523e:	d0c9      	beq.n	80051d4 <UART_RxISR_8BIT_FIFOEN+0x18>
 8005240:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8005244:	429a      	cmp	r2, r3
 8005246:	d9c5      	bls.n	80051d4 <UART_RxISR_8BIT_FIFOEN+0x18>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005248:	6822      	ldr	r2, [r4, #0]
 800524a:	6893      	ldr	r3, [r2, #8]
 800524c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005250:	6093      	str	r3, [r2, #8]
      huart->RxISR = UART_RxISR_8BIT;
 8005252:	4b04      	ldr	r3, [pc, #16]	; (8005264 <UART_RxISR_8BIT_FIFOEN+0xa8>)
 8005254:	66e3      	str	r3, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005256:	6822      	ldr	r2, [r4, #0]
 8005258:	6813      	ldr	r3, [r2, #0]
 800525a:	f043 0320 	orr.w	r3, r3, #32
 800525e:	6013      	str	r3, [r2, #0]
 8005260:	e7b8      	b.n	80051d4 <UART_RxISR_8BIT_FIFOEN+0x18>
 8005262:	bf00      	nop
 8005264:	080050f1 	.word	0x080050f1

08005268 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005268:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800526a:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800526e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8005272:	2b22      	cmp	r3, #34	; 0x22
 8005274:	d005      	beq.n	8005282 <UART_RxISR_16BIT_FIFOEN+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005276:	6802      	ldr	r2, [r0, #0]
 8005278:	6993      	ldr	r3, [r2, #24]
 800527a:	f043 0308 	orr.w	r3, r3, #8
 800527e:	6193      	str	r3, [r2, #24]
  }
}
 8005280:	bd70      	pop	{r4, r5, r6, pc}
 8005282:	4604      	mov	r4, r0
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8005284:	f8b0 5068 	ldrh.w	r5, [r0, #104]	; 0x68
 8005288:	e001      	b.n	800528e <UART_RxISR_16BIT_FIFOEN+0x26>
 800528a:	3d01      	subs	r5, #1
 800528c:	b2ad      	uxth	r5, r5
 800528e:	b33d      	cbz	r5, 80052e0 <UART_RxISR_16BIT_FIFOEN+0x78>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005294:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8005296:	4033      	ands	r3, r6
 8005298:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800529a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800529c:	3302      	adds	r3, #2
 800529e:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 80052a0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80052a4:	3b01      	subs	r3, #1
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      if (huart->RxXferCount == 0U)
 80052ac:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1e9      	bne.n	800528a <UART_RxISR_16BIT_FIFOEN+0x22>
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052b6:	6822      	ldr	r2, [r4, #0]
 80052b8:	6813      	ldr	r3, [r2, #0]
 80052ba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052be:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80052c0:	6822      	ldr	r2, [r4, #0]
 80052c2:	6893      	ldr	r3, [r2, #8]
 80052c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052c8:	f023 0301 	bic.w	r3, r3, #1
 80052cc:	6093      	str	r3, [r2, #8]
        huart->RxState = HAL_UART_STATE_READY;
 80052ce:	2320      	movs	r3, #32
 80052d0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxISR = NULL;
 80052d4:	2300      	movs	r3, #0
 80052d6:	66e3      	str	r3, [r4, #108]	; 0x6c
        HAL_UART_RxCpltCallback(huart);
 80052d8:	4620      	mov	r0, r4
 80052da:	f7fc f85d 	bl	8001398 <HAL_UART_RxCpltCallback>
 80052de:	e7d4      	b.n	800528a <UART_RxISR_16BIT_FIFOEN+0x22>
    rxdatacount = huart->RxXferCount;
 80052e0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80052e4:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d0ca      	beq.n	8005280 <UART_RxISR_16BIT_FIFOEN+0x18>
 80052ea:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 80052ee:	429a      	cmp	r2, r3
 80052f0:	d9c6      	bls.n	8005280 <UART_RxISR_16BIT_FIFOEN+0x18>
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80052f2:	6822      	ldr	r2, [r4, #0]
 80052f4:	6893      	ldr	r3, [r2, #8]
 80052f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052fa:	6093      	str	r3, [r2, #8]
      huart->RxISR = UART_RxISR_16BIT;
 80052fc:	4b03      	ldr	r3, [pc, #12]	; (800530c <UART_RxISR_16BIT_FIFOEN+0xa4>)
 80052fe:	66e3      	str	r3, [r4, #108]	; 0x6c
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005300:	6822      	ldr	r2, [r4, #0]
 8005302:	6813      	ldr	r3, [r2, #0]
 8005304:	f043 0320 	orr.w	r3, r3, #32
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	e7b9      	b.n	8005280 <UART_RxISR_16BIT_FIFOEN+0x18>
 800530c:	08005157 	.word	0x08005157

08005310 <UART_SetConfig>:
{
 8005310:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8005314:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8005316:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005318:	6883      	ldr	r3, [r0, #8]
 800531a:	6902      	ldr	r2, [r0, #16]
 800531c:	4313      	orrs	r3, r2
 800531e:	6942      	ldr	r2, [r0, #20]
 8005320:	4313      	orrs	r3, r2
 8005322:	69c2      	ldr	r2, [r0, #28]
 8005324:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)huart->FifoMode;
 8005326:	6e42      	ldr	r2, [r0, #100]	; 0x64
 8005328:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800532a:	6808      	ldr	r0, [r1, #0]
 800532c:	4aa1      	ldr	r2, [pc, #644]	; (80055b4 <UART_SetConfig+0x2a4>)
 800532e:	4002      	ands	r2, r0
 8005330:	431a      	orrs	r2, r3
 8005332:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005334:	6822      	ldr	r2, [r4, #0]
 8005336:	6853      	ldr	r3, [r2, #4]
 8005338:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800533c:	68e1      	ldr	r1, [r4, #12]
 800533e:	430b      	orrs	r3, r1
 8005340:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005342:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005344:	6822      	ldr	r2, [r4, #0]
 8005346:	4b9c      	ldr	r3, [pc, #624]	; (80055b8 <UART_SetConfig+0x2a8>)
 8005348:	429a      	cmp	r2, r3
 800534a:	d001      	beq.n	8005350 <UART_SetConfig+0x40>
    tmpreg |= huart->Init.OneBitSampling;
 800534c:	6a23      	ldr	r3, [r4, #32]
 800534e:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005350:	6893      	ldr	r3, [r2, #8]
 8005352:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005356:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800535a:	430b      	orrs	r3, r1
 800535c:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800535e:	6822      	ldr	r2, [r4, #0]
 8005360:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005362:	f023 030f 	bic.w	r3, r3, #15
 8005366:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005368:	430b      	orrs	r3, r1
 800536a:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800536c:	6823      	ldr	r3, [r4, #0]
 800536e:	4a93      	ldr	r2, [pc, #588]	; (80055bc <UART_SetConfig+0x2ac>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d019      	beq.n	80053a8 <UART_SetConfig+0x98>
 8005374:	4a90      	ldr	r2, [pc, #576]	; (80055b8 <UART_SetConfig+0x2a8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d02a      	beq.n	80053d0 <UART_SetConfig+0xc0>
 800537a:	2510      	movs	r5, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800537c:	4a8e      	ldr	r2, [pc, #568]	; (80055b8 <UART_SetConfig+0x2a8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d043      	beq.n	800540a <UART_SetConfig+0xfa>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005382:	69e3      	ldr	r3, [r4, #28]
 8005384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005388:	f000 8307 	beq.w	800599a <UART_SetConfig+0x68a>
    switch (clocksource)
 800538c:	3d01      	subs	r5, #1
 800538e:	2d07      	cmp	r5, #7
 8005390:	f200 854f 	bhi.w	8005e32 <UART_SetConfig+0xb22>
 8005394:	e8df f015 	tbh	[pc, r5, lsl #1]
 8005398:	046e041e 	.word	0x046e041e
 800539c:	04ca054d 	.word	0x04ca054d
 80053a0:	054d054d 	.word	0x054d054d
 80053a4:	0508054d 	.word	0x0508054d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80053a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053ac:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80053b0:	f002 0203 	and.w	r2, r2, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 80053b4:	2a03      	cmp	r2, #3
 80053b6:	d809      	bhi.n	80053cc <UART_SetConfig+0xbc>
 80053b8:	e8df f002 	tbb	[pc, r2]
 80053bc:	06230402 	.word	0x06230402
 80053c0:	2501      	movs	r5, #1
 80053c2:	e7db      	b.n	800537c <UART_SetConfig+0x6c>
 80053c4:	2504      	movs	r5, #4
 80053c6:	e7d9      	b.n	800537c <UART_SetConfig+0x6c>
 80053c8:	2508      	movs	r5, #8
 80053ca:	e7d7      	b.n	800537c <UART_SetConfig+0x6c>
 80053cc:	2510      	movs	r5, #16
 80053ce:	e7d5      	b.n	800537c <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80053d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053d4:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80053d8:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80053dc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80053e0:	d00b      	beq.n	80053fa <UART_SetConfig+0xea>
 80053e2:	d907      	bls.n	80053f4 <UART_SetConfig+0xe4>
 80053e4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80053e8:	d00d      	beq.n	8005406 <UART_SetConfig+0xf6>
 80053ea:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80053ee:	d106      	bne.n	80053fe <UART_SetConfig+0xee>
 80053f0:	2508      	movs	r5, #8
 80053f2:	e7c3      	b.n	800537c <UART_SetConfig+0x6c>
 80053f4:	b91a      	cbnz	r2, 80053fe <UART_SetConfig+0xee>
 80053f6:	2500      	movs	r5, #0
 80053f8:	e7c0      	b.n	800537c <UART_SetConfig+0x6c>
 80053fa:	2504      	movs	r5, #4
 80053fc:	e7be      	b.n	800537c <UART_SetConfig+0x6c>
 80053fe:	2510      	movs	r5, #16
 8005400:	e7bc      	b.n	800537c <UART_SetConfig+0x6c>
 8005402:	2502      	movs	r5, #2
 8005404:	e7ba      	b.n	800537c <UART_SetConfig+0x6c>
 8005406:	2502      	movs	r5, #2
 8005408:	e7b8      	b.n	800537c <UART_SetConfig+0x6c>
    switch (clocksource)
 800540a:	2d08      	cmp	r5, #8
 800540c:	f200 8514 	bhi.w	8005e38 <UART_SetConfig+0xb28>
 8005410:	e8df f015 	tbh	[pc, r5, lsl #1]
 8005414:	05120009 	.word	0x05120009
 8005418:	0512005a 	.word	0x0512005a
 800541c:	05120078 	.word	0x05120078
 8005420:	05120512 	.word	0x05120512
 8005424:	00af      	.short	0x00af
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005426:	f7fe fcd1 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
 800542a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800542c:	b1d3      	cbz	r3, 8005464 <UART_SetConfig+0x154>
 800542e:	2b01      	cmp	r3, #1
 8005430:	d036      	beq.n	80054a0 <UART_SetConfig+0x190>
 8005432:	2b02      	cmp	r3, #2
 8005434:	d036      	beq.n	80054a4 <UART_SetConfig+0x194>
 8005436:	2b03      	cmp	r3, #3
 8005438:	d036      	beq.n	80054a8 <UART_SetConfig+0x198>
 800543a:	2b04      	cmp	r3, #4
 800543c:	d036      	beq.n	80054ac <UART_SetConfig+0x19c>
 800543e:	2b05      	cmp	r3, #5
 8005440:	d036      	beq.n	80054b0 <UART_SetConfig+0x1a0>
 8005442:	2b06      	cmp	r3, #6
 8005444:	d036      	beq.n	80054b4 <UART_SetConfig+0x1a4>
 8005446:	2b07      	cmp	r3, #7
 8005448:	d036      	beq.n	80054b8 <UART_SetConfig+0x1a8>
 800544a:	2b08      	cmp	r3, #8
 800544c:	d036      	beq.n	80054bc <UART_SetConfig+0x1ac>
 800544e:	2b09      	cmp	r3, #9
 8005450:	d036      	beq.n	80054c0 <UART_SetConfig+0x1b0>
 8005452:	2b0a      	cmp	r3, #10
 8005454:	d036      	beq.n	80054c4 <UART_SetConfig+0x1b4>
 8005456:	2b0b      	cmp	r3, #11
 8005458:	d001      	beq.n	800545e <UART_SetConfig+0x14e>
 800545a:	2301      	movs	r3, #1
 800545c:	e003      	b.n	8005466 <UART_SetConfig+0x156>
 800545e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005462:	e000      	b.n	8005466 <UART_SetConfig+0x156>
 8005464:	2301      	movs	r3, #1
 8005466:	fbb0 f0f3 	udiv	r0, r0, r3
    if (lpuart_ker_ck_pres != 0U)
 800546a:	2800      	cmp	r0, #0
 800546c:	f000 84e6 	beq.w	8005e3c <UART_SetConfig+0xb2c>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005470:	6862      	ldr	r2, [r4, #4]
 8005472:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8005476:	4283      	cmp	r3, r0
 8005478:	f200 84e2 	bhi.w	8005e40 <UART_SetConfig+0xb30>
 800547c:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8005480:	f200 84e0 	bhi.w	8005e44 <UART_SetConfig+0xb34>
        switch (clocksource)
 8005484:	2d08      	cmp	r5, #8
 8005486:	f200 8285 	bhi.w	8005994 <UART_SetConfig+0x684>
 800548a:	e8df f015 	tbh	[pc, r5, lsl #1]
 800548e:	00d0      	.short	0x00d0
 8005490:	012f0283 	.word	0x012f0283
 8005494:	01930283 	.word	0x01930283
 8005498:	02830283 	.word	0x02830283
 800549c:	021f0283 	.word	0x021f0283
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80054a0:	2302      	movs	r3, #2
 80054a2:	e7e0      	b.n	8005466 <UART_SetConfig+0x156>
 80054a4:	2304      	movs	r3, #4
 80054a6:	e7de      	b.n	8005466 <UART_SetConfig+0x156>
 80054a8:	2306      	movs	r3, #6
 80054aa:	e7dc      	b.n	8005466 <UART_SetConfig+0x156>
 80054ac:	2308      	movs	r3, #8
 80054ae:	e7da      	b.n	8005466 <UART_SetConfig+0x156>
 80054b0:	230a      	movs	r3, #10
 80054b2:	e7d8      	b.n	8005466 <UART_SetConfig+0x156>
 80054b4:	230c      	movs	r3, #12
 80054b6:	e7d6      	b.n	8005466 <UART_SetConfig+0x156>
 80054b8:	2310      	movs	r3, #16
 80054ba:	e7d4      	b.n	8005466 <UART_SetConfig+0x156>
 80054bc:	2320      	movs	r3, #32
 80054be:	e7d2      	b.n	8005466 <UART_SetConfig+0x156>
 80054c0:	2340      	movs	r3, #64	; 0x40
 80054c2:	e7d0      	b.n	8005466 <UART_SetConfig+0x156>
 80054c4:	2380      	movs	r3, #128	; 0x80
 80054c6:	e7ce      	b.n	8005466 <UART_SetConfig+0x156>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80054c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d06f      	beq.n	80055ae <UART_SetConfig+0x29e>
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d078      	beq.n	80055c4 <UART_SetConfig+0x2b4>
 80054d2:	2b02      	cmp	r3, #2
 80054d4:	d078      	beq.n	80055c8 <UART_SetConfig+0x2b8>
 80054d6:	2b03      	cmp	r3, #3
 80054d8:	d078      	beq.n	80055cc <UART_SetConfig+0x2bc>
 80054da:	2b04      	cmp	r3, #4
 80054dc:	d078      	beq.n	80055d0 <UART_SetConfig+0x2c0>
 80054de:	2b05      	cmp	r3, #5
 80054e0:	d078      	beq.n	80055d4 <UART_SetConfig+0x2c4>
 80054e2:	2b06      	cmp	r3, #6
 80054e4:	d078      	beq.n	80055d8 <UART_SetConfig+0x2c8>
 80054e6:	2b07      	cmp	r3, #7
 80054e8:	d078      	beq.n	80055dc <UART_SetConfig+0x2cc>
 80054ea:	2b08      	cmp	r3, #8
 80054ec:	d078      	beq.n	80055e0 <UART_SetConfig+0x2d0>
 80054ee:	2b09      	cmp	r3, #9
 80054f0:	d078      	beq.n	80055e4 <UART_SetConfig+0x2d4>
 80054f2:	2b0a      	cmp	r3, #10
 80054f4:	d078      	beq.n	80055e8 <UART_SetConfig+0x2d8>
 80054f6:	2b0b      	cmp	r3, #11
 80054f8:	d001      	beq.n	80054fe <UART_SetConfig+0x1ee>
 80054fa:	4831      	ldr	r0, [pc, #196]	; (80055c0 <UART_SetConfig+0x2b0>)
 80054fc:	e7b5      	b.n	800546a <UART_SetConfig+0x15a>
 80054fe:	f24f 4024 	movw	r0, #62500	; 0xf424
 8005502:	e7b2      	b.n	800546a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005504:	f7fe fbf4 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
 8005508:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800550a:	b1d3      	cbz	r3, 8005542 <UART_SetConfig+0x232>
 800550c:	2b01      	cmp	r3, #1
 800550e:	d01c      	beq.n	800554a <UART_SetConfig+0x23a>
 8005510:	2b02      	cmp	r3, #2
 8005512:	d01c      	beq.n	800554e <UART_SetConfig+0x23e>
 8005514:	2b03      	cmp	r3, #3
 8005516:	d01c      	beq.n	8005552 <UART_SetConfig+0x242>
 8005518:	2b04      	cmp	r3, #4
 800551a:	d01c      	beq.n	8005556 <UART_SetConfig+0x246>
 800551c:	2b05      	cmp	r3, #5
 800551e:	d01c      	beq.n	800555a <UART_SetConfig+0x24a>
 8005520:	2b06      	cmp	r3, #6
 8005522:	d01c      	beq.n	800555e <UART_SetConfig+0x24e>
 8005524:	2b07      	cmp	r3, #7
 8005526:	d01c      	beq.n	8005562 <UART_SetConfig+0x252>
 8005528:	2b08      	cmp	r3, #8
 800552a:	d01c      	beq.n	8005566 <UART_SetConfig+0x256>
 800552c:	2b09      	cmp	r3, #9
 800552e:	d01c      	beq.n	800556a <UART_SetConfig+0x25a>
 8005530:	2b0a      	cmp	r3, #10
 8005532:	d01c      	beq.n	800556e <UART_SetConfig+0x25e>
 8005534:	2b0b      	cmp	r3, #11
 8005536:	d001      	beq.n	800553c <UART_SetConfig+0x22c>
 8005538:	2301      	movs	r3, #1
 800553a:	e003      	b.n	8005544 <UART_SetConfig+0x234>
 800553c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005540:	e000      	b.n	8005544 <UART_SetConfig+0x234>
 8005542:	2301      	movs	r3, #1
 8005544:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8005548:	e78f      	b.n	800546a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800554a:	2302      	movs	r3, #2
 800554c:	e7fa      	b.n	8005544 <UART_SetConfig+0x234>
 800554e:	2304      	movs	r3, #4
 8005550:	e7f8      	b.n	8005544 <UART_SetConfig+0x234>
 8005552:	2306      	movs	r3, #6
 8005554:	e7f6      	b.n	8005544 <UART_SetConfig+0x234>
 8005556:	2308      	movs	r3, #8
 8005558:	e7f4      	b.n	8005544 <UART_SetConfig+0x234>
 800555a:	230a      	movs	r3, #10
 800555c:	e7f2      	b.n	8005544 <UART_SetConfig+0x234>
 800555e:	230c      	movs	r3, #12
 8005560:	e7f0      	b.n	8005544 <UART_SetConfig+0x234>
 8005562:	2310      	movs	r3, #16
 8005564:	e7ee      	b.n	8005544 <UART_SetConfig+0x234>
 8005566:	2320      	movs	r3, #32
 8005568:	e7ec      	b.n	8005544 <UART_SetConfig+0x234>
 800556a:	2340      	movs	r3, #64	; 0x40
 800556c:	e7ea      	b.n	8005544 <UART_SetConfig+0x234>
 800556e:	2380      	movs	r3, #128	; 0x80
 8005570:	e7e8      	b.n	8005544 <UART_SetConfig+0x234>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8005572:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005574:	2b00      	cmp	r3, #0
 8005576:	d039      	beq.n	80055ec <UART_SetConfig+0x2dc>
 8005578:	2b01      	cmp	r3, #1
 800557a:	d03a      	beq.n	80055f2 <UART_SetConfig+0x2e2>
 800557c:	2b02      	cmp	r3, #2
 800557e:	d03b      	beq.n	80055f8 <UART_SetConfig+0x2e8>
 8005580:	2b03      	cmp	r3, #3
 8005582:	d03c      	beq.n	80055fe <UART_SetConfig+0x2ee>
 8005584:	2b04      	cmp	r3, #4
 8005586:	d03d      	beq.n	8005604 <UART_SetConfig+0x2f4>
 8005588:	2b05      	cmp	r3, #5
 800558a:	d03e      	beq.n	800560a <UART_SetConfig+0x2fa>
 800558c:	2b06      	cmp	r3, #6
 800558e:	d03f      	beq.n	8005610 <UART_SetConfig+0x300>
 8005590:	2b07      	cmp	r3, #7
 8005592:	d040      	beq.n	8005616 <UART_SetConfig+0x306>
 8005594:	2b08      	cmp	r3, #8
 8005596:	d041      	beq.n	800561c <UART_SetConfig+0x30c>
 8005598:	2b09      	cmp	r3, #9
 800559a:	d042      	beq.n	8005622 <UART_SetConfig+0x312>
 800559c:	2b0a      	cmp	r3, #10
 800559e:	d043      	beq.n	8005628 <UART_SetConfig+0x318>
 80055a0:	2b0b      	cmp	r3, #11
 80055a2:	d002      	beq.n	80055aa <UART_SetConfig+0x29a>
 80055a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80055a8:	e75f      	b.n	800546a <UART_SetConfig+0x15a>
 80055aa:	2080      	movs	r0, #128	; 0x80
 80055ac:	e75d      	b.n	800546a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80055ae:	4804      	ldr	r0, [pc, #16]	; (80055c0 <UART_SetConfig+0x2b0>)
 80055b0:	e75b      	b.n	800546a <UART_SetConfig+0x15a>
 80055b2:	bf00      	nop
 80055b4:	cfff69f3 	.word	0xcfff69f3
 80055b8:	40008000 	.word	0x40008000
 80055bc:	40013800 	.word	0x40013800
 80055c0:	00f42400 	.word	0x00f42400
 80055c4:	48ac      	ldr	r0, [pc, #688]	; (8005878 <UART_SetConfig+0x568>)
 80055c6:	e750      	b.n	800546a <UART_SetConfig+0x15a>
 80055c8:	48ac      	ldr	r0, [pc, #688]	; (800587c <UART_SetConfig+0x56c>)
 80055ca:	e74e      	b.n	800546a <UART_SetConfig+0x15a>
 80055cc:	48ac      	ldr	r0, [pc, #688]	; (8005880 <UART_SetConfig+0x570>)
 80055ce:	e74c      	b.n	800546a <UART_SetConfig+0x15a>
 80055d0:	48ac      	ldr	r0, [pc, #688]	; (8005884 <UART_SetConfig+0x574>)
 80055d2:	e74a      	b.n	800546a <UART_SetConfig+0x15a>
 80055d4:	48ac      	ldr	r0, [pc, #688]	; (8005888 <UART_SetConfig+0x578>)
 80055d6:	e748      	b.n	800546a <UART_SetConfig+0x15a>
 80055d8:	48ac      	ldr	r0, [pc, #688]	; (800588c <UART_SetConfig+0x57c>)
 80055da:	e746      	b.n	800546a <UART_SetConfig+0x15a>
 80055dc:	48ac      	ldr	r0, [pc, #688]	; (8005890 <UART_SetConfig+0x580>)
 80055de:	e744      	b.n	800546a <UART_SetConfig+0x15a>
 80055e0:	48ac      	ldr	r0, [pc, #688]	; (8005894 <UART_SetConfig+0x584>)
 80055e2:	e742      	b.n	800546a <UART_SetConfig+0x15a>
 80055e4:	48ac      	ldr	r0, [pc, #688]	; (8005898 <UART_SetConfig+0x588>)
 80055e6:	e740      	b.n	800546a <UART_SetConfig+0x15a>
 80055e8:	48ac      	ldr	r0, [pc, #688]	; (800589c <UART_SetConfig+0x58c>)
 80055ea:	e73e      	b.n	800546a <UART_SetConfig+0x15a>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80055ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80055f0:	e73b      	b.n	800546a <UART_SetConfig+0x15a>
 80055f2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80055f6:	e738      	b.n	800546a <UART_SetConfig+0x15a>
 80055f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80055fc:	e735      	b.n	800546a <UART_SetConfig+0x15a>
 80055fe:	f241 5055 	movw	r0, #5461	; 0x1555
 8005602:	e732      	b.n	800546a <UART_SetConfig+0x15a>
 8005604:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8005608:	e72f      	b.n	800546a <UART_SetConfig+0x15a>
 800560a:	f640 40cc 	movw	r0, #3276	; 0xccc
 800560e:	e72c      	b.n	800546a <UART_SetConfig+0x15a>
 8005610:	f640 20aa 	movw	r0, #2730	; 0xaaa
 8005614:	e729      	b.n	800546a <UART_SetConfig+0x15a>
 8005616:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800561a:	e726      	b.n	800546a <UART_SetConfig+0x15a>
 800561c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8005620:	e723      	b.n	800546a <UART_SetConfig+0x15a>
 8005622:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005626:	e720      	b.n	800546a <UART_SetConfig+0x15a>
 8005628:	f44f 7080 	mov.w	r0, #256	; 0x100
 800562c:	e71d      	b.n	800546a <UART_SetConfig+0x15a>
            pclk = HAL_RCC_GetPCLK1Freq();
 800562e:	f7fe fbcd 	bl	8003dcc <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005632:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005634:	b1e3      	cbz	r3, 8005670 <UART_SetConfig+0x360>
 8005636:	2b01      	cmp	r3, #1
 8005638:	d03a      	beq.n	80056b0 <UART_SetConfig+0x3a0>
 800563a:	2b02      	cmp	r3, #2
 800563c:	d03b      	beq.n	80056b6 <UART_SetConfig+0x3a6>
 800563e:	2b03      	cmp	r3, #3
 8005640:	d03c      	beq.n	80056bc <UART_SetConfig+0x3ac>
 8005642:	2b04      	cmp	r3, #4
 8005644:	d03d      	beq.n	80056c2 <UART_SetConfig+0x3b2>
 8005646:	2b05      	cmp	r3, #5
 8005648:	d03e      	beq.n	80056c8 <UART_SetConfig+0x3b8>
 800564a:	2b06      	cmp	r3, #6
 800564c:	d03f      	beq.n	80056ce <UART_SetConfig+0x3be>
 800564e:	2b07      	cmp	r3, #7
 8005650:	d040      	beq.n	80056d4 <UART_SetConfig+0x3c4>
 8005652:	2b08      	cmp	r3, #8
 8005654:	d041      	beq.n	80056da <UART_SetConfig+0x3ca>
 8005656:	2b09      	cmp	r3, #9
 8005658:	d042      	beq.n	80056e0 <UART_SetConfig+0x3d0>
 800565a:	2b0a      	cmp	r3, #10
 800565c:	d043      	beq.n	80056e6 <UART_SetConfig+0x3d6>
 800565e:	2b0b      	cmp	r3, #11
 8005660:	d002      	beq.n	8005668 <UART_SetConfig+0x358>
 8005662:	2201      	movs	r2, #1
 8005664:	2300      	movs	r3, #0
 8005666:	e005      	b.n	8005674 <UART_SetConfig+0x364>
 8005668:	f44f 7280 	mov.w	r2, #256	; 0x100
 800566c:	2300      	movs	r3, #0
 800566e:	e001      	b.n	8005674 <UART_SetConfig+0x364>
 8005670:	2201      	movs	r2, #1
 8005672:	2300      	movs	r3, #0
 8005674:	2100      	movs	r1, #0
 8005676:	f7fa fd8d 	bl	8000194 <__aeabi_uldivmod>
 800567a:	020f      	lsls	r7, r1, #8
 800567c:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8005680:	0206      	lsls	r6, r0, #8
 8005682:	6862      	ldr	r2, [r4, #4]
 8005684:	0850      	lsrs	r0, r2, #1
 8005686:	2500      	movs	r5, #0
 8005688:	462b      	mov	r3, r5
 800568a:	eb16 0b00 	adds.w	fp, r6, r0
 800568e:	f147 0c00 	adc.w	ip, r7, #0
 8005692:	4658      	mov	r0, fp
 8005694:	4661      	mov	r1, ip
 8005696:	f7fa fd7d 	bl	8000194 <__aeabi_uldivmod>
 800569a:	4603      	mov	r3, r0
            break;
 800569c:	4628      	mov	r0, r5
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800569e:	f5a3 7140 	sub.w	r1, r3, #768	; 0x300
 80056a2:	4a7f      	ldr	r2, [pc, #508]	; (80058a0 <UART_SetConfig+0x590>)
 80056a4:	4291      	cmp	r1, r2
 80056a6:	f200 83cf 	bhi.w	8005e48 <UART_SetConfig+0xb38>
          huart->Instance->BRR = usartdiv;
 80056aa:	6822      	ldr	r2, [r4, #0]
 80056ac:	60d3      	str	r3, [r2, #12]
 80056ae:	e2c3      	b.n	8005c38 <UART_SetConfig+0x928>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056b0:	2202      	movs	r2, #2
 80056b2:	2300      	movs	r3, #0
 80056b4:	e7de      	b.n	8005674 <UART_SetConfig+0x364>
 80056b6:	2204      	movs	r2, #4
 80056b8:	2300      	movs	r3, #0
 80056ba:	e7db      	b.n	8005674 <UART_SetConfig+0x364>
 80056bc:	2206      	movs	r2, #6
 80056be:	2300      	movs	r3, #0
 80056c0:	e7d8      	b.n	8005674 <UART_SetConfig+0x364>
 80056c2:	2208      	movs	r2, #8
 80056c4:	2300      	movs	r3, #0
 80056c6:	e7d5      	b.n	8005674 <UART_SetConfig+0x364>
 80056c8:	220a      	movs	r2, #10
 80056ca:	2300      	movs	r3, #0
 80056cc:	e7d2      	b.n	8005674 <UART_SetConfig+0x364>
 80056ce:	220c      	movs	r2, #12
 80056d0:	2300      	movs	r3, #0
 80056d2:	e7cf      	b.n	8005674 <UART_SetConfig+0x364>
 80056d4:	2210      	movs	r2, #16
 80056d6:	2300      	movs	r3, #0
 80056d8:	e7cc      	b.n	8005674 <UART_SetConfig+0x364>
 80056da:	2220      	movs	r2, #32
 80056dc:	2300      	movs	r3, #0
 80056de:	e7c9      	b.n	8005674 <UART_SetConfig+0x364>
 80056e0:	2240      	movs	r2, #64	; 0x40
 80056e2:	2300      	movs	r3, #0
 80056e4:	e7c6      	b.n	8005674 <UART_SetConfig+0x364>
 80056e6:	2280      	movs	r2, #128	; 0x80
 80056e8:	2300      	movs	r3, #0
 80056ea:	e7c3      	b.n	8005674 <UART_SetConfig+0x364>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80056ee:	b1fb      	cbz	r3, 8005730 <UART_SetConfig+0x420>
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d02d      	beq.n	8005750 <UART_SetConfig+0x440>
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d030      	beq.n	800575a <UART_SetConfig+0x44a>
 80056f8:	2b03      	cmp	r3, #3
 80056fa:	d033      	beq.n	8005764 <UART_SetConfig+0x454>
 80056fc:	2b04      	cmp	r3, #4
 80056fe:	d036      	beq.n	800576e <UART_SetConfig+0x45e>
 8005700:	2b05      	cmp	r3, #5
 8005702:	d039      	beq.n	8005778 <UART_SetConfig+0x468>
 8005704:	2b06      	cmp	r3, #6
 8005706:	d03c      	beq.n	8005782 <UART_SetConfig+0x472>
 8005708:	2b07      	cmp	r3, #7
 800570a:	d03f      	beq.n	800578c <UART_SetConfig+0x47c>
 800570c:	2b08      	cmp	r3, #8
 800570e:	d042      	beq.n	8005796 <UART_SetConfig+0x486>
 8005710:	2b09      	cmp	r3, #9
 8005712:	d045      	beq.n	80057a0 <UART_SetConfig+0x490>
 8005714:	2b0a      	cmp	r3, #10
 8005716:	d048      	beq.n	80057aa <UART_SetConfig+0x49a>
 8005718:	2b0b      	cmp	r3, #11
 800571a:	d004      	beq.n	8005726 <UART_SetConfig+0x416>
 800571c:	f8df b184 	ldr.w	fp, [pc, #388]	; 80058a4 <UART_SetConfig+0x594>
 8005720:	f04f 0c00 	mov.w	ip, #0
 8005724:	e008      	b.n	8005738 <UART_SetConfig+0x428>
 8005726:	f8df b180 	ldr.w	fp, [pc, #384]	; 80058a8 <UART_SetConfig+0x598>
 800572a:	f04f 0c00 	mov.w	ip, #0
 800572e:	e003      	b.n	8005738 <UART_SetConfig+0x428>
 8005730:	f8df b170 	ldr.w	fp, [pc, #368]	; 80058a4 <UART_SetConfig+0x594>
 8005734:	f04f 0c00 	mov.w	ip, #0
 8005738:	0856      	lsrs	r6, r2, #1
 800573a:	2500      	movs	r5, #0
 800573c:	462b      	mov	r3, r5
 800573e:	eb1b 0006 	adds.w	r0, fp, r6
 8005742:	f14c 0100 	adc.w	r1, ip, #0
 8005746:	f7fa fd25 	bl	8000194 <__aeabi_uldivmod>
 800574a:	4603      	mov	r3, r0
            break;
 800574c:	4628      	mov	r0, r5
 800574e:	e7a6      	b.n	800569e <UART_SetConfig+0x38e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005750:	f8df b158 	ldr.w	fp, [pc, #344]	; 80058ac <UART_SetConfig+0x59c>
 8005754:	f04f 0c00 	mov.w	ip, #0
 8005758:	e7ee      	b.n	8005738 <UART_SetConfig+0x428>
 800575a:	f8df b154 	ldr.w	fp, [pc, #340]	; 80058b0 <UART_SetConfig+0x5a0>
 800575e:	f04f 0c00 	mov.w	ip, #0
 8005762:	e7e9      	b.n	8005738 <UART_SetConfig+0x428>
 8005764:	f20f 1c00 	addw	ip, pc, #256	; 0x100
 8005768:	e9dc bc00 	ldrd	fp, ip, [ip]
 800576c:	e7e4      	b.n	8005738 <UART_SetConfig+0x428>
 800576e:	f8df b144 	ldr.w	fp, [pc, #324]	; 80058b4 <UART_SetConfig+0x5a4>
 8005772:	f04f 0c00 	mov.w	ip, #0
 8005776:	e7df      	b.n	8005738 <UART_SetConfig+0x428>
 8005778:	f8df b13c 	ldr.w	fp, [pc, #316]	; 80058b8 <UART_SetConfig+0x5a8>
 800577c:	f04f 0c00 	mov.w	ip, #0
 8005780:	e7da      	b.n	8005738 <UART_SetConfig+0x428>
 8005782:	f20f 0cec 	addw	ip, pc, #236	; 0xec
 8005786:	e9dc bc00 	ldrd	fp, ip, [ip]
 800578a:	e7d5      	b.n	8005738 <UART_SetConfig+0x428>
 800578c:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80058bc <UART_SetConfig+0x5ac>
 8005790:	f04f 0c00 	mov.w	ip, #0
 8005794:	e7d0      	b.n	8005738 <UART_SetConfig+0x428>
 8005796:	f8df b128 	ldr.w	fp, [pc, #296]	; 80058c0 <UART_SetConfig+0x5b0>
 800579a:	f04f 0c00 	mov.w	ip, #0
 800579e:	e7cb      	b.n	8005738 <UART_SetConfig+0x428>
 80057a0:	f8df b120 	ldr.w	fp, [pc, #288]	; 80058c4 <UART_SetConfig+0x5b4>
 80057a4:	f04f 0c00 	mov.w	ip, #0
 80057a8:	e7c6      	b.n	8005738 <UART_SetConfig+0x428>
 80057aa:	f8df b11c 	ldr.w	fp, [pc, #284]	; 80058c8 <UART_SetConfig+0x5b8>
 80057ae:	f04f 0c00 	mov.w	ip, #0
 80057b2:	e7c1      	b.n	8005738 <UART_SetConfig+0x428>
            pclk = HAL_RCC_GetSysClockFreq();
 80057b4:	f7fe fa9c 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80057ba:	b1e3      	cbz	r3, 80057f6 <UART_SetConfig+0x4e6>
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d032      	beq.n	8005826 <UART_SetConfig+0x516>
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d033      	beq.n	800582c <UART_SetConfig+0x51c>
 80057c4:	2b03      	cmp	r3, #3
 80057c6:	d034      	beq.n	8005832 <UART_SetConfig+0x522>
 80057c8:	2b04      	cmp	r3, #4
 80057ca:	d035      	beq.n	8005838 <UART_SetConfig+0x528>
 80057cc:	2b05      	cmp	r3, #5
 80057ce:	d036      	beq.n	800583e <UART_SetConfig+0x52e>
 80057d0:	2b06      	cmp	r3, #6
 80057d2:	d037      	beq.n	8005844 <UART_SetConfig+0x534>
 80057d4:	2b07      	cmp	r3, #7
 80057d6:	d038      	beq.n	800584a <UART_SetConfig+0x53a>
 80057d8:	2b08      	cmp	r3, #8
 80057da:	d039      	beq.n	8005850 <UART_SetConfig+0x540>
 80057dc:	2b09      	cmp	r3, #9
 80057de:	d03a      	beq.n	8005856 <UART_SetConfig+0x546>
 80057e0:	2b0a      	cmp	r3, #10
 80057e2:	d03b      	beq.n	800585c <UART_SetConfig+0x54c>
 80057e4:	2b0b      	cmp	r3, #11
 80057e6:	d002      	beq.n	80057ee <UART_SetConfig+0x4de>
 80057e8:	2201      	movs	r2, #1
 80057ea:	2300      	movs	r3, #0
 80057ec:	e005      	b.n	80057fa <UART_SetConfig+0x4ea>
 80057ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80057f2:	2300      	movs	r3, #0
 80057f4:	e001      	b.n	80057fa <UART_SetConfig+0x4ea>
 80057f6:	2201      	movs	r2, #1
 80057f8:	2300      	movs	r3, #0
 80057fa:	2100      	movs	r1, #0
 80057fc:	f7fa fcca 	bl	8000194 <__aeabi_uldivmod>
 8005800:	020f      	lsls	r7, r1, #8
 8005802:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8005806:	0206      	lsls	r6, r0, #8
 8005808:	6862      	ldr	r2, [r4, #4]
 800580a:	0850      	lsrs	r0, r2, #1
 800580c:	2500      	movs	r5, #0
 800580e:	462b      	mov	r3, r5
 8005810:	eb16 0b00 	adds.w	fp, r6, r0
 8005814:	f147 0c00 	adc.w	ip, r7, #0
 8005818:	4658      	mov	r0, fp
 800581a:	4661      	mov	r1, ip
 800581c:	f7fa fcba 	bl	8000194 <__aeabi_uldivmod>
 8005820:	4603      	mov	r3, r0
            break;
 8005822:	4628      	mov	r0, r5
 8005824:	e73b      	b.n	800569e <UART_SetConfig+0x38e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005826:	2202      	movs	r2, #2
 8005828:	2300      	movs	r3, #0
 800582a:	e7e6      	b.n	80057fa <UART_SetConfig+0x4ea>
 800582c:	2204      	movs	r2, #4
 800582e:	2300      	movs	r3, #0
 8005830:	e7e3      	b.n	80057fa <UART_SetConfig+0x4ea>
 8005832:	2206      	movs	r2, #6
 8005834:	2300      	movs	r3, #0
 8005836:	e7e0      	b.n	80057fa <UART_SetConfig+0x4ea>
 8005838:	2208      	movs	r2, #8
 800583a:	2300      	movs	r3, #0
 800583c:	e7dd      	b.n	80057fa <UART_SetConfig+0x4ea>
 800583e:	220a      	movs	r2, #10
 8005840:	2300      	movs	r3, #0
 8005842:	e7da      	b.n	80057fa <UART_SetConfig+0x4ea>
 8005844:	220c      	movs	r2, #12
 8005846:	2300      	movs	r3, #0
 8005848:	e7d7      	b.n	80057fa <UART_SetConfig+0x4ea>
 800584a:	2210      	movs	r2, #16
 800584c:	2300      	movs	r3, #0
 800584e:	e7d4      	b.n	80057fa <UART_SetConfig+0x4ea>
 8005850:	2220      	movs	r2, #32
 8005852:	2300      	movs	r3, #0
 8005854:	e7d1      	b.n	80057fa <UART_SetConfig+0x4ea>
 8005856:	2240      	movs	r2, #64	; 0x40
 8005858:	2300      	movs	r3, #0
 800585a:	e7ce      	b.n	80057fa <UART_SetConfig+0x4ea>
 800585c:	2280      	movs	r2, #128	; 0x80
 800585e:	2300      	movs	r3, #0
 8005860:	e7cb      	b.n	80057fa <UART_SetConfig+0x4ea>
 8005862:	bf00      	nop
 8005864:	f3af 8000 	nop.w
 8005868:	28b0aa00 	.word	0x28b0aa00
 800586c:	00000000 	.word	0x00000000
 8005870:	14585500 	.word	0x14585500
 8005874:	00000000 	.word	0x00000000
 8005878:	007a1200 	.word	0x007a1200
 800587c:	003d0900 	.word	0x003d0900
 8005880:	0028b0aa 	.word	0x0028b0aa
 8005884:	001e8480 	.word	0x001e8480
 8005888:	00186a00 	.word	0x00186a00
 800588c:	00145855 	.word	0x00145855
 8005890:	000f4240 	.word	0x000f4240
 8005894:	0007a120 	.word	0x0007a120
 8005898:	0003d090 	.word	0x0003d090
 800589c:	0001e848 	.word	0x0001e848
 80058a0:	000ffcff 	.word	0x000ffcff
 80058a4:	f4240000 	.word	0xf4240000
 80058a8:	00f42400 	.word	0x00f42400
 80058ac:	7a120000 	.word	0x7a120000
 80058b0:	3d090000 	.word	0x3d090000
 80058b4:	1e848000 	.word	0x1e848000
 80058b8:	186a0000 	.word	0x186a0000
 80058bc:	0f424000 	.word	0x0f424000
 80058c0:	07a12000 	.word	0x07a12000
 80058c4:	03d09000 	.word	0x03d09000
 80058c8:	01e84800 	.word	0x01e84800
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058ce:	b1fb      	cbz	r3, 8005910 <UART_SetConfig+0x600>
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d02d      	beq.n	8005930 <UART_SetConfig+0x620>
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d030      	beq.n	800593a <UART_SetConfig+0x62a>
 80058d8:	2b03      	cmp	r3, #3
 80058da:	d033      	beq.n	8005944 <UART_SetConfig+0x634>
 80058dc:	2b04      	cmp	r3, #4
 80058de:	d036      	beq.n	800594e <UART_SetConfig+0x63e>
 80058e0:	2b05      	cmp	r3, #5
 80058e2:	d039      	beq.n	8005958 <UART_SetConfig+0x648>
 80058e4:	2b06      	cmp	r3, #6
 80058e6:	d03c      	beq.n	8005962 <UART_SetConfig+0x652>
 80058e8:	2b07      	cmp	r3, #7
 80058ea:	d03f      	beq.n	800596c <UART_SetConfig+0x65c>
 80058ec:	2b08      	cmp	r3, #8
 80058ee:	d042      	beq.n	8005976 <UART_SetConfig+0x666>
 80058f0:	2b09      	cmp	r3, #9
 80058f2:	d045      	beq.n	8005980 <UART_SetConfig+0x670>
 80058f4:	2b0a      	cmp	r3, #10
 80058f6:	d048      	beq.n	800598a <UART_SetConfig+0x67a>
 80058f8:	2b0b      	cmp	r3, #11
 80058fa:	d004      	beq.n	8005906 <UART_SetConfig+0x5f6>
 80058fc:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
 8005900:	f04f 0c00 	mov.w	ip, #0
 8005904:	e008      	b.n	8005918 <UART_SetConfig+0x608>
 8005906:	f44f 4b00 	mov.w	fp, #32768	; 0x8000
 800590a:	f04f 0c00 	mov.w	ip, #0
 800590e:	e003      	b.n	8005918 <UART_SetConfig+0x608>
 8005910:	f44f 0b00 	mov.w	fp, #8388608	; 0x800000
 8005914:	f04f 0c00 	mov.w	ip, #0
 8005918:	0856      	lsrs	r6, r2, #1
 800591a:	2500      	movs	r5, #0
 800591c:	462b      	mov	r3, r5
 800591e:	eb1b 0006 	adds.w	r0, fp, r6
 8005922:	f14c 0100 	adc.w	r1, ip, #0
 8005926:	f7fa fc35 	bl	8000194 <__aeabi_uldivmod>
 800592a:	4603      	mov	r3, r0
            break;
 800592c:	4628      	mov	r0, r5
 800592e:	e6b6      	b.n	800569e <UART_SetConfig+0x38e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005930:	f44f 0b80 	mov.w	fp, #4194304	; 0x400000
 8005934:	f04f 0c00 	mov.w	ip, #0
 8005938:	e7ee      	b.n	8005918 <UART_SetConfig+0x608>
 800593a:	f44f 1b00 	mov.w	fp, #2097152	; 0x200000
 800593e:	f04f 0c00 	mov.w	ip, #0
 8005942:	e7e9      	b.n	8005918 <UART_SetConfig+0x608>
 8005944:	f8df b3d8 	ldr.w	fp, [pc, #984]	; 8005d20 <UART_SetConfig+0xa10>
 8005948:	f04f 0c00 	mov.w	ip, #0
 800594c:	e7e4      	b.n	8005918 <UART_SetConfig+0x608>
 800594e:	f44f 1b80 	mov.w	fp, #1048576	; 0x100000
 8005952:	f04f 0c00 	mov.w	ip, #0
 8005956:	e7df      	b.n	8005918 <UART_SetConfig+0x608>
 8005958:	f8df b3c8 	ldr.w	fp, [pc, #968]	; 8005d24 <UART_SetConfig+0xa14>
 800595c:	f04f 0c00 	mov.w	ip, #0
 8005960:	e7da      	b.n	8005918 <UART_SetConfig+0x608>
 8005962:	f8df b3c4 	ldr.w	fp, [pc, #964]	; 8005d28 <UART_SetConfig+0xa18>
 8005966:	f04f 0c00 	mov.w	ip, #0
 800596a:	e7d5      	b.n	8005918 <UART_SetConfig+0x608>
 800596c:	f44f 2b00 	mov.w	fp, #524288	; 0x80000
 8005970:	f04f 0c00 	mov.w	ip, #0
 8005974:	e7d0      	b.n	8005918 <UART_SetConfig+0x608>
 8005976:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
 800597a:	f04f 0c00 	mov.w	ip, #0
 800597e:	e7cb      	b.n	8005918 <UART_SetConfig+0x608>
 8005980:	f44f 3b00 	mov.w	fp, #131072	; 0x20000
 8005984:	f04f 0c00 	mov.w	ip, #0
 8005988:	e7c6      	b.n	8005918 <UART_SetConfig+0x608>
 800598a:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
 800598e:	f04f 0c00 	mov.w	ip, #0
 8005992:	e7c1      	b.n	8005918 <UART_SetConfig+0x608>
            ret = HAL_ERROR;
 8005994:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8005996:	2300      	movs	r3, #0
 8005998:	e681      	b.n	800569e <UART_SetConfig+0x38e>
    switch (clocksource)
 800599a:	3d01      	subs	r5, #1
 800599c:	2d07      	cmp	r5, #7
 800599e:	f200 8116 	bhi.w	8005bce <UART_SetConfig+0x8be>
 80059a2:	e8df f015 	tbh	[pc, r5, lsl #1]
 80059a6:	0008      	.short	0x0008
 80059a8:	01140056 	.word	0x01140056
 80059ac:	0114008f 	.word	0x0114008f
 80059b0:	01140114 	.word	0x01140114
 80059b4:	00ce      	.short	0x00ce
        pclk = HAL_RCC_GetPCLK2Freq();
 80059b6:	f7fe fa1b 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80059ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059bc:	b1d3      	cbz	r3, 80059f4 <UART_SetConfig+0x6e4>
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d033      	beq.n	8005a2a <UART_SetConfig+0x71a>
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d033      	beq.n	8005a2e <UART_SetConfig+0x71e>
 80059c6:	2b03      	cmp	r3, #3
 80059c8:	d033      	beq.n	8005a32 <UART_SetConfig+0x722>
 80059ca:	2b04      	cmp	r3, #4
 80059cc:	d033      	beq.n	8005a36 <UART_SetConfig+0x726>
 80059ce:	2b05      	cmp	r3, #5
 80059d0:	d033      	beq.n	8005a3a <UART_SetConfig+0x72a>
 80059d2:	2b06      	cmp	r3, #6
 80059d4:	d033      	beq.n	8005a3e <UART_SetConfig+0x72e>
 80059d6:	2b07      	cmp	r3, #7
 80059d8:	d033      	beq.n	8005a42 <UART_SetConfig+0x732>
 80059da:	2b08      	cmp	r3, #8
 80059dc:	d033      	beq.n	8005a46 <UART_SetConfig+0x736>
 80059de:	2b09      	cmp	r3, #9
 80059e0:	d033      	beq.n	8005a4a <UART_SetConfig+0x73a>
 80059e2:	2b0a      	cmp	r3, #10
 80059e4:	d033      	beq.n	8005a4e <UART_SetConfig+0x73e>
 80059e6:	2b0b      	cmp	r3, #11
 80059e8:	d001      	beq.n	80059ee <UART_SetConfig+0x6de>
 80059ea:	2301      	movs	r3, #1
 80059ec:	e003      	b.n	80059f6 <UART_SetConfig+0x6e6>
 80059ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 80059f2:	e000      	b.n	80059f6 <UART_SetConfig+0x6e6>
 80059f4:	2301      	movs	r3, #1
 80059f6:	fbb0 f0f3 	udiv	r0, r0, r3
 80059fa:	6862      	ldr	r2, [r4, #4]
 80059fc:	0853      	lsrs	r3, r2, #1
 80059fe:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005a02:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a06:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a08:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a0a:	f1a3 0110 	sub.w	r1, r3, #16
 8005a0e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8005a12:	4291      	cmp	r1, r2
 8005a14:	f200 821a 	bhi.w	8005e4c <UART_SetConfig+0xb3c>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	f022 020f 	bic.w	r2, r2, #15
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005a1e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005a22:	4313      	orrs	r3, r2
      huart->Instance->BRR = brrtemp;
 8005a24:	6822      	ldr	r2, [r4, #0]
 8005a26:	60d3      	str	r3, [r2, #12]
 8005a28:	e106      	b.n	8005c38 <UART_SetConfig+0x928>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	e7e3      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a2e:	2304      	movs	r3, #4
 8005a30:	e7e1      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a32:	2306      	movs	r3, #6
 8005a34:	e7df      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a36:	2308      	movs	r3, #8
 8005a38:	e7dd      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a3a:	230a      	movs	r3, #10
 8005a3c:	e7db      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a3e:	230c      	movs	r3, #12
 8005a40:	e7d9      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a42:	2310      	movs	r3, #16
 8005a44:	e7d7      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a46:	2320      	movs	r3, #32
 8005a48:	e7d5      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a4a:	2340      	movs	r3, #64	; 0x40
 8005a4c:	e7d3      	b.n	80059f6 <UART_SetConfig+0x6e6>
 8005a4e:	2380      	movs	r3, #128	; 0x80
 8005a50:	e7d1      	b.n	80059f6 <UART_SetConfig+0x6e6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005a54:	b1cb      	cbz	r3, 8005a8a <UART_SetConfig+0x77a>
 8005a56:	2b01      	cmp	r3, #1
 8005a58:	d020      	beq.n	8005a9c <UART_SetConfig+0x78c>
 8005a5a:	2b02      	cmp	r3, #2
 8005a5c:	d020      	beq.n	8005aa0 <UART_SetConfig+0x790>
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	d020      	beq.n	8005aa4 <UART_SetConfig+0x794>
 8005a62:	2b04      	cmp	r3, #4
 8005a64:	d020      	beq.n	8005aa8 <UART_SetConfig+0x798>
 8005a66:	2b05      	cmp	r3, #5
 8005a68:	d020      	beq.n	8005aac <UART_SetConfig+0x79c>
 8005a6a:	2b06      	cmp	r3, #6
 8005a6c:	d020      	beq.n	8005ab0 <UART_SetConfig+0x7a0>
 8005a6e:	2b07      	cmp	r3, #7
 8005a70:	d020      	beq.n	8005ab4 <UART_SetConfig+0x7a4>
 8005a72:	2b08      	cmp	r3, #8
 8005a74:	d020      	beq.n	8005ab8 <UART_SetConfig+0x7a8>
 8005a76:	2b09      	cmp	r3, #9
 8005a78:	d020      	beq.n	8005abc <UART_SetConfig+0x7ac>
 8005a7a:	2b0a      	cmp	r3, #10
 8005a7c:	d020      	beq.n	8005ac0 <UART_SetConfig+0x7b0>
 8005a7e:	2b0b      	cmp	r3, #11
 8005a80:	d001      	beq.n	8005a86 <UART_SetConfig+0x776>
 8005a82:	4b99      	ldr	r3, [pc, #612]	; (8005ce8 <UART_SetConfig+0x9d8>)
 8005a84:	e002      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005a86:	4b99      	ldr	r3, [pc, #612]	; (8005cec <UART_SetConfig+0x9dc>)
 8005a88:	e000      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005a8a:	4b97      	ldr	r3, [pc, #604]	; (8005ce8 <UART_SetConfig+0x9d8>)
 8005a8c:	6862      	ldr	r2, [r4, #4]
 8005a8e:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8005a92:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a96:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005a98:	2000      	movs	r0, #0
        break;
 8005a9a:	e7b6      	b.n	8005a0a <UART_SetConfig+0x6fa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a9c:	4b94      	ldr	r3, [pc, #592]	; (8005cf0 <UART_SetConfig+0x9e0>)
 8005a9e:	e7f5      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005aa0:	4b94      	ldr	r3, [pc, #592]	; (8005cf4 <UART_SetConfig+0x9e4>)
 8005aa2:	e7f3      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005aa4:	4b94      	ldr	r3, [pc, #592]	; (8005cf8 <UART_SetConfig+0x9e8>)
 8005aa6:	e7f1      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005aa8:	4b94      	ldr	r3, [pc, #592]	; (8005cfc <UART_SetConfig+0x9ec>)
 8005aaa:	e7ef      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005aac:	4b94      	ldr	r3, [pc, #592]	; (8005d00 <UART_SetConfig+0x9f0>)
 8005aae:	e7ed      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005ab0:	4b94      	ldr	r3, [pc, #592]	; (8005d04 <UART_SetConfig+0x9f4>)
 8005ab2:	e7eb      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005ab4:	4b94      	ldr	r3, [pc, #592]	; (8005d08 <UART_SetConfig+0x9f8>)
 8005ab6:	e7e9      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005ab8:	4b94      	ldr	r3, [pc, #592]	; (8005d0c <UART_SetConfig+0x9fc>)
 8005aba:	e7e7      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005abc:	4b94      	ldr	r3, [pc, #592]	; (8005d10 <UART_SetConfig+0xa00>)
 8005abe:	e7e5      	b.n	8005a8c <UART_SetConfig+0x77c>
 8005ac0:	4b94      	ldr	r3, [pc, #592]	; (8005d14 <UART_SetConfig+0xa04>)
 8005ac2:	e7e3      	b.n	8005a8c <UART_SetConfig+0x77c>
        pclk = HAL_RCC_GetSysClockFreq();
 8005ac4:	f7fe f914 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005aca:	b1d3      	cbz	r3, 8005b02 <UART_SetConfig+0x7f2>
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d024      	beq.n	8005b1a <UART_SetConfig+0x80a>
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d024      	beq.n	8005b1e <UART_SetConfig+0x80e>
 8005ad4:	2b03      	cmp	r3, #3
 8005ad6:	d024      	beq.n	8005b22 <UART_SetConfig+0x812>
 8005ad8:	2b04      	cmp	r3, #4
 8005ada:	d024      	beq.n	8005b26 <UART_SetConfig+0x816>
 8005adc:	2b05      	cmp	r3, #5
 8005ade:	d024      	beq.n	8005b2a <UART_SetConfig+0x81a>
 8005ae0:	2b06      	cmp	r3, #6
 8005ae2:	d024      	beq.n	8005b2e <UART_SetConfig+0x81e>
 8005ae4:	2b07      	cmp	r3, #7
 8005ae6:	d024      	beq.n	8005b32 <UART_SetConfig+0x822>
 8005ae8:	2b08      	cmp	r3, #8
 8005aea:	d024      	beq.n	8005b36 <UART_SetConfig+0x826>
 8005aec:	2b09      	cmp	r3, #9
 8005aee:	d024      	beq.n	8005b3a <UART_SetConfig+0x82a>
 8005af0:	2b0a      	cmp	r3, #10
 8005af2:	d024      	beq.n	8005b3e <UART_SetConfig+0x82e>
 8005af4:	2b0b      	cmp	r3, #11
 8005af6:	d001      	beq.n	8005afc <UART_SetConfig+0x7ec>
 8005af8:	2301      	movs	r3, #1
 8005afa:	e003      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005afc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b00:	e000      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b02:	2301      	movs	r3, #1
 8005b04:	fbb0 f0f3 	udiv	r0, r0, r3
 8005b08:	6862      	ldr	r2, [r4, #4]
 8005b0a:	0853      	lsrs	r3, r2, #1
 8005b0c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8005b10:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b14:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b16:	2000      	movs	r0, #0
        break;
 8005b18:	e777      	b.n	8005a0a <UART_SetConfig+0x6fa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e7f2      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b1e:	2304      	movs	r3, #4
 8005b20:	e7f0      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b22:	2306      	movs	r3, #6
 8005b24:	e7ee      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b26:	2308      	movs	r3, #8
 8005b28:	e7ec      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b2a:	230a      	movs	r3, #10
 8005b2c:	e7ea      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b2e:	230c      	movs	r3, #12
 8005b30:	e7e8      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b32:	2310      	movs	r3, #16
 8005b34:	e7e6      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b36:	2320      	movs	r3, #32
 8005b38:	e7e4      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b3a:	2340      	movs	r3, #64	; 0x40
 8005b3c:	e7e2      	b.n	8005b04 <UART_SetConfig+0x7f4>
 8005b3e:	2380      	movs	r3, #128	; 0x80
 8005b40:	e7e0      	b.n	8005b04 <UART_SetConfig+0x7f4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b44:	b1db      	cbz	r3, 8005b7e <UART_SetConfig+0x86e>
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d023      	beq.n	8005b92 <UART_SetConfig+0x882>
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d024      	beq.n	8005b98 <UART_SetConfig+0x888>
 8005b4e:	2b03      	cmp	r3, #3
 8005b50:	d025      	beq.n	8005b9e <UART_SetConfig+0x88e>
 8005b52:	2b04      	cmp	r3, #4
 8005b54:	d026      	beq.n	8005ba4 <UART_SetConfig+0x894>
 8005b56:	2b05      	cmp	r3, #5
 8005b58:	d027      	beq.n	8005baa <UART_SetConfig+0x89a>
 8005b5a:	2b06      	cmp	r3, #6
 8005b5c:	d028      	beq.n	8005bb0 <UART_SetConfig+0x8a0>
 8005b5e:	2b07      	cmp	r3, #7
 8005b60:	d029      	beq.n	8005bb6 <UART_SetConfig+0x8a6>
 8005b62:	2b08      	cmp	r3, #8
 8005b64:	d02a      	beq.n	8005bbc <UART_SetConfig+0x8ac>
 8005b66:	2b09      	cmp	r3, #9
 8005b68:	d02b      	beq.n	8005bc2 <UART_SetConfig+0x8b2>
 8005b6a:	2b0a      	cmp	r3, #10
 8005b6c:	d02c      	beq.n	8005bc8 <UART_SetConfig+0x8b8>
 8005b6e:	2b0b      	cmp	r3, #11
 8005b70:	d002      	beq.n	8005b78 <UART_SetConfig+0x868>
 8005b72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b76:	e004      	b.n	8005b82 <UART_SetConfig+0x872>
 8005b78:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b7c:	e001      	b.n	8005b82 <UART_SetConfig+0x872>
 8005b7e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005b82:	6862      	ldr	r2, [r4, #4]
 8005b84:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8005b88:	fbb3 f3f2 	udiv	r3, r3, r2
 8005b8c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8005b8e:	2000      	movs	r0, #0
        break;
 8005b90:	e73b      	b.n	8005a0a <UART_SetConfig+0x6fa>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b92:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b96:	e7f4      	b.n	8005b82 <UART_SetConfig+0x872>
 8005b98:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005b9c:	e7f1      	b.n	8005b82 <UART_SetConfig+0x872>
 8005b9e:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8005ba2:	e7ee      	b.n	8005b82 <UART_SetConfig+0x872>
 8005ba4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005ba8:	e7eb      	b.n	8005b82 <UART_SetConfig+0x872>
 8005baa:	f641 1398 	movw	r3, #6552	; 0x1998
 8005bae:	e7e8      	b.n	8005b82 <UART_SetConfig+0x872>
 8005bb0:	f241 5354 	movw	r3, #5460	; 0x1554
 8005bb4:	e7e5      	b.n	8005b82 <UART_SetConfig+0x872>
 8005bb6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bba:	e7e2      	b.n	8005b82 <UART_SetConfig+0x872>
 8005bbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005bc0:	e7df      	b.n	8005b82 <UART_SetConfig+0x872>
 8005bc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bc6:	e7dc      	b.n	8005b82 <UART_SetConfig+0x872>
 8005bc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005bcc:	e7d9      	b.n	8005b82 <UART_SetConfig+0x872>
        ret = HAL_ERROR;
 8005bce:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e71a      	b.n	8005a0a <UART_SetConfig+0x6fa>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005bd4:	f7fe f90c 	bl	8003df0 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005bda:	b1d3      	cbz	r3, 8005c12 <UART_SetConfig+0x902>
 8005bdc:	2b01      	cmp	r3, #1
 8005bde:	d035      	beq.n	8005c4c <UART_SetConfig+0x93c>
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d035      	beq.n	8005c50 <UART_SetConfig+0x940>
 8005be4:	2b03      	cmp	r3, #3
 8005be6:	d035      	beq.n	8005c54 <UART_SetConfig+0x944>
 8005be8:	2b04      	cmp	r3, #4
 8005bea:	d035      	beq.n	8005c58 <UART_SetConfig+0x948>
 8005bec:	2b05      	cmp	r3, #5
 8005bee:	d035      	beq.n	8005c5c <UART_SetConfig+0x94c>
 8005bf0:	2b06      	cmp	r3, #6
 8005bf2:	d035      	beq.n	8005c60 <UART_SetConfig+0x950>
 8005bf4:	2b07      	cmp	r3, #7
 8005bf6:	d035      	beq.n	8005c64 <UART_SetConfig+0x954>
 8005bf8:	2b08      	cmp	r3, #8
 8005bfa:	d035      	beq.n	8005c68 <UART_SetConfig+0x958>
 8005bfc:	2b09      	cmp	r3, #9
 8005bfe:	d035      	beq.n	8005c6c <UART_SetConfig+0x95c>
 8005c00:	2b0a      	cmp	r3, #10
 8005c02:	d035      	beq.n	8005c70 <UART_SetConfig+0x960>
 8005c04:	2b0b      	cmp	r3, #11
 8005c06:	d001      	beq.n	8005c0c <UART_SetConfig+0x8fc>
 8005c08:	2201      	movs	r2, #1
 8005c0a:	e003      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c0c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c10:	e000      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c12:	2201      	movs	r2, #1
 8005c14:	fbb0 f2f2 	udiv	r2, r0, r2
 8005c18:	6863      	ldr	r3, [r4, #4]
 8005c1a:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8005c1e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c22:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8005c24:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c26:	f1a2 0110 	sub.w	r1, r2, #16
 8005c2a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8005c2e:	4299      	cmp	r1, r3
 8005c30:	f200 810e 	bhi.w	8005e50 <UART_SetConfig+0xb40>
      huart->Instance->BRR = usartdiv;
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	60da      	str	r2, [r3, #12]
  huart->NbTxDataToProcess = 1;
 8005c38:	2201      	movs	r2, #1
 8005c3a:	f8a4 206a 	strh.w	r2, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005c3e:	f8a4 2068 	strh.w	r2, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8005c42:	2200      	movs	r2, #0
 8005c44:	66e2      	str	r2, [r4, #108]	; 0x6c
  huart->TxISR = NULL;
 8005c46:	6722      	str	r2, [r4, #112]	; 0x70
}
 8005c48:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c4c:	2202      	movs	r2, #2
 8005c4e:	e7e1      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c50:	2204      	movs	r2, #4
 8005c52:	e7df      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c54:	2206      	movs	r2, #6
 8005c56:	e7dd      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c58:	2208      	movs	r2, #8
 8005c5a:	e7db      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c5c:	220a      	movs	r2, #10
 8005c5e:	e7d9      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c60:	220c      	movs	r2, #12
 8005c62:	e7d7      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c64:	2210      	movs	r2, #16
 8005c66:	e7d5      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c68:	2220      	movs	r2, #32
 8005c6a:	e7d3      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c6c:	2240      	movs	r2, #64	; 0x40
 8005c6e:	e7d1      	b.n	8005c14 <UART_SetConfig+0x904>
 8005c70:	2280      	movs	r2, #128	; 0x80
 8005c72:	e7cf      	b.n	8005c14 <UART_SetConfig+0x904>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c76:	b1d3      	cbz	r3, 8005cae <UART_SetConfig+0x99e>
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d021      	beq.n	8005cc0 <UART_SetConfig+0x9b0>
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d021      	beq.n	8005cc4 <UART_SetConfig+0x9b4>
 8005c80:	2b03      	cmp	r3, #3
 8005c82:	d021      	beq.n	8005cc8 <UART_SetConfig+0x9b8>
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d021      	beq.n	8005ccc <UART_SetConfig+0x9bc>
 8005c88:	2b05      	cmp	r3, #5
 8005c8a:	d021      	beq.n	8005cd0 <UART_SetConfig+0x9c0>
 8005c8c:	2b06      	cmp	r3, #6
 8005c8e:	d021      	beq.n	8005cd4 <UART_SetConfig+0x9c4>
 8005c90:	2b07      	cmp	r3, #7
 8005c92:	d021      	beq.n	8005cd8 <UART_SetConfig+0x9c8>
 8005c94:	2b08      	cmp	r3, #8
 8005c96:	d021      	beq.n	8005cdc <UART_SetConfig+0x9cc>
 8005c98:	2b09      	cmp	r3, #9
 8005c9a:	d021      	beq.n	8005ce0 <UART_SetConfig+0x9d0>
 8005c9c:	2b0a      	cmp	r3, #10
 8005c9e:	d021      	beq.n	8005ce4 <UART_SetConfig+0x9d4>
 8005ca0:	2b0b      	cmp	r3, #11
 8005ca2:	d001      	beq.n	8005ca8 <UART_SetConfig+0x998>
 8005ca4:	4a12      	ldr	r2, [pc, #72]	; (8005cf0 <UART_SetConfig+0x9e0>)
 8005ca6:	e003      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005ca8:	f24f 4224 	movw	r2, #62500	; 0xf424
 8005cac:	e000      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cae:	4a10      	ldr	r2, [pc, #64]	; (8005cf0 <UART_SetConfig+0x9e0>)
 8005cb0:	6863      	ldr	r3, [r4, #4]
 8005cb2:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8005cb6:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cba:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8005cbc:	2000      	movs	r0, #0
        break;
 8005cbe:	e7b2      	b.n	8005c26 <UART_SetConfig+0x916>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cc0:	4a0c      	ldr	r2, [pc, #48]	; (8005cf4 <UART_SetConfig+0x9e4>)
 8005cc2:	e7f5      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cc4:	4a0d      	ldr	r2, [pc, #52]	; (8005cfc <UART_SetConfig+0x9ec>)
 8005cc6:	e7f3      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cc8:	4a0e      	ldr	r2, [pc, #56]	; (8005d04 <UART_SetConfig+0x9f4>)
 8005cca:	e7f1      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005ccc:	4a0e      	ldr	r2, [pc, #56]	; (8005d08 <UART_SetConfig+0x9f8>)
 8005cce:	e7ef      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cd0:	4a11      	ldr	r2, [pc, #68]	; (8005d18 <UART_SetConfig+0xa08>)
 8005cd2:	e7ed      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cd4:	4a11      	ldr	r2, [pc, #68]	; (8005d1c <UART_SetConfig+0xa0c>)
 8005cd6:	e7eb      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cd8:	4a0c      	ldr	r2, [pc, #48]	; (8005d0c <UART_SetConfig+0x9fc>)
 8005cda:	e7e9      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005cdc:	4a0c      	ldr	r2, [pc, #48]	; (8005d10 <UART_SetConfig+0xa00>)
 8005cde:	e7e7      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005ce0:	4a0c      	ldr	r2, [pc, #48]	; (8005d14 <UART_SetConfig+0xa04>)
 8005ce2:	e7e5      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005ce4:	4a01      	ldr	r2, [pc, #4]	; (8005cec <UART_SetConfig+0x9dc>)
 8005ce6:	e7e3      	b.n	8005cb0 <UART_SetConfig+0x9a0>
 8005ce8:	01e84800 	.word	0x01e84800
 8005cec:	0001e848 	.word	0x0001e848
 8005cf0:	00f42400 	.word	0x00f42400
 8005cf4:	007a1200 	.word	0x007a1200
 8005cf8:	00516154 	.word	0x00516154
 8005cfc:	003d0900 	.word	0x003d0900
 8005d00:	0030d400 	.word	0x0030d400
 8005d04:	0028b0aa 	.word	0x0028b0aa
 8005d08:	001e8480 	.word	0x001e8480
 8005d0c:	000f4240 	.word	0x000f4240
 8005d10:	0007a120 	.word	0x0007a120
 8005d14:	0003d090 	.word	0x0003d090
 8005d18:	00186a00 	.word	0x00186a00
 8005d1c:	00145855 	.word	0x00145855
 8005d20:	00155500 	.word	0x00155500
 8005d24:	000ccc00 	.word	0x000ccc00
 8005d28:	000aaa00 	.word	0x000aaa00
        pclk = HAL_RCC_GetSysClockFreq();
 8005d2c:	f7fd ffe0 	bl	8003cf0 <HAL_RCC_GetSysClockFreq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d32:	b1d3      	cbz	r3, 8005d6a <UART_SetConfig+0xa5a>
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d023      	beq.n	8005d80 <UART_SetConfig+0xa70>
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	d023      	beq.n	8005d84 <UART_SetConfig+0xa74>
 8005d3c:	2b03      	cmp	r3, #3
 8005d3e:	d023      	beq.n	8005d88 <UART_SetConfig+0xa78>
 8005d40:	2b04      	cmp	r3, #4
 8005d42:	d023      	beq.n	8005d8c <UART_SetConfig+0xa7c>
 8005d44:	2b05      	cmp	r3, #5
 8005d46:	d023      	beq.n	8005d90 <UART_SetConfig+0xa80>
 8005d48:	2b06      	cmp	r3, #6
 8005d4a:	d023      	beq.n	8005d94 <UART_SetConfig+0xa84>
 8005d4c:	2b07      	cmp	r3, #7
 8005d4e:	d023      	beq.n	8005d98 <UART_SetConfig+0xa88>
 8005d50:	2b08      	cmp	r3, #8
 8005d52:	d023      	beq.n	8005d9c <UART_SetConfig+0xa8c>
 8005d54:	2b09      	cmp	r3, #9
 8005d56:	d023      	beq.n	8005da0 <UART_SetConfig+0xa90>
 8005d58:	2b0a      	cmp	r3, #10
 8005d5a:	d023      	beq.n	8005da4 <UART_SetConfig+0xa94>
 8005d5c:	2b0b      	cmp	r3, #11
 8005d5e:	d001      	beq.n	8005d64 <UART_SetConfig+0xa54>
 8005d60:	2201      	movs	r2, #1
 8005d62:	e003      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d68:	e000      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	fbb0 f2f2 	udiv	r2, r0, r2
 8005d70:	6863      	ldr	r3, [r4, #4]
 8005d72:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8005d76:	fbb2 f2f3 	udiv	r2, r2, r3
 8005d7a:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d7c:	2000      	movs	r0, #0
        break;
 8005d7e:	e752      	b.n	8005c26 <UART_SetConfig+0x916>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d80:	2202      	movs	r2, #2
 8005d82:	e7f3      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d84:	2204      	movs	r2, #4
 8005d86:	e7f1      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d88:	2206      	movs	r2, #6
 8005d8a:	e7ef      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d8c:	2208      	movs	r2, #8
 8005d8e:	e7ed      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d90:	220a      	movs	r2, #10
 8005d92:	e7eb      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d94:	220c      	movs	r2, #12
 8005d96:	e7e9      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d98:	2210      	movs	r2, #16
 8005d9a:	e7e7      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	e7e5      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005da0:	2240      	movs	r2, #64	; 0x40
 8005da2:	e7e3      	b.n	8005d6c <UART_SetConfig+0xa5c>
 8005da4:	2280      	movs	r2, #128	; 0x80
 8005da6:	e7e1      	b.n	8005d6c <UART_SetConfig+0xa5c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005da8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005daa:	b1d3      	cbz	r3, 8005de2 <UART_SetConfig+0xad2>
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d022      	beq.n	8005df6 <UART_SetConfig+0xae6>
 8005db0:	2b02      	cmp	r3, #2
 8005db2:	d023      	beq.n	8005dfc <UART_SetConfig+0xaec>
 8005db4:	2b03      	cmp	r3, #3
 8005db6:	d024      	beq.n	8005e02 <UART_SetConfig+0xaf2>
 8005db8:	2b04      	cmp	r3, #4
 8005dba:	d025      	beq.n	8005e08 <UART_SetConfig+0xaf8>
 8005dbc:	2b05      	cmp	r3, #5
 8005dbe:	d026      	beq.n	8005e0e <UART_SetConfig+0xafe>
 8005dc0:	2b06      	cmp	r3, #6
 8005dc2:	d027      	beq.n	8005e14 <UART_SetConfig+0xb04>
 8005dc4:	2b07      	cmp	r3, #7
 8005dc6:	d028      	beq.n	8005e1a <UART_SetConfig+0xb0a>
 8005dc8:	2b08      	cmp	r3, #8
 8005dca:	d029      	beq.n	8005e20 <UART_SetConfig+0xb10>
 8005dcc:	2b09      	cmp	r3, #9
 8005dce:	d02a      	beq.n	8005e26 <UART_SetConfig+0xb16>
 8005dd0:	2b0a      	cmp	r3, #10
 8005dd2:	d02b      	beq.n	8005e2c <UART_SetConfig+0xb1c>
 8005dd4:	2b0b      	cmp	r3, #11
 8005dd6:	d002      	beq.n	8005dde <UART_SetConfig+0xace>
 8005dd8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005ddc:	e003      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005dde:	2280      	movs	r2, #128	; 0x80
 8005de0:	e001      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005de2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005de6:	6863      	ldr	r3, [r4, #4]
 8005de8:	eb02 0253 	add.w	r2, r2, r3, lsr #1
 8005dec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005df0:	b292      	uxth	r2, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8005df2:	2000      	movs	r0, #0
        break;
 8005df4:	e717      	b.n	8005c26 <UART_SetConfig+0x916>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005df6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005dfa:	e7f4      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005dfc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e00:	e7f1      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e02:	f241 5255 	movw	r2, #5461	; 0x1555
 8005e06:	e7ee      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005e0c:	e7eb      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e0e:	f640 42cc 	movw	r2, #3276	; 0xccc
 8005e12:	e7e8      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e14:	f640 22aa 	movw	r2, #2730	; 0xaaa
 8005e18:	e7e5      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e1e:	e7e2      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005e24:	e7df      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e2a:	e7dc      	b.n	8005de6 <UART_SetConfig+0xad6>
 8005e2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e30:	e7d9      	b.n	8005de6 <UART_SetConfig+0xad6>
        ret = HAL_ERROR;
 8005e32:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 8005e34:	2200      	movs	r2, #0
 8005e36:	e6f6      	b.n	8005c26 <UART_SetConfig+0x916>
        ret = HAL_ERROR;
 8005e38:	2001      	movs	r0, #1
 8005e3a:	e6fd      	b.n	8005c38 <UART_SetConfig+0x928>
 8005e3c:	2000      	movs	r0, #0
 8005e3e:	e6fb      	b.n	8005c38 <UART_SetConfig+0x928>
        ret = HAL_ERROR;
 8005e40:	2001      	movs	r0, #1
 8005e42:	e6f9      	b.n	8005c38 <UART_SetConfig+0x928>
 8005e44:	2001      	movs	r0, #1
 8005e46:	e6f7      	b.n	8005c38 <UART_SetConfig+0x928>
          ret = HAL_ERROR;
 8005e48:	2001      	movs	r0, #1
 8005e4a:	e6f5      	b.n	8005c38 <UART_SetConfig+0x928>
      ret = HAL_ERROR;
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	e6f3      	b.n	8005c38 <UART_SetConfig+0x928>
      ret = HAL_ERROR;
 8005e50:	2001      	movs	r0, #1
 8005e52:	e6f1      	b.n	8005c38 <UART_SetConfig+0x928>

08005e54 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e54:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005e56:	f013 0f01 	tst.w	r3, #1
 8005e5a:	d006      	beq.n	8005e6a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e5c:	6802      	ldr	r2, [r0, #0]
 8005e5e:	6853      	ldr	r3, [r2, #4]
 8005e60:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005e64:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005e66:	430b      	orrs	r3, r1
 8005e68:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e6a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005e6c:	f013 0f02 	tst.w	r3, #2
 8005e70:	d006      	beq.n	8005e80 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e72:	6802      	ldr	r2, [r0, #0]
 8005e74:	6853      	ldr	r3, [r2, #4]
 8005e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005e7a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8005e7c:	430b      	orrs	r3, r1
 8005e7e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005e80:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005e82:	f013 0f04 	tst.w	r3, #4
 8005e86:	d006      	beq.n	8005e96 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e88:	6802      	ldr	r2, [r0, #0]
 8005e8a:	6853      	ldr	r3, [r2, #4]
 8005e8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005e90:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8005e92:	430b      	orrs	r3, r1
 8005e94:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e96:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005e98:	f013 0f08 	tst.w	r3, #8
 8005e9c:	d006      	beq.n	8005eac <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e9e:	6802      	ldr	r2, [r0, #0]
 8005ea0:	6853      	ldr	r3, [r2, #4]
 8005ea2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005ea6:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8005ea8:	430b      	orrs	r3, r1
 8005eaa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005eac:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005eae:	f013 0f10 	tst.w	r3, #16
 8005eb2:	d006      	beq.n	8005ec2 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005eb4:	6802      	ldr	r2, [r0, #0]
 8005eb6:	6893      	ldr	r3, [r2, #8]
 8005eb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ebc:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8005ebe:	430b      	orrs	r3, r1
 8005ec0:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005ec2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ec4:	f013 0f20 	tst.w	r3, #32
 8005ec8:	d006      	beq.n	8005ed8 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005eca:	6802      	ldr	r2, [r0, #0]
 8005ecc:	6893      	ldr	r3, [r2, #8]
 8005ece:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ed2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8005ed4:	430b      	orrs	r3, r1
 8005ed6:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ed8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005eda:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005ede:	d00a      	beq.n	8005ef6 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005ee0:	6802      	ldr	r2, [r0, #0]
 8005ee2:	6853      	ldr	r3, [r2, #4]
 8005ee4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ee8:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005eea:	430b      	orrs	r3, r1
 8005eec:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005eee:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005ef0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ef4:	d00b      	beq.n	8005f0e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ef6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8005ef8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005efc:	d006      	beq.n	8005f0c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005efe:	6802      	ldr	r2, [r0, #0]
 8005f00:	6853      	ldr	r3, [r2, #4]
 8005f02:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005f06:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8005f08:	430b      	orrs	r3, r1
 8005f0a:	6053      	str	r3, [r2, #4]
}
 8005f0c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f0e:	6802      	ldr	r2, [r0, #0]
 8005f10:	6853      	ldr	r3, [r2, #4]
 8005f12:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005f16:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8005f18:	430b      	orrs	r3, r1
 8005f1a:	6053      	str	r3, [r2, #4]
 8005f1c:	e7eb      	b.n	8005ef6 <UART_AdvFeatureConfig+0xa2>

08005f1e <UART_WaitOnFlagUntilTimeout>:
{
 8005f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f22:	4604      	mov	r4, r0
 8005f24:	460f      	mov	r7, r1
 8005f26:	4616      	mov	r6, r2
 8005f28:	4698      	mov	r8, r3
 8005f2a:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f2c:	6823      	ldr	r3, [r4, #0]
 8005f2e:	69db      	ldr	r3, [r3, #28]
 8005f30:	ea37 0303 	bics.w	r3, r7, r3
 8005f34:	bf0c      	ite	eq
 8005f36:	2301      	moveq	r3, #1
 8005f38:	2300      	movne	r3, #0
 8005f3a:	42b3      	cmp	r3, r6
 8005f3c:	d13f      	bne.n	8005fbe <UART_WaitOnFlagUntilTimeout+0xa0>
    if (Timeout != HAL_MAX_DELAY)
 8005f3e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8005f42:	d0f3      	beq.n	8005f2c <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f44:	f7fb feb6 	bl	8001cb4 <HAL_GetTick>
 8005f48:	eba0 0008 	sub.w	r0, r0, r8
 8005f4c:	42a8      	cmp	r0, r5
 8005f4e:	d822      	bhi.n	8005f96 <UART_WaitOnFlagUntilTimeout+0x78>
 8005f50:	b30d      	cbz	r5, 8005f96 <UART_WaitOnFlagUntilTimeout+0x78>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005f52:	6823      	ldr	r3, [r4, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	f012 0f04 	tst.w	r2, #4
 8005f5a:	d0e7      	beq.n	8005f2c <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005f5c:	69da      	ldr	r2, [r3, #28]
 8005f5e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8005f62:	d0e3      	beq.n	8005f2c <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005f64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f68:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005f6a:	6822      	ldr	r2, [r4, #0]
 8005f6c:	6813      	ldr	r3, [r2, #0]
 8005f6e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f72:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f74:	6822      	ldr	r2, [r4, #0]
 8005f76:	6893      	ldr	r3, [r2, #8]
 8005f78:	f023 0301 	bic.w	r3, r3, #1
 8005f7c:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8005f7e:	2320      	movs	r3, #32
 8005f80:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8005f84:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005f88:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          __HAL_UNLOCK(huart);
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
          return HAL_TIMEOUT;
 8005f92:	2003      	movs	r0, #3
 8005f94:	e014      	b.n	8005fc0 <UART_WaitOnFlagUntilTimeout+0xa2>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005f96:	6822      	ldr	r2, [r4, #0]
 8005f98:	6813      	ldr	r3, [r2, #0]
 8005f9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f9e:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fa0:	6822      	ldr	r2, [r4, #0]
 8005fa2:	6893      	ldr	r3, [r2, #8]
 8005fa4:	f023 0301 	bic.w	r3, r3, #1
 8005fa8:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 8005faa:	2320      	movs	r3, #32
 8005fac:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8005fb0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
        return HAL_TIMEOUT;
 8005fba:	2003      	movs	r0, #3
 8005fbc:	e000      	b.n	8005fc0 <UART_WaitOnFlagUntilTimeout+0xa2>
  return HAL_OK;
 8005fbe:	2000      	movs	r0, #0
}
 8005fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005fc4 <UART_CheckIdleState>:
{
 8005fc4:	b530      	push	{r4, r5, lr}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 8005fd0:	f7fb fe70 	bl	8001cb4 <HAL_GetTick>
 8005fd4:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fd6:	6823      	ldr	r3, [r4, #0]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f013 0f08 	tst.w	r3, #8
 8005fde:	d10e      	bne.n	8005ffe <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005fe0:	6823      	ldr	r3, [r4, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f013 0f04 	tst.w	r3, #4
 8005fe8:	d117      	bne.n	800601a <UART_CheckIdleState+0x56>
  huart->gState = HAL_UART_STATE_READY;
 8005fea:	2320      	movs	r3, #32
 8005fec:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8005ff0:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8005ff4:	2000      	movs	r0, #0
 8005ff6:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 8005ffa:	b003      	add	sp, #12
 8005ffc:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ffe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006002:	9300      	str	r3, [sp, #0]
 8006004:	4603      	mov	r3, r0
 8006006:	2200      	movs	r2, #0
 8006008:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800600c:	4620      	mov	r0, r4
 800600e:	f7ff ff86 	bl	8005f1e <UART_WaitOnFlagUntilTimeout>
 8006012:	2800      	cmp	r0, #0
 8006014:	d0e4      	beq.n	8005fe0 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8006016:	2003      	movs	r0, #3
 8006018:	e7ef      	b.n	8005ffa <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800601a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	462b      	mov	r3, r5
 8006022:	2200      	movs	r2, #0
 8006024:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006028:	4620      	mov	r0, r4
 800602a:	f7ff ff78 	bl	8005f1e <UART_WaitOnFlagUntilTimeout>
 800602e:	2800      	cmp	r0, #0
 8006030:	d0db      	beq.n	8005fea <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8006032:	2003      	movs	r0, #3
 8006034:	e7e1      	b.n	8005ffa <UART_CheckIdleState+0x36>

08006036 <HAL_UART_Init>:
  if (huart == NULL)
 8006036:	b378      	cbz	r0, 8006098 <HAL_UART_Init+0x62>
{
 8006038:	b510      	push	{r4, lr}
 800603a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800603c:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8006040:	b30b      	cbz	r3, 8006086 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8006042:	2324      	movs	r3, #36	; 0x24
 8006044:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 8006048:	6822      	ldr	r2, [r4, #0]
 800604a:	6813      	ldr	r3, [r2, #0]
 800604c:	f023 0301 	bic.w	r3, r3, #1
 8006050:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006052:	4620      	mov	r0, r4
 8006054:	f7ff f95c 	bl	8005310 <UART_SetConfig>
 8006058:	2801      	cmp	r0, #1
 800605a:	d013      	beq.n	8006084 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800605c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800605e:	b9bb      	cbnz	r3, 8006090 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006060:	6822      	ldr	r2, [r4, #0]
 8006062:	6853      	ldr	r3, [r2, #4]
 8006064:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006068:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	6893      	ldr	r3, [r2, #8]
 800606e:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006072:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006074:	6822      	ldr	r2, [r4, #0]
 8006076:	6813      	ldr	r3, [r2, #0]
 8006078:	f043 0301 	orr.w	r3, r3, #1
 800607c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 800607e:	4620      	mov	r0, r4
 8006080:	f7ff ffa0 	bl	8005fc4 <UART_CheckIdleState>
}
 8006084:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8006086:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 800608a:	f7fb fd87 	bl	8001b9c <HAL_UART_MspInit>
 800608e:	e7d8      	b.n	8006042 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8006090:	4620      	mov	r0, r4
 8006092:	f7ff fedf 	bl	8005e54 <UART_AdvFeatureConfig>
 8006096:	e7e3      	b.n	8006060 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8006098:	2001      	movs	r0, #1
}
 800609a:	4770      	bx	lr

0800609c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800609c:	b410      	push	{r4}
 800609e:	b085      	sub	sp, #20
 80060a0:	4602      	mov	r2, r0
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80060a2:	4b1a      	ldr	r3, [pc, #104]	; (800610c <UARTEx_SetNbDataToProcess+0x70>)
 80060a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80060a8:	ac04      	add	r4, sp, #16
 80060aa:	e904 0003 	stmdb	r4, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80060ae:	466c      	mov	r4, sp
 80060b0:	3308      	adds	r3, #8
 80060b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80060b6:	e884 0003 	stmia.w	r4, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80060ba:	6e53      	ldr	r3, [r2, #100]	; 0x64
 80060bc:	b1fb      	cbz	r3, 80060fe <UARTEx_SetNbDataToProcess+0x62>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80060be:	6811      	ldr	r1, [r2, #0]
 80060c0:	688b      	ldr	r3, [r1, #8]
 80060c2:	f3c3 6342 	ubfx	r3, r3, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80060c6:	6888      	ldr	r0, [r1, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80060c8:	a904      	add	r1, sp, #16
 80060ca:	eb01 7050 	add.w	r0, r1, r0, lsr #29
 80060ce:	f810 1c08 	ldrb.w	r1, [r0, #-8]
 80060d2:	00c9      	lsls	r1, r1, #3
 80060d4:	f810 0c10 	ldrb.w	r0, [r0, #-16]
 80060d8:	fb91 f1f0 	sdiv	r1, r1, r0
 80060dc:	f8a2 106a 	strh.w	r1, [r2, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80060e0:	a904      	add	r1, sp, #16
 80060e2:	440b      	add	r3, r1
 80060e4:	f813 1c08 	ldrb.w	r1, [r3, #-8]
 80060e8:	00c9      	lsls	r1, r1, #3
 80060ea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80060ee:	fb91 f3f3 	sdiv	r3, r1, r3
 80060f2:	f8a2 3068 	strh.w	r3, [r2, #104]	; 0x68
  }
}
 80060f6:	b005      	add	sp, #20
 80060f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060fc:	4770      	bx	lr
    huart->NbTxDataToProcess = 1U;
 80060fe:	2301      	movs	r3, #1
 8006100:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006104:	f8a2 3068 	strh.w	r3, [r2, #104]	; 0x68
 8006108:	e7f5      	b.n	80060f6 <UARTEx_SetNbDataToProcess+0x5a>
 800610a:	bf00      	nop
 800610c:	0800aa88 	.word	0x0800aa88

08006110 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8006110:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8006114:	2b01      	cmp	r3, #1
 8006116:	d018      	beq.n	800614a <HAL_UARTEx_DisableFifoMode+0x3a>
 8006118:	2301      	movs	r3, #1
 800611a:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 800611e:	2324      	movs	r3, #36	; 0x24
 8006120:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006124:	6803      	ldr	r3, [r0, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8006128:	6819      	ldr	r1, [r3, #0]
 800612a:	f021 0101 	bic.w	r1, r1, #1
 800612e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006130:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006134:	2300      	movs	r3, #0
 8006136:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006138:	6801      	ldr	r1, [r0, #0]
 800613a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800613c:	2220      	movs	r2, #32
 800613e:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8006142:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 8006146:	4618      	mov	r0, r3
 8006148:	4770      	bx	lr
  __HAL_LOCK(huart);
 800614a:	2002      	movs	r0, #2
}
 800614c:	4770      	bx	lr

0800614e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800614e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8006150:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8006154:	2b01      	cmp	r3, #1
 8006156:	d01d      	beq.n	8006194 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8006158:	4604      	mov	r4, r0
 800615a:	2301      	movs	r3, #1
 800615c:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8006160:	2324      	movs	r3, #36	; 0x24
 8006162:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006166:	6803      	ldr	r3, [r0, #0]
 8006168:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800616a:	681a      	ldr	r2, [r3, #0]
 800616c:	f022 0201 	bic.w	r2, r2, #1
 8006170:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006172:	6802      	ldr	r2, [r0, #0]
 8006174:	6893      	ldr	r3, [r2, #8]
 8006176:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800617a:	4319      	orrs	r1, r3
 800617c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800617e:	f7ff ff8d 	bl	800609c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8006186:	2320      	movs	r3, #32
 8006188:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 800618c:	2000      	movs	r0, #0
 800618e:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 8006192:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8006194:	2002      	movs	r0, #2
 8006196:	e7fc      	b.n	8006192 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08006198 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8006198:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800619a:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d01d      	beq.n	80061de <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80061a2:	4604      	mov	r4, r0
 80061a4:	2301      	movs	r3, #1
 80061a6:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 80061aa:	2324      	movs	r3, #36	; 0x24
 80061ac:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80061b0:	6803      	ldr	r3, [r0, #0]
 80061b2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	f022 0201 	bic.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80061bc:	6802      	ldr	r2, [r0, #0]
 80061be:	6893      	ldr	r3, [r2, #8]
 80061c0:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80061c4:	4319      	orrs	r1, r3
 80061c6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80061c8:	f7ff ff68 	bl	800609c <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80061cc:	6823      	ldr	r3, [r4, #0]
 80061ce:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80061d0:	2320      	movs	r3, #32
 80061d2:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80061d6:	2000      	movs	r0, #0
 80061d8:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
}
 80061dc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80061de:	2002      	movs	r0, #2
 80061e0:	e7fc      	b.n	80061dc <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

080061e4 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061e4:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80061e8:	b99b      	cbnz	r3, 8006212 <osKernelInitialize+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061ea:	f3ef 8310 	mrs	r3, PRIMASK
 80061ee:	b99b      	cbnz	r3, 8006218 <osKernelInitialize+0x34>
 80061f0:	4b0c      	ldr	r3, [pc, #48]	; (8006224 <osKernelInitialize+0x40>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b02      	cmp	r3, #2
 80061f6:	d005      	beq.n	8006204 <osKernelInitialize+0x20>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80061f8:	b98b      	cbnz	r3, 800621e <osKernelInitialize+0x3a>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 80061fa:	4b0a      	ldr	r3, [pc, #40]	; (8006224 <osKernelInitialize+0x40>)
 80061fc:	2201      	movs	r2, #1
 80061fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006200:	2000      	movs	r0, #0
 8006202:	4770      	bx	lr
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006204:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 8006208:	2a00      	cmp	r2, #0
 800620a:	d0f5      	beq.n	80061f8 <osKernelInitialize+0x14>
    stat = osErrorISR;
 800620c:	f06f 0005 	mvn.w	r0, #5
 8006210:	4770      	bx	lr
 8006212:	f06f 0005 	mvn.w	r0, #5
 8006216:	4770      	bx	lr
 8006218:	f06f 0005 	mvn.w	r0, #5
 800621c:	4770      	bx	lr
    } else {
      stat = osError;
 800621e:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8006222:	4770      	bx	lr
 8006224:	20000c00 	.word	0x20000c00

08006228 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006228:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800622a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 800622e:	b9b3      	cbnz	r3, 800625e <osKernelStart+0x36>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006230:	f3ef 8310 	mrs	r3, PRIMASK
 8006234:	b9b3      	cbnz	r3, 8006264 <osKernelStart+0x3c>
 8006236:	4b0e      	ldr	r3, [pc, #56]	; (8006270 <osKernelStart+0x48>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b02      	cmp	r3, #2
 800623c:	d008      	beq.n	8006250 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 800623e:	2b01      	cmp	r3, #1
 8006240:	d113      	bne.n	800626a <osKernelStart+0x42>
      KernelState = osKernelRunning;
 8006242:	4b0b      	ldr	r3, [pc, #44]	; (8006270 <osKernelStart+0x48>)
 8006244:	2202      	movs	r2, #2
 8006246:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8006248:	f001 ff14 	bl	8008074 <vTaskStartScheduler>
      stat = osOK;
 800624c:	2000      	movs	r0, #0
      stat = osError;
    }
  }

  return (stat);
}
 800624e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006250:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 8006254:	2a00      	cmp	r2, #0
 8006256:	d0f2      	beq.n	800623e <osKernelStart+0x16>
    stat = osErrorISR;
 8006258:	f06f 0005 	mvn.w	r0, #5
 800625c:	e7f7      	b.n	800624e <osKernelStart+0x26>
 800625e:	f06f 0005 	mvn.w	r0, #5
 8006262:	e7f4      	b.n	800624e <osKernelStart+0x26>
 8006264:	f06f 0005 	mvn.w	r0, #5
 8006268:	e7f1      	b.n	800624e <osKernelStart+0x26>
      stat = osError;
 800626a:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 800626e:	e7ee      	b.n	800624e <osKernelStart+0x26>
 8006270:	20000c00 	.word	0x20000c00

08006274 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006276:	b087      	sub	sp, #28
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006278:	2400      	movs	r4, #0
 800627a:	9404      	str	r4, [sp, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800627c:	f3ef 8405 	mrs	r4, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8006280:	bb4c      	cbnz	r4, 80062d6 <osThreadNew+0x62>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006282:	f3ef 8310 	mrs	r3, PRIMASK
 8006286:	bb33      	cbnz	r3, 80062d6 <osThreadNew+0x62>
 8006288:	4b33      	ldr	r3, [pc, #204]	; (8006358 <osThreadNew+0xe4>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	2b02      	cmp	r3, #2
 800628e:	d025      	beq.n	80062dc <osThreadNew+0x68>
 8006290:	b308      	cbz	r0, 80062d6 <osThreadNew+0x62>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8006292:	2300      	movs	r3, #0
 8006294:	f88d 3017 	strb.w	r3, [sp, #23]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8006298:	b392      	cbz	r2, 8006300 <osThreadNew+0x8c>
      if (attr->name != NULL) {
 800629a:	6816      	ldr	r6, [r2, #0]
 800629c:	b31e      	cbz	r6, 80062e6 <osThreadNew+0x72>
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 800629e:	6994      	ldr	r4, [r2, #24]
 80062a0:	b904      	cbnz	r4, 80062a4 <osThreadNew+0x30>
    prio  = (UBaseType_t)osPriorityNormal;
 80062a2:	2418      	movs	r4, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80062a4:	1e63      	subs	r3, r4, #1
 80062a6:	2b37      	cmp	r3, #55	; 0x37
 80062a8:	d852      	bhi.n	8006350 <osThreadNew+0xdc>
 80062aa:	6853      	ldr	r3, [r2, #4]
 80062ac:	f013 0f01 	tst.w	r3, #1
 80062b0:	d150      	bne.n	8006354 <osThreadNew+0xe0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 80062b2:	6955      	ldr	r5, [r2, #20]
 80062b4:	b1d5      	cbz	r5, 80062ec <osThreadNew+0x78>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80062b6:	ea4f 0c95 	mov.w	ip, r5, lsr #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80062ba:	6893      	ldr	r3, [r2, #8]
 80062bc:	b12b      	cbz	r3, 80062ca <osThreadNew+0x56>
 80062be:	68d7      	ldr	r7, [r2, #12]
 80062c0:	2f5b      	cmp	r7, #91	; 0x5b
 80062c2:	d902      	bls.n	80062ca <osThreadNew+0x56>
 80062c4:	6917      	ldr	r7, [r2, #16]
 80062c6:	b107      	cbz	r7, 80062ca <osThreadNew+0x56>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80062c8:	bb0d      	cbnz	r5, 800630e <osThreadNew+0x9a>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80062ca:	b193      	cbz	r3, 80062f2 <osThreadNew+0x7e>
    mem   = -1;
 80062cc:	f04f 35ff 	mov.w	r5, #4294967295
    }
    else {
      mem = 0;
    }

    if (mem == 1) {
 80062d0:	2d01      	cmp	r5, #1
 80062d2:	d023      	beq.n	800631c <osThreadNew+0xa8>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
                                                                                    (StaticTask_t *)attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80062d4:	b375      	cbz	r5, 8006334 <osThreadNew+0xc0>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80062d6:	9804      	ldr	r0, [sp, #16]
}
 80062d8:	b007      	add	sp, #28
 80062da:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80062dc:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (func != NULL)) {
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d1f8      	bne.n	80062d6 <osThreadNew+0x62>
 80062e4:	e7d4      	b.n	8006290 <osThreadNew+0x1c>
    name  = &empty;
 80062e6:	f10d 0617 	add.w	r6, sp, #23
 80062ea:	e7d8      	b.n	800629e <osThreadNew+0x2a>
    stack = configMINIMAL_STACK_SIZE;
 80062ec:	f04f 0c80 	mov.w	ip, #128	; 0x80
 80062f0:	e7e3      	b.n	80062ba <osThreadNew+0x46>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80062f2:	68d3      	ldr	r3, [r2, #12]
 80062f4:	b96b      	cbnz	r3, 8006312 <osThreadNew+0x9e>
 80062f6:	6913      	ldr	r3, [r2, #16]
 80062f8:	b173      	cbz	r3, 8006318 <osThreadNew+0xa4>
    mem   = -1;
 80062fa:	f04f 35ff 	mov.w	r5, #4294967295
 80062fe:	e7e7      	b.n	80062d0 <osThreadNew+0x5c>
      mem = 0;
 8006300:	2500      	movs	r5, #0
    prio  = (UBaseType_t)osPriorityNormal;
 8006302:	2418      	movs	r4, #24
    stack = configMINIMAL_STACK_SIZE;
 8006304:	f04f 0c80 	mov.w	ip, #128	; 0x80
    name  = &empty;
 8006308:	f10d 0617 	add.w	r6, sp, #23
 800630c:	e7e0      	b.n	80062d0 <osThreadNew+0x5c>
        mem = 1;
 800630e:	2501      	movs	r5, #1
 8006310:	e7de      	b.n	80062d0 <osThreadNew+0x5c>
    mem   = -1;
 8006312:	f04f 35ff 	mov.w	r5, #4294967295
 8006316:	e7db      	b.n	80062d0 <osThreadNew+0x5c>
          mem = 0;
 8006318:	2500      	movs	r5, #0
 800631a:	e7d9      	b.n	80062d0 <osThreadNew+0x5c>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800631c:	6913      	ldr	r3, [r2, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800631e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006320:	9202      	str	r2, [sp, #8]
 8006322:	9301      	str	r3, [sp, #4]
 8006324:	9400      	str	r4, [sp, #0]
 8006326:	460b      	mov	r3, r1
 8006328:	4662      	mov	r2, ip
 800632a:	4631      	mov	r1, r6
 800632c:	f001 fe36 	bl	8007f9c <xTaskCreateStatic>
 8006330:	9004      	str	r0, [sp, #16]
 8006332:	e7d0      	b.n	80062d6 <osThreadNew+0x62>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006334:	aa04      	add	r2, sp, #16
 8006336:	9201      	str	r2, [sp, #4]
 8006338:	9400      	str	r4, [sp, #0]
 800633a:	460b      	mov	r3, r1
 800633c:	fa1f f28c 	uxth.w	r2, ip
 8006340:	4631      	mov	r1, r6
 8006342:	f001 fe64 	bl	800800e <xTaskCreate>
 8006346:	2801      	cmp	r0, #1
 8006348:	d0c5      	beq.n	80062d6 <osThreadNew+0x62>
          hTask = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	9304      	str	r3, [sp, #16]
 800634e:	e7c2      	b.n	80062d6 <osThreadNew+0x62>
        return (NULL);
 8006350:	2000      	movs	r0, #0
 8006352:	e7c1      	b.n	80062d8 <osThreadNew+0x64>
 8006354:	2000      	movs	r0, #0
 8006356:	e7bf      	b.n	80062d8 <osThreadNew+0x64>
 8006358:	20000c00 	.word	0x20000c00

0800635c <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800635c:	b530      	push	{r4, r5, lr}
 800635e:	b085      	sub	sp, #20
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8006360:	b370      	cbz	r0, 80063c0 <osThreadFlagsSet+0x64>
 8006362:	4605      	mov	r5, r0
 8006364:	2900      	cmp	r1, #0
 8006366:	db2b      	blt.n	80063c0 <osThreadFlagsSet+0x64>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    rflags = (uint32_t)osError;
 8006368:	f04f 33ff 	mov.w	r3, #4294967295
 800636c:	9303      	str	r3, [sp, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800636e:	f3ef 8305 	mrs	r3, IPSR

    if (IS_IRQ()) {
 8006372:	b94b      	cbnz	r3, 8006388 <osThreadFlagsSet+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006374:	f3ef 8310 	mrs	r3, PRIMASK
 8006378:	b933      	cbnz	r3, 8006388 <osThreadFlagsSet+0x2c>
 800637a:	4b1a      	ldr	r3, [pc, #104]	; (80063e4 <osThreadFlagsSet+0x88>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	2b02      	cmp	r3, #2
 8006380:	d124      	bne.n	80063cc <osThreadFlagsSet+0x70>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006382:	f3ef 8311 	mrs	r3, BASEPRI
 8006386:	b30b      	cbz	r3, 80063cc <osThreadFlagsSet+0x70>
      yield = pdFALSE;
 8006388:	2400      	movs	r4, #0
 800638a:	ab04      	add	r3, sp, #16
 800638c:	f843 4d08 	str.w	r4, [r3, #-8]!

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	4623      	mov	r3, r4
 8006394:	2201      	movs	r2, #1
 8006396:	4628      	mov	r0, r5
 8006398:	f002 fb40 	bl	8008a1c <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800639c:	9400      	str	r4, [sp, #0]
 800639e:	ab03      	add	r3, sp, #12
 80063a0:	4622      	mov	r2, r4
 80063a2:	4621      	mov	r1, r4
 80063a4:	4628      	mov	r0, r5
 80063a6:	f002 fb39 	bl	8008a1c <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80063aa:	9b02      	ldr	r3, [sp, #8]
 80063ac:	b15b      	cbz	r3, 80063c6 <osThreadFlagsSet+0x6a>
 80063ae:	4b0e      	ldr	r3, [pc, #56]	; (80063e8 <osThreadFlagsSet+0x8c>)
 80063b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	f3bf 8f6f 	isb	sy
 80063be:	e002      	b.n	80063c6 <osThreadFlagsSet+0x6a>
    rflags = (uint32_t)osErrorParameter;
 80063c0:	f06f 0303 	mvn.w	r3, #3
 80063c4:	9303      	str	r3, [sp, #12]
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
    }
  }
  /* Return flags after setting */
  return (rflags);
}
 80063c6:	9803      	ldr	r0, [sp, #12]
 80063c8:	b005      	add	sp, #20
 80063ca:	bd30      	pop	{r4, r5, pc}
      (void)xTaskNotify (hTask, flags, eSetBits);
 80063cc:	2300      	movs	r3, #0
 80063ce:	2201      	movs	r2, #1
 80063d0:	4628      	mov	r0, r5
 80063d2:	f002 fab1 	bl	8008938 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80063d6:	ab03      	add	r3, sp, #12
 80063d8:	2200      	movs	r2, #0
 80063da:	4611      	mov	r1, r2
 80063dc:	4628      	mov	r0, r5
 80063de:	f002 faab 	bl	8008938 <xTaskGenericNotify>
 80063e2:	e7f0      	b.n	80063c6 <osThreadFlagsSet+0x6a>
 80063e4:	20000c00 	.word	0x20000c00
 80063e8:	e000ed04 	.word	0xe000ed04

080063ec <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80063ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f0:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063f2:	f3ef 8305 	mrs	r3, IPSR
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d14d      	bne.n	8006496 <osThreadFlagsWait+0xaa>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063fa:	f3ef 8710 	mrs	r7, PRIMASK
 80063fe:	463d      	mov	r5, r7
 8006400:	2f00      	cmp	r7, #0
 8006402:	d14e      	bne.n	80064a2 <osThreadFlagsWait+0xb6>
 8006404:	4b2b      	ldr	r3, [pc, #172]	; (80064b4 <osThreadFlagsWait+0xc8>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	2b02      	cmp	r3, #2
 800640a:	d00d      	beq.n	8006428 <osThreadFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800640c:	2800      	cmp	r0, #0
 800640e:	db4b      	blt.n	80064a8 <osThreadFlagsWait+0xbc>
    rflags = (uint32_t)osErrorParameter;
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8006410:	f011 0f02 	tst.w	r1, #2
 8006414:	d00f      	beq.n	8006436 <osThreadFlagsWait+0x4a>
      clear = 0U;
 8006416:	46b8      	mov	r8, r7
 8006418:	4617      	mov	r7, r2
 800641a:	468a      	mov	sl, r1
 800641c:	4681      	mov	r9, r0
    }

    rflags = 0U;
    tout   = timeout;

    t0 = xTaskGetTickCount();
 800641e:	f001 fe7b 	bl	8008118 <xTaskGetTickCount>
 8006422:	4683      	mov	fp, r0
    tout   = timeout;
 8006424:	463e      	mov	r6, r7
 8006426:	e028      	b.n	800647a <osThreadFlagsWait+0x8e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006428:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 800642c:	2b00      	cmp	r3, #0
 800642e:	d0ed      	beq.n	800640c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8006430:	f06f 0505 	mvn.w	r5, #5
 8006434:	e031      	b.n	800649a <osThreadFlagsWait+0xae>
      clear = flags;
 8006436:	4680      	mov	r8, r0
 8006438:	e7ee      	b.n	8006418 <osThreadFlagsWait+0x2c>
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);

      if (rval == pdPASS) {
        rflags &= flags;
 800643a:	ea05 0509 	and.w	r5, r5, r9
        rflags |= nval;
 800643e:	9b01      	ldr	r3, [sp, #4]
 8006440:	431d      	orrs	r5, r3

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8006442:	f01a 0f01 	tst.w	sl, #1
 8006446:	d00b      	beq.n	8006460 <osThreadFlagsWait+0x74>
          if ((flags & rflags) == flags) {
 8006448:	ea39 0305 	bics.w	r3, r9, r5
 800644c:	d025      	beq.n	800649a <osThreadFlagsWait+0xae>
            break;
          } else {
            if (timeout == 0U) {
 800644e:	b377      	cbz	r7, 80064ae <osThreadFlagsWait+0xc2>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8006450:	f001 fe62 	bl	8008118 <xTaskGetTickCount>
 8006454:	eba0 000b 	sub.w	r0, r0, fp

        if (td > tout) {
 8006458:	4286      	cmp	r6, r0
 800645a:	d309      	bcc.n	8006470 <osThreadFlagsWait+0x84>
          tout  = 0;
        } else {
          tout -= td;
 800645c:	1a36      	subs	r6, r6, r0
 800645e:	e00b      	b.n	8006478 <osThreadFlagsWait+0x8c>
          if ((flags & rflags) != 0) {
 8006460:	ea19 0f05 	tst.w	r9, r5
 8006464:	d119      	bne.n	800649a <osThreadFlagsWait+0xae>
            if (timeout == 0U) {
 8006466:	2f00      	cmp	r7, #0
 8006468:	d1f2      	bne.n	8006450 <osThreadFlagsWait+0x64>
              rflags = (uint32_t)osErrorResource;
 800646a:	f06f 0502 	mvn.w	r5, #2
    }
    while (rval != pdFAIL);
  }

  /* Return flags before clearing */
  return (rflags);
 800646e:	e014      	b.n	800649a <osThreadFlagsWait+0xae>
          tout  = 0;
 8006470:	2600      	movs	r6, #0
 8006472:	e001      	b.n	8006478 <osThreadFlagsWait+0x8c>
          rflags = (uint32_t)osErrorTimeout;
 8006474:	f06f 0501 	mvn.w	r5, #1
    while (rval != pdFAIL);
 8006478:	b17c      	cbz	r4, 800649a <osThreadFlagsWait+0xae>
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800647a:	4633      	mov	r3, r6
 800647c:	aa01      	add	r2, sp, #4
 800647e:	4641      	mov	r1, r8
 8006480:	2000      	movs	r0, #0
 8006482:	f002 fa0d 	bl	80088a0 <xTaskNotifyWait>
 8006486:	4604      	mov	r4, r0
      if (rval == pdPASS) {
 8006488:	2801      	cmp	r0, #1
 800648a:	d0d6      	beq.n	800643a <osThreadFlagsWait+0x4e>
        if (timeout == 0) {
 800648c:	2f00      	cmp	r7, #0
 800648e:	d1f1      	bne.n	8006474 <osThreadFlagsWait+0x88>
          rflags = (uint32_t)osErrorResource;
 8006490:	f06f 0502 	mvn.w	r5, #2
 8006494:	e7f0      	b.n	8006478 <osThreadFlagsWait+0x8c>
    rflags = (uint32_t)osErrorISR;
 8006496:	f06f 0505 	mvn.w	r5, #5
}
 800649a:	4628      	mov	r0, r5
 800649c:	b003      	add	sp, #12
 800649e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    rflags = (uint32_t)osErrorISR;
 80064a2:	f06f 0505 	mvn.w	r5, #5
 80064a6:	e7f8      	b.n	800649a <osThreadFlagsWait+0xae>
    rflags = (uint32_t)osErrorParameter;
 80064a8:	f06f 0503 	mvn.w	r5, #3
 80064ac:	e7f5      	b.n	800649a <osThreadFlagsWait+0xae>
              rflags = (uint32_t)osErrorResource;
 80064ae:	f06f 0502 	mvn.w	r5, #2
 80064b2:	e7f2      	b.n	800649a <osThreadFlagsWait+0xae>
 80064b4:	20000c00 	.word	0x20000c00

080064b8 <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 80064b8:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064ba:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80064be:	b9a3      	cbnz	r3, 80064ea <osDelay+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80064c0:	f3ef 8310 	mrs	r3, PRIMASK
 80064c4:	b9a3      	cbnz	r3, 80064f0 <osDelay+0x38>
 80064c6:	4b0c      	ldr	r3, [pc, #48]	; (80064f8 <osDelay+0x40>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d002      	beq.n	80064d4 <osDelay+0x1c>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 80064ce:	b940      	cbnz	r0, 80064e2 <osDelay+0x2a>
    stat = osOK;
 80064d0:	2000      	movs	r0, #0
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 80064d2:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80064d4:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d0f8      	beq.n	80064ce <osDelay+0x16>
    stat = osErrorISR;
 80064dc:	f06f 0005 	mvn.w	r0, #5
 80064e0:	e7f7      	b.n	80064d2 <osDelay+0x1a>
      vTaskDelay(ticks);
 80064e2:	f001 ff3f 	bl	8008364 <vTaskDelay>
    stat = osOK;
 80064e6:	2000      	movs	r0, #0
 80064e8:	e7f3      	b.n	80064d2 <osDelay+0x1a>
    stat = osErrorISR;
 80064ea:	f06f 0005 	mvn.w	r0, #5
 80064ee:	e7f0      	b.n	80064d2 <osDelay+0x1a>
 80064f0:	f06f 0005 	mvn.w	r0, #5
 80064f4:	e7ed      	b.n	80064d2 <osDelay+0x1a>
 80064f6:	bf00      	nop
 80064f8:	20000c00 	.word	0x20000c00

080064fc <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80064fc:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064fe:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8006502:	2b00      	cmp	r3, #0
 8006504:	d150      	bne.n	80065a8 <osMutexNew+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006506:	f3ef 8310 	mrs	r3, PRIMASK
 800650a:	461e      	mov	r6, r3
 800650c:	2b00      	cmp	r3, #0
 800650e:	d14d      	bne.n	80065ac <osMutexNew+0xb0>
 8006510:	4a28      	ldr	r2, [pc, #160]	; (80065b4 <osMutexNew+0xb8>)
 8006512:	6812      	ldr	r2, [r2, #0]
 8006514:	2a02      	cmp	r2, #2
 8006516:	d024      	beq.n	8006562 <osMutexNew+0x66>
    if (attr != NULL) {
 8006518:	b100      	cbz	r0, 800651c <osMutexNew+0x20>
      type = attr->attr_bits;
 800651a:	6843      	ldr	r3, [r0, #4]
    } else {
      type = 0U;
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800651c:	f013 0f01 	tst.w	r3, #1
 8006520:	d000      	beq.n	8006524 <osMutexNew+0x28>
      rmtx = 1U;
 8006522:	2601      	movs	r6, #1
    } else {
      rmtx = 0U;
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8006524:	f013 0f08 	tst.w	r3, #8
 8006528:	d142      	bne.n	80065b0 <osMutexNew+0xb4>
 800652a:	4604      	mov	r4, r0
      mem = -1;

      if (attr != NULL) {
 800652c:	b378      	cbz	r0, 800658e <osMutexNew+0x92>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800652e:	6881      	ldr	r1, [r0, #8]
 8006530:	b111      	cbz	r1, 8006538 <osMutexNew+0x3c>
 8006532:	68c3      	ldr	r3, [r0, #12]
 8006534:	2b4f      	cmp	r3, #79	; 0x4f
 8006536:	d81f      	bhi.n	8006578 <osMutexNew+0x7c>
          mem = 1;
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006538:	b1c9      	cbz	r1, 800656e <osMutexNew+0x72>
      mem = -1;
 800653a:	f04f 33ff 	mov.w	r3, #4294967295
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
        }
      }
      else {
        if (mem == 0) {
 800653e:	bb8b      	cbnz	r3, 80065a4 <osMutexNew+0xa8>
          if (rmtx != 0U) {
 8006540:	b34e      	cbz	r6, 8006596 <osMutexNew+0x9a>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8006542:	2004      	movs	r0, #4
 8006544:	f001 f846 	bl	80075d4 <xQueueCreateMutex>
 8006548:	4605      	mov	r5, r0
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800654a:	b125      	cbz	r5, 8006556 <osMutexNew+0x5a>
        if (attr != NULL) {
 800654c:	b344      	cbz	r4, 80065a0 <osMutexNew+0xa4>
          name = attr->name;
 800654e:	6821      	ldr	r1, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hMutex, name);
 8006550:	4628      	mov	r0, r5
 8006552:	f001 fb2b 	bl	8007bac <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8006556:	b115      	cbz	r5, 800655e <osMutexNew+0x62>
 8006558:	b10e      	cbz	r6, 800655e <osMutexNew+0x62>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800655a:	f045 0501 	orr.w	r5, r5, #1
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 800655e:	4628      	mov	r0, r5
 8006560:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006562:	f3ef 8211 	mrs	r2, BASEPRI
  if (!IS_IRQ()) {
 8006566:	2a00      	cmp	r2, #0
 8006568:	d0d6      	beq.n	8006518 <osMutexNew+0x1c>
  hMutex = NULL;
 800656a:	2500      	movs	r5, #0
 800656c:	e7f7      	b.n	800655e <osMutexNew+0x62>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800656e:	68e3      	ldr	r3, [r4, #12]
 8006570:	b17b      	cbz	r3, 8006592 <osMutexNew+0x96>
      mem = -1;
 8006572:	f04f 33ff 	mov.w	r3, #4294967295
 8006576:	e7e2      	b.n	800653e <osMutexNew+0x42>
        if (rmtx != 0U) {
 8006578:	b126      	cbz	r6, 8006584 <osMutexNew+0x88>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800657a:	2004      	movs	r0, #4
 800657c:	f001 f835 	bl	80075ea <xQueueCreateMutexStatic>
 8006580:	4605      	mov	r5, r0
 8006582:	e7e2      	b.n	800654a <osMutexNew+0x4e>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8006584:	2001      	movs	r0, #1
 8006586:	f001 f830 	bl	80075ea <xQueueCreateMutexStatic>
 800658a:	4605      	mov	r5, r0
 800658c:	e7dd      	b.n	800654a <osMutexNew+0x4e>
        mem = 0;
 800658e:	2300      	movs	r3, #0
 8006590:	e7d5      	b.n	800653e <osMutexNew+0x42>
            mem = 0;
 8006592:	2300      	movs	r3, #0
 8006594:	e7d3      	b.n	800653e <osMutexNew+0x42>
            hMutex = xSemaphoreCreateMutex ();
 8006596:	2001      	movs	r0, #1
 8006598:	f001 f81c 	bl	80075d4 <xQueueCreateMutex>
 800659c:	4605      	mov	r5, r0
 800659e:	e7d4      	b.n	800654a <osMutexNew+0x4e>
          name = NULL;
 80065a0:	2100      	movs	r1, #0
 80065a2:	e7d5      	b.n	8006550 <osMutexNew+0x54>
  hMutex = NULL;
 80065a4:	2500      	movs	r5, #0
 80065a6:	e7d6      	b.n	8006556 <osMutexNew+0x5a>
 80065a8:	2500      	movs	r5, #0
 80065aa:	e7d8      	b.n	800655e <osMutexNew+0x62>
 80065ac:	2500      	movs	r5, #0
 80065ae:	e7d6      	b.n	800655e <osMutexNew+0x62>
 80065b0:	2500      	movs	r5, #0
  return ((osMutexId_t)hMutex);
 80065b2:	e7d4      	b.n	800655e <osMutexNew+0x62>
 80065b4:	20000c00 	.word	0x20000c00

080065b8 <osMutexAcquire>:
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80065b8:	f020 0201 	bic.w	r2, r0, #1

  rmtx = (uint32_t)mutex_id & 1U;
 80065bc:	f000 0301 	and.w	r3, r0, #1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80065c0:	f3ef 8005 	mrs	r0, IPSR

  stat = osOK;

  if (IS_IRQ()) {
 80065c4:	bb18      	cbnz	r0, 800660e <osMutexAcquire+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80065c6:	f3ef 8010 	mrs	r0, PRIMASK
 80065ca:	bb18      	cbnz	r0, 8006614 <osMutexAcquire+0x5c>
 80065cc:	4819      	ldr	r0, [pc, #100]	; (8006634 <osMutexAcquire+0x7c>)
 80065ce:	6800      	ldr	r0, [r0, #0]
 80065d0:	2802      	cmp	r0, #2
 80065d2:	d00c      	beq.n	80065ee <osMutexAcquire+0x36>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 80065d4:	b30a      	cbz	r2, 800661a <osMutexAcquire+0x62>
osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80065d6:	b510      	push	{r4, lr}
 80065d8:	460c      	mov	r4, r1
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 80065da:	b17b      	cbz	r3, 80065fc <osMutexAcquire+0x44>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 80065dc:	4610      	mov	r0, r2
 80065de:	f001 fa6d 	bl	8007abc <xQueueTakeMutexRecursive>
 80065e2:	2801      	cmp	r0, #1
 80065e4:	d01c      	beq.n	8006620 <osMutexAcquire+0x68>
        if (timeout != 0U) {
 80065e6:	b1ec      	cbz	r4, 8006624 <osMutexAcquire+0x6c>
          stat = osErrorTimeout;
 80065e8:	f06f 0001 	mvn.w	r0, #1
      }
    }
  }

  return (stat);
}
 80065ec:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80065ee:	f3ef 8011 	mrs	r0, BASEPRI
  if (IS_IRQ()) {
 80065f2:	2800      	cmp	r0, #0
 80065f4:	d0ee      	beq.n	80065d4 <osMutexAcquire+0x1c>
    stat = osErrorISR;
 80065f6:	f06f 0005 	mvn.w	r0, #5
 80065fa:	4770      	bx	lr
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 80065fc:	4610      	mov	r0, r2
 80065fe:	f001 f98f 	bl	8007920 <xQueueSemaphoreTake>
 8006602:	2801      	cmp	r0, #1
 8006604:	d011      	beq.n	800662a <osMutexAcquire+0x72>
        if (timeout != 0U) {
 8006606:	b194      	cbz	r4, 800662e <osMutexAcquire+0x76>
          stat = osErrorTimeout;
 8006608:	f06f 0001 	mvn.w	r0, #1
 800660c:	e7ee      	b.n	80065ec <osMutexAcquire+0x34>
    stat = osErrorISR;
 800660e:	f06f 0005 	mvn.w	r0, #5
 8006612:	4770      	bx	lr
 8006614:	f06f 0005 	mvn.w	r0, #5
 8006618:	4770      	bx	lr
    stat = osErrorParameter;
 800661a:	f06f 0003 	mvn.w	r0, #3
}
 800661e:	4770      	bx	lr
  stat = osOK;
 8006620:	2000      	movs	r0, #0
 8006622:	e7e3      	b.n	80065ec <osMutexAcquire+0x34>
          stat = osErrorResource;
 8006624:	f06f 0002 	mvn.w	r0, #2
 8006628:	e7e0      	b.n	80065ec <osMutexAcquire+0x34>
  stat = osOK;
 800662a:	2000      	movs	r0, #0
 800662c:	e7de      	b.n	80065ec <osMutexAcquire+0x34>
          stat = osErrorResource;
 800662e:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8006632:	e7db      	b.n	80065ec <osMutexAcquire+0x34>
 8006634:	20000c00 	.word	0x20000c00

08006638 <osMutexRelease>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006638:	f3ef 8205 	mrs	r2, IPSR

  rmtx = (uint32_t)mutex_id & 1U;

  stat = osOK;

  if (IS_IRQ()) {
 800663c:	bb2a      	cbnz	r2, 800668a <osMutexRelease+0x52>
osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800663e:	b510      	push	{r4, lr}
 8006640:	f020 0401 	bic.w	r4, r0, #1
 8006644:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006648:	f3ef 8210 	mrs	r2, PRIMASK
  if (IS_IRQ()) {
 800664c:	bb02      	cbnz	r2, 8006690 <osMutexRelease+0x58>
 800664e:	4a16      	ldr	r2, [pc, #88]	; (80066a8 <osMutexRelease+0x70>)
 8006650:	6812      	ldr	r2, [r2, #0]
 8006652:	2a02      	cmp	r2, #2
 8006654:	d008      	beq.n	8006668 <osMutexRelease+0x30>
    stat = osErrorISR;
  }
  else if (hMutex == NULL) {
 8006656:	b1f4      	cbz	r4, 8006696 <osMutexRelease+0x5e>
    stat = osErrorParameter;
  }
  else {
    if (rmtx != 0U) {
 8006658:	b168      	cbz	r0, 8006676 <osMutexRelease+0x3e>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800665a:	4620      	mov	r0, r4
 800665c:	f000 ffd4 	bl	8007608 <xQueueGiveMutexRecursive>
 8006660:	2801      	cmp	r0, #1
 8006662:	d11b      	bne.n	800669c <osMutexRelease+0x64>
  stat = osOK;
 8006664:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8006666:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006668:	f3ef 8211 	mrs	r2, BASEPRI
  if (IS_IRQ()) {
 800666c:	2a00      	cmp	r2, #0
 800666e:	d0f2      	beq.n	8006656 <osMutexRelease+0x1e>
    stat = osErrorISR;
 8006670:	f06f 0005 	mvn.w	r0, #5
 8006674:	e7f7      	b.n	8006666 <osMutexRelease+0x2e>
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8006676:	2300      	movs	r3, #0
 8006678:	461a      	mov	r2, r3
 800667a:	4619      	mov	r1, r3
 800667c:	4620      	mov	r0, r4
 800667e:	f000 fedf 	bl	8007440 <xQueueGenericSend>
 8006682:	2801      	cmp	r0, #1
 8006684:	d10d      	bne.n	80066a2 <osMutexRelease+0x6a>
  stat = osOK;
 8006686:	2000      	movs	r0, #0
 8006688:	e7ed      	b.n	8006666 <osMutexRelease+0x2e>
    stat = osErrorISR;
 800668a:	f06f 0005 	mvn.w	r0, #5
}
 800668e:	4770      	bx	lr
    stat = osErrorISR;
 8006690:	f06f 0005 	mvn.w	r0, #5
 8006694:	e7e7      	b.n	8006666 <osMutexRelease+0x2e>
    stat = osErrorParameter;
 8006696:	f06f 0003 	mvn.w	r0, #3
 800669a:	e7e4      	b.n	8006666 <osMutexRelease+0x2e>
        stat = osErrorResource;
 800669c:	f06f 0002 	mvn.w	r0, #2
 80066a0:	e7e1      	b.n	8006666 <osMutexRelease+0x2e>
        stat = osErrorResource;
 80066a2:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80066a6:	e7de      	b.n	8006666 <osMutexRelease+0x2e>
 80066a8:	20000c00 	.word	0x20000c00

080066ac <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80066ac:	b570      	push	{r4, r5, r6, lr}
 80066ae:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80066b0:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d15b      	bne.n	8006770 <osSemaphoreNew+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066b8:	f3ef 8310 	mrs	r3, PRIMASK
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d159      	bne.n	8006774 <osSemaphoreNew+0xc8>
 80066c0:	4b31      	ldr	r3, [pc, #196]	; (8006788 <osSemaphoreNew+0xdc>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d021      	beq.n	800670c <osSemaphoreNew+0x60>
 80066c8:	2800      	cmp	r0, #0
 80066ca:	d055      	beq.n	8006778 <osSemaphoreNew+0xcc>
 80066cc:	4288      	cmp	r0, r1
 80066ce:	d355      	bcc.n	800677c <osSemaphoreNew+0xd0>
    mem = -1;

    if (attr != NULL) {
 80066d0:	b312      	cbz	r2, 8006718 <osSemaphoreNew+0x6c>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80066d2:	6893      	ldr	r3, [r2, #8]
 80066d4:	b113      	cbz	r3, 80066dc <osSemaphoreNew+0x30>
 80066d6:	68d4      	ldr	r4, [r2, #12]
 80066d8:	2c4f      	cmp	r4, #79	; 0x4f
 80066da:	d81f      	bhi.n	800671c <osSemaphoreNew+0x70>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d14f      	bne.n	8006780 <osSemaphoreNew+0xd4>
 80066e0:	68d3      	ldr	r3, [r2, #12]
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d14e      	bne.n	8006784 <osSemaphoreNew+0xd8>
 80066e6:	4614      	mov	r4, r2
 80066e8:	460d      	mov	r5, r1
    else {
      mem = 0;
    }

    if (mem != -1) {
      if (max_count == 1U) {
 80066ea:	2801      	cmp	r0, #1
 80066ec:	d018      	beq.n	8006720 <osSemaphoreNew+0x74>
            hSemaphore = NULL;
          }
        }
      }
      else {
        if (mem == 1) {
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d137      	bne.n	8006762 <osSemaphoreNew+0xb6>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80066f2:	f000 fe84 	bl	80073fe <xQueueCreateCountingSemaphore>
 80066f6:	4606      	mov	r6, r0
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80066f8:	b12e      	cbz	r6, 8006706 <osSemaphoreNew+0x5a>
        if (attr != NULL) {
 80066fa:	2c00      	cmp	r4, #0
 80066fc:	d036      	beq.n	800676c <osSemaphoreNew+0xc0>
          name = attr->name;
 80066fe:	6821      	ldr	r1, [r4, #0]
        } else {
          name = NULL;
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006700:	4630      	mov	r0, r6
 8006702:	f001 fa53 	bl	8007bac <vQueueAddToRegistry>
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 8006706:	4630      	mov	r0, r6
 8006708:	b002      	add	sp, #8
 800670a:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800670c:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006710:	2b00      	cmp	r3, #0
 8006712:	d0d9      	beq.n	80066c8 <osSemaphoreNew+0x1c>
  hSemaphore = NULL;
 8006714:	2600      	movs	r6, #0
 8006716:	e7f6      	b.n	8006706 <osSemaphoreNew+0x5a>
      mem = 0;
 8006718:	2300      	movs	r3, #0
 800671a:	e7e4      	b.n	80066e6 <osSemaphoreNew+0x3a>
        mem = 1;
 800671c:	2301      	movs	r3, #1
 800671e:	e7e2      	b.n	80066e6 <osSemaphoreNew+0x3a>
        if (mem == 1) {
 8006720:	b9b3      	cbnz	r3, 8006750 <osSemaphoreNew+0xa4>
          hSemaphore = xSemaphoreCreateBinary();
 8006722:	2203      	movs	r2, #3
 8006724:	2100      	movs	r1, #0
 8006726:	2001      	movs	r0, #1
 8006728:	f000 fe1d 	bl	8007366 <xQueueGenericCreate>
 800672c:	4606      	mov	r6, r0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800672e:	2e00      	cmp	r6, #0
 8006730:	d0e2      	beq.n	80066f8 <osSemaphoreNew+0x4c>
 8006732:	2d00      	cmp	r5, #0
 8006734:	d0e0      	beq.n	80066f8 <osSemaphoreNew+0x4c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006736:	2300      	movs	r3, #0
 8006738:	461a      	mov	r2, r3
 800673a:	4619      	mov	r1, r3
 800673c:	4630      	mov	r0, r6
 800673e:	f000 fe7f 	bl	8007440 <xQueueGenericSend>
 8006742:	2801      	cmp	r0, #1
 8006744:	d0d8      	beq.n	80066f8 <osSemaphoreNew+0x4c>
            vSemaphoreDelete (hSemaphore);
 8006746:	4630      	mov	r0, r6
 8006748:	f001 fa5a 	bl	8007c00 <vQueueDelete>
            hSemaphore = NULL;
 800674c:	2600      	movs	r6, #0
 800674e:	e7da      	b.n	8006706 <osSemaphoreNew+0x5a>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006750:	2303      	movs	r3, #3
 8006752:	9300      	str	r3, [sp, #0]
 8006754:	6893      	ldr	r3, [r2, #8]
 8006756:	2200      	movs	r2, #0
 8006758:	4611      	mov	r1, r2
 800675a:	f000 fdbc 	bl	80072d6 <xQueueGenericCreateStatic>
 800675e:	4606      	mov	r6, r0
 8006760:	e7e5      	b.n	800672e <osSemaphoreNew+0x82>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006762:	6892      	ldr	r2, [r2, #8]
 8006764:	f000 fe26 	bl	80073b4 <xQueueCreateCountingSemaphoreStatic>
 8006768:	4606      	mov	r6, r0
 800676a:	e7c5      	b.n	80066f8 <osSemaphoreNew+0x4c>
          name = NULL;
 800676c:	2100      	movs	r1, #0
 800676e:	e7c7      	b.n	8006700 <osSemaphoreNew+0x54>
  hSemaphore = NULL;
 8006770:	2600      	movs	r6, #0
 8006772:	e7c8      	b.n	8006706 <osSemaphoreNew+0x5a>
 8006774:	2600      	movs	r6, #0
 8006776:	e7c6      	b.n	8006706 <osSemaphoreNew+0x5a>
 8006778:	2600      	movs	r6, #0
 800677a:	e7c4      	b.n	8006706 <osSemaphoreNew+0x5a>
 800677c:	2600      	movs	r6, #0
 800677e:	e7c2      	b.n	8006706 <osSemaphoreNew+0x5a>
 8006780:	2600      	movs	r6, #0
 8006782:	e7c0      	b.n	8006706 <osSemaphoreNew+0x5a>
 8006784:	2600      	movs	r6, #0
  return ((osSemaphoreId_t)hSemaphore);
 8006786:	e7be      	b.n	8006706 <osSemaphoreNew+0x5a>
 8006788:	20000c00 	.word	0x20000c00

0800678c <osSemaphoreAcquire>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 800678c:	b370      	cbz	r0, 80067ec <osSemaphoreAcquire+0x60>
osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800678e:	b510      	push	{r4, lr}
 8006790:	b082      	sub	sp, #8
 8006792:	460c      	mov	r4, r1
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006794:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 8006798:	b94b      	cbnz	r3, 80067ae <osSemaphoreAcquire+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800679a:	f3ef 8310 	mrs	r3, PRIMASK
 800679e:	b933      	cbnz	r3, 80067ae <osSemaphoreAcquire+0x22>
 80067a0:	4b1a      	ldr	r3, [pc, #104]	; (800680c <osSemaphoreAcquire+0x80>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d118      	bne.n	80067da <osSemaphoreAcquire+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80067a8:	f3ef 8311 	mrs	r3, BASEPRI
 80067ac:	b1ab      	cbz	r3, 80067da <osSemaphoreAcquire+0x4e>
    if (timeout != 0U) {
 80067ae:	bb04      	cbnz	r4, 80067f2 <osSemaphoreAcquire+0x66>
      stat = osErrorParameter;
    }
    else {
      yield = pdFALSE;
 80067b0:	2100      	movs	r1, #0
 80067b2:	aa02      	add	r2, sp, #8
 80067b4:	f842 1d04 	str.w	r1, [r2, #-4]!

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80067b8:	f001 f9a2 	bl	8007b00 <xQueueReceiveFromISR>
 80067bc:	2801      	cmp	r0, #1
 80067be:	d11b      	bne.n	80067f8 <osSemaphoreAcquire+0x6c>
        stat = osErrorResource;
      } else {
        portYIELD_FROM_ISR (yield);
 80067c0:	9b01      	ldr	r3, [sp, #4]
 80067c2:	b1e3      	cbz	r3, 80067fe <osSemaphoreAcquire+0x72>
 80067c4:	4b12      	ldr	r3, [pc, #72]	; (8006810 <osSemaphoreAcquire+0x84>)
 80067c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067ca:	601a      	str	r2, [r3, #0]
 80067cc:	f3bf 8f4f 	dsb	sy
 80067d0:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80067d4:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80067d6:	b002      	add	sp, #8
 80067d8:	bd10      	pop	{r4, pc}
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80067da:	4621      	mov	r1, r4
 80067dc:	f001 f8a0 	bl	8007920 <xQueueSemaphoreTake>
 80067e0:	2801      	cmp	r0, #1
 80067e2:	d00e      	beq.n	8006802 <osSemaphoreAcquire+0x76>
      if (timeout != 0U) {
 80067e4:	b17c      	cbz	r4, 8006806 <osSemaphoreAcquire+0x7a>
        stat = osErrorTimeout;
 80067e6:	f06f 0001 	mvn.w	r0, #1
 80067ea:	e7f4      	b.n	80067d6 <osSemaphoreAcquire+0x4a>
    stat = osErrorParameter;
 80067ec:	f06f 0003 	mvn.w	r0, #3
}
 80067f0:	4770      	bx	lr
      stat = osErrorParameter;
 80067f2:	f06f 0003 	mvn.w	r0, #3
 80067f6:	e7ee      	b.n	80067d6 <osSemaphoreAcquire+0x4a>
        stat = osErrorResource;
 80067f8:	f06f 0002 	mvn.w	r0, #2
 80067fc:	e7eb      	b.n	80067d6 <osSemaphoreAcquire+0x4a>
  stat = osOK;
 80067fe:	2000      	movs	r0, #0
 8006800:	e7e9      	b.n	80067d6 <osSemaphoreAcquire+0x4a>
 8006802:	2000      	movs	r0, #0
 8006804:	e7e7      	b.n	80067d6 <osSemaphoreAcquire+0x4a>
        stat = osErrorResource;
 8006806:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 800680a:	e7e4      	b.n	80067d6 <osSemaphoreAcquire+0x4a>
 800680c:	20000c00 	.word	0x20000c00
 8006810:	e000ed04 	.word	0xe000ed04

08006814 <osSemaphoreRelease>:
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;

  if (hSemaphore == NULL) {
 8006814:	b368      	cbz	r0, 8006872 <osSemaphoreRelease+0x5e>
osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8006816:	b500      	push	{lr}
 8006818:	b083      	sub	sp, #12
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800681a:	f3ef 8305 	mrs	r3, IPSR
    stat = osErrorParameter;
  }
  else if (IS_IRQ()) {
 800681e:	b94b      	cbnz	r3, 8006834 <osSemaphoreRelease+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006820:	f3ef 8310 	mrs	r3, PRIMASK
 8006824:	b933      	cbnz	r3, 8006834 <osSemaphoreRelease+0x20>
 8006826:	4b18      	ldr	r3, [pc, #96]	; (8006888 <osSemaphoreRelease+0x74>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	2b02      	cmp	r3, #2
 800682c:	d118      	bne.n	8006860 <osSemaphoreRelease+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800682e:	f3ef 8311 	mrs	r3, BASEPRI
 8006832:	b1ab      	cbz	r3, 8006860 <osSemaphoreRelease+0x4c>
    yield = pdFALSE;
 8006834:	a902      	add	r1, sp, #8
 8006836:	2300      	movs	r3, #0
 8006838:	f841 3d04 	str.w	r3, [r1, #-4]!

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800683c:	f000 ff6a 	bl	8007714 <xQueueGiveFromISR>
 8006840:	2801      	cmp	r0, #1
 8006842:	d119      	bne.n	8006878 <osSemaphoreRelease+0x64>
      stat = osErrorResource;
    } else {
      portYIELD_FROM_ISR (yield);
 8006844:	9b01      	ldr	r3, [sp, #4]
 8006846:	b1d3      	cbz	r3, 800687e <osSemaphoreRelease+0x6a>
 8006848:	4b10      	ldr	r3, [pc, #64]	; (800688c <osSemaphoreRelease+0x78>)
 800684a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800684e:	601a      	str	r2, [r3, #0]
 8006850:	f3bf 8f4f 	dsb	sy
 8006854:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8006858:	2000      	movs	r0, #0
      stat = osErrorResource;
    }
  }

  return (stat);
}
 800685a:	b003      	add	sp, #12
 800685c:	f85d fb04 	ldr.w	pc, [sp], #4
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006860:	2300      	movs	r3, #0
 8006862:	461a      	mov	r2, r3
 8006864:	4619      	mov	r1, r3
 8006866:	f000 fdeb 	bl	8007440 <xQueueGenericSend>
 800686a:	2801      	cmp	r0, #1
 800686c:	d109      	bne.n	8006882 <osSemaphoreRelease+0x6e>
  stat = osOK;
 800686e:	2000      	movs	r0, #0
 8006870:	e7f3      	b.n	800685a <osSemaphoreRelease+0x46>
    stat = osErrorParameter;
 8006872:	f06f 0003 	mvn.w	r0, #3
}
 8006876:	4770      	bx	lr
      stat = osErrorResource;
 8006878:	f06f 0002 	mvn.w	r0, #2
 800687c:	e7ed      	b.n	800685a <osSemaphoreRelease+0x46>
  stat = osOK;
 800687e:	2000      	movs	r0, #0
 8006880:	e7eb      	b.n	800685a <osSemaphoreRelease+0x46>
      stat = osErrorResource;
 8006882:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8006886:	e7e8      	b.n	800685a <osSemaphoreRelease+0x46>
 8006888:	20000c00 	.word	0x20000c00
 800688c:	e000ed04 	.word	0xe000ed04

08006890 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8006890:	b570      	push	{r4, r5, r6, lr}
 8006892:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006894:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8006898:	2b00      	cmp	r3, #0
 800689a:	d14c      	bne.n	8006936 <osMessageQueueNew+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800689c:	f3ef 8310 	mrs	r3, PRIMASK
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d14a      	bne.n	800693a <osMessageQueueNew+0xaa>
 80068a4:	4b29      	ldr	r3, [pc, #164]	; (800694c <osMessageQueueNew+0xbc>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	2b02      	cmp	r3, #2
 80068aa:	d023      	beq.n	80068f4 <osMessageQueueNew+0x64>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	d046      	beq.n	800693e <osMessageQueueNew+0xae>
 80068b0:	2900      	cmp	r1, #0
 80068b2:	d046      	beq.n	8006942 <osMessageQueueNew+0xb2>
 80068b4:	4614      	mov	r4, r2
    mem = -1;

    if (attr != NULL) {
 80068b6:	2a00      	cmp	r2, #0
 80068b8:	d034      	beq.n	8006924 <osMessageQueueNew+0x94>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80068ba:	6893      	ldr	r3, [r2, #8]
 80068bc:	b14b      	cbz	r3, 80068d2 <osMessageQueueNew+0x42>
 80068be:	68d2      	ldr	r2, [r2, #12]
 80068c0:	2a4f      	cmp	r2, #79	; 0x4f
 80068c2:	d906      	bls.n	80068d2 <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80068c4:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80068c6:	b122      	cbz	r2, 80068d2 <osMessageQueueNew+0x42>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80068c8:	6966      	ldr	r6, [r4, #20]
 80068ca:	fb01 f500 	mul.w	r5, r1, r0
 80068ce:	42ae      	cmp	r6, r5
 80068d0:	d222      	bcs.n	8006918 <osMessageQueueNew+0x88>
        mem = 1;
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80068d2:	b1ab      	cbz	r3, 8006900 <osMessageQueueNew+0x70>
    mem = -1;
 80068d4:	f04f 33ff 	mov.w	r3, #4294967295

    if (mem == 1) {
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
    }
    else {
      if (mem == 0) {
 80068d8:	bbab      	cbnz	r3, 8006946 <osMessageQueueNew+0xb6>
        hQueue = xQueueCreate (msg_count, msg_size);
 80068da:	2200      	movs	r2, #0
 80068dc:	f000 fd43 	bl	8007366 <xQueueGenericCreate>
 80068e0:	4605      	mov	r5, r0
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 80068e2:	b125      	cbz	r5, 80068ee <osMessageQueueNew+0x5e>
      if (attr != NULL) {
 80068e4:	b32c      	cbz	r4, 8006932 <osMessageQueueNew+0xa2>
        name = attr->name;
 80068e6:	6821      	ldr	r1, [r4, #0]
      } else {
        name = NULL;
      }
      vQueueAddToRegistry (hQueue, name);
 80068e8:	4628      	mov	r0, r5
 80068ea:	f001 f95f 	bl	8007bac <vQueueAddToRegistry>
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80068ee:	4628      	mov	r0, r5
 80068f0:	b002      	add	sp, #8
 80068f2:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80068f4:	f3ef 8311 	mrs	r3, BASEPRI
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d0d7      	beq.n	80068ac <osMessageQueueNew+0x1c>
  hQueue = NULL;
 80068fc:	2500      	movs	r5, #0
 80068fe:	e7f6      	b.n	80068ee <osMessageQueueNew+0x5e>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006900:	68e3      	ldr	r3, [r4, #12]
 8006902:	b98b      	cbnz	r3, 8006928 <osMessageQueueNew+0x98>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8006904:	6923      	ldr	r3, [r4, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8006906:	b113      	cbz	r3, 800690e <osMessageQueueNew+0x7e>
    mem = -1;
 8006908:	f04f 33ff 	mov.w	r3, #4294967295
 800690c:	e7e4      	b.n	80068d8 <osMessageQueueNew+0x48>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800690e:	6963      	ldr	r3, [r4, #20]
 8006910:	b16b      	cbz	r3, 800692e <osMessageQueueNew+0x9e>
    mem = -1;
 8006912:	f04f 33ff 	mov.w	r3, #4294967295
 8006916:	e7df      	b.n	80068d8 <osMessageQueueNew+0x48>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8006918:	2500      	movs	r5, #0
 800691a:	9500      	str	r5, [sp, #0]
 800691c:	f000 fcdb 	bl	80072d6 <xQueueGenericCreateStatic>
 8006920:	4605      	mov	r5, r0
 8006922:	e7de      	b.n	80068e2 <osMessageQueueNew+0x52>
      mem = 0;
 8006924:	2300      	movs	r3, #0
 8006926:	e7d7      	b.n	80068d8 <osMessageQueueNew+0x48>
    mem = -1;
 8006928:	f04f 33ff 	mov.w	r3, #4294967295
 800692c:	e7d4      	b.n	80068d8 <osMessageQueueNew+0x48>
          mem = 0;
 800692e:	2300      	movs	r3, #0
 8006930:	e7d2      	b.n	80068d8 <osMessageQueueNew+0x48>
        name = NULL;
 8006932:	2100      	movs	r1, #0
 8006934:	e7d8      	b.n	80068e8 <osMessageQueueNew+0x58>
  hQueue = NULL;
 8006936:	2500      	movs	r5, #0
 8006938:	e7d9      	b.n	80068ee <osMessageQueueNew+0x5e>
 800693a:	2500      	movs	r5, #0
 800693c:	e7d7      	b.n	80068ee <osMessageQueueNew+0x5e>
 800693e:	2500      	movs	r5, #0
 8006940:	e7d5      	b.n	80068ee <osMessageQueueNew+0x5e>
 8006942:	2500      	movs	r5, #0
 8006944:	e7d3      	b.n	80068ee <osMessageQueueNew+0x5e>
 8006946:	2500      	movs	r5, #0
  return ((osMessageQueueId_t)hQueue);
 8006948:	e7d1      	b.n	80068ee <osMessageQueueNew+0x5e>
 800694a:	bf00      	nop
 800694c:	20000c00 	.word	0x20000c00

08006950 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8006950:	b510      	push	{r4, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006956:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 800695a:	b9b3      	cbnz	r3, 800698a <osMessageQueuePut+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800695c:	f3ef 8310 	mrs	r3, PRIMASK
 8006960:	b99b      	cbnz	r3, 800698a <osMessageQueuePut+0x3a>
 8006962:	4b22      	ldr	r3, [pc, #136]	; (80069ec <osMessageQueuePut+0x9c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	2b02      	cmp	r3, #2
 8006968:	d00b      	beq.n	8006982 <osMessageQueuePut+0x32>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800696a:	b3a0      	cbz	r0, 80069d6 <osMessageQueuePut+0x86>
 800696c:	b3b1      	cbz	r1, 80069dc <osMessageQueuePut+0x8c>
      stat = osErrorParameter;
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800696e:	2300      	movs	r3, #0
 8006970:	4622      	mov	r2, r4
 8006972:	f000 fd65 	bl	8007440 <xQueueGenericSend>
 8006976:	2801      	cmp	r0, #1
 8006978:	d033      	beq.n	80069e2 <osMessageQueuePut+0x92>
        if (timeout != 0U) {
 800697a:	b3a4      	cbz	r4, 80069e6 <osMessageQueuePut+0x96>
          stat = osErrorTimeout;
 800697c:	f06f 0001 	mvn.w	r0, #1
 8006980:	e027      	b.n	80069d2 <osMessageQueuePut+0x82>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006982:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8006986:	2b00      	cmp	r3, #0
 8006988:	d0ef      	beq.n	800696a <osMessageQueuePut+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800698a:	b1a8      	cbz	r0, 80069b8 <osMessageQueuePut+0x68>
 800698c:	b1b9      	cbz	r1, 80069be <osMessageQueuePut+0x6e>
 800698e:	b9cc      	cbnz	r4, 80069c4 <osMessageQueuePut+0x74>
      yield = pdFALSE;
 8006990:	2300      	movs	r3, #0
 8006992:	aa02      	add	r2, sp, #8
 8006994:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8006998:	f000 fe56 	bl	8007648 <xQueueGenericSendFromISR>
 800699c:	2801      	cmp	r0, #1
 800699e:	d114      	bne.n	80069ca <osMessageQueuePut+0x7a>
        portYIELD_FROM_ISR (yield);
 80069a0:	9b01      	ldr	r3, [sp, #4]
 80069a2:	b1ab      	cbz	r3, 80069d0 <osMessageQueuePut+0x80>
 80069a4:	4b12      	ldr	r3, [pc, #72]	; (80069f0 <osMessageQueuePut+0xa0>)
 80069a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069aa:	601a      	str	r2, [r3, #0]
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	f3bf 8f6f 	isb	sy
  stat = osOK;
 80069b4:	2000      	movs	r0, #0
 80069b6:	e00c      	b.n	80069d2 <osMessageQueuePut+0x82>
      stat = osErrorParameter;
 80069b8:	f06f 0003 	mvn.w	r0, #3
 80069bc:	e009      	b.n	80069d2 <osMessageQueuePut+0x82>
 80069be:	f06f 0003 	mvn.w	r0, #3
 80069c2:	e006      	b.n	80069d2 <osMessageQueuePut+0x82>
 80069c4:	f06f 0003 	mvn.w	r0, #3
 80069c8:	e003      	b.n	80069d2 <osMessageQueuePut+0x82>
        stat = osErrorResource;
 80069ca:	f06f 0002 	mvn.w	r0, #2
 80069ce:	e000      	b.n	80069d2 <osMessageQueuePut+0x82>
  stat = osOK;
 80069d0:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 80069d2:	b002      	add	sp, #8
 80069d4:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 80069d6:	f06f 0003 	mvn.w	r0, #3
 80069da:	e7fa      	b.n	80069d2 <osMessageQueuePut+0x82>
 80069dc:	f06f 0003 	mvn.w	r0, #3
 80069e0:	e7f7      	b.n	80069d2 <osMessageQueuePut+0x82>
  stat = osOK;
 80069e2:	2000      	movs	r0, #0
 80069e4:	e7f5      	b.n	80069d2 <osMessageQueuePut+0x82>
          stat = osErrorResource;
 80069e6:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 80069ea:	e7f2      	b.n	80069d2 <osMessageQueuePut+0x82>
 80069ec:	20000c00 	.word	0x20000c00
 80069f0:	e000ed04 	.word	0xe000ed04

080069f4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80069f4:	b510      	push	{r4, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80069fa:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 80069fe:	b9ab      	cbnz	r3, 8006a2c <osMessageQueueGet+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a00:	f3ef 8310 	mrs	r3, PRIMASK
 8006a04:	b993      	cbnz	r3, 8006a2c <osMessageQueueGet+0x38>
 8006a06:	4b22      	ldr	r3, [pc, #136]	; (8006a90 <osMessageQueueGet+0x9c>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	2b02      	cmp	r3, #2
 8006a0c:	d00a      	beq.n	8006a24 <osMessageQueueGet+0x30>
        portYIELD_FROM_ISR (yield);
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8006a0e:	b398      	cbz	r0, 8006a78 <osMessageQueueGet+0x84>
 8006a10:	b3a9      	cbz	r1, 8006a7e <osMessageQueueGet+0x8a>
      stat = osErrorParameter;
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8006a12:	4622      	mov	r2, r4
 8006a14:	f000 fed8 	bl	80077c8 <xQueueReceive>
 8006a18:	2801      	cmp	r0, #1
 8006a1a:	d033      	beq.n	8006a84 <osMessageQueueGet+0x90>
        if (timeout != 0U) {
 8006a1c:	b3a4      	cbz	r4, 8006a88 <osMessageQueueGet+0x94>
          stat = osErrorTimeout;
 8006a1e:	f06f 0001 	mvn.w	r0, #1
 8006a22:	e027      	b.n	8006a74 <osMessageQueueGet+0x80>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006a24:	f3ef 8311 	mrs	r3, BASEPRI
  if (IS_IRQ()) {
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d0f0      	beq.n	8006a0e <osMessageQueueGet+0x1a>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8006a2c:	b1a8      	cbz	r0, 8006a5a <osMessageQueueGet+0x66>
 8006a2e:	b1b9      	cbz	r1, 8006a60 <osMessageQueueGet+0x6c>
 8006a30:	b9cc      	cbnz	r4, 8006a66 <osMessageQueueGet+0x72>
      yield = pdFALSE;
 8006a32:	aa02      	add	r2, sp, #8
 8006a34:	2300      	movs	r3, #0
 8006a36:	f842 3d04 	str.w	r3, [r2, #-4]!
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8006a3a:	f001 f861 	bl	8007b00 <xQueueReceiveFromISR>
 8006a3e:	2801      	cmp	r0, #1
 8006a40:	d114      	bne.n	8006a6c <osMessageQueueGet+0x78>
        portYIELD_FROM_ISR (yield);
 8006a42:	9b01      	ldr	r3, [sp, #4]
 8006a44:	b1ab      	cbz	r3, 8006a72 <osMessageQueueGet+0x7e>
 8006a46:	4b13      	ldr	r3, [pc, #76]	; (8006a94 <osMessageQueueGet+0xa0>)
 8006a48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a4c:	601a      	str	r2, [r3, #0]
 8006a4e:	f3bf 8f4f 	dsb	sy
 8006a52:	f3bf 8f6f 	isb	sy
  stat = osOK;
 8006a56:	2000      	movs	r0, #0
 8006a58:	e00c      	b.n	8006a74 <osMessageQueueGet+0x80>
      stat = osErrorParameter;
 8006a5a:	f06f 0003 	mvn.w	r0, #3
 8006a5e:	e009      	b.n	8006a74 <osMessageQueueGet+0x80>
 8006a60:	f06f 0003 	mvn.w	r0, #3
 8006a64:	e006      	b.n	8006a74 <osMessageQueueGet+0x80>
 8006a66:	f06f 0003 	mvn.w	r0, #3
 8006a6a:	e003      	b.n	8006a74 <osMessageQueueGet+0x80>
        stat = osErrorResource;
 8006a6c:	f06f 0002 	mvn.w	r0, #2
 8006a70:	e000      	b.n	8006a74 <osMessageQueueGet+0x80>
  stat = osOK;
 8006a72:	2000      	movs	r0, #0
      }
    }
  }

  return (stat);
}
 8006a74:	b002      	add	sp, #8
 8006a76:	bd10      	pop	{r4, pc}
      stat = osErrorParameter;
 8006a78:	f06f 0003 	mvn.w	r0, #3
 8006a7c:	e7fa      	b.n	8006a74 <osMessageQueueGet+0x80>
 8006a7e:	f06f 0003 	mvn.w	r0, #3
 8006a82:	e7f7      	b.n	8006a74 <osMessageQueueGet+0x80>
  stat = osOK;
 8006a84:	2000      	movs	r0, #0
 8006a86:	e7f5      	b.n	8006a74 <osMessageQueueGet+0x80>
          stat = osErrorResource;
 8006a88:	f06f 0002 	mvn.w	r0, #2
  return (stat);
 8006a8c:	e7f2      	b.n	8006a74 <osMessageQueueGet+0x80>
 8006a8e:	bf00      	nop
 8006a90:	20000c00 	.word	0x20000c00
 8006a94:	e000ed04 	.word	0xe000ed04

08006a98 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006a98:	4b03      	ldr	r3, [pc, #12]	; (8006aa8 <vApplicationGetIdleTaskMemory+0x10>)
 8006a9a:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006a9c:	4b03      	ldr	r3, [pc, #12]	; (8006aac <vApplicationGetIdleTaskMemory+0x14>)
 8006a9e:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006aa0:	2380      	movs	r3, #128	; 0x80
 8006aa2:	6013      	str	r3, [r2, #0]
}
 8006aa4:	4770      	bx	lr
 8006aa6:	bf00      	nop
 8006aa8:	20000ba4 	.word	0x20000ba4
 8006aac:	200009a4 	.word	0x200009a4

08006ab0 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006ab0:	4b03      	ldr	r3, [pc, #12]	; (8006ac0 <vApplicationGetTimerTaskMemory+0x10>)
 8006ab2:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006ab4:	4b03      	ldr	r3, [pc, #12]	; (8006ac4 <vApplicationGetTimerTaskMemory+0x14>)
 8006ab6:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006abc:	6013      	str	r3, [r2, #0]
}
 8006abe:	4770      	bx	lr
 8006ac0:	20001004 	.word	0x20001004
 8006ac4:	20000c04 	.word	0x20000c04

08006ac8 <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006ac8:	4a13      	ldr	r2, [pc, #76]	; (8006b18 <prvHeapInit+0x50>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006aca:	f012 0f07 	tst.w	r2, #7
 8006ace:	d01f      	beq.n	8006b10 <prvHeapInit+0x48>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006ad0:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ad2:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006ad6:	f5c1 531c 	rsb	r3, r1, #9984	; 0x2700
 8006ada:	3310      	adds	r3, #16
 8006adc:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006ade:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006ae0:	480e      	ldr	r0, [pc, #56]	; (8006b1c <prvHeapInit+0x54>)
 8006ae2:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006ae4:	2100      	movs	r1, #0
 8006ae6:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006ae8:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8006aea:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006aec:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
 8006af0:	480b      	ldr	r0, [pc, #44]	; (8006b20 <prvHeapInit+0x58>)
 8006af2:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
 8006af4:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006af6:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006af8:	1a99      	subs	r1, r3, r2
 8006afa:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006afc:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006afe:	4b09      	ldr	r3, [pc, #36]	; (8006b24 <prvHeapInit+0x5c>)
 8006b00:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b02:	4b09      	ldr	r3, [pc, #36]	; (8006b28 <prvHeapInit+0x60>)
 8006b04:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006b06:	4b09      	ldr	r3, [pc, #36]	; (8006b2c <prvHeapInit+0x64>)
 8006b08:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006b0c:	601a      	str	r2, [r3, #0]
}
 8006b0e:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006b10:	f242 7310 	movw	r3, #10000	; 0x2710
 8006b14:	e7e4      	b.n	8006ae0 <prvHeapInit+0x18>
 8006b16:	bf00      	nop
 8006b18:	20001064 	.word	0x20001064
 8006b1c:	20003780 	.word	0x20003780
 8006b20:	20001060 	.word	0x20001060
 8006b24:	2000377c 	.word	0x2000377c
 8006b28:	20003778 	.word	0x20003778
 8006b2c:	20003774 	.word	0x20003774

08006b30 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006b30:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b32:	4b13      	ldr	r3, [pc, #76]	; (8006b80 <prvInsertBlockIntoFreeList+0x50>)
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	4282      	cmp	r2, r0
 8006b38:	d31b      	bcc.n	8006b72 <prvInsertBlockIntoFreeList+0x42>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b3a:	6859      	ldr	r1, [r3, #4]
 8006b3c:	185c      	adds	r4, r3, r1
 8006b3e:	4284      	cmp	r4, r0
 8006b40:	d103      	bne.n	8006b4a <prvInsertBlockIntoFreeList+0x1a>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b42:	6840      	ldr	r0, [r0, #4]
 8006b44:	4401      	add	r1, r0
 8006b46:	6059      	str	r1, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b48:	4618      	mov	r0, r3
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b4a:	6841      	ldr	r1, [r0, #4]
 8006b4c:	1844      	adds	r4, r0, r1
 8006b4e:	42a2      	cmp	r2, r4
 8006b50:	d113      	bne.n	8006b7a <prvInsertBlockIntoFreeList+0x4a>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b52:	4c0c      	ldr	r4, [pc, #48]	; (8006b84 <prvInsertBlockIntoFreeList+0x54>)
 8006b54:	6824      	ldr	r4, [r4, #0]
 8006b56:	42a2      	cmp	r2, r4
 8006b58:	d00d      	beq.n	8006b76 <prvInsertBlockIntoFreeList+0x46>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b5a:	6852      	ldr	r2, [r2, #4]
 8006b5c:	4411      	add	r1, r2
 8006b5e:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	6812      	ldr	r2, [r2, #0]
 8006b64:	6002      	str	r2, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006b66:	4298      	cmp	r0, r3
 8006b68:	d000      	beq.n	8006b6c <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b6a:	6018      	str	r0, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006b70:	4770      	bx	lr
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006b72:	4613      	mov	r3, r2
 8006b74:	e7de      	b.n	8006b34 <prvInsertBlockIntoFreeList+0x4>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b76:	6004      	str	r4, [r0, #0]
 8006b78:	e7f5      	b.n	8006b66 <prvInsertBlockIntoFreeList+0x36>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b7a:	6002      	str	r2, [r0, #0]
 8006b7c:	e7f3      	b.n	8006b66 <prvInsertBlockIntoFreeList+0x36>
 8006b7e:	bf00      	nop
 8006b80:	20003780 	.word	0x20003780
 8006b84:	20001060 	.word	0x20001060

08006b88 <pvPortMalloc>:
{
 8006b88:	b570      	push	{r4, r5, r6, lr}
 8006b8a:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8006b8c:	f001 fabc 	bl	8008108 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8006b90:	4b3a      	ldr	r3, [pc, #232]	; (8006c7c <pvPortMalloc+0xf4>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	b1bb      	cbz	r3, 8006bc6 <pvPortMalloc+0x3e>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006b96:	4b3a      	ldr	r3, [pc, #232]	; (8006c80 <pvPortMalloc+0xf8>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	421c      	tst	r4, r3
 8006b9c:	d163      	bne.n	8006c66 <pvPortMalloc+0xde>
			if( xWantedSize > 0 )
 8006b9e:	b1ac      	cbz	r4, 8006bcc <pvPortMalloc+0x44>
				xWantedSize += xHeapStructSize;
 8006ba0:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ba2:	f014 0f07 	tst.w	r4, #7
 8006ba6:	d011      	beq.n	8006bcc <pvPortMalloc+0x44>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ba8:	f024 0407 	bic.w	r4, r4, #7
 8006bac:	3408      	adds	r4, #8
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bae:	f004 0307 	and.w	r3, r4, #7
 8006bb2:	b15b      	cbz	r3, 8006bcc <pvPortMalloc+0x44>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006bb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb8:	f383 8811 	msr	BASEPRI, r3
 8006bbc:	f3bf 8f6f 	isb	sy
 8006bc0:	f3bf 8f4f 	dsb	sy
 8006bc4:	e7fe      	b.n	8006bc4 <pvPortMalloc+0x3c>
			prvHeapInit();
 8006bc6:	f7ff ff7f 	bl	8006ac8 <prvHeapInit>
 8006bca:	e7e4      	b.n	8006b96 <pvPortMalloc+0xe>
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006bcc:	2c00      	cmp	r4, #0
 8006bce:	d04c      	beq.n	8006c6a <pvPortMalloc+0xe2>
 8006bd0:	4b2c      	ldr	r3, [pc, #176]	; (8006c84 <pvPortMalloc+0xfc>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	42a3      	cmp	r3, r4
 8006bd6:	d34a      	bcc.n	8006c6e <pvPortMalloc+0xe6>
				pxBlock = xStart.pxNextFreeBlock;
 8006bd8:	4b2b      	ldr	r3, [pc, #172]	; (8006c88 <pvPortMalloc+0x100>)
 8006bda:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006bdc:	e001      	b.n	8006be2 <pvPortMalloc+0x5a>
					pxPreviousBlock = pxBlock;
 8006bde:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
 8006be0:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006be2:	686a      	ldr	r2, [r5, #4]
 8006be4:	42a2      	cmp	r2, r4
 8006be6:	d202      	bcs.n	8006bee <pvPortMalloc+0x66>
 8006be8:	682a      	ldr	r2, [r5, #0]
 8006bea:	2a00      	cmp	r2, #0
 8006bec:	d1f7      	bne.n	8006bde <pvPortMalloc+0x56>
				if( pxBlock != pxEnd )
 8006bee:	4a23      	ldr	r2, [pc, #140]	; (8006c7c <pvPortMalloc+0xf4>)
 8006bf0:	6812      	ldr	r2, [r2, #0]
 8006bf2:	42aa      	cmp	r2, r5
 8006bf4:	d03d      	beq.n	8006c72 <pvPortMalloc+0xea>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006bf6:	681e      	ldr	r6, [r3, #0]
 8006bf8:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006bfa:	682a      	ldr	r2, [r5, #0]
 8006bfc:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006bfe:	686b      	ldr	r3, [r5, #4]
 8006c00:	1b1b      	subs	r3, r3, r4
 8006c02:	2b10      	cmp	r3, #16
 8006c04:	d910      	bls.n	8006c28 <pvPortMalloc+0xa0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c06:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c08:	f010 0f07 	tst.w	r0, #7
 8006c0c:	d008      	beq.n	8006c20 <pvPortMalloc+0x98>
 8006c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	e7fe      	b.n	8006c1e <pvPortMalloc+0x96>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006c20:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006c22:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006c24:	f7ff ff84 	bl	8006b30 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006c28:	686a      	ldr	r2, [r5, #4]
 8006c2a:	4916      	ldr	r1, [pc, #88]	; (8006c84 <pvPortMalloc+0xfc>)
 8006c2c:	680b      	ldr	r3, [r1, #0]
 8006c2e:	1a9b      	subs	r3, r3, r2
 8006c30:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006c32:	4916      	ldr	r1, [pc, #88]	; (8006c8c <pvPortMalloc+0x104>)
 8006c34:	6809      	ldr	r1, [r1, #0]
 8006c36:	428b      	cmp	r3, r1
 8006c38:	d201      	bcs.n	8006c3e <pvPortMalloc+0xb6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006c3a:	4914      	ldr	r1, [pc, #80]	; (8006c8c <pvPortMalloc+0x104>)
 8006c3c:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006c3e:	4b10      	ldr	r3, [pc, #64]	; (8006c80 <pvPortMalloc+0xf8>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006c46:	2300      	movs	r3, #0
 8006c48:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 8006c4a:	f001 fb11 	bl	8008270 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c4e:	f016 0f07 	tst.w	r6, #7
 8006c52:	d010      	beq.n	8006c76 <pvPortMalloc+0xee>
 8006c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c58:	f383 8811 	msr	BASEPRI, r3
 8006c5c:	f3bf 8f6f 	isb	sy
 8006c60:	f3bf 8f4f 	dsb	sy
 8006c64:	e7fe      	b.n	8006c64 <pvPortMalloc+0xdc>
void *pvReturn = NULL;
 8006c66:	2600      	movs	r6, #0
 8006c68:	e7ef      	b.n	8006c4a <pvPortMalloc+0xc2>
 8006c6a:	2600      	movs	r6, #0
 8006c6c:	e7ed      	b.n	8006c4a <pvPortMalloc+0xc2>
 8006c6e:	2600      	movs	r6, #0
 8006c70:	e7eb      	b.n	8006c4a <pvPortMalloc+0xc2>
 8006c72:	2600      	movs	r6, #0
 8006c74:	e7e9      	b.n	8006c4a <pvPortMalloc+0xc2>
}
 8006c76:	4630      	mov	r0, r6
 8006c78:	bd70      	pop	{r4, r5, r6, pc}
 8006c7a:	bf00      	nop
 8006c7c:	20001060 	.word	0x20001060
 8006c80:	20003774 	.word	0x20003774
 8006c84:	20003778 	.word	0x20003778
 8006c88:	20003780 	.word	0x20003780
 8006c8c:	2000377c 	.word	0x2000377c

08006c90 <vPortFree>:
	if( pv != NULL )
 8006c90:	b380      	cbz	r0, 8006cf4 <vPortFree+0x64>
{
 8006c92:	b538      	push	{r3, r4, r5, lr}
 8006c94:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
 8006c96:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c9a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006c9e:	4916      	ldr	r1, [pc, #88]	; (8006cf8 <vPortFree+0x68>)
 8006ca0:	6809      	ldr	r1, [r1, #0]
 8006ca2:	420a      	tst	r2, r1
 8006ca4:	d108      	bne.n	8006cb8 <vPortFree+0x28>
 8006ca6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006caa:	f383 8811 	msr	BASEPRI, r3
 8006cae:	f3bf 8f6f 	isb	sy
 8006cb2:	f3bf 8f4f 	dsb	sy
 8006cb6:	e7fe      	b.n	8006cb6 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006cb8:	f850 0c08 	ldr.w	r0, [r0, #-8]
 8006cbc:	b140      	cbz	r0, 8006cd0 <vPortFree+0x40>
 8006cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc2:	f383 8811 	msr	BASEPRI, r3
 8006cc6:	f3bf 8f6f 	isb	sy
 8006cca:	f3bf 8f4f 	dsb	sy
 8006cce:	e7fe      	b.n	8006cce <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006cd0:	ea22 0201 	bic.w	r2, r2, r1
 8006cd4:	f844 2c04 	str.w	r2, [r4, #-4]
				vTaskSuspendAll();
 8006cd8:	f001 fa16 	bl	8008108 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006cdc:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8006ce0:	4a06      	ldr	r2, [pc, #24]	; (8006cfc <vPortFree+0x6c>)
 8006ce2:	6813      	ldr	r3, [r2, #0]
 8006ce4:	440b      	add	r3, r1
 8006ce6:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ce8:	4628      	mov	r0, r5
 8006cea:	f7ff ff21 	bl	8006b30 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
 8006cee:	f001 fabf 	bl	8008270 <xTaskResumeAll>
}
 8006cf2:	bd38      	pop	{r3, r4, r5, pc}
 8006cf4:	4770      	bx	lr
 8006cf6:	bf00      	nop
 8006cf8:	20003774 	.word	0x20003774
 8006cfc:	20003778 	.word	0x20003778

08006d00 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d00:	f100 0308 	add.w	r3, r0, #8
 8006d04:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d06:	f04f 32ff 	mov.w	r2, #4294967295
 8006d0a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d0c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d0e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d10:	2300      	movs	r3, #0
 8006d12:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d14:	4770      	bx	lr

08006d16 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d1a:	4770      	bx	lr

08006d1c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d1c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d1e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d20:	689a      	ldr	r2, [r3, #8]
 8006d22:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d24:	689a      	ldr	r2, [r3, #8]
 8006d26:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d28:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006d2a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006d2c:	6803      	ldr	r3, [r0, #0]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	6003      	str	r3, [r0, #0]
}
 8006d32:	4770      	bx	lr

08006d34 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d34:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d36:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d38:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006d3c:	d002      	beq.n	8006d44 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d3e:	f100 0208 	add.w	r2, r0, #8
 8006d42:	e002      	b.n	8006d4a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
 8006d44:	6902      	ldr	r2, [r0, #16]
 8006d46:	e004      	b.n	8006d52 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d48:	461a      	mov	r2, r3
 8006d4a:	6853      	ldr	r3, [r2, #4]
 8006d4c:	681c      	ldr	r4, [r3, #0]
 8006d4e:	42ac      	cmp	r4, r5
 8006d50:	d9fa      	bls.n	8006d48 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006d52:	6853      	ldr	r3, [r2, #4]
 8006d54:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006d56:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006d58:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8006d5a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006d5c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8006d5e:	6803      	ldr	r3, [r0, #0]
 8006d60:	3301      	adds	r3, #1
 8006d62:	6003      	str	r3, [r0, #0]
}
 8006d64:	bc30      	pop	{r4, r5}
 8006d66:	4770      	bx	lr

08006d68 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006d68:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006d6a:	6842      	ldr	r2, [r0, #4]
 8006d6c:	6881      	ldr	r1, [r0, #8]
 8006d6e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006d70:	6882      	ldr	r2, [r0, #8]
 8006d72:	6841      	ldr	r1, [r0, #4]
 8006d74:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006d76:	685a      	ldr	r2, [r3, #4]
 8006d78:	4282      	cmp	r2, r0
 8006d7a:	d006      	beq.n	8006d8a <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	3a01      	subs	r2, #1
 8006d84:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006d86:	6818      	ldr	r0, [r3, #0]
}
 8006d88:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006d8a:	6882      	ldr	r2, [r0, #8]
 8006d8c:	605a      	str	r2, [r3, #4]
 8006d8e:	e7f5      	b.n	8006d7c <uxListRemove+0x14>

08006d90 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006d90:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 8006d92:	2300      	movs	r3, #0
 8006d94:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006d96:	4b0d      	ldr	r3, [pc, #52]	; (8006dcc <prvTaskExitError+0x3c>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d9e:	d008      	beq.n	8006db2 <prvTaskExitError+0x22>
 8006da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	e7fe      	b.n	8006db0 <prvTaskExitError+0x20>
 8006db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006db6:	f383 8811 	msr	BASEPRI, r3
 8006dba:	f3bf 8f6f 	isb	sy
 8006dbe:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006dc2:	9b01      	ldr	r3, [sp, #4]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0fc      	beq.n	8006dc2 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006dc8:	b002      	add	sp, #8
 8006dca:	4770      	bx	lr
 8006dcc:	2000001c 	.word	0x2000001c

08006dd0 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006dd0:	4808      	ldr	r0, [pc, #32]	; (8006df4 <prvPortStartFirstTask+0x24>)
 8006dd2:	6800      	ldr	r0, [r0, #0]
 8006dd4:	6800      	ldr	r0, [r0, #0]
 8006dd6:	f380 8808 	msr	MSP, r0
 8006dda:	f04f 0000 	mov.w	r0, #0
 8006dde:	f380 8814 	msr	CONTROL, r0
 8006de2:	b662      	cpsie	i
 8006de4:	b661      	cpsie	f
 8006de6:	f3bf 8f4f 	dsb	sy
 8006dea:	f3bf 8f6f 	isb	sy
 8006dee:	df00      	svc	0
 8006df0:	bf00      	nop
 8006df2:	0000      	.short	0x0000
 8006df4:	e000ed08 	.word	0xe000ed08

08006df8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006df8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006e08 <vPortEnableVFP+0x10>
 8006dfc:	6801      	ldr	r1, [r0, #0]
 8006dfe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006e02:	6001      	str	r1, [r0, #0]
 8006e04:	4770      	bx	lr
 8006e06:	0000      	.short	0x0000
 8006e08:	e000ed88 	.word	0xe000ed88

08006e0c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006e0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e10:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006e14:	f021 0101 	bic.w	r1, r1, #1
 8006e18:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006e1c:	4b05      	ldr	r3, [pc, #20]	; (8006e34 <pxPortInitialiseStack+0x28>)
 8006e1e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006e22:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006e26:	f06f 0302 	mvn.w	r3, #2
 8006e2a:	f840 3c24 	str.w	r3, [r0, #-36]
}
 8006e2e:	3844      	subs	r0, #68	; 0x44
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	08006d91 	.word	0x08006d91
	...

08006e40 <SVC_Handler>:
	__asm volatile (
 8006e40:	4b07      	ldr	r3, [pc, #28]	; (8006e60 <pxCurrentTCBConst2>)
 8006e42:	6819      	ldr	r1, [r3, #0]
 8006e44:	6808      	ldr	r0, [r1, #0]
 8006e46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e4a:	f380 8809 	msr	PSP, r0
 8006e4e:	f3bf 8f6f 	isb	sy
 8006e52:	f04f 0000 	mov.w	r0, #0
 8006e56:	f380 8811 	msr	BASEPRI, r0
 8006e5a:	4770      	bx	lr
 8006e5c:	f3af 8000 	nop.w

08006e60 <pxCurrentTCBConst2>:
 8006e60:	20003790 	.word	0x20003790

08006e64 <vPortEnterCritical>:
 8006e64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e68:	f383 8811 	msr	BASEPRI, r3
 8006e6c:	f3bf 8f6f 	isb	sy
 8006e70:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8006e74:	4a0a      	ldr	r2, [pc, #40]	; (8006ea0 <vPortEnterCritical+0x3c>)
 8006e76:	6813      	ldr	r3, [r2, #0]
 8006e78:	3301      	adds	r3, #1
 8006e7a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	d000      	beq.n	8006e82 <vPortEnterCritical+0x1e>
}
 8006e80:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006e82:	4b08      	ldr	r3, [pc, #32]	; (8006ea4 <vPortEnterCritical+0x40>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006e8a:	d0f9      	beq.n	8006e80 <vPortEnterCritical+0x1c>
 8006e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e90:	f383 8811 	msr	BASEPRI, r3
 8006e94:	f3bf 8f6f 	isb	sy
 8006e98:	f3bf 8f4f 	dsb	sy
 8006e9c:	e7fe      	b.n	8006e9c <vPortEnterCritical+0x38>
 8006e9e:	bf00      	nop
 8006ea0:	2000001c 	.word	0x2000001c
 8006ea4:	e000ed04 	.word	0xe000ed04

08006ea8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8006ea8:	4b09      	ldr	r3, [pc, #36]	; (8006ed0 <vPortExitCritical+0x28>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	b943      	cbnz	r3, 8006ec0 <vPortExitCritical+0x18>
 8006eae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006eb2:	f383 8811 	msr	BASEPRI, r3
 8006eb6:	f3bf 8f6f 	isb	sy
 8006eba:	f3bf 8f4f 	dsb	sy
 8006ebe:	e7fe      	b.n	8006ebe <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8006ec0:	3b01      	subs	r3, #1
 8006ec2:	4a03      	ldr	r2, [pc, #12]	; (8006ed0 <vPortExitCritical+0x28>)
 8006ec4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006ec6:	b90b      	cbnz	r3, 8006ecc <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006ec8:	f383 8811 	msr	BASEPRI, r3
}
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	2000001c 	.word	0x2000001c
	...

08006ee0 <PendSV_Handler>:
	__asm volatile
 8006ee0:	f3ef 8009 	mrs	r0, PSP
 8006ee4:	f3bf 8f6f 	isb	sy
 8006ee8:	4b15      	ldr	r3, [pc, #84]	; (8006f40 <pxCurrentTCBConst>)
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	f01e 0f10 	tst.w	lr, #16
 8006ef0:	bf08      	it	eq
 8006ef2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006ef6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006efa:	6010      	str	r0, [r2, #0]
 8006efc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006f00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006f04:	f380 8811 	msr	BASEPRI, r0
 8006f08:	f3bf 8f4f 	dsb	sy
 8006f0c:	f3bf 8f6f 	isb	sy
 8006f10:	f001 fa86 	bl	8008420 <vTaskSwitchContext>
 8006f14:	f04f 0000 	mov.w	r0, #0
 8006f18:	f380 8811 	msr	BASEPRI, r0
 8006f1c:	bc09      	pop	{r0, r3}
 8006f1e:	6819      	ldr	r1, [r3, #0]
 8006f20:	6808      	ldr	r0, [r1, #0]
 8006f22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f26:	f01e 0f10 	tst.w	lr, #16
 8006f2a:	bf08      	it	eq
 8006f2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006f30:	f380 8809 	msr	PSP, r0
 8006f34:	f3bf 8f6f 	isb	sy
 8006f38:	4770      	bx	lr
 8006f3a:	bf00      	nop
 8006f3c:	f3af 8000 	nop.w

08006f40 <pxCurrentTCBConst>:
 8006f40:	20003790 	.word	0x20003790

08006f44 <SysTick_Handler>:
{
 8006f44:	b508      	push	{r3, lr}
	__asm volatile
 8006f46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f4a:	f383 8811 	msr	BASEPRI, r3
 8006f4e:	f3bf 8f6f 	isb	sy
 8006f52:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8006f56:	f001 f8ff 	bl	8008158 <xTaskIncrementTick>
 8006f5a:	b118      	cbz	r0, 8006f64 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006f5c:	4b03      	ldr	r3, [pc, #12]	; (8006f6c <SysTick_Handler+0x28>)
 8006f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f62:	601a      	str	r2, [r3, #0]
	__asm volatile
 8006f64:	2300      	movs	r3, #0
 8006f66:	f383 8811 	msr	BASEPRI, r3
}
 8006f6a:	bd08      	pop	{r3, pc}
 8006f6c:	e000ed04 	.word	0xe000ed04

08006f70 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006f70:	4b3a      	ldr	r3, [pc, #232]	; (800705c <xPortStartScheduler+0xec>)
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	4b3a      	ldr	r3, [pc, #232]	; (8007060 <xPortStartScheduler+0xf0>)
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d00d      	beq.n	8006f96 <xPortStartScheduler+0x26>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006f7a:	4b38      	ldr	r3, [pc, #224]	; (800705c <xPortStartScheduler+0xec>)
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	4b39      	ldr	r3, [pc, #228]	; (8007064 <xPortStartScheduler+0xf4>)
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d111      	bne.n	8006fa8 <xPortStartScheduler+0x38>
	__asm volatile
 8006f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f88:	f383 8811 	msr	BASEPRI, r3
 8006f8c:	f3bf 8f6f 	isb	sy
 8006f90:	f3bf 8f4f 	dsb	sy
 8006f94:	e7fe      	b.n	8006f94 <xPortStartScheduler+0x24>
 8006f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f9a:	f383 8811 	msr	BASEPRI, r3
 8006f9e:	f3bf 8f6f 	isb	sy
 8006fa2:	f3bf 8f4f 	dsb	sy
 8006fa6:	e7fe      	b.n	8006fa6 <xPortStartScheduler+0x36>
{
 8006fa8:	b510      	push	{r4, lr}
 8006faa:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006fac:	4b2e      	ldr	r3, [pc, #184]	; (8007068 <xPortStartScheduler+0xf8>)
 8006fae:	781a      	ldrb	r2, [r3, #0]
 8006fb0:	b2d2      	uxtb	r2, r2
 8006fb2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006fb4:	22ff      	movs	r2, #255	; 0xff
 8006fb6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006fc0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006fc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006fc8:	4a28      	ldr	r2, [pc, #160]	; (800706c <xPortStartScheduler+0xfc>)
 8006fca:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006fcc:	4b28      	ldr	r3, [pc, #160]	; (8007070 <xPortStartScheduler+0x100>)
 8006fce:	2207      	movs	r2, #7
 8006fd0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fd2:	e009      	b.n	8006fe8 <xPortStartScheduler+0x78>
			ulMaxPRIGROUPValue--;
 8006fd4:	4a26      	ldr	r2, [pc, #152]	; (8007070 <xPortStartScheduler+0x100>)
 8006fd6:	6813      	ldr	r3, [r2, #0]
 8006fd8:	3b01      	subs	r3, #1
 8006fda:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006fdc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006fe0:	005b      	lsls	r3, r3, #1
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006fe8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8006fec:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006ff0:	d1f0      	bne.n	8006fd4 <xPortStartScheduler+0x64>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006ff2:	4b1f      	ldr	r3, [pc, #124]	; (8007070 <xPortStartScheduler+0x100>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	2b03      	cmp	r3, #3
 8006ff8:	d008      	beq.n	800700c <xPortStartScheduler+0x9c>
 8006ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ffe:	f383 8811 	msr	BASEPRI, r3
 8007002:	f3bf 8f6f 	isb	sy
 8007006:	f3bf 8f4f 	dsb	sy
 800700a:	e7fe      	b.n	800700a <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800700c:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800700e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007012:	4a17      	ldr	r2, [pc, #92]	; (8007070 <xPortStartScheduler+0x100>)
 8007014:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007016:	9b01      	ldr	r3, [sp, #4]
 8007018:	b2db      	uxtb	r3, r3
 800701a:	4a13      	ldr	r2, [pc, #76]	; (8007068 <xPortStartScheduler+0xf8>)
 800701c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800701e:	4b15      	ldr	r3, [pc, #84]	; (8007074 <xPortStartScheduler+0x104>)
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8007026:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800702e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8007030:	f7f9 fd60 	bl	8000af4 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8007034:	2400      	movs	r4, #0
 8007036:	4b10      	ldr	r3, [pc, #64]	; (8007078 <xPortStartScheduler+0x108>)
 8007038:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
 800703a:	f7ff fedd 	bl	8006df8 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800703e:	4a0f      	ldr	r2, [pc, #60]	; (800707c <xPortStartScheduler+0x10c>)
 8007040:	6813      	ldr	r3, [r2, #0]
 8007042:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007046:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 8007048:	f7ff fec2 	bl	8006dd0 <prvPortStartFirstTask>
	vTaskSwitchContext();
 800704c:	f001 f9e8 	bl	8008420 <vTaskSwitchContext>
	prvTaskExitError();
 8007050:	f7ff fe9e 	bl	8006d90 <prvTaskExitError>
}
 8007054:	4620      	mov	r0, r4
 8007056:	b002      	add	sp, #8
 8007058:	bd10      	pop	{r4, pc}
 800705a:	bf00      	nop
 800705c:	e000ed00 	.word	0xe000ed00
 8007060:	410fc271 	.word	0x410fc271
 8007064:	410fc270 	.word	0x410fc270
 8007068:	e000e400 	.word	0xe000e400
 800706c:	20003788 	.word	0x20003788
 8007070:	2000378c 	.word	0x2000378c
 8007074:	e000ed20 	.word	0xe000ed20
 8007078:	2000001c 	.word	0x2000001c
 800707c:	e000ef34 	.word	0xe000ef34

08007080 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007080:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007084:	2b0f      	cmp	r3, #15
 8007086:	d90f      	bls.n	80070a8 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007088:	4a10      	ldr	r2, [pc, #64]	; (80070cc <vPortValidateInterruptPriority+0x4c>)
 800708a:	5c9b      	ldrb	r3, [r3, r2]
 800708c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800708e:	4a10      	ldr	r2, [pc, #64]	; (80070d0 <vPortValidateInterruptPriority+0x50>)
 8007090:	7812      	ldrb	r2, [r2, #0]
 8007092:	429a      	cmp	r2, r3
 8007094:	d908      	bls.n	80070a8 <vPortValidateInterruptPriority+0x28>
 8007096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800709a:	f383 8811 	msr	BASEPRI, r3
 800709e:	f3bf 8f6f 	isb	sy
 80070a2:	f3bf 8f4f 	dsb	sy
 80070a6:	e7fe      	b.n	80070a6 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80070a8:	4b0a      	ldr	r3, [pc, #40]	; (80070d4 <vPortValidateInterruptPriority+0x54>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80070b0:	4a09      	ldr	r2, [pc, #36]	; (80070d8 <vPortValidateInterruptPriority+0x58>)
 80070b2:	6812      	ldr	r2, [r2, #0]
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d908      	bls.n	80070ca <vPortValidateInterruptPriority+0x4a>
 80070b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070bc:	f383 8811 	msr	BASEPRI, r3
 80070c0:	f3bf 8f6f 	isb	sy
 80070c4:	f3bf 8f4f 	dsb	sy
 80070c8:	e7fe      	b.n	80070c8 <vPortValidateInterruptPriority+0x48>
	}
 80070ca:	4770      	bx	lr
 80070cc:	e000e3f0 	.word	0xe000e3f0
 80070d0:	20003788 	.word	0x20003788
 80070d4:	e000ed0c 	.word	0xe000ed0c
 80070d8:	2000378c 	.word	0x2000378c

080070dc <prvGetDisinheritPriorityAfterTimeout>:
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80070dc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80070de:	b123      	cbz	r3, 80070ea <prvGetDisinheritPriorityAfterTimeout+0xe>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80070e0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80070e2:	6818      	ldr	r0, [r3, #0]
 80070e4:	f1c0 0038 	rsb	r0, r0, #56	; 0x38
 80070e8:	4770      	bx	lr
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80070ea:	2000      	movs	r0, #0
		}

		return uxHighestPriorityOfWaitingTasks;
	}
 80070ec:	4770      	bx	lr

080070ee <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80070ee:	b510      	push	{r4, lr}
 80070f0:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070f2:	f7ff feb7 	bl	8006e64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80070f6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80070f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d004      	beq.n	8007108 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
 80070fe:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
 8007100:	f7ff fed2 	bl	8006ea8 <vPortExitCritical>

	return xReturn;
}
 8007104:	4620      	mov	r0, r4
 8007106:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8007108:	2401      	movs	r4, #1
 800710a:	e7f9      	b.n	8007100 <prvIsQueueFull+0x12>

0800710c <prvIsQueueEmpty>:
{
 800710c:	b510      	push	{r4, lr}
 800710e:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007110:	f7ff fea8 	bl	8006e64 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007114:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007116:	b123      	cbz	r3, 8007122 <prvIsQueueEmpty+0x16>
			xReturn = pdFALSE;
 8007118:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 800711a:	f7ff fec5 	bl	8006ea8 <vPortExitCritical>
}
 800711e:	4620      	mov	r0, r4
 8007120:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
 8007122:	2401      	movs	r4, #1
 8007124:	e7f9      	b.n	800711a <prvIsQueueEmpty+0xe>

08007126 <prvCopyDataToQueue>:
{
 8007126:	b570      	push	{r4, r5, r6, lr}
 8007128:	4604      	mov	r4, r0
 800712a:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800712c:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800712e:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8007130:	b95a      	cbnz	r2, 800714a <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007132:	6803      	ldr	r3, [r0, #0]
 8007134:	b11b      	cbz	r3, 800713e <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
 8007136:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007138:	3501      	adds	r5, #1
 800713a:	63a5      	str	r5, [r4, #56]	; 0x38
}
 800713c:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800713e:	6840      	ldr	r0, [r0, #4]
 8007140:	f001 fb08 	bl	8008754 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 8007144:	2300      	movs	r3, #0
 8007146:	6063      	str	r3, [r4, #4]
 8007148:	e7f6      	b.n	8007138 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
 800714a:	b96e      	cbnz	r6, 8007168 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800714c:	6880      	ldr	r0, [r0, #8]
 800714e:	f003 fc65 	bl	800aa1c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007152:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007154:	68a3      	ldr	r3, [r4, #8]
 8007156:	4413      	add	r3, r2
 8007158:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800715a:	6862      	ldr	r2, [r4, #4]
 800715c:	4293      	cmp	r3, r2
 800715e:	d319      	bcc.n	8007194 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007160:	6823      	ldr	r3, [r4, #0]
 8007162:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 8007164:	2000      	movs	r0, #0
 8007166:	e7e7      	b.n	8007138 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007168:	68c0      	ldr	r0, [r0, #12]
 800716a:	f003 fc57 	bl	800aa1c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800716e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8007170:	4252      	negs	r2, r2
 8007172:	68e3      	ldr	r3, [r4, #12]
 8007174:	4413      	add	r3, r2
 8007176:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007178:	6821      	ldr	r1, [r4, #0]
 800717a:	428b      	cmp	r3, r1
 800717c:	d202      	bcs.n	8007184 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800717e:	6863      	ldr	r3, [r4, #4]
 8007180:	441a      	add	r2, r3
 8007182:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8007184:	2e02      	cmp	r6, #2
 8007186:	d001      	beq.n	800718c <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
 8007188:	2000      	movs	r0, #0
 800718a:	e7d5      	b.n	8007138 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800718c:	b125      	cbz	r5, 8007198 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 800718e:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
 8007190:	2000      	movs	r0, #0
 8007192:	e7d1      	b.n	8007138 <prvCopyDataToQueue+0x12>
 8007194:	2000      	movs	r0, #0
 8007196:	e7cf      	b.n	8007138 <prvCopyDataToQueue+0x12>
 8007198:	2000      	movs	r0, #0
 800719a:	e7cd      	b.n	8007138 <prvCopyDataToQueue+0x12>

0800719c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800719c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800719e:	b172      	cbz	r2, 80071be <prvCopyDataFromQueue+0x22>
{
 80071a0:	b510      	push	{r4, lr}
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80071a2:	68c3      	ldr	r3, [r0, #12]
 80071a4:	4413      	add	r3, r2
 80071a6:	60c3      	str	r3, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80071a8:	6844      	ldr	r4, [r0, #4]
 80071aa:	42a3      	cmp	r3, r4
 80071ac:	d301      	bcc.n	80071b2 <prvCopyDataFromQueue+0x16>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80071ae:	6803      	ldr	r3, [r0, #0]
 80071b0:	60c3      	str	r3, [r0, #12]
 80071b2:	460c      	mov	r4, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80071b4:	68c1      	ldr	r1, [r0, #12]
 80071b6:	4620      	mov	r0, r4
 80071b8:	f003 fc30 	bl	800aa1c <memcpy>
}
 80071bc:	bd10      	pop	{r4, pc}
 80071be:	4770      	bx	lr

080071c0 <prvUnlockQueue>:
{
 80071c0:	b538      	push	{r3, r4, r5, lr}
 80071c2:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
 80071c4:	f7ff fe4e 	bl	8006e64 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80071c8:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
 80071cc:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80071ce:	e003      	b.n	80071d8 <prvUnlockQueue+0x18>
						vTaskMissedYield();
 80071d0:	f001 fa3a 	bl	8008648 <vTaskMissedYield>
			--cTxLock;
 80071d4:	3c01      	subs	r4, #1
 80071d6:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80071d8:	2c00      	cmp	r4, #0
 80071da:	dd08      	ble.n	80071ee <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80071dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80071de:	b133      	cbz	r3, 80071ee <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80071e0:	f105 0024 	add.w	r0, r5, #36	; 0x24
 80071e4:	f001 f99c 	bl	8008520 <xTaskRemoveFromEventList>
 80071e8:	2800      	cmp	r0, #0
 80071ea:	d0f3      	beq.n	80071d4 <prvUnlockQueue+0x14>
 80071ec:	e7f0      	b.n	80071d0 <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
 80071ee:	23ff      	movs	r3, #255	; 0xff
 80071f0:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
 80071f4:	f7ff fe58 	bl	8006ea8 <vPortExitCritical>
	taskENTER_CRITICAL();
 80071f8:	f7ff fe34 	bl	8006e64 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80071fc:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
 8007200:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007202:	e003      	b.n	800720c <prvUnlockQueue+0x4c>
					vTaskMissedYield();
 8007204:	f001 fa20 	bl	8008648 <vTaskMissedYield>
				--cRxLock;
 8007208:	3c01      	subs	r4, #1
 800720a:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800720c:	2c00      	cmp	r4, #0
 800720e:	dd08      	ble.n	8007222 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007210:	692b      	ldr	r3, [r5, #16]
 8007212:	b133      	cbz	r3, 8007222 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007214:	f105 0010 	add.w	r0, r5, #16
 8007218:	f001 f982 	bl	8008520 <xTaskRemoveFromEventList>
 800721c:	2800      	cmp	r0, #0
 800721e:	d0f3      	beq.n	8007208 <prvUnlockQueue+0x48>
 8007220:	e7f0      	b.n	8007204 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
 8007222:	23ff      	movs	r3, #255	; 0xff
 8007224:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
 8007228:	f7ff fe3e 	bl	8006ea8 <vPortExitCritical>
}
 800722c:	bd38      	pop	{r3, r4, r5, pc}
	...

08007230 <xQueueGenericReset>:
{
 8007230:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
 8007232:	b940      	cbnz	r0, 8007246 <xQueueGenericReset+0x16>
 8007234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007238:	f383 8811 	msr	BASEPRI, r3
 800723c:	f3bf 8f6f 	isb	sy
 8007240:	f3bf 8f4f 	dsb	sy
 8007244:	e7fe      	b.n	8007244 <xQueueGenericReset+0x14>
 8007246:	4604      	mov	r4, r0
 8007248:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
 800724a:	f7ff fe0b 	bl	8006e64 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800724e:	6821      	ldr	r1, [r4, #0]
 8007250:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8007252:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007254:	fb03 1002 	mla	r0, r3, r2, r1
 8007258:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800725a:	2000      	movs	r0, #0
 800725c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800725e:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8007260:	3a01      	subs	r2, #1
 8007262:	fb02 1303 	mla	r3, r2, r3, r1
 8007266:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007268:	23ff      	movs	r3, #255	; 0xff
 800726a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800726e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
 8007272:	b9a5      	cbnz	r5, 800729e <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007274:	6923      	ldr	r3, [r4, #16]
 8007276:	b91b      	cbnz	r3, 8007280 <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
 8007278:	f7ff fe16 	bl	8006ea8 <vPortExitCritical>
}
 800727c:	2001      	movs	r0, #1
 800727e:	bd38      	pop	{r3, r4, r5, pc}
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007280:	f104 0010 	add.w	r0, r4, #16
 8007284:	f001 f94c 	bl	8008520 <xTaskRemoveFromEventList>
 8007288:	2800      	cmp	r0, #0
 800728a:	d0f5      	beq.n	8007278 <xQueueGenericReset+0x48>
					queueYIELD_IF_USING_PREEMPTION();
 800728c:	4b08      	ldr	r3, [pc, #32]	; (80072b0 <xQueueGenericReset+0x80>)
 800728e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007292:	601a      	str	r2, [r3, #0]
 8007294:	f3bf 8f4f 	dsb	sy
 8007298:	f3bf 8f6f 	isb	sy
 800729c:	e7ec      	b.n	8007278 <xQueueGenericReset+0x48>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800729e:	f104 0010 	add.w	r0, r4, #16
 80072a2:	f7ff fd2d 	bl	8006d00 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80072a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80072aa:	f7ff fd29 	bl	8006d00 <vListInitialise>
 80072ae:	e7e3      	b.n	8007278 <xQueueGenericReset+0x48>
 80072b0:	e000ed04 	.word	0xe000ed04

080072b4 <prvInitialiseNewQueue>:
{
 80072b4:	b538      	push	{r3, r4, r5, lr}
 80072b6:	461d      	mov	r5, r3
 80072b8:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
 80072ba:	460b      	mov	r3, r1
 80072bc:	b149      	cbz	r1, 80072d2 <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80072be:	6022      	str	r2, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
 80072c0:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80072c2:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80072c4:	2101      	movs	r1, #1
 80072c6:	4620      	mov	r0, r4
 80072c8:	f7ff ffb2 	bl	8007230 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 80072cc:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 80072d0:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80072d2:	6024      	str	r4, [r4, #0]
 80072d4:	e7f4      	b.n	80072c0 <prvInitialiseNewQueue+0xc>

080072d6 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80072d6:	b940      	cbnz	r0, 80072ea <xQueueGenericCreateStatic+0x14>
 80072d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072dc:	f383 8811 	msr	BASEPRI, r3
 80072e0:	f3bf 8f6f 	isb	sy
 80072e4:	f3bf 8f4f 	dsb	sy
 80072e8:	e7fe      	b.n	80072e8 <xQueueGenericCreateStatic+0x12>
	{
 80072ea:	b510      	push	{r4, lr}
 80072ec:	b084      	sub	sp, #16
 80072ee:	4604      	mov	r4, r0
		configASSERT( pxStaticQueue != NULL );
 80072f0:	b153      	cbz	r3, 8007308 <xQueueGenericCreateStatic+0x32>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80072f2:	b192      	cbz	r2, 800731a <xQueueGenericCreateStatic+0x44>
 80072f4:	b989      	cbnz	r1, 800731a <xQueueGenericCreateStatic+0x44>
 80072f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072fa:	f383 8811 	msr	BASEPRI, r3
 80072fe:	f3bf 8f6f 	isb	sy
 8007302:	f3bf 8f4f 	dsb	sy
 8007306:	e7fe      	b.n	8007306 <xQueueGenericCreateStatic+0x30>
 8007308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730c:	f383 8811 	msr	BASEPRI, r3
 8007310:	f3bf 8f6f 	isb	sy
 8007314:	f3bf 8f4f 	dsb	sy
 8007318:	e7fe      	b.n	8007318 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800731a:	b94a      	cbnz	r2, 8007330 <xQueueGenericCreateStatic+0x5a>
 800731c:	b141      	cbz	r1, 8007330 <xQueueGenericCreateStatic+0x5a>
 800731e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	e7fe      	b.n	800732e <xQueueGenericCreateStatic+0x58>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007330:	2050      	movs	r0, #80	; 0x50
 8007332:	9003      	str	r0, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007334:	9803      	ldr	r0, [sp, #12]
 8007336:	2850      	cmp	r0, #80	; 0x50
 8007338:	d008      	beq.n	800734c <xQueueGenericCreateStatic+0x76>
 800733a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800733e:	f383 8811 	msr	BASEPRI, r3
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	f3bf 8f4f 	dsb	sy
 800734a:	e7fe      	b.n	800734a <xQueueGenericCreateStatic+0x74>
 800734c:	4620      	mov	r0, r4
 800734e:	461c      	mov	r4, r3
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007350:	2301      	movs	r3, #1
 8007352:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007356:	9400      	str	r4, [sp, #0]
 8007358:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800735c:	f7ff ffaa 	bl	80072b4 <prvInitialiseNewQueue>
	}
 8007360:	4620      	mov	r0, r4
 8007362:	b004      	add	sp, #16
 8007364:	bd10      	pop	{r4, pc}

08007366 <xQueueGenericCreate>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007366:	b940      	cbnz	r0, 800737a <xQueueGenericCreate+0x14>
 8007368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	e7fe      	b.n	8007378 <xQueueGenericCreate+0x12>
	{
 800737a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800737c:	b083      	sub	sp, #12
 800737e:	4606      	mov	r6, r0
		if( uxItemSize == ( UBaseType_t ) 0 )
 8007380:	b111      	cbz	r1, 8007388 <xQueueGenericCreate+0x22>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007382:	fb01 f000 	mul.w	r0, r1, r0
 8007386:	e000      	b.n	800738a <xQueueGenericCreate+0x24>
			xQueueSizeInBytes = ( size_t ) 0;
 8007388:	2000      	movs	r0, #0
 800738a:	4617      	mov	r7, r2
 800738c:	460c      	mov	r4, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800738e:	3050      	adds	r0, #80	; 0x50
 8007390:	f7ff fbfa 	bl	8006b88 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8007394:	4605      	mov	r5, r0
 8007396:	b150      	cbz	r0, 80073ae <xQueueGenericCreate+0x48>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007398:	2300      	movs	r3, #0
 800739a:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800739e:	9000      	str	r0, [sp, #0]
 80073a0:	463b      	mov	r3, r7
 80073a2:	f100 0250 	add.w	r2, r0, #80	; 0x50
 80073a6:	4621      	mov	r1, r4
 80073a8:	4630      	mov	r0, r6
 80073aa:	f7ff ff83 	bl	80072b4 <prvInitialiseNewQueue>
	}
 80073ae:	4628      	mov	r0, r5
 80073b0:	b003      	add	sp, #12
 80073b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080073b4 <xQueueCreateCountingSemaphoreStatic>:
		configASSERT( uxMaxCount != 0 );
 80073b4:	b940      	cbnz	r0, 80073c8 <xQueueCreateCountingSemaphoreStatic+0x14>
 80073b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ba:	f383 8811 	msr	BASEPRI, r3
 80073be:	f3bf 8f6f 	isb	sy
 80073c2:	f3bf 8f4f 	dsb	sy
 80073c6:	e7fe      	b.n	80073c6 <xQueueCreateCountingSemaphoreStatic+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 80073c8:	4288      	cmp	r0, r1
 80073ca:	d208      	bcs.n	80073de <xQueueCreateCountingSemaphoreStatic+0x2a>
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	e7fe      	b.n	80073dc <xQueueCreateCountingSemaphoreStatic+0x28>
	{
 80073de:	b510      	push	{r4, lr}
 80073e0:	b082      	sub	sp, #8
 80073e2:	4613      	mov	r3, r2
 80073e4:	460c      	mov	r4, r1
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80073e6:	2202      	movs	r2, #2
 80073e8:	9200      	str	r2, [sp, #0]
 80073ea:	2200      	movs	r2, #0
 80073ec:	4611      	mov	r1, r2
 80073ee:	f7ff ff72 	bl	80072d6 <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 80073f2:	4603      	mov	r3, r0
 80073f4:	b100      	cbz	r0, 80073f8 <xQueueCreateCountingSemaphoreStatic+0x44>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80073f6:	6384      	str	r4, [r0, #56]	; 0x38
	}
 80073f8:	4618      	mov	r0, r3
 80073fa:	b002      	add	sp, #8
 80073fc:	bd10      	pop	{r4, pc}

080073fe <xQueueCreateCountingSemaphore>:
		configASSERT( uxMaxCount != 0 );
 80073fe:	b940      	cbnz	r0, 8007412 <xQueueCreateCountingSemaphore+0x14>
 8007400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	e7fe      	b.n	8007410 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007412:	4288      	cmp	r0, r1
 8007414:	d208      	bcs.n	8007428 <xQueueCreateCountingSemaphore+0x2a>
 8007416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	e7fe      	b.n	8007426 <xQueueCreateCountingSemaphore+0x28>
	{
 8007428:	b510      	push	{r4, lr}
 800742a:	460c      	mov	r4, r1
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800742c:	2202      	movs	r2, #2
 800742e:	2100      	movs	r1, #0
 8007430:	f7ff ff99 	bl	8007366 <xQueueGenericCreate>
		if( xHandle != NULL )
 8007434:	4603      	mov	r3, r0
 8007436:	b100      	cbz	r0, 800743a <xQueueCreateCountingSemaphore+0x3c>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007438:	6384      	str	r4, [r0, #56]	; 0x38
	}
 800743a:	4618      	mov	r0, r3
 800743c:	bd10      	pop	{r4, pc}
	...

08007440 <xQueueGenericSend>:
{
 8007440:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007442:	b085      	sub	sp, #20
 8007444:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8007446:	b160      	cbz	r0, 8007462 <xQueueGenericSend+0x22>
 8007448:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800744a:	b999      	cbnz	r1, 8007474 <xQueueGenericSend+0x34>
 800744c:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800744e:	b18a      	cbz	r2, 8007474 <xQueueGenericSend+0x34>
 8007450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	e7fe      	b.n	8007460 <xQueueGenericSend+0x20>
 8007462:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007466:	f383 8811 	msr	BASEPRI, r3
 800746a:	f3bf 8f6f 	isb	sy
 800746e:	f3bf 8f4f 	dsb	sy
 8007472:	e7fe      	b.n	8007472 <xQueueGenericSend+0x32>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007474:	2b02      	cmp	r3, #2
 8007476:	d10b      	bne.n	8007490 <xQueueGenericSend+0x50>
 8007478:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800747a:	2a01      	cmp	r2, #1
 800747c:	d008      	beq.n	8007490 <xQueueGenericSend+0x50>
 800747e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007482:	f383 8811 	msr	BASEPRI, r3
 8007486:	f3bf 8f6f 	isb	sy
 800748a:	f3bf 8f4f 	dsb	sy
 800748e:	e7fe      	b.n	800748e <xQueueGenericSend+0x4e>
 8007490:	461e      	mov	r6, r3
 8007492:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007494:	f001 f902 	bl	800869c <xTaskGetSchedulerState>
 8007498:	b950      	cbnz	r0, 80074b0 <xQueueGenericSend+0x70>
 800749a:	9b01      	ldr	r3, [sp, #4]
 800749c:	b153      	cbz	r3, 80074b4 <xQueueGenericSend+0x74>
 800749e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a2:	f383 8811 	msr	BASEPRI, r3
 80074a6:	f3bf 8f6f 	isb	sy
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	e7fe      	b.n	80074ae <xQueueGenericSend+0x6e>
 80074b0:	2500      	movs	r5, #0
 80074b2:	e03a      	b.n	800752a <xQueueGenericSend+0xea>
 80074b4:	2500      	movs	r5, #0
 80074b6:	e038      	b.n	800752a <xQueueGenericSend+0xea>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80074b8:	4632      	mov	r2, r6
 80074ba:	4639      	mov	r1, r7
 80074bc:	4620      	mov	r0, r4
 80074be:	f7ff fe32 	bl	8007126 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074c4:	b94b      	cbnz	r3, 80074da <xQueueGenericSend+0x9a>
					else if( xYieldRequired != pdFALSE )
 80074c6:	b1a8      	cbz	r0, 80074f4 <xQueueGenericSend+0xb4>
						queueYIELD_IF_USING_PREEMPTION();
 80074c8:	4b3b      	ldr	r3, [pc, #236]	; (80075b8 <xQueueGenericSend+0x178>)
 80074ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ce:	601a      	str	r2, [r3, #0]
 80074d0:	f3bf 8f4f 	dsb	sy
 80074d4:	f3bf 8f6f 	isb	sy
 80074d8:	e00c      	b.n	80074f4 <xQueueGenericSend+0xb4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074da:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80074de:	f001 f81f 	bl	8008520 <xTaskRemoveFromEventList>
 80074e2:	b138      	cbz	r0, 80074f4 <xQueueGenericSend+0xb4>
							queueYIELD_IF_USING_PREEMPTION();
 80074e4:	4b34      	ldr	r3, [pc, #208]	; (80075b8 <xQueueGenericSend+0x178>)
 80074e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	f3bf 8f4f 	dsb	sy
 80074f0:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80074f4:	f7ff fcd8 	bl	8006ea8 <vPortExitCritical>
				return pdPASS;
 80074f8:	2001      	movs	r0, #1
}
 80074fa:	b005      	add	sp, #20
 80074fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
					taskEXIT_CRITICAL();
 80074fe:	f7ff fcd3 	bl	8006ea8 <vPortExitCritical>
					return errQUEUE_FULL;
 8007502:	2000      	movs	r0, #0
 8007504:	e7f9      	b.n	80074fa <xQueueGenericSend+0xba>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007506:	a802      	add	r0, sp, #8
 8007508:	f001 f852 	bl	80085b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800750c:	2501      	movs	r5, #1
 800750e:	e019      	b.n	8007544 <xQueueGenericSend+0x104>
		prvLockQueue( pxQueue );
 8007510:	2300      	movs	r3, #0
 8007512:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007516:	e021      	b.n	800755c <xQueueGenericSend+0x11c>
 8007518:	2300      	movs	r3, #0
 800751a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800751e:	e023      	b.n	8007568 <xQueueGenericSend+0x128>
				prvUnlockQueue( pxQueue );
 8007520:	4620      	mov	r0, r4
 8007522:	f7ff fe4d 	bl	80071c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007526:	f000 fea3 	bl	8008270 <xTaskResumeAll>
		taskENTER_CRITICAL();
 800752a:	f7ff fc9b 	bl	8006e64 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800752e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007530:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007532:	429a      	cmp	r2, r3
 8007534:	d3c0      	bcc.n	80074b8 <xQueueGenericSend+0x78>
 8007536:	2e02      	cmp	r6, #2
 8007538:	d0be      	beq.n	80074b8 <xQueueGenericSend+0x78>
				if( xTicksToWait == ( TickType_t ) 0 )
 800753a:	9b01      	ldr	r3, [sp, #4]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d0de      	beq.n	80074fe <xQueueGenericSend+0xbe>
				else if( xEntryTimeSet == pdFALSE )
 8007540:	2d00      	cmp	r5, #0
 8007542:	d0e0      	beq.n	8007506 <xQueueGenericSend+0xc6>
		taskEXIT_CRITICAL();
 8007544:	f7ff fcb0 	bl	8006ea8 <vPortExitCritical>
		vTaskSuspendAll();
 8007548:	f000 fdde 	bl	8008108 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800754c:	f7ff fc8a 	bl	8006e64 <vPortEnterCritical>
 8007550:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007554:	b25b      	sxtb	r3, r3
 8007556:	f1b3 3fff 	cmp.w	r3, #4294967295
 800755a:	d0d9      	beq.n	8007510 <xQueueGenericSend+0xd0>
 800755c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007560:	b25b      	sxtb	r3, r3
 8007562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007566:	d0d7      	beq.n	8007518 <xQueueGenericSend+0xd8>
 8007568:	f7ff fc9e 	bl	8006ea8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800756c:	a901      	add	r1, sp, #4
 800756e:	a802      	add	r0, sp, #8
 8007570:	f001 f82a 	bl	80085c8 <xTaskCheckForTimeOut>
 8007574:	b9c8      	cbnz	r0, 80075aa <xQueueGenericSend+0x16a>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007576:	4620      	mov	r0, r4
 8007578:	f7ff fdb9 	bl	80070ee <prvIsQueueFull>
 800757c:	2800      	cmp	r0, #0
 800757e:	d0cf      	beq.n	8007520 <xQueueGenericSend+0xe0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007580:	9901      	ldr	r1, [sp, #4]
 8007582:	f104 0010 	add.w	r0, r4, #16
 8007586:	f000 ff97 	bl	80084b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800758a:	4620      	mov	r0, r4
 800758c:	f7ff fe18 	bl	80071c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007590:	f000 fe6e 	bl	8008270 <xTaskResumeAll>
 8007594:	2800      	cmp	r0, #0
 8007596:	d1c8      	bne.n	800752a <xQueueGenericSend+0xea>
					portYIELD_WITHIN_API();
 8007598:	4b07      	ldr	r3, [pc, #28]	; (80075b8 <xQueueGenericSend+0x178>)
 800759a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800759e:	601a      	str	r2, [r3, #0]
 80075a0:	f3bf 8f4f 	dsb	sy
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	e7bf      	b.n	800752a <xQueueGenericSend+0xea>
			prvUnlockQueue( pxQueue );
 80075aa:	4620      	mov	r0, r4
 80075ac:	f7ff fe08 	bl	80071c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80075b0:	f000 fe5e 	bl	8008270 <xTaskResumeAll>
			return errQUEUE_FULL;
 80075b4:	2000      	movs	r0, #0
 80075b6:	e7a0      	b.n	80074fa <xQueueGenericSend+0xba>
 80075b8:	e000ed04 	.word	0xe000ed04

080075bc <prvInitialiseMutex>:
		if( pxNewQueue != NULL )
 80075bc:	b148      	cbz	r0, 80075d2 <prvInitialiseMutex+0x16>
	{
 80075be:	b508      	push	{r3, lr}
			pxNewQueue->pxMutexHolder = NULL;
 80075c0:	2100      	movs	r1, #0
 80075c2:	6041      	str	r1, [r0, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80075c4:	6001      	str	r1, [r0, #0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 80075c6:	60c1      	str	r1, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80075c8:	460b      	mov	r3, r1
 80075ca:	460a      	mov	r2, r1
 80075cc:	f7ff ff38 	bl	8007440 <xQueueGenericSend>
	}
 80075d0:	bd08      	pop	{r3, pc}
 80075d2:	4770      	bx	lr

080075d4 <xQueueCreateMutex>:
	{
 80075d4:	b510      	push	{r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80075d6:	4602      	mov	r2, r0
 80075d8:	2100      	movs	r1, #0
 80075da:	2001      	movs	r0, #1
 80075dc:	f7ff fec3 	bl	8007366 <xQueueGenericCreate>
 80075e0:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 80075e2:	f7ff ffeb 	bl	80075bc <prvInitialiseMutex>
	}
 80075e6:	4620      	mov	r0, r4
 80075e8:	bd10      	pop	{r4, pc}

080075ea <xQueueCreateMutexStatic>:
	{
 80075ea:	b510      	push	{r4, lr}
 80075ec:	b082      	sub	sp, #8
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80075ee:	9000      	str	r0, [sp, #0]
 80075f0:	460b      	mov	r3, r1
 80075f2:	2200      	movs	r2, #0
 80075f4:	4611      	mov	r1, r2
 80075f6:	2001      	movs	r0, #1
 80075f8:	f7ff fe6d 	bl	80072d6 <xQueueGenericCreateStatic>
 80075fc:	4604      	mov	r4, r0
		prvInitialiseMutex( pxNewQueue );
 80075fe:	f7ff ffdd 	bl	80075bc <prvInitialiseMutex>
	}
 8007602:	4620      	mov	r0, r4
 8007604:	b002      	add	sp, #8
 8007606:	bd10      	pop	{r4, pc}

08007608 <xQueueGiveMutexRecursive>:
	{
 8007608:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxMutex );
 800760a:	b940      	cbnz	r0, 800761e <xQueueGiveMutexRecursive+0x16>
 800760c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007610:	f383 8811 	msr	BASEPRI, r3
 8007614:	f3bf 8f6f 	isb	sy
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	e7fe      	b.n	800761c <xQueueGiveMutexRecursive+0x14>
 800761e:	4604      	mov	r4, r0
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
 8007620:	6845      	ldr	r5, [r0, #4]
 8007622:	f001 f835 	bl	8008690 <xTaskGetCurrentTaskHandle>
 8007626:	4285      	cmp	r5, r0
 8007628:	d001      	beq.n	800762e <xQueueGiveMutexRecursive+0x26>
			xReturn = pdFAIL;
 800762a:	2000      	movs	r0, #0
	}
 800762c:	bd38      	pop	{r3, r4, r5, pc}
			( pxMutex->u.uxRecursiveCallCount )--;
 800762e:	68e3      	ldr	r3, [r4, #12]
 8007630:	3b01      	subs	r3, #1
 8007632:	60e3      	str	r3, [r4, #12]
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007634:	b933      	cbnz	r3, 8007644 <xQueueGiveMutexRecursive+0x3c>
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007636:	461a      	mov	r2, r3
 8007638:	4619      	mov	r1, r3
 800763a:	4620      	mov	r0, r4
 800763c:	f7ff ff00 	bl	8007440 <xQueueGenericSend>
			xReturn = pdPASS;
 8007640:	2001      	movs	r0, #1
 8007642:	e7f3      	b.n	800762c <xQueueGiveMutexRecursive+0x24>
 8007644:	2001      	movs	r0, #1
		return xReturn;
 8007646:	e7f1      	b.n	800762c <xQueueGiveMutexRecursive+0x24>

08007648 <xQueueGenericSendFromISR>:
{
 8007648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 800764c:	b160      	cbz	r0, 8007668 <xQueueGenericSendFromISR+0x20>
 800764e:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007650:	b999      	cbnz	r1, 800767a <xQueueGenericSendFromISR+0x32>
 8007652:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8007654:	b188      	cbz	r0, 800767a <xQueueGenericSendFromISR+0x32>
 8007656:	f04f 0350 	mov.w	r3, #80	; 0x50
 800765a:	f383 8811 	msr	BASEPRI, r3
 800765e:	f3bf 8f6f 	isb	sy
 8007662:	f3bf 8f4f 	dsb	sy
 8007666:	e7fe      	b.n	8007666 <xQueueGenericSendFromISR+0x1e>
 8007668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800766c:	f383 8811 	msr	BASEPRI, r3
 8007670:	f3bf 8f6f 	isb	sy
 8007674:	f3bf 8f4f 	dsb	sy
 8007678:	e7fe      	b.n	8007678 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800767a:	2b02      	cmp	r3, #2
 800767c:	d10b      	bne.n	8007696 <xQueueGenericSendFromISR+0x4e>
 800767e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8007680:	2801      	cmp	r0, #1
 8007682:	d008      	beq.n	8007696 <xQueueGenericSendFromISR+0x4e>
 8007684:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007688:	f383 8811 	msr	BASEPRI, r3
 800768c:	f3bf 8f6f 	isb	sy
 8007690:	f3bf 8f4f 	dsb	sy
 8007694:	e7fe      	b.n	8007694 <xQueueGenericSendFromISR+0x4c>
 8007696:	461f      	mov	r7, r3
 8007698:	4690      	mov	r8, r2
 800769a:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800769c:	f7ff fcf0 	bl	8007080 <vPortValidateInterruptPriority>
	__asm volatile
 80076a0:	f3ef 8611 	mrs	r6, BASEPRI
 80076a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a8:	f383 8811 	msr	BASEPRI, r3
 80076ac:	f3bf 8f6f 	isb	sy
 80076b0:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076b4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80076b6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d303      	bcc.n	80076c4 <xQueueGenericSendFromISR+0x7c>
 80076bc:	2f02      	cmp	r7, #2
 80076be:	d001      	beq.n	80076c4 <xQueueGenericSendFromISR+0x7c>
			xReturn = errQUEUE_FULL;
 80076c0:	2000      	movs	r0, #0
 80076c2:	e00f      	b.n	80076e4 <xQueueGenericSendFromISR+0x9c>
			const int8_t cTxLock = pxQueue->cTxLock;
 80076c4:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80076c8:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076ca:	463a      	mov	r2, r7
 80076cc:	4649      	mov	r1, r9
 80076ce:	4620      	mov	r0, r4
 80076d0:	f7ff fd29 	bl	8007126 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80076d4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80076d8:	d008      	beq.n	80076ec <xQueueGenericSendFromISR+0xa4>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80076da:	1c6b      	adds	r3, r5, #1
 80076dc:	b25b      	sxtb	r3, r3
 80076de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 80076e2:	2001      	movs	r0, #1
	__asm volatile
 80076e4:	f386 8811 	msr	BASEPRI, r6
}
 80076e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80076ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80076ee:	b15b      	cbz	r3, 8007708 <xQueueGenericSendFromISR+0xc0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80076f0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80076f4:	f000 ff14 	bl	8008520 <xTaskRemoveFromEventList>
 80076f8:	b140      	cbz	r0, 800770c <xQueueGenericSendFromISR+0xc4>
							if( pxHigherPriorityTaskWoken != NULL )
 80076fa:	f1b8 0f00 	cmp.w	r8, #0
 80076fe:	d007      	beq.n	8007710 <xQueueGenericSendFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007700:	2001      	movs	r0, #1
 8007702:	f8c8 0000 	str.w	r0, [r8]
 8007706:	e7ed      	b.n	80076e4 <xQueueGenericSendFromISR+0x9c>
			xReturn = pdPASS;
 8007708:	2001      	movs	r0, #1
 800770a:	e7eb      	b.n	80076e4 <xQueueGenericSendFromISR+0x9c>
 800770c:	2001      	movs	r0, #1
 800770e:	e7e9      	b.n	80076e4 <xQueueGenericSendFromISR+0x9c>
 8007710:	2001      	movs	r0, #1
 8007712:	e7e7      	b.n	80076e4 <xQueueGenericSendFromISR+0x9c>

08007714 <xQueueGiveFromISR>:
	configASSERT( pxQueue );
 8007714:	b160      	cbz	r0, 8007730 <xQueueGiveFromISR+0x1c>
{
 8007716:	b570      	push	{r4, r5, r6, lr}
 8007718:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800771a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800771c:	b18b      	cbz	r3, 8007742 <xQueueGiveFromISR+0x2e>
	__asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007722:	f383 8811 	msr	BASEPRI, r3
 8007726:	f3bf 8f6f 	isb	sy
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	e7fe      	b.n	800772e <xQueueGiveFromISR+0x1a>
 8007730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007734:	f383 8811 	msr	BASEPRI, r3
 8007738:	f3bf 8f6f 	isb	sy
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	e7fe      	b.n	8007740 <xQueueGiveFromISR+0x2c>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8007742:	6803      	ldr	r3, [r0, #0]
 8007744:	b32b      	cbz	r3, 8007792 <xQueueGiveFromISR+0x7e>
 8007746:	460e      	mov	r6, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007748:	f7ff fc9a 	bl	8007080 <vPortValidateInterruptPriority>
	__asm volatile
 800774c:	f3ef 8511 	mrs	r5, BASEPRI
 8007750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007754:	f383 8811 	msr	BASEPRI, r3
 8007758:	f3bf 8f6f 	isb	sy
 800775c:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007760:	6ba2      	ldr	r2, [r4, #56]	; 0x38
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007762:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007764:	4293      	cmp	r3, r2
 8007766:	d926      	bls.n	80077b6 <xQueueGiveFromISR+0xa2>
			const int8_t cTxLock = pxQueue->cTxLock;
 8007768:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800776c:	b25b      	sxtb	r3, r3
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800776e:	3201      	adds	r2, #1
 8007770:	63a2      	str	r2, [r4, #56]	; 0x38
			if( cTxLock == queueUNLOCKED )
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007776:	d118      	bne.n	80077aa <xQueueGiveFromISR+0x96>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007778:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800777a:	b1f3      	cbz	r3, 80077ba <xQueueGiveFromISR+0xa6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800777c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007780:	f000 fece 	bl	8008520 <xTaskRemoveFromEventList>
 8007784:	b1d8      	cbz	r0, 80077be <xQueueGiveFromISR+0xaa>
							if( pxHigherPriorityTaskWoken != NULL )
 8007786:	b1e6      	cbz	r6, 80077c2 <xQueueGiveFromISR+0xae>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007788:	2001      	movs	r0, #1
 800778a:	6030      	str	r0, [r6, #0]
	__asm volatile
 800778c:	f385 8811 	msr	BASEPRI, r5
}
 8007790:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8007792:	6843      	ldr	r3, [r0, #4]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d0d6      	beq.n	8007746 <xQueueGiveFromISR+0x32>
	__asm volatile
 8007798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800779c:	f383 8811 	msr	BASEPRI, r3
 80077a0:	f3bf 8f6f 	isb	sy
 80077a4:	f3bf 8f4f 	dsb	sy
 80077a8:	e7fe      	b.n	80077a8 <xQueueGiveFromISR+0x94>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80077aa:	3301      	adds	r3, #1
 80077ac:	b25b      	sxtb	r3, r3
 80077ae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 80077b2:	2001      	movs	r0, #1
 80077b4:	e7ea      	b.n	800778c <xQueueGiveFromISR+0x78>
			xReturn = errQUEUE_FULL;
 80077b6:	2000      	movs	r0, #0
 80077b8:	e7e8      	b.n	800778c <xQueueGiveFromISR+0x78>
			xReturn = pdPASS;
 80077ba:	2001      	movs	r0, #1
 80077bc:	e7e6      	b.n	800778c <xQueueGiveFromISR+0x78>
 80077be:	2001      	movs	r0, #1
 80077c0:	e7e4      	b.n	800778c <xQueueGiveFromISR+0x78>
 80077c2:	2001      	movs	r0, #1
 80077c4:	e7e2      	b.n	800778c <xQueueGiveFromISR+0x78>
	...

080077c8 <xQueueReceive>:
{
 80077c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077ca:	b085      	sub	sp, #20
 80077cc:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 80077ce:	b160      	cbz	r0, 80077ea <xQueueReceive+0x22>
 80077d0:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80077d2:	b999      	cbnz	r1, 80077fc <xQueueReceive+0x34>
 80077d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80077d6:	b18b      	cbz	r3, 80077fc <xQueueReceive+0x34>
 80077d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	e7fe      	b.n	80077e8 <xQueueReceive+0x20>
 80077ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077ee:	f383 8811 	msr	BASEPRI, r3
 80077f2:	f3bf 8f6f 	isb	sy
 80077f6:	f3bf 8f4f 	dsb	sy
 80077fa:	e7fe      	b.n	80077fa <xQueueReceive+0x32>
 80077fc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80077fe:	f000 ff4d 	bl	800869c <xTaskGetSchedulerState>
 8007802:	b950      	cbnz	r0, 800781a <xQueueReceive+0x52>
 8007804:	9b01      	ldr	r3, [sp, #4]
 8007806:	b153      	cbz	r3, 800781e <xQueueReceive+0x56>
 8007808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800780c:	f383 8811 	msr	BASEPRI, r3
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	f3bf 8f4f 	dsb	sy
 8007818:	e7fe      	b.n	8007818 <xQueueReceive+0x50>
 800781a:	2600      	movs	r6, #0
 800781c:	e03e      	b.n	800789c <xQueueReceive+0xd4>
 800781e:	2600      	movs	r6, #0
 8007820:	e03c      	b.n	800789c <xQueueReceive+0xd4>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007822:	4639      	mov	r1, r7
 8007824:	4620      	mov	r0, r4
 8007826:	f7ff fcb9 	bl	800719c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800782a:	3d01      	subs	r5, #1
 800782c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800782e:	6923      	ldr	r3, [r4, #16]
 8007830:	b923      	cbnz	r3, 800783c <xQueueReceive+0x74>
				taskEXIT_CRITICAL();
 8007832:	f7ff fb39 	bl	8006ea8 <vPortExitCritical>
				return pdPASS;
 8007836:	2001      	movs	r0, #1
}
 8007838:	b005      	add	sp, #20
 800783a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800783c:	f104 0010 	add.w	r0, r4, #16
 8007840:	f000 fe6e 	bl	8008520 <xTaskRemoveFromEventList>
 8007844:	2800      	cmp	r0, #0
 8007846:	d0f4      	beq.n	8007832 <xQueueReceive+0x6a>
						queueYIELD_IF_USING_PREEMPTION();
 8007848:	4b34      	ldr	r3, [pc, #208]	; (800791c <xQueueReceive+0x154>)
 800784a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800784e:	601a      	str	r2, [r3, #0]
 8007850:	f3bf 8f4f 	dsb	sy
 8007854:	f3bf 8f6f 	isb	sy
 8007858:	e7eb      	b.n	8007832 <xQueueReceive+0x6a>
					taskEXIT_CRITICAL();
 800785a:	f7ff fb25 	bl	8006ea8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 800785e:	2000      	movs	r0, #0
 8007860:	e7ea      	b.n	8007838 <xQueueReceive+0x70>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007862:	a802      	add	r0, sp, #8
 8007864:	f000 fea4 	bl	80085b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007868:	2601      	movs	r6, #1
 800786a:	e021      	b.n	80078b0 <xQueueReceive+0xe8>
		prvLockQueue( pxQueue );
 800786c:	2300      	movs	r3, #0
 800786e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007872:	e029      	b.n	80078c8 <xQueueReceive+0x100>
 8007874:	2300      	movs	r3, #0
 8007876:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800787a:	e02b      	b.n	80078d4 <xQueueReceive+0x10c>
				prvUnlockQueue( pxQueue );
 800787c:	4620      	mov	r0, r4
 800787e:	f7ff fc9f 	bl	80071c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007882:	f000 fcf5 	bl	8008270 <xTaskResumeAll>
 8007886:	e009      	b.n	800789c <xQueueReceive+0xd4>
			prvUnlockQueue( pxQueue );
 8007888:	4620      	mov	r0, r4
 800788a:	f7ff fc99 	bl	80071c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800788e:	f000 fcef 	bl	8008270 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007892:	4620      	mov	r0, r4
 8007894:	f7ff fc3a 	bl	800710c <prvIsQueueEmpty>
 8007898:	2800      	cmp	r0, #0
 800789a:	d13d      	bne.n	8007918 <xQueueReceive+0x150>
		taskENTER_CRITICAL();
 800789c:	f7ff fae2 	bl	8006e64 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078a0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80078a2:	2d00      	cmp	r5, #0
 80078a4:	d1bd      	bne.n	8007822 <xQueueReceive+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 80078a6:	9b01      	ldr	r3, [sp, #4]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d0d6      	beq.n	800785a <xQueueReceive+0x92>
				else if( xEntryTimeSet == pdFALSE )
 80078ac:	2e00      	cmp	r6, #0
 80078ae:	d0d8      	beq.n	8007862 <xQueueReceive+0x9a>
		taskEXIT_CRITICAL();
 80078b0:	f7ff fafa 	bl	8006ea8 <vPortExitCritical>
		vTaskSuspendAll();
 80078b4:	f000 fc28 	bl	8008108 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80078b8:	f7ff fad4 	bl	8006e64 <vPortEnterCritical>
 80078bc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80078c0:	b25b      	sxtb	r3, r3
 80078c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c6:	d0d1      	beq.n	800786c <xQueueReceive+0xa4>
 80078c8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80078cc:	b25b      	sxtb	r3, r3
 80078ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078d2:	d0cf      	beq.n	8007874 <xQueueReceive+0xac>
 80078d4:	f7ff fae8 	bl	8006ea8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80078d8:	a901      	add	r1, sp, #4
 80078da:	a802      	add	r0, sp, #8
 80078dc:	f000 fe74 	bl	80085c8 <xTaskCheckForTimeOut>
 80078e0:	2800      	cmp	r0, #0
 80078e2:	d1d1      	bne.n	8007888 <xQueueReceive+0xc0>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80078e4:	4620      	mov	r0, r4
 80078e6:	f7ff fc11 	bl	800710c <prvIsQueueEmpty>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	d0c6      	beq.n	800787c <xQueueReceive+0xb4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80078ee:	9901      	ldr	r1, [sp, #4]
 80078f0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80078f4:	f000 fde0 	bl	80084b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80078f8:	4620      	mov	r0, r4
 80078fa:	f7ff fc61 	bl	80071c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80078fe:	f000 fcb7 	bl	8008270 <xTaskResumeAll>
 8007902:	2800      	cmp	r0, #0
 8007904:	d1ca      	bne.n	800789c <xQueueReceive+0xd4>
					portYIELD_WITHIN_API();
 8007906:	4b05      	ldr	r3, [pc, #20]	; (800791c <xQueueReceive+0x154>)
 8007908:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800790c:	601a      	str	r2, [r3, #0]
 800790e:	f3bf 8f4f 	dsb	sy
 8007912:	f3bf 8f6f 	isb	sy
 8007916:	e7c1      	b.n	800789c <xQueueReceive+0xd4>
				return errQUEUE_EMPTY;
 8007918:	2000      	movs	r0, #0
 800791a:	e78d      	b.n	8007838 <xQueueReceive+0x70>
 800791c:	e000ed04 	.word	0xe000ed04

08007920 <xQueueSemaphoreTake>:
{
 8007920:	b570      	push	{r4, r5, r6, lr}
 8007922:	b084      	sub	sp, #16
 8007924:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8007926:	b940      	cbnz	r0, 800793a <xQueueSemaphoreTake+0x1a>
 8007928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800792c:	f383 8811 	msr	BASEPRI, r3
 8007930:	f3bf 8f6f 	isb	sy
 8007934:	f3bf 8f4f 	dsb	sy
 8007938:	e7fe      	b.n	8007938 <xQueueSemaphoreTake+0x18>
 800793a:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
 800793c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800793e:	b143      	cbz	r3, 8007952 <xQueueSemaphoreTake+0x32>
 8007940:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007944:	f383 8811 	msr	BASEPRI, r3
 8007948:	f3bf 8f6f 	isb	sy
 800794c:	f3bf 8f4f 	dsb	sy
 8007950:	e7fe      	b.n	8007950 <xQueueSemaphoreTake+0x30>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007952:	f000 fea3 	bl	800869c <xTaskGetSchedulerState>
 8007956:	b950      	cbnz	r0, 800796e <xQueueSemaphoreTake+0x4e>
 8007958:	9b01      	ldr	r3, [sp, #4]
 800795a:	b15b      	cbz	r3, 8007974 <xQueueSemaphoreTake+0x54>
 800795c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007960:	f383 8811 	msr	BASEPRI, r3
 8007964:	f3bf 8f6f 	isb	sy
 8007968:	f3bf 8f4f 	dsb	sy
 800796c:	e7fe      	b.n	800796c <xQueueSemaphoreTake+0x4c>
 800796e:	2500      	movs	r5, #0
 8007970:	462e      	mov	r6, r5
 8007972:	e051      	b.n	8007a18 <xQueueSemaphoreTake+0xf8>
 8007974:	2500      	movs	r5, #0
 8007976:	462e      	mov	r6, r5
 8007978:	e04e      	b.n	8007a18 <xQueueSemaphoreTake+0xf8>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800797a:	3b01      	subs	r3, #1
 800797c:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800797e:	6823      	ldr	r3, [r4, #0]
 8007980:	b913      	cbnz	r3, 8007988 <xQueueSemaphoreTake+0x68>
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007982:	f000 ff7f 	bl	8008884 <pvTaskIncrementMutexHeldCount>
 8007986:	6060      	str	r0, [r4, #4]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007988:	6923      	ldr	r3, [r4, #16]
 800798a:	b163      	cbz	r3, 80079a6 <xQueueSemaphoreTake+0x86>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800798c:	f104 0010 	add.w	r0, r4, #16
 8007990:	f000 fdc6 	bl	8008520 <xTaskRemoveFromEventList>
 8007994:	b138      	cbz	r0, 80079a6 <xQueueSemaphoreTake+0x86>
						queueYIELD_IF_USING_PREEMPTION();
 8007996:	4b48      	ldr	r3, [pc, #288]	; (8007ab8 <xQueueSemaphoreTake+0x198>)
 8007998:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800799c:	601a      	str	r2, [r3, #0]
 800799e:	f3bf 8f4f 	dsb	sy
 80079a2:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 80079a6:	f7ff fa7f 	bl	8006ea8 <vPortExitCritical>
				return pdPASS;
 80079aa:	2501      	movs	r5, #1
}
 80079ac:	4628      	mov	r0, r5
 80079ae:	b004      	add	sp, #16
 80079b0:	bd70      	pop	{r4, r5, r6, pc}
						configASSERT( xInheritanceOccurred == pdFALSE );
 80079b2:	b145      	cbz	r5, 80079c6 <xQueueSemaphoreTake+0xa6>
 80079b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079b8:	f383 8811 	msr	BASEPRI, r3
 80079bc:	f3bf 8f6f 	isb	sy
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	e7fe      	b.n	80079c4 <xQueueSemaphoreTake+0xa4>
					taskEXIT_CRITICAL();
 80079c6:	f7ff fa6f 	bl	8006ea8 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80079ca:	e7ef      	b.n	80079ac <xQueueSemaphoreTake+0x8c>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80079cc:	a802      	add	r0, sp, #8
 80079ce:	f000 fdef 	bl	80085b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80079d2:	2601      	movs	r6, #1
 80079d4:	e02a      	b.n	8007a2c <xQueueSemaphoreTake+0x10c>
		prvLockQueue( pxQueue );
 80079d6:	2300      	movs	r3, #0
 80079d8:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80079dc:	e032      	b.n	8007a44 <xQueueSemaphoreTake+0x124>
 80079de:	2300      	movs	r3, #0
 80079e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80079e4:	e034      	b.n	8007a50 <xQueueSemaphoreTake+0x130>
						taskENTER_CRITICAL();
 80079e6:	f7ff fa3d 	bl	8006e64 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 80079ea:	6860      	ldr	r0, [r4, #4]
 80079ec:	f000 fe66 	bl	80086bc <xTaskPriorityInherit>
 80079f0:	4605      	mov	r5, r0
						taskEXIT_CRITICAL();
 80079f2:	f7ff fa59 	bl	8006ea8 <vPortExitCritical>
 80079f6:	e03b      	b.n	8007a70 <xQueueSemaphoreTake+0x150>
				prvUnlockQueue( pxQueue );
 80079f8:	4620      	mov	r0, r4
 80079fa:	f7ff fbe1 	bl	80071c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80079fe:	f000 fc37 	bl	8008270 <xTaskResumeAll>
 8007a02:	e009      	b.n	8007a18 <xQueueSemaphoreTake+0xf8>
			prvUnlockQueue( pxQueue );
 8007a04:	4620      	mov	r0, r4
 8007a06:	f7ff fbdb 	bl	80071c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007a0a:	f000 fc31 	bl	8008270 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f7ff fb7c 	bl	800710c <prvIsQueueEmpty>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d140      	bne.n	8007a9a <xQueueSemaphoreTake+0x17a>
		taskENTER_CRITICAL();
 8007a18:	f7ff fa24 	bl	8006e64 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007a1c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d1ab      	bne.n	800797a <xQueueSemaphoreTake+0x5a>
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a22:	9b01      	ldr	r3, [sp, #4]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d0c4      	beq.n	80079b2 <xQueueSemaphoreTake+0x92>
				else if( xEntryTimeSet == pdFALSE )
 8007a28:	2e00      	cmp	r6, #0
 8007a2a:	d0cf      	beq.n	80079cc <xQueueSemaphoreTake+0xac>
		taskEXIT_CRITICAL();
 8007a2c:	f7ff fa3c 	bl	8006ea8 <vPortExitCritical>
		vTaskSuspendAll();
 8007a30:	f000 fb6a 	bl	8008108 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a34:	f7ff fa16 	bl	8006e64 <vPortEnterCritical>
 8007a38:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007a3c:	b25b      	sxtb	r3, r3
 8007a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a42:	d0c8      	beq.n	80079d6 <xQueueSemaphoreTake+0xb6>
 8007a44:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007a48:	b25b      	sxtb	r3, r3
 8007a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a4e:	d0c6      	beq.n	80079de <xQueueSemaphoreTake+0xbe>
 8007a50:	f7ff fa2a 	bl	8006ea8 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a54:	a901      	add	r1, sp, #4
 8007a56:	a802      	add	r0, sp, #8
 8007a58:	f000 fdb6 	bl	80085c8 <xTaskCheckForTimeOut>
 8007a5c:	2800      	cmp	r0, #0
 8007a5e:	d1d1      	bne.n	8007a04 <xQueueSemaphoreTake+0xe4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007a60:	4620      	mov	r0, r4
 8007a62:	f7ff fb53 	bl	800710c <prvIsQueueEmpty>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	d0c6      	beq.n	80079f8 <xQueueSemaphoreTake+0xd8>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a6a:	6823      	ldr	r3, [r4, #0]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d0ba      	beq.n	80079e6 <xQueueSemaphoreTake+0xc6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007a70:	9901      	ldr	r1, [sp, #4]
 8007a72:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007a76:	f000 fd1f 	bl	80084b8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007a7a:	4620      	mov	r0, r4
 8007a7c:	f7ff fba0 	bl	80071c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007a80:	f000 fbf6 	bl	8008270 <xTaskResumeAll>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d1c7      	bne.n	8007a18 <xQueueSemaphoreTake+0xf8>
					portYIELD_WITHIN_API();
 8007a88:	4b0b      	ldr	r3, [pc, #44]	; (8007ab8 <xQueueSemaphoreTake+0x198>)
 8007a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	f3bf 8f4f 	dsb	sy
 8007a94:	f3bf 8f6f 	isb	sy
 8007a98:	e7be      	b.n	8007a18 <xQueueSemaphoreTake+0xf8>
					if( xInheritanceOccurred != pdFALSE )
 8007a9a:	2d00      	cmp	r5, #0
 8007a9c:	d086      	beq.n	80079ac <xQueueSemaphoreTake+0x8c>
						taskENTER_CRITICAL();
 8007a9e:	f7ff f9e1 	bl	8006e64 <vPortEnterCritical>
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007aa2:	4620      	mov	r0, r4
 8007aa4:	f7ff fb1a 	bl	80070dc <prvGetDisinheritPriorityAfterTimeout>
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007aa8:	4601      	mov	r1, r0
 8007aaa:	6860      	ldr	r0, [r4, #4]
 8007aac:	f000 fe9a 	bl	80087e4 <vTaskPriorityDisinheritAfterTimeout>
						taskEXIT_CRITICAL();
 8007ab0:	f7ff f9fa 	bl	8006ea8 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8007ab4:	2500      	movs	r5, #0
 8007ab6:	e779      	b.n	80079ac <xQueueSemaphoreTake+0x8c>
 8007ab8:	e000ed04 	.word	0xe000ed04

08007abc <xQueueTakeMutexRecursive>:
		configASSERT( pxMutex );
 8007abc:	b940      	cbnz	r0, 8007ad0 <xQueueTakeMutexRecursive+0x14>
 8007abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac2:	f383 8811 	msr	BASEPRI, r3
 8007ac6:	f3bf 8f6f 	isb	sy
 8007aca:	f3bf 8f4f 	dsb	sy
 8007ace:	e7fe      	b.n	8007ace <xQueueTakeMutexRecursive+0x12>
	{
 8007ad0:	b570      	push	{r4, r5, r6, lr}
 8007ad2:	4604      	mov	r4, r0
 8007ad4:	460d      	mov	r5, r1
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007ad6:	6846      	ldr	r6, [r0, #4]
 8007ad8:	f000 fdda 	bl	8008690 <xTaskGetCurrentTaskHandle>
 8007adc:	4286      	cmp	r6, r0
 8007ade:	d009      	beq.n	8007af4 <xQueueTakeMutexRecursive+0x38>
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007ae0:	4629      	mov	r1, r5
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	f7ff ff1c 	bl	8007920 <xQueueSemaphoreTake>
			if( xReturn != pdFAIL )
 8007ae8:	4602      	mov	r2, r0
 8007aea:	b138      	cbz	r0, 8007afc <xQueueTakeMutexRecursive+0x40>
				( pxMutex->u.uxRecursiveCallCount )++;
 8007aec:	68e3      	ldr	r3, [r4, #12]
 8007aee:	3301      	adds	r3, #1
 8007af0:	60e3      	str	r3, [r4, #12]
		return xReturn;
 8007af2:	e003      	b.n	8007afc <xQueueTakeMutexRecursive+0x40>
			( pxMutex->u.uxRecursiveCallCount )++;
 8007af4:	68e3      	ldr	r3, [r4, #12]
 8007af6:	3301      	adds	r3, #1
 8007af8:	60e3      	str	r3, [r4, #12]
			xReturn = pdPASS;
 8007afa:	2201      	movs	r2, #1
	}
 8007afc:	4610      	mov	r0, r2
 8007afe:	bd70      	pop	{r4, r5, r6, pc}

08007b00 <xQueueReceiveFromISR>:
{
 8007b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8007b04:	b160      	cbz	r0, 8007b20 <xQueueReceiveFromISR+0x20>
 8007b06:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b08:	b999      	cbnz	r1, 8007b32 <xQueueReceiveFromISR+0x32>
 8007b0a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8007b0c:	b18b      	cbz	r3, 8007b32 <xQueueReceiveFromISR+0x32>
 8007b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b12:	f383 8811 	msr	BASEPRI, r3
 8007b16:	f3bf 8f6f 	isb	sy
 8007b1a:	f3bf 8f4f 	dsb	sy
 8007b1e:	e7fe      	b.n	8007b1e <xQueueReceiveFromISR+0x1e>
 8007b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	e7fe      	b.n	8007b30 <xQueueReceiveFromISR+0x30>
 8007b32:	4617      	mov	r7, r2
 8007b34:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b36:	f7ff faa3 	bl	8007080 <vPortValidateInterruptPriority>
	__asm volatile
 8007b3a:	f3ef 8611 	mrs	r6, BASEPRI
 8007b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b42:	f383 8811 	msr	BASEPRI, r3
 8007b46:	f3bf 8f6f 	isb	sy
 8007b4a:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b4e:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b52:	f1b8 0f00 	cmp.w	r8, #0
 8007b56:	d01d      	beq.n	8007b94 <xQueueReceiveFromISR+0x94>
			const int8_t cRxLock = pxQueue->cRxLock;
 8007b58:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8007b5c:	b26d      	sxtb	r5, r5
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b5e:	4649      	mov	r1, r9
 8007b60:	4620      	mov	r0, r4
 8007b62:	f7ff fb1b 	bl	800719c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b66:	f108 33ff 	add.w	r3, r8, #4294967295
 8007b6a:	63a3      	str	r3, [r4, #56]	; 0x38
			if( cRxLock == queueUNLOCKED )
 8007b6c:	f1b5 3fff 	cmp.w	r5, #4294967295
 8007b70:	d005      	beq.n	8007b7e <xQueueReceiveFromISR+0x7e>
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007b72:	1c6b      	adds	r3, r5, #1
 8007b74:	b25b      	sxtb	r3, r3
 8007b76:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
			xReturn = pdPASS;
 8007b7a:	2001      	movs	r0, #1
 8007b7c:	e00b      	b.n	8007b96 <xQueueReceiveFromISR+0x96>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b7e:	6923      	ldr	r3, [r4, #16]
 8007b80:	b16b      	cbz	r3, 8007b9e <xQueueReceiveFromISR+0x9e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b82:	f104 0010 	add.w	r0, r4, #16
 8007b86:	f000 fccb 	bl	8008520 <xTaskRemoveFromEventList>
 8007b8a:	b150      	cbz	r0, 8007ba2 <xQueueReceiveFromISR+0xa2>
						if( pxHigherPriorityTaskWoken != NULL )
 8007b8c:	b15f      	cbz	r7, 8007ba6 <xQueueReceiveFromISR+0xa6>
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007b8e:	2001      	movs	r0, #1
 8007b90:	6038      	str	r0, [r7, #0]
 8007b92:	e000      	b.n	8007b96 <xQueueReceiveFromISR+0x96>
			xReturn = pdFAIL;
 8007b94:	2000      	movs	r0, #0
	__asm volatile
 8007b96:	f386 8811 	msr	BASEPRI, r6
}
 8007b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			xReturn = pdPASS;
 8007b9e:	2001      	movs	r0, #1
 8007ba0:	e7f9      	b.n	8007b96 <xQueueReceiveFromISR+0x96>
 8007ba2:	2001      	movs	r0, #1
 8007ba4:	e7f7      	b.n	8007b96 <xQueueReceiveFromISR+0x96>
 8007ba6:	2001      	movs	r0, #1
 8007ba8:	e7f5      	b.n	8007b96 <xQueueReceiveFromISR+0x96>
	...

08007bac <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bac:	2300      	movs	r3, #0
 8007bae:	2b07      	cmp	r3, #7
 8007bb0:	d80c      	bhi.n	8007bcc <vQueueAddToRegistry+0x20>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007bb2:	4a07      	ldr	r2, [pc, #28]	; (8007bd0 <vQueueAddToRegistry+0x24>)
 8007bb4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8007bb8:	b10a      	cbz	r2, 8007bbe <vQueueAddToRegistry+0x12>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bba:	3301      	adds	r3, #1
 8007bbc:	e7f7      	b.n	8007bae <vQueueAddToRegistry+0x2>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007bbe:	4a04      	ldr	r2, [pc, #16]	; (8007bd0 <vQueueAddToRegistry+0x24>)
 8007bc0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007bc4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bc8:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007bca:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	200043e8 	.word	0x200043e8

08007bd4 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	2b07      	cmp	r3, #7
 8007bd8:	d80f      	bhi.n	8007bfa <vQueueUnregisterQueue+0x26>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007bda:	4a08      	ldr	r2, [pc, #32]	; (8007bfc <vQueueUnregisterQueue+0x28>)
 8007bdc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8007be0:	6852      	ldr	r2, [r2, #4]
 8007be2:	4282      	cmp	r2, r0
 8007be4:	d001      	beq.n	8007bea <vQueueUnregisterQueue+0x16>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007be6:	3301      	adds	r3, #1
 8007be8:	e7f5      	b.n	8007bd6 <vQueueUnregisterQueue+0x2>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007bea:	4a04      	ldr	r2, [pc, #16]	; (8007bfc <vQueueUnregisterQueue+0x28>)
 8007bec:	2100      	movs	r1, #0
 8007bee:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8007bf2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bf6:	6059      	str	r1, [r3, #4]
				break;
 8007bf8:	4770      	bx	lr
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007bfa:	4770      	bx	lr
 8007bfc:	200043e8 	.word	0x200043e8

08007c00 <vQueueDelete>:
	configASSERT( pxQueue );
 8007c00:	b940      	cbnz	r0, 8007c14 <vQueueDelete+0x14>
	__asm volatile
 8007c02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c06:	f383 8811 	msr	BASEPRI, r3
 8007c0a:	f3bf 8f6f 	isb	sy
 8007c0e:	f3bf 8f4f 	dsb	sy
 8007c12:	e7fe      	b.n	8007c12 <vQueueDelete+0x12>
{
 8007c14:	b510      	push	{r4, lr}
 8007c16:	4604      	mov	r4, r0
		vQueueUnregisterQueue( pxQueue );
 8007c18:	f7ff ffdc 	bl	8007bd4 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007c1c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8007c20:	b103      	cbz	r3, 8007c24 <vQueueDelete+0x24>
}
 8007c22:	bd10      	pop	{r4, pc}
			vPortFree( pxQueue );
 8007c24:	4620      	mov	r0, r4
 8007c26:	f7ff f833 	bl	8006c90 <vPortFree>
}
 8007c2a:	e7fa      	b.n	8007c22 <vQueueDelete+0x22>

08007c2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007c2c:	b570      	push	{r4, r5, r6, lr}
 8007c2e:	4604      	mov	r4, r0
 8007c30:	460d      	mov	r5, r1
 8007c32:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007c34:	f7ff f916 	bl	8006e64 <vPortEnterCritical>
 8007c38:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8007c3c:	b25b      	sxtb	r3, r3
 8007c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c42:	d00d      	beq.n	8007c60 <vQueueWaitForMessageRestricted+0x34>
 8007c44:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8007c48:	b25b      	sxtb	r3, r3
 8007c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c4e:	d00b      	beq.n	8007c68 <vQueueWaitForMessageRestricted+0x3c>
 8007c50:	f7ff f92a 	bl	8006ea8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007c54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007c56:	b15b      	cbz	r3, 8007c70 <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007c58:	4620      	mov	r0, r4
 8007c5a:	f7ff fab1 	bl	80071c0 <prvUnlockQueue>
	}
 8007c5e:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
 8007c60:	2300      	movs	r3, #0
 8007c62:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007c66:	e7ed      	b.n	8007c44 <vQueueWaitForMessageRestricted+0x18>
 8007c68:	2300      	movs	r3, #0
 8007c6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007c6e:	e7ef      	b.n	8007c50 <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007c70:	4632      	mov	r2, r6
 8007c72:	4629      	mov	r1, r5
 8007c74:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8007c78:	f000 fc36 	bl	80084e8 <vTaskPlaceOnEventListRestricted>
 8007c7c:	e7ec      	b.n	8007c58 <vQueueWaitForMessageRestricted+0x2c>
	...

08007c80 <prvGetExpectedIdleTime>:
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 8007c80:	4b0d      	ldr	r3, [pc, #52]	; (8007cb8 <prvGetExpectedIdleTime+0x38>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	b953      	cbnz	r3, 8007c9c <prvGetExpectedIdleTime+0x1c>
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 8007c86:	2200      	movs	r2, #0
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8007c88:	4b0c      	ldr	r3, [pc, #48]	; (8007cbc <prvGetExpectedIdleTime+0x3c>)
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c8e:	b973      	cbnz	r3, 8007cae <prvGetExpectedIdleTime+0x2e>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8007c90:	4b0b      	ldr	r3, [pc, #44]	; (8007cc0 <prvGetExpectedIdleTime+0x40>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d903      	bls.n	8007ca0 <prvGetExpectedIdleTime+0x20>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8007c98:	2000      	movs	r0, #0
 8007c9a:	4770      	bx	lr
				uxHigherPriorityReadyTasks = pdTRUE;
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	e7f3      	b.n	8007c88 <prvGetExpectedIdleTime+0x8>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 8007ca0:	b93a      	cbnz	r2, 8007cb2 <prvGetExpectedIdleTime+0x32>
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8007ca2:	4b08      	ldr	r3, [pc, #32]	; (8007cc4 <prvGetExpectedIdleTime+0x44>)
 8007ca4:	6818      	ldr	r0, [r3, #0]
 8007ca6:	4b08      	ldr	r3, [pc, #32]	; (8007cc8 <prvGetExpectedIdleTime+0x48>)
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	1ac0      	subs	r0, r0, r3
 8007cac:	4770      	bx	lr
			xReturn = 0;
 8007cae:	2000      	movs	r0, #0
 8007cb0:	4770      	bx	lr
			xReturn = 0;
 8007cb2:	2000      	movs	r0, #0
		}

		return xReturn;
	}
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	20003c10 	.word	0x20003c10
 8007cbc:	20003790 	.word	0x20003790
 8007cc0:	2000379c 	.word	0x2000379c
 8007cc4:	20003c3c 	.word	0x20003c3c
 8007cc8:	20003c84 	.word	0x20003c84

08007ccc <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ccc:	4b08      	ldr	r3, [pc, #32]	; (8007cf0 <prvResetNextTaskUnblockTime+0x24>)
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	b13b      	cbz	r3, 8007ce4 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007cd4:	4b06      	ldr	r3, [pc, #24]	; (8007cf0 <prvResetNextTaskUnblockTime+0x24>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007cdc:	685a      	ldr	r2, [r3, #4]
 8007cde:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <prvResetNextTaskUnblockTime+0x28>)
 8007ce0:	601a      	str	r2, [r3, #0]
	}
}
 8007ce2:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ce4:	4b03      	ldr	r3, [pc, #12]	; (8007cf4 <prvResetNextTaskUnblockTime+0x28>)
 8007ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	4770      	bx	lr
 8007cee:	bf00      	nop
 8007cf0:	20003794 	.word	0x20003794
 8007cf4:	20003c3c 	.word	0x20003c3c

08007cf8 <prvInitialiseNewTask>:
{
 8007cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cfc:	4681      	mov	r9, r0
 8007cfe:	460d      	mov	r5, r1
 8007d00:	4617      	mov	r7, r2
 8007d02:	469a      	mov	sl, r3
 8007d04:	9e08      	ldr	r6, [sp, #32]
 8007d06:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 8007d0a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007d0c:	0092      	lsls	r2, r2, #2
 8007d0e:	21a5      	movs	r1, #165	; 0xa5
 8007d10:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8007d12:	f002 fe8e 	bl	800aa32 <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007d16:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007d18:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
 8007d1c:	3a01      	subs	r2, #1
 8007d1e:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007d22:	f027 0707 	bic.w	r7, r7, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d26:	2300      	movs	r3, #0
 8007d28:	2b0f      	cmp	r3, #15
 8007d2a:	d807      	bhi.n	8007d3c <prvInitialiseNewTask+0x44>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d2c:	5ce9      	ldrb	r1, [r5, r3]
 8007d2e:	18e2      	adds	r2, r4, r3
 8007d30:	f882 1034 	strb.w	r1, [r2, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
 8007d34:	5cea      	ldrb	r2, [r5, r3]
 8007d36:	b10a      	cbz	r2, 8007d3c <prvInitialiseNewTask+0x44>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d38:	3301      	adds	r3, #1
 8007d3a:	e7f5      	b.n	8007d28 <prvInitialiseNewTask+0x30>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d42:	2e37      	cmp	r6, #55	; 0x37
 8007d44:	d900      	bls.n	8007d48 <prvInitialiseNewTask+0x50>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d46:	2637      	movs	r6, #55	; 0x37
	pxNewTCB->uxPriority = uxPriority;
 8007d48:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8007d4a:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007d4c:	2500      	movs	r5, #0
 8007d4e:	6525      	str	r5, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d50:	1d20      	adds	r0, r4, #4
 8007d52:	f7fe ffe0 	bl	8006d16 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d56:	f104 0018 	add.w	r0, r4, #24
 8007d5a:	f7fe ffdc 	bl	8006d16 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d5e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d60:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
 8007d64:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d66:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
 8007d68:	6565      	str	r5, [r4, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d6a:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007d6e:	4652      	mov	r2, sl
 8007d70:	4649      	mov	r1, r9
 8007d72:	4638      	mov	r0, r7
 8007d74:	f7ff f84a 	bl	8006e0c <pxPortInitialiseStack>
 8007d78:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8007d7a:	f1b8 0f00 	cmp.w	r8, #0
 8007d7e:	d001      	beq.n	8007d84 <prvInitialiseNewTask+0x8c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007d80:	f8c8 4000 	str.w	r4, [r8]
}
 8007d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007d88 <prvInitialiseTaskLists>:
{
 8007d88:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d8a:	2400      	movs	r4, #0
 8007d8c:	e007      	b.n	8007d9e <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d8e:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8007d92:	0093      	lsls	r3, r2, #2
 8007d94:	480e      	ldr	r0, [pc, #56]	; (8007dd0 <prvInitialiseTaskLists+0x48>)
 8007d96:	4418      	add	r0, r3
 8007d98:	f7fe ffb2 	bl	8006d00 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d9c:	3401      	adds	r4, #1
 8007d9e:	2c37      	cmp	r4, #55	; 0x37
 8007da0:	d9f5      	bls.n	8007d8e <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
 8007da2:	4d0c      	ldr	r5, [pc, #48]	; (8007dd4 <prvInitialiseTaskLists+0x4c>)
 8007da4:	4628      	mov	r0, r5
 8007da6:	f7fe ffab 	bl	8006d00 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007daa:	4c0b      	ldr	r4, [pc, #44]	; (8007dd8 <prvInitialiseTaskLists+0x50>)
 8007dac:	4620      	mov	r0, r4
 8007dae:	f7fe ffa7 	bl	8006d00 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007db2:	480a      	ldr	r0, [pc, #40]	; (8007ddc <prvInitialiseTaskLists+0x54>)
 8007db4:	f7fe ffa4 	bl	8006d00 <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
 8007db8:	4809      	ldr	r0, [pc, #36]	; (8007de0 <prvInitialiseTaskLists+0x58>)
 8007dba:	f7fe ffa1 	bl	8006d00 <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
 8007dbe:	4809      	ldr	r0, [pc, #36]	; (8007de4 <prvInitialiseTaskLists+0x5c>)
 8007dc0:	f7fe ff9e 	bl	8006d00 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8007dc4:	4b08      	ldr	r3, [pc, #32]	; (8007de8 <prvInitialiseTaskLists+0x60>)
 8007dc6:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007dc8:	4b08      	ldr	r3, [pc, #32]	; (8007dec <prvInitialiseTaskLists+0x64>)
 8007dca:	601c      	str	r4, [r3, #0]
}
 8007dcc:	bd38      	pop	{r3, r4, r5, pc}
 8007dce:	bf00      	nop
 8007dd0:	2000379c 	.word	0x2000379c
 8007dd4:	20003c14 	.word	0x20003c14
 8007dd8:	20003c28 	.word	0x20003c28
 8007ddc:	20003c44 	.word	0x20003c44
 8007de0:	20003c70 	.word	0x20003c70
 8007de4:	20003c5c 	.word	0x20003c5c
 8007de8:	20003794 	.word	0x20003794
 8007dec:	20003798 	.word	0x20003798

08007df0 <prvAddNewTaskToReadyList>:
{
 8007df0:	b510      	push	{r4, lr}
 8007df2:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 8007df4:	f7ff f836 	bl	8006e64 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8007df8:	4a21      	ldr	r2, [pc, #132]	; (8007e80 <prvAddNewTaskToReadyList+0x90>)
 8007dfa:	6813      	ldr	r3, [r2, #0]
 8007dfc:	3301      	adds	r3, #1
 8007dfe:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007e00:	4b20      	ldr	r3, [pc, #128]	; (8007e84 <prvAddNewTaskToReadyList+0x94>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	b15b      	cbz	r3, 8007e1e <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
 8007e06:	4b20      	ldr	r3, [pc, #128]	; (8007e88 <prvAddNewTaskToReadyList+0x98>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	b96b      	cbnz	r3, 8007e28 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e0c:	4b1d      	ldr	r3, [pc, #116]	; (8007e84 <prvAddNewTaskToReadyList+0x94>)
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e12:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d807      	bhi.n	8007e28 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
 8007e18:	4b1a      	ldr	r3, [pc, #104]	; (8007e84 <prvAddNewTaskToReadyList+0x94>)
 8007e1a:	601c      	str	r4, [r3, #0]
 8007e1c:	e004      	b.n	8007e28 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
 8007e1e:	4b19      	ldr	r3, [pc, #100]	; (8007e84 <prvAddNewTaskToReadyList+0x94>)
 8007e20:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007e22:	6813      	ldr	r3, [r2, #0]
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	d027      	beq.n	8007e78 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
 8007e28:	4a18      	ldr	r2, [pc, #96]	; (8007e8c <prvAddNewTaskToReadyList+0x9c>)
 8007e2a:	6813      	ldr	r3, [r2, #0]
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007e30:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8007e32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007e34:	4a16      	ldr	r2, [pc, #88]	; (8007e90 <prvAddNewTaskToReadyList+0xa0>)
 8007e36:	6812      	ldr	r2, [r2, #0]
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d901      	bls.n	8007e40 <prvAddNewTaskToReadyList+0x50>
 8007e3c:	4a14      	ldr	r2, [pc, #80]	; (8007e90 <prvAddNewTaskToReadyList+0xa0>)
 8007e3e:	6013      	str	r3, [r2, #0]
 8007e40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007e44:	009a      	lsls	r2, r3, #2
 8007e46:	1d21      	adds	r1, r4, #4
 8007e48:	4812      	ldr	r0, [pc, #72]	; (8007e94 <prvAddNewTaskToReadyList+0xa4>)
 8007e4a:	4410      	add	r0, r2
 8007e4c:	f7fe ff66 	bl	8006d1c <vListInsertEnd>
	taskEXIT_CRITICAL();
 8007e50:	f7ff f82a 	bl	8006ea8 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 8007e54:	4b0c      	ldr	r3, [pc, #48]	; (8007e88 <prvAddNewTaskToReadyList+0x98>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	b16b      	cbz	r3, 8007e76 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e5a:	4b0a      	ldr	r3, [pc, #40]	; (8007e84 <prvAddNewTaskToReadyList+0x94>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007e60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d207      	bcs.n	8007e76 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
 8007e66:	4b0c      	ldr	r3, [pc, #48]	; (8007e98 <prvAddNewTaskToReadyList+0xa8>)
 8007e68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e6c:	601a      	str	r2, [r3, #0]
 8007e6e:	f3bf 8f4f 	dsb	sy
 8007e72:	f3bf 8f6f 	isb	sy
}
 8007e76:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
 8007e78:	f7ff ff86 	bl	8007d88 <prvInitialiseTaskLists>
 8007e7c:	e7d4      	b.n	8007e28 <prvAddNewTaskToReadyList+0x38>
 8007e7e:	bf00      	nop
 8007e80:	20003bfc 	.word	0x20003bfc
 8007e84:	20003790 	.word	0x20003790
 8007e88:	20003c58 	.word	0x20003c58
 8007e8c:	20003c0c 	.word	0x20003c0c
 8007e90:	20003c10 	.word	0x20003c10
 8007e94:	2000379c 	.word	0x2000379c
 8007e98:	e000ed04 	.word	0xe000ed04

08007e9c <prvDeleteTCB>:
	{
 8007e9c:	b510      	push	{r4, lr}
 8007e9e:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007ea0:	f890 3059 	ldrb.w	r3, [r0, #89]	; 0x59
 8007ea4:	b933      	cbnz	r3, 8007eb4 <prvDeleteTCB+0x18>
				vPortFree( pxTCB->pxStack );
 8007ea6:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8007ea8:	f7fe fef2 	bl	8006c90 <vPortFree>
				vPortFree( pxTCB );
 8007eac:	4620      	mov	r0, r4
 8007eae:	f7fe feef 	bl	8006c90 <vPortFree>
	}
 8007eb2:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d00a      	beq.n	8007ece <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007eb8:	2b02      	cmp	r3, #2
 8007eba:	d0fa      	beq.n	8007eb2 <prvDeleteTCB+0x16>
 8007ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	e7fe      	b.n	8007ecc <prvDeleteTCB+0x30>
				vPortFree( pxTCB );
 8007ece:	f7fe fedf 	bl	8006c90 <vPortFree>
 8007ed2:	e7ee      	b.n	8007eb2 <prvDeleteTCB+0x16>

08007ed4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ed4:	4b0f      	ldr	r3, [pc, #60]	; (8007f14 <prvCheckTasksWaitingTermination+0x40>)
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	b1d3      	cbz	r3, 8007f10 <prvCheckTasksWaitingTermination+0x3c>
{
 8007eda:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
 8007edc:	f7fe ffc2 	bl	8006e64 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007ee0:	4b0d      	ldr	r3, [pc, #52]	; (8007f18 <prvCheckTasksWaitingTermination+0x44>)
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ee6:	1d20      	adds	r0, r4, #4
 8007ee8:	f7fe ff3e 	bl	8006d68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007eec:	4a0b      	ldr	r2, [pc, #44]	; (8007f1c <prvCheckTasksWaitingTermination+0x48>)
 8007eee:	6813      	ldr	r3, [r2, #0]
 8007ef0:	3b01      	subs	r3, #1
 8007ef2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ef4:	4a07      	ldr	r2, [pc, #28]	; (8007f14 <prvCheckTasksWaitingTermination+0x40>)
 8007ef6:	6813      	ldr	r3, [r2, #0]
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
 8007efc:	f7fe ffd4 	bl	8006ea8 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8007f00:	4620      	mov	r0, r4
 8007f02:	f7ff ffcb 	bl	8007e9c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007f06:	4b03      	ldr	r3, [pc, #12]	; (8007f14 <prvCheckTasksWaitingTermination+0x40>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d1e6      	bne.n	8007edc <prvCheckTasksWaitingTermination+0x8>
}
 8007f0e:	bd10      	pop	{r4, pc}
 8007f10:	4770      	bx	lr
 8007f12:	bf00      	nop
 8007f14:	20003c00 	.word	0x20003c00
 8007f18:	20003c70 	.word	0x20003c70
 8007f1c:	20003bfc 	.word	0x20003bfc

08007f20 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007f20:	b570      	push	{r4, r5, r6, lr}
 8007f22:	4604      	mov	r4, r0
 8007f24:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007f26:	4b17      	ldr	r3, [pc, #92]	; (8007f84 <prvAddCurrentTaskToDelayedList+0x64>)
 8007f28:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f2a:	4b17      	ldr	r3, [pc, #92]	; (8007f88 <prvAddCurrentTaskToDelayedList+0x68>)
 8007f2c:	6818      	ldr	r0, [r3, #0]
 8007f2e:	3004      	adds	r0, #4
 8007f30:	f7fe ff1a 	bl	8006d68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f34:	f1b4 3fff 	cmp.w	r4, #4294967295
 8007f38:	d013      	beq.n	8007f62 <prvAddCurrentTaskToDelayedList+0x42>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007f3a:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007f3c:	4b12      	ldr	r3, [pc, #72]	; (8007f88 <prvAddCurrentTaskToDelayedList+0x68>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
 8007f42:	42a5      	cmp	r5, r4
 8007f44:	d816      	bhi.n	8007f74 <prvAddCurrentTaskToDelayedList+0x54>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f46:	4b11      	ldr	r3, [pc, #68]	; (8007f8c <prvAddCurrentTaskToDelayedList+0x6c>)
 8007f48:	6818      	ldr	r0, [r3, #0]
 8007f4a:	4b0f      	ldr	r3, [pc, #60]	; (8007f88 <prvAddCurrentTaskToDelayedList+0x68>)
 8007f4c:	6819      	ldr	r1, [r3, #0]
 8007f4e:	3104      	adds	r1, #4
 8007f50:	f7fe fef0 	bl	8006d34 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f54:	4b0e      	ldr	r3, [pc, #56]	; (8007f90 <prvAddCurrentTaskToDelayedList+0x70>)
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	42a3      	cmp	r3, r4
 8007f5a:	d912      	bls.n	8007f82 <prvAddCurrentTaskToDelayedList+0x62>
				{
					xNextTaskUnblockTime = xTimeToWake;
 8007f5c:	4b0c      	ldr	r3, [pc, #48]	; (8007f90 <prvAddCurrentTaskToDelayedList+0x70>)
 8007f5e:	601c      	str	r4, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007f60:	e00f      	b.n	8007f82 <prvAddCurrentTaskToDelayedList+0x62>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007f62:	2e00      	cmp	r6, #0
 8007f64:	d0e9      	beq.n	8007f3a <prvAddCurrentTaskToDelayedList+0x1a>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f66:	4b08      	ldr	r3, [pc, #32]	; (8007f88 <prvAddCurrentTaskToDelayedList+0x68>)
 8007f68:	6819      	ldr	r1, [r3, #0]
 8007f6a:	3104      	adds	r1, #4
 8007f6c:	4809      	ldr	r0, [pc, #36]	; (8007f94 <prvAddCurrentTaskToDelayedList+0x74>)
 8007f6e:	f7fe fed5 	bl	8006d1c <vListInsertEnd>
 8007f72:	e006      	b.n	8007f82 <prvAddCurrentTaskToDelayedList+0x62>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f74:	4b08      	ldr	r3, [pc, #32]	; (8007f98 <prvAddCurrentTaskToDelayedList+0x78>)
 8007f76:	6818      	ldr	r0, [r3, #0]
 8007f78:	4b03      	ldr	r3, [pc, #12]	; (8007f88 <prvAddCurrentTaskToDelayedList+0x68>)
 8007f7a:	6819      	ldr	r1, [r3, #0]
 8007f7c:	3104      	adds	r1, #4
 8007f7e:	f7fe fed9 	bl	8006d34 <vListInsert>
}
 8007f82:	bd70      	pop	{r4, r5, r6, pc}
 8007f84:	20003c84 	.word	0x20003c84
 8007f88:	20003790 	.word	0x20003790
 8007f8c:	20003794 	.word	0x20003794
 8007f90:	20003c3c 	.word	0x20003c3c
 8007f94:	20003c5c 	.word	0x20003c5c
 8007f98:	20003798 	.word	0x20003798

08007f9c <xTaskCreateStatic>:
	{
 8007f9c:	b570      	push	{r4, r5, r6, lr}
 8007f9e:	b086      	sub	sp, #24
 8007fa0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007fa2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8007fa4:	b945      	cbnz	r5, 8007fb8 <xTaskCreateStatic+0x1c>
 8007fa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007faa:	f383 8811 	msr	BASEPRI, r3
 8007fae:	f3bf 8f6f 	isb	sy
 8007fb2:	f3bf 8f4f 	dsb	sy
 8007fb6:	e7fe      	b.n	8007fb6 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8007fb8:	b944      	cbnz	r4, 8007fcc <xTaskCreateStatic+0x30>
 8007fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	e7fe      	b.n	8007fca <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8007fcc:	265c      	movs	r6, #92	; 0x5c
 8007fce:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007fd0:	9e04      	ldr	r6, [sp, #16]
 8007fd2:	2e5c      	cmp	r6, #92	; 0x5c
 8007fd4:	d008      	beq.n	8007fe8 <xTaskCreateStatic+0x4c>
 8007fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fda:	f383 8811 	msr	BASEPRI, r3
 8007fde:	f3bf 8f6f 	isb	sy
 8007fe2:	f3bf 8f4f 	dsb	sy
 8007fe6:	e7fe      	b.n	8007fe6 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007fe8:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007fea:	2502      	movs	r5, #2
 8007fec:	f884 5059 	strb.w	r5, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007ff0:	2500      	movs	r5, #0
 8007ff2:	9503      	str	r5, [sp, #12]
 8007ff4:	9402      	str	r4, [sp, #8]
 8007ff6:	ad05      	add	r5, sp, #20
 8007ff8:	9501      	str	r5, [sp, #4]
 8007ffa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007ffc:	9500      	str	r5, [sp, #0]
 8007ffe:	f7ff fe7b 	bl	8007cf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008002:	4620      	mov	r0, r4
 8008004:	f7ff fef4 	bl	8007df0 <prvAddNewTaskToReadyList>
	}
 8008008:	9805      	ldr	r0, [sp, #20]
 800800a:	b006      	add	sp, #24
 800800c:	bd70      	pop	{r4, r5, r6, pc}

0800800e <xTaskCreate>:
	{
 800800e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008012:	b085      	sub	sp, #20
 8008014:	4607      	mov	r7, r0
 8008016:	4688      	mov	r8, r1
 8008018:	4615      	mov	r5, r2
 800801a:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800801c:	0090      	lsls	r0, r2, #2
 800801e:	f7fe fdb3 	bl	8006b88 <pvPortMalloc>
			if( pxStack != NULL )
 8008022:	b308      	cbz	r0, 8008068 <xTaskCreate+0x5a>
 8008024:	4606      	mov	r6, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008026:	205c      	movs	r0, #92	; 0x5c
 8008028:	f7fe fdae 	bl	8006b88 <pvPortMalloc>
				if( pxNewTCB != NULL )
 800802c:	4604      	mov	r4, r0
 800802e:	b1b8      	cbz	r0, 8008060 <xTaskCreate+0x52>
					pxNewTCB->pxStack = pxStack;
 8008030:	6306      	str	r6, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
 8008032:	b1e4      	cbz	r4, 800806e <xTaskCreate+0x60>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008034:	2300      	movs	r3, #0
 8008036:	f884 3059 	strb.w	r3, [r4, #89]	; 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800803a:	9303      	str	r3, [sp, #12]
 800803c:	9402      	str	r4, [sp, #8]
 800803e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008040:	9301      	str	r3, [sp, #4]
 8008042:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	464b      	mov	r3, r9
 8008048:	462a      	mov	r2, r5
 800804a:	4641      	mov	r1, r8
 800804c:	4638      	mov	r0, r7
 800804e:	f7ff fe53 	bl	8007cf8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008052:	4620      	mov	r0, r4
 8008054:	f7ff fecc 	bl	8007df0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008058:	2001      	movs	r0, #1
	}
 800805a:	b005      	add	sp, #20
 800805c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 8008060:	4630      	mov	r0, r6
 8008062:	f7fe fe15 	bl	8006c90 <vPortFree>
 8008066:	e7e4      	b.n	8008032 <xTaskCreate+0x24>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008068:	f04f 30ff 	mov.w	r0, #4294967295
 800806c:	e7f5      	b.n	800805a <xTaskCreate+0x4c>
 800806e:	f04f 30ff 	mov.w	r0, #4294967295
		return xReturn;
 8008072:	e7f2      	b.n	800805a <xTaskCreate+0x4c>

08008074 <vTaskStartScheduler>:
{
 8008074:	b510      	push	{r4, lr}
 8008076:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008078:	2400      	movs	r4, #0
 800807a:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800807c:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800807e:	aa07      	add	r2, sp, #28
 8008080:	a906      	add	r1, sp, #24
 8008082:	a805      	add	r0, sp, #20
 8008084:	f7fe fd08 	bl	8006a98 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008088:	9b05      	ldr	r3, [sp, #20]
 800808a:	9302      	str	r3, [sp, #8]
 800808c:	9b06      	ldr	r3, [sp, #24]
 800808e:	9301      	str	r3, [sp, #4]
 8008090:	9400      	str	r4, [sp, #0]
 8008092:	4623      	mov	r3, r4
 8008094:	9a07      	ldr	r2, [sp, #28]
 8008096:	4917      	ldr	r1, [pc, #92]	; (80080f4 <vTaskStartScheduler+0x80>)
 8008098:	4817      	ldr	r0, [pc, #92]	; (80080f8 <vTaskStartScheduler+0x84>)
 800809a:	f7ff ff7f 	bl	8007f9c <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 800809e:	b140      	cbz	r0, 80080b2 <vTaskStartScheduler+0x3e>
			xReturn = xTimerCreateTimerTask();
 80080a0:	f000 fdb8 	bl	8008c14 <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80080a4:	2801      	cmp	r0, #1
 80080a6:	d006      	beq.n	80080b6 <vTaskStartScheduler+0x42>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80080a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80080ac:	d018      	beq.n	80080e0 <vTaskStartScheduler+0x6c>
}
 80080ae:	b008      	add	sp, #32
 80080b0:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 80080b2:	2000      	movs	r0, #0
 80080b4:	e7f6      	b.n	80080a4 <vTaskStartScheduler+0x30>
 80080b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80080c6:	4b0d      	ldr	r3, [pc, #52]	; (80080fc <vTaskStartScheduler+0x88>)
 80080c8:	f04f 32ff 	mov.w	r2, #4294967295
 80080cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80080ce:	4b0c      	ldr	r3, [pc, #48]	; (8008100 <vTaskStartScheduler+0x8c>)
 80080d0:	2201      	movs	r2, #1
 80080d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80080d4:	4b0b      	ldr	r3, [pc, #44]	; (8008104 <vTaskStartScheduler+0x90>)
 80080d6:	2200      	movs	r2, #0
 80080d8:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80080da:	f7fe ff49 	bl	8006f70 <xPortStartScheduler>
 80080de:	e7e6      	b.n	80080ae <vTaskStartScheduler+0x3a>
 80080e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e4:	f383 8811 	msr	BASEPRI, r3
 80080e8:	f3bf 8f6f 	isb	sy
 80080ec:	f3bf 8f4f 	dsb	sy
 80080f0:	e7fe      	b.n	80080f0 <vTaskStartScheduler+0x7c>
 80080f2:	bf00      	nop
 80080f4:	0800ac08 	.word	0x0800ac08
 80080f8:	080083b1 	.word	0x080083b1
 80080fc:	20003c3c 	.word	0x20003c3c
 8008100:	20003c58 	.word	0x20003c58
 8008104:	20003c84 	.word	0x20003c84

08008108 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8008108:	4a02      	ldr	r2, [pc, #8]	; (8008114 <vTaskSuspendAll+0xc>)
 800810a:	6813      	ldr	r3, [r2, #0]
 800810c:	3301      	adds	r3, #1
 800810e:	6013      	str	r3, [r2, #0]
}
 8008110:	4770      	bx	lr
 8008112:	bf00      	nop
 8008114:	20003c08 	.word	0x20003c08

08008118 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8008118:	4b01      	ldr	r3, [pc, #4]	; (8008120 <xTaskGetTickCount+0x8>)
 800811a:	6818      	ldr	r0, [r3, #0]
}
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	20003c84 	.word	0x20003c84

08008124 <vTaskStepTick>:
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8008124:	4b0a      	ldr	r3, [pc, #40]	; (8008150 <vTaskStepTick+0x2c>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4403      	add	r3, r0
 800812a:	4a0a      	ldr	r2, [pc, #40]	; (8008154 <vTaskStepTick+0x30>)
 800812c:	6812      	ldr	r2, [r2, #0]
 800812e:	4293      	cmp	r3, r2
 8008130:	d908      	bls.n	8008144 <vTaskStepTick+0x20>
 8008132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008136:	f383 8811 	msr	BASEPRI, r3
 800813a:	f3bf 8f6f 	isb	sy
 800813e:	f3bf 8f4f 	dsb	sy
 8008142:	e7fe      	b.n	8008142 <vTaskStepTick+0x1e>
		xTickCount += xTicksToJump;
 8008144:	4a02      	ldr	r2, [pc, #8]	; (8008150 <vTaskStepTick+0x2c>)
 8008146:	6813      	ldr	r3, [r2, #0]
 8008148:	4403      	add	r3, r0
 800814a:	6013      	str	r3, [r2, #0]
	}
 800814c:	4770      	bx	lr
 800814e:	bf00      	nop
 8008150:	20003c84 	.word	0x20003c84
 8008154:	20003c3c 	.word	0x20003c3c

08008158 <xTaskIncrementTick>:
{
 8008158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800815a:	4b3a      	ldr	r3, [pc, #232]	; (8008244 <xTaskIncrementTick+0xec>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d164      	bne.n	800822c <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008162:	4b39      	ldr	r3, [pc, #228]	; (8008248 <xTaskIncrementTick+0xf0>)
 8008164:	681d      	ldr	r5, [r3, #0]
 8008166:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
 8008168:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800816a:	b9c5      	cbnz	r5, 800819e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800816c:	4b37      	ldr	r3, [pc, #220]	; (800824c <xTaskIncrementTick+0xf4>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	b143      	cbz	r3, 8008186 <xTaskIncrementTick+0x2e>
 8008174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008178:	f383 8811 	msr	BASEPRI, r3
 800817c:	f3bf 8f6f 	isb	sy
 8008180:	f3bf 8f4f 	dsb	sy
 8008184:	e7fe      	b.n	8008184 <xTaskIncrementTick+0x2c>
 8008186:	4a31      	ldr	r2, [pc, #196]	; (800824c <xTaskIncrementTick+0xf4>)
 8008188:	6811      	ldr	r1, [r2, #0]
 800818a:	4b31      	ldr	r3, [pc, #196]	; (8008250 <xTaskIncrementTick+0xf8>)
 800818c:	6818      	ldr	r0, [r3, #0]
 800818e:	6010      	str	r0, [r2, #0]
 8008190:	6019      	str	r1, [r3, #0]
 8008192:	4a30      	ldr	r2, [pc, #192]	; (8008254 <xTaskIncrementTick+0xfc>)
 8008194:	6813      	ldr	r3, [r2, #0]
 8008196:	3301      	adds	r3, #1
 8008198:	6013      	str	r3, [r2, #0]
 800819a:	f7ff fd97 	bl	8007ccc <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800819e:	4b2e      	ldr	r3, [pc, #184]	; (8008258 <xTaskIncrementTick+0x100>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	42ab      	cmp	r3, r5
 80081a4:	d938      	bls.n	8008218 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
 80081a6:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80081a8:	4b2c      	ldr	r3, [pc, #176]	; (800825c <xTaskIncrementTick+0x104>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ae:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80081b2:	009a      	lsls	r2, r3, #2
 80081b4:	4b2a      	ldr	r3, [pc, #168]	; (8008260 <xTaskIncrementTick+0x108>)
 80081b6:	589b      	ldr	r3, [r3, r2]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	d93c      	bls.n	8008236 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
 80081bc:	2401      	movs	r4, #1
 80081be:	e03a      	b.n	8008236 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
 80081c0:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80081c2:	4b22      	ldr	r3, [pc, #136]	; (800824c <xTaskIncrementTick+0xf4>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	b343      	cbz	r3, 800821c <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80081ca:	4b20      	ldr	r3, [pc, #128]	; (800824c <xTaskIncrementTick+0xf4>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80081d2:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
 80081d4:	429d      	cmp	r5, r3
 80081d6:	d326      	bcc.n	8008226 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80081d8:	1d37      	adds	r7, r6, #4
 80081da:	4638      	mov	r0, r7
 80081dc:	f7fe fdc4 	bl	8006d68 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80081e0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80081e2:	b11b      	cbz	r3, 80081ec <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80081e4:	f106 0018 	add.w	r0, r6, #24
 80081e8:	f7fe fdbe 	bl	8006d68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80081ec:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80081ee:	4a1d      	ldr	r2, [pc, #116]	; (8008264 <xTaskIncrementTick+0x10c>)
 80081f0:	6812      	ldr	r2, [r2, #0]
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d901      	bls.n	80081fa <xTaskIncrementTick+0xa2>
 80081f6:	4a1b      	ldr	r2, [pc, #108]	; (8008264 <xTaskIncrementTick+0x10c>)
 80081f8:	6013      	str	r3, [r2, #0]
 80081fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80081fe:	009a      	lsls	r2, r3, #2
 8008200:	4639      	mov	r1, r7
 8008202:	4817      	ldr	r0, [pc, #92]	; (8008260 <xTaskIncrementTick+0x108>)
 8008204:	4410      	add	r0, r2
 8008206:	f7fe fd89 	bl	8006d1c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800820a:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800820c:	4b13      	ldr	r3, [pc, #76]	; (800825c <xTaskIncrementTick+0x104>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008212:	429a      	cmp	r2, r3
 8008214:	d2d4      	bcs.n	80081c0 <xTaskIncrementTick+0x68>
 8008216:	e7d4      	b.n	80081c2 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
 8008218:	2400      	movs	r4, #0
 800821a:	e7d2      	b.n	80081c2 <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800821c:	4b0e      	ldr	r3, [pc, #56]	; (8008258 <xTaskIncrementTick+0x100>)
 800821e:	f04f 32ff 	mov.w	r2, #4294967295
 8008222:	601a      	str	r2, [r3, #0]
					break;
 8008224:	e7c0      	b.n	80081a8 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
 8008226:	4a0c      	ldr	r2, [pc, #48]	; (8008258 <xTaskIncrementTick+0x100>)
 8008228:	6013      	str	r3, [r2, #0]
						break;
 800822a:	e7bd      	b.n	80081a8 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
 800822c:	4a0e      	ldr	r2, [pc, #56]	; (8008268 <xTaskIncrementTick+0x110>)
 800822e:	6813      	ldr	r3, [r2, #0]
 8008230:	3301      	adds	r3, #1
 8008232:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8008234:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
 8008236:	4b0d      	ldr	r3, [pc, #52]	; (800826c <xTaskIncrementTick+0x114>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	b103      	cbz	r3, 800823e <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
 800823c:	2401      	movs	r4, #1
}
 800823e:	4620      	mov	r0, r4
 8008240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008242:	bf00      	nop
 8008244:	20003c08 	.word	0x20003c08
 8008248:	20003c84 	.word	0x20003c84
 800824c:	20003794 	.word	0x20003794
 8008250:	20003798 	.word	0x20003798
 8008254:	20003c40 	.word	0x20003c40
 8008258:	20003c3c 	.word	0x20003c3c
 800825c:	20003790 	.word	0x20003790
 8008260:	2000379c 	.word	0x2000379c
 8008264:	20003c10 	.word	0x20003c10
 8008268:	20003c04 	.word	0x20003c04
 800826c:	20003c88 	.word	0x20003c88

08008270 <xTaskResumeAll>:
{
 8008270:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
 8008272:	4b33      	ldr	r3, [pc, #204]	; (8008340 <xTaskResumeAll+0xd0>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	b943      	cbnz	r3, 800828a <xTaskResumeAll+0x1a>
 8008278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	e7fe      	b.n	8008288 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
 800828a:	f7fe fdeb 	bl	8006e64 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800828e:	4b2c      	ldr	r3, [pc, #176]	; (8008340 <xTaskResumeAll+0xd0>)
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	3a01      	subs	r2, #1
 8008294:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	2b00      	cmp	r3, #0
 800829a:	d14d      	bne.n	8008338 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800829c:	4b29      	ldr	r3, [pc, #164]	; (8008344 <xTaskResumeAll+0xd4>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	b923      	cbnz	r3, 80082ac <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
 80082a2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80082a4:	f7fe fe00 	bl	8006ea8 <vPortExitCritical>
}
 80082a8:	4620      	mov	r0, r4
 80082aa:	bd38      	pop	{r3, r4, r5, pc}
TCB_t *pxTCB = NULL;
 80082ac:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80082ae:	4b26      	ldr	r3, [pc, #152]	; (8008348 <xTaskResumeAll+0xd8>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	b31b      	cbz	r3, 80082fc <xTaskResumeAll+0x8c>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80082b4:	4b24      	ldr	r3, [pc, #144]	; (8008348 <xTaskResumeAll+0xd8>)
 80082b6:	68db      	ldr	r3, [r3, #12]
 80082b8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80082ba:	f104 0018 	add.w	r0, r4, #24
 80082be:	f7fe fd53 	bl	8006d68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80082c2:	1d25      	adds	r5, r4, #4
 80082c4:	4628      	mov	r0, r5
 80082c6:	f7fe fd4f 	bl	8006d68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80082ca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80082cc:	4a1f      	ldr	r2, [pc, #124]	; (800834c <xTaskResumeAll+0xdc>)
 80082ce:	6812      	ldr	r2, [r2, #0]
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d901      	bls.n	80082d8 <xTaskResumeAll+0x68>
 80082d4:	4a1d      	ldr	r2, [pc, #116]	; (800834c <xTaskResumeAll+0xdc>)
 80082d6:	6013      	str	r3, [r2, #0]
 80082d8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80082dc:	009a      	lsls	r2, r3, #2
 80082de:	4629      	mov	r1, r5
 80082e0:	481b      	ldr	r0, [pc, #108]	; (8008350 <xTaskResumeAll+0xe0>)
 80082e2:	4410      	add	r0, r2
 80082e4:	f7fe fd1a 	bl	8006d1c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80082e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80082ea:	4b1a      	ldr	r3, [pc, #104]	; (8008354 <xTaskResumeAll+0xe4>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d3dc      	bcc.n	80082ae <xTaskResumeAll+0x3e>
						xYieldPending = pdTRUE;
 80082f4:	4b18      	ldr	r3, [pc, #96]	; (8008358 <xTaskResumeAll+0xe8>)
 80082f6:	2201      	movs	r2, #1
 80082f8:	601a      	str	r2, [r3, #0]
 80082fa:	e7d8      	b.n	80082ae <xTaskResumeAll+0x3e>
				if( pxTCB != NULL )
 80082fc:	b10c      	cbz	r4, 8008302 <xTaskResumeAll+0x92>
					prvResetNextTaskUnblockTime();
 80082fe:	f7ff fce5 	bl	8007ccc <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008302:	4b16      	ldr	r3, [pc, #88]	; (800835c <xTaskResumeAll+0xec>)
 8008304:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008306:	b154      	cbz	r4, 800831e <xTaskResumeAll+0xae>
							if( xTaskIncrementTick() != pdFALSE )
 8008308:	f7ff ff26 	bl	8008158 <xTaskIncrementTick>
 800830c:	b110      	cbz	r0, 8008314 <xTaskResumeAll+0xa4>
								xYieldPending = pdTRUE;
 800830e:	4b12      	ldr	r3, [pc, #72]	; (8008358 <xTaskResumeAll+0xe8>)
 8008310:	2201      	movs	r2, #1
 8008312:	601a      	str	r2, [r3, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008314:	3c01      	subs	r4, #1
 8008316:	d1f7      	bne.n	8008308 <xTaskResumeAll+0x98>
						uxPendedTicks = 0;
 8008318:	4b10      	ldr	r3, [pc, #64]	; (800835c <xTaskResumeAll+0xec>)
 800831a:	2200      	movs	r2, #0
 800831c:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
 800831e:	4b0e      	ldr	r3, [pc, #56]	; (8008358 <xTaskResumeAll+0xe8>)
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	b15b      	cbz	r3, 800833c <xTaskResumeAll+0xcc>
					taskYIELD_IF_USING_PREEMPTION();
 8008324:	4b0e      	ldr	r3, [pc, #56]	; (8008360 <xTaskResumeAll+0xf0>)
 8008326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800832a:	601a      	str	r2, [r3, #0]
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008334:	2401      	movs	r4, #1
 8008336:	e7b5      	b.n	80082a4 <xTaskResumeAll+0x34>
BaseType_t xAlreadyYielded = pdFALSE;
 8008338:	2400      	movs	r4, #0
 800833a:	e7b3      	b.n	80082a4 <xTaskResumeAll+0x34>
 800833c:	2400      	movs	r4, #0
 800833e:	e7b1      	b.n	80082a4 <xTaskResumeAll+0x34>
 8008340:	20003c08 	.word	0x20003c08
 8008344:	20003bfc 	.word	0x20003bfc
 8008348:	20003c44 	.word	0x20003c44
 800834c:	20003c10 	.word	0x20003c10
 8008350:	2000379c 	.word	0x2000379c
 8008354:	20003790 	.word	0x20003790
 8008358:	20003c88 	.word	0x20003c88
 800835c:	20003c04 	.word	0x20003c04
 8008360:	e000ed04 	.word	0xe000ed04

08008364 <vTaskDelay>:
	{
 8008364:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008366:	b1a8      	cbz	r0, 8008394 <vTaskDelay+0x30>
 8008368:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
 800836a:	4b0f      	ldr	r3, [pc, #60]	; (80083a8 <vTaskDelay+0x44>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	b143      	cbz	r3, 8008382 <vTaskDelay+0x1e>
 8008370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008374:	f383 8811 	msr	BASEPRI, r3
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	e7fe      	b.n	8008380 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8008382:	f7ff fec1 	bl	8008108 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008386:	2100      	movs	r1, #0
 8008388:	4620      	mov	r0, r4
 800838a:	f7ff fdc9 	bl	8007f20 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 800838e:	f7ff ff6f 	bl	8008270 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8008392:	b938      	cbnz	r0, 80083a4 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
 8008394:	4b05      	ldr	r3, [pc, #20]	; (80083ac <vTaskDelay+0x48>)
 8008396:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800839a:	601a      	str	r2, [r3, #0]
 800839c:	f3bf 8f4f 	dsb	sy
 80083a0:	f3bf 8f6f 	isb	sy
	}
 80083a4:	bd10      	pop	{r4, pc}
 80083a6:	bf00      	nop
 80083a8:	20003c08 	.word	0x20003c08
 80083ac:	e000ed04 	.word	0xe000ed04

080083b0 <prvIdleTask>:
{
 80083b0:	b508      	push	{r3, lr}
 80083b2:	e003      	b.n	80083bc <prvIdleTask+0xc>
			xExpectedIdleTime = prvGetExpectedIdleTime();
 80083b4:	f7ff fc64 	bl	8007c80 <prvGetExpectedIdleTime>
			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80083b8:	2801      	cmp	r0, #1
 80083ba:	d80e      	bhi.n	80083da <prvIdleTask+0x2a>
		prvCheckTasksWaitingTermination();
 80083bc:	f7ff fd8a 	bl	8007ed4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80083c0:	4b13      	ldr	r3, [pc, #76]	; (8008410 <prvIdleTask+0x60>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d9f5      	bls.n	80083b4 <prvIdleTask+0x4>
				taskYIELD();
 80083c8:	4b12      	ldr	r3, [pc, #72]	; (8008414 <prvIdleTask+0x64>)
 80083ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ce:	601a      	str	r2, [r3, #0]
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	f3bf 8f6f 	isb	sy
 80083d8:	e7ec      	b.n	80083b4 <prvIdleTask+0x4>
				vTaskSuspendAll();
 80083da:	f7ff fe95 	bl	8008108 <vTaskSuspendAll>
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 80083de:	4b0e      	ldr	r3, [pc, #56]	; (8008418 <prvIdleTask+0x68>)
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	4b0e      	ldr	r3, [pc, #56]	; (800841c <prvIdleTask+0x6c>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	429a      	cmp	r2, r3
 80083e8:	d308      	bcc.n	80083fc <prvIdleTask+0x4c>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 80083ea:	f7ff fc49 	bl	8007c80 <prvGetExpectedIdleTime>
					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 80083ee:	2801      	cmp	r0, #1
 80083f0:	d901      	bls.n	80083f6 <prvIdleTask+0x46>
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 80083f2:	f7f8 fb45 	bl	8000a80 <vPortSuppressTicksAndSleep>
				( void ) xTaskResumeAll();
 80083f6:	f7ff ff3b 	bl	8008270 <xTaskResumeAll>
 80083fa:	e7df      	b.n	80083bc <prvIdleTask+0xc>
 80083fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008400:	f383 8811 	msr	BASEPRI, r3
 8008404:	f3bf 8f6f 	isb	sy
 8008408:	f3bf 8f4f 	dsb	sy
 800840c:	e7fe      	b.n	800840c <prvIdleTask+0x5c>
 800840e:	bf00      	nop
 8008410:	2000379c 	.word	0x2000379c
 8008414:	e000ed04 	.word	0xe000ed04
 8008418:	20003c3c 	.word	0x20003c3c
 800841c:	20003c84 	.word	0x20003c84

08008420 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008420:	4b20      	ldr	r3, [pc, #128]	; (80084a4 <vTaskSwitchContext+0x84>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	b11b      	cbz	r3, 800842e <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
 8008426:	4b20      	ldr	r3, [pc, #128]	; (80084a8 <vTaskSwitchContext+0x88>)
 8008428:	2201      	movs	r2, #1
 800842a:	601a      	str	r2, [r3, #0]
 800842c:	4770      	bx	lr
		xYieldPending = pdFALSE;
 800842e:	4b1e      	ldr	r3, [pc, #120]	; (80084a8 <vTaskSwitchContext+0x88>)
 8008430:	2200      	movs	r2, #0
 8008432:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008434:	4b1d      	ldr	r3, [pc, #116]	; (80084ac <vTaskSwitchContext+0x8c>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800843c:	008a      	lsls	r2, r1, #2
 800843e:	491c      	ldr	r1, [pc, #112]	; (80084b0 <vTaskSwitchContext+0x90>)
 8008440:	588a      	ldr	r2, [r1, r2]
 8008442:	b95a      	cbnz	r2, 800845c <vTaskSwitchContext+0x3c>
 8008444:	b10b      	cbz	r3, 800844a <vTaskSwitchContext+0x2a>
 8008446:	3b01      	subs	r3, #1
 8008448:	e7f6      	b.n	8008438 <vTaskSwitchContext+0x18>
 800844a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	e7fe      	b.n	800845a <vTaskSwitchContext+0x3a>
{
 800845c:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800845e:	4608      	mov	r0, r1
 8008460:	009a      	lsls	r2, r3, #2
 8008462:	18d4      	adds	r4, r2, r3
 8008464:	00a1      	lsls	r1, r4, #2
 8008466:	4401      	add	r1, r0
 8008468:	684c      	ldr	r4, [r1, #4]
 800846a:	6864      	ldr	r4, [r4, #4]
 800846c:	604c      	str	r4, [r1, #4]
 800846e:	441a      	add	r2, r3
 8008470:	0091      	lsls	r1, r2, #2
 8008472:	3108      	adds	r1, #8
 8008474:	4408      	add	r0, r1
 8008476:	4284      	cmp	r4, r0
 8008478:	d00d      	beq.n	8008496 <vTaskSwitchContext+0x76>
 800847a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800847e:	0091      	lsls	r1, r2, #2
 8008480:	4a0b      	ldr	r2, [pc, #44]	; (80084b0 <vTaskSwitchContext+0x90>)
 8008482:	440a      	add	r2, r1
 8008484:	6852      	ldr	r2, [r2, #4]
 8008486:	68d1      	ldr	r1, [r2, #12]
 8008488:	4a0a      	ldr	r2, [pc, #40]	; (80084b4 <vTaskSwitchContext+0x94>)
 800848a:	6011      	str	r1, [r2, #0]
 800848c:	4a07      	ldr	r2, [pc, #28]	; (80084ac <vTaskSwitchContext+0x8c>)
 800848e:	6013      	str	r3, [r2, #0]
}
 8008490:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008494:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008496:	6861      	ldr	r1, [r4, #4]
 8008498:	4805      	ldr	r0, [pc, #20]	; (80084b0 <vTaskSwitchContext+0x90>)
 800849a:	2214      	movs	r2, #20
 800849c:	fb02 0203 	mla	r2, r2, r3, r0
 80084a0:	6051      	str	r1, [r2, #4]
 80084a2:	e7ea      	b.n	800847a <vTaskSwitchContext+0x5a>
 80084a4:	20003c08 	.word	0x20003c08
 80084a8:	20003c88 	.word	0x20003c88
 80084ac:	20003c10 	.word	0x20003c10
 80084b0:	2000379c 	.word	0x2000379c
 80084b4:	20003790 	.word	0x20003790

080084b8 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 80084b8:	b940      	cbnz	r0, 80084cc <vTaskPlaceOnEventList+0x14>
 80084ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084be:	f383 8811 	msr	BASEPRI, r3
 80084c2:	f3bf 8f6f 	isb	sy
 80084c6:	f3bf 8f4f 	dsb	sy
 80084ca:	e7fe      	b.n	80084ca <vTaskPlaceOnEventList+0x12>
{
 80084cc:	b510      	push	{r4, lr}
 80084ce:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084d0:	4b04      	ldr	r3, [pc, #16]	; (80084e4 <vTaskPlaceOnEventList+0x2c>)
 80084d2:	6819      	ldr	r1, [r3, #0]
 80084d4:	3118      	adds	r1, #24
 80084d6:	f7fe fc2d 	bl	8006d34 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084da:	2101      	movs	r1, #1
 80084dc:	4620      	mov	r0, r4
 80084de:	f7ff fd1f 	bl	8007f20 <prvAddCurrentTaskToDelayedList>
}
 80084e2:	bd10      	pop	{r4, pc}
 80084e4:	20003790 	.word	0x20003790

080084e8 <vTaskPlaceOnEventListRestricted>:
	{
 80084e8:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
 80084ea:	b940      	cbnz	r0, 80084fe <vTaskPlaceOnEventListRestricted+0x16>
 80084ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084f0:	f383 8811 	msr	BASEPRI, r3
 80084f4:	f3bf 8f6f 	isb	sy
 80084f8:	f3bf 8f4f 	dsb	sy
 80084fc:	e7fe      	b.n	80084fc <vTaskPlaceOnEventListRestricted+0x14>
 80084fe:	460c      	mov	r4, r1
 8008500:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008502:	4a06      	ldr	r2, [pc, #24]	; (800851c <vTaskPlaceOnEventListRestricted+0x34>)
 8008504:	6811      	ldr	r1, [r2, #0]
 8008506:	3118      	adds	r1, #24
 8008508:	f7fe fc08 	bl	8006d1c <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 800850c:	b10d      	cbz	r5, 8008512 <vTaskPlaceOnEventListRestricted+0x2a>
			xTicksToWait = portMAX_DELAY;
 800850e:	f04f 34ff 	mov.w	r4, #4294967295
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008512:	4629      	mov	r1, r5
 8008514:	4620      	mov	r0, r4
 8008516:	f7ff fd03 	bl	8007f20 <prvAddCurrentTaskToDelayedList>
	}
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	20003790 	.word	0x20003790

08008520 <xTaskRemoveFromEventList>:
{
 8008520:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008522:	68c3      	ldr	r3, [r0, #12]
 8008524:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8008526:	b944      	cbnz	r4, 800853a <xTaskRemoveFromEventList+0x1a>
 8008528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800852c:	f383 8811 	msr	BASEPRI, r3
 8008530:	f3bf 8f6f 	isb	sy
 8008534:	f3bf 8f4f 	dsb	sy
 8008538:	e7fe      	b.n	8008538 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800853a:	f104 0518 	add.w	r5, r4, #24
 800853e:	4628      	mov	r0, r5
 8008540:	f7fe fc12 	bl	8006d68 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008544:	4b14      	ldr	r3, [pc, #80]	; (8008598 <xTaskRemoveFromEventList+0x78>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	b9fb      	cbnz	r3, 800858a <xTaskRemoveFromEventList+0x6a>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800854a:	1d25      	adds	r5, r4, #4
 800854c:	4628      	mov	r0, r5
 800854e:	f7fe fc0b 	bl	8006d68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008552:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008554:	4a11      	ldr	r2, [pc, #68]	; (800859c <xTaskRemoveFromEventList+0x7c>)
 8008556:	6812      	ldr	r2, [r2, #0]
 8008558:	4293      	cmp	r3, r2
 800855a:	d901      	bls.n	8008560 <xTaskRemoveFromEventList+0x40>
 800855c:	4a0f      	ldr	r2, [pc, #60]	; (800859c <xTaskRemoveFromEventList+0x7c>)
 800855e:	6013      	str	r3, [r2, #0]
 8008560:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008564:	009a      	lsls	r2, r3, #2
 8008566:	4629      	mov	r1, r5
 8008568:	480d      	ldr	r0, [pc, #52]	; (80085a0 <xTaskRemoveFromEventList+0x80>)
 800856a:	4410      	add	r0, r2
 800856c:	f7fe fbd6 	bl	8006d1c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008570:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008572:	4b0c      	ldr	r3, [pc, #48]	; (80085a4 <xTaskRemoveFromEventList+0x84>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008578:	429a      	cmp	r2, r3
 800857a:	d90b      	bls.n	8008594 <xTaskRemoveFromEventList+0x74>
		xYieldPending = pdTRUE;
 800857c:	2401      	movs	r4, #1
 800857e:	4b0a      	ldr	r3, [pc, #40]	; (80085a8 <xTaskRemoveFromEventList+0x88>)
 8008580:	601c      	str	r4, [r3, #0]
		prvResetNextTaskUnblockTime();
 8008582:	f7ff fba3 	bl	8007ccc <prvResetNextTaskUnblockTime>
}
 8008586:	4620      	mov	r0, r4
 8008588:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800858a:	4629      	mov	r1, r5
 800858c:	4807      	ldr	r0, [pc, #28]	; (80085ac <xTaskRemoveFromEventList+0x8c>)
 800858e:	f7fe fbc5 	bl	8006d1c <vListInsertEnd>
 8008592:	e7ed      	b.n	8008570 <xTaskRemoveFromEventList+0x50>
		xReturn = pdFALSE;
 8008594:	2400      	movs	r4, #0
 8008596:	e7f4      	b.n	8008582 <xTaskRemoveFromEventList+0x62>
 8008598:	20003c08 	.word	0x20003c08
 800859c:	20003c10 	.word	0x20003c10
 80085a0:	2000379c 	.word	0x2000379c
 80085a4:	20003790 	.word	0x20003790
 80085a8:	20003c88 	.word	0x20003c88
 80085ac:	20003c44 	.word	0x20003c44

080085b0 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80085b0:	4b03      	ldr	r3, [pc, #12]	; (80085c0 <vTaskInternalSetTimeOutState+0x10>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80085b6:	4b03      	ldr	r3, [pc, #12]	; (80085c4 <vTaskInternalSetTimeOutState+0x14>)
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6043      	str	r3, [r0, #4]
}
 80085bc:	4770      	bx	lr
 80085be:	bf00      	nop
 80085c0:	20003c40 	.word	0x20003c40
 80085c4:	20003c84 	.word	0x20003c84

080085c8 <xTaskCheckForTimeOut>:
{
 80085c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 80085ca:	b150      	cbz	r0, 80085e2 <xTaskCheckForTimeOut+0x1a>
 80085cc:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
 80085ce:	b989      	cbnz	r1, 80085f4 <xTaskCheckForTimeOut+0x2c>
 80085d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085d4:	f383 8811 	msr	BASEPRI, r3
 80085d8:	f3bf 8f6f 	isb	sy
 80085dc:	f3bf 8f4f 	dsb	sy
 80085e0:	e7fe      	b.n	80085e0 <xTaskCheckForTimeOut+0x18>
 80085e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e6:	f383 8811 	msr	BASEPRI, r3
 80085ea:	f3bf 8f6f 	isb	sy
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	e7fe      	b.n	80085f2 <xTaskCheckForTimeOut+0x2a>
 80085f4:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
 80085f6:	f7fe fc35 	bl	8006e64 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80085fa:	4b11      	ldr	r3, [pc, #68]	; (8008640 <xTaskCheckForTimeOut+0x78>)
 80085fc:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80085fe:	6868      	ldr	r0, [r5, #4]
 8008600:	1a0a      	subs	r2, r1, r0
			if( *pxTicksToWait == portMAX_DELAY )
 8008602:	6823      	ldr	r3, [r4, #0]
 8008604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008608:	d016      	beq.n	8008638 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800860a:	682f      	ldr	r7, [r5, #0]
 800860c:	4e0d      	ldr	r6, [pc, #52]	; (8008644 <xTaskCheckForTimeOut+0x7c>)
 800860e:	6836      	ldr	r6, [r6, #0]
 8008610:	42b7      	cmp	r7, r6
 8008612:	d001      	beq.n	8008618 <xTaskCheckForTimeOut+0x50>
 8008614:	4288      	cmp	r0, r1
 8008616:	d911      	bls.n	800863c <xTaskCheckForTimeOut+0x74>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008618:	4293      	cmp	r3, r2
 800861a:	d803      	bhi.n	8008624 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
 800861c:	2300      	movs	r3, #0
 800861e:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 8008620:	2401      	movs	r4, #1
 8008622:	e005      	b.n	8008630 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 8008624:	1a9b      	subs	r3, r3, r2
 8008626:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008628:	4628      	mov	r0, r5
 800862a:	f7ff ffc1 	bl	80085b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800862e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008630:	f7fe fc3a 	bl	8006ea8 <vPortExitCritical>
}
 8008634:	4620      	mov	r0, r4
 8008636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				xReturn = pdFALSE;
 8008638:	2400      	movs	r4, #0
 800863a:	e7f9      	b.n	8008630 <xTaskCheckForTimeOut+0x68>
			xReturn = pdTRUE;
 800863c:	2401      	movs	r4, #1
 800863e:	e7f7      	b.n	8008630 <xTaskCheckForTimeOut+0x68>
 8008640:	20003c84 	.word	0x20003c84
 8008644:	20003c40 	.word	0x20003c40

08008648 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8008648:	4b01      	ldr	r3, [pc, #4]	; (8008650 <vTaskMissedYield+0x8>)
 800864a:	2201      	movs	r2, #1
 800864c:	601a      	str	r2, [r3, #0]
}
 800864e:	4770      	bx	lr
 8008650:	20003c88 	.word	0x20003c88

08008654 <eTaskConfirmSleepModeStatus>:
		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8008654:	4b0a      	ldr	r3, [pc, #40]	; (8008680 <eTaskConfirmSleepModeStatus+0x2c>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	b95b      	cbnz	r3, 8008672 <eTaskConfirmSleepModeStatus+0x1e>
		else if( xYieldPending != pdFALSE )
 800865a:	4b0a      	ldr	r3, [pc, #40]	; (8008684 <eTaskConfirmSleepModeStatus+0x30>)
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	b953      	cbnz	r3, 8008676 <eTaskConfirmSleepModeStatus+0x22>
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8008660:	4b09      	ldr	r3, [pc, #36]	; (8008688 <eTaskConfirmSleepModeStatus+0x34>)
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	4b09      	ldr	r3, [pc, #36]	; (800868c <eTaskConfirmSleepModeStatus+0x38>)
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	3b01      	subs	r3, #1
 800866a:	429a      	cmp	r2, r3
 800866c:	d005      	beq.n	800867a <eTaskConfirmSleepModeStatus+0x26>
	eSleepModeStatus eReturn = eStandardSleep;
 800866e:	2001      	movs	r0, #1
 8008670:	4770      	bx	lr
			eReturn = eAbortSleep;
 8008672:	2000      	movs	r0, #0
 8008674:	4770      	bx	lr
			eReturn = eAbortSleep;
 8008676:	2000      	movs	r0, #0
 8008678:	4770      	bx	lr
				eReturn = eNoTasksWaitingTimeout;
 800867a:	2002      	movs	r0, #2
	}
 800867c:	4770      	bx	lr
 800867e:	bf00      	nop
 8008680:	20003c44 	.word	0x20003c44
 8008684:	20003c88 	.word	0x20003c88
 8008688:	20003c5c 	.word	0x20003c5c
 800868c:	20003bfc 	.word	0x20003bfc

08008690 <xTaskGetCurrentTaskHandle>:
		xReturn = pxCurrentTCB;
 8008690:	4b01      	ldr	r3, [pc, #4]	; (8008698 <xTaskGetCurrentTaskHandle+0x8>)
 8008692:	6818      	ldr	r0, [r3, #0]
	}
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop
 8008698:	20003790 	.word	0x20003790

0800869c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 800869c:	4b05      	ldr	r3, [pc, #20]	; (80086b4 <xTaskGetSchedulerState+0x18>)
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	b133      	cbz	r3, 80086b0 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086a2:	4b05      	ldr	r3, [pc, #20]	; (80086b8 <xTaskGetSchedulerState+0x1c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	b10b      	cbz	r3, 80086ac <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
 80086a8:	2000      	movs	r0, #0
	}
 80086aa:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
 80086ac:	2002      	movs	r0, #2
 80086ae:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 80086b0:	2001      	movs	r0, #1
 80086b2:	4770      	bx	lr
 80086b4:	20003c58 	.word	0x20003c58
 80086b8:	20003c08 	.word	0x20003c08

080086bc <xTaskPriorityInherit>:
		if( pxMutexHolder != NULL )
 80086bc:	2800      	cmp	r0, #0
 80086be:	d040      	beq.n	8008742 <xTaskPriorityInherit+0x86>
	{
 80086c0:	b538      	push	{r3, r4, r5, lr}
 80086c2:	4605      	mov	r5, r0
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80086c4:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80086c6:	4920      	ldr	r1, [pc, #128]	; (8008748 <xTaskPriorityInherit+0x8c>)
 80086c8:	6809      	ldr	r1, [r1, #0]
 80086ca:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80086cc:	428a      	cmp	r2, r1
 80086ce:	d22e      	bcs.n	800872e <xTaskPriorityInherit+0x72>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80086d0:	6981      	ldr	r1, [r0, #24]
 80086d2:	2900      	cmp	r1, #0
 80086d4:	db05      	blt.n	80086e2 <xTaskPriorityInherit+0x26>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80086d6:	491c      	ldr	r1, [pc, #112]	; (8008748 <xTaskPriorityInherit+0x8c>)
 80086d8:	6809      	ldr	r1, [r1, #0]
 80086da:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80086dc:	f1c1 0138 	rsb	r1, r1, #56	; 0x38
 80086e0:	6181      	str	r1, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80086e2:	6968      	ldr	r0, [r5, #20]
 80086e4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80086e8:	0091      	lsls	r1, r2, #2
 80086ea:	4a18      	ldr	r2, [pc, #96]	; (800874c <xTaskPriorityInherit+0x90>)
 80086ec:	440a      	add	r2, r1
 80086ee:	4290      	cmp	r0, r2
 80086f0:	d005      	beq.n	80086fe <xTaskPriorityInherit+0x42>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086f2:	4a15      	ldr	r2, [pc, #84]	; (8008748 <xTaskPriorityInherit+0x8c>)
 80086f4:	6812      	ldr	r2, [r2, #0]
 80086f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80086f8:	62ea      	str	r2, [r5, #44]	; 0x2c
				xReturn = pdTRUE;
 80086fa:	2001      	movs	r0, #1
	}
 80086fc:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086fe:	1d2c      	adds	r4, r5, #4
 8008700:	4620      	mov	r0, r4
 8008702:	f7fe fb31 	bl	8006d68 <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008706:	4b10      	ldr	r3, [pc, #64]	; (8008748 <xTaskPriorityInherit+0x8c>)
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800870c:	62eb      	str	r3, [r5, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800870e:	4a10      	ldr	r2, [pc, #64]	; (8008750 <xTaskPriorityInherit+0x94>)
 8008710:	6812      	ldr	r2, [r2, #0]
 8008712:	4293      	cmp	r3, r2
 8008714:	d901      	bls.n	800871a <xTaskPriorityInherit+0x5e>
 8008716:	4a0e      	ldr	r2, [pc, #56]	; (8008750 <xTaskPriorityInherit+0x94>)
 8008718:	6013      	str	r3, [r2, #0]
 800871a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800871e:	009a      	lsls	r2, r3, #2
 8008720:	4621      	mov	r1, r4
 8008722:	480a      	ldr	r0, [pc, #40]	; (800874c <xTaskPriorityInherit+0x90>)
 8008724:	4410      	add	r0, r2
 8008726:	f7fe faf9 	bl	8006d1c <vListInsertEnd>
				xReturn = pdTRUE;
 800872a:	2001      	movs	r0, #1
 800872c:	e7e6      	b.n	80086fc <xTaskPriorityInherit+0x40>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800872e:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8008730:	4b05      	ldr	r3, [pc, #20]	; (8008748 <xTaskPriorityInherit+0x8c>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008736:	429a      	cmp	r2, r3
 8008738:	d201      	bcs.n	800873e <xTaskPriorityInherit+0x82>
					xReturn = pdTRUE;
 800873a:	2001      	movs	r0, #1
		return xReturn;
 800873c:	e7de      	b.n	80086fc <xTaskPriorityInherit+0x40>
	BaseType_t xReturn = pdFALSE;
 800873e:	2000      	movs	r0, #0
 8008740:	e7dc      	b.n	80086fc <xTaskPriorityInherit+0x40>
 8008742:	2000      	movs	r0, #0
	}
 8008744:	4770      	bx	lr
 8008746:	bf00      	nop
 8008748:	20003790 	.word	0x20003790
 800874c:	2000379c 	.word	0x2000379c
 8008750:	20003c10 	.word	0x20003c10

08008754 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8008754:	2800      	cmp	r0, #0
 8008756:	d038      	beq.n	80087ca <xTaskPriorityDisinherit+0x76>
	{
 8008758:	b538      	push	{r3, r4, r5, lr}
 800875a:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
 800875c:	4a1e      	ldr	r2, [pc, #120]	; (80087d8 <xTaskPriorityDisinherit+0x84>)
 800875e:	6812      	ldr	r2, [r2, #0]
 8008760:	4282      	cmp	r2, r0
 8008762:	d008      	beq.n	8008776 <xTaskPriorityDisinherit+0x22>
 8008764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008768:	f383 8811 	msr	BASEPRI, r3
 800876c:	f3bf 8f6f 	isb	sy
 8008770:	f3bf 8f4f 	dsb	sy
 8008774:	e7fe      	b.n	8008774 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8008776:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8008778:	b942      	cbnz	r2, 800878c <xTaskPriorityDisinherit+0x38>
 800877a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800877e:	f383 8811 	msr	BASEPRI, r3
 8008782:	f3bf 8f6f 	isb	sy
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	e7fe      	b.n	800878a <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
 800878c:	3a01      	subs	r2, #1
 800878e:	6502      	str	r2, [r0, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008790:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8008792:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8008794:	4288      	cmp	r0, r1
 8008796:	d01a      	beq.n	80087ce <xTaskPriorityDisinherit+0x7a>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008798:	b9da      	cbnz	r2, 80087d2 <xTaskPriorityDisinherit+0x7e>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800879a:	1d25      	adds	r5, r4, #4
 800879c:	4628      	mov	r0, r5
 800879e:	f7fe fae3 	bl	8006d68 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087a2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80087a4:	62e3      	str	r3, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80087a6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80087aa:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80087ac:	4a0b      	ldr	r2, [pc, #44]	; (80087dc <xTaskPriorityDisinherit+0x88>)
 80087ae:	6812      	ldr	r2, [r2, #0]
 80087b0:	4293      	cmp	r3, r2
 80087b2:	d901      	bls.n	80087b8 <xTaskPriorityDisinherit+0x64>
 80087b4:	4a09      	ldr	r2, [pc, #36]	; (80087dc <xTaskPriorityDisinherit+0x88>)
 80087b6:	6013      	str	r3, [r2, #0]
 80087b8:	4629      	mov	r1, r5
 80087ba:	4a09      	ldr	r2, [pc, #36]	; (80087e0 <xTaskPriorityDisinherit+0x8c>)
 80087bc:	2014      	movs	r0, #20
 80087be:	fb00 2003 	mla	r0, r0, r3, r2
 80087c2:	f7fe faab 	bl	8006d1c <vListInsertEnd>
					xReturn = pdTRUE;
 80087c6:	2001      	movs	r0, #1
	}
 80087c8:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 80087ca:	2000      	movs	r0, #0
	}
 80087cc:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
 80087ce:	2000      	movs	r0, #0
 80087d0:	e7fa      	b.n	80087c8 <xTaskPriorityDisinherit+0x74>
 80087d2:	2000      	movs	r0, #0
		return xReturn;
 80087d4:	e7f8      	b.n	80087c8 <xTaskPriorityDisinherit+0x74>
 80087d6:	bf00      	nop
 80087d8:	20003790 	.word	0x20003790
 80087dc:	20003c10 	.word	0x20003c10
 80087e0:	2000379c 	.word	0x2000379c

080087e4 <vTaskPriorityDisinheritAfterTimeout>:
		if( pxMutexHolder != NULL )
 80087e4:	2800      	cmp	r0, #0
 80087e6:	d045      	beq.n	8008874 <vTaskPriorityDisinheritAfterTimeout+0x90>
	{
 80087e8:	b538      	push	{r3, r4, r5, lr}
 80087ea:	4603      	mov	r3, r0
			configASSERT( pxTCB->uxMutexesHeld );
 80087ec:	6d00      	ldr	r0, [r0, #80]	; 0x50
 80087ee:	b940      	cbnz	r0, 8008802 <vTaskPriorityDisinheritAfterTimeout+0x1e>
 80087f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087f4:	f383 8811 	msr	BASEPRI, r3
 80087f8:	f3bf 8f6f 	isb	sy
 80087fc:	f3bf 8f4f 	dsb	sy
 8008800:	e7fe      	b.n	8008800 <vTaskPriorityDisinheritAfterTimeout+0x1c>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008802:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008804:	428a      	cmp	r2, r1
 8008806:	d200      	bcs.n	800880a <vTaskPriorityDisinheritAfterTimeout+0x26>
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008808:	460a      	mov	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 800880a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800880c:	4291      	cmp	r1, r2
 800880e:	d001      	beq.n	8008814 <vTaskPriorityDisinheritAfterTimeout+0x30>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008810:	2801      	cmp	r0, #1
 8008812:	d000      	beq.n	8008816 <vTaskPriorityDisinheritAfterTimeout+0x32>
	}
 8008814:	bd38      	pop	{r3, r4, r5, pc}
					configASSERT( pxTCB != pxCurrentTCB );
 8008816:	4818      	ldr	r0, [pc, #96]	; (8008878 <vTaskPriorityDisinheritAfterTimeout+0x94>)
 8008818:	6800      	ldr	r0, [r0, #0]
 800881a:	4298      	cmp	r0, r3
 800881c:	d108      	bne.n	8008830 <vTaskPriorityDisinheritAfterTimeout+0x4c>
 800881e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008822:	f383 8811 	msr	BASEPRI, r3
 8008826:	f3bf 8f6f 	isb	sy
 800882a:	f3bf 8f4f 	dsb	sy
 800882e:	e7fe      	b.n	800882e <vTaskPriorityDisinheritAfterTimeout+0x4a>
					pxTCB->uxPriority = uxPriorityToUse;
 8008830:	62da      	str	r2, [r3, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008832:	6998      	ldr	r0, [r3, #24]
 8008834:	2800      	cmp	r0, #0
 8008836:	db02      	blt.n	800883e <vTaskPriorityDisinheritAfterTimeout+0x5a>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008838:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 800883c:	619a      	str	r2, [r3, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800883e:	695a      	ldr	r2, [r3, #20]
 8008840:	480e      	ldr	r0, [pc, #56]	; (800887c <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8008842:	2414      	movs	r4, #20
 8008844:	fb04 0101 	mla	r1, r4, r1, r0
 8008848:	428a      	cmp	r2, r1
 800884a:	d1e3      	bne.n	8008814 <vTaskPriorityDisinheritAfterTimeout+0x30>
 800884c:	461c      	mov	r4, r3
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800884e:	1d1d      	adds	r5, r3, #4
 8008850:	4628      	mov	r0, r5
 8008852:	f7fe fa89 	bl	8006d68 <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 8008856:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008858:	4a09      	ldr	r2, [pc, #36]	; (8008880 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 800885a:	6812      	ldr	r2, [r2, #0]
 800885c:	4293      	cmp	r3, r2
 800885e:	d901      	bls.n	8008864 <vTaskPriorityDisinheritAfterTimeout+0x80>
 8008860:	4a07      	ldr	r2, [pc, #28]	; (8008880 <vTaskPriorityDisinheritAfterTimeout+0x9c>)
 8008862:	6013      	str	r3, [r2, #0]
 8008864:	4629      	mov	r1, r5
 8008866:	4a05      	ldr	r2, [pc, #20]	; (800887c <vTaskPriorityDisinheritAfterTimeout+0x98>)
 8008868:	2014      	movs	r0, #20
 800886a:	fb00 2003 	mla	r0, r0, r3, r2
 800886e:	f7fe fa55 	bl	8006d1c <vListInsertEnd>
	}
 8008872:	e7cf      	b.n	8008814 <vTaskPriorityDisinheritAfterTimeout+0x30>
 8008874:	4770      	bx	lr
 8008876:	bf00      	nop
 8008878:	20003790 	.word	0x20003790
 800887c:	2000379c 	.word	0x2000379c
 8008880:	20003c10 	.word	0x20003c10

08008884 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8008884:	4b05      	ldr	r3, [pc, #20]	; (800889c <pvTaskIncrementMutexHeldCount+0x18>)
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	b123      	cbz	r3, 8008894 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 800888a:	4b04      	ldr	r3, [pc, #16]	; (800889c <pvTaskIncrementMutexHeldCount+0x18>)
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8008890:	3301      	adds	r3, #1
 8008892:	6513      	str	r3, [r2, #80]	; 0x50
		return pxCurrentTCB;
 8008894:	4b01      	ldr	r3, [pc, #4]	; (800889c <pvTaskIncrementMutexHeldCount+0x18>)
 8008896:	6818      	ldr	r0, [r3, #0]
	}
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop
 800889c:	20003790 	.word	0x20003790

080088a0 <xTaskNotifyWait>:
	{
 80088a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a2:	4607      	mov	r7, r0
 80088a4:	460d      	mov	r5, r1
 80088a6:	4614      	mov	r4, r2
 80088a8:	461e      	mov	r6, r3
		taskENTER_CRITICAL();
 80088aa:	f7fe fadb 	bl	8006e64 <vPortEnterCritical>
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80088ae:	4b20      	ldr	r3, [pc, #128]	; (8008930 <xTaskNotifyWait+0x90>)
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d00a      	beq.n	80088d2 <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 80088bc:	4b1c      	ldr	r3, [pc, #112]	; (8008930 <xTaskNotifyWait+0x90>)
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	6d50      	ldr	r0, [r2, #84]	; 0x54
 80088c2:	ea20 0007 	bic.w	r0, r0, r7
 80088c6:	6550      	str	r0, [r2, #84]	; 0x54
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				if( xTicksToWait > ( TickType_t ) 0 )
 80088d0:	b9ce      	cbnz	r6, 8008906 <xTaskNotifyWait+0x66>
		taskEXIT_CRITICAL();
 80088d2:	f7fe fae9 	bl	8006ea8 <vPortExitCritical>
		taskENTER_CRITICAL();
 80088d6:	f7fe fac5 	bl	8006e64 <vPortEnterCritical>
			if( pulNotificationValue != NULL )
 80088da:	b11c      	cbz	r4, 80088e4 <xTaskNotifyWait+0x44>
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80088dc:	4b14      	ldr	r3, [pc, #80]	; (8008930 <xTaskNotifyWait+0x90>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e2:	6023      	str	r3, [r4, #0]
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80088e4:	4b12      	ldr	r3, [pc, #72]	; (8008930 <xTaskNotifyWait+0x90>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d016      	beq.n	8008920 <xTaskNotifyWait+0x80>
				xReturn = pdFALSE;
 80088f2:	2400      	movs	r4, #0
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80088f4:	4b0e      	ldr	r3, [pc, #56]	; (8008930 <xTaskNotifyWait+0x90>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		taskEXIT_CRITICAL();
 80088fe:	f7fe fad3 	bl	8006ea8 <vPortExitCritical>
	}
 8008902:	4620      	mov	r0, r4
 8008904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008906:	4611      	mov	r1, r2
 8008908:	4630      	mov	r0, r6
 800890a:	f7ff fb09 	bl	8007f20 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 800890e:	4b09      	ldr	r3, [pc, #36]	; (8008934 <xTaskNotifyWait+0x94>)
 8008910:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008914:	601a      	str	r2, [r3, #0]
 8008916:	f3bf 8f4f 	dsb	sy
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	e7d8      	b.n	80088d2 <xTaskNotifyWait+0x32>
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8008920:	4b03      	ldr	r3, [pc, #12]	; (8008930 <xTaskNotifyWait+0x90>)
 8008922:	681a      	ldr	r2, [r3, #0]
 8008924:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8008926:	ea23 0505 	bic.w	r5, r3, r5
 800892a:	6555      	str	r5, [r2, #84]	; 0x54
				xReturn = pdTRUE;
 800892c:	2401      	movs	r4, #1
 800892e:	e7e1      	b.n	80088f4 <xTaskNotifyWait+0x54>
 8008930:	20003790 	.word	0x20003790
 8008934:	e000ed04 	.word	0xe000ed04

08008938 <xTaskGenericNotify>:
	{
 8008938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( xTaskToNotify );
 800893a:	b940      	cbnz	r0, 800894e <xTaskGenericNotify+0x16>
 800893c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008940:	f383 8811 	msr	BASEPRI, r3
 8008944:	f3bf 8f6f 	isb	sy
 8008948:	f3bf 8f4f 	dsb	sy
 800894c:	e7fe      	b.n	800894c <xTaskGenericNotify+0x14>
 800894e:	4604      	mov	r4, r0
 8008950:	461f      	mov	r7, r3
 8008952:	4615      	mov	r5, r2
 8008954:	460e      	mov	r6, r1
		taskENTER_CRITICAL();
 8008956:	f7fe fa85 	bl	8006e64 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800895a:	b10f      	cbz	r7, 8008960 <xTaskGenericNotify+0x28>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800895c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800895e:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008960:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8008964:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008966:	2202      	movs	r2, #2
 8008968:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 800896c:	1e6a      	subs	r2, r5, #1
 800896e:	2a03      	cmp	r2, #3
 8008970:	d81a      	bhi.n	80089a8 <xTaskGenericNotify+0x70>
 8008972:	e8df f002 	tbb	[pc, r2]
 8008976:	0c02      	.short	0x0c02
 8008978:	1411      	.short	0x1411
					pxTCB->ulNotifiedValue |= ulValue;
 800897a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800897c:	4316      	orrs	r6, r2
 800897e:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8008980:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008982:	2b01      	cmp	r3, #1
 8008984:	d014      	beq.n	80089b0 <xTaskGenericNotify+0x78>
		taskEXIT_CRITICAL();
 8008986:	f7fe fa8f 	bl	8006ea8 <vPortExitCritical>
	}
 800898a:	4628      	mov	r0, r5
 800898c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					( pxTCB->ulNotifiedValue )++;
 800898e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008990:	3201      	adds	r2, #1
 8008992:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8008994:	2501      	movs	r5, #1
					break;
 8008996:	e7f4      	b.n	8008982 <xTaskGenericNotify+0x4a>
					pxTCB->ulNotifiedValue = ulValue;
 8008998:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 800899a:	2501      	movs	r5, #1
					break;
 800899c:	e7f1      	b.n	8008982 <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800899e:	2b02      	cmp	r3, #2
 80089a0:	d004      	beq.n	80089ac <xTaskGenericNotify+0x74>
						pxTCB->ulNotifiedValue = ulValue;
 80089a2:	6566      	str	r6, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 80089a4:	2501      	movs	r5, #1
 80089a6:	e7ec      	b.n	8008982 <xTaskGenericNotify+0x4a>
 80089a8:	2501      	movs	r5, #1
 80089aa:	e7ea      	b.n	8008982 <xTaskGenericNotify+0x4a>
						xReturn = pdFAIL;
 80089ac:	2500      	movs	r5, #0
 80089ae:	e7e8      	b.n	8008982 <xTaskGenericNotify+0x4a>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80089b0:	1d26      	adds	r6, r4, #4
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7fe f9d8 	bl	8006d68 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80089b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80089ba:	4a14      	ldr	r2, [pc, #80]	; (8008a0c <xTaskGenericNotify+0xd4>)
 80089bc:	6812      	ldr	r2, [r2, #0]
 80089be:	4293      	cmp	r3, r2
 80089c0:	d901      	bls.n	80089c6 <xTaskGenericNotify+0x8e>
 80089c2:	4a12      	ldr	r2, [pc, #72]	; (8008a0c <xTaskGenericNotify+0xd4>)
 80089c4:	6013      	str	r3, [r2, #0]
 80089c6:	4631      	mov	r1, r6
 80089c8:	4a11      	ldr	r2, [pc, #68]	; (8008a10 <xTaskGenericNotify+0xd8>)
 80089ca:	2014      	movs	r0, #20
 80089cc:	fb00 2003 	mla	r0, r0, r3, r2
 80089d0:	f7fe f9a4 	bl	8006d1c <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 80089d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80089d6:	b143      	cbz	r3, 80089ea <xTaskGenericNotify+0xb2>
 80089d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089dc:	f383 8811 	msr	BASEPRI, r3
 80089e0:	f3bf 8f6f 	isb	sy
 80089e4:	f3bf 8f4f 	dsb	sy
 80089e8:	e7fe      	b.n	80089e8 <xTaskGenericNotify+0xb0>
					prvResetNextTaskUnblockTime();
 80089ea:	f7ff f96f 	bl	8007ccc <prvResetNextTaskUnblockTime>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80089ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80089f0:	4b08      	ldr	r3, [pc, #32]	; (8008a14 <xTaskGenericNotify+0xdc>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d9c5      	bls.n	8008986 <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 80089fa:	4b07      	ldr	r3, [pc, #28]	; (8008a18 <xTaskGenericNotify+0xe0>)
 80089fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a00:	601a      	str	r2, [r3, #0]
 8008a02:	f3bf 8f4f 	dsb	sy
 8008a06:	f3bf 8f6f 	isb	sy
 8008a0a:	e7bc      	b.n	8008986 <xTaskGenericNotify+0x4e>
 8008a0c:	20003c10 	.word	0x20003c10
 8008a10:	2000379c 	.word	0x2000379c
 8008a14:	20003790 	.word	0x20003790
 8008a18:	e000ed04 	.word	0xe000ed04

08008a1c <xTaskGenericNotifyFromISR>:
	{
 8008a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a20:	9e08      	ldr	r6, [sp, #32]
		configASSERT( xTaskToNotify );
 8008a22:	b940      	cbnz	r0, 8008a36 <xTaskGenericNotifyFromISR+0x1a>
 8008a24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a28:	f383 8811 	msr	BASEPRI, r3
 8008a2c:	f3bf 8f6f 	isb	sy
 8008a30:	f3bf 8f4f 	dsb	sy
 8008a34:	e7fe      	b.n	8008a34 <xTaskGenericNotifyFromISR+0x18>
 8008a36:	4604      	mov	r4, r0
 8008a38:	4699      	mov	r9, r3
 8008a3a:	4615      	mov	r5, r2
 8008a3c:	4688      	mov	r8, r1
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a3e:	f7fe fb1f 	bl	8007080 <vPortValidateInterruptPriority>
	__asm volatile
 8008a42:	f3ef 8711 	mrs	r7, BASEPRI
 8008a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a4a:	f383 8811 	msr	BASEPRI, r3
 8008a4e:	f3bf 8f6f 	isb	sy
 8008a52:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 8008a56:	f1b9 0f00 	cmp.w	r9, #0
 8008a5a:	d002      	beq.n	8008a62 <xTaskGenericNotifyFromISR+0x46>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8008a5c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008a5e:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8008a62:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8008a66:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8008a68:	2202      	movs	r2, #2
 8008a6a:	f884 2058 	strb.w	r2, [r4, #88]	; 0x58
			switch( eAction )
 8008a6e:	1e6a      	subs	r2, r5, #1
 8008a70:	2a03      	cmp	r2, #3
 8008a72:	d81e      	bhi.n	8008ab2 <xTaskGenericNotifyFromISR+0x96>
 8008a74:	e8df f002 	tbb	[pc, r2]
 8008a78:	17130e02 	.word	0x17130e02
					pxTCB->ulNotifiedValue |= ulValue;
 8008a7c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008a7e:	ea42 0208 	orr.w	r2, r2, r8
 8008a82:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8008a84:	2501      	movs	r5, #1
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d017      	beq.n	8008aba <xTaskGenericNotifyFromISR+0x9e>
	__asm volatile
 8008a8a:	f387 8811 	msr	BASEPRI, r7
	}
 8008a8e:	4628      	mov	r0, r5
 8008a90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					( pxTCB->ulNotifiedValue )++;
 8008a94:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008a96:	3201      	adds	r2, #1
 8008a98:	6562      	str	r2, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8008a9a:	2501      	movs	r5, #1
					break;
 8008a9c:	e7f3      	b.n	8008a86 <xTaskGenericNotifyFromISR+0x6a>
					pxTCB->ulNotifiedValue = ulValue;
 8008a9e:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8008aa2:	2501      	movs	r5, #1
					break;
 8008aa4:	e7ef      	b.n	8008a86 <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	d005      	beq.n	8008ab6 <xTaskGenericNotifyFromISR+0x9a>
						pxTCB->ulNotifiedValue = ulValue;
 8008aaa:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	BaseType_t xReturn = pdPASS;
 8008aae:	2501      	movs	r5, #1
 8008ab0:	e7e9      	b.n	8008a86 <xTaskGenericNotifyFromISR+0x6a>
 8008ab2:	2501      	movs	r5, #1
 8008ab4:	e7e7      	b.n	8008a86 <xTaskGenericNotifyFromISR+0x6a>
						xReturn = pdFAIL;
 8008ab6:	2500      	movs	r5, #0
 8008ab8:	e7e5      	b.n	8008a86 <xTaskGenericNotifyFromISR+0x6a>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8008aba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008abc:	b143      	cbz	r3, 8008ad0 <xTaskGenericNotifyFromISR+0xb4>
	__asm volatile
 8008abe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ac2:	f383 8811 	msr	BASEPRI, r3
 8008ac6:	f3bf 8f6f 	isb	sy
 8008aca:	f3bf 8f4f 	dsb	sy
 8008ace:	e7fe      	b.n	8008ace <xTaskGenericNotifyFromISR+0xb2>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ad0:	4b14      	ldr	r3, [pc, #80]	; (8008b24 <xTaskGenericNotifyFromISR+0x108>)
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	b9e3      	cbnz	r3, 8008b10 <xTaskGenericNotifyFromISR+0xf4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ad6:	f104 0804 	add.w	r8, r4, #4
 8008ada:	4640      	mov	r0, r8
 8008adc:	f7fe f944 	bl	8006d68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ae0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8008ae2:	4a11      	ldr	r2, [pc, #68]	; (8008b28 <xTaskGenericNotifyFromISR+0x10c>)
 8008ae4:	6812      	ldr	r2, [r2, #0]
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d901      	bls.n	8008aee <xTaskGenericNotifyFromISR+0xd2>
 8008aea:	4a0f      	ldr	r2, [pc, #60]	; (8008b28 <xTaskGenericNotifyFromISR+0x10c>)
 8008aec:	6013      	str	r3, [r2, #0]
 8008aee:	4641      	mov	r1, r8
 8008af0:	4a0e      	ldr	r2, [pc, #56]	; (8008b2c <xTaskGenericNotifyFromISR+0x110>)
 8008af2:	2014      	movs	r0, #20
 8008af4:	fb00 2003 	mla	r0, r0, r3, r2
 8008af8:	f7fe f910 	bl	8006d1c <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008afc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008afe:	4b0c      	ldr	r3, [pc, #48]	; (8008b30 <xTaskGenericNotifyFromISR+0x114>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d9c0      	bls.n	8008a8a <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 8008b08:	b146      	cbz	r6, 8008b1c <xTaskGenericNotifyFromISR+0x100>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8008b0a:	2301      	movs	r3, #1
 8008b0c:	6033      	str	r3, [r6, #0]
 8008b0e:	e7bc      	b.n	8008a8a <xTaskGenericNotifyFromISR+0x6e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8008b10:	f104 0118 	add.w	r1, r4, #24
 8008b14:	4807      	ldr	r0, [pc, #28]	; (8008b34 <xTaskGenericNotifyFromISR+0x118>)
 8008b16:	f7fe f901 	bl	8006d1c <vListInsertEnd>
 8008b1a:	e7ef      	b.n	8008afc <xTaskGenericNotifyFromISR+0xe0>
						xYieldPending = pdTRUE;
 8008b1c:	4b06      	ldr	r3, [pc, #24]	; (8008b38 <xTaskGenericNotifyFromISR+0x11c>)
 8008b1e:	2201      	movs	r2, #1
 8008b20:	601a      	str	r2, [r3, #0]
 8008b22:	e7b2      	b.n	8008a8a <xTaskGenericNotifyFromISR+0x6e>
 8008b24:	20003c08 	.word	0x20003c08
 8008b28:	20003c10 	.word	0x20003c10
 8008b2c:	2000379c 	.word	0x2000379c
 8008b30:	20003790 	.word	0x20003790
 8008b34:	20003c44 	.word	0x20003c44
 8008b38:	20003c88 	.word	0x20003c88

08008b3c <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008b3c:	4b06      	ldr	r3, [pc, #24]	; (8008b58 <prvGetNextExpireTime+0x1c>)
 8008b3e:	681a      	ldr	r2, [r3, #0]
 8008b40:	6813      	ldr	r3, [r2, #0]
 8008b42:	fab3 f383 	clz	r3, r3
 8008b46:	095b      	lsrs	r3, r3, #5
 8008b48:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008b4a:	b913      	cbnz	r3, 8008b52 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008b4c:	68d3      	ldr	r3, [r2, #12]
 8008b4e:	6818      	ldr	r0, [r3, #0]
 8008b50:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008b52:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	20003c8c 	.word	0x20003c8c

08008b5c <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008b5c:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008b5e:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b60:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008b62:	4291      	cmp	r1, r2
 8008b64:	d80c      	bhi.n	8008b80 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b66:	1ad2      	subs	r2, r2, r3
 8008b68:	6983      	ldr	r3, [r0, #24]
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d301      	bcc.n	8008b72 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008b6e:	2001      	movs	r0, #1
 8008b70:	e010      	b.n	8008b94 <prvInsertTimerInActiveList+0x38>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008b72:	1d01      	adds	r1, r0, #4
 8008b74:	4b09      	ldr	r3, [pc, #36]	; (8008b9c <prvInsertTimerInActiveList+0x40>)
 8008b76:	6818      	ldr	r0, [r3, #0]
 8008b78:	f7fe f8dc 	bl	8006d34 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8008b7c:	2000      	movs	r0, #0
 8008b7e:	e009      	b.n	8008b94 <prvInsertTimerInActiveList+0x38>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008b80:	429a      	cmp	r2, r3
 8008b82:	d201      	bcs.n	8008b88 <prvInsertTimerInActiveList+0x2c>
 8008b84:	4299      	cmp	r1, r3
 8008b86:	d206      	bcs.n	8008b96 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b88:	1d01      	adds	r1, r0, #4
 8008b8a:	4b05      	ldr	r3, [pc, #20]	; (8008ba0 <prvInsertTimerInActiveList+0x44>)
 8008b8c:	6818      	ldr	r0, [r3, #0]
 8008b8e:	f7fe f8d1 	bl	8006d34 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8008b92:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 8008b94:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
 8008b96:	2001      	movs	r0, #1
	return xProcessTimerNow;
 8008b98:	e7fc      	b.n	8008b94 <prvInsertTimerInActiveList+0x38>
 8008b9a:	bf00      	nop
 8008b9c:	20003c90 	.word	0x20003c90
 8008ba0:	20003c8c 	.word	0x20003c8c

08008ba4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008ba4:	b530      	push	{r4, r5, lr}
 8008ba6:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008ba8:	f7fe f95c 	bl	8006e64 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008bac:	4b11      	ldr	r3, [pc, #68]	; (8008bf4 <prvCheckForValidListAndQueue+0x50>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	b11b      	cbz	r3, 8008bba <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008bb2:	f7fe f979 	bl	8006ea8 <vPortExitCritical>
}
 8008bb6:	b003      	add	sp, #12
 8008bb8:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
 8008bba:	4d0f      	ldr	r5, [pc, #60]	; (8008bf8 <prvCheckForValidListAndQueue+0x54>)
 8008bbc:	4628      	mov	r0, r5
 8008bbe:	f7fe f89f 	bl	8006d00 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008bc2:	4c0e      	ldr	r4, [pc, #56]	; (8008bfc <prvCheckForValidListAndQueue+0x58>)
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f7fe f89b 	bl	8006d00 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008bca:	4b0d      	ldr	r3, [pc, #52]	; (8008c00 <prvCheckForValidListAndQueue+0x5c>)
 8008bcc:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008bce:	4b0d      	ldr	r3, [pc, #52]	; (8008c04 <prvCheckForValidListAndQueue+0x60>)
 8008bd0:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008bd2:	2300      	movs	r3, #0
 8008bd4:	9300      	str	r3, [sp, #0]
 8008bd6:	4b0c      	ldr	r3, [pc, #48]	; (8008c08 <prvCheckForValidListAndQueue+0x64>)
 8008bd8:	4a0c      	ldr	r2, [pc, #48]	; (8008c0c <prvCheckForValidListAndQueue+0x68>)
 8008bda:	2110      	movs	r1, #16
 8008bdc:	200a      	movs	r0, #10
 8008bde:	f7fe fb7a 	bl	80072d6 <xQueueGenericCreateStatic>
 8008be2:	4b04      	ldr	r3, [pc, #16]	; (8008bf4 <prvCheckForValidListAndQueue+0x50>)
 8008be4:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
 8008be6:	2800      	cmp	r0, #0
 8008be8:	d0e3      	beq.n	8008bb2 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008bea:	4909      	ldr	r1, [pc, #36]	; (8008c10 <prvCheckForValidListAndQueue+0x6c>)
 8008bec:	f7fe ffde 	bl	8007bac <vQueueAddToRegistry>
 8008bf0:	e7df      	b.n	8008bb2 <prvCheckForValidListAndQueue+0xe>
 8008bf2:	bf00      	nop
 8008bf4:	20003db0 	.word	0x20003db0
 8008bf8:	20003d34 	.word	0x20003d34
 8008bfc:	20003d48 	.word	0x20003d48
 8008c00:	20003c8c 	.word	0x20003c8c
 8008c04:	20003c90 	.word	0x20003c90
 8008c08:	20003d60 	.word	0x20003d60
 8008c0c:	20003c94 	.word	0x20003c94
 8008c10:	0800ac10 	.word	0x0800ac10

08008c14 <xTimerCreateTimerTask>:
{
 8008c14:	b510      	push	{r4, lr}
 8008c16:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8008c18:	f7ff ffc4 	bl	8008ba4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8008c1c:	4b12      	ldr	r3, [pc, #72]	; (8008c68 <xTimerCreateTimerTask+0x54>)
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	b1cb      	cbz	r3, 8008c56 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008c22:	2400      	movs	r4, #0
 8008c24:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008c26:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008c28:	aa07      	add	r2, sp, #28
 8008c2a:	a906      	add	r1, sp, #24
 8008c2c:	a805      	add	r0, sp, #20
 8008c2e:	f7fd ff3f 	bl	8006ab0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008c32:	9b05      	ldr	r3, [sp, #20]
 8008c34:	9302      	str	r3, [sp, #8]
 8008c36:	9b06      	ldr	r3, [sp, #24]
 8008c38:	9301      	str	r3, [sp, #4]
 8008c3a:	2302      	movs	r3, #2
 8008c3c:	9300      	str	r3, [sp, #0]
 8008c3e:	4623      	mov	r3, r4
 8008c40:	9a07      	ldr	r2, [sp, #28]
 8008c42:	490a      	ldr	r1, [pc, #40]	; (8008c6c <xTimerCreateTimerTask+0x58>)
 8008c44:	480a      	ldr	r0, [pc, #40]	; (8008c70 <xTimerCreateTimerTask+0x5c>)
 8008c46:	f7ff f9a9 	bl	8007f9c <xTaskCreateStatic>
 8008c4a:	4b0a      	ldr	r3, [pc, #40]	; (8008c74 <xTimerCreateTimerTask+0x60>)
 8008c4c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8008c4e:	b110      	cbz	r0, 8008c56 <xTimerCreateTimerTask+0x42>
}
 8008c50:	2001      	movs	r0, #1
 8008c52:	b008      	add	sp, #32
 8008c54:	bd10      	pop	{r4, pc}
 8008c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5a:	f383 8811 	msr	BASEPRI, r3
 8008c5e:	f3bf 8f6f 	isb	sy
 8008c62:	f3bf 8f4f 	dsb	sy
 8008c66:	e7fe      	b.n	8008c66 <xTimerCreateTimerTask+0x52>
 8008c68:	20003db0 	.word	0x20003db0
 8008c6c:	0800ac18 	.word	0x0800ac18
 8008c70:	08008f59 	.word	0x08008f59
 8008c74:	20003db4 	.word	0x20003db4

08008c78 <xTimerGenericCommand>:
	configASSERT( xTimer );
 8008c78:	b1c8      	cbz	r0, 8008cae <xTimerGenericCommand+0x36>
{
 8008c7a:	b530      	push	{r4, r5, lr}
 8008c7c:	b085      	sub	sp, #20
 8008c7e:	4615      	mov	r5, r2
 8008c80:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
 8008c82:	4a17      	ldr	r2, [pc, #92]	; (8008ce0 <xTimerGenericCommand+0x68>)
 8008c84:	6810      	ldr	r0, [r2, #0]
 8008c86:	b340      	cbz	r0, 8008cda <xTimerGenericCommand+0x62>
 8008c88:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
 8008c8a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008c8c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8008c8e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008c90:	2905      	cmp	r1, #5
 8008c92:	dc1d      	bgt.n	8008cd0 <xTimerGenericCommand+0x58>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008c94:	f7ff fd02 	bl	800869c <xTaskGetSchedulerState>
 8008c98:	2802      	cmp	r0, #2
 8008c9a:	d011      	beq.n	8008cc0 <xTimerGenericCommand+0x48>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	4669      	mov	r1, sp
 8008ca2:	480f      	ldr	r0, [pc, #60]	; (8008ce0 <xTimerGenericCommand+0x68>)
 8008ca4:	6800      	ldr	r0, [r0, #0]
 8008ca6:	f7fe fbcb 	bl	8007440 <xQueueGenericSend>
}
 8008caa:	b005      	add	sp, #20
 8008cac:	bd30      	pop	{r4, r5, pc}
 8008cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cb2:	f383 8811 	msr	BASEPRI, r3
 8008cb6:	f3bf 8f6f 	isb	sy
 8008cba:	f3bf 8f4f 	dsb	sy
 8008cbe:	e7fe      	b.n	8008cbe <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	9a08      	ldr	r2, [sp, #32]
 8008cc4:	4669      	mov	r1, sp
 8008cc6:	4806      	ldr	r0, [pc, #24]	; (8008ce0 <xTimerGenericCommand+0x68>)
 8008cc8:	6800      	ldr	r0, [r0, #0]
 8008cca:	f7fe fbb9 	bl	8007440 <xQueueGenericSend>
 8008cce:	e7ec      	b.n	8008caa <xTimerGenericCommand+0x32>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	4669      	mov	r1, sp
 8008cd4:	f7fe fcb8 	bl	8007648 <xQueueGenericSendFromISR>
 8008cd8:	e7e7      	b.n	8008caa <xTimerGenericCommand+0x32>
BaseType_t xReturn = pdFAIL;
 8008cda:	2000      	movs	r0, #0
	return xReturn;
 8008cdc:	e7e5      	b.n	8008caa <xTimerGenericCommand+0x32>
 8008cde:	bf00      	nop
 8008ce0:	20003db0 	.word	0x20003db0

08008ce4 <prvSwitchTimerLists>:
{
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ce8:	4b1a      	ldr	r3, [pc, #104]	; (8008d54 <prvSwitchTimerLists+0x70>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	681a      	ldr	r2, [r3, #0]
 8008cee:	b352      	cbz	r2, 8008d46 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cf0:	68db      	ldr	r3, [r3, #12]
 8008cf2:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008cf4:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008cf6:	1d25      	adds	r5, r4, #4
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	f7fe f835 	bl	8006d68 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008cfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d00:	4620      	mov	r0, r4
 8008d02:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008d04:	69e3      	ldr	r3, [r4, #28]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d1ee      	bne.n	8008ce8 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008d0a:	69a3      	ldr	r3, [r4, #24]
 8008d0c:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
 8008d0e:	429e      	cmp	r6, r3
 8008d10:	d207      	bcs.n	8008d22 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008d12:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008d14:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008d16:	4629      	mov	r1, r5
 8008d18:	4b0e      	ldr	r3, [pc, #56]	; (8008d54 <prvSwitchTimerLists+0x70>)
 8008d1a:	6818      	ldr	r0, [r3, #0]
 8008d1c:	f7fe f80a 	bl	8006d34 <vListInsert>
 8008d20:	e7e2      	b.n	8008ce8 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008d22:	2100      	movs	r1, #0
 8008d24:	9100      	str	r1, [sp, #0]
 8008d26:	460b      	mov	r3, r1
 8008d28:	4632      	mov	r2, r6
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f7ff ffa4 	bl	8008c78 <xTimerGenericCommand>
				configASSERT( xResult );
 8008d30:	2800      	cmp	r0, #0
 8008d32:	d1d9      	bne.n	8008ce8 <prvSwitchTimerLists+0x4>
 8008d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	e7fe      	b.n	8008d44 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
 8008d46:	4a04      	ldr	r2, [pc, #16]	; (8008d58 <prvSwitchTimerLists+0x74>)
 8008d48:	6810      	ldr	r0, [r2, #0]
 8008d4a:	4902      	ldr	r1, [pc, #8]	; (8008d54 <prvSwitchTimerLists+0x70>)
 8008d4c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
 8008d4e:	6013      	str	r3, [r2, #0]
}
 8008d50:	b002      	add	sp, #8
 8008d52:	bd70      	pop	{r4, r5, r6, pc}
 8008d54:	20003c8c 	.word	0x20003c8c
 8008d58:	20003c90 	.word	0x20003c90

08008d5c <prvSampleTimeNow>:
{
 8008d5c:	b538      	push	{r3, r4, r5, lr}
 8008d5e:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
 8008d60:	f7ff f9da 	bl	8008118 <xTaskGetTickCount>
 8008d64:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
 8008d66:	4b07      	ldr	r3, [pc, #28]	; (8008d84 <prvSampleTimeNow+0x28>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4283      	cmp	r3, r0
 8008d6c:	d805      	bhi.n	8008d7a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
 8008d6e:	2300      	movs	r3, #0
 8008d70:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
 8008d72:	4b04      	ldr	r3, [pc, #16]	; (8008d84 <prvSampleTimeNow+0x28>)
 8008d74:	601c      	str	r4, [r3, #0]
}
 8008d76:	4620      	mov	r0, r4
 8008d78:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
 8008d7a:	f7ff ffb3 	bl	8008ce4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008d7e:	2301      	movs	r3, #1
 8008d80:	602b      	str	r3, [r5, #0]
 8008d82:	e7f6      	b.n	8008d72 <prvSampleTimeNow+0x16>
 8008d84:	20003d5c 	.word	0x20003d5c

08008d88 <prvProcessExpiredTimer>:
{
 8008d88:	b570      	push	{r4, r5, r6, lr}
 8008d8a:	b082      	sub	sp, #8
 8008d8c:	4605      	mov	r5, r0
 8008d8e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d90:	4b14      	ldr	r3, [pc, #80]	; (8008de4 <prvProcessExpiredTimer+0x5c>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68db      	ldr	r3, [r3, #12]
 8008d96:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d98:	1d20      	adds	r0, r4, #4
 8008d9a:	f7fd ffe5 	bl	8006d68 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008d9e:	69e3      	ldr	r3, [r4, #28]
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d004      	beq.n	8008dae <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008da4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008da6:	4620      	mov	r0, r4
 8008da8:	4798      	blx	r3
}
 8008daa:	b002      	add	sp, #8
 8008dac:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008dae:	69a1      	ldr	r1, [r4, #24]
 8008db0:	462b      	mov	r3, r5
 8008db2:	4632      	mov	r2, r6
 8008db4:	4429      	add	r1, r5
 8008db6:	4620      	mov	r0, r4
 8008db8:	f7ff fed0 	bl	8008b5c <prvInsertTimerInActiveList>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d0f1      	beq.n	8008da4 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	9100      	str	r1, [sp, #0]
 8008dc4:	460b      	mov	r3, r1
 8008dc6:	462a      	mov	r2, r5
 8008dc8:	4620      	mov	r0, r4
 8008dca:	f7ff ff55 	bl	8008c78 <xTimerGenericCommand>
			configASSERT( xResult );
 8008dce:	2800      	cmp	r0, #0
 8008dd0:	d1e8      	bne.n	8008da4 <prvProcessExpiredTimer+0x1c>
 8008dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd6:	f383 8811 	msr	BASEPRI, r3
 8008dda:	f3bf 8f6f 	isb	sy
 8008dde:	f3bf 8f4f 	dsb	sy
 8008de2:	e7fe      	b.n	8008de2 <prvProcessExpiredTimer+0x5a>
 8008de4:	20003c8c 	.word	0x20003c8c

08008de8 <prvProcessTimerOrBlockTask>:
{
 8008de8:	b570      	push	{r4, r5, r6, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	4606      	mov	r6, r0
 8008dee:	460c      	mov	r4, r1
	vTaskSuspendAll();
 8008df0:	f7ff f98a 	bl	8008108 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008df4:	a801      	add	r0, sp, #4
 8008df6:	f7ff ffb1 	bl	8008d5c <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 8008dfa:	9b01      	ldr	r3, [sp, #4]
 8008dfc:	bb1b      	cbnz	r3, 8008e46 <prvProcessTimerOrBlockTask+0x5e>
 8008dfe:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008e00:	b90c      	cbnz	r4, 8008e06 <prvProcessTimerOrBlockTask+0x1e>
 8008e02:	42b0      	cmp	r0, r6
 8008e04:	d218      	bcs.n	8008e38 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
 8008e06:	b12c      	cbz	r4, 8008e14 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008e08:	4b11      	ldr	r3, [pc, #68]	; (8008e50 <prvProcessTimerOrBlockTask+0x68>)
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681c      	ldr	r4, [r3, #0]
 8008e0e:	fab4 f484 	clz	r4, r4
 8008e12:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008e14:	4622      	mov	r2, r4
 8008e16:	1b71      	subs	r1, r6, r5
 8008e18:	4b0e      	ldr	r3, [pc, #56]	; (8008e54 <prvProcessTimerOrBlockTask+0x6c>)
 8008e1a:	6818      	ldr	r0, [r3, #0]
 8008e1c:	f7fe ff06 	bl	8007c2c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008e20:	f7ff fa26 	bl	8008270 <xTaskResumeAll>
 8008e24:	b988      	cbnz	r0, 8008e4a <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
 8008e26:	4b0c      	ldr	r3, [pc, #48]	; (8008e58 <prvProcessTimerOrBlockTask+0x70>)
 8008e28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e2c:	601a      	str	r2, [r3, #0]
 8008e2e:	f3bf 8f4f 	dsb	sy
 8008e32:	f3bf 8f6f 	isb	sy
 8008e36:	e008      	b.n	8008e4a <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
 8008e38:	f7ff fa1a 	bl	8008270 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008e3c:	4629      	mov	r1, r5
 8008e3e:	4630      	mov	r0, r6
 8008e40:	f7ff ffa2 	bl	8008d88 <prvProcessExpiredTimer>
 8008e44:	e001      	b.n	8008e4a <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
 8008e46:	f7ff fa13 	bl	8008270 <xTaskResumeAll>
}
 8008e4a:	b002      	add	sp, #8
 8008e4c:	bd70      	pop	{r4, r5, r6, pc}
 8008e4e:	bf00      	nop
 8008e50:	20003c90 	.word	0x20003c90
 8008e54:	20003db0 	.word	0x20003db0
 8008e58:	e000ed04 	.word	0xe000ed04

08008e5c <prvProcessReceivedCommands>:
{
 8008e5c:	b530      	push	{r4, r5, lr}
 8008e5e:	b089      	sub	sp, #36	; 0x24
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e60:	e002      	b.n	8008e68 <prvProcessReceivedCommands+0xc>
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008e62:	9b04      	ldr	r3, [sp, #16]
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	da0f      	bge.n	8008e88 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008e68:	2200      	movs	r2, #0
 8008e6a:	a904      	add	r1, sp, #16
 8008e6c:	4b39      	ldr	r3, [pc, #228]	; (8008f54 <prvProcessReceivedCommands+0xf8>)
 8008e6e:	6818      	ldr	r0, [r3, #0]
 8008e70:	f7fe fcaa 	bl	80077c8 <xQueueReceive>
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d06a      	beq.n	8008f4e <prvProcessReceivedCommands+0xf2>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008e78:	9b04      	ldr	r3, [sp, #16]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	daf1      	bge.n	8008e62 <prvProcessReceivedCommands+0x6>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008e7e:	9907      	ldr	r1, [sp, #28]
 8008e80:	9806      	ldr	r0, [sp, #24]
 8008e82:	9b05      	ldr	r3, [sp, #20]
 8008e84:	4798      	blx	r3
 8008e86:	e7ec      	b.n	8008e62 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008e88:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008e8a:	6963      	ldr	r3, [r4, #20]
 8008e8c:	b113      	cbz	r3, 8008e94 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008e8e:	1d20      	adds	r0, r4, #4
 8008e90:	f7fd ff6a 	bl	8006d68 <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008e94:	a803      	add	r0, sp, #12
 8008e96:	f7ff ff61 	bl	8008d5c <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8008e9a:	9b04      	ldr	r3, [sp, #16]
 8008e9c:	2b09      	cmp	r3, #9
 8008e9e:	d8e3      	bhi.n	8008e68 <prvProcessReceivedCommands+0xc>
 8008ea0:	a201      	add	r2, pc, #4	; (adr r2, 8008ea8 <prvProcessReceivedCommands+0x4c>)
 8008ea2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea6:	bf00      	nop
 8008ea8:	08008ed1 	.word	0x08008ed1
 8008eac:	08008ed1 	.word	0x08008ed1
 8008eb0:	08008ed1 	.word	0x08008ed1
 8008eb4:	08008e69 	.word	0x08008e69
 8008eb8:	08008f19 	.word	0x08008f19
 8008ebc:	08008f3f 	.word	0x08008f3f
 8008ec0:	08008ed1 	.word	0x08008ed1
 8008ec4:	08008ed1 	.word	0x08008ed1
 8008ec8:	08008e69 	.word	0x08008e69
 8008ecc:	08008f19 	.word	0x08008f19
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008ed0:	9905      	ldr	r1, [sp, #20]
 8008ed2:	69a5      	ldr	r5, [r4, #24]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	4602      	mov	r2, r0
 8008ed8:	4429      	add	r1, r5
 8008eda:	4620      	mov	r0, r4
 8008edc:	f7ff fe3e 	bl	8008b5c <prvInsertTimerInActiveList>
 8008ee0:	2800      	cmp	r0, #0
 8008ee2:	d0c1      	beq.n	8008e68 <prvProcessReceivedCommands+0xc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008ee4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ee6:	4620      	mov	r0, r4
 8008ee8:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8008eea:	69e3      	ldr	r3, [r4, #28]
 8008eec:	2b01      	cmp	r3, #1
 8008eee:	d1bb      	bne.n	8008e68 <prvProcessReceivedCommands+0xc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ef0:	69a2      	ldr	r2, [r4, #24]
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	9100      	str	r1, [sp, #0]
 8008ef6:	460b      	mov	r3, r1
 8008ef8:	9805      	ldr	r0, [sp, #20]
 8008efa:	4402      	add	r2, r0
 8008efc:	4620      	mov	r0, r4
 8008efe:	f7ff febb 	bl	8008c78 <xTimerGenericCommand>
							configASSERT( xResult );
 8008f02:	2800      	cmp	r0, #0
 8008f04:	d1b0      	bne.n	8008e68 <prvProcessReceivedCommands+0xc>
 8008f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f0a:	f383 8811 	msr	BASEPRI, r3
 8008f0e:	f3bf 8f6f 	isb	sy
 8008f12:	f3bf 8f4f 	dsb	sy
 8008f16:	e7fe      	b.n	8008f16 <prvProcessReceivedCommands+0xba>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008f18:	9905      	ldr	r1, [sp, #20]
 8008f1a:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008f1c:	b131      	cbz	r1, 8008f2c <prvProcessReceivedCommands+0xd0>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008f1e:	4603      	mov	r3, r0
 8008f20:	4602      	mov	r2, r0
 8008f22:	4401      	add	r1, r0
 8008f24:	4620      	mov	r0, r4
 8008f26:	f7ff fe19 	bl	8008b5c <prvInsertTimerInActiveList>
					break;
 8008f2a:	e79d      	b.n	8008e68 <prvProcessReceivedCommands+0xc>
 8008f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f30:	f383 8811 	msr	BASEPRI, r3
 8008f34:	f3bf 8f6f 	isb	sy
 8008f38:	f3bf 8f4f 	dsb	sy
 8008f3c:	e7fe      	b.n	8008f3c <prvProcessReceivedCommands+0xe0>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008f3e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d190      	bne.n	8008e68 <prvProcessReceivedCommands+0xc>
							vPortFree( pxTimer );
 8008f46:	4620      	mov	r0, r4
 8008f48:	f7fd fea2 	bl	8006c90 <vPortFree>
 8008f4c:	e78c      	b.n	8008e68 <prvProcessReceivedCommands+0xc>
}
 8008f4e:	b009      	add	sp, #36	; 0x24
 8008f50:	bd30      	pop	{r4, r5, pc}
 8008f52:	bf00      	nop
 8008f54:	20003db0 	.word	0x20003db0

08008f58 <prvTimerTask>:
{
 8008f58:	b500      	push	{lr}
 8008f5a:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008f5c:	a801      	add	r0, sp, #4
 8008f5e:	f7ff fded 	bl	8008b3c <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008f62:	9901      	ldr	r1, [sp, #4]
 8008f64:	f7ff ff40 	bl	8008de8 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
 8008f68:	f7ff ff78 	bl	8008e5c <prvProcessReceivedCommands>
 8008f6c:	e7f6      	b.n	8008f5c <prvTimerTask+0x4>

08008f6e <otCoapHeaderInit>:


#if OPENTHREAD_ENABLE_APPLICATION_COAP

void otCoapHeaderInit(otCoapHeader *aHeader, otCoapType aType, otCoapCode aCode)
{
 8008f6e:	b570      	push	{r4, r5, r6, lr}
 8008f70:	4606      	mov	r6, r0
 8008f72:	460d      	mov	r5, r1
 8008f74:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 8008f76:	f001 fafb 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008f7a:	f001 fac7 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_INIT;
 8008f7e:	2300      	movs	r3, #0
 8008f80:	f06f 0260 	mvn.w	r2, #96	; 0x60
 8008f84:	7002      	strb	r2, [r0, #0]
 8008f86:	7043      	strb	r3, [r0, #1]
 8008f88:	7083      	strb	r3, [r0, #2]
 8008f8a:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 8008f8c:	2203      	movs	r2, #3
 8008f8e:	7102      	strb	r2, [r0, #4]
 8008f90:	7143      	strb	r3, [r0, #5]
 8008f92:	7183      	strb	r3, [r0, #6]
 8008f94:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8008f96:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = aType;
 8008f98:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (otCoapCode) aCode;
 8008f9a:	6104      	str	r4, [r0, #16]

    Ot_Cmd_Transfer();
 8008f9c:	f001 fac8 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008fa0:	f001 faba 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 8008fa4:	bd70      	pop	{r4, r5, r6, pc}

08008fa6 <otCoapHeaderSetToken>:

void otCoapHeaderSetToken(otCoapHeader *aHeader, const uint8_t *aToken, uint8_t aTokenLength)
{
 8008fa6:	b570      	push	{r4, r5, r6, lr}
 8008fa8:	4606      	mov	r6, r0
 8008faa:	460d      	mov	r5, r1
 8008fac:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 8008fae:	f001 fadf 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008fb2:	f001 faab 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_TOKEN;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	f06f 025f 	mvn.w	r2, #95	; 0x5f
 8008fbc:	7002      	strb	r2, [r0, #0]
 8008fbe:	7043      	strb	r3, [r0, #1]
 8008fc0:	7083      	strb	r3, [r0, #2]
 8008fc2:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 8008fc4:	2203      	movs	r2, #3
 8008fc6:	7102      	strb	r2, [r0, #4]
 8008fc8:	7143      	strb	r3, [r0, #5]
 8008fca:	7183      	strb	r3, [r0, #6]
 8008fcc:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8008fce:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aToken;
 8008fd0:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (otCoapCode) aTokenLength;
 8008fd2:	6104      	str	r4, [r0, #16]

    Ot_Cmd_Transfer();
 8008fd4:	f001 faac 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8008fd8:	f001 fa9e 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 8008fdc:	bd70      	pop	{r4, r5, r6, pc}

08008fde <otCoapHeaderGenerateToken>:

void otCoapHeaderGenerateToken(otCoapHeader *aHeader, uint8_t aTokenLength)
{
 8008fde:	b538      	push	{r3, r4, r5, lr}
 8008fe0:	4605      	mov	r5, r0
 8008fe2:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 8008fe4:	f001 fac4 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8008fe8:	f001 fa90 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GENERATE_TOKEN;
 8008fec:	2300      	movs	r3, #0
 8008fee:	f06f 025e 	mvn.w	r2, #94	; 0x5e
 8008ff2:	7002      	strb	r2, [r0, #0]
 8008ff4:	7043      	strb	r3, [r0, #1]
 8008ff6:	7083      	strb	r3, [r0, #2]
 8008ff8:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 8008ffa:	2202      	movs	r2, #2
 8008ffc:	7102      	strb	r2, [r0, #4]
 8008ffe:	7143      	strb	r3, [r0, #5]
 8009000:	7183      	strb	r3, [r0, #6]
 8009002:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8009004:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aTokenLength;
 8009006:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 8009008:	f001 fa92 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800900c:	f001 fa84 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 8009010:	bd38      	pop	{r3, r4, r5, pc}

08009012 <otCoapHeaderAppendUriPathOptions>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError) p_ot_req->Data[0];
}

otError otCoapHeaderAppendUriPathOptions(otCoapHeader *aHeader, const char *aUriPath)
{
 8009012:	b538      	push	{r3, r4, r5, lr}
 8009014:	4605      	mov	r5, r0
 8009016:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 8009018:	f001 faaa 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800901c:	f001 fa76 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_APPEND_URI_PATH_OPTIONS;
 8009020:	2300      	movs	r3, #0
 8009022:	f06f 0250 	mvn.w	r2, #80	; 0x50
 8009026:	7002      	strb	r2, [r0, #0]
 8009028:	7043      	strb	r3, [r0, #1]
 800902a:	7083      	strb	r3, [r0, #2]
 800902c:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800902e:	2202      	movs	r2, #2
 8009030:	7102      	strb	r2, [r0, #4]
 8009032:	7143      	strb	r3, [r0, #5]
 8009034:	7183      	strb	r3, [r0, #6]
 8009036:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 8009038:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aUriPath;
 800903a:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 800903c:	f001 fa78 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009040:	f001 fa6a 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError) p_ot_req->Data[0];
 8009044:	6880      	ldr	r0, [r0, #8]
}
 8009046:	b2c0      	uxtb	r0, r0
 8009048:	bd38      	pop	{r3, r4, r5, pc}

0800904a <otCoapHeaderSetPayloadMarker>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError) p_ot_req->Data[0];
}

otError otCoapHeaderSetPayloadMarker(otCoapHeader *aHeader)
{
 800904a:	b510      	push	{r4, lr}
 800904c:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800904e:	f001 fa8f 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009052:	f001 fa5b 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_PAYLOAD_MARKER;
 8009056:	2300      	movs	r3, #0
 8009058:	f06f 024d 	mvn.w	r2, #77	; 0x4d
 800905c:	7002      	strb	r2, [r0, #0]
 800905e:	7043      	strb	r3, [r0, #1]
 8009060:	7083      	strb	r3, [r0, #2]
 8009062:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 8009064:	2201      	movs	r2, #1
 8009066:	7102      	strb	r2, [r0, #4]
 8009068:	7143      	strb	r3, [r0, #5]
 800906a:	7183      	strb	r3, [r0, #6]
 800906c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800906e:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 8009070:	f001 fa5e 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009074:	f001 fa50 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError) p_ot_req->Data[0];
 8009078:	6880      	ldr	r0, [r0, #8]
}
 800907a:	b2c0      	uxtb	r0, r0
 800907c:	bd10      	pop	{r4, pc}

0800907e <otCoapHeaderSetMessageId>:

void otCoapHeaderSetMessageId(otCoapHeader *aHeader, uint16_t aMessageId)
{
 800907e:	b538      	push	{r3, r4, r5, lr}
 8009080:	4605      	mov	r5, r0
 8009082:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 8009084:	f001 fa74 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009088:	f001 fa40 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_SET_MESSAGE_ID;
 800908c:	2300      	movs	r3, #0
 800908e:	f06f 0256 	mvn.w	r2, #86	; 0x56
 8009092:	7002      	strb	r2, [r0, #0]
 8009094:	7043      	strb	r3, [r0, #1]
 8009096:	7083      	strb	r3, [r0, #2]
 8009098:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 800909a:	2202      	movs	r2, #2
 800909c:	7102      	strb	r2, [r0, #4]
 800909e:	7143      	strb	r3, [r0, #5]
 80090a0:	7183      	strb	r3, [r0, #6]
 80090a2:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 80090a4:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint16_t ) aMessageId;
 80090a6:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 80090a8:	f001 fa42 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80090ac:	f001 fa34 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 80090b0:	bd38      	pop	{r3, r4, r5, pc}

080090b2 <otCoapHeaderGetType>:

otCoapType otCoapHeaderGetType(const otCoapHeader *aHeader)
{
 80090b2:	b510      	push	{r4, lr}
 80090b4:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 80090b6:	f001 fa5b 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80090ba:	f001 fa27 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TYPE;
 80090be:	2300      	movs	r3, #0
 80090c0:	f06f 0261 	mvn.w	r2, #97	; 0x61
 80090c4:	7002      	strb	r2, [r0, #0]
 80090c6:	7043      	strb	r3, [r0, #1]
 80090c8:	7083      	strb	r3, [r0, #2]
 80090ca:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 80090cc:	2201      	movs	r2, #1
 80090ce:	7102      	strb	r2, [r0, #4]
 80090d0:	7143      	strb	r3, [r0, #5]
 80090d2:	7183      	strb	r3, [r0, #6]
 80090d4:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 80090d6:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 80090d8:	f001 fa2a 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80090dc:	f001 fa1c 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otCoapType)p_ot_req->Data[0];
 80090e0:	6880      	ldr	r0, [r0, #8]
}
 80090e2:	b2c0      	uxtb	r0, r0
 80090e4:	bd10      	pop	{r4, pc}

080090e6 <otCoapHeaderGetCode>:

otCoapCode otCoapHeaderGetCode(const otCoapHeader *aHeader)
{
 80090e6:	b510      	push	{r4, lr}
 80090e8:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 80090ea:	f001 fa41 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80090ee:	f001 fa0d 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_CODE;
 80090f2:	2300      	movs	r3, #0
 80090f4:	f06f 024c 	mvn.w	r2, #76	; 0x4c
 80090f8:	7002      	strb	r2, [r0, #0]
 80090fa:	7043      	strb	r3, [r0, #1]
 80090fc:	7083      	strb	r3, [r0, #2]
 80090fe:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 8009100:	2201      	movs	r2, #1
 8009102:	7102      	strb	r2, [r0, #4]
 8009104:	7143      	strb	r3, [r0, #5]
 8009106:	7183      	strb	r3, [r0, #6]
 8009108:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800910a:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800910c:	f001 fa10 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009110:	f001 fa02 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otCoapCode)p_ot_req->Data[0];
 8009114:	6880      	ldr	r0, [r0, #8]
}
 8009116:	b2c0      	uxtb	r0, r0
 8009118:	bd10      	pop	{r4, pc}

0800911a <otCoapHeaderGetMessageId>:

uint16_t otCoapHeaderGetMessageId(const otCoapHeader *aHeader)
{
 800911a:	b510      	push	{r4, lr}
 800911c:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 800911e:	f001 fa27 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009122:	f001 f9f3 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_MESSAGE_ID;
 8009126:	2300      	movs	r3, #0
 8009128:	f06f 0255 	mvn.w	r2, #85	; 0x55
 800912c:	7002      	strb	r2, [r0, #0]
 800912e:	7043      	strb	r3, [r0, #1]
 8009130:	7083      	strb	r3, [r0, #2]
 8009132:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 8009134:	2201      	movs	r2, #1
 8009136:	7102      	strb	r2, [r0, #4]
 8009138:	7143      	strb	r3, [r0, #5]
 800913a:	7183      	strb	r3, [r0, #6]
 800913c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 800913e:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 8009140:	f001 f9f6 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009144:	f001 f9e8 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (uint16_t)p_ot_req->Data[0];
 8009148:	6880      	ldr	r0, [r0, #8]
}
 800914a:	b280      	uxth	r0, r0
 800914c:	bd10      	pop	{r4, pc}

0800914e <otCoapHeaderGetTokenLength>:

uint8_t otCoapHeaderGetTokenLength(const otCoapHeader *aHeader)
{
 800914e:	b510      	push	{r4, lr}
 8009150:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 8009152:	f001 fa0d 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009156:	f001 f9d9 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

   p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TOKEN_LENGTH;
 800915a:	2300      	movs	r3, #0
 800915c:	f06f 0254 	mvn.w	r2, #84	; 0x54
 8009160:	7002      	strb	r2, [r0, #0]
 8009162:	7043      	strb	r3, [r0, #1]
 8009164:	7083      	strb	r3, [r0, #2]
 8009166:	70c3      	strb	r3, [r0, #3]

   p_ot_req->Size=1;
 8009168:	2201      	movs	r2, #1
 800916a:	7102      	strb	r2, [r0, #4]
 800916c:	7143      	strb	r3, [r0, #5]
 800916e:	7183      	strb	r3, [r0, #6]
 8009170:	71c3      	strb	r3, [r0, #7]
   p_ot_req->Data[0] = (uint32_t) aHeader;
 8009172:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 8009174:	f001 f9dc 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009178:	f001 f9ce 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
   return (uint8_t)p_ot_req->Data[0];
 800917c:	6880      	ldr	r0, [r0, #8]
}
 800917e:	b2c0      	uxtb	r0, r0
 8009180:	bd10      	pop	{r4, pc}

08009182 <otCoapHeaderGetToken>:

const uint8_t *otCoapHeaderGetToken(const otCoapHeader *aHeader)
{
 8009182:	b510      	push	{r4, lr}
 8009184:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 8009186:	f001 f9f3 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800918a:	f001 f9bf 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_HEADER_GET_TOKEN;
 800918e:	2300      	movs	r3, #0
 8009190:	f06f 0253 	mvn.w	r2, #83	; 0x53
 8009194:	7002      	strb	r2, [r0, #0]
 8009196:	7043      	strb	r3, [r0, #1]
 8009198:	7083      	strb	r3, [r0, #2]
 800919a:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800919c:	2201      	movs	r2, #1
 800919e:	7102      	strb	r2, [r0, #4]
 80091a0:	7143      	strb	r3, [r0, #5]
 80091a2:	7183      	strb	r3, [r0, #6]
 80091a4:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 80091a6:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 80091a8:	f001 f9c2 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80091ac:	f001 f9b4 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (uint8_t *)p_ot_req->Data[0];
}
 80091b0:	6880      	ldr	r0, [r0, #8]
 80091b2:	bd10      	pop	{r4, pc}

080091b4 <otCoapNewMessage>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otCoapOption *)p_ot_req->Data[0];
}

otMessage *otCoapNewMessage(otInstance *aInstance, const otCoapHeader *aHeader)
{
 80091b4:	b510      	push	{r4, lr}
 80091b6:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 80091b8:	f001 f9da 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80091bc:	f001 f9a6 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_NEW_MESSAGE;
 80091c0:	2300      	movs	r3, #0
 80091c2:	f06f 0259 	mvn.w	r2, #89	; 0x59
 80091c6:	7002      	strb	r2, [r0, #0]
 80091c8:	7043      	strb	r3, [r0, #1]
 80091ca:	7083      	strb	r3, [r0, #2]
 80091cc:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 80091ce:	2201      	movs	r2, #1
 80091d0:	7102      	strb	r2, [r0, #4]
 80091d2:	7143      	strb	r3, [r0, #5]
 80091d4:	7183      	strb	r3, [r0, #6]
 80091d6:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aHeader;
 80091d8:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 80091da:	f001 f9a9 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80091de:	f001 f99b 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otMessage *)p_ot_req->Data[0];

}
 80091e2:	6880      	ldr	r0, [r0, #8]
 80091e4:	bd10      	pop	{r4, pc}

080091e6 <otCoapSendRequest>:

otError otCoapSendRequest(otInstance *aInstance,otMessage *aMessage, const otMessageInfo *aMessageInfo,
                              otCoapResponseHandler aHandler, void *aContext)
{
 80091e6:	b570      	push	{r4, r5, r6, lr}
 80091e8:	460e      	mov	r6, r1
 80091ea:	4615      	mov	r5, r2
 80091ec:	461c      	mov	r4, r3
    Pre_OtCmdProcessing();
 80091ee:	f001 f9bf 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80091f2:	f001 f98b 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_REQUEST;
 80091f6:	2300      	movs	r3, #0
 80091f8:	f06f 0258 	mvn.w	r2, #88	; 0x58
 80091fc:	7002      	strb	r2, [r0, #0]
 80091fe:	7043      	strb	r3, [r0, #1]
 8009200:	7083      	strb	r3, [r0, #2]
 8009202:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 8009204:	2203      	movs	r2, #3
 8009206:	7102      	strb	r2, [r0, #4]
 8009208:	7143      	strb	r3, [r0, #5]
 800920a:	7183      	strb	r3, [r0, #6]
 800920c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800920e:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 8009210:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (uint32_t) aHandler;
 8009212:	6104      	str	r4, [r0, #16]
    p_ot_req->Data[3] = (uint32_t) aContext;
 8009214:	9b04      	ldr	r3, [sp, #16]
 8009216:	6143      	str	r3, [r0, #20]

    Ot_Cmd_Transfer();
 8009218:	f001 f98a 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800921c:	f001 f97c 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 8009220:	6880      	ldr	r0, [r0, #8]
}
 8009222:	b2c0      	uxtb	r0, r0
 8009224:	bd70      	pop	{r4, r5, r6, pc}

08009226 <otCoapStart>:

otError otCoapStart(otInstance *aInstance, uint16_t aPort)
{
 8009226:	b510      	push	{r4, lr}
 8009228:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800922a:	f001 f9a1 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800922e:	f001 f96d 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_START;
 8009232:	2300      	movs	r3, #0
 8009234:	f06f 024b 	mvn.w	r2, #75	; 0x4b
 8009238:	7002      	strb	r2, [r0, #0]
 800923a:	7043      	strb	r3, [r0, #1]
 800923c:	7083      	strb	r3, [r0, #2]
 800923e:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 8009240:	2201      	movs	r2, #1
 8009242:	7102      	strb	r2, [r0, #4]
 8009244:	7143      	strb	r3, [r0, #5]
 8009246:	7183      	strb	r3, [r0, #6]
 8009248:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint16_t) aPort;
 800924a:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 800924c:	f001 f970 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009250:	f001 f962 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 8009254:	6880      	ldr	r0, [r0, #8]
}
 8009256:	b2c0      	uxtb	r0, r0
 8009258:	bd10      	pop	{r4, pc}

0800925a <otCoapAddResource>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError)p_ot_req->Data[0];
}

otError otCoapAddResource(otInstance *aInstance, otCoapResource *aResource)
{
 800925a:	b510      	push	{r4, lr}
 800925c:	460c      	mov	r4, r1
    Pre_OtCmdProcessing();
 800925e:	f001 f987 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009262:	f001 f953 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_ADD_RESSOURCE;
 8009266:	2300      	movs	r3, #0
 8009268:	f06f 0249 	mvn.w	r2, #73	; 0x49
 800926c:	7002      	strb	r2, [r0, #0]
 800926e:	7043      	strb	r3, [r0, #1]
 8009270:	7083      	strb	r3, [r0, #2]
 8009272:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 8009274:	2201      	movs	r2, #1
 8009276:	7102      	strb	r2, [r0, #4]
 8009278:	7143      	strb	r3, [r0, #5]
 800927a:	7183      	strb	r3, [r0, #6]
 800927c:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aResource;
 800927e:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 8009280:	f001 f956 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009284:	f001 f948 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 8009288:	6880      	ldr	r0, [r0, #8]
}
 800928a:	b2c0      	uxtb	r0, r0
 800928c:	bd10      	pop	{r4, pc}

0800928e <otCoapSendResponse>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otCoapSendResponse(otInstance *aInstance, otMessage *aMessage, const otMessageInfo *aMessageInfo)
{
 800928e:	b538      	push	{r3, r4, r5, lr}
 8009290:	460d      	mov	r5, r1
 8009292:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 8009294:	f001 f96c 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009298:	f001 f938 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_COAP_SEND_RESPONSE;
 800929c:	2300      	movs	r3, #0
 800929e:	f06f 0257 	mvn.w	r2, #87	; 0x57
 80092a2:	7002      	strb	r2, [r0, #0]
 80092a4:	7043      	strb	r3, [r0, #1]
 80092a6:	7083      	strb	r3, [r0, #2]
 80092a8:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=2;
 80092aa:	2202      	movs	r2, #2
 80092ac:	7102      	strb	r2, [r0, #4]
 80092ae:	7143      	strb	r3, [r0, #5]
 80092b0:	7183      	strb	r3, [r0, #6]
 80092b2:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80092b4:	6085      	str	r5, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aMessageInfo;
 80092b6:	60c4      	str	r4, [r0, #12]

    Ot_Cmd_Transfer();
 80092b8:	f001 f93a 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80092bc:	f001 f92c 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 80092c0:	6880      	ldr	r0, [r0, #8]
}
 80092c2:	b2c0      	uxtb	r0, r0
 80092c4:	bd38      	pop	{r3, r4, r5, pc}

080092c6 <otInstanceInitSingle>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 80092c6:	b508      	push	{r3, lr}
    Pre_OtCmdProcessing();
 80092c8:	f001 f952 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80092cc:	f001 f91e 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 80092d0:	2300      	movs	r3, #0
 80092d2:	f06f 026b 	mvn.w	r2, #107	; 0x6b
 80092d6:	7002      	strb	r2, [r0, #0]
 80092d8:	7043      	strb	r3, [r0, #1]
 80092da:	7083      	strb	r3, [r0, #2]
 80092dc:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=0;
 80092de:	7103      	strb	r3, [r0, #4]
 80092e0:	7143      	strb	r3, [r0, #5]
 80092e2:	7183      	strb	r3, [r0, #6]
 80092e4:	71c3      	strb	r3, [r0, #7]

    Ot_Cmd_Transfer();
 80092e6:	f001 f923 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80092ea:	f001 f915 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otInstance *)p_ot_req->Data[0];
}
 80092ee:	6880      	ldr	r0, [r0, #8]
 80092f0:	bd08      	pop	{r3, pc}

080092f2 <otInstanceFinalize>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (bool)p_ot_req->Data[0];
}

void otInstanceFinalize(otInstance *aInstance)
{
 80092f2:	b508      	push	{r3, lr}
    Pre_OtCmdProcessing();
 80092f4:	f001 f93c 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80092f8:	f001 f908 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_FINALIZE;
 80092fc:	2300      	movs	r3, #0
 80092fe:	f06f 0269 	mvn.w	r2, #105	; 0x69
 8009302:	7002      	strb	r2, [r0, #0]
 8009304:	7043      	strb	r3, [r0, #1]
 8009306:	7083      	strb	r3, [r0, #2]
 8009308:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=0;
 800930a:	7103      	strb	r3, [r0, #4]
 800930c:	7143      	strb	r3, [r0, #5]
 800930e:	7183      	strb	r3, [r0, #6]
 8009310:	71c3      	strb	r3, [r0, #7]

    Ot_Cmd_Transfer();
 8009312:	f001 f90d 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009316:	f001 f8ff 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 800931a:	bd08      	pop	{r3, pc}

0800931c <otSetStateChangedCallback>:

OTAPI otError OTCALL otSetStateChangedCallback(otInstance *aInstance, otStateChangedCallback aCallback,
                                               void *aContext)
{
 800931c:	b538      	push	{r3, r4, r5, lr}
 800931e:	460d      	mov	r5, r1
 8009320:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 8009322:	f001 f925 	bl	800a570 <Pre_OtCmdProcessing>
    /* Store the callback function */
    otStateChangedCb = aCallback;
 8009326:	4b0c      	ldr	r3, [pc, #48]	; (8009358 <otSetStateChangedCallback+0x3c>)
 8009328:	601d      	str	r5, [r3, #0]
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800932a:	f001 f8ef 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_SET_STATE_CHANGED_CALLBACK;
 800932e:	2300      	movs	r3, #0
 8009330:	f06f 0268 	mvn.w	r2, #104	; 0x68
 8009334:	7002      	strb	r2, [r0, #0]
 8009336:	7043      	strb	r3, [r0, #1]
 8009338:	7083      	strb	r3, [r0, #2]
 800933a:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 800933c:	2201      	movs	r2, #1
 800933e:	7102      	strb	r2, [r0, #4]
 8009340:	7143      	strb	r3, [r0, #5]
 8009342:	7183      	strb	r3, [r0, #6]
 8009344:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t)aContext;
 8009346:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 8009348:	f001 f8f2 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800934c:	f001 f8e4 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 8009350:	6880      	ldr	r0, [r0, #8]
}
 8009352:	b2c0      	uxtb	r0, r0
 8009354:	bd38      	pop	{r3, r4, r5, pc}
 8009356:	bf00      	nop
 8009358:	20003df4 	.word	0x20003df4

0800935c <otInstanceErasePersistentInfo>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otInstanceErasePersistentInfo(otInstance *aInstance)
{
 800935c:	b508      	push	{r3, lr}
    Pre_OtCmdProcessing();
 800935e:	f001 f907 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009362:	f001 f8d3 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_ERASE_PERSISTENT_INFO;
 8009366:	2300      	movs	r3, #0
 8009368:	f06f 0264 	mvn.w	r2, #100	; 0x64
 800936c:	7002      	strb	r2, [r0, #0]
 800936e:	7043      	strb	r3, [r0, #1]
 8009370:	7083      	strb	r3, [r0, #2]
 8009372:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=0;
 8009374:	7103      	strb	r3, [r0, #4]
 8009376:	7143      	strb	r3, [r0, #5]
 8009378:	7183      	strb	r3, [r0, #6]
 800937a:	71c3      	strb	r3, [r0, #7]

    Ot_Cmd_Transfer();
 800937c:	f001 f8d8 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009380:	f001 f8ca 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 8009384:	6880      	ldr	r0, [r0, #8]
}
 8009386:	b2c0      	uxtb	r0, r0
 8009388:	bd08      	pop	{r3, pc}

0800938a <otIp6SetEnabled>:
extern otIp6SlaacIidCreate aIidCreateCb;
extern otIp6ReceiveCallback otIp6ReceiveCb;


OTAPI otError OTCALL otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 800938a:	b510      	push	{r4, lr}
 800938c:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800938e:	f001 f8ef 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009392:	f001 f8bb 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 8009396:	2300      	movs	r3, #0
 8009398:	2227      	movs	r2, #39	; 0x27
 800939a:	7002      	strb	r2, [r0, #0]
 800939c:	7043      	strb	r3, [r0, #1]
 800939e:	7083      	strb	r3, [r0, #2]
 80093a0:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 80093a2:	2201      	movs	r2, #1
 80093a4:	7102      	strb	r2, [r0, #4]
 80093a6:	7143      	strb	r3, [r0, #5]
 80093a8:	7183      	strb	r3, [r0, #6]
 80093aa:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 80093ac:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 80093ae:	f001 f8bf 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80093b2:	f001 f8b1 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 80093b6:	6880      	ldr	r0, [r0, #8]
}
 80093b8:	b2c0      	uxtb	r0, r0
 80093ba:	bd10      	pop	{r4, pc}

080093bc <otIp6IsEnabled>:

OTAPI bool OTCALL otIp6IsEnabled(otInstance *aInstance)
{
 80093bc:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 80093be:	f001 f8d7 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80093c2:	f001 f8a3 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_IS_ENABLED;
 80093c6:	2300      	movs	r3, #0
 80093c8:	2228      	movs	r2, #40	; 0x28
 80093ca:	7002      	strb	r2, [r0, #0]
 80093cc:	7043      	strb	r3, [r0, #1]
 80093ce:	7083      	strb	r3, [r0, #2]
 80093d0:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 80093d2:	7103      	strb	r3, [r0, #4]
 80093d4:	7143      	strb	r3, [r0, #5]
 80093d6:	7183      	strb	r3, [r0, #6]
 80093d8:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 80093da:	f001 f8a9 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80093de:	f001 f89b 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (bool)p_ot_req->Data[0];
 80093e2:	6880      	ldr	r0, [r0, #8]
}
 80093e4:	3000      	adds	r0, #0
 80093e6:	bf18      	it	ne
 80093e8:	2001      	movne	r0, #1
 80093ea:	bd08      	pop	{r3, pc}

080093ec <otIp6GetUnicastAddresses>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

OTAPI const otNetifAddress *OTCALL otIp6GetUnicastAddresses(otInstance *aInstance)
{
 80093ec:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 80093ee:	f001 f8bf 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80093f2:	f001 f88b 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_GET_UNICAST_ADDRESSES;
 80093f6:	2300      	movs	r3, #0
 80093f8:	222b      	movs	r2, #43	; 0x2b
 80093fa:	7002      	strb	r2, [r0, #0]
 80093fc:	7043      	strb	r3, [r0, #1]
 80093fe:	7083      	strb	r3, [r0, #2]
 8009400:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 8009402:	7103      	strb	r3, [r0, #4]
 8009404:	7143      	strb	r3, [r0, #5]
 8009406:	7183      	strb	r3, [r0, #6]
 8009408:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 800940a:	f001 f891 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800940e:	f001 f883 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otNetifAddress *)p_ot_req->Data[0];
}
 8009412:	6880      	ldr	r0, [r0, #8]
 8009414:	bd08      	pop	{r3, pc}

08009416 <otIp6AddressFromString>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (bool)p_ot_req->Data[0];
}

OTAPI otError OTCALL otIp6AddressFromString(const char *aString, otIp6Address *aAddress)
{
 8009416:	b538      	push	{r3, r4, r5, lr}
 8009418:	4605      	mov	r5, r0
 800941a:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 800941c:	f001 f8a8 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009420:	f001 f874 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_ADDRESS_FROM_STRING;
 8009424:	2300      	movs	r3, #0
 8009426:	223f      	movs	r2, #63	; 0x3f
 8009428:	7002      	strb	r2, [r0, #0]
 800942a:	7043      	strb	r3, [r0, #1]
 800942c:	7083      	strb	r3, [r0, #2]
 800942e:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=2;
 8009430:	2202      	movs	r2, #2
 8009432:	7102      	strb	r2, [r0, #4]
 8009434:	7143      	strb	r3, [r0, #5]
 8009436:	7183      	strb	r3, [r0, #6]
 8009438:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aString;
 800943a:	6085      	str	r5, [r0, #8]
  p_ot_req->Data[1] = (uint32_t) aAddress;
 800943c:	60c4      	str	r4, [r0, #12]

  Ot_Cmd_Transfer();
 800943e:	f001 f877 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009442:	f001 f869 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 8009446:	6880      	ldr	r0, [r0, #8]
}
 8009448:	b2c0      	uxtb	r0, r0
 800944a:	bd38      	pop	{r3, r4, r5, pc}

0800944c <otLinkSetChannel>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint8_t)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetChannel(otInstance *aInstance, uint8_t aChannel)
{
 800944c:	b510      	push	{r4, lr}
 800944e:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 8009450:	f001 f88e 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009454:	f001 f85a 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_CHANNEL;
 8009458:	2300      	movs	r3, #0
 800945a:	2208      	movs	r2, #8
 800945c:	7002      	strb	r2, [r0, #0]
 800945e:	7043      	strb	r3, [r0, #1]
 8009460:	7083      	strb	r3, [r0, #2]
 8009462:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 8009464:	2201      	movs	r2, #1
 8009466:	7102      	strb	r2, [r0, #4]
 8009468:	7143      	strb	r3, [r0, #5]
 800946a:	7183      	strb	r3, [r0, #6]
 800946c:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aChannel;
 800946e:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 8009470:	f001 f85e 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009474:	f001 f850 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 8009478:	6880      	ldr	r0, [r0, #8]
}
 800947a:	b2c0      	uxtb	r0, r0
 800947c:	bd10      	pop	{r4, pc}

0800947e <otLinkSetPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otPanId)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetPanId(otInstance *aInstance, otPanId aPanId)
{
 800947e:	b510      	push	{r4, lr}
 8009480:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 8009482:	f001 f875 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009486:	f001 f841 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_PANID;
 800948a:	2300      	movs	r3, #0
 800948c:	220f      	movs	r2, #15
 800948e:	7002      	strb	r2, [r0, #0]
 8009490:	7043      	strb	r3, [r0, #1]
 8009492:	7083      	strb	r3, [r0, #2]
 8009494:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 8009496:	2201      	movs	r2, #1
 8009498:	7102      	strb	r2, [r0, #4]
 800949a:	7143      	strb	r3, [r0, #5]
 800949c:	7183      	strb	r3, [r0, #6]
 800949e:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aPanId;
 80094a0:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 80094a2:	f001 f845 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80094a6:	f001 f837 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 80094aa:	6880      	ldr	r0, [r0, #8]
}
 80094ac:	b2c0      	uxtb	r0, r0
 80094ae:	bd10      	pop	{r4, pc}

080094b0 <otMessageFree>:
#include "thread.h"
#include "message.h"


void otMessageFree(otMessage *aMessage)
{
 80094b0:	b510      	push	{r4, lr}
 80094b2:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 80094b4:	f001 f85c 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80094b8:	f001 f828 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_FREE;
 80094bc:	2300      	movs	r3, #0
 80094be:	f06f 0246 	mvn.w	r2, #70	; 0x46
 80094c2:	7002      	strb	r2, [r0, #0]
 80094c4:	7043      	strb	r3, [r0, #1]
 80094c6:	7083      	strb	r3, [r0, #2]
 80094c8:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 80094ca:	2201      	movs	r2, #1
 80094cc:	7102      	strb	r2, [r0, #4]
 80094ce:	7143      	strb	r3, [r0, #5]
 80094d0:	7183      	strb	r3, [r0, #6]
 80094d2:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 80094d4:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 80094d6:	f001 f82b 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 80094da:	f001 f81d 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
}
 80094de:	bd10      	pop	{r4, pc}

080094e0 <otMessageGetOffset>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otError)p_ot_req->Data[0];
}

uint16_t otMessageGetOffset(otMessage *aMessage)
{
 80094e0:	b510      	push	{r4, lr}
 80094e2:	4604      	mov	r4, r0
    Pre_OtCmdProcessing();
 80094e4:	f001 f844 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 80094e8:	f001 f810 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_GET_OFFSET;
 80094ec:	2300      	movs	r3, #0
 80094ee:	f06f 0243 	mvn.w	r2, #67	; 0x43
 80094f2:	7002      	strb	r2, [r0, #0]
 80094f4:	7043      	strb	r3, [r0, #1]
 80094f6:	7083      	strb	r3, [r0, #2]
 80094f8:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=1;
 80094fa:	2201      	movs	r2, #1
 80094fc:	7102      	strb	r2, [r0, #4]
 80094fe:	7143      	strb	r3, [r0, #5]
 8009500:	7183      	strb	r3, [r0, #6]
 8009502:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 8009504:	6084      	str	r4, [r0, #8]

    Ot_Cmd_Transfer();
 8009506:	f001 f813 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800950a:	f001 f805 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (uint16_t)p_ot_req->Data[0];
 800950e:	6880      	ldr	r0, [r0, #8]
}
 8009510:	b280      	uxth	r0, r0
 8009512:	bd10      	pop	{r4, pc}

08009514 <otMessageAppend>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (int8_t)p_ot_req->Data[0];
}

otError otMessageAppend(otMessage *aMessage, const void *aBuf, uint16_t aLength)
{
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	4606      	mov	r6, r0
 8009518:	460d      	mov	r5, r1
 800951a:	4614      	mov	r4, r2
    Pre_OtCmdProcessing();
 800951c:	f001 f828 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009520:	f000 fff4 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_APPEND;
 8009524:	2300      	movs	r3, #0
 8009526:	f06f 023e 	mvn.w	r2, #62	; 0x3e
 800952a:	7002      	strb	r2, [r0, #0]
 800952c:	7043      	strb	r3, [r0, #1]
 800952e:	7083      	strb	r3, [r0, #2]
 8009530:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=3;
 8009532:	2203      	movs	r2, #3
 8009534:	7102      	strb	r2, [r0, #4]
 8009536:	7143      	strb	r3, [r0, #5]
 8009538:	7183      	strb	r3, [r0, #6]
 800953a:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800953c:	6086      	str	r6, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aBuf;
 800953e:	60c5      	str	r5, [r0, #12]
    p_ot_req->Data[2] = (uint32_t) aLength;
 8009540:	6104      	str	r4, [r0, #16]

    Ot_Cmd_Transfer();
 8009542:	f000 fff5 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009546:	f000 ffe7 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (otError)p_ot_req->Data[0];
 800954a:	6880      	ldr	r0, [r0, #8]
}
 800954c:	b2c0      	uxtb	r0, r0
 800954e:	bd70      	pop	{r4, r5, r6, pc}

08009550 <otMessageRead>:

int otMessageRead(otMessage *aMessage, uint16_t aOffset, void *aBuf, uint16_t aLength)
{
 8009550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009552:	4607      	mov	r7, r0
 8009554:	460e      	mov	r6, r1
 8009556:	4615      	mov	r5, r2
 8009558:	461c      	mov	r4, r3
    Pre_OtCmdProcessing();
 800955a:	f001 f809 	bl	800a570 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800955e:	f000 ffd5 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

    p_ot_req->ID = MSG_M4TOM0_OT_MESSAGE_READ;
 8009562:	2300      	movs	r3, #0
 8009564:	f06f 023d 	mvn.w	r2, #61	; 0x3d
 8009568:	7002      	strb	r2, [r0, #0]
 800956a:	7043      	strb	r3, [r0, #1]
 800956c:	7083      	strb	r3, [r0, #2]
 800956e:	70c3      	strb	r3, [r0, #3]

    p_ot_req->Size=4;
 8009570:	2204      	movs	r2, #4
 8009572:	7102      	strb	r2, [r0, #4]
 8009574:	7143      	strb	r3, [r0, #5]
 8009576:	7183      	strb	r3, [r0, #6]
 8009578:	71c3      	strb	r3, [r0, #7]
    p_ot_req->Data[0] = (uint32_t) aMessage;
 800957a:	6087      	str	r7, [r0, #8]
    p_ot_req->Data[1] = (uint32_t) aOffset;
 800957c:	60c6      	str	r6, [r0, #12]
    p_ot_req->Data[2] = (uint32_t) aBuf;
 800957e:	6105      	str	r5, [r0, #16]
    p_ot_req->Data[3] = (uint32_t) aLength;
 8009580:	6144      	str	r4, [r0, #20]

    Ot_Cmd_Transfer();
 8009582:	f000 ffd5 	bl	800a530 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009586:	f000 ffc7 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
    return (int)p_ot_req->Data[0];
}
 800958a:	6880      	ldr	r0, [r0, #8]
 800958c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009590 <OpenThread_CallBack_Processing>:
  * @param  None
  * @retval None
  */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 8009590:	b570      	push	{r4, r5, r6, lr}
 8009592:	b082      	sub	sp, #8
    HAL_StatusTypeDef status = HAL_OK;

    /* Get pointer on received event buffer from M0 */
    Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 8009594:	f000 ffc6 	bl	800a524 <THREAD_Get_NotificationPayloadBuffer>

    switch(p_notification->ID)
 8009598:	6803      	ldr	r3, [r0, #0]
 800959a:	3b01      	subs	r3, #1
 800959c:	2b14      	cmp	r3, #20
 800959e:	f200 80e6 	bhi.w	800976e <OpenThread_CallBack_Processing+0x1de>
 80095a2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80095a6:	0015      	.short	0x0015
 80095a8:	002b001f 	.word	0x002b001f
 80095ac:	00440039 	.word	0x00440039
 80095b0:	0059004e 	.word	0x0059004e
 80095b4:	006d0063 	.word	0x006d0063
 80095b8:	00810077 	.word	0x00810077
 80095bc:	00e4008b 	.word	0x00e4008b
 80095c0:	00a60097 	.word	0x00a60097
 80095c4:	00bb00b1 	.word	0x00bb00b1
 80095c8:	00d200c6 	.word	0x00d200c6
 80095cc:	00db00e4 	.word	0x00db00e4
    {
    case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
        if (otStateChangedCb != NULL)
 80095d0:	4b7a      	ldr	r3, [pc, #488]	; (80097bc <OpenThread_CallBack_Processing+0x22c>)
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 80cc 	beq.w	8009772 <OpenThread_CallBack_Processing+0x1e2>
        {
            otStateChangedCb((uint32_t) p_notification->Data[0],
 80095da:	68c1      	ldr	r1, [r0, #12]
 80095dc:	6880      	ldr	r0, [r0, #8]
 80095de:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 80095e0:	2400      	movs	r4, #0
 80095e2:	e01f      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
                    (void*) p_notification->Data[1]);
        }
        break;
    case MSG_M0TOM4_COAP_REQUEST_HANDLER:
        coapRequestHandlerCb = (CoapRequestHandlerCallback) p_notification->Data[0];
 80095e4:	6883      	ldr	r3, [r0, #8]
 80095e6:	4a76      	ldr	r2, [pc, #472]	; (80097c0 <OpenThread_CallBack_Processing+0x230>)
 80095e8:	6013      	str	r3, [r2, #0]

        if (coapRequestHandlerCb != NULL)
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	f000 80c3 	beq.w	8009776 <OpenThread_CallBack_Processing+0x1e6>
        {
            coapRequestHandlerCb( (otCoapHeader *) p_notification->Data[1],
 80095f0:	6942      	ldr	r2, [r0, #20]
 80095f2:	6901      	ldr	r1, [r0, #16]
 80095f4:	68c0      	ldr	r0, [r0, #12]
 80095f6:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 80095f8:	2400      	movs	r4, #0
 80095fa:	e013      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
                    (otMessage *) p_notification->Data[2],
                    (otMessageInfo *) p_notification->Data[3]);
        }
        break;
    case MSG_M0TOM4_COAP_RESPONSE_HANDLER:
        coapResponseHandlerCb = (CoapResponseHandlerCallback) p_notification->Data[0];
 80095fc:	6884      	ldr	r4, [r0, #8]
 80095fe:	4b71      	ldr	r3, [pc, #452]	; (80097c4 <OpenThread_CallBack_Processing+0x234>)
 8009600:	601c      	str	r4, [r3, #0]
        if (coapResponseHandlerCb != NULL)
 8009602:	2c00      	cmp	r4, #0
 8009604:	f000 80b9 	beq.w	800977a <OpenThread_CallBack_Processing+0x1ea>
        {
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
                    (otMessage *) p_notification->Data[2],
                    (otMessageInfo *) p_notification->Data[3],
                    (otError) p_notification->Data[4]);
 8009608:	6983      	ldr	r3, [r0, #24]
            coapResponseHandlerCb( (otCoapHeader *) p_notification->Data[1],
 800960a:	b2db      	uxtb	r3, r3
 800960c:	6942      	ldr	r2, [r0, #20]
 800960e:	6901      	ldr	r1, [r0, #16]
 8009610:	68c0      	ldr	r0, [r0, #12]
 8009612:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 8009614:	2400      	movs	r4, #0
 8009616:	e005      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        }
        break;
    case MSG_M0TOM4_NOTIFY_STACK_RESET:
        /* Store Thread NVM data in Flash*/
        SHCI_C2_FLASH_StoreData(THREAD_IP);
 8009618:	2001      	movs	r0, #1
 800961a:	f000 f901 	bl	8009820 <SHCI_C2_FLASH_StoreData>
        /* Perform an NVIC Reset in order to reinitalize the device */
        HAL_NVIC_SystemReset();
 800961e:	f7f9 f8c9 	bl	80027b4 <HAL_NVIC_SystemReset>
    HAL_StatusTypeDef status = HAL_OK;
 8009622:	2400      	movs	r4, #0
    default:
        status = HAL_ERROR;
        break;
    }

    TL_THREAD_SendAck();
 8009624:	f000 fbc8 	bl	8009db8 <TL_THREAD_SendAck>
    return status;

}
 8009628:	4620      	mov	r0, r4
 800962a:	b002      	add	sp, #8
 800962c:	bd70      	pop	{r4, r5, r6, pc}
        if (otIp6ReceiveCb != NULL)
 800962e:	4b66      	ldr	r3, [pc, #408]	; (80097c8 <OpenThread_CallBack_Processing+0x238>)
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	2b00      	cmp	r3, #0
 8009634:	f000 80a3 	beq.w	800977e <OpenThread_CallBack_Processing+0x1ee>
            otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 8009638:	68c1      	ldr	r1, [r0, #12]
 800963a:	6880      	ldr	r0, [r0, #8]
 800963c:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800963e:	2400      	movs	r4, #0
 8009640:	e7f0      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (aIidCreateCb != NULL)
 8009642:	4b62      	ldr	r3, [pc, #392]	; (80097cc <OpenThread_CallBack_Processing+0x23c>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	2b00      	cmp	r3, #0
 8009648:	f000 809b 	beq.w	8009782 <OpenThread_CallBack_Processing+0x1f2>
            aIidCreateCb(NULL, (otNetifAddress*) p_notification->Data[0],
 800964c:	68c2      	ldr	r2, [r0, #12]
 800964e:	6881      	ldr	r1, [r0, #8]
 8009650:	2000      	movs	r0, #0
 8009652:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 8009654:	2400      	movs	r4, #0
 8009656:	e7e5      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otHandleActiveScanResultCb != NULL)
 8009658:	4b5d      	ldr	r3, [pc, #372]	; (80097d0 <OpenThread_CallBack_Processing+0x240>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	f000 8092 	beq.w	8009786 <OpenThread_CallBack_Processing+0x1f6>
            otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 8009662:	68c1      	ldr	r1, [r0, #12]
 8009664:	6880      	ldr	r0, [r0, #8]
 8009666:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 8009668:	2400      	movs	r4, #0
 800966a:	e7db      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otHandleEnergyScanResultCb != NULL)
 800966c:	4b59      	ldr	r3, [pc, #356]	; (80097d4 <OpenThread_CallBack_Processing+0x244>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	f000 808a 	beq.w	800978a <OpenThread_CallBack_Processing+0x1fa>
            otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 8009676:	68c1      	ldr	r1, [r0, #12]
 8009678:	6880      	ldr	r0, [r0, #8]
 800967a:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800967c:	2400      	movs	r4, #0
 800967e:	e7d1      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otLinkPcapCb != NULL)
 8009680:	4b55      	ldr	r3, [pc, #340]	; (80097d8 <OpenThread_CallBack_Processing+0x248>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 8082 	beq.w	800978e <OpenThread_CallBack_Processing+0x1fe>
            otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800968a:	68c1      	ldr	r1, [r0, #12]
 800968c:	6880      	ldr	r0, [r0, #8]
 800968e:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 8009690:	2400      	movs	r4, #0
 8009692:	e7c7      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otReceiveDiagnosticGetCb != NULL)
 8009694:	4b51      	ldr	r3, [pc, #324]	; (80097dc <OpenThread_CallBack_Processing+0x24c>)
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d07a      	beq.n	8009792 <OpenThread_CallBack_Processing+0x202>
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 800969c:	6902      	ldr	r2, [r0, #16]
 800969e:	68c1      	ldr	r1, [r0, #12]
 80096a0:	6880      	ldr	r0, [r0, #8]
 80096a2:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 80096a4:	2400      	movs	r4, #0
 80096a6:	e7bd      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otThreadChildTableCallbackCb != NULL)
 80096a8:	4b4d      	ldr	r3, [pc, #308]	; (80097e0 <OpenThread_CallBack_Processing+0x250>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d072      	beq.n	8009796 <OpenThread_CallBack_Processing+0x206>
            otThreadChildTableCallbackCb((otThreadChildTableEvent) p_notification->Data[0],
 80096b0:	6882      	ldr	r2, [r0, #8]
 80096b2:	68c1      	ldr	r1, [r0, #12]
 80096b4:	b2d0      	uxtb	r0, r2
 80096b6:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 80096b8:	2400      	movs	r4, #0
 80096ba:	e7b3      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otCommissionerEnergyReportCb != NULL)
 80096bc:	4b49      	ldr	r3, [pc, #292]	; (80097e4 <OpenThread_CallBack_Processing+0x254>)
 80096be:	681c      	ldr	r4, [r3, #0]
 80096c0:	2c00      	cmp	r4, #0
 80096c2:	d06a      	beq.n	800979a <OpenThread_CallBack_Processing+0x20a>
                    (uint8_t) p_notification->Data[2],
 80096c4:	6902      	ldr	r2, [r0, #16]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 80096c6:	6943      	ldr	r3, [r0, #20]
 80096c8:	b2d2      	uxtb	r2, r2
 80096ca:	68c1      	ldr	r1, [r0, #12]
 80096cc:	6880      	ldr	r0, [r0, #8]
 80096ce:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 80096d0:	2400      	movs	r4, #0
 80096d2:	e7a7      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otDnsResponseHandlerCb != NULL)
 80096d4:	4b44      	ldr	r3, [pc, #272]	; (80097e8 <OpenThread_CallBack_Processing+0x258>)
 80096d6:	681d      	ldr	r5, [r3, #0]
 80096d8:	2d00      	cmp	r5, #0
 80096da:	d060      	beq.n	800979e <OpenThread_CallBack_Processing+0x20e>
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 80096dc:	6886      	ldr	r6, [r0, #8]
                    (char*) p_notification->Data[1],
 80096de:	68c1      	ldr	r1, [r0, #12]
                    (otIp6Address*) p_notification->Data[2],
 80096e0:	6902      	ldr	r2, [r0, #16]
                    (uint32_t) p_notification->Data[3],
 80096e2:	6943      	ldr	r3, [r0, #20]
                    (otError) p_notification->Data[4]);
 80096e4:	6984      	ldr	r4, [r0, #24]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 80096e6:	b2e4      	uxtb	r4, r4
 80096e8:	9400      	str	r4, [sp, #0]
 80096ea:	4630      	mov	r0, r6
 80096ec:	47a8      	blx	r5
    HAL_StatusTypeDef status = HAL_OK;
 80096ee:	2400      	movs	r4, #0
 80096f0:	e798      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otIcmp6ReceiveCb != NULL)
 80096f2:	4b3e      	ldr	r3, [pc, #248]	; (80097ec <OpenThread_CallBack_Processing+0x25c>)
 80096f4:	681c      	ldr	r4, [r3, #0]
 80096f6:	2c00      	cmp	r4, #0
 80096f8:	d053      	beq.n	80097a2 <OpenThread_CallBack_Processing+0x212>
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 80096fa:	6943      	ldr	r3, [r0, #20]
 80096fc:	6902      	ldr	r2, [r0, #16]
 80096fe:	68c1      	ldr	r1, [r0, #12]
 8009700:	6880      	ldr	r0, [r0, #8]
 8009702:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 8009704:	2400      	movs	r4, #0
 8009706:	e78d      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otJoinerCb != NULL)
 8009708:	4b39      	ldr	r3, [pc, #228]	; (80097f0 <OpenThread_CallBack_Processing+0x260>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d04a      	beq.n	80097a6 <OpenThread_CallBack_Processing+0x216>
            otJoinerCb((otError) p_notification->Data[0],
 8009710:	6882      	ldr	r2, [r0, #8]
 8009712:	68c1      	ldr	r1, [r0, #12]
 8009714:	b2d0      	uxtb	r0, r2
 8009716:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 8009718:	2400      	movs	r4, #0
 800971a:	e783      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otLinkRawReceiveDoneCb != NULL)
 800971c:	4b35      	ldr	r3, [pc, #212]	; (80097f4 <OpenThread_CallBack_Processing+0x264>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d042      	beq.n	80097aa <OpenThread_CallBack_Processing+0x21a>
                    (otError) p_notification->Data[2]);
 8009724:	6902      	ldr	r2, [r0, #16]
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 8009726:	b2d2      	uxtb	r2, r2
 8009728:	68c1      	ldr	r1, [r0, #12]
 800972a:	6880      	ldr	r0, [r0, #8]
 800972c:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800972e:	2400      	movs	r4, #0
 8009730:	e778      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otLinkRawTransmitDoneCb != NULL)
 8009732:	4b31      	ldr	r3, [pc, #196]	; (80097f8 <OpenThread_CallBack_Processing+0x268>)
 8009734:	681c      	ldr	r4, [r3, #0]
 8009736:	2c00      	cmp	r4, #0
 8009738:	d039      	beq.n	80097ae <OpenThread_CallBack_Processing+0x21e>
                    (otError) p_notification->Data[3]);
 800973a:	6943      	ldr	r3, [r0, #20]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800973c:	b2db      	uxtb	r3, r3
 800973e:	6902      	ldr	r2, [r0, #16]
 8009740:	68c1      	ldr	r1, [r0, #12]
 8009742:	6880      	ldr	r0, [r0, #8]
 8009744:	47a0      	blx	r4
    HAL_StatusTypeDef status = HAL_OK;
 8009746:	2400      	movs	r4, #0
 8009748:	e76c      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otLinkRawEnergyScanDoneCb != NULL)
 800974a:	4b2c      	ldr	r3, [pc, #176]	; (80097fc <OpenThread_CallBack_Processing+0x26c>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	b383      	cbz	r3, 80097b2 <OpenThread_CallBack_Processing+0x222>
                    (int8_t) p_notification->Data[1]);
 8009750:	68c1      	ldr	r1, [r0, #12]
            otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 8009752:	b249      	sxtb	r1, r1
 8009754:	6880      	ldr	r0, [r0, #8]
 8009756:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 8009758:	2400      	movs	r4, #0
 800975a:	e763      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        if (otUdpReceiveCb != NULL)
 800975c:	4b28      	ldr	r3, [pc, #160]	; (8009800 <OpenThread_CallBack_Processing+0x270>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	b34b      	cbz	r3, 80097b6 <OpenThread_CallBack_Processing+0x226>
            otUdpReceiveCb((void*) p_notification->Data[0],
 8009762:	6902      	ldr	r2, [r0, #16]
 8009764:	68c1      	ldr	r1, [r0, #12]
 8009766:	6880      	ldr	r0, [r0, #8]
 8009768:	4798      	blx	r3
    HAL_StatusTypeDef status = HAL_OK;
 800976a:	2400      	movs	r4, #0
 800976c:	e75a      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
        status = HAL_ERROR;
 800976e:	2401      	movs	r4, #1
 8009770:	e758      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
    HAL_StatusTypeDef status = HAL_OK;
 8009772:	2400      	movs	r4, #0
 8009774:	e756      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 8009776:	2400      	movs	r4, #0
 8009778:	e754      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 800977a:	2400      	movs	r4, #0
 800977c:	e752      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 800977e:	2400      	movs	r4, #0
 8009780:	e750      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 8009782:	2400      	movs	r4, #0
 8009784:	e74e      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 8009786:	2400      	movs	r4, #0
 8009788:	e74c      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 800978a:	2400      	movs	r4, #0
 800978c:	e74a      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 800978e:	2400      	movs	r4, #0
 8009790:	e748      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 8009792:	2400      	movs	r4, #0
 8009794:	e746      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 8009796:	2400      	movs	r4, #0
 8009798:	e744      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 800979a:	2400      	movs	r4, #0
 800979c:	e742      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 800979e:	2400      	movs	r4, #0
 80097a0:	e740      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097a2:	2400      	movs	r4, #0
 80097a4:	e73e      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097a6:	2400      	movs	r4, #0
 80097a8:	e73c      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097aa:	2400      	movs	r4, #0
 80097ac:	e73a      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097ae:	2400      	movs	r4, #0
 80097b0:	e738      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097b2:	2400      	movs	r4, #0
 80097b4:	e736      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097b6:	2400      	movs	r4, #0
 80097b8:	e734      	b.n	8009624 <OpenThread_CallBack_Processing+0x94>
 80097ba:	bf00      	nop
 80097bc:	20003df4 	.word	0x20003df4
 80097c0:	20003dbc 	.word	0x20003dbc
 80097c4:	20003dc0 	.word	0x20003dc0
 80097c8:	20003dd8 	.word	0x20003dd8
 80097cc:	20003db8 	.word	0x20003db8
 80097d0:	20003dcc 	.word	0x20003dcc
 80097d4:	20003dd0 	.word	0x20003dd0
 80097d8:	20003de0 	.word	0x20003de0
 80097dc:	20003df0 	.word	0x20003df0
 80097e0:	20003df8 	.word	0x20003df8
 80097e4:	20003dc4 	.word	0x20003dc4
 80097e8:	20003dc8 	.word	0x20003dc8
 80097ec:	20003dd4 	.word	0x20003dd4
 80097f0:	20003ddc 	.word	0x20003ddc
 80097f4:	20003de8 	.word	0x20003de8
 80097f8:	20003dec 	.word	0x20003dec
 80097fc:	20003de4 	.word	0x20003de4
 8009800:	20003dfc 	.word	0x20003dfc

08009804 <SHCI_C2_THREAD_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 8009804:	b500      	push	{lr}
 8009806:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 8009808:	466b      	mov	r3, sp
 800980a:	2200      	movs	r2, #0
 800980c:	4611      	mov	r1, r2
 800980e:	f64f 4067 	movw	r0, #64615	; 0xfc67
 8009812:	f000 f8e3 	bl	80099dc <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 8009816:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800981a:	b005      	add	sp, #20
 800981c:	f85d fb04 	ldr.w	pc, [sp], #4

08009820 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 8009820:	b500      	push	{lr}
 8009822:	b085      	sub	sp, #20
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;

  local_buffer[0] = Ip;
 8009824:	aa04      	add	r2, sp, #16
 8009826:	f802 0d10 	strb.w	r0, [r2, #-16]!

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 800982a:	4613      	mov	r3, r2
 800982c:	2101      	movs	r1, #1
 800982e:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 8009832:	f000 f8d3 	bl	80099dc <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}
 8009836:	f89d 000e 	ldrb.w	r0, [sp, #14]
 800983a:	b005      	add	sp, #20
 800983c:	f85d fb04 	ldr.w	pc, [sp], #4

08009840 <SHCI_GetWirelessFwInfo>:
  MB_RefTable_t * p_RefTable = NULL;
  uint32_t version = 0;
  uint32_t memorySize = 0;
  uint32_t infoStack = 0;

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8009840:	4b19      	ldr	r3, [pc, #100]	; (80098a8 <SHCI_GetWirelessFwInfo+0x68>)
 8009842:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	b29b      	uxth	r3, r3
 8009848:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800984c:	f503 3340 	add.w	r3, r3, #196608	; 0x30000

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	6912      	ldr	r2, [r2, #16]
  pWirelessInfo->VersionMajor       = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009854:	0e11      	lsrs	r1, r2, #24
 8009856:	7001      	strb	r1, [r0, #0]
  pWirelessInfo->VersionMinor       = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009858:	0c11      	lsrs	r1, r2, #16
 800985a:	7041      	strb	r1, [r0, #1]
  pWirelessInfo->VersionSub         = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800985c:	0a11      	lsrs	r1, r2, #8
 800985e:	7081      	strb	r1, [r0, #2]
  pWirelessInfo->VersionBranch      = ((version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8009860:	f3c2 1103 	ubfx	r1, r2, #4, #4
 8009864:	70c1      	strb	r1, [r0, #3]
  pWirelessInfo->VersionReleaseType = ((version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8009866:	f002 020f 	and.w	r2, r2, #15
 800986a:	7102      	strb	r2, [r0, #4]

  memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800986c:	681a      	ldr	r2, [r3, #0]
 800986e:	6952      	ldr	r2, [r2, #20]
  pWirelessInfo->MemorySizeSram2B   = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009870:	0e11      	lsrs	r1, r2, #24
 8009872:	7141      	strb	r1, [r0, #5]
  pWirelessInfo->MemorySizeSram2A   = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009874:	0c11      	lsrs	r1, r2, #16
 8009876:	7181      	strb	r1, [r0, #6]
  pWirelessInfo->MemorySizeSram1    = ((memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8009878:	0a11      	lsrs	r1, r2, #8
 800987a:	71c1      	strb	r1, [r0, #7]
  pWirelessInfo->MemorySizeFlash    = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800987c:	7202      	strb	r2, [r0, #8]

  infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	6992      	ldr	r2, [r2, #24]
  pWirelessInfo->StackType          = ((infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8009882:	7242      	strb	r2, [r0, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8009884:	681a      	ldr	r2, [r3, #0]
 8009886:	6852      	ldr	r2, [r2, #4]
  pWirelessInfo->FusVersionMajor       = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009888:	0e11      	lsrs	r1, r2, #24
 800988a:	7281      	strb	r1, [r0, #10]
  pWirelessInfo->FusVersionMinor       = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800988c:	0c11      	lsrs	r1, r2, #16
 800988e:	72c1      	strb	r1, [r0, #11]
  pWirelessInfo->FusVersionSub         = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009890:	0a12      	lsrs	r2, r2, #8
 8009892:	7302      	strb	r2, [r0, #12]

  memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	689b      	ldr	r3, [r3, #8]
  pWirelessInfo->FusMemorySizeSram2B   = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009898:	0e1a      	lsrs	r2, r3, #24
 800989a:	7342      	strb	r2, [r0, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800989c:	0c1a      	lsrs	r2, r3, #16
 800989e:	7382      	strb	r2, [r0, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80098a0:	73c3      	strb	r3, [r0, #15]

  return (SHCI_Success);
}
 80098a2:	2000      	movs	r0, #0
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	58004000 	.word	0x58004000

080098ac <Cmd_SetStatus>:

  return;
}

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 80098ac:	b508      	push	{r3, lr}
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 80098ae:	b938      	cbnz	r0, 80098c0 <Cmd_SetStatus+0x14>
  {
    if(StatusNotCallBackFunction != 0)
 80098b0:	4b08      	ldr	r3, [pc, #32]	; (80098d4 <Cmd_SetStatus+0x28>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	b103      	cbz	r3, 80098b8 <Cmd_SetStatus+0xc>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80098b6:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80098b8:	4b07      	ldr	r3, [pc, #28]	; (80098d8 <Cmd_SetStatus+0x2c>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	701a      	strb	r2, [r3, #0]
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
}
 80098be:	bd08      	pop	{r3, pc}
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80098c0:	4b05      	ldr	r3, [pc, #20]	; (80098d8 <Cmd_SetStatus+0x2c>)
 80098c2:	2201      	movs	r2, #1
 80098c4:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80098c6:	4b03      	ldr	r3, [pc, #12]	; (80098d4 <Cmd_SetStatus+0x28>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d0f7      	beq.n	80098be <Cmd_SetStatus+0x12>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80098ce:	4610      	mov	r0, r2
 80098d0:	4798      	blx	r3
  return;
 80098d2:	e7f4      	b.n	80098be <Cmd_SetStatus+0x12>
 80098d4:	20003e00 	.word	0x20003e00
 80098d8:	20000104 	.word	0x20000104

080098dc <TlInit>:
{
 80098dc:	b530      	push	{r4, r5, lr}
 80098de:	b085      	sub	sp, #20
 80098e0:	4605      	mov	r5, r0
  pCmdBuffer = p_cmdbuffer;
 80098e2:	4c0b      	ldr	r4, [pc, #44]	; (8009910 <TlInit+0x34>)
 80098e4:	6060      	str	r0, [r4, #4]
  LST_init_head (&SHciAsynchEventQueue);
 80098e6:	f104 0008 	add.w	r0, r4, #8
 80098ea:	f000 f8ad 	bl	8009a48 <LST_init_head>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80098ee:	2001      	movs	r0, #1
 80098f0:	f7ff ffdc 	bl	80098ac <Cmd_SetStatus>
  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80098f4:	2301      	movs	r3, #1
 80098f6:	7423      	strb	r3, [r4, #16]
  if (shciContext.io.Init)
 80098f8:	4b06      	ldr	r3, [pc, #24]	; (8009914 <TlInit+0x38>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	b133      	cbz	r3, 800990c <TlInit+0x30>
    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80098fe:	9503      	str	r5, [sp, #12]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8009900:	4a05      	ldr	r2, [pc, #20]	; (8009918 <TlInit+0x3c>)
 8009902:	9201      	str	r2, [sp, #4]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8009904:	4a05      	ldr	r2, [pc, #20]	; (800991c <TlInit+0x40>)
 8009906:	9202      	str	r2, [sp, #8]
    shciContext.io.Init(&Conf);
 8009908:	a801      	add	r0, sp, #4
 800990a:	4798      	blx	r3
}
 800990c:	b005      	add	sp, #20
 800990e:	bd30      	pop	{r4, r5, pc}
 8009910:	20000104 	.word	0x20000104
 8009914:	20003e04 	.word	0x20003e04
 8009918:	08009939 	.word	0x08009939
 800991c:	08009921 	.word	0x08009921

08009920 <TlUserEvtReceived>:

  return;
}

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8009920:	b510      	push	{r4, lr}
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8009922:	4c04      	ldr	r4, [pc, #16]	; (8009934 <TlUserEvtReceived+0x14>)
 8009924:	4601      	mov	r1, r0
 8009926:	4620      	mov	r0, r4
 8009928:	f000 f8a9 	bl	8009a7e <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800992c:	4620      	mov	r0, r4
 800992e:	f7f6 fef3 	bl	8000718 <shci_notify_asynch_evt>

  return;
}
 8009932:	bd10      	pop	{r4, pc}
 8009934:	2000010c 	.word	0x2000010c

08009938 <TlCmdEvtReceived>:
{
 8009938:	b508      	push	{r3, lr}
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800993a:	2000      	movs	r0, #0
 800993c:	f7f6 fef6 	bl	800072c <shci_cmd_resp_release>
}
 8009940:	bd08      	pop	{r3, pc}
	...

08009944 <shci_init>:
{
 8009944:	b510      	push	{r4, lr}
 8009946:	460c      	mov	r4, r1
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8009948:	684a      	ldr	r2, [r1, #4]
 800994a:	4b05      	ldr	r3, [pc, #20]	; (8009960 <shci_init+0x1c>)
 800994c:	601a      	str	r2, [r3, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800994e:	4b05      	ldr	r3, [pc, #20]	; (8009964 <shci_init+0x20>)
 8009950:	61d8      	str	r0, [r3, #28]
  shci_register_io_bus (&shciContext.io);
 8009952:	4618      	mov	r0, r3
 8009954:	f000 f86e 	bl	8009a34 <shci_register_io_bus>
  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8009958:	6820      	ldr	r0, [r4, #0]
 800995a:	f7ff ffbf 	bl	80098dc <TlInit>
}
 800995e:	bd10      	pop	{r4, pc}
 8009960:	20003e00 	.word	0x20003e00
 8009964:	20003e04 	.word	0x20003e04

08009968 <shci_user_evt_proc>:
{
 8009968:	b510      	push	{r4, lr}
 800996a:	b084      	sub	sp, #16
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800996c:	4818      	ldr	r0, [pc, #96]	; (80099d0 <shci_user_evt_proc+0x68>)
 800996e:	f000 f86e 	bl	8009a4e <LST_is_empty>
 8009972:	b910      	cbnz	r0, 800997a <shci_user_evt_proc+0x12>
 8009974:	4b17      	ldr	r3, [pc, #92]	; (80099d4 <shci_user_evt_proc+0x6c>)
 8009976:	7c1b      	ldrb	r3, [r3, #16]
 8009978:	b943      	cbnz	r3, 800998c <shci_user_evt_proc+0x24>
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800997a:	4815      	ldr	r0, [pc, #84]	; (80099d0 <shci_user_evt_proc+0x68>)
 800997c:	f000 f867 	bl	8009a4e <LST_is_empty>
 8009980:	b910      	cbnz	r0, 8009988 <shci_user_evt_proc+0x20>
 8009982:	4b14      	ldr	r3, [pc, #80]	; (80099d4 <shci_user_evt_proc+0x6c>)
 8009984:	7c1b      	ldrb	r3, [r3, #16]
 8009986:	b9fb      	cbnz	r3, 80099c8 <shci_user_evt_proc+0x60>
}
 8009988:	b004      	add	sp, #16
 800998a:	bd10      	pop	{r4, pc}
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800998c:	4c11      	ldr	r4, [pc, #68]	; (80099d4 <shci_user_evt_proc+0x6c>)
 800998e:	a903      	add	r1, sp, #12
 8009990:	f104 0008 	add.w	r0, r4, #8
 8009994:	f000 f88b 	bl	8009aae <LST_remove_head>
    SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8009998:	2301      	movs	r3, #1
 800999a:	7423      	strb	r3, [r4, #16]
    if (shciContext.UserEvtRx != NULL)
 800999c:	4b0e      	ldr	r3, [pc, #56]	; (80099d8 <shci_user_evt_proc+0x70>)
 800999e:	69db      	ldr	r3, [r3, #28]
 80099a0:	b133      	cbz	r3, 80099b0 <shci_user_evt_proc+0x48>
      UserEvtRxParam.pckt = phcievtbuffer;
 80099a2:	9a03      	ldr	r2, [sp, #12]
 80099a4:	9202      	str	r2, [sp, #8]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80099a6:	a801      	add	r0, sp, #4
 80099a8:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80099aa:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80099ae:	7422      	strb	r2, [r4, #16]
    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 80099b0:	4b08      	ldr	r3, [pc, #32]	; (80099d4 <shci_user_evt_proc+0x6c>)
 80099b2:	7c1b      	ldrb	r3, [r3, #16]
 80099b4:	b11b      	cbz	r3, 80099be <shci_user_evt_proc+0x56>
      TL_MM_EvtDone( phcievtbuffer );
 80099b6:	9803      	ldr	r0, [sp, #12]
 80099b8:	f000 fa54 	bl	8009e64 <TL_MM_EvtDone>
 80099bc:	e7dd      	b.n	800997a <shci_user_evt_proc+0x12>
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80099be:	9903      	ldr	r1, [sp, #12]
 80099c0:	4803      	ldr	r0, [pc, #12]	; (80099d0 <shci_user_evt_proc+0x68>)
 80099c2:	f000 f850 	bl	8009a66 <LST_insert_head>
 80099c6:	e7d8      	b.n	800997a <shci_user_evt_proc+0x12>
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 80099c8:	4801      	ldr	r0, [pc, #4]	; (80099d0 <shci_user_evt_proc+0x68>)
 80099ca:	f7f6 fea5 	bl	8000718 <shci_notify_asynch_evt>
  return;
 80099ce:	e7db      	b.n	8009988 <shci_user_evt_proc+0x20>
 80099d0:	2000010c 	.word	0x2000010c
 80099d4:	20000104 	.word	0x20000104
 80099d8:	20003e04 	.word	0x20003e04

080099dc <shci_send>:
{
 80099dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099e0:	4680      	mov	r8, r0
 80099e2:	460d      	mov	r5, r1
 80099e4:	4617      	mov	r7, r2
 80099e6:	461e      	mov	r6, r3
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 80099e8:	2000      	movs	r0, #0
 80099ea:	f7ff ff5f 	bl	80098ac <Cmd_SetStatus>
  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 80099ee:	4c0f      	ldr	r4, [pc, #60]	; (8009a2c <shci_send+0x50>)
 80099f0:	6860      	ldr	r0, [r4, #4]
 80099f2:	f8a0 8009 	strh.w	r8, [r0, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80099f6:	72c5      	strb	r5, [r0, #11]
  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 80099f8:	462a      	mov	r2, r5
 80099fa:	4639      	mov	r1, r7
 80099fc:	300c      	adds	r0, #12
 80099fe:	f001 f80d 	bl	800aa1c <memcpy>
  shciContext.io.Send(0,0);
 8009a02:	4b0b      	ldr	r3, [pc, #44]	; (8009a30 <shci_send+0x54>)
 8009a04:	691b      	ldr	r3, [r3, #16]
 8009a06:	2100      	movs	r1, #0
 8009a08:	4608      	mov	r0, r1
 8009a0a:	4798      	blx	r3
  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8009a0c:	f248 00e8 	movw	r0, #33000	; 0x80e8
 8009a10:	f7f6 fe94 	bl	800073c <shci_cmd_resp_wait>
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8009a14:	6861      	ldr	r1, [r4, #4]
 8009a16:	788a      	ldrb	r2, [r1, #2]
 8009a18:	3203      	adds	r2, #3
 8009a1a:	f106 0008 	add.w	r0, r6, #8
 8009a1e:	f000 fffd 	bl	800aa1c <memcpy>
  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009a22:	2001      	movs	r0, #1
 8009a24:	f7ff ff42 	bl	80098ac <Cmd_SetStatus>
}
 8009a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a2c:	20000104 	.word	0x20000104
 8009a30:	20003e04 	.word	0x20003e04

08009a34 <shci_register_io_bus>:


void shci_register_io_bus(tSHciIO* fops)
{
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8009a34:	4b02      	ldr	r3, [pc, #8]	; (8009a40 <shci_register_io_bus+0xc>)
 8009a36:	6003      	str	r3, [r0, #0]
  fops->Send    = TL_SYS_SendCmd;
 8009a38:	4b02      	ldr	r3, [pc, #8]	; (8009a44 <shci_register_io_bus+0x10>)
 8009a3a:	6103      	str	r3, [r0, #16]

  return;
}
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	08009cd1 	.word	0x08009cd1
 8009a44:	08009d0d 	.word	0x08009d0d

08009a48 <LST_init_head>:
/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
  listHead->next = listHead;
 8009a48:	6000      	str	r0, [r0, #0]
  listHead->prev = listHead;
 8009a4a:	6040      	str	r0, [r0, #4]
}
 8009a4c:	4770      	bx	lr

08009a4e <LST_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a4e:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8009a52:	b672      	cpsid	i
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 8009a54:	6802      	ldr	r2, [r0, #0]
 8009a56:	4282      	cmp	r2, r0
 8009a58:	d003      	beq.n	8009a62 <LST_is_empty+0x14>
  {
    return_value = TRUE;
  }
  else
  {
    return_value = FALSE;
 8009a5a:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a5c:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
}
 8009a60:	4770      	bx	lr
    return_value = TRUE;
 8009a62:	2001      	movs	r0, #1
 8009a64:	e7fa      	b.n	8009a5c <LST_is_empty+0xe>

08009a66 <LST_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a66:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8009a6a:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8009a6c:	6802      	ldr	r2, [r0, #0]
 8009a6e:	600a      	str	r2, [r1, #0]
  node->prev = listHead;
 8009a70:	6048      	str	r0, [r1, #4]
  listHead->next = node;
 8009a72:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 8009a74:	680a      	ldr	r2, [r1, #0]
 8009a76:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a78:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8009a7c:	4770      	bx	lr

08009a7e <LST_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a7e:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8009a82:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8009a84:	6008      	str	r0, [r1, #0]
  node->prev = listHead->prev;
 8009a86:	6842      	ldr	r2, [r0, #4]
 8009a88:	604a      	str	r2, [r1, #4]
  listHead->prev = node;
 8009a8a:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8009a8c:	684a      	ldr	r2, [r1, #4]
 8009a8e:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a90:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8009a94:	4770      	bx	lr

08009a96 <LST_remove_node>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a96:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8009a9a:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 8009a9c:	6842      	ldr	r2, [r0, #4]
 8009a9e:	6801      	ldr	r1, [r0, #0]
 8009aa0:	6011      	str	r1, [r2, #0]
  (node->next)->prev = node->prev;
 8009aa2:	6802      	ldr	r2, [r0, #0]
 8009aa4:	6841      	ldr	r1, [r0, #4]
 8009aa6:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009aa8:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8009aac:	4770      	bx	lr

08009aae <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8009aae:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009ab0:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8009ab4:	b672      	cpsid	i
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8009ab6:	6803      	ldr	r3, [r0, #0]
 8009ab8:	600b      	str	r3, [r1, #0]
  LST_remove_node (listHead->next);
 8009aba:	6800      	ldr	r0, [r0, #0]
 8009abc:	f7ff ffeb 	bl	8009a96 <LST_remove_node>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ac0:	f384 8810 	msr	PRIMASK, r4

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8009ac4:	bd10      	pop	{r4, pc}

08009ac6 <otThreadSetEnabled>:
extern otHandleActiveScanResult otHandleActiveScanResultCb;
extern otReceiveDiagnosticGetCallback otReceiveDiagnosticGetCb;


OTAPI otError OTCALL otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 8009ac6:	b510      	push	{r4, lr}
 8009ac8:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 8009aca:	f000 fd51 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009ace:	f000 fd1d 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	2242      	movs	r2, #66	; 0x42
 8009ad6:	7002      	strb	r2, [r0, #0]
 8009ad8:	7043      	strb	r3, [r0, #1]
 8009ada:	7083      	strb	r3, [r0, #2]
 8009adc:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 8009ade:	2201      	movs	r2, #1
 8009ae0:	7102      	strb	r2, [r0, #4]
 8009ae2:	7143      	strb	r3, [r0, #5]
 8009ae4:	7183      	strb	r3, [r0, #6]
 8009ae6:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 8009ae8:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 8009aea:	f000 fd21 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009aee:	f000 fd13 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 8009af2:	6880      	ldr	r0, [r0, #8]
}
 8009af4:	b2c0      	uxtb	r0, r0
 8009af6:	bd10      	pop	{r4, pc}

08009af8 <otThreadSetExtendedPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otExtendedPanId *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetExtendedPanId(otInstance *aInstance, const otExtendedPanId *aExtendedPanId)
{
 8009af8:	b510      	push	{r4, lr}
 8009afa:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 8009afc:	f000 fd38 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009b00:	f000 fd04 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_EXTPANID;
 8009b04:	2300      	movs	r3, #0
 8009b06:	224b      	movs	r2, #75	; 0x4b
 8009b08:	7002      	strb	r2, [r0, #0]
 8009b0a:	7043      	strb	r3, [r0, #1]
 8009b0c:	7083      	strb	r3, [r0, #2]
 8009b0e:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 8009b10:	2201      	movs	r2, #1
 8009b12:	7102      	strb	r2, [r0, #4]
 8009b14:	7143      	strb	r3, [r0, #5]
 8009b16:	7183      	strb	r3, [r0, #6]
 8009b18:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aExtendedPanId;
 8009b1a:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 8009b1c:	f000 fd08 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009b20:	f000 fcfa 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 8009b24:	6880      	ldr	r0, [r0, #8]
}
 8009b26:	b2c0      	uxtb	r0, r0
 8009b28:	bd10      	pop	{r4, pc}

08009b2a <otThreadSetMasterKey>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otMasterKey *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetMasterKey(otInstance *aInstance, const otMasterKey *aKey)
{
 8009b2a:	b510      	push	{r4, lr}
 8009b2c:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 8009b2e:	f000 fd1f 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009b32:	f000 fceb 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_MASTER_KEY;
 8009b36:	2300      	movs	r3, #0
 8009b38:	2250      	movs	r2, #80	; 0x50
 8009b3a:	7002      	strb	r2, [r0, #0]
 8009b3c:	7043      	strb	r3, [r0, #1]
 8009b3e:	7083      	strb	r3, [r0, #2]
 8009b40:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 8009b42:	2201      	movs	r2, #1
 8009b44:	7102      	strb	r2, [r0, #4]
 8009b46:	7143      	strb	r3, [r0, #5]
 8009b48:	7183      	strb	r3, [r0, #6]
 8009b4a:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aKey;
 8009b4c:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 8009b4e:	f000 fcef 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009b52:	f000 fce1 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 8009b56:	6880      	ldr	r0, [r0, #8]
}
 8009b58:	b2c0      	uxtb	r0, r0
 8009b5a:	bd10      	pop	{r4, pc}

08009b5c <otThreadGetMeshLocalEid>:

OTAPI const otIp6Address *OTCALL otThreadGetMeshLocalEid(otInstance *aInstance)
{
 8009b5c:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 8009b5e:	f000 fd07 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009b62:	f000 fcd3 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_MESH_LOCAL_EID;
 8009b66:	2300      	movs	r3, #0
 8009b68:	2251      	movs	r2, #81	; 0x51
 8009b6a:	7002      	strb	r2, [r0, #0]
 8009b6c:	7043      	strb	r3, [r0, #1]
 8009b6e:	7083      	strb	r3, [r0, #2]
 8009b70:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 8009b72:	7103      	strb	r3, [r0, #4]
 8009b74:	7143      	strb	r3, [r0, #5]
 8009b76:	7183      	strb	r3, [r0, #6]
 8009b78:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 8009b7a:	f000 fcd9 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009b7e:	f000 fccb 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otIp6Address *)p_ot_req->Data[0];
}
 8009b82:	6880      	ldr	r0, [r0, #8]
 8009b84:	bd08      	pop	{r3, pc}

08009b86 <otThreadSetNetworkName>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (char *)p_ot_req->Data[0];
}

OTAPI otError OTCALL otThreadSetNetworkName(otInstance *aInstance, const char *aNetworkName)
{
 8009b86:	b510      	push	{r4, lr}
 8009b88:	460c      	mov	r4, r1
  Pre_OtCmdProcessing();
 8009b8a:	f000 fcf1 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009b8e:	f000 fcbd 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_NETWORK_NAME;
 8009b92:	2300      	movs	r3, #0
 8009b94:	2256      	movs	r2, #86	; 0x56
 8009b96:	7002      	strb	r2, [r0, #0]
 8009b98:	7043      	strb	r3, [r0, #1]
 8009b9a:	7083      	strb	r3, [r0, #2]
 8009b9c:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=1;
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	7102      	strb	r2, [r0, #4]
 8009ba2:	7143      	strb	r3, [r0, #5]
 8009ba4:	7183      	strb	r3, [r0, #6]
 8009ba6:	71c3      	strb	r3, [r0, #7]
  p_ot_req->Data[0] = (uint32_t) aNetworkName;
 8009ba8:	6084      	str	r4, [r0, #8]

  Ot_Cmd_Transfer();
 8009baa:	f000 fcc1 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009bae:	f000 fcb3 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otError)p_ot_req->Data[0];
 8009bb2:	6880      	ldr	r0, [r0, #8]
}
 8009bb4:	b2c0      	uxtb	r0, r0
 8009bb6:	bd10      	pop	{r4, pc}

08009bb8 <otThreadGetDeviceRole>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

OTAPI otDeviceRole OTCALL otThreadGetDeviceRole(otInstance *aInstance)
{
 8009bb8:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 8009bba:	f000 fcd9 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009bbe:	f000 fca5 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_DEVICE_ROLE;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	225e      	movs	r2, #94	; 0x5e
 8009bc6:	7002      	strb	r2, [r0, #0]
 8009bc8:	7043      	strb	r3, [r0, #1]
 8009bca:	7083      	strb	r3, [r0, #2]
 8009bcc:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 8009bce:	7103      	strb	r3, [r0, #4]
 8009bd0:	7143      	strb	r3, [r0, #5]
 8009bd2:	7183      	strb	r3, [r0, #6]
 8009bd4:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 8009bd6:	f000 fcab 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009bda:	f000 fc9d 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (otDeviceRole)p_ot_req->Data[0];
 8009bde:	6880      	ldr	r0, [r0, #8]
}
 8009be0:	b2c0      	uxtb	r0, r0
 8009be2:	bd08      	pop	{r3, pc}

08009be4 <otThreadGetRloc16>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint32_t)p_ot_req->Data[0];
}

OTAPI uint16_t OTCALL otThreadGetRloc16(otInstance *aInstance)
{
 8009be4:	b508      	push	{r3, lr}
  Pre_OtCmdProcessing();
 8009be6:	f000 fcc3 	bl	800a570 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009bea:	f000 fc8f 	bl	800a50c <THREAD_Get_OTCmdPayloadBuffer>

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_RLOC_16;
 8009bee:	2300      	movs	r3, #0
 8009bf0:	2263      	movs	r2, #99	; 0x63
 8009bf2:	7002      	strb	r2, [r0, #0]
 8009bf4:	7043      	strb	r3, [r0, #1]
 8009bf6:	7083      	strb	r3, [r0, #2]
 8009bf8:	70c3      	strb	r3, [r0, #3]

  p_ot_req->Size=0;
 8009bfa:	7103      	strb	r3, [r0, #4]
 8009bfc:	7143      	strb	r3, [r0, #5]
 8009bfe:	7183      	strb	r3, [r0, #6]
 8009c00:	71c3      	strb	r3, [r0, #7]

  Ot_Cmd_Transfer();
 8009c02:	f000 fc95 	bl	800a530 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009c06:	f000 fc87 	bl	800a518 <THREAD_Get_OTCmdRspPayloadBuffer>
  return (uint16_t)p_ot_req->Data[0];
 8009c0a:	6880      	ldr	r0, [r0, #8]
}
 8009c0c:	b280      	uxth	r0, r0
 8009c0e:	bd08      	pop	{r3, pc}

08009c10 <SendFreeBuf>:

  return;
}

static void SendFreeBuf( void )
{
 8009c10:	b500      	push	{lr}
 8009c12:	b083      	sub	sp, #12
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8009c14:	e009      	b.n	8009c2a <SendFreeBuf+0x1a>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8009c16:	a901      	add	r1, sp, #4
 8009c18:	4808      	ldr	r0, [pc, #32]	; (8009c3c <SendFreeBuf+0x2c>)
 8009c1a:	f7ff ff48 	bl	8009aae <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8009c1e:	4b08      	ldr	r3, [pc, #32]	; (8009c40 <SendFreeBuf+0x30>)
 8009c20:	691b      	ldr	r3, [r3, #16]
 8009c22:	9901      	ldr	r1, [sp, #4]
 8009c24:	6918      	ldr	r0, [r3, #16]
 8009c26:	f7ff ff2a 	bl	8009a7e <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8009c2a:	4804      	ldr	r0, [pc, #16]	; (8009c3c <SendFreeBuf+0x2c>)
 8009c2c:	f7ff ff0f 	bl	8009a4e <LST_is_empty>
 8009c30:	2800      	cmp	r0, #0
 8009c32:	d0f0      	beq.n	8009c16 <SendFreeBuf+0x6>
  }

  return;
}
 8009c34:	b003      	add	sp, #12
 8009c36:	f85d fb04 	ldr.w	pc, [sp], #4
 8009c3a:	bf00      	nop
 8009c3c:	20003e2c 	.word	0x20003e2c
 8009c40:	20030000 	.word	0x20030000

08009c44 <TL_Enable>:
{
 8009c44:	b508      	push	{r3, lr}
  HW_IPCC_Enable();
 8009c46:	f000 fd37 	bl	800a6b8 <HW_IPCC_Enable>
}
 8009c4a:	bd08      	pop	{r3, pc}

08009c4c <TL_Init>:
{
 8009c4c:	b508      	push	{r3, lr}
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8009c4e:	4a0e      	ldr	r2, [pc, #56]	; (8009c88 <TL_Init+0x3c>)
 8009c50:	4b0e      	ldr	r3, [pc, #56]	; (8009c8c <TL_Init+0x40>)
 8009c52:	6013      	str	r3, [r2, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8009c54:	f103 0120 	add.w	r1, r3, #32
 8009c58:	6051      	str	r1, [r2, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8009c5a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c5e:	6091      	str	r1, [r2, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8009c60:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8009c64:	6211      	str	r1, [r2, #32]
  TL_RefTable.p_sys_table = &TL_SysTable;
 8009c66:	f103 0144 	add.w	r1, r3, #68	; 0x44
 8009c6a:	60d1      	str	r1, [r2, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8009c6c:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 8009c70:	6111      	str	r1, [r2, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8009c72:	f103 0168 	add.w	r1, r3, #104	; 0x68
 8009c76:	6151      	str	r1, [r2, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8009c78:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 8009c7c:	6191      	str	r1, [r2, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8009c7e:	3378      	adds	r3, #120	; 0x78
 8009c80:	61d3      	str	r3, [r2, #28]
  HW_IPCC_Init();
 8009c82:	f000 fd23 	bl	800a6cc <HW_IPCC_Init>
}
 8009c86:	bd08      	pop	{r3, pc}
 8009c88:	20030000 	.word	0x20030000
 8009c8c:	20030024 	.word	0x20030024

08009c90 <HW_IPCC_BLE_RxEvtNot>:
{
 8009c90:	b500      	push	{lr}
 8009c92:	b083      	sub	sp, #12
  while(LST_is_empty(&EvtQueue) == FALSE)
 8009c94:	e007      	b.n	8009ca6 <HW_IPCC_BLE_RxEvtNot+0x16>
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8009c96:	a901      	add	r1, sp, #4
 8009c98:	4807      	ldr	r0, [pc, #28]	; (8009cb8 <HW_IPCC_BLE_RxEvtNot+0x28>)
 8009c9a:	f7ff ff08 	bl	8009aae <LST_remove_head>
    BLE_IoBusEvtCallBackFunction(phcievt);
 8009c9e:	4b07      	ldr	r3, [pc, #28]	; (8009cbc <HW_IPCC_BLE_RxEvtNot+0x2c>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	9801      	ldr	r0, [sp, #4]
 8009ca4:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8009ca6:	4804      	ldr	r0, [pc, #16]	; (8009cb8 <HW_IPCC_BLE_RxEvtNot+0x28>)
 8009ca8:	f7ff fed1 	bl	8009a4e <LST_is_empty>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	d0f2      	beq.n	8009c96 <HW_IPCC_BLE_RxEvtNot+0x6>
}
 8009cb0:	b003      	add	sp, #12
 8009cb2:	f85d fb04 	ldr.w	pc, [sp], #4
 8009cb6:	bf00      	nop
 8009cb8:	20030818 	.word	0x20030818
 8009cbc:	20003e28 	.word	0x20003e28

08009cc0 <HW_IPCC_BLE_AclDataAckNot>:
{
 8009cc0:	b508      	push	{r3, lr}
  BLE_IoBusAclDataTxAck( );
 8009cc2:	4b02      	ldr	r3, [pc, #8]	; (8009ccc <HW_IPCC_BLE_AclDataAckNot+0xc>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	4798      	blx	r3
}
 8009cc8:	bd08      	pop	{r3, pc}
 8009cca:	bf00      	nop
 8009ccc:	20003e24 	.word	0x20003e24

08009cd0 <TL_SYS_Init>:
{
 8009cd0:	b538      	push	{r3, r4, r5, lr}
 8009cd2:	4604      	mov	r4, r0
  LST_init_head (&SystemEvtQueue);
 8009cd4:	4d09      	ldr	r5, [pc, #36]	; (8009cfc <TL_SYS_Init+0x2c>)
 8009cd6:	4628      	mov	r0, r5
 8009cd8:	f7ff feb6 	bl	8009a48 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8009cdc:	4b08      	ldr	r3, [pc, #32]	; (8009d00 <TL_SYS_Init+0x30>)
 8009cde:	68db      	ldr	r3, [r3, #12]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8009ce0:	68a2      	ldr	r2, [r4, #8]
 8009ce2:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8009ce4:	605d      	str	r5, [r3, #4]
  HW_IPCC_SYS_Init();
 8009ce6:	f000 fd29 	bl	800a73c <HW_IPCC_SYS_Init>
  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8009cea:	6822      	ldr	r2, [r4, #0]
 8009cec:	4b05      	ldr	r3, [pc, #20]	; (8009d04 <TL_SYS_Init+0x34>)
 8009cee:	601a      	str	r2, [r3, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8009cf0:	6862      	ldr	r2, [r4, #4]
 8009cf2:	4b05      	ldr	r3, [pc, #20]	; (8009d08 <TL_SYS_Init+0x38>)
 8009cf4:	601a      	str	r2, [r3, #0]
}
 8009cf6:	2000      	movs	r0, #0
 8009cf8:	bd38      	pop	{r3, r4, r5, pc}
 8009cfa:	bf00      	nop
 8009cfc:	20030830 	.word	0x20030830
 8009d00:	20030000 	.word	0x20030000
 8009d04:	20003e34 	.word	0x20003e34
 8009d08:	20003e38 	.word	0x20003e38

08009d0c <TL_SYS_SendCmd>:
{
 8009d0c:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8009d0e:	4b04      	ldr	r3, [pc, #16]	; (8009d20 <TL_SYS_SendCmd+0x14>)
 8009d10:	68db      	ldr	r3, [r3, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	2210      	movs	r2, #16
 8009d16:	721a      	strb	r2, [r3, #8]
  HW_IPCC_SYS_SendCmd();
 8009d18:	f000 fd18 	bl	800a74c <HW_IPCC_SYS_SendCmd>
}
 8009d1c:	2000      	movs	r0, #0
 8009d1e:	bd08      	pop	{r3, pc}
 8009d20:	20030000 	.word	0x20030000

08009d24 <HW_IPCC_SYS_CmdEvtNot>:
{
 8009d24:	b508      	push	{r3, lr}
  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8009d26:	4b03      	ldr	r3, [pc, #12]	; (8009d34 <HW_IPCC_SYS_CmdEvtNot+0x10>)
 8009d28:	68da      	ldr	r2, [r3, #12]
 8009d2a:	4b03      	ldr	r3, [pc, #12]	; (8009d38 <HW_IPCC_SYS_CmdEvtNot+0x14>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	6810      	ldr	r0, [r2, #0]
 8009d30:	4798      	blx	r3
}
 8009d32:	bd08      	pop	{r3, pc}
 8009d34:	20030000 	.word	0x20030000
 8009d38:	20003e34 	.word	0x20003e34

08009d3c <HW_IPCC_SYS_EvtNot>:
{
 8009d3c:	b500      	push	{lr}
 8009d3e:	b083      	sub	sp, #12
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8009d40:	e007      	b.n	8009d52 <HW_IPCC_SYS_EvtNot+0x16>
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8009d42:	a901      	add	r1, sp, #4
 8009d44:	4807      	ldr	r0, [pc, #28]	; (8009d64 <HW_IPCC_SYS_EvtNot+0x28>)
 8009d46:	f7ff feb2 	bl	8009aae <LST_remove_head>
    SYS_EVT_IoBusCallBackFunction( p_evt );
 8009d4a:	4b07      	ldr	r3, [pc, #28]	; (8009d68 <HW_IPCC_SYS_EvtNot+0x2c>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	9801      	ldr	r0, [sp, #4]
 8009d50:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8009d52:	4804      	ldr	r0, [pc, #16]	; (8009d64 <HW_IPCC_SYS_EvtNot+0x28>)
 8009d54:	f7ff fe7b 	bl	8009a4e <LST_is_empty>
 8009d58:	2800      	cmp	r0, #0
 8009d5a:	d0f2      	beq.n	8009d42 <HW_IPCC_SYS_EvtNot+0x6>
}
 8009d5c:	b003      	add	sp, #12
 8009d5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009d62:	bf00      	nop
 8009d64:	20030830 	.word	0x20030830
 8009d68:	20003e38 	.word	0x20003e38

08009d6c <TL_THREAD_Init>:
{
 8009d6c:	b508      	push	{r3, lr}
  p_thread_table = TL_RefTable.p_thread_table;
 8009d6e:	4b05      	ldr	r3, [pc, #20]	; (8009d84 <TL_THREAD_Init+0x18>)
 8009d70:	689b      	ldr	r3, [r3, #8]
  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 8009d72:	6842      	ldr	r2, [r0, #4]
 8009d74:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 8009d76:	6802      	ldr	r2, [r0, #0]
 8009d78:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 8009d7a:	6882      	ldr	r2, [r0, #8]
 8009d7c:	601a      	str	r2, [r3, #0]
  HW_IPCC_THREAD_Init();
 8009d7e:	f000 fd07 	bl	800a790 <HW_IPCC_THREAD_Init>
}
 8009d82:	bd08      	pop	{r3, pc}
 8009d84:	20030000 	.word	0x20030000

08009d88 <TL_OT_SendCmd>:
{
 8009d88:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 8009d8a:	4b04      	ldr	r3, [pc, #16]	; (8009d9c <TL_OT_SendCmd+0x14>)
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	689b      	ldr	r3, [r3, #8]
 8009d90:	2208      	movs	r2, #8
 8009d92:	721a      	strb	r2, [r3, #8]
  HW_IPCC_OT_SendCmd();
 8009d94:	f000 fd08 	bl	800a7a8 <HW_IPCC_OT_SendCmd>
}
 8009d98:	bd08      	pop	{r3, pc}
 8009d9a:	bf00      	nop
 8009d9c:	20030000 	.word	0x20030000

08009da0 <TL_CLI_SendCmd>:
{
 8009da0:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE;
 8009da2:	4b04      	ldr	r3, [pc, #16]	; (8009db4 <TL_CLI_SendCmd+0x14>)
 8009da4:	689b      	ldr	r3, [r3, #8]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	220a      	movs	r2, #10
 8009daa:	721a      	strb	r2, [r3, #8]
  HW_IPCC_CLI_SendCmd();
 8009dac:	f000 fd08 	bl	800a7c0 <HW_IPCC_CLI_SendCmd>
}
 8009db0:	bd08      	pop	{r3, pc}
 8009db2:	bf00      	nop
 8009db4:	20030000 	.word	0x20030000

08009db8 <TL_THREAD_SendAck>:
{
 8009db8:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8009dba:	4b04      	ldr	r3, [pc, #16]	; (8009dcc <TL_THREAD_SendAck+0x14>)
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	220d      	movs	r2, #13
 8009dc2:	721a      	strb	r2, [r3, #8]
  HW_IPCC_THREAD_SendAck();
 8009dc4:	f000 fd04 	bl	800a7d0 <HW_IPCC_THREAD_SendAck>
}
 8009dc8:	bd08      	pop	{r3, pc}
 8009dca:	bf00      	nop
 8009dcc:	20030000 	.word	0x20030000

08009dd0 <TL_THREAD_CliSendAck>:
{
 8009dd0:	b508      	push	{r3, lr}
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8009dd2:	4b04      	ldr	r3, [pc, #16]	; (8009de4 <TL_THREAD_CliSendAck+0x14>)
 8009dd4:	689b      	ldr	r3, [r3, #8]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	220d      	movs	r2, #13
 8009dda:	721a      	strb	r2, [r3, #8]
  HW_IPCC_THREAD_CliSendAck();
 8009ddc:	f000 fd02 	bl	800a7e4 <HW_IPCC_THREAD_CliSendAck>
}
 8009de0:	bd08      	pop	{r3, pc}
 8009de2:	bf00      	nop
 8009de4:	20030000 	.word	0x20030000

08009de8 <HW_IPCC_OT_CmdEvtNot>:
{
 8009de8:	b508      	push	{r3, lr}
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 8009dea:	4b03      	ldr	r3, [pc, #12]	; (8009df8 <HW_IPCC_OT_CmdEvtNot+0x10>)
 8009dec:	689b      	ldr	r3, [r3, #8]
 8009dee:	6898      	ldr	r0, [r3, #8]
 8009df0:	f000 fbb2 	bl	800a558 <TL_OT_CmdEvtReceived>
}
 8009df4:	bd08      	pop	{r3, pc}
 8009df6:	bf00      	nop
 8009df8:	20030000 	.word	0x20030000

08009dfc <HW_IPCC_THREAD_EvtNot>:
{
 8009dfc:	b508      	push	{r3, lr}
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 8009dfe:	4b03      	ldr	r3, [pc, #12]	; (8009e0c <HW_IPCC_THREAD_EvtNot+0x10>)
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	6818      	ldr	r0, [r3, #0]
 8009e04:	f000 fbac 	bl	800a560 <TL_THREAD_NotReceived>
}
 8009e08:	bd08      	pop	{r3, pc}
 8009e0a:	bf00      	nop
 8009e0c:	20030000 	.word	0x20030000

08009e10 <HW_IPCC_THREAD_CliEvtNot>:
{
 8009e10:	b508      	push	{r3, lr}
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clicmdrsp_buffer) );
 8009e12:	4b03      	ldr	r3, [pc, #12]	; (8009e20 <HW_IPCC_THREAD_CliEvtNot+0x10>)
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	6858      	ldr	r0, [r3, #4]
 8009e18:	f000 fbfc 	bl	800a614 <TL_THREAD_CliNotReceived>
}
 8009e1c:	bd08      	pop	{r3, pc}
 8009e1e:	bf00      	nop
 8009e20:	20030000 	.word	0x20030000

08009e24 <TL_MM_Init>:
{
 8009e24:	b538      	push	{r3, r4, r5, lr}
 8009e26:	4604      	mov	r4, r0
  LST_init_head (&FreeBufQueue);
 8009e28:	4d0b      	ldr	r5, [pc, #44]	; (8009e58 <TL_MM_Init+0x34>)
 8009e2a:	4628      	mov	r0, r5
 8009e2c:	f7ff fe0c 	bl	8009a48 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8009e30:	480a      	ldr	r0, [pc, #40]	; (8009e5c <TL_MM_Init+0x38>)
 8009e32:	f7ff fe09 	bl	8009a48 <LST_init_head>
  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8009e36:	4b0a      	ldr	r3, [pc, #40]	; (8009e60 <TL_MM_Init+0x3c>)
 8009e38:	691b      	ldr	r3, [r3, #16]
  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8009e3a:	68a2      	ldr	r2, [r4, #8]
 8009e3c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8009e3e:	68e2      	ldr	r2, [r4, #12]
 8009e40:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8009e42:	611d      	str	r5, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8009e44:	6822      	ldr	r2, [r4, #0]
 8009e46:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8009e48:	6862      	ldr	r2, [r4, #4]
 8009e4a:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8009e4c:	6922      	ldr	r2, [r4, #16]
 8009e4e:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8009e50:	6962      	ldr	r2, [r4, #20]
 8009e52:	619a      	str	r2, [r3, #24]
}
 8009e54:	bd38      	pop	{r3, r4, r5, pc}
 8009e56:	bf00      	nop
 8009e58:	200300a8 	.word	0x200300a8
 8009e5c:	20003e2c 	.word	0x20003e2c
 8009e60:	20030000 	.word	0x20030000

08009e64 <TL_MM_EvtDone>:
{
 8009e64:	b508      	push	{r3, lr}
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8009e66:	4601      	mov	r1, r0
 8009e68:	4803      	ldr	r0, [pc, #12]	; (8009e78 <TL_MM_EvtDone+0x14>)
 8009e6a:	f7ff fe08 	bl	8009a7e <LST_insert_tail>
  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8009e6e:	4803      	ldr	r0, [pc, #12]	; (8009e7c <TL_MM_EvtDone+0x18>)
 8009e70:	f000 fd20 	bl	800a8b4 <HW_IPCC_MM_SendFreeBuf>
}
 8009e74:	bd08      	pop	{r3, pc}
 8009e76:	bf00      	nop
 8009e78:	20003e2c 	.word	0x20003e2c
 8009e7c:	08009c11 	.word	0x08009c11

08009e80 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8009e80:	b510      	push	{r4, lr}
  LST_init_head (&TracesEvtQueue);
 8009e82:	4c05      	ldr	r4, [pc, #20]	; (8009e98 <TL_TRACES_Init+0x18>)
 8009e84:	4620      	mov	r0, r4
 8009e86:	f7ff fddf 	bl	8009a48 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8009e8a:	4b04      	ldr	r3, [pc, #16]	; (8009e9c <TL_TRACES_Init+0x1c>)
 8009e8c:	695b      	ldr	r3, [r3, #20]
 8009e8e:	601c      	str	r4, [r3, #0]

  HW_IPCC_TRACES_Init();
 8009e90:	f000 fd28 	bl	800a8e4 <HW_IPCC_TRACES_Init>

  return;
}
 8009e94:	bd10      	pop	{r4, pc}
 8009e96:	bf00      	nop
 8009e98:	200300b0 	.word	0x200300b0
 8009e9c:	20030000 	.word	0x20030000

08009ea0 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8009ea0:	b500      	push	{lr}
 8009ea2:	b083      	sub	sp, #12
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8009ea4:	e006      	b.n	8009eb4 <HW_IPCC_TRACES_EvtNot+0x14>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8009ea6:	a901      	add	r1, sp, #4
 8009ea8:	4806      	ldr	r0, [pc, #24]	; (8009ec4 <HW_IPCC_TRACES_EvtNot+0x24>)
 8009eaa:	f7ff fe00 	bl	8009aae <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8009eae:	9801      	ldr	r0, [sp, #4]
 8009eb0:	f7f6 fc4e 	bl	8000750 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8009eb4:	4803      	ldr	r0, [pc, #12]	; (8009ec4 <HW_IPCC_TRACES_EvtNot+0x24>)
 8009eb6:	f7ff fdca 	bl	8009a4e <LST_is_empty>
 8009eba:	2800      	cmp	r0, #0
 8009ebc:	d0f3      	beq.n	8009ea6 <HW_IPCC_TRACES_EvtNot+0x6>
  }

  return;
}
 8009ebe:	b003      	add	sp, #12
 8009ec0:	f85d fb04 	ldr.w	pc, [sp], #4
 8009ec4:	200300b0 	.word	0x200300b0

08009ec8 <APP_THREAD_DummyReqHandler>:
static void APP_THREAD_DummyReqHandler(void            * p_context,
                                   otCoapHeader        * pHeader,
                                   otMessage           * pMessage,
                                   const otMessageInfo * pMessageInfo)
{
    tempMessageInfo = pMessageInfo;
 8009ec8:	4902      	ldr	r1, [pc, #8]	; (8009ed4 <APP_THREAD_DummyReqHandler+0xc>)
 8009eca:	600b      	str	r3, [r1, #0]
    receivedMessage = (otMessageInfo *) pMessage;
 8009ecc:	4b02      	ldr	r3, [pc, #8]	; (8009ed8 <APP_THREAD_DummyReqHandler+0x10>)
 8009ece:	601a      	str	r2, [r3, #0]
}
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	20004428 	.word	0x20004428
 8009ed8:	2000446c 	.word	0x2000446c

08009edc <Wait_Getting_Ack_From_M0>:
  * @param  None
  * @retval None
  */
static void Wait_Getting_Ack_From_M0(void)
{
  while (FlagReceiveAckFromM0 == 0)
 8009edc:	4b03      	ldr	r3, [pc, #12]	; (8009eec <Wait_Getting_Ack_From_M0+0x10>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d0fb      	beq.n	8009edc <Wait_Getting_Ack_From_M0>
  {
  }
  FlagReceiveAckFromM0 = 0;
 8009ee4:	4b01      	ldr	r3, [pc, #4]	; (8009eec <Wait_Getting_Ack_From_M0+0x10>)
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	601a      	str	r2, [r3, #0]
}
 8009eea:	4770      	bx	lr
 8009eec:	20003f44 	.word	0x20003f44

08009ef0 <Receive_Ack_From_M0>:
  * @param  None
  * @retval None
  */
static void Receive_Ack_From_M0(void)
{
  FlagReceiveAckFromM0 = 1;
 8009ef0:	4b01      	ldr	r3, [pc, #4]	; (8009ef8 <Receive_Ack_From_M0+0x8>)
 8009ef2:	2201      	movs	r2, #1
 8009ef4:	601a      	str	r2, [r3, #0]
}
 8009ef6:	4770      	bx	lr
 8009ef8:	20003f44 	.word	0x20003f44

08009efc <APP_THREAD_CheckWirelessFirmwareInfo>:
{
 8009efc:	b500      	push	{lr}
 8009efe:	b087      	sub	sp, #28
  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8009f00:	a802      	add	r0, sp, #8
 8009f02:	f7ff fc9d 	bl	8009840 <SHCI_GetWirelessFwInfo>
 8009f06:	b110      	cbz	r0, 8009f0e <APP_THREAD_CheckWirelessFirmwareInfo+0x12>
}
 8009f08:	b007      	add	sp, #28
 8009f0a:	f85d fb04 	ldr.w	pc, [sp], #4
    APP_DBG("**********************************************************");
 8009f0e:	4a1b      	ldr	r2, [pc, #108]	; (8009f7c <APP_THREAD_CheckWirelessFirmwareInfo+0x80>)
 8009f10:	2101      	movs	r1, #1
 8009f12:	f7f7 fcdf 	bl	80018d4 <logApplication>
    APP_DBG("WIRELESS COPROCESSOR FW:");
 8009f16:	4a1a      	ldr	r2, [pc, #104]	; (8009f80 <APP_THREAD_CheckWirelessFirmwareInfo+0x84>)
 8009f18:	2101      	movs	r1, #1
 8009f1a:	2000      	movs	r0, #0
 8009f1c:	f7f7 fcda 	bl	80018d4 <logApplication>
    APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8009f20:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8009f24:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8009f28:	f89d 100a 	ldrb.w	r1, [sp, #10]
 8009f2c:	9101      	str	r1, [sp, #4]
 8009f2e:	9200      	str	r2, [sp, #0]
 8009f30:	4a14      	ldr	r2, [pc, #80]	; (8009f84 <APP_THREAD_CheckWirelessFirmwareInfo+0x88>)
 8009f32:	2101      	movs	r1, #1
 8009f34:	2000      	movs	r0, #0
 8009f36:	f7f7 fccd 	bl	80018d4 <logApplication>
    switch(p_wireless_info->StackType)
 8009f3a:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8009f3e:	2b11      	cmp	r3, #17
 8009f40:	d00f      	beq.n	8009f62 <APP_THREAD_CheckWirelessFirmwareInfo+0x66>
 8009f42:	2b50      	cmp	r3, #80	; 0x50
 8009f44:	d013      	beq.n	8009f6e <APP_THREAD_CheckWirelessFirmwareInfo+0x72>
 8009f46:	2b10      	cmp	r3, #16
 8009f48:	d005      	beq.n	8009f56 <APP_THREAD_CheckWirelessFirmwareInfo+0x5a>
    APP_DBG("**********************************************************");
 8009f4a:	4a0c      	ldr	r2, [pc, #48]	; (8009f7c <APP_THREAD_CheckWirelessFirmwareInfo+0x80>)
 8009f4c:	2101      	movs	r1, #1
 8009f4e:	2000      	movs	r0, #0
 8009f50:	f7f7 fcc0 	bl	80018d4 <logApplication>
}
 8009f54:	e7d8      	b.n	8009f08 <APP_THREAD_CheckWirelessFirmwareInfo+0xc>
      APP_DBG("FW Type : Thread FTD");
 8009f56:	4a0c      	ldr	r2, [pc, #48]	; (8009f88 <APP_THREAD_CheckWirelessFirmwareInfo+0x8c>)
 8009f58:	2101      	movs	r1, #1
 8009f5a:	2000      	movs	r0, #0
 8009f5c:	f7f7 fcba 	bl	80018d4 <logApplication>
      break;
 8009f60:	e7f3      	b.n	8009f4a <APP_THREAD_CheckWirelessFirmwareInfo+0x4e>
      APP_DBG("FW Type : Thread MTD");
 8009f62:	4a0a      	ldr	r2, [pc, #40]	; (8009f8c <APP_THREAD_CheckWirelessFirmwareInfo+0x90>)
 8009f64:	2101      	movs	r1, #1
 8009f66:	2000      	movs	r0, #0
 8009f68:	f7f7 fcb4 	bl	80018d4 <logApplication>
      break;
 8009f6c:	e7ed      	b.n	8009f4a <APP_THREAD_CheckWirelessFirmwareInfo+0x4e>
      APP_DBG("FW Type : Static Concurrent Mode BLE/Thread");
 8009f6e:	4a08      	ldr	r2, [pc, #32]	; (8009f90 <APP_THREAD_CheckWirelessFirmwareInfo+0x94>)
 8009f70:	2101      	movs	r1, #1
 8009f72:	2000      	movs	r0, #0
 8009f74:	f7f7 fcae 	bl	80018d4 <logApplication>
      break;
 8009f78:	e7e7      	b.n	8009f4a <APP_THREAD_CheckWirelessFirmwareInfo+0x4e>
 8009f7a:	bf00      	nop
 8009f7c:	0800ac20 	.word	0x0800ac20
 8009f80:	0800ac5c 	.word	0x0800ac5c
 8009f84:	0800ac78 	.word	0x0800ac78
 8009f88:	0800ac90 	.word	0x0800ac90
 8009f8c:	0800aca8 	.word	0x0800aca8
 8009f90:	0800acc0 	.word	0x0800acc0

08009f94 <APP_THREAD_DeviceConfig>:
{
 8009f94:	b508      	push	{r3, lr}
  error = otInstanceErasePersistentInfo(NULL);
 8009f96:	2000      	movs	r0, #0
 8009f98:	f7ff f9e0 	bl	800935c <otInstanceErasePersistentInfo>
  otInstanceFinalize(NULL);
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	f7ff f9a8 	bl	80092f2 <otInstanceFinalize>
  otInstanceInitSingle();
 8009fa2:	f7ff f990 	bl	80092c6 <otInstanceInitSingle>
  error = otSetStateChangedCallback(NULL, APP_THREAD_StateNotif, NULL);
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	491f      	ldr	r1, [pc, #124]	; (800a028 <APP_THREAD_DeviceConfig+0x94>)
 8009faa:	4610      	mov	r0, r2
 8009fac:	f7ff f9b6 	bl	800931c <otSetStateChangedCallback>
  error = otLinkSetChannel(NULL, C_CHANNEL_NB);
 8009fb0:	211a      	movs	r1, #26
 8009fb2:	2000      	movs	r0, #0
 8009fb4:	f7ff fa4a 	bl	800944c <otLinkSetChannel>
  error = otLinkSetPanId(NULL, C_PANID);
 8009fb8:	f241 2134 	movw	r1, #4660	; 0x1234
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	f7ff fa5e 	bl	800947e <otLinkSetPanId>
  error = otIp6SetEnabled(NULL, true);
 8009fc2:	2101      	movs	r1, #1
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	f7ff f9e0 	bl	800938a <otIp6SetEnabled>
  error = otThreadSetEnabled(NULL, true);
 8009fca:	2101      	movs	r1, #1
 8009fcc:	2000      	movs	r0, #0
 8009fce:	f7ff fd7a 	bl	8009ac6 <otThreadSetEnabled>
  error = otThreadSetEnabled(NULL, false);
 8009fd2:	2100      	movs	r1, #0
 8009fd4:	4608      	mov	r0, r1
 8009fd6:	f7ff fd76 	bl	8009ac6 <otThreadSetEnabled>
    error = otThreadSetMasterKey(NULL, &masterKey);
 8009fda:	4914      	ldr	r1, [pc, #80]	; (800a02c <APP_THREAD_DeviceConfig+0x98>)
 8009fdc:	2000      	movs	r0, #0
 8009fde:	f7ff fda4 	bl	8009b2a <otThreadSetMasterKey>
    error = otThreadSetNetworkName(NULL, networkName);
 8009fe2:	4913      	ldr	r1, [pc, #76]	; (800a030 <APP_THREAD_DeviceConfig+0x9c>)
 8009fe4:	2000      	movs	r0, #0
 8009fe6:	f7ff fdce 	bl	8009b86 <otThreadSetNetworkName>
    error = otThreadSetExtendedPanId(NULL , &extendedPanId);
 8009fea:	4912      	ldr	r1, [pc, #72]	; (800a034 <APP_THREAD_DeviceConfig+0xa0>)
 8009fec:	2000      	movs	r0, #0
 8009fee:	f7ff fd83 	bl	8009af8 <otThreadSetExtendedPanId>
    error = otThreadSetEnabled(NULL, true);
 8009ff2:	2101      	movs	r1, #1
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	f7ff fd66 	bl	8009ac6 <otThreadSetEnabled>
    error = otCoapStart(NULL, OT_DEFAULT_COAP_PORT);
 8009ffa:	f241 6133 	movw	r1, #5683	; 0x1633
 8009ffe:	2000      	movs	r0, #0
 800a000:	f7ff f911 	bl	8009226 <otCoapStart>
    error = otCoapAddResource(NULL, &OT_Lights_Complex_Ressource);
 800a004:	490c      	ldr	r1, [pc, #48]	; (800a038 <APP_THREAD_DeviceConfig+0xa4>)
 800a006:	2000      	movs	r0, #0
 800a008:	f7ff f927 	bl	800925a <otCoapAddResource>
    error = otCoapAddResource(NULL, &OT_Lights_Simple_Ressource);
 800a00c:	490b      	ldr	r1, [pc, #44]	; (800a03c <APP_THREAD_DeviceConfig+0xa8>)
 800a00e:	2000      	movs	r0, #0
 800a010:	f7ff f923 	bl	800925a <otCoapAddResource>
    error = otCoapAddResource(NULL, &OT_Border_Time_Ressource);
 800a014:	490a      	ldr	r1, [pc, #40]	; (800a040 <APP_THREAD_DeviceConfig+0xac>)
 800a016:	2000      	movs	r0, #0
 800a018:	f7ff f91f 	bl	800925a <otCoapAddResource>
    error = otCoapAddResource(NULL, &OT_Toggle_Logging_Ressource);
 800a01c:	4909      	ldr	r1, [pc, #36]	; (800a044 <APP_THREAD_DeviceConfig+0xb0>)
 800a01e:	2000      	movs	r0, #0
 800a020:	f7ff f91b 	bl	800925a <otCoapAddResource>
}
 800a024:	bd08      	pop	{r3, pc}
 800a026:	bf00      	nop
 800a028:	0800a4b9 	.word	0x0800a4b9
 800a02c:	0800ad7c 	.word	0x0800ad7c
 800a030:	0800ad8c 	.word	0x0800ad8c
 800a034:	0800ad74 	.word	0x0800ad74
 800a038:	20000030 	.word	0x20000030
 800a03c:	20000040 	.word	0x20000040
 800a040:	20000020 	.word	0x20000020
 800a044:	20000050 	.word	0x20000050

0800a048 <APP_THREAD_SendDataResponse>:
{
 800a048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a04a:	4605      	mov	r5, r0
 800a04c:	460e      	mov	r6, r1
  APP_DBG(" ********* APP_THREAD_SendDataResponse \r\n");
 800a04e:	4a18      	ldr	r2, [pc, #96]	; (800a0b0 <APP_THREAD_SendDataResponse+0x68>)
 800a050:	2101      	movs	r1, #1
 800a052:	2000      	movs	r0, #0
 800a054:	f7f7 fc3e 	bl	80018d4 <logApplication>
  otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_ACKNOWLEDGMENT, OT_COAP_CODE_CHANGED);
 800a058:	4c16      	ldr	r4, [pc, #88]	; (800a0b4 <APP_THREAD_SendDataResponse+0x6c>)
 800a05a:	2244      	movs	r2, #68	; 0x44
 800a05c:	2120      	movs	r1, #32
 800a05e:	4620      	mov	r0, r4
 800a060:	f7fe ff85 	bl	8008f6e <otCoapHeaderInit>
  otCoapHeaderSetMessageId(&OT_Header, otCoapHeaderGetMessageId(pRequestHeader));
 800a064:	4628      	mov	r0, r5
 800a066:	f7ff f858 	bl	800911a <otCoapHeaderGetMessageId>
 800a06a:	4601      	mov	r1, r0
 800a06c:	4620      	mov	r0, r4
 800a06e:	f7ff f806 	bl	800907e <otCoapHeaderSetMessageId>
  otCoapHeaderSetToken(&OT_Header,
 800a072:	4628      	mov	r0, r5
 800a074:	f7ff f885 	bl	8009182 <otCoapHeaderGetToken>
 800a078:	4607      	mov	r7, r0
 800a07a:	4628      	mov	r0, r5
 800a07c:	f7ff f867 	bl	800914e <otCoapHeaderGetTokenLength>
 800a080:	4602      	mov	r2, r0
 800a082:	4639      	mov	r1, r7
 800a084:	4620      	mov	r0, r4
 800a086:	f7fe ff8e 	bl	8008fa6 <otCoapHeaderSetToken>
  pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 800a08a:	4621      	mov	r1, r4
 800a08c:	2000      	movs	r0, #0
 800a08e:	f7ff f891 	bl	80091b4 <otCoapNewMessage>
 800a092:	4601      	mov	r1, r0
 800a094:	4b08      	ldr	r3, [pc, #32]	; (800a0b8 <APP_THREAD_SendDataResponse+0x70>)
 800a096:	6018      	str	r0, [r3, #0]
  error = otCoapSendResponse(NULL, pOT_Message, pMessageInfo);
 800a098:	4632      	mov	r2, r6
 800a09a:	2000      	movs	r0, #0
 800a09c:	f7ff f8f7 	bl	800928e <otCoapSendResponse>
  if (error != OT_ERROR_NONE && pOT_Message != NULL)
 800a0a0:	b120      	cbz	r0, 800a0ac <APP_THREAD_SendDataResponse+0x64>
 800a0a2:	4b05      	ldr	r3, [pc, #20]	; (800a0b8 <APP_THREAD_SendDataResponse+0x70>)
 800a0a4:	6818      	ldr	r0, [r3, #0]
 800a0a6:	b108      	cbz	r0, 800a0ac <APP_THREAD_SendDataResponse+0x64>
    otMessageFree(pOT_Message);
 800a0a8:	f7ff fa02 	bl	80094b0 <otMessageFree>
}
 800a0ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0ae:	bf00      	nop
 800a0b0:	0800acec 	.word	0x0800acec
 800a0b4:	20003f48 	.word	0x20003f48
 800a0b8:	20004154 	.word	0x20004154

0800a0bc <APP_THREAD_CoapToggleLoggingRequestHandler>:
{
 800a0bc:	b570      	push	{r4, r5, r6, lr}
 800a0be:	4605      	mov	r5, r0
 800a0c0:	460c      	mov	r4, r1
 800a0c2:	4616      	mov	r6, r2
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &logMessage, sizeof(logMessage)) == sizeof(logMessage))
 800a0c4:	4608      	mov	r0, r1
 800a0c6:	f7ff fa0b 	bl	80094e0 <otMessageGetOffset>
 800a0ca:	2306      	movs	r3, #6
 800a0cc:	4a17      	ldr	r2, [pc, #92]	; (800a12c <APP_THREAD_CoapToggleLoggingRequestHandler+0x70>)
 800a0ce:	4601      	mov	r1, r0
 800a0d0:	4620      	mov	r0, r4
 800a0d2:	f7ff fa3d 	bl	8009550 <otMessageRead>
 800a0d6:	2806      	cmp	r0, #6
 800a0d8:	d01b      	beq.n	800a112 <APP_THREAD_CoapToggleLoggingRequestHandler+0x56>
    tempMessageInfo = pMessageInfo;
 800a0da:	4b15      	ldr	r3, [pc, #84]	; (800a130 <APP_THREAD_CoapToggleLoggingRequestHandler+0x74>)
 800a0dc:	601e      	str	r6, [r3, #0]
    receivedMessage = (otMessageInfo *) pMessage;
 800a0de:	4b15      	ldr	r3, [pc, #84]	; (800a134 <APP_THREAD_CoapToggleLoggingRequestHandler+0x78>)
 800a0e0:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 800a0e2:	4628      	mov	r0, r5
 800a0e4:	f7fe ffe5 	bl	80090b2 <otCoapHeaderGetType>
 800a0e8:	b1d8      	cbz	r0, 800a122 <APP_THREAD_CoapToggleLoggingRequestHandler+0x66>
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800a0ea:	4628      	mov	r0, r5
 800a0ec:	f7fe ffe1 	bl	80090b2 <otCoapHeaderGetType>
 800a0f0:	2810      	cmp	r0, #16
 800a0f2:	d11a      	bne.n	800a12a <APP_THREAD_CoapToggleLoggingRequestHandler+0x6e>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	f7fe fff6 	bl	80090e6 <otCoapHeaderGetCode>
 800a0fa:	2803      	cmp	r0, #3
 800a0fc:	d115      	bne.n	800a12a <APP_THREAD_CoapToggleLoggingRequestHandler+0x6e>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800a0fe:	4620      	mov	r0, r4
 800a100:	f7ff f9ee 	bl	80094e0 <otMessageGetOffset>
 800a104:	2301      	movs	r3, #1
 800a106:	4a0c      	ldr	r2, [pc, #48]	; (800a138 <APP_THREAD_CoapToggleLoggingRequestHandler+0x7c>)
 800a108:	4601      	mov	r1, r0
 800a10a:	4620      	mov	r0, r4
 800a10c:	f7ff fa20 	bl	8009550 <otMessageRead>
}
 800a110:	e00b      	b.n	800a12a <APP_THREAD_CoapToggleLoggingRequestHandler+0x6e>
    	osMessageQueuePut(togLoggingQueueHandle, &logMessage, 0U, 0U);
 800a112:	2300      	movs	r3, #0
 800a114:	461a      	mov	r2, r3
 800a116:	4905      	ldr	r1, [pc, #20]	; (800a12c <APP_THREAD_CoapToggleLoggingRequestHandler+0x70>)
 800a118:	4808      	ldr	r0, [pc, #32]	; (800a13c <APP_THREAD_CoapToggleLoggingRequestHandler+0x80>)
 800a11a:	6800      	ldr	r0, [r0, #0]
 800a11c:	f7fc fc18 	bl	8006950 <osMessageQueuePut>
 800a120:	e7db      	b.n	800a0da <APP_THREAD_CoapToggleLoggingRequestHandler+0x1e>
      APP_THREAD_SendDataResponse(pHeader, pMessageInfo);
 800a122:	4631      	mov	r1, r6
 800a124:	4628      	mov	r0, r5
 800a126:	f7ff ff8f 	bl	800a048 <APP_THREAD_SendDataResponse>
}
 800a12a:	bd70      	pop	{r4, r5, r6, pc}
 800a12c:	20004440 	.word	0x20004440
 800a130:	20004428 	.word	0x20004428
 800a134:	2000446c 	.word	0x2000446c
 800a138:	20004004 	.word	0x20004004
 800a13c:	20004240 	.word	0x20004240

0800a140 <APP_THREAD_CoapLightsSimpleRequestHandler>:
{
 800a140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a142:	4605      	mov	r5, r0
 800a144:	460c      	mov	r4, r1
 800a146:	4617      	mov	r7, r2
	lightsSimpleMessage = 0;
 800a148:	4e1a      	ldr	r6, [pc, #104]	; (800a1b4 <APP_THREAD_CoapLightsSimpleRequestHandler+0x74>)
 800a14a:	2300      	movs	r3, #0
 800a14c:	6033      	str	r3, [r6, #0]
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &lightsSimpleMessage, sizeof(lightsSimpleMessage)) == 4U)
 800a14e:	4608      	mov	r0, r1
 800a150:	f7ff f9c6 	bl	80094e0 <otMessageGetOffset>
 800a154:	2304      	movs	r3, #4
 800a156:	4632      	mov	r2, r6
 800a158:	4601      	mov	r1, r0
 800a15a:	4620      	mov	r0, r4
 800a15c:	f7ff f9f8 	bl	8009550 <otMessageRead>
 800a160:	2804      	cmp	r0, #4
 800a162:	d019      	beq.n	800a198 <APP_THREAD_CoapLightsSimpleRequestHandler+0x58>
    receivedMessage = (otMessageInfo *) pMessage;
 800a164:	4b14      	ldr	r3, [pc, #80]	; (800a1b8 <APP_THREAD_CoapLightsSimpleRequestHandler+0x78>)
 800a166:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 800a168:	4628      	mov	r0, r5
 800a16a:	f7fe ffa2 	bl	80090b2 <otCoapHeaderGetType>
 800a16e:	b1d8      	cbz	r0, 800a1a8 <APP_THREAD_CoapLightsSimpleRequestHandler+0x68>
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800a170:	4628      	mov	r0, r5
 800a172:	f7fe ff9e 	bl	80090b2 <otCoapHeaderGetType>
 800a176:	2810      	cmp	r0, #16
 800a178:	d11a      	bne.n	800a1b0 <APP_THREAD_CoapLightsSimpleRequestHandler+0x70>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800a17a:	4628      	mov	r0, r5
 800a17c:	f7fe ffb3 	bl	80090e6 <otCoapHeaderGetCode>
 800a180:	2803      	cmp	r0, #3
 800a182:	d115      	bne.n	800a1b0 <APP_THREAD_CoapLightsSimpleRequestHandler+0x70>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800a184:	4620      	mov	r0, r4
 800a186:	f7ff f9ab 	bl	80094e0 <otMessageGetOffset>
 800a18a:	2301      	movs	r3, #1
 800a18c:	4a0b      	ldr	r2, [pc, #44]	; (800a1bc <APP_THREAD_CoapLightsSimpleRequestHandler+0x7c>)
 800a18e:	4601      	mov	r1, r0
 800a190:	4620      	mov	r0, r4
 800a192:	f7ff f9dd 	bl	8009550 <otMessageRead>
}
 800a196:	e00b      	b.n	800a1b0 <APP_THREAD_CoapLightsSimpleRequestHandler+0x70>
    	osMessageQueuePut(lightsSimpleQueueHandle, &lightsSimpleMessage, 0U, 0U);
 800a198:	2300      	movs	r3, #0
 800a19a:	461a      	mov	r2, r3
 800a19c:	4631      	mov	r1, r6
 800a19e:	4808      	ldr	r0, [pc, #32]	; (800a1c0 <APP_THREAD_CoapLightsSimpleRequestHandler+0x80>)
 800a1a0:	6800      	ldr	r0, [r0, #0]
 800a1a2:	f7fc fbd5 	bl	8006950 <osMessageQueuePut>
 800a1a6:	e7dd      	b.n	800a164 <APP_THREAD_CoapLightsSimpleRequestHandler+0x24>
      APP_THREAD_SendDataResponse(pHeader, pMessageInfo);
 800a1a8:	4639      	mov	r1, r7
 800a1aa:	4628      	mov	r0, r5
 800a1ac:	f7ff ff4c 	bl	800a048 <APP_THREAD_SendDataResponse>
}
 800a1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20004258 	.word	0x20004258
 800a1b8:	2000446c 	.word	0x2000446c
 800a1bc:	20004004 	.word	0x20004004
 800a1c0:	20004250 	.word	0x20004250

0800a1c4 <APP_THREAD_CoapLightsComplexRequestHandler>:
{
 800a1c4:	b570      	push	{r4, r5, r6, lr}
 800a1c6:	4605      	mov	r5, r0
 800a1c8:	460c      	mov	r4, r1
 800a1ca:	4616      	mov	r6, r2
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &lightMessageComplex, sizeof(lightMessageComplex)) == sizeof(lightMessageComplex))
 800a1cc:	4608      	mov	r0, r1
 800a1ce:	f7ff f987 	bl	80094e0 <otMessageGetOffset>
 800a1d2:	2312      	movs	r3, #18
 800a1d4:	4a11      	ldr	r2, [pc, #68]	; (800a21c <APP_THREAD_CoapLightsComplexRequestHandler+0x58>)
 800a1d6:	4601      	mov	r1, r0
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f7ff f9b9 	bl	8009550 <otMessageRead>
 800a1de:	2812      	cmp	r0, #18
 800a1e0:	d009      	beq.n	800a1f6 <APP_THREAD_CoapLightsComplexRequestHandler+0x32>
    tempMessageInfo = pMessageInfo;
 800a1e2:	4b0f      	ldr	r3, [pc, #60]	; (800a220 <APP_THREAD_CoapLightsComplexRequestHandler+0x5c>)
 800a1e4:	601e      	str	r6, [r3, #0]
    receivedMessage = (otMessageInfo *) pMessage;
 800a1e6:	4b0f      	ldr	r3, [pc, #60]	; (800a224 <APP_THREAD_CoapLightsComplexRequestHandler+0x60>)
 800a1e8:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800a1ea:	4628      	mov	r0, r5
 800a1ec:	f7fe ff61 	bl	80090b2 <otCoapHeaderGetType>
 800a1f0:	2810      	cmp	r0, #16
 800a1f2:	d004      	beq.n	800a1fe <APP_THREAD_CoapLightsComplexRequestHandler+0x3a>
}
 800a1f4:	bd70      	pop	{r4, r5, r6, pc}
    	FrontLightsSet(&lightMessageComplex);
 800a1f6:	4809      	ldr	r0, [pc, #36]	; (800a21c <APP_THREAD_CoapLightsComplexRequestHandler+0x58>)
 800a1f8:	f7f7 f9b2 	bl	8001560 <FrontLightsSet>
 800a1fc:	e7f1      	b.n	800a1e2 <APP_THREAD_CoapLightsComplexRequestHandler+0x1e>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800a1fe:	4628      	mov	r0, r5
 800a200:	f7fe ff71 	bl	80090e6 <otCoapHeaderGetCode>
 800a204:	2803      	cmp	r0, #3
 800a206:	d1f5      	bne.n	800a1f4 <APP_THREAD_CoapLightsComplexRequestHandler+0x30>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800a208:	4620      	mov	r0, r4
 800a20a:	f7ff f969 	bl	80094e0 <otMessageGetOffset>
 800a20e:	2301      	movs	r3, #1
 800a210:	4a05      	ldr	r2, [pc, #20]	; (800a228 <APP_THREAD_CoapLightsComplexRequestHandler+0x64>)
 800a212:	4601      	mov	r1, r0
 800a214:	4620      	mov	r0, r4
 800a216:	f7ff f99b 	bl	8009550 <otMessageRead>
}
 800a21a:	e7eb      	b.n	800a1f4 <APP_THREAD_CoapLightsComplexRequestHandler+0x30>
 800a21c:	20004458 	.word	0x20004458
 800a220:	20004428 	.word	0x20004428
 800a224:	2000446c 	.word	0x2000446c
 800a228:	20004004 	.word	0x20004004

0800a22c <APP_THREAD_SendCoapUnicastRequest>:
{
 800a22c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a230:	b083      	sub	sp, #12
 800a232:	4607      	mov	r7, r0
 800a234:	4688      	mov	r8, r1
 800a236:	4615      	mov	r5, r2
 800a238:	4699      	mov	r9, r3
			  myRloc16 = otThreadGetRloc16(NULL);
 800a23a:	2000      	movs	r0, #0
 800a23c:	f7ff fcd2 	bl	8009be4 <otThreadGetRloc16>
 800a240:	4b36      	ldr	r3, [pc, #216]	; (800a31c <APP_THREAD_SendCoapUnicastRequest+0xf0>)
 800a242:	8018      	strh	r0, [r3, #0]
			  isEnabledIpv6 = otIp6IsEnabled(NULL);
 800a244:	2000      	movs	r0, #0
 800a246:	f7ff f8b9 	bl	80093bc <otIp6IsEnabled>
 800a24a:	4b35      	ldr	r3, [pc, #212]	; (800a320 <APP_THREAD_SendCoapUnicastRequest+0xf4>)
 800a24c:	7018      	strb	r0, [r3, #0]
			  memcpy(&meshLocalEID, otThreadGetMeshLocalEid(NULL) ,sizeof(otIp6Address));
 800a24e:	2000      	movs	r0, #0
 800a250:	f7ff fc84 	bl	8009b5c <otThreadGetMeshLocalEid>
 800a254:	4b33      	ldr	r3, [pc, #204]	; (800a324 <APP_THREAD_SendCoapUnicastRequest+0xf8>)
 800a256:	6806      	ldr	r6, [r0, #0]
 800a258:	6844      	ldr	r4, [r0, #4]
 800a25a:	6881      	ldr	r1, [r0, #8]
 800a25c:	68c2      	ldr	r2, [r0, #12]
 800a25e:	601e      	str	r6, [r3, #0]
 800a260:	605c      	str	r4, [r3, #4]
 800a262:	6099      	str	r1, [r3, #8]
 800a264:	60da      	str	r2, [r3, #12]
			  memset(&OT_MessageInfo, 0, sizeof(OT_MessageInfo));
 800a266:	4c30      	ldr	r4, [pc, #192]	; (800a328 <APP_THREAD_SendCoapUnicastRequest+0xfc>)
 800a268:	222c      	movs	r2, #44	; 0x2c
 800a26a:	2100      	movs	r1, #0
 800a26c:	4620      	mov	r0, r4
 800a26e:	f000 fbe0 	bl	800aa32 <memset>
			   error = otIp6AddressFromString(ipv6_addr , &OT_MessageInfo.mPeerAddr);
 800a272:	f104 0110 	add.w	r1, r4, #16
 800a276:	4628      	mov	r0, r5
 800a278:	f7ff f8cd 	bl	8009416 <otIp6AddressFromString>
 800a27c:	4e2b      	ldr	r6, [pc, #172]	; (800a32c <APP_THREAD_SendCoapUnicastRequest+0x100>)
 800a27e:	7030      	strb	r0, [r6, #0]
			   memcpy(&OT_MessageInfo.mSockAddr, otThreadGetMeshLocalEid(NULL), sizeof(OT_MessageInfo.mSockAddr));
 800a280:	2000      	movs	r0, #0
 800a282:	f7ff fc6b 	bl	8009b5c <otThreadGetMeshLocalEid>
 800a286:	4603      	mov	r3, r0
 800a288:	4625      	mov	r5, r4
 800a28a:	6800      	ldr	r0, [r0, #0]
 800a28c:	6859      	ldr	r1, [r3, #4]
 800a28e:	689a      	ldr	r2, [r3, #8]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	c50f      	stmia	r5!, {r0, r1, r2, r3}
			  OT_MessageInfo.mInterfaceId = OT_NETIF_INTERFACE_ID_THREAD;
 800a294:	2301      	movs	r3, #1
 800a296:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
			  OT_MessageInfo.mPeerPort = OT_DEFAULT_COAP_PORT;
 800a29a:	f241 6333 	movw	r3, #5683	; 0x1633
 800a29e:	8463      	strh	r3, [r4, #34]	; 0x22
			  unicastAddresses = otIp6GetUnicastAddresses(NULL);
 800a2a0:	2000      	movs	r0, #0
 800a2a2:	f7ff f8a3 	bl	80093ec <otIp6GetUnicastAddresses>
 800a2a6:	4b22      	ldr	r3, [pc, #136]	; (800a330 <APP_THREAD_SendCoapUnicastRequest+0x104>)
 800a2a8:	6018      	str	r0, [r3, #0]
			  OT_MessageInfo.mSockAddr = unicastAddresses->mAddress;
 800a2aa:	c80f      	ldmia	r0, {r0, r1, r2, r3}
 800a2ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  otCoapHeaderInit(&OT_Header, OT_COAP_TYPE_NON_CONFIRMABLE, OT_COAP_CODE_PUT);
 800a2b0:	4c20      	ldr	r4, [pc, #128]	; (800a334 <APP_THREAD_SendCoapUnicastRequest+0x108>)
 800a2b2:	2203      	movs	r2, #3
 800a2b4:	2110      	movs	r1, #16
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f7fe fe59 	bl	8008f6e <otCoapHeaderInit>
			  otCoapHeaderGenerateToken(&OT_Header, 2U); //This function sets the Token length and randomizes its value.
 800a2bc:	2102      	movs	r1, #2
 800a2be:	4620      	mov	r0, r4
 800a2c0:	f7fe fe8d 	bl	8008fde <otCoapHeaderGenerateToken>
			  error = otCoapHeaderAppendUriPathOptions(&OT_Header, resource);
 800a2c4:	4649      	mov	r1, r9
 800a2c6:	4620      	mov	r0, r4
 800a2c8:	f7fe fea3 	bl	8009012 <otCoapHeaderAppendUriPathOptions>
 800a2cc:	7030      	strb	r0, [r6, #0]
			  otCoapHeaderSetPayloadMarker(&OT_Header);
 800a2ce:	4620      	mov	r0, r4
 800a2d0:	f7fe febb 	bl	800904a <otCoapHeaderSetPayloadMarker>
			  pOT_Message = otCoapNewMessage(NULL, &OT_Header);
 800a2d4:	4621      	mov	r1, r4
 800a2d6:	2000      	movs	r0, #0
 800a2d8:	f7fe ff6c 	bl	80091b4 <otCoapNewMessage>
 800a2dc:	4b16      	ldr	r3, [pc, #88]	; (800a338 <APP_THREAD_SendCoapUnicastRequest+0x10c>)
 800a2de:	6018      	str	r0, [r3, #0]
			  if (pOT_Message == NULL) while(1);
 800a2e0:	b900      	cbnz	r0, 800a2e4 <APP_THREAD_SendCoapUnicastRequest+0xb8>
 800a2e2:	e7fe      	b.n	800a2e2 <APP_THREAD_SendCoapUnicastRequest+0xb6>
			  error = otMessageAppend(pOT_Message, message, message_length);
 800a2e4:	4642      	mov	r2, r8
 800a2e6:	4639      	mov	r1, r7
 800a2e8:	f7ff f914 	bl	8009514 <otMessageAppend>
 800a2ec:	4b0f      	ldr	r3, [pc, #60]	; (800a32c <APP_THREAD_SendCoapUnicastRequest+0x100>)
 800a2ee:	7018      	strb	r0, [r3, #0]
			  if (error != OT_ERROR_NONE) while(1);
 800a2f0:	b100      	cbz	r0, 800a2f4 <APP_THREAD_SendCoapUnicastRequest+0xc8>
 800a2f2:	e7fe      	b.n	800a2f2 <APP_THREAD_SendCoapUnicastRequest+0xc6>
			  error = otCoapSendRequest(NULL,
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	9000      	str	r0, [sp, #0]
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	4a0b      	ldr	r2, [pc, #44]	; (800a328 <APP_THREAD_SendCoapUnicastRequest+0xfc>)
 800a2fc:	490e      	ldr	r1, [pc, #56]	; (800a338 <APP_THREAD_SendCoapUnicastRequest+0x10c>)
 800a2fe:	6809      	ldr	r1, [r1, #0]
 800a300:	f7fe ff71 	bl	80091e6 <otCoapSendRequest>
 800a304:	4b09      	ldr	r3, [pc, #36]	; (800a32c <APP_THREAD_SendCoapUnicastRequest+0x100>)
 800a306:	7018      	strb	r0, [r3, #0]
			  if (error != OT_ERROR_NONE && pOT_Message != NULL)
 800a308:	b120      	cbz	r0, 800a314 <APP_THREAD_SendCoapUnicastRequest+0xe8>
 800a30a:	4b0b      	ldr	r3, [pc, #44]	; (800a338 <APP_THREAD_SendCoapUnicastRequest+0x10c>)
 800a30c:	6818      	ldr	r0, [r3, #0]
 800a30e:	b108      	cbz	r0, 800a314 <APP_THREAD_SendCoapUnicastRequest+0xe8>
				otMessageFree(pOT_Message);
 800a310:	f7ff f8ce 	bl	80094b0 <otMessageFree>
}
 800a314:	b003      	add	sp, #12
 800a316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a31a:	bf00      	nop
 800a31c:	200044ea 	.word	0x200044ea
 800a320:	2000446a 	.word	0x2000446a
 800a324:	200044d8 	.word	0x200044d8
 800a328:	20003fd8 	.word	0x20003fd8
 800a32c:	20004150 	.word	0x20004150
 800a330:	200044ec 	.word	0x200044ec
 800a334:	20003f48 	.word	0x20003f48
 800a338:	20004154 	.word	0x20004154

0800a33c <Receive_Notification_From_M0>:
  *         This function is called under interrupt.
  * @param  None
  * @retval None
  */
static void Receive_Notification_From_M0(void)
{
 800a33c:	b508      	push	{r3, lr}
  CptReceiveMsgFromM0++;
 800a33e:	4a05      	ldr	r2, [pc, #20]	; (800a354 <Receive_Notification_From_M0+0x18>)
 800a340:	6813      	ldr	r3, [r2, #0]
 800a342:	3301      	adds	r3, #1
 800a344:	6013      	str	r3, [r2, #0]
  osThreadFlagsSet(OsTaskMsgM0ToM4Id,1);
 800a346:	2101      	movs	r1, #1
 800a348:	4b03      	ldr	r3, [pc, #12]	; (800a358 <Receive_Notification_From_M0+0x1c>)
 800a34a:	6818      	ldr	r0, [r3, #0]
 800a34c:	f7fc f806 	bl	800635c <osThreadFlagsSet>
}
 800a350:	bd08      	pop	{r3, pc}
 800a352:	bf00      	nop
 800a354:	20003f40 	.word	0x20003f40
 800a358:	2000400c 	.word	0x2000400c

0800a35c <RxCpltCallback>:

#if (CFG_USB_INTERFACE_ENABLE != 0)
#else
#if (CFG_FULL_LOW_POWER == 0)
static void RxCpltCallback(void)
{
 800a35c:	b508      	push	{r3, lr}
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 800a35e:	4b10      	ldr	r3, [pc, #64]	; (800a3a0 <RxCpltCallback+0x44>)
 800a360:	881b      	ldrh	r3, [r3, #0]
 800a362:	b29b      	uxth	r3, r3
 800a364:	2bff      	cmp	r3, #255	; 0xff
 800a366:	d80b      	bhi.n	800a380 <RxCpltCallback+0x24>
  {
    CommandString[indexReceiveChar++] = aRxBuffer[0];
 800a368:	490d      	ldr	r1, [pc, #52]	; (800a3a0 <RxCpltCallback+0x44>)
 800a36a:	880b      	ldrh	r3, [r1, #0]
 800a36c:	b29b      	uxth	r3, r3
 800a36e:	1c5a      	adds	r2, r3, #1
 800a370:	b292      	uxth	r2, r2
 800a372:	800a      	strh	r2, [r1, #0]
 800a374:	4a0b      	ldr	r2, [pc, #44]	; (800a3a4 <RxCpltCallback+0x48>)
 800a376:	7812      	ldrb	r2, [r2, #0]
 800a378:	490b      	ldr	r1, [pc, #44]	; (800a3a8 <RxCpltCallback+0x4c>)
 800a37a:	54ca      	strb	r2, [r1, r3]
    if (aRxBuffer[0] == '\r')
 800a37c:	2a0d      	cmp	r2, #13
 800a37e:	d006      	beq.n	800a38e <RxCpltCallback+0x32>
      osThreadFlagsSet(OsTaskCliId,1);
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1U, RxCpltCallback);
 800a380:	4b0a      	ldr	r3, [pc, #40]	; (800a3ac <RxCpltCallback+0x50>)
 800a382:	2201      	movs	r2, #1
 800a384:	4907      	ldr	r1, [pc, #28]	; (800a3a4 <RxCpltCallback+0x48>)
 800a386:	2000      	movs	r0, #0
 800a388:	f7f6 ffe2 	bl	8001350 <HW_UART_Receive_IT>
}
 800a38c:	bd08      	pop	{r3, pc}
      CptReceiveCmdFromUser = 1U;
 800a38e:	2101      	movs	r1, #1
 800a390:	4b07      	ldr	r3, [pc, #28]	; (800a3b0 <RxCpltCallback+0x54>)
 800a392:	8019      	strh	r1, [r3, #0]
      osThreadFlagsSet(OsTaskCliId,1);
 800a394:	4b07      	ldr	r3, [pc, #28]	; (800a3b4 <RxCpltCallback+0x58>)
 800a396:	6818      	ldr	r0, [r3, #0]
 800a398:	f7fb ffe0 	bl	800635c <osThreadFlagsSet>
 800a39c:	e7f0      	b.n	800a380 <RxCpltCallback+0x24>
 800a39e:	bf00      	nop
 800a3a0:	20004152 	.word	0x20004152
 800a3a4:	20004010 	.word	0x20004010
 800a3a8:	20003e3c 	.word	0x20003e3c
 800a3ac:	0800a35d 	.word	0x0800a35d
 800a3b0:	20003f3c 	.word	0x20003f3c
 800a3b4:	20004008 	.word	0x20004008

0800a3b8 <Send_CLI_To_M0>:
 * @brief Process sends receive CLI command to M0.
 * @param  None
 * @retval None
 */
static void Send_CLI_To_M0(void)
{
 800a3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  memset(ThreadCliCmdBuffer.cmdserial.cmd.payload, 0x0U, 255U);
 800a3ba:	4c0f      	ldr	r4, [pc, #60]	; (800a3f8 <Send_CLI_To_M0+0x40>)
 800a3bc:	f104 070c 	add.w	r7, r4, #12
 800a3c0:	22ff      	movs	r2, #255	; 0xff
 800a3c2:	2100      	movs	r1, #0
 800a3c4:	4638      	mov	r0, r7
 800a3c6:	f000 fb34 	bl	800aa32 <memset>
  memcpy(ThreadCliCmdBuffer.cmdserial.cmd.payload, CommandString, indexReceiveChar);
 800a3ca:	4d0c      	ldr	r5, [pc, #48]	; (800a3fc <Send_CLI_To_M0+0x44>)
 800a3cc:	882a      	ldrh	r2, [r5, #0]
 800a3ce:	4e0c      	ldr	r6, [pc, #48]	; (800a400 <Send_CLI_To_M0+0x48>)
 800a3d0:	4631      	mov	r1, r6
 800a3d2:	4638      	mov	r0, r7
 800a3d4:	f000 fb22 	bl	800aa1c <memcpy>
  ThreadCliCmdBuffer.cmdserial.cmd.plen = indexReceiveChar;
 800a3d8:	882b      	ldrh	r3, [r5, #0]
 800a3da:	72e3      	strb	r3, [r4, #11]
  ThreadCliCmdBuffer.cmdserial.cmd.cmdcode = 0x0;
 800a3dc:	2100      	movs	r1, #0
 800a3de:	7261      	strb	r1, [r4, #9]
 800a3e0:	72a1      	strb	r1, [r4, #10]

  /* Clear receive buffer, character counter and command complete */
  CptReceiveCmdFromUser = 0;
 800a3e2:	4b08      	ldr	r3, [pc, #32]	; (800a404 <Send_CLI_To_M0+0x4c>)
 800a3e4:	8019      	strh	r1, [r3, #0]
  indexReceiveChar = 0;
 800a3e6:	8029      	strh	r1, [r5, #0]
  memset(CommandString, 0, C_SIZE_CMD_STRING);
 800a3e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	f000 fb20 	bl	800aa32 <memset>

  TL_CLI_SendCmd();
 800a3f2:	f7ff fcd5 	bl	8009da0 <TL_CLI_SendCmd>
}
 800a3f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3f8:	20030838 	.word	0x20030838
 800a3fc:	20004152 	.word	0x20004152
 800a400:	20003e3c 	.word	0x20003e3c
 800a404:	20003f3c 	.word	0x20003f3c

0800a408 <APP_THREAD_FreeRTOSSendCLIToM0Task>:
{
 800a408:	b508      	push	{r3, lr}
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800a40a:	f04f 32ff 	mov.w	r2, #4294967295
 800a40e:	2101      	movs	r1, #1
 800a410:	4608      	mov	r0, r1
 800a412:	f7fb ffeb 	bl	80063ec <osThreadFlagsWait>
    Send_CLI_To_M0();
 800a416:	f7ff ffcf 	bl	800a3b8 <Send_CLI_To_M0>
 800a41a:	e7f6      	b.n	800a40a <APP_THREAD_FreeRTOSSendCLIToM0Task+0x2>

0800a41c <Send_CLI_Ack_For_OT>:
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static void Send_CLI_Ack_For_OT(void)
{
 800a41c:	b508      	push	{r3, lr}

  /* Notify M0 that characters have been sent to UART */
  TL_THREAD_CliSendAck();
 800a41e:	f7ff fcd7 	bl	8009dd0 <TL_THREAD_CliSendAck>
}
 800a422:	bd08      	pop	{r3, pc}

0800a424 <HostTxCb>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void HostTxCb(void)
{
 800a424:	b508      	push	{r3, lr}
  Send_CLI_Ack_For_OT();
 800a426:	f7ff fff9 	bl	800a41c <Send_CLI_Ack_For_OT>
}
 800a42a:	bd08      	pop	{r3, pc}

0800a42c <APP_THREAD_SendMyIP>:
void APP_THREAD_SendMyIP(){
 800a42c:	b508      	push	{r3, lr}
	APP_THREAD_SendCoapUnicastRequest(msgSendMyIP, sizeof(msgSendMyIP), borderRouter.ipv6, borderSyncResource);
 800a42e:	4b03      	ldr	r3, [pc, #12]	; (800a43c <APP_THREAD_SendMyIP+0x10>)
 800a430:	4a03      	ldr	r2, [pc, #12]	; (800a440 <APP_THREAD_SendMyIP+0x14>)
 800a432:	2105      	movs	r1, #5
 800a434:	4803      	ldr	r0, [pc, #12]	; (800a444 <APP_THREAD_SendMyIP+0x18>)
 800a436:	f7ff fef9 	bl	800a22c <APP_THREAD_SendCoapUnicastRequest>
}
 800a43a:	bd08      	pop	{r3, pc}
 800a43c:	0800ad64 	.word	0x0800ad64
 800a440:	20004110 	.word	0x20004110
 800a444:	20000060 	.word	0x20000060

0800a448 <APP_THREAD_CoapBorderTimeRequestHandler>:
{
 800a448:	b570      	push	{r4, r5, r6, lr}
 800a44a:	4605      	mov	r5, r0
 800a44c:	460c      	mov	r4, r1
 800a44e:	4616      	mov	r6, r2
	if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &borderRouter, sizeof(borderRouter)) == sizeof(borderRouter))
 800a450:	4608      	mov	r0, r1
 800a452:	f7ff f845 	bl	80094e0 <otMessageGetOffset>
 800a456:	2340      	movs	r3, #64	; 0x40
 800a458:	4a14      	ldr	r2, [pc, #80]	; (800a4ac <APP_THREAD_CoapBorderTimeRequestHandler+0x64>)
 800a45a:	4601      	mov	r1, r0
 800a45c:	4620      	mov	r0, r4
 800a45e:	f7ff f877 	bl	8009550 <otMessageRead>
 800a462:	2840      	cmp	r0, #64	; 0x40
 800a464:	d019      	beq.n	800a49a <APP_THREAD_CoapBorderTimeRequestHandler+0x52>
    receivedMessage = (otMessageInfo *) pMessage;
 800a466:	4b12      	ldr	r3, [pc, #72]	; (800a4b0 <APP_THREAD_CoapBorderTimeRequestHandler+0x68>)
 800a468:	601c      	str	r4, [r3, #0]
    if (otCoapHeaderGetType(pHeader) == OT_COAP_TYPE_CONFIRMABLE)
 800a46a:	4628      	mov	r0, r5
 800a46c:	f7fe fe21 	bl	80090b2 <otCoapHeaderGetType>
 800a470:	b1b0      	cbz	r0, 800a4a0 <APP_THREAD_CoapBorderTimeRequestHandler+0x58>
    if (otCoapHeaderGetType(pHeader) != OT_COAP_TYPE_NON_CONFIRMABLE)
 800a472:	4628      	mov	r0, r5
 800a474:	f7fe fe1d 	bl	80090b2 <otCoapHeaderGetType>
 800a478:	2810      	cmp	r0, #16
 800a47a:	d115      	bne.n	800a4a8 <APP_THREAD_CoapBorderTimeRequestHandler+0x60>
    if (otCoapHeaderGetCode(pHeader) != OT_COAP_CODE_PUT)
 800a47c:	4628      	mov	r0, r5
 800a47e:	f7fe fe32 	bl	80090e6 <otCoapHeaderGetCode>
 800a482:	2803      	cmp	r0, #3
 800a484:	d110      	bne.n	800a4a8 <APP_THREAD_CoapBorderTimeRequestHandler+0x60>
    if (otMessageRead(pMessage, otMessageGetOffset(pMessage), &OT_ReceivedCommand, 1U) != 1U)
 800a486:	4620      	mov	r0, r4
 800a488:	f7ff f82a 	bl	80094e0 <otMessageGetOffset>
 800a48c:	2301      	movs	r3, #1
 800a48e:	4a09      	ldr	r2, [pc, #36]	; (800a4b4 <APP_THREAD_CoapBorderTimeRequestHandler+0x6c>)
 800a490:	4601      	mov	r1, r0
 800a492:	4620      	mov	r0, r4
 800a494:	f7ff f85c 	bl	8009550 <otMessageRead>
}
 800a498:	e006      	b.n	800a4a8 <APP_THREAD_CoapBorderTimeRequestHandler+0x60>
    	APP_THREAD_SendMyIP();
 800a49a:	f7ff ffc7 	bl	800a42c <APP_THREAD_SendMyIP>
 800a49e:	e7e2      	b.n	800a466 <APP_THREAD_CoapBorderTimeRequestHandler+0x1e>
      APP_THREAD_SendDataResponse(pHeader, pMessageInfo);
 800a4a0:	4631      	mov	r1, r6
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	f7ff fdd0 	bl	800a048 <APP_THREAD_SendDataResponse>
}
 800a4a8:	bd70      	pop	{r4, r5, r6, pc}
 800a4aa:	bf00      	nop
 800a4ac:	20004110 	.word	0x20004110
 800a4b0:	2000446c 	.word	0x2000446c
 800a4b4:	20004004 	.word	0x20004004

0800a4b8 <APP_THREAD_StateNotif>:
  if ((NotifFlags & (uint32_t)OT_CHANGED_THREAD_ROLE) == (uint32_t)OT_CHANGED_THREAD_ROLE)
 800a4b8:	f010 0f04 	tst.w	r0, #4
 800a4bc:	d100      	bne.n	800a4c0 <APP_THREAD_StateNotif+0x8>
 800a4be:	4770      	bx	lr
{
 800a4c0:	b508      	push	{r3, lr}
    switch (otThreadGetDeviceRole(NULL))
 800a4c2:	2000      	movs	r0, #0
 800a4c4:	f7ff fb78 	bl	8009bb8 <otThreadGetDeviceRole>
 800a4c8:	2804      	cmp	r0, #4
 800a4ca:	d813      	bhi.n	800a4f4 <APP_THREAD_StateNotif+0x3c>
 800a4cc:	e8df f000 	tbb	[pc, r0]
 800a4d0:	0c090308 	.word	0x0c090308
 800a4d4:	0f          	.byte	0x0f
 800a4d5:	00          	.byte	0x00
    	borderRouter.epoch = 0;
 800a4d6:	4b09      	ldr	r3, [pc, #36]	; (800a4fc <APP_THREAD_StateNotif+0x44>)
 800a4d8:	2000      	movs	r0, #0
 800a4da:	2100      	movs	r1, #0
 800a4dc:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38
}
 800a4e0:	bd08      	pop	{r3, pc}
    	APP_THREAD_SendMyIP();
 800a4e2:	f7ff ffa3 	bl	800a42c <APP_THREAD_SendMyIP>
      break;
 800a4e6:	e7fb      	b.n	800a4e0 <APP_THREAD_StateNotif+0x28>
    	APP_THREAD_SendMyIP();
 800a4e8:	f7ff ffa0 	bl	800a42c <APP_THREAD_SendMyIP>
      break;
 800a4ec:	e7f8      	b.n	800a4e0 <APP_THREAD_StateNotif+0x28>
    	APP_THREAD_SendMyIP();
 800a4ee:	f7ff ff9d 	bl	800a42c <APP_THREAD_SendMyIP>
      break;
 800a4f2:	e7f5      	b.n	800a4e0 <APP_THREAD_StateNotif+0x28>
    	APP_THREAD_SendMyIP();
 800a4f4:	f7ff ff9a 	bl	800a42c <APP_THREAD_SendMyIP>
}
 800a4f8:	e7f2      	b.n	800a4e0 <APP_THREAD_StateNotif+0x28>
 800a4fa:	bf00      	nop
 800a4fc:	20004110 	.word	0x20004110

0800a500 <APP_THREAD_RegisterCmdBuffer>:
  p_thread_otcmdbuffer = p_buffer;
 800a500:	4b01      	ldr	r3, [pc, #4]	; (800a508 <APP_THREAD_RegisterCmdBuffer+0x8>)
 800a502:	6018      	str	r0, [r3, #0]
}
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	2000415c 	.word	0x2000415c

0800a50c <THREAD_Get_OTCmdPayloadBuffer>:
  return (Thread_OT_Cmd_Request_t*)p_thread_otcmdbuffer->cmdserial.cmd.payload;
 800a50c:	4b01      	ldr	r3, [pc, #4]	; (800a514 <THREAD_Get_OTCmdPayloadBuffer+0x8>)
 800a50e:	6818      	ldr	r0, [r3, #0]
}
 800a510:	300c      	adds	r0, #12
 800a512:	4770      	bx	lr
 800a514:	2000415c 	.word	0x2000415c

0800a518 <THREAD_Get_OTCmdRspPayloadBuffer>:
  return (Thread_OT_Cmd_Request_t*)((TL_EvtPacket_t *)p_thread_otcmdbuffer)->evtserial.evt.payload;
 800a518:	4b01      	ldr	r3, [pc, #4]	; (800a520 <THREAD_Get_OTCmdRspPayloadBuffer+0x8>)
 800a51a:	6818      	ldr	r0, [r3, #0]
}
 800a51c:	300b      	adds	r0, #11
 800a51e:	4770      	bx	lr
 800a520:	2000415c 	.word	0x2000415c

0800a524 <THREAD_Get_NotificationPayloadBuffer>:
  return (Thread_OT_Cmd_Request_t*)(p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 800a524:	4b01      	ldr	r3, [pc, #4]	; (800a52c <THREAD_Get_NotificationPayloadBuffer+0x8>)
 800a526:	6818      	ldr	r0, [r3, #0]
}
 800a528:	300b      	adds	r0, #11
 800a52a:	4770      	bx	lr
 800a52c:	20004158 	.word	0x20004158

0800a530 <Ot_Cmd_Transfer>:
{
 800a530:	b508      	push	{r3, lr}
  p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800a532:	4b08      	ldr	r3, [pc, #32]	; (800a554 <Ot_Cmd_Transfer+0x24>)
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 800a53a:	7253      	strb	r3, [r2, #9]
 800a53c:	2302      	movs	r3, #2
 800a53e:	7293      	strb	r3, [r2, #10]
  uint32_t l_size = ((Thread_OT_Cmd_Request_t*)(p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size * 4U + 8U;
 800a540:	6913      	ldr	r3, [r2, #16]
 800a542:	3302      	adds	r3, #2
 800a544:	009b      	lsls	r3, r3, #2
  p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 800a546:	72d3      	strb	r3, [r2, #11]
  TL_OT_SendCmd();
 800a548:	f7ff fc1e 	bl	8009d88 <TL_OT_SendCmd>
  Wait_Getting_Ack_From_M0();
 800a54c:	f7ff fcc6 	bl	8009edc <Wait_Getting_Ack_From_M0>
}
 800a550:	bd08      	pop	{r3, pc}
 800a552:	bf00      	nop
 800a554:	2000415c 	.word	0x2000415c

0800a558 <TL_OT_CmdEvtReceived>:
{
 800a558:	b508      	push	{r3, lr}
  Receive_Ack_From_M0();
 800a55a:	f7ff fcc9 	bl	8009ef0 <Receive_Ack_From_M0>
}
 800a55e:	bd08      	pop	{r3, pc}

0800a560 <TL_THREAD_NotReceived>:
{
 800a560:	b508      	push	{r3, lr}
  p_thread_notif_M0_to_M4 = Notbuffer;
 800a562:	4b02      	ldr	r3, [pc, #8]	; (800a56c <TL_THREAD_NotReceived+0xc>)
 800a564:	6018      	str	r0, [r3, #0]
  Receive_Notification_From_M0();
 800a566:	f7ff fee9 	bl	800a33c <Receive_Notification_From_M0>
}
 800a56a:	bd08      	pop	{r3, pc}
 800a56c:	20004158 	.word	0x20004158

0800a570 <Pre_OtCmdProcessing>:
}
 800a570:	4770      	bx	lr
	...

0800a574 <APP_THREAD_Init_UART_CLI>:
{
 800a574:	b508      	push	{r3, lr}
  OsTaskCliId = osThreadNew(APP_THREAD_FreeRTOSSendCLIToM0Task, NULL,&ThreadCliProcess_attr);
 800a576:	4a08      	ldr	r2, [pc, #32]	; (800a598 <APP_THREAD_Init_UART_CLI+0x24>)
 800a578:	2100      	movs	r1, #0
 800a57a:	4808      	ldr	r0, [pc, #32]	; (800a59c <APP_THREAD_Init_UART_CLI+0x28>)
 800a57c:	f7fb fe7a 	bl	8006274 <osThreadNew>
 800a580:	4b07      	ldr	r3, [pc, #28]	; (800a5a0 <APP_THREAD_Init_UART_CLI+0x2c>)
 800a582:	6018      	str	r0, [r3, #0]
  MX_USART1_UART_Init();
 800a584:	f7f7 fad4 	bl	8001b30 <MX_USART1_UART_Init>
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
 800a588:	4b06      	ldr	r3, [pc, #24]	; (800a5a4 <APP_THREAD_Init_UART_CLI+0x30>)
 800a58a:	2201      	movs	r2, #1
 800a58c:	4906      	ldr	r1, [pc, #24]	; (800a5a8 <APP_THREAD_Init_UART_CLI+0x34>)
 800a58e:	2000      	movs	r0, #0
 800a590:	f7f6 fede 	bl	8001350 <HW_UART_Receive_IT>
}
 800a594:	bd08      	pop	{r3, pc}
 800a596:	bf00      	nop
 800a598:	0800ad1c 	.word	0x0800ad1c
 800a59c:	0800a409 	.word	0x0800a409
 800a5a0:	20004008 	.word	0x20004008
 800a5a4:	0800a35d 	.word	0x0800a35d
 800a5a8:	20004010 	.word	0x20004010

0800a5ac <APP_THREAD_TL_THREAD_INIT>:
{
 800a5ac:	b508      	push	{r3, lr}
  ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*)&ThreadOtCmdBuffer;
 800a5ae:	4806      	ldr	r0, [pc, #24]	; (800a5c8 <APP_THREAD_TL_THREAD_INIT+0x1c>)
 800a5b0:	4b06      	ldr	r3, [pc, #24]	; (800a5cc <APP_THREAD_TL_THREAD_INIT+0x20>)
 800a5b2:	f503 7286 	add.w	r2, r3, #268	; 0x10c
 800a5b6:	6002      	str	r2, [r0, #0]
  ThreadConfigBuffer.p_ThreadNotAckBuffer = (uint8_t*)ThreadNotifRspEvtBuffer;
 800a5b8:	f503 7206 	add.w	r2, r3, #536	; 0x218
 800a5bc:	6082      	str	r2, [r0, #8]
  ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*)&ThreadCliCmdBuffer;
 800a5be:	6043      	str	r3, [r0, #4]
  TL_THREAD_Init( &ThreadConfigBuffer );
 800a5c0:	f7ff fbd4 	bl	8009d6c <TL_THREAD_Init>
}
 800a5c4:	bd08      	pop	{r3, pc}
 800a5c6:	bf00      	nop
 800a5c8:	200300b8 	.word	0x200300b8
 800a5cc:	20030838 	.word	0x20030838

0800a5d0 <APP_THREAD_Init>:
{
 800a5d0:	b508      	push	{r3, lr}
  APP_THREAD_CheckWirelessFirmwareInfo();
 800a5d2:	f7ff fc93 	bl	8009efc <APP_THREAD_CheckWirelessFirmwareInfo>
  APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 800a5d6:	480b      	ldr	r0, [pc, #44]	; (800a604 <APP_THREAD_Init+0x34>)
 800a5d8:	f7ff ff92 	bl	800a500 <APP_THREAD_RegisterCmdBuffer>
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 800a5dc:	2101      	movs	r1, #1
 800a5de:	2002      	movs	r0, #2
 800a5e0:	f000 f9e2 	bl	800a9a8 <UTIL_LPM_SetOffMode>
  APP_THREAD_TL_THREAD_INIT();
 800a5e4:	f7ff ffe2 	bl	800a5ac <APP_THREAD_TL_THREAD_INIT>
  APP_THREAD_Init_UART_CLI();
 800a5e8:	f7ff ffc4 	bl	800a574 <APP_THREAD_Init_UART_CLI>
  ThreadInitStatus = SHCI_C2_THREAD_Init();
 800a5ec:	f7ff f90a 	bl	8009804 <SHCI_C2_THREAD_Init>
  OsTaskMsgM0ToM4Id = osThreadNew(APP_THREAD_FreeRTOSProcessMsgM0ToM4Task, NULL,&ThreadMsgM0ToM4Process_attr);
 800a5f0:	4a05      	ldr	r2, [pc, #20]	; (800a608 <APP_THREAD_Init+0x38>)
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	4805      	ldr	r0, [pc, #20]	; (800a60c <APP_THREAD_Init+0x3c>)
 800a5f6:	f7fb fe3d 	bl	8006274 <osThreadNew>
 800a5fa:	4b05      	ldr	r3, [pc, #20]	; (800a610 <APP_THREAD_Init+0x40>)
 800a5fc:	6018      	str	r0, [r3, #0]
  APP_THREAD_DeviceConfig();
 800a5fe:	f7ff fcc9 	bl	8009f94 <APP_THREAD_DeviceConfig>
}
 800a602:	bd08      	pop	{r3, pc}
 800a604:	20030944 	.word	0x20030944
 800a608:	0800ad40 	.word	0x0800ad40
 800a60c:	0800a669 	.word	0x0800a669
 800a610:	2000400c 	.word	0x2000400c

0800a614 <TL_THREAD_CliNotReceived>:
{
 800a614:	b538      	push	{r3, r4, r5, lr}
  uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 800a616:	7ac5      	ldrb	r5, [r0, #11]
  if (strcmp((const char *)l_CliBuffer->cmdserial.cmd.payload, "> ") != 0)
 800a618:	f100 040c 	add.w	r4, r0, #12
 800a61c:	4907      	ldr	r1, [pc, #28]	; (800a63c <TL_THREAD_CliNotReceived+0x28>)
 800a61e:	4620      	mov	r0, r4
 800a620:	f7f5 fdae 	bl	8000180 <strcmp>
 800a624:	b910      	cbnz	r0, 800a62c <TL_THREAD_CliNotReceived+0x18>
    Send_CLI_Ack_For_OT();
 800a626:	f7ff fef9 	bl	800a41c <Send_CLI_Ack_For_OT>
}
 800a62a:	bd38      	pop	{r3, r4, r5, pc}
    HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
 800a62c:	4b04      	ldr	r3, [pc, #16]	; (800a640 <TL_THREAD_CliNotReceived+0x2c>)
 800a62e:	462a      	mov	r2, r5
 800a630:	4621      	mov	r1, r4
 800a632:	2000      	movs	r0, #0
 800a634:	f7f6 fe9e 	bl	8001374 <HW_UART_Transmit_IT>
 800a638:	e7f7      	b.n	800a62a <TL_THREAD_CliNotReceived+0x16>
 800a63a:	bf00      	nop
 800a63c:	0800ad18 	.word	0x0800ad18
 800a640:	0800a425 	.word	0x0800a425

0800a644 <APP_THREAD_ProcessMsgM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void)
{
 800a644:	b508      	push	{r3, lr}
  if (CptReceiveMsgFromM0 != 0)
 800a646:	4b07      	ldr	r3, [pc, #28]	; (800a664 <APP_THREAD_ProcessMsgM0ToM4+0x20>)
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	b133      	cbz	r3, 800a65a <APP_THREAD_ProcessMsgM0ToM4+0x16>
  {
    /* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
    if (CptReceiveMsgFromM0 > 1U)
 800a64c:	4b05      	ldr	r3, [pc, #20]	; (800a664 <APP_THREAD_ProcessMsgM0ToM4+0x20>)
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	2b01      	cmp	r3, #1
 800a652:	d903      	bls.n	800a65c <APP_THREAD_ProcessMsgM0ToM4+0x18>
    else
    {
      OpenThread_CallBack_Processing();
    }
    /* Reset counter */
    CptReceiveMsgFromM0 = 0;
 800a654:	4b03      	ldr	r3, [pc, #12]	; (800a664 <APP_THREAD_ProcessMsgM0ToM4+0x20>)
 800a656:	2200      	movs	r2, #0
 800a658:	601a      	str	r2, [r3, #0]
  }
}
 800a65a:	bd08      	pop	{r3, pc}
      OpenThread_CallBack_Processing();
 800a65c:	f7fe ff98 	bl	8009590 <OpenThread_CallBack_Processing>
 800a660:	e7f8      	b.n	800a654 <APP_THREAD_ProcessMsgM0ToM4+0x10>
 800a662:	bf00      	nop
 800a664:	20003f40 	.word	0x20003f40

0800a668 <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task>:
{
 800a668:	b508      	push	{r3, lr}
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800a66a:	f04f 32ff 	mov.w	r2, #4294967295
 800a66e:	2101      	movs	r1, #1
 800a670:	4608      	mov	r0, r1
 800a672:	f7fb febb 	bl	80063ec <osThreadFlagsWait>
    APP_THREAD_ProcessMsgM0ToM4();
 800a676:	f7ff ffe5 	bl	800a644 <APP_THREAD_ProcessMsgM0ToM4>
 800a67a:	e7f6      	b.n	800a66a <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task+0x2>

0800a67c <HW_IPCC_MM_FreeBufHandler>:

  return;
}

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800a67c:	b510      	push	{r4, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a67e:	4c06      	ldr	r4, [pc, #24]	; (800a698 <HW_IPCC_MM_FreeBufHandler+0x1c>)
 800a680:	6863      	ldr	r3, [r4, #4]
 800a682:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a686:	6063      	str	r3, [r4, #4]
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );

  FreeBufCb();
 800a688:	4b04      	ldr	r3, [pc, #16]	; (800a69c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	4798      	blx	r3
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800a68e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a692:	60a3      	str	r3, [r4, #8]

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );

  return;
}
 800a694:	bd10      	pop	{r4, pc}
 800a696:	bf00      	nop
 800a698:	58000c00 	.word	0x58000c00
 800a69c:	20004160 	.word	0x20004160

0800a6a0 <HW_IPCC_THREAD_CliNotEvtHandler>:
{
 800a6a0:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel);
 800a6a2:	4a04      	ldr	r2, [pc, #16]	; (800a6b4 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 800a6a4:	6853      	ldr	r3, [r2, #4]
 800a6a6:	f043 0310 	orr.w	r3, r3, #16
 800a6aa:	6053      	str	r3, [r2, #4]
  HW_IPCC_THREAD_CliEvtNot();
 800a6ac:	f7ff fbb0 	bl	8009e10 <HW_IPCC_THREAD_CliEvtNot>
}
 800a6b0:	bd08      	pop	{r3, pc}
 800a6b2:	bf00      	nop
 800a6b4:	58000c00 	.word	0x58000c00

0800a6b8 <HW_IPCC_Enable>:
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800a6b8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800a6ba:	bf20      	wfe
  * @rmtoll CR4          C2BOOT        LL_PWR_EnableBootC2
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableBootC2(void)
{
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800a6bc:	4a02      	ldr	r2, [pc, #8]	; (800a6c8 <HW_IPCC_Enable+0x10>)
 800a6be:	68d3      	ldr	r3, [r2, #12]
 800a6c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a6c4:	60d3      	str	r3, [r2, #12]
}
 800a6c6:	4770      	bx	lr
 800a6c8:	58000400 	.word	0x58000400

0800a6cc <HW_IPCC_Init>:
{
 800a6cc:	b500      	push	{lr}
 800a6ce:	b083      	sub	sp, #12
  SET_BIT(RCC->AHB3ENR, Periphs);
 800a6d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a6d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800a6d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a6da:	651a      	str	r2, [r3, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800a6dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a6de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a6e2:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 800a6e4:	9b01      	ldr	r3, [sp, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800a6e6:	4b09      	ldr	r3, [pc, #36]	; (800a70c <HW_IPCC_Init+0x40>)
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	f042 0201 	orr.w	r2, r2, #1
 800a6ee:	601a      	str	r2, [r3, #0]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800a6f6:	601a      	str	r2, [r3, #0]
  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800a6f8:	202c      	movs	r0, #44	; 0x2c
 800a6fa:	f7f8 f83b 	bl	8002774 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800a6fe:	202d      	movs	r0, #45	; 0x2d
 800a700:	f7f8 f838 	bl	8002774 <HAL_NVIC_EnableIRQ>
}
 800a704:	b003      	add	sp, #12
 800a706:	f85d fb04 	ldr.w	pc, [sp], #4
 800a70a:	bf00      	nop
 800a70c:	58000c00 	.word	0x58000c00

0800a710 <HW_IPCC_BLE_AclDataEvtHandler>:
{
 800a710:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a712:	4a04      	ldr	r2, [pc, #16]	; (800a724 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800a714:	6853      	ldr	r3, [r2, #4]
 800a716:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a71a:	6053      	str	r3, [r2, #4]
  HW_IPCC_BLE_AclDataAckNot();
 800a71c:	f7ff fad0 	bl	8009cc0 <HW_IPCC_BLE_AclDataAckNot>
}
 800a720:	bd08      	pop	{r3, pc}
 800a722:	bf00      	nop
 800a724:	58000c00 	.word	0x58000c00

0800a728 <HW_IPCC_BLE_EvtHandler>:
{
 800a728:	b508      	push	{r3, lr}
  HW_IPCC_BLE_RxEvtNot();
 800a72a:	f7ff fab1 	bl	8009c90 <HW_IPCC_BLE_RxEvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800a72e:	4b02      	ldr	r3, [pc, #8]	; (800a738 <HW_IPCC_BLE_EvtHandler+0x10>)
 800a730:	2201      	movs	r2, #1
 800a732:	609a      	str	r2, [r3, #8]
}
 800a734:	bd08      	pop	{r3, pc}
 800a736:	bf00      	nop
 800a738:	58000c00 	.word	0x58000c00

0800a73c <HW_IPCC_SYS_Init>:
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800a73c:	4a02      	ldr	r2, [pc, #8]	; (800a748 <HW_IPCC_SYS_Init+0xc>)
 800a73e:	6853      	ldr	r3, [r2, #4]
 800a740:	f023 0302 	bic.w	r3, r3, #2
 800a744:	6053      	str	r3, [r2, #4]
}
 800a746:	4770      	bx	lr
 800a748:	58000c00 	.word	0x58000c00

0800a74c <HW_IPCC_SYS_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800a74c:	4b04      	ldr	r3, [pc, #16]	; (800a760 <HW_IPCC_SYS_SendCmd+0x14>)
 800a74e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800a752:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a754:	685a      	ldr	r2, [r3, #4]
 800a756:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800a75a:	605a      	str	r2, [r3, #4]
}
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	58000c00 	.word	0x58000c00

0800a764 <HW_IPCC_SYS_CmdEvtHandler>:
{
 800a764:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a766:	4a04      	ldr	r2, [pc, #16]	; (800a778 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800a768:	6853      	ldr	r3, [r2, #4]
 800a76a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a76e:	6053      	str	r3, [r2, #4]
  HW_IPCC_SYS_CmdEvtNot();
 800a770:	f7ff fad8 	bl	8009d24 <HW_IPCC_SYS_CmdEvtNot>
}
 800a774:	bd08      	pop	{r3, pc}
 800a776:	bf00      	nop
 800a778:	58000c00 	.word	0x58000c00

0800a77c <HW_IPCC_SYS_EvtHandler>:
{
 800a77c:	b508      	push	{r3, lr}
  HW_IPCC_SYS_EvtNot();
 800a77e:	f7ff fadd 	bl	8009d3c <HW_IPCC_SYS_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800a782:	4b02      	ldr	r3, [pc, #8]	; (800a78c <HW_IPCC_SYS_EvtHandler+0x10>)
 800a784:	2202      	movs	r2, #2
 800a786:	609a      	str	r2, [r3, #8]
}
 800a788:	bd08      	pop	{r3, pc}
 800a78a:	bf00      	nop
 800a78c:	58000c00 	.word	0x58000c00

0800a790 <HW_IPCC_THREAD_Init>:
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800a790:	4b04      	ldr	r3, [pc, #16]	; (800a7a4 <HW_IPCC_THREAD_Init+0x14>)
 800a792:	685a      	ldr	r2, [r3, #4]
 800a794:	f022 0204 	bic.w	r2, r2, #4
 800a798:	605a      	str	r2, [r3, #4]
 800a79a:	685a      	ldr	r2, [r3, #4]
 800a79c:	f022 0210 	bic.w	r2, r2, #16
 800a7a0:	605a      	str	r2, [r3, #4]
}
 800a7a2:	4770      	bx	lr
 800a7a4:	58000c00 	.word	0x58000c00

0800a7a8 <HW_IPCC_OT_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800a7a8:	4b04      	ldr	r3, [pc, #16]	; (800a7bc <HW_IPCC_OT_SendCmd+0x14>)
 800a7aa:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800a7ae:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a7b0:	685a      	ldr	r2, [r3, #4]
 800a7b2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a7b6:	605a      	str	r2, [r3, #4]
}
 800a7b8:	4770      	bx	lr
 800a7ba:	bf00      	nop
 800a7bc:	58000c00 	.word	0x58000c00

0800a7c0 <HW_IPCC_CLI_SendCmd>:
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800a7c0:	4b02      	ldr	r3, [pc, #8]	; (800a7cc <HW_IPCC_CLI_SendCmd+0xc>)
 800a7c2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a7c6:	609a      	str	r2, [r3, #8]
}
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	58000c00 	.word	0x58000c00

0800a7d0 <HW_IPCC_THREAD_SendAck>:
  WRITE_REG(IPCCx->C1SCR, Channel);
 800a7d0:	4b03      	ldr	r3, [pc, #12]	; (800a7e0 <HW_IPCC_THREAD_SendAck+0x10>)
 800a7d2:	2204      	movs	r2, #4
 800a7d4:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800a7d6:	685a      	ldr	r2, [r3, #4]
 800a7d8:	f022 0204 	bic.w	r2, r2, #4
 800a7dc:	605a      	str	r2, [r3, #4]
}
 800a7de:	4770      	bx	lr
 800a7e0:	58000c00 	.word	0x58000c00

0800a7e4 <HW_IPCC_THREAD_CliSendAck>:
  WRITE_REG(IPCCx->C1SCR, Channel);
 800a7e4:	4b03      	ldr	r3, [pc, #12]	; (800a7f4 <HW_IPCC_THREAD_CliSendAck+0x10>)
 800a7e6:	2210      	movs	r2, #16
 800a7e8:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800a7ea:	685a      	ldr	r2, [r3, #4]
 800a7ec:	f022 0210 	bic.w	r2, r2, #16
 800a7f0:	605a      	str	r2, [r3, #4]
}
 800a7f2:	4770      	bx	lr
 800a7f4:	58000c00 	.word	0x58000c00

0800a7f8 <HW_IPCC_OT_CmdEvtHandler>:
{
 800a7f8:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a7fa:	4a04      	ldr	r2, [pc, #16]	; (800a80c <HW_IPCC_OT_CmdEvtHandler+0x14>)
 800a7fc:	6853      	ldr	r3, [r2, #4]
 800a7fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a802:	6053      	str	r3, [r2, #4]
  HW_IPCC_OT_CmdEvtNot();
 800a804:	f7ff faf0 	bl	8009de8 <HW_IPCC_OT_CmdEvtNot>
}
 800a808:	bd08      	pop	{r3, pc}
 800a80a:	bf00      	nop
 800a80c:	58000c00 	.word	0x58000c00

0800a810 <HW_IPCC_Tx_Handler>:
{
 800a810:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800a812:	4b21      	ldr	r3, [pc, #132]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a814:	68db      	ldr	r3, [r3, #12]
 800a816:	f013 0f02 	tst.w	r3, #2
 800a81a:	d104      	bne.n	800a826 <HW_IPCC_Tx_Handler+0x16>
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800a81c:	4b1e      	ldr	r3, [pc, #120]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a824:	d028      	beq.n	800a878 <HW_IPCC_Tx_Handler+0x68>
 800a826:	4b1c      	ldr	r3, [pc, #112]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	f013 0f04 	tst.w	r3, #4
 800a82e:	d104      	bne.n	800a83a <HW_IPCC_Tx_Handler+0x2a>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 800a830:	4b19      	ldr	r3, [pc, #100]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800a838:	d021      	beq.n	800a87e <HW_IPCC_Tx_Handler+0x6e>
 800a83a:	4b17      	ldr	r3, [pc, #92]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a83c:	68db      	ldr	r3, [r3, #12]
 800a83e:	f013 0f02 	tst.w	r3, #2
 800a842:	d104      	bne.n	800a84e <HW_IPCC_Tx_Handler+0x3e>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800a844:	4b14      	ldr	r3, [pc, #80]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a846:	685b      	ldr	r3, [r3, #4]
 800a848:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800a84c:	d01a      	beq.n	800a884 <HW_IPCC_Tx_Handler+0x74>
 800a84e:	4b12      	ldr	r3, [pc, #72]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a850:	68db      	ldr	r3, [r3, #12]
 800a852:	f013 0f08 	tst.w	r3, #8
 800a856:	d104      	bne.n	800a862 <HW_IPCC_Tx_Handler+0x52>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800a858:	4b0f      	ldr	r3, [pc, #60]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 800a860:	d013      	beq.n	800a88a <HW_IPCC_Tx_Handler+0x7a>
 800a862:	4b0d      	ldr	r3, [pc, #52]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	f013 0f20 	tst.w	r3, #32
 800a86a:	d104      	bne.n	800a876 <HW_IPCC_Tx_Handler+0x66>
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800a86c:	4b0a      	ldr	r3, [pc, #40]	; (800a898 <HW_IPCC_Tx_Handler+0x88>)
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800a874:	d00c      	beq.n	800a890 <HW_IPCC_Tx_Handler+0x80>
}
 800a876:	bd08      	pop	{r3, pc}
    HW_IPCC_SYS_CmdEvtHandler();
 800a878:	f7ff ff74 	bl	800a764 <HW_IPCC_SYS_CmdEvtHandler>
 800a87c:	e7fb      	b.n	800a876 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_OT_CmdEvtHandler();
 800a87e:	f7ff ffbb 	bl	800a7f8 <HW_IPCC_OT_CmdEvtHandler>
 800a882:	e7f8      	b.n	800a876 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_SYS_CmdEvtHandler();
 800a884:	f7ff ff6e 	bl	800a764 <HW_IPCC_SYS_CmdEvtHandler>
 800a888:	e7f5      	b.n	800a876 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_MM_FreeBufHandler();
 800a88a:	f7ff fef7 	bl	800a67c <HW_IPCC_MM_FreeBufHandler>
 800a88e:	e7f2      	b.n	800a876 <HW_IPCC_Tx_Handler+0x66>
    HW_IPCC_BLE_AclDataEvtHandler();
 800a890:	f7ff ff3e 	bl	800a710 <HW_IPCC_BLE_AclDataEvtHandler>
  return;
 800a894:	e7ef      	b.n	800a876 <HW_IPCC_Tx_Handler+0x66>
 800a896:	bf00      	nop
 800a898:	58000c00 	.word	0x58000c00

0800a89c <HW_IPCC_THREAD_NotEvtHandler>:
{
 800a89c:	b508      	push	{r3, lr}
  SET_BIT(IPCCx->C1MR, Channel);
 800a89e:	4a04      	ldr	r2, [pc, #16]	; (800a8b0 <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 800a8a0:	6853      	ldr	r3, [r2, #4]
 800a8a2:	f043 0304 	orr.w	r3, r3, #4
 800a8a6:	6053      	str	r3, [r2, #4]
  HW_IPCC_THREAD_EvtNot();
 800a8a8:	f7ff faa8 	bl	8009dfc <HW_IPCC_THREAD_EvtNot>
}
 800a8ac:	bd08      	pop	{r3, pc}
 800a8ae:	bf00      	nop
 800a8b0:	58000c00 	.word	0x58000c00

0800a8b4 <HW_IPCC_MM_SendFreeBuf>:
{
 800a8b4:	b508      	push	{r3, lr}
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800a8b6:	4b09      	ldr	r3, [pc, #36]	; (800a8dc <HW_IPCC_MM_SendFreeBuf+0x28>)
 800a8b8:	68db      	ldr	r3, [r3, #12]
 800a8ba:	f013 0f08 	tst.w	r3, #8
 800a8be:	d105      	bne.n	800a8cc <HW_IPCC_MM_SendFreeBuf+0x18>
    cb();
 800a8c0:	4780      	blx	r0
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800a8c2:	4b06      	ldr	r3, [pc, #24]	; (800a8dc <HW_IPCC_MM_SendFreeBuf+0x28>)
 800a8c4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800a8c8:	609a      	str	r2, [r3, #8]
}
 800a8ca:	bd08      	pop	{r3, pc}
    FreeBufCb = cb;
 800a8cc:	4b04      	ldr	r3, [pc, #16]	; (800a8e0 <HW_IPCC_MM_SendFreeBuf+0x2c>)
 800a8ce:	6018      	str	r0, [r3, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a8d0:	4a02      	ldr	r2, [pc, #8]	; (800a8dc <HW_IPCC_MM_SendFreeBuf+0x28>)
 800a8d2:	6853      	ldr	r3, [r2, #4]
 800a8d4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800a8d8:	6053      	str	r3, [r2, #4]
 800a8da:	e7f6      	b.n	800a8ca <HW_IPCC_MM_SendFreeBuf+0x16>
 800a8dc:	58000c00 	.word	0x58000c00
 800a8e0:	20004160 	.word	0x20004160

0800a8e4 <HW_IPCC_TRACES_Init>:
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800a8e4:	4a02      	ldr	r2, [pc, #8]	; (800a8f0 <HW_IPCC_TRACES_Init+0xc>)
 800a8e6:	6853      	ldr	r3, [r2, #4]
 800a8e8:	f023 0308 	bic.w	r3, r3, #8
 800a8ec:	6053      	str	r3, [r2, #4]
void HW_IPCC_TRACES_Init( void )
{
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );

  return;
}
 800a8ee:	4770      	bx	lr
 800a8f0:	58000c00 	.word	0x58000c00

0800a8f4 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800a8f4:	b508      	push	{r3, lr}
  HW_IPCC_TRACES_EvtNot();
 800a8f6:	f7ff fad3 	bl	8009ea0 <HW_IPCC_TRACES_EvtNot>
  WRITE_REG(IPCCx->C1SCR, Channel);
 800a8fa:	4b02      	ldr	r3, [pc, #8]	; (800a904 <HW_IPCC_TRACES_EvtHandler+0x10>)
 800a8fc:	2208      	movs	r2, #8
 800a8fe:	609a      	str	r2, [r3, #8]

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );

  return;
}
 800a900:	bd08      	pop	{r3, pc}
 800a902:	bf00      	nop
 800a904:	58000c00 	.word	0x58000c00

0800a908 <HW_IPCC_Rx_Handler>:
{
 800a908:	b508      	push	{r3, lr}
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800a90a:	4b21      	ldr	r3, [pc, #132]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a90c:	69db      	ldr	r3, [r3, #28]
 800a90e:	f013 0f02 	tst.w	r3, #2
 800a912:	d004      	beq.n	800a91e <HW_IPCC_Rx_Handler+0x16>
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800a914:	4b1e      	ldr	r3, [pc, #120]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	f013 0f02 	tst.w	r3, #2
 800a91c:	d028      	beq.n	800a970 <HW_IPCC_Rx_Handler+0x68>
 800a91e:	4b1c      	ldr	r3, [pc, #112]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a920:	69db      	ldr	r3, [r3, #28]
 800a922:	f013 0f04 	tst.w	r3, #4
 800a926:	d004      	beq.n	800a932 <HW_IPCC_Rx_Handler+0x2a>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 800a928:	4b19      	ldr	r3, [pc, #100]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a92a:	685b      	ldr	r3, [r3, #4]
 800a92c:	f013 0f04 	tst.w	r3, #4
 800a930:	d021      	beq.n	800a976 <HW_IPCC_Rx_Handler+0x6e>
 800a932:	4b17      	ldr	r3, [pc, #92]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a934:	69db      	ldr	r3, [r3, #28]
 800a936:	f013 0f10 	tst.w	r3, #16
 800a93a:	d004      	beq.n	800a946 <HW_IPCC_Rx_Handler+0x3e>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 800a93c:	4b14      	ldr	r3, [pc, #80]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	f013 0f10 	tst.w	r3, #16
 800a944:	d01a      	beq.n	800a97c <HW_IPCC_Rx_Handler+0x74>
 800a946:	4b12      	ldr	r3, [pc, #72]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a948:	69db      	ldr	r3, [r3, #28]
 800a94a:	f013 0f01 	tst.w	r3, #1
 800a94e:	d004      	beq.n	800a95a <HW_IPCC_Rx_Handler+0x52>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800a950:	4b0f      	ldr	r3, [pc, #60]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a952:	685b      	ldr	r3, [r3, #4]
 800a954:	f013 0f01 	tst.w	r3, #1
 800a958:	d013      	beq.n	800a982 <HW_IPCC_Rx_Handler+0x7a>
 800a95a:	4b0d      	ldr	r3, [pc, #52]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a95c:	69db      	ldr	r3, [r3, #28]
 800a95e:	f013 0f08 	tst.w	r3, #8
 800a962:	d004      	beq.n	800a96e <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800a964:	4b0a      	ldr	r3, [pc, #40]	; (800a990 <HW_IPCC_Rx_Handler+0x88>)
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	f013 0f08 	tst.w	r3, #8
 800a96c:	d00c      	beq.n	800a988 <HW_IPCC_Rx_Handler+0x80>
}
 800a96e:	bd08      	pop	{r3, pc}
      HW_IPCC_SYS_EvtHandler();
 800a970:	f7ff ff04 	bl	800a77c <HW_IPCC_SYS_EvtHandler>
 800a974:	e7fb      	b.n	800a96e <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_THREAD_NotEvtHandler();
 800a976:	f7ff ff91 	bl	800a89c <HW_IPCC_THREAD_NotEvtHandler>
 800a97a:	e7f8      	b.n	800a96e <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_THREAD_CliNotEvtHandler();
 800a97c:	f7ff fe90 	bl	800a6a0 <HW_IPCC_THREAD_CliNotEvtHandler>
 800a980:	e7f5      	b.n	800a96e <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_BLE_EvtHandler();
 800a982:	f7ff fed1 	bl	800a728 <HW_IPCC_BLE_EvtHandler>
 800a986:	e7f2      	b.n	800a96e <HW_IPCC_Rx_Handler+0x66>
    HW_IPCC_TRACES_EvtHandler();
 800a988:	f7ff ffb4 	bl	800a8f4 <HW_IPCC_TRACES_EvtHandler>
  return;
 800a98c:	e7ef      	b.n	800a96e <HW_IPCC_Rx_Handler+0x66>
 800a98e:	bf00      	nop
 800a990:	58000c00 	.word	0x58000c00

0800a994 <UTIL_LPM_Init>:
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800a994:	2300      	movs	r3, #0
 800a996:	4a02      	ldr	r2, [pc, #8]	; (800a9a0 <UTIL_LPM_Init+0xc>)
 800a998:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800a99a:	4a02      	ldr	r2, [pc, #8]	; (800a9a4 <UTIL_LPM_Init+0x10>)
 800a99c:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800a99e:	4770      	bx	lr
 800a9a0:	20004168 	.word	0x20004168
 800a9a4:	20004164 	.word	0x20004164

0800a9a8 <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a9a8:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800a9ac:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 800a9ae:	b141      	cbz	r1, 800a9c2 <UTIL_LPM_SetOffMode+0x1a>
 800a9b0:	2901      	cmp	r1, #1
 800a9b2:	d103      	bne.n	800a9bc <UTIL_LPM_SetOffMode+0x14>
  {
    case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800a9b4:	4906      	ldr	r1, [pc, #24]	; (800a9d0 <UTIL_LPM_SetOffMode+0x28>)
 800a9b6:	680a      	ldr	r2, [r1, #0]
 800a9b8:	4310      	orrs	r0, r2
 800a9ba:	6008      	str	r0, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a9bc:	f383 8810 	msr	PRIMASK, r3
    default:
      break;
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800a9c0:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 800a9c2:	4903      	ldr	r1, [pc, #12]	; (800a9d0 <UTIL_LPM_SetOffMode+0x28>)
 800a9c4:	680a      	ldr	r2, [r1, #0]
 800a9c6:	ea22 0000 	bic.w	r0, r2, r0
 800a9ca:	6008      	str	r0, [r1, #0]
      break;
 800a9cc:	e7f6      	b.n	800a9bc <UTIL_LPM_SetOffMode+0x14>
 800a9ce:	bf00      	nop
 800a9d0:	20004164 	.word	0x20004164

0800a9d4 <__libc_init_array>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	4e0d      	ldr	r6, [pc, #52]	; (800aa0c <__libc_init_array+0x38>)
 800a9d8:	4c0d      	ldr	r4, [pc, #52]	; (800aa10 <__libc_init_array+0x3c>)
 800a9da:	1ba4      	subs	r4, r4, r6
 800a9dc:	10a4      	asrs	r4, r4, #2
 800a9de:	2500      	movs	r5, #0
 800a9e0:	42a5      	cmp	r5, r4
 800a9e2:	d109      	bne.n	800a9f8 <__libc_init_array+0x24>
 800a9e4:	4e0b      	ldr	r6, [pc, #44]	; (800aa14 <__libc_init_array+0x40>)
 800a9e6:	4c0c      	ldr	r4, [pc, #48]	; (800aa18 <__libc_init_array+0x44>)
 800a9e8:	f000 f82c 	bl	800aa44 <_init>
 800a9ec:	1ba4      	subs	r4, r4, r6
 800a9ee:	10a4      	asrs	r4, r4, #2
 800a9f0:	2500      	movs	r5, #0
 800a9f2:	42a5      	cmp	r5, r4
 800a9f4:	d105      	bne.n	800aa02 <__libc_init_array+0x2e>
 800a9f6:	bd70      	pop	{r4, r5, r6, pc}
 800a9f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a9fc:	4798      	blx	r3
 800a9fe:	3501      	adds	r5, #1
 800aa00:	e7ee      	b.n	800a9e0 <__libc_init_array+0xc>
 800aa02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800aa06:	4798      	blx	r3
 800aa08:	3501      	adds	r5, #1
 800aa0a:	e7f2      	b.n	800a9f2 <__libc_init_array+0x1e>
 800aa0c:	0800adfc 	.word	0x0800adfc
 800aa10:	0800adfc 	.word	0x0800adfc
 800aa14:	0800adfc 	.word	0x0800adfc
 800aa18:	0800ae00 	.word	0x0800ae00

0800aa1c <memcpy>:
 800aa1c:	b510      	push	{r4, lr}
 800aa1e:	1e43      	subs	r3, r0, #1
 800aa20:	440a      	add	r2, r1
 800aa22:	4291      	cmp	r1, r2
 800aa24:	d100      	bne.n	800aa28 <memcpy+0xc>
 800aa26:	bd10      	pop	{r4, pc}
 800aa28:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa2c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa30:	e7f7      	b.n	800aa22 <memcpy+0x6>

0800aa32 <memset>:
 800aa32:	4402      	add	r2, r0
 800aa34:	4603      	mov	r3, r0
 800aa36:	4293      	cmp	r3, r2
 800aa38:	d100      	bne.n	800aa3c <memset+0xa>
 800aa3a:	4770      	bx	lr
 800aa3c:	f803 1b01 	strb.w	r1, [r3], #1
 800aa40:	e7f9      	b.n	800aa36 <memset+0x4>
	...

0800aa44 <_init>:
 800aa44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa46:	bf00      	nop
 800aa48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa4a:	bc08      	pop	{r3}
 800aa4c:	469e      	mov	lr, r3
 800aa4e:	4770      	bx	lr

0800aa50 <_fini>:
 800aa50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa52:	bf00      	nop
 800aa54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa56:	bc08      	pop	{r3}
 800aa58:	469e      	mov	lr, r3
 800aa5a:	4770      	bx	lr
