<profile>

<section name = "Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3'" level="0">
<item name = "Date">Fri Jul 14 14:26:44 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">fpga</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplusRFSOC</item>
<item name = "Target device">xczu28dr-ffvg1517-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1024, 1024, 10.240 us, 10.240 us, 1024, 1024, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_69_2_VITIS_LOOP_71_3">1022, 1022, 48, 5, 1, 196, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 604, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 366, -</column>
<column name="Register">-, -, 1597, 160, -</column>
<specialColumn name="Available">2160, 4272, 850560, 425280, 80</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="dcmp_64ns_64ns_1_2_no_dsp_1_U5">dcmp_64ns_64ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="f_U">kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_f_ROM_AUTO_1R, 2, 0, 0, 0, 256, 64, 1, 16384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln69_1_fu_303_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln69_2_fu_317_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln69_fu_263_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln71_fu_404_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln75_1_fu_369_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln75_fu_339_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln77_1_fu_452_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln77_2_fu_481_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_3_fu_496_p2">+, 0, 0, 15, 8, 6</column>
<column name="add_ln77_4_fu_534_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_fu_398_p2">+, 0, 0, 12, 4, 1</column>
<column name="and_ln80_1_fu_674_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln80_fu_668_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_00001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln69_fu_257_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln71_fu_281_p2">icmp, 0, 0, 12, 4, 2</column>
<column name="icmp_ln80_1_fu_623_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln80_2_fu_650_p2">icmp, 0, 0, 18, 11, 2</column>
<column name="icmp_ln80_3_fu_656_p2">icmp, 0, 0, 59, 52, 1</column>
<column name="icmp_ln80_fu_617_p2">icmp, 0, 0, 18, 11, 2</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln80_1_fu_662_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln80_fu_646_p2">or, 0, 0, 2, 1, 1</column>
<column name="e_2_fu_680_p3">select, 0, 0, 64, 1, 64</column>
<column name="select_ln69_1_fu_295_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln69_2_fu_309_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln69_3_fu_323_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln69_fu_287_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter9">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten52_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_ix_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_iy_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_phi_ln71_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_phi_ln75_load">9, 2, 4, 8</column>
<column name="e_fu_112">9, 2, 64, 128</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem0_blk_n_R">9, 2, 1, 2</column>
<column name="grp_fu_211_opcode">14, 3, 2, 6</column>
<column name="grp_fu_211_p0">31, 6, 64, 384</column>
<column name="grp_fu_211_p1">31, 6, 64, 384</column>
<column name="indvar_flatten52_fu_132">9, 2, 8, 16</column>
<column name="ix_fu_124">9, 2, 4, 8</column>
<column name="iy_fu_116">9, 2, 4, 8</column>
<column name="m_axi_gmem0_ARADDR">20, 4, 64, 256</column>
<column name="m_axi_gmem0_ARLEN">14, 3, 32, 96</column>
<column name="phi_ln71_fu_128">9, 2, 4, 8</column>
<column name="phi_ln75_fu_120">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add1_reg_857">64, 0, 64, 0</column>
<column name="add2_reg_867">64, 0, 64, 0</column>
<column name="add_reg_847">64, 0, 64, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="d_reg_900">63, 0, 64, 1</column>
<column name="dc_reg_888">64, 0, 64, 0</column>
<column name="e_fu_112">64, 0, 64, 0</column>
<column name="e_load_1_reg_893">64, 0, 64, 0</column>
<column name="f_load_reg_774">64, 0, 64, 0</column>
<column name="gmem0_addr_1_read_1_reg_817">64, 0, 64, 0</column>
<column name="gmem0_addr_1_read_2_reg_822">64, 0, 64, 0</column>
<column name="gmem0_addr_1_read_reg_812">64, 0, 64, 0</column>
<column name="gmem0_addr_2_read_reg_837">64, 0, 64, 0</column>
<column name="gmem0_addr_2_read_reg_837_pp0_iter3_reg">64, 0, 64, 0</column>
<column name="gmem0_addr_3_read_reg_842">64, 0, 64, 0</column>
<column name="icmp_ln69_reg_744">1, 0, 1, 0</column>
<column name="icmp_ln80_1_reg_911">1, 0, 1, 0</column>
<column name="icmp_ln80_reg_906">1, 0, 1, 0</column>
<column name="indvar_flatten52_fu_132">8, 0, 8, 0</column>
<column name="ix_fu_124">4, 0, 4, 0</column>
<column name="iy_fu_116">4, 0, 4, 0</column>
<column name="mul_reg_877">64, 0, 64, 0</column>
<column name="phi_ln71_fu_128">4, 0, 4, 0</column>
<column name="phi_ln75_fu_120">4, 0, 4, 0</column>
<column name="select_ln69_1_reg_748">4, 0, 4, 0</column>
<column name="select_ln69_3_reg_753">4, 0, 4, 0</column>
<column name="sub_reg_872">64, 0, 64, 0</column>
<column name="tmp_6_reg_790">4, 0, 4, 0</column>
<column name="trunc_ln5_reg_769">61, 0, 61, 0</column>
<column name="trunc_ln6_reg_785">61, 0, 61, 0</column>
<column name="trunc_ln77_1_reg_801">61, 0, 61, 0</column>
<column name="zext_ln75_1_reg_759">8, 0, 64, 56</column>
<column name="f_load_reg_774">64, 32, 64, 0</column>
<column name="gmem0_addr_1_read_1_reg_817">64, 32, 64, 0</column>
<column name="gmem0_addr_3_read_reg_842">64, 32, 64, 0</column>
<column name="icmp_ln69_reg_744">64, 32, 1, 0</column>
<column name="zext_ln75_1_reg_759">64, 32, 64, 56</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_685_p_din0">out, 64, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_685_p_din1">out, 64, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_685_p_opcode">out, 2, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_685_p_dout0">in, 64, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_685_p_ce">out, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_267_p_din0">out, 64, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_267_p_din1">out, 64, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_267_p_dout0">in, 64, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="grp_fu_267_p_ce">out, 1, ap_ctrl_hs, kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="v">in, 64, ap_none, v, scalar</column>
<column name="vp_address0">out, 8, ap_memory, vp, array</column>
<column name="vp_ce0">out, 1, ap_memory, vp, array</column>
<column name="vp_we0">out, 1, ap_memory, vp, array</column>
<column name="vp_d0">out, 64, ap_memory, vp, array</column>
<column name="e_2_out">out, 64, ap_vld, e_2_out, pointer</column>
<column name="e_2_out_ap_vld">out, 1, ap_vld, e_2_out, pointer</column>
</table>
</item>
</section>
</profile>
