// Seed: 1638244249
module module_0 (
    input uwire id_0
);
  tri id_2 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input  tri0 id_2
);
  supply1 id_4 = (1'b0);
  module_0 modCall_1 (id_2);
  assign id_0 = 1'b0;
endmodule
module module_2 (
    output logic id_0,
    input tri1 id_1,
    output wire id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7
    , id_21,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    output supply0 id_11,
    output wand id_12,
    output logic id_13,
    input wor id_14,
    input wire id_15,
    input wire id_16,
    input supply0 id_17,
    input uwire id_18,
    input uwire id_19
);
  always @(1 or negedge id_15) begin : LABEL_0
    #1 begin : LABEL_0
      id_13 <= id_21;
      id_4 = {id_5 === 1 + {id_10{id_10}}, 1, id_8};
      $display(id_21);
      id_0 <= id_1 - id_10;
    end
  end
  always_ff disable id_22;
  wire id_23, id_24;
  module_0 modCall_1 (id_7);
  assign modCall_1.type_4 = 0;
endmodule
