
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13100
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1007.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/top.v:5]
INFO: [Synth 8-6157] synthesizing module 'CLK_PLL' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/CLK_PLL_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CLK_PLL' (1#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/CLK_PLL_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'RISCV' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/RISCV.v:12]
INFO: [Synth 8-6157] synthesizing module 'REG_FILE' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:5]
INFO: [Synth 8-6155] done synthesizing module 'REG_FILE' (2#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:82]
INFO: [Synth 8-6157] synthesizing module 'SRA_SHF' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:64]
INFO: [Synth 8-6155] done synthesizing module 'SRA_SHF' (3#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:64]
INFO: [Synth 8-6157] synthesizing module 'MUL' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:275]
	Parameter DELAY bound to: 4'b0100 
INFO: [Synth 8-6157] synthesizing module 'signed_mul' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/signed_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_mul' (4#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/signed_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_mulh' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/signed_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_mulh' (5#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/signed_mulh_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'unsigned_mulh' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/unsigned_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unsigned_mulh' (6#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/unsigned_mulh_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'signed_unsigned_mulh' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/signed_unsigned_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'signed_unsigned_mulh' (7#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/signed_unsigned_mulh_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MUL' (8#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:275]
INFO: [Synth 8-6157] synthesizing module 'DIV' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:133]
	Parameter DELAY bound to: 8'b00010010 
INFO: [Synth 8-6157] synthesizing module 'Dividers' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/Dividers_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Dividers' (9#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/Dividers_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Divideru' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/Divideru_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Divideru' (10#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/Divideru_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (11#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:133]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:82]
INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:371]
INFO: [Synth 8-6155] done synthesizing module 'CMP' (13#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/util.v:371]
INFO: [Synth 8-6155] done synthesizing module 'RISCV' (14#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/RISCV.v:12]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\mithi\Desktop\share\memrom.txt' is read successfully [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:19]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (15#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'DROM' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:37]
INFO: [Synth 8-3876] $readmem data file 'C:\Users\mithi\Desktop\share\datarom.txt' is read successfully [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:50]
INFO: [Synth 8-6155] done synthesizing module 'DROM' (16#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:37]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:65]
INFO: [Synth 8-6157] synthesizing module 'DRAM' [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DRAM' (17#1) [C:/Users/mithi/RISV/RISV.runs/synth_1/.Xil/Vivado-17020-LAPTOP-CCFS063F/realtime/DRAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (18#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/mem.v:65]
INFO: [Synth 8-6157] synthesizing module 'seg_7' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:5]
INFO: [Synth 8-6155] done synthesizing module 'seg_7' (19#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:5]
INFO: [Synth 8-6157] synthesizing module 'led_24' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:62]
INFO: [Synth 8-6155] done synthesizing module 'led_24' (20#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:62]
INFO: [Synth 8-6157] synthesizing module 'Input_sw' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:106]
INFO: [Synth 8-6155] done synthesizing module 'Input_sw' (21#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:106]
INFO: [Synth 8-6157] synthesizing module 'BPP' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:132]
INFO: [Synth 8-6155] done synthesizing module 'BPP' (22#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:132]
INFO: [Synth 8-6157] synthesizing module 'IPCP' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:195]
INFO: [Synth 8-6155] done synthesizing module 'IPCP' (23#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:195]
INFO: [Synth 8-6157] synthesizing module 'UART' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:372]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:266]
	Parameter CLK bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter RATE bound to: 433 - type: integer 
	Parameter TX_IDLE bound to: 4'b0000 
	Parameter TX_START bound to: 4'b0001 
	Parameter TX_LOOP bound to: 4'b0010 
	Parameter TX_STOP bound to: 4'b0011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (24#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:266]
INFO: [Synth 8-6155] done synthesizing module 'UART' (25#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:372]
INFO: [Synth 8-6155] done synthesizing module 'top' (26#1) [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.961 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.961 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1007.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Divideru/Divideru/Divideru_in_context.xdc] for cell 'cpu/alu/div/divideru'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Divideru/Divideru/Divideru_in_context.xdc] for cell 'cpu/alu/div/divideru'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Dividers/Dividers/Dividers_in_context.xdc] for cell 'cpu/alu/div/dividers'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/Dividers/Dividers/Dividers_in_context.xdc] for cell 'cpu/alu/div/dividers'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/CLK_PLL/CLK_PLL/CLK_PLL_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/CLK_PLL/CLK_PLL/CLK_PLL_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/unsigned_mulh/unsigned_mulh/unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/uu_mul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/unsigned_mulh/unsigned_mulh/unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/uu_mul'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_unsigned_mulh/signed_unsigned_mulh/signed_unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/su_mul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_unsigned_mulh/signed_unsigned_mulh/signed_unsigned_mulh_in_context.xdc] for cell 'cpu/alu/mul/su_mul'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'dmem/ram'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/DRAM/DRAM/DRAM_in_context.xdc] for cell 'dmem/ram'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mulh/signed_mulh/signed_mulh_in_context.xdc] for cell 'cpu/alu/mul/ss_mulh'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mulh/signed_mulh/signed_mulh_in_context.xdc] for cell 'cpu/alu/mul/ss_mulh'
Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mul/signed_mul/signed_mul_in_context.xdc] for cell 'cpu/alu/mul/ss_mul'
Finished Parsing XDC File [c:/Users/mithi/RISV/RISV.gen/sources_1/ip/signed_mul/signed_mul/signed_mul_in_context.xdc] for cell 'cpu/alu/mul/ss_mul'
Parsing XDC File [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc]
WARNING: [Constraints 18-619] A clock with name 'iclk' already exists, overwriting the previous clock with the same name. [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc:5]
Finished Parsing XDC File [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mithi/RISV/RISV.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/mithi/RISV/RISV.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/mithi/RISV/RISV.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1065.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1065.090 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/alu/div/dividers' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'cpu/alu/div/divideru' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/ss_mul' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/ss_mulh' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/su_mul' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'cpu/alu/mul/uu_mul' at clock pin 'CLK' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dmem/ram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.082 ; gain = 58.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1066.082 ; gain = 58.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for iclk. (constraint file  c:/Users/mithi/RISV/RISV.gen/sources_1/ip/CLK_PLL/CLK_PLL/CLK_PLL_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for iclk. (constraint file  c:/Users/mithi/RISV/RISV.gen/sources_1/ip/CLK_PLL/CLK_PLL/CLK_PLL_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/div/divideru. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/div/dividers. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_pll. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/uu_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/su_mul. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for dmem/ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/ss_mulh. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for cpu/alu/mul/ss_mul. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1066.082 ; gain = 58.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MUL'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DIV'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'ustate_reg' in module 'UART'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MUL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DIV'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                             0000
                TX_START |                               01 |                             0001
                 TX_LOOP |                               10 |                             0010
                 TX_STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ustate_reg' using encoding 'sequential' in module 'UART'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1066.082 ; gain = 58.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 44    
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 12    
+---Muxes : 
	  33 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 37    
	   4 Input   32 Bit        Muxes := 3     
	   7 Input   32 Bit        Muxes := 1     
	  89 Input   32 Bit        Muxes := 1     
	   7 Input   12 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 74    
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1076.191 ; gain = 68.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IMEM        | p_0_out    | 512x31        | LUT            | 
|top         | p_0_out    | 512x31        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'iclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 1076.191 ; gain = 68.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:34 . Memory (MB): peak = 1129.863 ; gain = 121.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 1168.176 ; gain = 160.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/mithi/RISV/RISV.srcs/sources_1/new/IO.v:32]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:41 ; elapsed = 00:01:42 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |CLK_PLL              |         1|
|2     |Dividers             |         1|
|3     |Divideru             |         1|
|4     |signed_mul           |         1|
|5     |signed_mulh          |         1|
|6     |unsigned_mulh        |         1|
|7     |signed_unsigned_mulh |         1|
|8     |DRAM                 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |CLK_PLL              |     1|
|2     |DRAM                 |     1|
|3     |Dividers             |     1|
|4     |Divideru             |     1|
|5     |signed_mul           |     1|
|6     |signed_mulh          |     1|
|7     |signed_unsigned_mulh |     1|
|8     |unsigned_mulh        |     1|
|9     |CARRY4               |   151|
|10    |LUT1                 |    13|
|11    |LUT2                 |   107|
|12    |LUT3                 |   255|
|13    |LUT4                 |   256|
|14    |LUT5                 |   374|
|15    |LUT6                 |  1707|
|16    |MUXF7                |   330|
|17    |MUXF8                |    66|
|18    |FDRE                 |  1788|
|19    |FDSE                 |    19|
|20    |IBUF                 |    26|
|21    |OBUF                 |    37|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1181.000 ; gain = 173.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:31 ; elapsed = 00:01:40 . Memory (MB): peak = 1181.000 ; gain = 114.918
Synthesis Optimization Complete : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 1181.000 ; gain = 173.039
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1183.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 547 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1186.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:52 . Memory (MB): peak = 1186.797 ; gain = 178.836
INFO: [Common 17-1381] The checkpoint 'C:/Users/mithi/RISV/RISV.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jul 25 15:17:50 2021...
