Analysis & Synthesis report for bank
Mon Jun 22 23:16:03 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: Top-level Entity: |bank
 11. Parameter Settings for User Entity Instance: reg:\Registers:0:regs
 12. Parameter Settings for User Entity Instance: reg:\Registers:1:regs
 13. Parameter Settings for User Entity Instance: reg:\Registers:2:regs
 14. Parameter Settings for User Entity Instance: reg:\Registers:3:regs
 15. Parameter Settings for User Entity Instance: reg:\Registers:4:regs
 16. Parameter Settings for User Entity Instance: reg:\Registers:5:regs
 17. Parameter Settings for User Entity Instance: reg:\Registers:6:regs
 18. Parameter Settings for User Entity Instance: reg:\Registers:7:regs
 19. Parameter Settings for User Entity Instance: reg:\Registers:8:regs
 20. Parameter Settings for User Entity Instance: reg:\Registers:9:regs
 21. Parameter Settings for User Entity Instance: reg:\Registers:10:regs
 22. Parameter Settings for User Entity Instance: reg:\Registers:11:regs
 23. Parameter Settings for User Entity Instance: reg:\Registers:12:regs
 24. Parameter Settings for User Entity Instance: reg:\Registers:13:regs
 25. Parameter Settings for User Entity Instance: reg:\Registers:14:regs
 26. Parameter Settings for User Entity Instance: reg:\Registers:15:regs
 27. Parameter Settings for User Entity Instance: reg:\Registers:16:regs
 28. Parameter Settings for User Entity Instance: reg:\Registers:17:regs
 29. Parameter Settings for User Entity Instance: reg:\Registers:18:regs
 30. Parameter Settings for User Entity Instance: reg:\Registers:19:regs
 31. Parameter Settings for User Entity Instance: reg:\Registers:20:regs
 32. Parameter Settings for User Entity Instance: reg:\Registers:21:regs
 33. Parameter Settings for User Entity Instance: reg:\Registers:22:regs
 34. Parameter Settings for User Entity Instance: reg:\Registers:23:regs
 35. Parameter Settings for User Entity Instance: reg:\Registers:24:regs
 36. Parameter Settings for User Entity Instance: reg:\Registers:25:regs
 37. Parameter Settings for User Entity Instance: reg:\Registers:26:regs
 38. Parameter Settings for User Entity Instance: reg:\Registers:27:regs
 39. Parameter Settings for User Entity Instance: reg:\Registers:28:regs
 40. Parameter Settings for User Entity Instance: reg:\Registers:29:regs
 41. Parameter Settings for User Entity Instance: reg:\Registers:30:regs
 42. Parameter Settings for User Entity Instance: reg:\Registers:31:regs
 43. Parameter Settings for User Entity Instance: reg:\Registers:32:regs
 44. Parameter Settings for User Entity Instance: reg:\Registers:33:regs
 45. Parameter Settings for User Entity Instance: reg:\Registers:34:regs
 46. Parameter Settings for User Entity Instance: reg:\Registers:35:regs
 47. Parameter Settings for User Entity Instance: reg:\Registers:36:regs
 48. Parameter Settings for User Entity Instance: reg:\Registers:37:regs
 49. Parameter Settings for User Entity Instance: reg:\Registers:38:regs
 50. Parameter Settings for User Entity Instance: reg:\Registers:39:regs
 51. Parameter Settings for User Entity Instance: reg:\Registers:40:regs
 52. Parameter Settings for User Entity Instance: reg:\Registers:41:regs
 53. Parameter Settings for User Entity Instance: reg:\Registers:42:regs
 54. Parameter Settings for User Entity Instance: reg:\Registers:43:regs
 55. Parameter Settings for User Entity Instance: reg:\Registers:44:regs
 56. Parameter Settings for User Entity Instance: reg:\Registers:45:regs
 57. Parameter Settings for User Entity Instance: reg:\Registers:46:regs
 58. Parameter Settings for User Entity Instance: reg:\Registers:47:regs
 59. Parameter Settings for User Entity Instance: reg:\Registers:48:regs
 60. Parameter Settings for User Entity Instance: reg:\Registers:49:regs
 61. Parameter Settings for User Entity Instance: reg:\Registers:50:regs
 62. Parameter Settings for User Entity Instance: reg:\Registers:51:regs
 63. Parameter Settings for User Entity Instance: reg:\Registers:52:regs
 64. Parameter Settings for User Entity Instance: reg:\Registers:53:regs
 65. Parameter Settings for User Entity Instance: reg:\Registers:54:regs
 66. Parameter Settings for User Entity Instance: reg:\Registers:55:regs
 67. Parameter Settings for User Entity Instance: reg:\Registers:56:regs
 68. Parameter Settings for User Entity Instance: reg:\Registers:57:regs
 69. Parameter Settings for User Entity Instance: reg:\Registers:58:regs
 70. Parameter Settings for User Entity Instance: reg:\Registers:59:regs
 71. Parameter Settings for User Entity Instance: reg:\Registers:60:regs
 72. Parameter Settings for User Entity Instance: reg:\Registers:61:regs
 73. Parameter Settings for User Entity Instance: reg:\Registers:62:regs
 74. Parameter Settings for User Entity Instance: reg:\Registers:63:regs
 75. Parameter Settings for User Entity Instance: reg:\Registers:64:regs
 76. Parameter Settings for User Entity Instance: reg:\Registers:65:regs
 77. Parameter Settings for User Entity Instance: reg:\Registers:66:regs
 78. Parameter Settings for User Entity Instance: reg:\Registers:67:regs
 79. Parameter Settings for User Entity Instance: reg:\Registers:68:regs
 80. Parameter Settings for User Entity Instance: reg:\Registers:69:regs
 81. Parameter Settings for User Entity Instance: reg:\Registers:70:regs
 82. Parameter Settings for User Entity Instance: reg:\Registers:71:regs
 83. Parameter Settings for User Entity Instance: reg:\Registers:72:regs
 84. Parameter Settings for User Entity Instance: reg:\Registers:73:regs
 85. Parameter Settings for User Entity Instance: reg:\Registers:74:regs
 86. Parameter Settings for User Entity Instance: reg:\Registers:75:regs
 87. Parameter Settings for User Entity Instance: reg:\Registers:76:regs
 88. Parameter Settings for User Entity Instance: reg:\Registers:77:regs
 89. Parameter Settings for User Entity Instance: reg:\Registers:78:regs
 90. Parameter Settings for User Entity Instance: reg:\Registers:79:regs
 91. Parameter Settings for User Entity Instance: reg:\Registers:80:regs
 92. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 22 23:16:02 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; bank                                         ;
; Top-level Entity Name              ; bank                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 2,010                                        ;
;     Total combinational functions  ; 2,010                                        ;
;     Dedicated logic registers      ; 405                                          ;
; Total registers                    ; 405                                          ;
; Total pins                         ; 29                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; bank               ; bank               ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                              ;
+----------------------------------+-----------------+-----------------+------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path ;
+----------------------------------+-----------------+-----------------+------------------------------+
; bank.vhd                         ; yes             ; User VHDL File  ; F:/MC/bank/bank.vhd          ;
; reg.vhd                          ; yes             ; User VHDL File  ; F:/MC/bank/reg.vhd           ;
+----------------------------------+-----------------+-----------------+------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 2,010 ;
;                                             ;       ;
; Total combinational functions               ; 2010  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 787   ;
;     -- 3 input functions                    ; 748   ;
;     -- <=2 input functions                  ; 475   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2010  ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 405   ;
;     -- Dedicated logic registers            ; 405   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 29    ;
; Maximum fan-out node                        ; clear ;
; Maximum fan-out                             ; 1215  ;
; Total fan-out                               ; 7972  ;
; Average fan-out                             ; 3.26  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                   ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name          ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
; |bank                       ; 2010 (390)        ; 405 (0)      ; 0           ; 0            ; 0       ; 0         ; 29   ; 0            ; |bank                        ; work         ;
;    |reg:\Registers:0:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:0:regs  ;              ;
;    |reg:\Registers:10:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:10:regs ; work         ;
;    |reg:\Registers:11:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:11:regs ; work         ;
;    |reg:\Registers:12:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:12:regs ; work         ;
;    |reg:\Registers:13:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:13:regs ; work         ;
;    |reg:\Registers:14:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:14:regs ; work         ;
;    |reg:\Registers:15:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:15:regs ; work         ;
;    |reg:\Registers:16:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:16:regs ; work         ;
;    |reg:\Registers:17:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:17:regs ; work         ;
;    |reg:\Registers:18:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:18:regs ; work         ;
;    |reg:\Registers:19:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:19:regs ; work         ;
;    |reg:\Registers:1:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:1:regs  ; work         ;
;    |reg:\Registers:20:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:20:regs ; work         ;
;    |reg:\Registers:21:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:21:regs ; work         ;
;    |reg:\Registers:22:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:22:regs ; work         ;
;    |reg:\Registers:23:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:23:regs ; work         ;
;    |reg:\Registers:24:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:24:regs ; work         ;
;    |reg:\Registers:25:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:25:regs ; work         ;
;    |reg:\Registers:26:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:26:regs ; work         ;
;    |reg:\Registers:27:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:27:regs ; work         ;
;    |reg:\Registers:28:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:28:regs ; work         ;
;    |reg:\Registers:29:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:29:regs ; work         ;
;    |reg:\Registers:2:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:2:regs  ; work         ;
;    |reg:\Registers:30:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:30:regs ; work         ;
;    |reg:\Registers:31:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:31:regs ; work         ;
;    |reg:\Registers:32:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:32:regs ; work         ;
;    |reg:\Registers:33:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:33:regs ; work         ;
;    |reg:\Registers:34:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:34:regs ; work         ;
;    |reg:\Registers:35:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:35:regs ; work         ;
;    |reg:\Registers:36:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:36:regs ; work         ;
;    |reg:\Registers:37:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:37:regs ; work         ;
;    |reg:\Registers:38:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:38:regs ; work         ;
;    |reg:\Registers:39:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:39:regs ; work         ;
;    |reg:\Registers:3:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:3:regs  ; work         ;
;    |reg:\Registers:40:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:40:regs ; work         ;
;    |reg:\Registers:41:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:41:regs ; work         ;
;    |reg:\Registers:42:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:42:regs ; work         ;
;    |reg:\Registers:43:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:43:regs ; work         ;
;    |reg:\Registers:44:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:44:regs ; work         ;
;    |reg:\Registers:45:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:45:regs ; work         ;
;    |reg:\Registers:46:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:46:regs ; work         ;
;    |reg:\Registers:47:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:47:regs ; work         ;
;    |reg:\Registers:48:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:48:regs ; work         ;
;    |reg:\Registers:49:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:49:regs ; work         ;
;    |reg:\Registers:4:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:4:regs  ; work         ;
;    |reg:\Registers:50:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:50:regs ; work         ;
;    |reg:\Registers:51:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:51:regs ; work         ;
;    |reg:\Registers:52:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:52:regs ; work         ;
;    |reg:\Registers:53:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:53:regs ; work         ;
;    |reg:\Registers:54:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:54:regs ; work         ;
;    |reg:\Registers:55:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:55:regs ; work         ;
;    |reg:\Registers:56:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:56:regs ; work         ;
;    |reg:\Registers:57:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:57:regs ; work         ;
;    |reg:\Registers:58:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:58:regs ; work         ;
;    |reg:\Registers:59:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:59:regs ; work         ;
;    |reg:\Registers:5:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:5:regs  ; work         ;
;    |reg:\Registers:60:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:60:regs ; work         ;
;    |reg:\Registers:61:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:61:regs ; work         ;
;    |reg:\Registers:62:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:62:regs ; work         ;
;    |reg:\Registers:63:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:63:regs ; work         ;
;    |reg:\Registers:64:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:64:regs ; work         ;
;    |reg:\Registers:65:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:65:regs ; work         ;
;    |reg:\Registers:66:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:66:regs ; work         ;
;    |reg:\Registers:67:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:67:regs ; work         ;
;    |reg:\Registers:68:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:68:regs ; work         ;
;    |reg:\Registers:69:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:69:regs ; work         ;
;    |reg:\Registers:6:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:6:regs  ; work         ;
;    |reg:\Registers:70:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:70:regs ; work         ;
;    |reg:\Registers:71:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:71:regs ; work         ;
;    |reg:\Registers:72:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:72:regs ; work         ;
;    |reg:\Registers:73:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:73:regs ; work         ;
;    |reg:\Registers:74:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:74:regs ; work         ;
;    |reg:\Registers:75:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:75:regs ; work         ;
;    |reg:\Registers:76:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:76:regs ; work         ;
;    |reg:\Registers:77:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:77:regs ; work         ;
;    |reg:\Registers:78:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:78:regs ; work         ;
;    |reg:\Registers:79:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:79:regs ; work         ;
;    |reg:\Registers:7:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:7:regs  ; work         ;
;    |reg:\Registers:80:regs| ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:80:regs ; work         ;
;    |reg:\Registers:8:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:8:regs  ; work         ;
;    |reg:\Registers:9:regs|  ; 20 (20)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bank|reg:\Registers:9:regs  ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 405   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 405   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 405   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 81:1               ; 5 bits    ; 270 LEs       ; 270 LEs              ; 0 LEs                  ; No         ; |bank|Mux4                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |bank ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; WORDSIZE       ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:0:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:1:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:2:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:3:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:4:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:5:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:6:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:7:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:8:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:9:regs ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:10:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:11:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:12:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:13:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:14:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:15:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:16:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:17:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:18:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:19:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:20:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:21:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:22:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:23:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:24:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:25:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:26:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:27:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:28:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:29:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:30:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:31:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:32:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:33:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:34:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:35:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:36:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:37:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:38:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:39:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:40:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:41:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:42:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:43:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:44:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:45:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:46:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:47:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:48:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:49:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:50:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:51:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:52:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:53:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:54:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:55:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:56:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:57:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:58:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:59:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:60:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:61:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:62:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:63:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:64:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:65:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:66:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:67:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:68:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:69:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:70:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:71:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:72:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:73:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:74:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:75:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:76:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:77:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:78:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:79:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg:\Registers:80:regs ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; n              ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 23:15:48 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bank -c bank
Info: Found 2 design units, including 1 entities, in source file bank.vhd
    Info: Found design unit 1: bank-Behavior
    Info: Found entity 1: bank
Info: Found 2 design units, including 1 entities, in source file reg.vhd
    Info: Found design unit 1: reg-behavior
    Info: Found entity 1: reg
Info: Elaborating entity "bank" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at bank.vhd(65): signal "PLAYER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "reg" for hierarchy "reg:\Registers:0:regs"
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "reg:\Registers:51:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:51:regs|data_out[0]~_emulated" and latch "reg:\Registers:51:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:53:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:53:regs|data_out[0]~_emulated" and latch "reg:\Registers:53:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:49:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:49:regs|data_out[0]~_emulated" and latch "reg:\Registers:49:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:55:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:55:regs|data_out[0]~_emulated" and latch "reg:\Registers:55:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:75:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:75:regs|data_out[0]~_emulated" and latch "reg:\Registers:75:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:43:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:43:regs|data_out[0]~_emulated" and latch "reg:\Registers:43:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:11:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:11:regs|data_out[0]~_emulated" and latch "reg:\Registers:11:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:27:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:27:regs|data_out[0]~_emulated" and latch "reg:\Registers:27:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:77:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:77:regs|data_out[0]~_emulated" and latch "reg:\Registers:77:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:45:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:45:regs|data_out[0]~_emulated" and latch "reg:\Registers:45:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:13:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:13:regs|data_out[0]~_emulated" and latch "reg:\Registers:13:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:29:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:29:regs|data_out[0]~_emulated" and latch "reg:\Registers:29:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:73:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:73:regs|data_out[0]~_emulated" and latch "reg:\Registers:73:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:41:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:41:regs|data_out[0]~_emulated" and latch "reg:\Registers:41:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:9:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:9:regs|data_out[0]~_emulated" and latch "reg:\Registers:9:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:25:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:25:regs|data_out[0]~_emulated" and latch "reg:\Registers:25:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:79:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:79:regs|data_out[0]~_emulated" and latch "reg:\Registers:79:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:47:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:47:regs|data_out[0]~_emulated" and latch "reg:\Registers:47:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:15:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:15:regs|data_out[0]~_emulated" and latch "reg:\Registers:15:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:31:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:31:regs|data_out[0]~_emulated" and latch "reg:\Registers:31:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:35:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:35:regs|data_out[0]~_emulated" and latch "reg:\Registers:35:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:67:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:67:regs|data_out[0]~_emulated" and latch "reg:\Registers:67:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:3:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:3:regs|data_out[0]~_emulated" and latch "reg:\Registers:3:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:19:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:19:regs|data_out[0]~_emulated" and latch "reg:\Registers:19:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:37:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:37:regs|data_out[0]~_emulated" and latch "reg:\Registers:37:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:69:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:69:regs|data_out[0]~_emulated" and latch "reg:\Registers:69:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:5:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:5:regs|data_out[0]~_emulated" and latch "reg:\Registers:5:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:21:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:21:regs|data_out[0]~_emulated" and latch "reg:\Registers:21:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:33:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:33:regs|data_out[0]~_emulated" and latch "reg:\Registers:33:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:65:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:65:regs|data_out[0]~_emulated" and latch "reg:\Registers:65:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:1:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:1:regs|data_out[0]~_emulated" and latch "reg:\Registers:1:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:17:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:17:regs|data_out[0]~_emulated" and latch "reg:\Registers:17:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:39:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:39:regs|data_out[0]~_emulated" and latch "reg:\Registers:39:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:71:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:71:regs|data_out[0]~_emulated" and latch "reg:\Registers:71:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:7:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:7:regs|data_out[0]~_emulated" and latch "reg:\Registers:7:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:23:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:23:regs|data_out[0]~_emulated" and latch "reg:\Registers:23:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:61:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:61:regs|data_out[0]~_emulated" and latch "reg:\Registers:61:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:59:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:59:regs|data_out[0]~_emulated" and latch "reg:\Registers:59:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:57:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:57:regs|data_out[0]~_emulated" and latch "reg:\Registers:57:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:63:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:63:regs|data_out[0]~_emulated" and latch "reg:\Registers:63:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:76:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:76:regs|data_out[0]~_emulated" and latch "reg:\Registers:76:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:44:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:44:regs|data_out[0]~_emulated" and latch "reg:\Registers:44:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:12:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:12:regs|data_out[0]~_emulated" and latch "reg:\Registers:12:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:28:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:28:regs|data_out[0]~_emulated" and latch "reg:\Registers:28:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:52:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:52:regs|data_out[0]~_emulated" and latch "reg:\Registers:52:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:36:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:36:regs|data_out[0]~_emulated" and latch "reg:\Registers:36:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:68:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:68:regs|data_out[0]~_emulated" and latch "reg:\Registers:68:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:4:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:4:regs|data_out[0]~_emulated" and latch "reg:\Registers:4:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:20:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:20:regs|data_out[0]~_emulated" and latch "reg:\Registers:20:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:60:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:60:regs|data_out[0]~_emulated" and latch "reg:\Registers:60:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:56:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:56:regs|data_out[0]~_emulated" and latch "reg:\Registers:56:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:64:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:64:regs|data_out[0]~_emulated" and latch "reg:\Registers:64:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:80:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:80:regs|data_out[0]~_emulated" and latch "reg:\Registers:80:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:32:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:32:regs|data_out[0]~_emulated" and latch "reg:\Registers:32:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:16:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:16:regs|data_out[0]~_emulated" and latch "reg:\Registers:16:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:48:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:48:regs|data_out[0]~_emulated" and latch "reg:\Registers:48:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:0:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:0:regs|data_out[0]~_emulated" and latch "reg:\Registers:0:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:40:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:40:regs|data_out[0]~_emulated" and latch "reg:\Registers:40:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:72:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:72:regs|data_out[0]~_emulated" and latch "reg:\Registers:72:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:8:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:8:regs|data_out[0]~_emulated" and latch "reg:\Registers:8:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:24:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:24:regs|data_out[0]~_emulated" and latch "reg:\Registers:24:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:50:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:50:regs|data_out[0]~_emulated" and latch "reg:\Registers:50:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:74:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:74:regs|data_out[0]~_emulated" and latch "reg:\Registers:74:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:42:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:42:regs|data_out[0]~_emulated" and latch "reg:\Registers:42:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:10:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:10:regs|data_out[0]~_emulated" and latch "reg:\Registers:10:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:26:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:26:regs|data_out[0]~_emulated" and latch "reg:\Registers:26:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:34:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:34:regs|data_out[0]~_emulated" and latch "reg:\Registers:34:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:66:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:66:regs|data_out[0]~_emulated" and latch "reg:\Registers:66:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:2:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:2:regs|data_out[0]~_emulated" and latch "reg:\Registers:2:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:18:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:18:regs|data_out[0]~_emulated" and latch "reg:\Registers:18:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:58:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:58:regs|data_out[0]~_emulated" and latch "reg:\Registers:58:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:46:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:46:regs|data_out[0]~_emulated" and latch "reg:\Registers:46:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:78:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:78:regs|data_out[0]~_emulated" and latch "reg:\Registers:78:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:14:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:14:regs|data_out[0]~_emulated" and latch "reg:\Registers:14:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:30:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:30:regs|data_out[0]~_emulated" and latch "reg:\Registers:30:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:54:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:54:regs|data_out[0]~_emulated" and latch "reg:\Registers:54:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:70:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:70:regs|data_out[0]~_emulated" and latch "reg:\Registers:70:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:38:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:38:regs|data_out[0]~_emulated" and latch "reg:\Registers:38:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:6:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:6:regs|data_out[0]~_emulated" and latch "reg:\Registers:6:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:22:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:22:regs|data_out[0]~_emulated" and latch "reg:\Registers:22:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:62:regs|data_out[0]" is converted into an equivalent circuit using register "reg:\Registers:62:regs|data_out[0]~_emulated" and latch "reg:\Registers:62:regs|data_out[0]~latch"
    Warning (13310): Register "reg:\Registers:43:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:43:regs|data_out[1]~_emulated" and latch "reg:\Registers:43:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:75:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:75:regs|data_out[1]~_emulated" and latch "reg:\Registers:75:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:11:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:11:regs|data_out[1]~_emulated" and latch "reg:\Registers:11:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:27:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:27:regs|data_out[1]~_emulated" and latch "reg:\Registers:27:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:45:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:45:regs|data_out[1]~_emulated" and latch "reg:\Registers:45:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:77:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:77:regs|data_out[1]~_emulated" and latch "reg:\Registers:77:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:13:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:13:regs|data_out[1]~_emulated" and latch "reg:\Registers:13:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:29:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:29:regs|data_out[1]~_emulated" and latch "reg:\Registers:29:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:41:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:41:regs|data_out[1]~_emulated" and latch "reg:\Registers:41:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:73:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:73:regs|data_out[1]~_emulated" and latch "reg:\Registers:73:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:9:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:9:regs|data_out[1]~_emulated" and latch "reg:\Registers:9:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:25:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:25:regs|data_out[1]~_emulated" and latch "reg:\Registers:25:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:47:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:47:regs|data_out[1]~_emulated" and latch "reg:\Registers:47:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:79:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:79:regs|data_out[1]~_emulated" and latch "reg:\Registers:79:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:15:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:15:regs|data_out[1]~_emulated" and latch "reg:\Registers:15:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:31:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:31:regs|data_out[1]~_emulated" and latch "reg:\Registers:31:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:53:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:53:regs|data_out[1]~_emulated" and latch "reg:\Registers:53:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:51:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:51:regs|data_out[1]~_emulated" and latch "reg:\Registers:51:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:49:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:49:regs|data_out[1]~_emulated" and latch "reg:\Registers:49:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:55:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:55:regs|data_out[1]~_emulated" and latch "reg:\Registers:55:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:67:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:67:regs|data_out[1]~_emulated" and latch "reg:\Registers:67:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:35:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:35:regs|data_out[1]~_emulated" and latch "reg:\Registers:35:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:3:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:3:regs|data_out[1]~_emulated" and latch "reg:\Registers:3:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:19:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:19:regs|data_out[1]~_emulated" and latch "reg:\Registers:19:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:69:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:69:regs|data_out[1]~_emulated" and latch "reg:\Registers:69:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:37:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:37:regs|data_out[1]~_emulated" and latch "reg:\Registers:37:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:5:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:5:regs|data_out[1]~_emulated" and latch "reg:\Registers:5:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:21:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:21:regs|data_out[1]~_emulated" and latch "reg:\Registers:21:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:65:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:65:regs|data_out[1]~_emulated" and latch "reg:\Registers:65:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:33:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:33:regs|data_out[1]~_emulated" and latch "reg:\Registers:33:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:1:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:1:regs|data_out[1]~_emulated" and latch "reg:\Registers:1:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:17:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:17:regs|data_out[1]~_emulated" and latch "reg:\Registers:17:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:71:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:71:regs|data_out[1]~_emulated" and latch "reg:\Registers:71:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:39:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:39:regs|data_out[1]~_emulated" and latch "reg:\Registers:39:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:7:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:7:regs|data_out[1]~_emulated" and latch "reg:\Registers:7:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:23:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:23:regs|data_out[1]~_emulated" and latch "reg:\Registers:23:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:61:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:61:regs|data_out[1]~_emulated" and latch "reg:\Registers:61:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:59:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:59:regs|data_out[1]~_emulated" and latch "reg:\Registers:59:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:57:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:57:regs|data_out[1]~_emulated" and latch "reg:\Registers:57:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:63:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:63:regs|data_out[1]~_emulated" and latch "reg:\Registers:63:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:56:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:56:regs|data_out[1]~_emulated" and latch "reg:\Registers:56:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:52:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:52:regs|data_out[1]~_emulated" and latch "reg:\Registers:52:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:44:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:44:regs|data_out[1]~_emulated" and latch "reg:\Registers:44:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:76:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:76:regs|data_out[1]~_emulated" and latch "reg:\Registers:76:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:12:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:12:regs|data_out[1]~_emulated" and latch "reg:\Registers:12:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:28:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:28:regs|data_out[1]~_emulated" and latch "reg:\Registers:28:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:68:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:68:regs|data_out[1]~_emulated" and latch "reg:\Registers:68:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:36:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:36:regs|data_out[1]~_emulated" and latch "reg:\Registers:36:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:4:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:4:regs|data_out[1]~_emulated" and latch "reg:\Registers:4:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:20:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:20:regs|data_out[1]~_emulated" and latch "reg:\Registers:20:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:60:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:60:regs|data_out[1]~_emulated" and latch "reg:\Registers:60:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:32:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:32:regs|data_out[1]~_emulated" and latch "reg:\Registers:32:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:80:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:80:regs|data_out[1]~_emulated" and latch "reg:\Registers:80:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:16:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:16:regs|data_out[1]~_emulated" and latch "reg:\Registers:16:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:48:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:48:regs|data_out[1]~_emulated" and latch "reg:\Registers:48:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:64:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:64:regs|data_out[1]~_emulated" and latch "reg:\Registers:64:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:0:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:0:regs|data_out[1]~_emulated" and latch "reg:\Registers:0:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:72:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:72:regs|data_out[1]~_emulated" and latch "reg:\Registers:72:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:40:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:40:regs|data_out[1]~_emulated" and latch "reg:\Registers:40:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:8:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:8:regs|data_out[1]~_emulated" and latch "reg:\Registers:8:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:24:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:24:regs|data_out[1]~_emulated" and latch "reg:\Registers:24:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:42:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:42:regs|data_out[1]~_emulated" and latch "reg:\Registers:42:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:74:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:74:regs|data_out[1]~_emulated" and latch "reg:\Registers:74:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:10:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:10:regs|data_out[1]~_emulated" and latch "reg:\Registers:10:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:26:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:26:regs|data_out[1]~_emulated" and latch "reg:\Registers:26:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:50:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:50:regs|data_out[1]~_emulated" and latch "reg:\Registers:50:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:66:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:66:regs|data_out[1]~_emulated" and latch "reg:\Registers:66:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:34:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:34:regs|data_out[1]~_emulated" and latch "reg:\Registers:34:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:2:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:2:regs|data_out[1]~_emulated" and latch "reg:\Registers:2:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:18:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:18:regs|data_out[1]~_emulated" and latch "reg:\Registers:18:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:58:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:58:regs|data_out[1]~_emulated" and latch "reg:\Registers:58:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:54:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:54:regs|data_out[1]~_emulated" and latch "reg:\Registers:54:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:78:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:78:regs|data_out[1]~_emulated" and latch "reg:\Registers:78:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:46:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:46:regs|data_out[1]~_emulated" and latch "reg:\Registers:46:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:14:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:14:regs|data_out[1]~_emulated" and latch "reg:\Registers:14:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:30:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:30:regs|data_out[1]~_emulated" and latch "reg:\Registers:30:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:38:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:38:regs|data_out[1]~_emulated" and latch "reg:\Registers:38:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:70:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:70:regs|data_out[1]~_emulated" and latch "reg:\Registers:70:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:6:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:6:regs|data_out[1]~_emulated" and latch "reg:\Registers:6:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:22:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:22:regs|data_out[1]~_emulated" and latch "reg:\Registers:22:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:62:regs|data_out[1]" is converted into an equivalent circuit using register "reg:\Registers:62:regs|data_out[1]~_emulated" and latch "reg:\Registers:62:regs|data_out[1]~latch"
    Warning (13310): Register "reg:\Registers:53:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:53:regs|data_out[2]~_emulated" and latch "reg:\Registers:53:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:51:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:51:regs|data_out[2]~_emulated" and latch "reg:\Registers:51:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:49:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:49:regs|data_out[2]~_emulated" and latch "reg:\Registers:49:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:55:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:55:regs|data_out[2]~_emulated" and latch "reg:\Registers:55:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:75:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:75:regs|data_out[2]~_emulated" and latch "reg:\Registers:75:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:43:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:43:regs|data_out[2]~_emulated" and latch "reg:\Registers:43:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:11:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:11:regs|data_out[2]~_emulated" and latch "reg:\Registers:11:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:27:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:27:regs|data_out[2]~_emulated" and latch "reg:\Registers:27:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:77:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:77:regs|data_out[2]~_emulated" and latch "reg:\Registers:77:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:45:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:45:regs|data_out[2]~_emulated" and latch "reg:\Registers:45:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:13:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:13:regs|data_out[2]~_emulated" and latch "reg:\Registers:13:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:29:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:29:regs|data_out[2]~_emulated" and latch "reg:\Registers:29:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:73:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:73:regs|data_out[2]~_emulated" and latch "reg:\Registers:73:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:41:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:41:regs|data_out[2]~_emulated" and latch "reg:\Registers:41:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:9:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:9:regs|data_out[2]~_emulated" and latch "reg:\Registers:9:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:25:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:25:regs|data_out[2]~_emulated" and latch "reg:\Registers:25:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:79:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:79:regs|data_out[2]~_emulated" and latch "reg:\Registers:79:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:47:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:47:regs|data_out[2]~_emulated" and latch "reg:\Registers:47:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:15:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:15:regs|data_out[2]~_emulated" and latch "reg:\Registers:15:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:31:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:31:regs|data_out[2]~_emulated" and latch "reg:\Registers:31:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:35:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:35:regs|data_out[2]~_emulated" and latch "reg:\Registers:35:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:67:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:67:regs|data_out[2]~_emulated" and latch "reg:\Registers:67:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:3:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:3:regs|data_out[2]~_emulated" and latch "reg:\Registers:3:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:19:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:19:regs|data_out[2]~_emulated" and latch "reg:\Registers:19:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:37:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:37:regs|data_out[2]~_emulated" and latch "reg:\Registers:37:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:69:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:69:regs|data_out[2]~_emulated" and latch "reg:\Registers:69:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:5:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:5:regs|data_out[2]~_emulated" and latch "reg:\Registers:5:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:21:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:21:regs|data_out[2]~_emulated" and latch "reg:\Registers:21:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:33:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:33:regs|data_out[2]~_emulated" and latch "reg:\Registers:33:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:65:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:65:regs|data_out[2]~_emulated" and latch "reg:\Registers:65:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:1:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:1:regs|data_out[2]~_emulated" and latch "reg:\Registers:1:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:17:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:17:regs|data_out[2]~_emulated" and latch "reg:\Registers:17:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:39:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:39:regs|data_out[2]~_emulated" and latch "reg:\Registers:39:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:71:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:71:regs|data_out[2]~_emulated" and latch "reg:\Registers:71:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:7:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:7:regs|data_out[2]~_emulated" and latch "reg:\Registers:7:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:23:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:23:regs|data_out[2]~_emulated" and latch "reg:\Registers:23:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:61:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:61:regs|data_out[2]~_emulated" and latch "reg:\Registers:61:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:59:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:59:regs|data_out[2]~_emulated" and latch "reg:\Registers:59:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:57:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:57:regs|data_out[2]~_emulated" and latch "reg:\Registers:57:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:63:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:63:regs|data_out[2]~_emulated" and latch "reg:\Registers:63:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:76:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:76:regs|data_out[2]~_emulated" and latch "reg:\Registers:76:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:44:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:44:regs|data_out[2]~_emulated" and latch "reg:\Registers:44:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:12:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:12:regs|data_out[2]~_emulated" and latch "reg:\Registers:12:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:28:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:28:regs|data_out[2]~_emulated" and latch "reg:\Registers:28:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:52:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:52:regs|data_out[2]~_emulated" and latch "reg:\Registers:52:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:36:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:36:regs|data_out[2]~_emulated" and latch "reg:\Registers:36:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:68:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:68:regs|data_out[2]~_emulated" and latch "reg:\Registers:68:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:4:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:4:regs|data_out[2]~_emulated" and latch "reg:\Registers:4:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:20:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:20:regs|data_out[2]~_emulated" and latch "reg:\Registers:20:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:60:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:60:regs|data_out[2]~_emulated" and latch "reg:\Registers:60:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:56:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:56:regs|data_out[2]~_emulated" and latch "reg:\Registers:56:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:64:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:64:regs|data_out[2]~_emulated" and latch "reg:\Registers:64:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:80:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:80:regs|data_out[2]~_emulated" and latch "reg:\Registers:80:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:32:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:32:regs|data_out[2]~_emulated" and latch "reg:\Registers:32:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:16:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:16:regs|data_out[2]~_emulated" and latch "reg:\Registers:16:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:48:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:48:regs|data_out[2]~_emulated" and latch "reg:\Registers:48:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:0:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:0:regs|data_out[2]~_emulated" and latch "reg:\Registers:0:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:40:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:40:regs|data_out[2]~_emulated" and latch "reg:\Registers:40:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:72:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:72:regs|data_out[2]~_emulated" and latch "reg:\Registers:72:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:8:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:8:regs|data_out[2]~_emulated" and latch "reg:\Registers:8:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:24:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:24:regs|data_out[2]~_emulated" and latch "reg:\Registers:24:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:50:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:50:regs|data_out[2]~_emulated" and latch "reg:\Registers:50:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:74:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:74:regs|data_out[2]~_emulated" and latch "reg:\Registers:74:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:42:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:42:regs|data_out[2]~_emulated" and latch "reg:\Registers:42:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:10:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:10:regs|data_out[2]~_emulated" and latch "reg:\Registers:10:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:26:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:26:regs|data_out[2]~_emulated" and latch "reg:\Registers:26:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:34:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:34:regs|data_out[2]~_emulated" and latch "reg:\Registers:34:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:66:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:66:regs|data_out[2]~_emulated" and latch "reg:\Registers:66:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:2:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:2:regs|data_out[2]~_emulated" and latch "reg:\Registers:2:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:18:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:18:regs|data_out[2]~_emulated" and latch "reg:\Registers:18:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:58:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:58:regs|data_out[2]~_emulated" and latch "reg:\Registers:58:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:46:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:46:regs|data_out[2]~_emulated" and latch "reg:\Registers:46:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:78:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:78:regs|data_out[2]~_emulated" and latch "reg:\Registers:78:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:14:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:14:regs|data_out[2]~_emulated" and latch "reg:\Registers:14:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:30:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:30:regs|data_out[2]~_emulated" and latch "reg:\Registers:30:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:54:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:54:regs|data_out[2]~_emulated" and latch "reg:\Registers:54:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:70:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:70:regs|data_out[2]~_emulated" and latch "reg:\Registers:70:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:38:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:38:regs|data_out[2]~_emulated" and latch "reg:\Registers:38:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:6:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:6:regs|data_out[2]~_emulated" and latch "reg:\Registers:6:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:22:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:22:regs|data_out[2]~_emulated" and latch "reg:\Registers:22:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:62:regs|data_out[2]" is converted into an equivalent circuit using register "reg:\Registers:62:regs|data_out[2]~_emulated" and latch "reg:\Registers:62:regs|data_out[2]~latch"
    Warning (13310): Register "reg:\Registers:43:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:43:regs|data_out[3]~_emulated" and latch "reg:\Registers:43:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:75:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:75:regs|data_out[3]~_emulated" and latch "reg:\Registers:75:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:11:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:11:regs|data_out[3]~_emulated" and latch "reg:\Registers:11:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:27:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:27:regs|data_out[3]~_emulated" and latch "reg:\Registers:27:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:45:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:45:regs|data_out[3]~_emulated" and latch "reg:\Registers:45:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:77:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:77:regs|data_out[3]~_emulated" and latch "reg:\Registers:77:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:13:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:13:regs|data_out[3]~_emulated" and latch "reg:\Registers:13:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:29:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:29:regs|data_out[3]~_emulated" and latch "reg:\Registers:29:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:41:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:41:regs|data_out[3]~_emulated" and latch "reg:\Registers:41:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:73:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:73:regs|data_out[3]~_emulated" and latch "reg:\Registers:73:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:9:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:9:regs|data_out[3]~_emulated" and latch "reg:\Registers:9:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:25:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:25:regs|data_out[3]~_emulated" and latch "reg:\Registers:25:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:47:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:47:regs|data_out[3]~_emulated" and latch "reg:\Registers:47:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:79:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:79:regs|data_out[3]~_emulated" and latch "reg:\Registers:79:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:15:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:15:regs|data_out[3]~_emulated" and latch "reg:\Registers:15:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:31:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:31:regs|data_out[3]~_emulated" and latch "reg:\Registers:31:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:53:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:53:regs|data_out[3]~_emulated" and latch "reg:\Registers:53:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:51:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:51:regs|data_out[3]~_emulated" and latch "reg:\Registers:51:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:49:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:49:regs|data_out[3]~_emulated" and latch "reg:\Registers:49:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:55:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:55:regs|data_out[3]~_emulated" and latch "reg:\Registers:55:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:67:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:67:regs|data_out[3]~_emulated" and latch "reg:\Registers:67:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:35:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:35:regs|data_out[3]~_emulated" and latch "reg:\Registers:35:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:3:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:3:regs|data_out[3]~_emulated" and latch "reg:\Registers:3:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:19:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:19:regs|data_out[3]~_emulated" and latch "reg:\Registers:19:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:69:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:69:regs|data_out[3]~_emulated" and latch "reg:\Registers:69:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:37:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:37:regs|data_out[3]~_emulated" and latch "reg:\Registers:37:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:5:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:5:regs|data_out[3]~_emulated" and latch "reg:\Registers:5:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:21:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:21:regs|data_out[3]~_emulated" and latch "reg:\Registers:21:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:65:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:65:regs|data_out[3]~_emulated" and latch "reg:\Registers:65:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:33:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:33:regs|data_out[3]~_emulated" and latch "reg:\Registers:33:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:1:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:1:regs|data_out[3]~_emulated" and latch "reg:\Registers:1:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:17:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:17:regs|data_out[3]~_emulated" and latch "reg:\Registers:17:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:71:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:71:regs|data_out[3]~_emulated" and latch "reg:\Registers:71:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:39:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:39:regs|data_out[3]~_emulated" and latch "reg:\Registers:39:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:7:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:7:regs|data_out[3]~_emulated" and latch "reg:\Registers:7:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:23:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:23:regs|data_out[3]~_emulated" and latch "reg:\Registers:23:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:61:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:61:regs|data_out[3]~_emulated" and latch "reg:\Registers:61:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:59:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:59:regs|data_out[3]~_emulated" and latch "reg:\Registers:59:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:57:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:57:regs|data_out[3]~_emulated" and latch "reg:\Registers:57:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:63:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:63:regs|data_out[3]~_emulated" and latch "reg:\Registers:63:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:56:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:56:regs|data_out[3]~_emulated" and latch "reg:\Registers:56:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:52:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:52:regs|data_out[3]~_emulated" and latch "reg:\Registers:52:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:44:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:44:regs|data_out[3]~_emulated" and latch "reg:\Registers:44:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:76:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:76:regs|data_out[3]~_emulated" and latch "reg:\Registers:76:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:12:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:12:regs|data_out[3]~_emulated" and latch "reg:\Registers:12:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:28:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:28:regs|data_out[3]~_emulated" and latch "reg:\Registers:28:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:68:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:68:regs|data_out[3]~_emulated" and latch "reg:\Registers:68:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:36:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:36:regs|data_out[3]~_emulated" and latch "reg:\Registers:36:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:4:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:4:regs|data_out[3]~_emulated" and latch "reg:\Registers:4:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:20:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:20:regs|data_out[3]~_emulated" and latch "reg:\Registers:20:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:60:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:60:regs|data_out[3]~_emulated" and latch "reg:\Registers:60:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:32:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:32:regs|data_out[3]~_emulated" and latch "reg:\Registers:32:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:80:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:80:regs|data_out[3]~_emulated" and latch "reg:\Registers:80:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:16:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:16:regs|data_out[3]~_emulated" and latch "reg:\Registers:16:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:48:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:48:regs|data_out[3]~_emulated" and latch "reg:\Registers:48:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:64:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:64:regs|data_out[3]~_emulated" and latch "reg:\Registers:64:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:0:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:0:regs|data_out[3]~_emulated" and latch "reg:\Registers:0:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:72:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:72:regs|data_out[3]~_emulated" and latch "reg:\Registers:72:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:40:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:40:regs|data_out[3]~_emulated" and latch "reg:\Registers:40:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:8:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:8:regs|data_out[3]~_emulated" and latch "reg:\Registers:8:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:24:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:24:regs|data_out[3]~_emulated" and latch "reg:\Registers:24:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:42:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:42:regs|data_out[3]~_emulated" and latch "reg:\Registers:42:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:74:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:74:regs|data_out[3]~_emulated" and latch "reg:\Registers:74:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:10:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:10:regs|data_out[3]~_emulated" and latch "reg:\Registers:10:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:26:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:26:regs|data_out[3]~_emulated" and latch "reg:\Registers:26:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:50:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:50:regs|data_out[3]~_emulated" and latch "reg:\Registers:50:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:66:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:66:regs|data_out[3]~_emulated" and latch "reg:\Registers:66:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:34:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:34:regs|data_out[3]~_emulated" and latch "reg:\Registers:34:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:2:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:2:regs|data_out[3]~_emulated" and latch "reg:\Registers:2:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:18:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:18:regs|data_out[3]~_emulated" and latch "reg:\Registers:18:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:58:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:58:regs|data_out[3]~_emulated" and latch "reg:\Registers:58:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:54:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:54:regs|data_out[3]~_emulated" and latch "reg:\Registers:54:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:78:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:78:regs|data_out[3]~_emulated" and latch "reg:\Registers:78:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:46:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:46:regs|data_out[3]~_emulated" and latch "reg:\Registers:46:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:14:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:14:regs|data_out[3]~_emulated" and latch "reg:\Registers:14:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:30:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:30:regs|data_out[3]~_emulated" and latch "reg:\Registers:30:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:38:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:38:regs|data_out[3]~_emulated" and latch "reg:\Registers:38:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:70:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:70:regs|data_out[3]~_emulated" and latch "reg:\Registers:70:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:6:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:6:regs|data_out[3]~_emulated" and latch "reg:\Registers:6:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:22:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:22:regs|data_out[3]~_emulated" and latch "reg:\Registers:22:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:62:regs|data_out[3]" is converted into an equivalent circuit using register "reg:\Registers:62:regs|data_out[3]~_emulated" and latch "reg:\Registers:62:regs|data_out[3]~latch"
    Warning (13310): Register "reg:\Registers:39:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:39:regs|player_out~_emulated" and latch "reg:\Registers:39:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:71:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:71:regs|player_out~_emulated" and latch "reg:\Registers:71:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:7:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:7:regs|player_out~_emulated" and latch "reg:\Registers:7:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:23:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:23:regs|player_out~_emulated" and latch "reg:\Registers:23:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:51:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:51:regs|player_out~_emulated" and latch "reg:\Registers:51:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:35:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:35:regs|player_out~_emulated" and latch "reg:\Registers:35:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:67:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:67:regs|player_out~_emulated" and latch "reg:\Registers:67:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:3:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:3:regs|player_out~_emulated" and latch "reg:\Registers:3:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:19:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:19:regs|player_out~_emulated" and latch "reg:\Registers:19:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:55:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:55:regs|player_out~_emulated" and latch "reg:\Registers:55:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:77:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:77:regs|player_out~_emulated" and latch "reg:\Registers:77:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:45:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:45:regs|player_out~_emulated" and latch "reg:\Registers:45:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:13:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:13:regs|player_out~_emulated" and latch "reg:\Registers:13:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:29:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:29:regs|player_out~_emulated" and latch "reg:\Registers:29:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:57:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:57:regs|player_out~_emulated" and latch "reg:\Registers:57:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:73:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:73:regs|player_out~_emulated" and latch "reg:\Registers:73:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:41:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:41:regs|player_out~_emulated" and latch "reg:\Registers:41:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:9:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:9:regs|player_out~_emulated" and latch "reg:\Registers:9:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:25:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:25:regs|player_out~_emulated" and latch "reg:\Registers:25:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:61:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:61:regs|player_out~_emulated" and latch "reg:\Registers:61:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:37:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:37:regs|player_out~_emulated" and latch "reg:\Registers:37:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:69:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:69:regs|player_out~_emulated" and latch "reg:\Registers:69:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:5:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:5:regs|player_out~_emulated" and latch "reg:\Registers:5:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:21:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:21:regs|player_out~_emulated" and latch "reg:\Registers:21:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:49:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:49:regs|player_out~_emulated" and latch "reg:\Registers:49:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:33:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:33:regs|player_out~_emulated" and latch "reg:\Registers:33:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:65:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:65:regs|player_out~_emulated" and latch "reg:\Registers:65:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:1:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:1:regs|player_out~_emulated" and latch "reg:\Registers:1:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:17:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:17:regs|player_out~_emulated" and latch "reg:\Registers:17:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:53:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:53:regs|player_out~_emulated" and latch "reg:\Registers:53:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:79:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:79:regs|player_out~_emulated" and latch "reg:\Registers:79:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:47:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:47:regs|player_out~_emulated" and latch "reg:\Registers:47:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:15:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:15:regs|player_out~_emulated" and latch "reg:\Registers:15:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:31:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:31:regs|player_out~_emulated" and latch "reg:\Registers:31:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:59:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:59:regs|player_out~_emulated" and latch "reg:\Registers:59:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:75:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:75:regs|player_out~_emulated" and latch "reg:\Registers:75:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:43:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:43:regs|player_out~_emulated" and latch "reg:\Registers:43:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:11:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:11:regs|player_out~_emulated" and latch "reg:\Registers:11:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:27:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:27:regs|player_out~_emulated" and latch "reg:\Registers:27:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:63:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:63:regs|player_out~_emulated" and latch "reg:\Registers:63:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:76:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:76:regs|player_out~_emulated" and latch "reg:\Registers:76:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:44:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:44:regs|player_out~_emulated" and latch "reg:\Registers:44:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:12:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:12:regs|player_out~_emulated" and latch "reg:\Registers:12:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:28:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:28:regs|player_out~_emulated" and latch "reg:\Registers:28:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:52:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:52:regs|player_out~_emulated" and latch "reg:\Registers:52:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:36:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:36:regs|player_out~_emulated" and latch "reg:\Registers:36:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:68:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:68:regs|player_out~_emulated" and latch "reg:\Registers:68:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:4:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:4:regs|player_out~_emulated" and latch "reg:\Registers:4:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:20:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:20:regs|player_out~_emulated" and latch "reg:\Registers:20:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:60:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:60:regs|player_out~_emulated" and latch "reg:\Registers:60:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:56:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:56:regs|player_out~_emulated" and latch "reg:\Registers:56:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:64:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:64:regs|player_out~_emulated" and latch "reg:\Registers:64:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:80:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:80:regs|player_out~_emulated" and latch "reg:\Registers:80:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:32:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:32:regs|player_out~_emulated" and latch "reg:\Registers:32:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:16:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:16:regs|player_out~_emulated" and latch "reg:\Registers:16:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:48:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:48:regs|player_out~_emulated" and latch "reg:\Registers:48:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:0:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:0:regs|player_out~_emulated" and latch "reg:\Registers:0:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:40:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:40:regs|player_out~_emulated" and latch "reg:\Registers:40:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:72:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:72:regs|player_out~_emulated" and latch "reg:\Registers:72:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:8:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:8:regs|player_out~_emulated" and latch "reg:\Registers:8:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:24:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:24:regs|player_out~_emulated" and latch "reg:\Registers:24:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:50:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:50:regs|player_out~_emulated" and latch "reg:\Registers:50:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:74:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:74:regs|player_out~_emulated" and latch "reg:\Registers:74:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:42:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:42:regs|player_out~_emulated" and latch "reg:\Registers:42:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:10:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:10:regs|player_out~_emulated" and latch "reg:\Registers:10:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:26:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:26:regs|player_out~_emulated" and latch "reg:\Registers:26:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:34:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:34:regs|player_out~_emulated" and latch "reg:\Registers:34:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:66:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:66:regs|player_out~_emulated" and latch "reg:\Registers:66:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:2:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:2:regs|player_out~_emulated" and latch "reg:\Registers:2:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:18:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:18:regs|player_out~_emulated" and latch "reg:\Registers:18:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:58:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:58:regs|player_out~_emulated" and latch "reg:\Registers:58:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:46:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:46:regs|player_out~_emulated" and latch "reg:\Registers:46:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:78:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:78:regs|player_out~_emulated" and latch "reg:\Registers:78:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:14:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:14:regs|player_out~_emulated" and latch "reg:\Registers:14:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:30:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:30:regs|player_out~_emulated" and latch "reg:\Registers:30:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:54:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:54:regs|player_out~_emulated" and latch "reg:\Registers:54:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:70:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:70:regs|player_out~_emulated" and latch "reg:\Registers:70:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:38:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:38:regs|player_out~_emulated" and latch "reg:\Registers:38:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:6:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:6:regs|player_out~_emulated" and latch "reg:\Registers:6:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:22:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:22:regs|player_out~_emulated" and latch "reg:\Registers:22:regs|player_out~latch"
    Warning (13310): Register "reg:\Registers:62:regs|player_out" is converted into an equivalent circuit using register "reg:\Registers:62:regs|player_out~_emulated" and latch "reg:\Registers:62:regs|player_out~latch"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "gl_clear"
Info: Implemented 2039 device resources after synthesis - the final resource count might be different
    Info: Implemented 24 input pins
    Info: Implemented 5 output pins
    Info: Implemented 2010 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 409 warnings
    Info: Peak virtual memory: 236 megabytes
    Info: Processing ended: Mon Jun 22 23:16:03 2015
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:04


