<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='339' ll='341' type='bool llvm::TargetRegisterInfo::isInAllocatableClass(llvm::MCRegister RegNo) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='919' u='c' c='_ZNK4llvm19MachineRegisterInfo13isAllocatableENS_10MCRegisterE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='338'>/// Return true if the register is in the allocation of any register class.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveVariables.cpp' l='607' u='c' c='_ZN4llvm13LiveVariables10runOnBlockEPNS_17MachineBasicBlockEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='199' u='c' c='_ZNK12_GLOBAL__N_115MachineVerifier13isAllocatableEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp' l='455' u='c' c='_ZNK12_GLOBAL__N_115WaitcntBrackets14getRegIntervalEPKN4llvm12MachineInstrEPKNS1_11SIInstrInfoEPKNS1_19MachineRegisterInfoEPKNS1_14SIRegisterInfoEj'/>
