// Seed: 976868785
module module_0 (
    input wor id_0,
    input wor id_1
);
  assign module_3.id_1 = 0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input uwire id_2,
    inout tri id_3,
    input supply0 id_4,
    input wor id_5
);
  logic id_7, id_8 = id_2, id_9, id_10, id_11, id_12;
  module_0 modCall_1 (
      id_4,
      id_3
  );
endmodule
module module_3 (
    output tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output tri0 id_3
);
  id_5 :
  assert property (@(posedge 1) id_2)
  else;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
