verilog work "ram_read_control_dds.v"
