$date
	Sun Sep  7 11:50:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_tri_mux $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ s $end
$scope module dut $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ s $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#5
1$
#10
0$
0!
1#
#15
1!
1$
#20
0$
1!
0#
1"
#25
0!
1$
#30
0$
1!
1#
#35
1$
#40
