Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 14 19:26:21 2020
| Host         : DESKTOP-P441D4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.091        0.000                      0                29284        0.025        0.000                      0                29284       11.250        0.000                       0                 10124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.091        0.000                      0                27689        0.025        0.000                      0                27689       11.250        0.000                       0                 10124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              13.537        0.000                      0                 1595        0.877        0.000                      0                 1595  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[260]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 7.346ns (38.718%)  route 11.627ns (61.282%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 27.706 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         2.012    21.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[260]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.527    27.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[260]/C
                         clock pessimism              0.115    27.821    
                         clock uncertainty           -0.377    27.444    
    SLICE_X67Y77         FDCE (Setup_fdce_C_CE)      -0.429    27.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[260]
  -------------------------------------------------------------------
                         required time                         27.015    
                         arrival time                         -21.924    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[261]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 7.346ns (38.718%)  route 11.627ns (61.282%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 27.706 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         2.012    21.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[261]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.527    27.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[261]/C
                         clock pessimism              0.115    27.821    
                         clock uncertainty           -0.377    27.444    
    SLICE_X67Y77         FDCE (Setup_fdce_C_CE)      -0.429    27.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[261]
  -------------------------------------------------------------------
                         required time                         27.015    
                         arrival time                         -21.924    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[262]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 7.346ns (38.718%)  route 11.627ns (61.282%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 27.706 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         2.012    21.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[262]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.527    27.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y77         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[262]/C
                         clock pessimism              0.115    27.821    
                         clock uncertainty           -0.377    27.444    
    SLICE_X67Y77         FDCE (Setup_fdce_C_CE)      -0.429    27.015    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[262]
  -------------------------------------------------------------------
                         required time                         27.015    
                         arrival time                         -21.924    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[256]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 7.346ns (38.910%)  route 11.534ns (61.090%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.918    21.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[256]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.526    27.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[256]/C
                         clock pessimism              0.115    27.820    
                         clock uncertainty           -0.377    27.443    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.429    27.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[256]
  -------------------------------------------------------------------
                         required time                         27.014    
                         arrival time                         -21.831    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[257]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 7.346ns (38.910%)  route 11.534ns (61.090%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.918    21.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[257]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.526    27.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[257]/C
                         clock pessimism              0.115    27.820    
                         clock uncertainty           -0.377    27.443    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.429    27.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[257]
  -------------------------------------------------------------------
                         required time                         27.014    
                         arrival time                         -21.831    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[258]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 7.346ns (38.910%)  route 11.534ns (61.090%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.918    21.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[258]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.526    27.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[258]/C
                         clock pessimism              0.115    27.820    
                         clock uncertainty           -0.377    27.443    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.429    27.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[258]
  -------------------------------------------------------------------
                         required time                         27.014    
                         arrival time                         -21.831    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[259]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.880ns  (logic 7.346ns (38.910%)  route 11.534ns (61.090%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.918    21.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[259]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.526    27.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[259]/C
                         clock pessimism              0.115    27.820    
                         clock uncertainty           -0.377    27.443    
    SLICE_X67Y76         FDCE (Setup_fdce_C_CE)      -0.429    27.014    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[259]
  -------------------------------------------------------------------
                         required time                         27.014    
                         arrival time                         -21.831    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.850ns  (logic 7.346ns (38.970%)  route 11.504ns (61.030%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.889    21.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Setup_fdce_C_CE)      -0.429    27.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]
  -------------------------------------------------------------------
                         required time                         27.012    
                         arrival time                         -21.801    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.850ns  (logic 7.346ns (38.970%)  route 11.504ns (61.030%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.889    21.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Setup_fdce_C_CE)      -0.429    27.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]
  -------------------------------------------------------------------
                         required time                         27.012    
                         arrival time                         -21.801    
  -------------------------------------------------------------------
                         slack                                  5.211    

Slack (MET) :             5.211ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.850ns  (logic 7.346ns (38.970%)  route 11.504ns (61.030%))
  Logic Levels:           44  (CARRY4=34 LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.832     9.409    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[263]_i_11
    SLICE_X72Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.533 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10/O
                         net (fo=131, routed)         1.472    11.005    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[131]_i_10_n_0
    SLICE_X79Y32         LUT4 (Prop_lut4_I0_O)        0.154    11.159 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/mux_S/q[3]_i_4/O
                         net (fo=2, routed)           0.655    11.814    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/a[1]
    SLICE_X81Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    12.524 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.524    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[3]_i_1_n_0
    SLICE_X81Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.638 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[7]_i_1_n_0
    SLICE_X81Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.752 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.752    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[11]_i_1_n_0
    SLICE_X81Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.866 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.866    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[15]_i_1_n_0
    SLICE_X81Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.980 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[19]_i_1_n_0
    SLICE_X81Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.094 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.094    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[23]_i_1_n_0
    SLICE_X81Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.208    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[27]_i_1_n_0
    SLICE_X81Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[31]_i_1_n_0
    SLICE_X81Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.436 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.436    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[35]_i_1_n_0
    SLICE_X81Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.550    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[39]_i_1_n_0
    SLICE_X81Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[43]_i_1_n_0
    SLICE_X81Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.778    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[47]_i_1_n_0
    SLICE_X81Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[51]_i_1_n_0
    SLICE_X81Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.006    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[55]_i_1_n_0
    SLICE_X81Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[59]_i_1_n_0
    SLICE_X81Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.234    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[63]_i_1_n_0
    SLICE_X81Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[67]_i_1_n_0
    SLICE_X81Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.462 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.463    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[71]_i_1_n_0
    SLICE_X81Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.577 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.577    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[75]_i_1_n_0
    SLICE_X81Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[79]_i_1_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.805 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[83]_i_1_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.919 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[87]_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[91]_i_1_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.147 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.147    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[95]_i_1_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.261 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.261    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[99]_i_1_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.375 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.375    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[103]_i_1_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.489 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[107]_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.603 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.603    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[111]_i_1_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[115]_i_1_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.831 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[119]_i_1_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[123]_i_1_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[127]_i_1_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.173 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.173    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[131]_i_1_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5/CO[0]
                         net (fo=133, routed)         1.481    17.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/q_reg[263]_i_5_n_3
    SLICE_X67Y76         LUT3 (Prop_lut3_I1_O)        0.373    18.298 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/csa/FSM_sequential_current_state[2]_i_3__0/O
                         net (fo=5, routed)           1.498    19.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_2
    SLICE_X82Y49         LUT5 (Prop_lut5_I0_O)        0.117    19.912 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_1/O
                         net (fo=264, routed)         1.889    21.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Setup_fdce_C_CE)      -0.429    27.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]
  -------------------------------------------------------------------
                         required time                         27.012    
                         arrival time                         -21.801    
  -------------------------------------------------------------------
                         slack                                  5.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.032%)  route 0.220ns (60.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X41Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]/Q
                         net (fo=1, routed)           0.220     1.254    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[13]
    SLICE_X42Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X42Y47         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.063     1.229    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.348%)  route 0.227ns (61.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X37Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[13]/Q
                         net (fo=2, routed)           0.227     1.260    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[13]
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.060     1.226    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.596     0.932    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X15Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]/Q
                         net (fo=1, routed)           0.056     1.128    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X14Y44         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X14Y44         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X14Y44         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X19Y43         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/DIA0
    SLICE_X18Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.865     1.231    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/WCLK
    SLICE_X18Y43         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X18Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.581     0.917    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X27Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.113    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X26Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.847     1.213    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X26Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.284     0.930    
    SLICE_X26Y28         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.077    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.585     0.921    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y27         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.117    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X22Y27         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.850     1.216    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X22Y27         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.282     0.934    
    SLICE_X22Y27         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.081    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.251%)  route 0.183ns (46.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.563     0.899    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X42Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]/Q
                         net (fo=1, routed)           0.183     1.246    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axis_s2mm_sts_tdata_int[27]
    SLICE_X40Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.291 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1/O
                         net (fo=1, routed)           0.000     1.291    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0[19]
    SLICE_X40Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s_axi_lite_aclk
    SLICE_X40Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.092     1.253    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.980%)  route 0.189ns (56.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X32Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]/Q
                         net (fo=2, routed)           0.189     1.231    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[39]
    SLICE_X32Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.831     1.197    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X32Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.023     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.351%)  route 0.227ns (61.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X37Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[18]/Q
                         net (fo=2, routed)           0.227     1.260    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/Q[18]
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X38Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.053     1.219    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.190%)  route 0.228ns (61.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X43Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1_reg/Q
                         net (fo=1, routed)           0.228     1.263    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly1
    SLICE_X52Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.820     1.186    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X52Y36         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg/C
                         clock pessimism             -0.035     1.151    
    SLICE_X52Y36         FDRE (Hold_fdre_C_D)         0.070     1.221    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_halt_reg_dly2_reg
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X28Y18    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X32Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X32Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X32Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X32Y20    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X26Y33    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X20Y32    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X20Y32    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X20Y32    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X2Y18     rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[248]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 2.225ns (21.506%)  route 8.121ns (78.494%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.812    13.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X67Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[248]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.607    26.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[248]
  -------------------------------------------------------------------
                         required time                         26.834    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[249]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.346ns  (logic 2.225ns (21.506%)  route 8.121ns (78.494%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.812    13.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X67Y74         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y74         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[249]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X67Y74         FDCE (Recov_fdce_C_CLR)     -0.607    26.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[249]
  -------------------------------------------------------------------
                         required time                         26.834    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.225ns (21.682%)  route 8.037ns (78.318%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.728    13.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X64Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Recov_fdce_C_CLR)     -0.607    26.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[252]
  -------------------------------------------------------------------
                         required time                         26.834    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.225ns (21.682%)  route 8.037ns (78.318%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.728    13.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X64Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Recov_fdce_C_CLR)     -0.607    26.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[253]
  -------------------------------------------------------------------
                         required time                         26.834    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.225ns (21.682%)  route 8.037ns (78.318%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.728    13.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X64Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Recov_fdce_C_CLR)     -0.607    26.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[254]
  -------------------------------------------------------------------
                         required time                         26.834    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[255]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.225ns (21.682%)  route 8.037ns (78.318%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 27.703 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.728    13.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X64Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.524    27.703    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X64Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[255]/C
                         clock pessimism              0.115    27.818    
                         clock uncertainty           -0.377    27.441    
    SLICE_X64Y75         FDCE (Recov_fdce_C_CLR)     -0.607    26.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[255]
  -------------------------------------------------------------------
                         required time                         26.834    
                         arrival time                         -13.213    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[224]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 2.225ns (21.677%)  route 8.040ns (78.323%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.731    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X67Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[224]/C
                         clock pessimism              0.115    27.825    
                         clock uncertainty           -0.377    27.448    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.607    26.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[224]
  -------------------------------------------------------------------
                         required time                         26.841    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[225]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 2.225ns (21.677%)  route 8.040ns (78.323%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.731    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X67Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[225]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[225]/C
                         clock pessimism              0.115    27.825    
                         clock uncertainty           -0.377    27.448    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.607    26.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[225]
  -------------------------------------------------------------------
                         required time                         26.841    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[226]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 2.225ns (21.677%)  route 8.040ns (78.323%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.731    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X67Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[226]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[226]/C
                         clock pessimism              0.115    27.825    
                         clock uncertainty           -0.377    27.448    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.607    26.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[226]
  -------------------------------------------------------------------
                         required time                         26.841    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 13.626    

Slack (MET) :             13.626ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[227]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.265ns  (logic 2.225ns (21.677%)  route 8.040ns (78.323%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.657     2.951    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/clk
    SLICE_X50Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.478     3.429 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.656     5.085    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/Q[1]
    SLICE_X48Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.380 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78/O
                         net (fo=1, routed)           0.000     5.380    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_78_n_0
    SLICE_X48Y60         MUXF7 (Prop_muxf7_I1_O)      0.245     5.625 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37/O
                         net (fo=1, routed)           0.000     5.625    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_37_n_0
    SLICE_X48Y60         MUXF8 (Prop_muxf8_I0_O)      0.104     5.729 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17/O
                         net (fo=1, routed)           1.163     6.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_17_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I0_O)        0.316     7.209 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.000     7.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     7.423 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/FSM_sequential_current_state_reg[2]_i_6/O
                         net (fo=1, routed)           0.858     8.280    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/q[263]_i_18
    SLICE_X58Y48         LUT6 (Prop_lut6_I1_O)        0.297     8.577 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_5/O
                         net (fo=5, routed)           0.478     9.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state_reg[1]_rep_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.179 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/controller/FSM_sequential_current_state[2]_i_4/O
                         net (fo=11, routed)          1.154    10.333    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_1
    SLICE_X75Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.485 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/controller/q[263]_i_3__0/O
                         net (fo=264, routed)         2.731    13.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[0]_0
    SLICE_X67Y68         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[227]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/clk
    SLICE_X67Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[227]/C
                         clock pessimism              0.115    27.825    
                         clock uncertainty           -0.377    27.448    
    SLICE_X67Y68         FDCE (Recov_fdce_C_CLR)     -0.607    26.841    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/multiplication/reg_S/q_reg[227]
  -------------------------------------------------------------------
                         required time                         26.841    
                         arrival time                         -13.216    
  -------------------------------------------------------------------
                         slack                                 13.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[72]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.184ns (18.726%)  route 0.799ns (81.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.462     1.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[72]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[72]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[73]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.184ns (18.726%)  route 0.799ns (81.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.462     1.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[73]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[74]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.184ns (18.726%)  route 0.799ns (81.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.462     1.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[74]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[75]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.184ns (18.726%)  route 0.799ns (81.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.462     1.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y50         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.853     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y50         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[75]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X80Y50         FDCE (Remov_fdce_C_CLR)     -0.159     1.030    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[92]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.184ns (18.335%)  route 0.820ns (81.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.483     1.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[92]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X80Y55         FDCE (Remov_fdce_C_CLR)     -0.159     1.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[93]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.184ns (18.335%)  route 0.820ns (81.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.483     1.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[93]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X80Y55         FDCE (Remov_fdce_C_CLR)     -0.159     1.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[94]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.184ns (18.335%)  route 0.820ns (81.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.483     1.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[94]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X80Y55         FDCE (Remov_fdce_C_CLR)     -0.159     1.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[94]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[95]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.184ns (18.335%)  route 0.820ns (81.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.483     1.928    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y55         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.852     1.218    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y55         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[95]/C
                         clock pessimism             -0.030     1.188    
    SLICE_X80Y55         FDCE (Remov_fdce_C_CLR)     -0.159     1.029    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[68]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.184ns (23.517%)  route 0.598ns (76.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.262     1.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.858     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[68]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X80Y49         FDCE (Remov_fdce_C_CLR)     -0.159     0.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[69]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.184ns (23.517%)  route 0.598ns (76.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.589     0.925    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/clk
    SLICE_X74Y48         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDCE (Prop_fdce_C_Q)         0.141     1.066 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.337     1.402    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/Q[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I3_O)        0.043     1.445 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/controller/q[263]_i_3/O
                         net (fo=264, routed)         0.262     1.707    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[0]_0
    SLICE_X80Y49         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10125, routed)       0.858     1.224    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/clk
    SLICE_X80Y49         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[69]/C
                         clock pessimism             -0.263     0.961    
    SLICE_X80Y49         FDCE (Remov_fdce_C_CLR)     -0.159     0.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/squaring/reg_S/q_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.905    





