FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
/* bench 13940.2.0 b6700a8594e8 */
/* bench 13940.2.1 199afbad24ce */
/* bench 13940.2.2 6d394a58f804 */
/* bench 13940.2.3 9955b7012552 */
/* bench 13940.2.4 5bc467336edd */
/* bench 13940.2.5 f40cd5190e8e */
/* bench 13940.2.6 4658388b6c28 */
/* bench 13940.2.7 bec7590b0628 */
/* bench 13940.2.8 ea3f965bf836 */
/* bench 13940.2.9 8c187e64252c */
/* bench 13940.2.10 907525ae52da */
/* bench 13940.2.11 1ad11ce16921 */
/* bench 13940.2.12 a0717610e30b */
/* bench 13940.2.13 0dc332cb599d */
 * Copyright (C) 2003 Ralf Baechle
 * 6/2004	pf
/* bench 29074.2.0 6cba3e365f1f */
/* bench 29074.2.1 bbf72ee2bbb1 */
/* bench 29074.2.2 ada69cdcd7c5 */
/* bench 29074.2.3 25ff60afad67 */
/* bench 29074.2.4 d814376a8ab1 */
/* bench 29074.2.5 08d7e9b2bbd6 */
/* bench 29074.2.6 ff5982198b34 */
/* bench 29074.2.7 34f637f70296 */
/* bench 29074.2.8 9d958a81ae96 */
/* bench 29074.2.9 ee7c990a8061 */
/* bench 29074.2.10 812f18a28019 */
/* bench 29074.2.11 24fc5e407be0 */
/* bench 29074.2.12 605fe787a841 */
/* bench 29074.2.13 035fabd8c852 */
 */
#ifndef __ASM_MACH_IP28_CPU_FEATURE_OVERRIDES_H
#define __ASM_MACH_IP28_CPU_FEATURE_OVERRIDES_H

#include <asm/cpu.h>

/*
 * IP28 only comes with R10000 family processors all using the same config
 */
#define cpu_has_watch		1
#define cpu_has_mips16		0
#define cpu_has_mips16e2	0
#define cpu_has_divec		0
#define cpu_has_vce		0
#define cpu_has_cache_cdex_p	0
#define cpu_has_cache_cdex_s	0
#define cpu_has_prefetch	1
#define cpu_has_mcheck		0
#define cpu_has_ejtag		0

#define cpu_has_llsc		0
#define cpu_has_vtag_icache	0
#define cpu_has_dc_aliases	0 /* see probe_pcache() */
#define cpu_has_ic_fills_f_dc	0
#define cpu_has_dsp		0
#define cpu_has_dsp2		0
#define cpu_icache_snoops_remote_store	1
#define cpu_has_mipsmt		0
#define cpu_has_userlocal	0

#define cpu_has_nofpuex		0
#define cpu_has_64bits		1

#define cpu_has_4kex		1
#define cpu_has_4k_cache	1

#define cpu_has_inclusive_pcaches	1

#define cpu_dcache_line_size()	32
#define cpu_icache_line_size()	64

#define cpu_has_mips32r1	0
#define cpu_has_mips32r2	0
#define cpu_has_mips64r1	0
#define cpu_has_mips64r2	0

#endif /* __ASM_MACH_IP28_CPU_FEATURE_OVERRIDES_H */
/* bench 25048.1.0 effa1a0d8b15 */
/* bench 25048.1.1 514de3104fe5 */
/* bench 25048.1.2 e944c01c6493 */
/* bench 25048.1.3 bc08f4f706cf */
/* bench 25048.1.4 0e3dbcf21721 */
/* bench 25048.1.5 5d138e64e90e */
/* bench 25048.1.6 88e195406bc9 */
