{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# AnalogBase Overview"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## What you will learn\n",
    "* What AnalogBase is\n",
    "* Common layout considerations when using AnalogBase\n",
    "* Writing a loayout generator for a source follower"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## AnalogBase Overview\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_1.PNG\" />\n",
    "* Draw rows of NMOS followed by rows of PMOS\n",
    "    * Can have only NMOS or only PMOS\n",
    "    * Index 0 is bottom-most row\n",
    "* Draw substrates on ends for body contact"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## AnalogMosConn Overview\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_2.PNG\" />\n",
    "* AnalogBase \"drops\" AnalogMosConn on top of desired transistors to make connections to a vertical metal layer\n",
    "* Gate wires location determined by source/drain direction\n",
    "    * If source goes down, gate must be on drain side"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Transistor Naming Convention\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_3.PNG\" />\n",
    "* By convention, left-most source/drain junction is called \"source\"\n",
    "    * Right-most source/drain junction will be \"source\" only if you have even number of fingers"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Connecting to High Level Tracks\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_4.PNG\" />\n",
    "* By default gate connections from bottom of each row\n",
    "    * Flip the row to connect from top\n",
    "* Issues:\n",
    "    * How to figure out which tracks I can connect to?\n",
    "    * How to allocate more horizontal tracks?\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_5.PNG\" />\n",
    "* Solution: relative indexing\n",
    "* track 0 is the track closest to gate-side boundary\n",
    "* User specify number of tracks needed for gate/drain/source connections on each row"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## CS Amplifier Layout Example\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_6.PNG\" />\n",
    "* ALWAYS DRAW FLOORPLAN FIRST\n",
    "* Put dummies on both sides\n",
    "* Output between row, and inputs above/below\n",
    "* Gate wires aligned with output wires"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Class Definition\n",
    "```python\n",
    "class AmpCS(AnalogBase):\n",
    "    \"\"\"A common source amplifier\"\"\"\n",
    "    def __init__(self, temp_db, lib_name, params, used_names **kwargs):\n",
    "        super(AmpCS, self).__init__(temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "        \n",
    "        @property\n",
    "        def sch_params(self):\n",
    "            return self._sch_params\n",
    "```\n",
    "* Subclass AnalogBase to inherit useful functions\n",
    "* Simple Python class constructor\n",
    "* Initialize read-only sch_params property\n",
    "* Layout code will compute sch_params to make LVS clean"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "## Parameter Specifications\n",
    "```python\n",
    "@classmethod\n",
    "def get_params_info(cls):\n",
    "        \"\"\"Returns a dictionary containing parameter descriptions.\n",
    "        Override this method to return a dictionary from parameter names to descriptions.\n",
    "        Returns\n",
    "        -------\n",
    "        param_info : dict[str, str]\n",
    "            dictionary from parameter name to description.\n",
    "        \"\"\"\n",
    "        return dict(\n",
    "            lch='channel length, in meters.',\n",
    "            w_dict='width dictionary.',\n",
    "            intent_dict='intent dictionary.',\n",
    "            fg_dict='number of fingers dictionary.',\n",
    "            ndum='number of dummies on each side.',\n",
    "            ptap_w='NMOS substrate width, in meters/number of fins.',\n",
    "            ntap_w='PMOS substrate width, in meters/number of fins.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "```\n",
    "* Must implement get_params_info() method\n",
    "* List all layout parametercs"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## How many fingers in a row?\n",
    "```python\n",
    " # compute total number of fingers in each row\n",
    "fg_half_pmos = fg_load // 2\n",
    "fg_half_nmos = fg_amp // 2\n",
    "fg_half = max(fg_half_pmos, fg_half_nmos)\n",
    "fg_tot = (fg_half + ndum) * 2\n",
    "```\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_7.PNG\" />\n",
    "* Total number of fingers depends on maximum of amp/load fingers"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Drawing Transistor Rows\n",
    "```python\n",
    "# specify width/threshold of each row\n",
    "nw_list = [w_dict['amp']]\n",
    "pw_list = [w_dict['load']]\n",
    "nth_list = [intent_dict['amp']]\n",
    "pth_list = [intent_dict['load']]\n",
    "\n",
    "# specify number of horizontal tracks for each row\n",
    "ng_tracks = [1]  # input track\n",
    "nds_tracks = [1]  # one track for space\n",
    "pds_tracks = [1]  # output track\n",
    "pg_tracks = [1]  # bias track\n",
    "\n",
    "# specify row orientations\n",
    "n_orient = ['R0'] # gate connection on bottom\n",
    "p_orient = ['MX'] # gate connection on top\n",
    "\n",
    "self.draw_base(lch, fg_tot, ptap_w, ntap_w, nw_list,\n",
    "               nth_list, pw_list, pth_list,\n",
    "               ng_tracks=ng_tracks, nds_tracks=nds_tracks,\n",
    "               pg_tracks=pg_tracks, pds_tracks=pds_tracks,\n",
    "               n_orientations=n_orient, p_orientations=p_orient,\n",
    "               )\n",
    "```\n",
    "* Specify row parameters, then draw rows"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Is output on source or drain?\n",
    "```python\n",
    "# figure out if output connects to drain or source of nmos\n",
    "if (fg_amp - fg_load) % 4 == 0:\n",
    "    aout, aoutb, nsdir, nddir = 'd', 's', 0, 2\n",
    "else:\n",
    "    aout, aoutb, nsdir, nddir = 's', 'd', 2, 0\n",
    "```\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_8.PNG\" />\n",
    "* We always connect output to drain of load\n",
    "* Depending on (fg_load-fg_amp) % 4, output is connected to drain or source of amp"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Drawing Transistor Connections\n",
    "```python\n",
    "# create transistor connections\n",
    "load_col = ndum + fg_half - fg_half_pmos\n",
    "amp_col = ndum + fg_half - fg_half_nmos\n",
    "amp_ports = self.draw_mos_conn('nch', 0, amp_col, fg_amp, nsdir, nddir)\n",
    "load_ports = self.draw_mos_conn('pch', 0, load_col, fg_load, 2, 0)\n",
    "# amp_ports/load_ports are dictionaries of WireArrays representing\n",
    "# transistor ports.\n",
    "print(amp_ports)\n",
    "print(amp_ports['g'])\n",
    "```\n",
    "* Create transistor connections\n",
    "* draw_mos_conn() connects transistors, then returns dictionary from transistor port names to WireArrays\n",
    "* For sdir/ddir, 0 is down, 2 is up"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Connecting Wires\n",
    "```python\n",
    "# create TrackID from relative track index\n",
    "vin_tid = self.make_track_id('nch', 0, 'g', 0)\n",
    "vout_tid = self.make_track_id('pch', 0, 'ds', 0)\n",
    "vbias_tid = self.make_track_id('pch', 0, 'g', 0)\n",
    "# can also convert from relative to absolute track index\n",
    "print(self.get_track_index('nch', 0, 'g', 0))\n",
    "\n",
    "vin_warr = self.connect_to_tracks(amp_ports['g'], vin_tid)\n",
    "vout_warr = self.connect_to_tracks([amp_ports[aout], load_ports['d']], vout_tid)\n",
    "vbias_warr = self.connect_to_tracks(load_ports['g'], vbias_tid)\n",
    "self.connect_to_substrate('ptap', amp_ports[aoutb])\n",
    "self.connect_to_substrate('ntap', load_ports['s'])\n",
    "```\n",
    "* make_track_id() and get_track_index() converts from relative to absolute index\n",
    "* connect_to_substrate() connects transistor ports to substrate on vertical metal layer"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Dummies and Pins\n",
    "```python\n",
    "vss_warrs, vdd_warrs = self.fill_dummy()\n",
    "\n",
    "self.add_pin('VSS', vss_warrs, show=show_pins)\n",
    "self.add_pin('VDD', vdd_warrs, show=show_pins)\n",
    "self.add_pin('vin', vin_warr, show=show_pins)\n",
    "self.add_pin('vout', vout_warr, show=show_pins)\n",
    "self.add_pin('vbias', vbias_warr, show=show_pins)\n",
    "```\n",
    "* fill_dummy() connects all unused transistors to substrates, then connect substrates to horizontal metal layer\n",
    "* show_pins layout parameter is useful for hiding pins in subcells"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Schematic Parameters\n",
    "```python\n",
    " # compute schematic parameters\n",
    "sch_fg_dict = fg_dict.copy()\n",
    "sch_fg_dict['dump'] = fg_tot - fg_load\n",
    "if aout == 'd':\n",
    "    sch_fg_dict['dumn_list'] = [fg_tot - fg_amp]\n",
    "else:\n",
    "    sch_fg_dict['dumn_list'] = [fg_tot - fg_amp - 2, 2]\n",
    "self._sch_params = dict(\n",
    "    lch=lch,\n",
    "    w_dict=w_dict,\n",
    "    intent_dict=intent_dict,\n",
    "    fg_dict=sch_fg_dict,\n",
    ")\n",
    "```\n",
    "* Compute schematic parameters\n",
    "* Note that dummy schematic changes if nmos source is connected to output"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## SF Amplifier Exercise\n",
    "* Now try to code a source-follower amplifier by filling in missing code in class AmpSF below\n",
    "* Use the below floorplan\n",
    "* If you're stuck you can look at the AmpSFSoln class below for a complete solution\n",
    "<img src=\"bootcamp_pics/3_analogbase/analogbase_9.PNG\" />\n",
    "* Two rows of NMOS\n",
    "* Gate on top for second row\n",
    "* 1 track spacing between vin and VDD"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from abs_templates_ec.analog_core import AnalogBase\n",
    "\n",
    "\n",
    "class AmpSF(AnalogBase):\n",
    "    \"\"\"A template of a single transistor with dummies.\n",
    "    This class is mainly used for transistor characterization or\n",
    "    design exploration with config views.\n",
    "    Parameters\n",
    "    ----------\n",
    "    temp_db : :class:`bag.layout.template.TemplateDB`\n",
    "            the template database.\n",
    "    lib_name : str\n",
    "        the layout library name.\n",
    "    params : dict[str, any]\n",
    "        the parameter values.\n",
    "    used_names : set[str]\n",
    "        a set of already used cell names.\n",
    "    kwargs : dict[str, any]\n",
    "        dictionary of optional parameters.  See documentation of\n",
    "        :class:`bag.layout.template.TemplateBase` for details.\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):\n",
    "        super(AmpSF, self).__init__(temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "\n",
    "    @property\n",
    "    def sch_params(self):\n",
    "        return self._sch_params\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        \"\"\"Returns a dictionary containing parameter descriptions.\n",
    "        Override this method to return a dictionary from parameter names to descriptions.\n",
    "        Returns\n",
    "        -------\n",
    "        param_info : dict[str, str]\n",
    "            dictionary from parameter name to description.\n",
    "        \"\"\"\n",
    "        return dict(\n",
    "            lch='channel length, in meters.',\n",
    "            w_dict='width dictionary.',\n",
    "            intent_dict='intent dictionary.',\n",
    "            fg_dict='number of fingers dictionary.',\n",
    "            ndum='number of dummies on each side.',\n",
    "            ptap_w='NMOS substrate width, in meters/number of fins.',\n",
    "            ntap_w='PMOS substrate width, in meters/number of fins.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "\n",
    "    def draw_layout(self):\n",
    "        \"\"\"Draw the layout of a transistor for characterization.\n",
    "        \"\"\"\n",
    "\n",
    "        lch = self.params['lch']\n",
    "        w_dict = self.params['w_dict']\n",
    "        intent_dict = self.params['intent_dict']\n",
    "        fg_dict = self.params['fg_dict']\n",
    "        ndum = self.params['ndum']\n",
    "        ptap_w = self.params['ptap_w']\n",
    "        ntap_w = self.params['ntap_w']\n",
    "        show_pins = self.params['show_pins']\n",
    "\n",
    "        fg_amp = fg_dict['amp']\n",
    "        fg_bias = fg_dict['bias']\n",
    "\n",
    "        if fg_bias % 2 != 0 or fg_amp % 2 != 0:\n",
    "            raise ValueError('fg_bias=%d and fg_amp=%d must all be even.' % (fg_bias, fg_amp))\n",
    "\n",
    "        fg_half_bias = fg_bias // 2\n",
    "        fg_half_amp = fg_amp // 2\n",
    "        fg_half = max(fg_half_bias, fg_half_amp)\n",
    "        fg_tot = (fg_half + ndum) * 2\n",
    "\n",
    "        nw_list = [w_dict['bias'], w_dict['amp']]\n",
    "        nth_list = [intent_dict['bias'], intent_dict['amp']]\n",
    "        ng_tracks = [1, 3]\n",
    "        nds_tracks = [1, 1]\n",
    "\n",
    "        n_orient = ['R0', 'MX']\n",
    "\n",
    "        self.draw_base(lch, fg_tot, ptap_w, ntap_w, nw_list,\n",
    "                       nth_list, [], [],\n",
    "                       ng_tracks=ng_tracks, nds_tracks=nds_tracks,\n",
    "                       pg_tracks=[], pds_tracks=[],\n",
    "                       n_orientations=n_orient,\n",
    "                       )\n",
    "\n",
    "        if (fg_amp - fg_bias) % 4 == 0:\n",
    "            aout, aoutb, nsdir, nddir = 'd', 's', 2, 0\n",
    "        else:\n",
    "            aout, aoutb, nsdir, nddir = 's', 'd', 0, 2\n",
    "\n",
    "        # TODO: compute bias_col and amp_col\n",
    "        bias_col = amp_col = 0\n",
    "\n",
    "        amp_ports = self.draw_mos_conn('nch', 1, amp_col, fg_amp, nsdir, nddir)\n",
    "        bias_ports = self.draw_mos_conn('nch', 0, bias_col, fg_bias, 0, 2)\n",
    "\n",
    "        # TODO: get TrackIDs for horizontal tracks\n",
    "        # The following are related code copied and pasted from AmpCS\n",
    "        # for reference\n",
    "        # vin_tid = self.make_track_id('nch', 0, 'g', 0)\n",
    "        # vout_tid = self.make_track_id('pch', 0, 'ds', 0)\n",
    "        # vbias_tid = self.make_track_id('pch', 0, 'g', 0)\n",
    "        vdd_tid = vin_tid = vout_tid = vbias_tid = None\n",
    "\n",
    "        if vdd_tid is None:\n",
    "            return\n",
    "\n",
    "        # uncomment to visualize track location\n",
    "        # hm_layer = self.mos_conn_layer + 1\n",
    "        # xl = self.bound_box.left_unit\n",
    "        # xr = self.bound_box.right_unit\n",
    "        # self.add_wires(hm_layer, vdd_tid.base_index, xl, xr, unit_mode=True)\n",
    "        # self.add_wires(hm_layer, vin_tid.base_index, xl, xr, unit_mode=True)\n",
    "        # self.add_wires(hm_layer, vout_tid.base_index, xl, xr, unit_mode=True)\n",
    "        # self.add_wires(hm_layer, vbias_tid.base_index, xl, xr, unit_mode=True)\n",
    "        \n",
    "        # TODO: connect transistors to horizontal tracks\n",
    "        # The following are related code copied and pasted from AmpCS\n",
    "        # for reference\n",
    "        # vin_warr = self.connect_to_tracks(amp_ports['g'], vin_tid)\n",
    "        # vout_warr = self.connect_to_tracks([amp_ports[aout], load_ports['d']], vout_tid)\n",
    "        # vbias_warr = self.connect_to_tracks(load_ports['g'], vbias_tid)\n",
    "        vin_warr = vout_warr = vbias_warr = vdd_warr = None\n",
    "\n",
    "        if vin_warr is None:\n",
    "            return\n",
    "\n",
    "        self.connect_to_substrate('ptap', bias_ports['s'])\n",
    "\n",
    "        vss_warrs, _ = self.fill_dummy()\n",
    "\n",
    "        self.add_pin('VSS', vss_warrs, show=show_pins)\n",
    "        # TODO: add pins\n",
    "\n",
    "        sch_fg_dict = fg_dict.copy()\n",
    "        sch_fg_dict['dum_list'] = [fg_tot - fg_bias, fg_tot - fg_amp - 2, 2]\n",
    "\n",
    "        self._sch_params = dict(\n",
    "            lch=lch,\n",
    "            w_dict=w_dict,\n",
    "            intent_dict=intent_dict,\n",
    "            fg_dict=sch_fg_dict,\n",
    "        )\n",
    "        "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "* Now run this cell to see the results"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "using existing BagProject\n",
      "computing layout\n",
      "ext_w0 = 1, ext_wend=9, tot_ntr=20\n",
      "ext_w0 = 2, ext_wend=8, tot_ntr=20\n",
      "ext_w0 = 4, ext_wend=9, tot_ntr=21\n",
      "final: ext_w0 = 2, ext_wend=8, tot_ntr=20\n",
      "creating layout\n",
      "layout done\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "\n",
    "# import bag package\n",
    "import bag\n",
    "\n",
    "# import BAG demo Python modules\n",
    "import xbase_demo.core as demo_core\n",
    "\n",
    "# load circuit specifications from file\n",
    "spec_fname = os.path.join(os.environ['BAG_WORK_DIR'], 'specs_demo/demo.yaml')\n",
    "top_specs = demo_core.read_yaml(spec_fname)\n",
    "\n",
    "# obtain BagProject instance\n",
    "local_dict = locals()\n",
    "if 'bprj' in local_dict:\n",
    "    print('using existing BagProject')\n",
    "    bprj = local_dict['bprj']\n",
    "else:\n",
    "    print('creating BagProject')\n",
    "    bprj = bag.BagProject()\n",
    "\n",
    "demo_core.gen_layout(bprj, top_specs, 'amp_sf', AmpSF)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Solution:\n",
    "```python\n",
    "class AmpSF(AnalogBase):\n",
    "    \"\"\"A template of a single transistor with dummies.\n",
    "    This class is mainly used for transistor characterization or\n",
    "    design exploration with config views.\n",
    "    Parameters\n",
    "    ----------\n",
    "    temp_db : :class:`bag.layout.template.TemplateDB`\n",
    "            the template database.\n",
    "    lib_name : str\n",
    "        the layout library name.\n",
    "    params : dict[str, any]\n",
    "        the parameter values.\n",
    "    used_names : set[str]\n",
    "        a set of already used cell names.\n",
    "    kwargs : dict[str, any]\n",
    "        dictionary of optional parameters.  See documentation of\n",
    "        :class:`bag.layout.template.TemplateBase` for details.\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, temp_db, lib_name, params, used_names, **kwargs):\n",
    "        super(AmpSF, self).__init__(temp_db, lib_name, params, used_names, **kwargs)\n",
    "        self._sch_params = None\n",
    "\n",
    "    @property\n",
    "    def sch_params(self):\n",
    "        return self._sch_params\n",
    "\n",
    "    @classmethod\n",
    "    def get_params_info(cls):\n",
    "        \"\"\"Returns a dictionary containing parameter descriptions.\n",
    "        Override this method to return a dictionary from parameter names to descriptions.\n",
    "        Returns\n",
    "        -------\n",
    "        param_info : dict[str, str]\n",
    "            dictionary from parameter name to description.\n",
    "        \"\"\"\n",
    "        return dict(\n",
    "            lch='channel length, in meters.',\n",
    "            w_dict='width dictionary.',\n",
    "            intent_dict='intent dictionary.',\n",
    "            fg_dict='number of fingers dictionary.',\n",
    "            ndum='number of dummies on each side.',\n",
    "            ptap_w='NMOS substrate width, in meters/number of fins.',\n",
    "            ntap_w='PMOS substrate width, in meters/number of fins.',\n",
    "            show_pins='True to draw pin geometries.',\n",
    "        )\n",
    "\n",
    "    def draw_layout(self):\n",
    "        \"\"\"Draw the layout of a transistor for characterization.\n",
    "        \"\"\"\n",
    "\n",
    "        lch = self.params['lch']\n",
    "        w_dict = self.params['w_dict']\n",
    "        intent_dict = self.params['intent_dict']\n",
    "        fg_dict = self.params['fg_dict']\n",
    "        ndum = self.params['ndum']\n",
    "        ptap_w = self.params['ptap_w']\n",
    "        ntap_w = self.params['ntap_w']\n",
    "        show_pins = self.params['show_pins']\n",
    "\n",
    "        fg_amp = fg_dict['amp']\n",
    "        fg_bias = fg_dict['bias']\n",
    "\n",
    "        if fg_bias % 2 != 0 or fg_amp % 2 != 0:\n",
    "            raise ValueError('fg_bias=%d and fg_amp=%d must all be even.' % (fg_bias, fg_amp))\n",
    "\n",
    "        fg_half_bias = fg_bias // 2\n",
    "        fg_half_amp = fg_amp // 2\n",
    "        fg_half = max(fg_half_bias, fg_half_amp)\n",
    "        fg_tot = (fg_half + ndum) * 2\n",
    "\n",
    "        nw_list = [w_dict['bias'], w_dict['amp']]\n",
    "        nth_list = [intent_dict['bias'], intent_dict['amp']]\n",
    "\n",
    "        ng_tracks = [1, 3]\n",
    "        nds_tracks = [1, 1]\n",
    "\n",
    "        n_orient = ['R0', 'MX']\n",
    "\n",
    "        self.draw_base(lch, fg_tot, ptap_w, ntap_w, nw_list,\n",
    "                       nth_list, [], [],\n",
    "                       ng_tracks=ng_tracks, nds_tracks=nds_tracks,\n",
    "                       pg_tracks=[], pds_tracks=[],\n",
    "                       n_orientations=n_orient,\n",
    "                       )\n",
    "\n",
    "        if (fg_amp - fg_bias) % 4 == 0:\n",
    "            aout, aoutb, nsdir, nddir = 'd', 's', 2, 0\n",
    "        else:\n",
    "            aout, aoutb, nsdir, nddir = 's', 'd', 0, 2\n",
    "\n",
    "        bias_col = ndum + fg_half - fg_half_bias\n",
    "        amp_col = ndum + fg_half - fg_half_amp\n",
    "        amp_ports = self.draw_mos_conn('nch', 1, amp_col, fg_amp, nsdir, nddir)\n",
    "        bias_ports = self.draw_mos_conn('nch', 0, bias_col, fg_bias, 0, 2)\n",
    "\n",
    "        vdd_tid = self.make_track_id('nch', 1, 'g', 0)\n",
    "        vin_tid = self.make_track_id('nch', 1, 'g', 2)\n",
    "        vout_tid = self.make_track_id('nch', 0, 'ds', 0)\n",
    "        vbias_tid = self.make_track_id('nch', 0, 'g', 0)\n",
    "\n",
    "        vin_warr = self.connect_to_tracks(amp_ports['g'], vin_tid)\n",
    "        vout_warr = self.connect_to_tracks([amp_ports[aout], bias_ports['d']], vout_tid)\n",
    "        vbias_warr = self.connect_to_tracks(bias_ports['g'], vbias_tid)\n",
    "        vdd_warr = self.connect_to_tracks(amp_ports[aoutb], vdd_tid)\n",
    "        self.connect_to_substrate('ptap', bias_ports['s'])\n",
    "\n",
    "        vss_warrs, _ = self.fill_dummy()\n",
    "\n",
    "        self.add_pin('VSS', vss_warrs, show=show_pins)\n",
    "        self.add_pin('VDD', vdd_warr, show=show_pins)\n",
    "        self.add_pin('vin', vin_warr, show=show_pins)\n",
    "        self.add_pin('vout', vout_warr, show=show_pins)\n",
    "        self.add_pin('vbias', vbias_warr, show=show_pins)\n",
    "\n",
    "        sch_fg_dict = fg_dict.copy()\n",
    "        sch_fg_dict['dum_list'] = [fg_tot - fg_bias, fg_tot - fg_amp - 2, 2]\n",
    "\n",
    "        self._sch_params = dict(\n",
    "            lch=lch,\n",
    "            w_dict=w_dict,\n",
    "            intent_dict=intent_dict,\n",
    "            fg_dict=sch_fg_dict,\n",
    "        )\n",
    "```"
   ]
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 1
}
