# [go back to main content index](https://github.com/c4arl0s/ComputerSystems_aProgrammersPerspective#computer-systems---a-programmers-perspective)

# [1 ATour Of Computer Systems](https://github.com/c4arl0s/1ATourOfComputerSystems#1-a-tour-of-computer-systems)

1. [x] [1. A tour of Computer System](https://github.com/c4arl0s/1ATourOfComputerSystems#1-a-tour-of-computer-systems)
2. [x] [2. Programs are translatedxd by other Programs into Different Forms](https://github.com/c4arl0s/1ATourOfComputerSystems#12-programs-are-translatedxd-by-other-programs-into-different-forms)
3. [x] [3. It pays to understand How Compilation System Works](https://github.com/c4arl0s/1ATourOfComputerSystems#13-it-pays-to-understand-how-compilation-system-works)
4. [x] [4. Processors Read and Interpret instructions Stored in Memory](https://github.com/c4arl0s/1ATourOfComputerSystems#14-processors-read-and-interpret-instructions-stored-in-memory)
    * [x] [Hardware Organization of a System](https://github.com/c4arl0s/1ATourOfComputerSystems#141-hardware-organization-of-a-system)
    * [x] [Buses](https://github.com/c4arl0s/1ATourOfComputerSystems#buses)
    * [x] [I/O Devices](https://github.com/c4arl0s/1ATourOfComputerSystems#io-devices)
    * [x] [Main Memory](https://github.com/c4arl0s/1ATourOfComputerSystems#main-memory)
    * [x] [Processor](https://github.com/c4arl0s/1ATourOfComputerSystems#processor)
4. [x] [Running the hello Program](https://github.com/c4arl0s/1ATourOfComputerSystems#142-running-the-hello-program)
5. [x] [Caches Matters](https://github.com/c4arl0s/1ATourOfComputerSystems#15-caches-matters)
6. [x] [Storage Devices Form a Hiararchy](https://github.com/c4arl0s/1ATourOfComputerSystems#16-storage-devices-form-a-hiararchy)
7. [x] [The Operating System Manages the Hardware](https://github.com/c4arl0s/1ATourOfComputerSystems#17-the-operating-system-manages-the-hardware)
    * [x] [Processes](https://github.com/c4arl0s/1ATourOfComputerSystems#171-processes)
    * [x] [Threads](https://github.com/c4arl0s/1ATourOfComputerSystems#172-threads)
    * [x] [Virtual Memory](https://github.com/c4arl0s/1ATourOfComputerSystems#173-virtual-memory)
    * [x] [Files](https://github.com/c4arl0s/1ATourOfComputerSystems#174-files)
8. [x] [Systems Communicate with Other Systems Using Networks](https://github.com/c4arl0s/1ATourOfComputerSystems#18-systems-communicate-with-other-systems-using-networks)
9. [x] [Important Themes](https://github.com/c4arl0s/1ATourOfComputerSystems#19-important-themes)
    * [x] [Concurrency and Parallelism](https://github.com/c4arl0s/1ATourOfComputerSystems#191-concurrency-and-parallelism)
    - [x] [Thread-Level Concurrency](https://github.com/c4arl0s/1ATourOfComputerSystems#thread-level-concurrency)
    - [x] [Instruction-Level Parallelism](https://github.com/c4arl0s/1ATourOfComputerSystems#instruction-level-parallelism)
    * [x] [The Importance of Abstractions in Computer Systems](https://github.com/c4arl0s/1ATourOfComputerSystems#192-the-importance-of-abstractions-in-computer-systems)
10. [x] [Summary](https://github.com/c4arl0s/1ATourOfComputerSystems#110-summary)

# [2. Representing and Manipulating Information](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#2-representing-and-manipulating-information)

1. [x] [1. 2.1   Information Storage](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#1-21---information-storage)
    - [x] [2.1.1 Hexadecimal Notation](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#2-211-hexadecimal-notation)
    - [x] [2.1.2 Words](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#3-212-words)
    - [x] [2.1.3 Data Sizes](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#4-213-data-sizes)
    - [x] [2.1.4 Addressing and Byte Ordering](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#5-214-addressing-and-byte-ordering)
    - [x] [2.1.5 Representing Strings](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#6-215-representing-strings)
    - [x] [2.1.6 Representing Code](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#7-216-representing-code)
    - [x] [2.1.7 Introduction to Boolean Algebra](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#8-217-introduction-to-boolean-algebra)
    - [x] [2.1.8 Bit-Level Operations in C](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#9-218-bit-level-operations-in-c)
    - [x] [2.1.9 Logical Operations in C](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#10-219-logical-operations-in-c)
    - [x] [2.1.10 Shift Operations in C](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#11-2110-shift-operations-in-c)
12. [x] [2.2   Integer Representations](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#12-22---integer-representations)
    - [x] [2.2.1 Integral Data Types](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#13-221-integral-data-types)
    - [x] [2.2.2 Unsigned Encodings](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#14-222-unsigned-encodings)
    - [x] [2.2.3.Two’s-Complement Encodings](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#15-223twos-complement-encodings)
    - [x] [2.2.4 Conversions Between Signed and Unsigned](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#16-224-conversions-between-signed-and-unsigned)
    - [x] [2.2.5 Signed vs. Unsigned in C](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#17-225-signed-vs-unsigned-in-c)
    - [x] [2.2.6 Expanding the Bit Representation of a Number](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#18-226-expanding-the-bit-representation-of-a-number)
    - [x] [2.2.7 Truncating Numbers](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#19-227-truncating-numbers)
    - [x] [2.2.8 Advice on Signed vs. Unsigned](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#228-advice-on-signed-vs-unsigned)
20. [x] [2.3   Integer Arithmetic](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#20-23---integer-arithmetic)
    - [x] [2.3.1 Unsigned Addition](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#21-231-unsigned-addition)
    - [x] [2.3.2 Two’s-Complement Addition](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#22-232-twos-complement-addition)
    - [x] [2.3.3 Two’s-Complement Negation](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#23-233-twos-complement-negation)
    - [x] [2.3.4 Unsigned Multiplication](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#24-234-unsigned-multiplication)
    - [x] [2.3.5 Two’s-Complement Multiplication](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#25-235-twos-complement-multiplication)
    - [x] [2.3.6 Multiplying by Constants](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#26-236-multiplying-by-constants)
    - [x] [2.3.7 Dividing by Powers of Two](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#27-237-dividing-by-powers-of-two)
    - [x] [2.3.8 Final Thoughts on Integer Arithmetic](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#28-238-final-thoughts-on-integer-arithmetic)
29. [x] [2.4   Floating Point](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#29-24---floating-point)
    - [x] [2.4.1 Fractional Binary Numbers](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#30-241-fractional-binary-numbers)
    - [x] [2.4.2 IEEE Floating-Point Representation](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#31-242-ieee-floating-point-representation)
    - [x] [2.4.3 Example Numbers](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#32-243-example-numbers)
    - [x] [2.4.4 Rounding](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#33-244-rounding)
    - [x] [2.4.5 Floating-Point Operations](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#34-245-floating-point-operations)
    - [x] [2.4.6 Floating Point in C](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#35-246-floating-point-in-c)
36. [x] [2.5 Summary](https://github.com/c4arl0s/2RepresentingAndManipulatingInformation#36-25-summary)

# [3. Machine-Level Representation Of Programs](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#3-machine-level-representation-of-programs)

1. [x] [1. 3.1 A Historical Perspective](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#1-31-a-historical-perspective)
2. [x] [2. 3.2 Program Encodings](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#2-32-program-encodings)
    - [x] [3. 3.2.1 Machine-Level Code](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--321-machine-level-code)
    - [x] [4. 3.2.2 Code Examples](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--322-code-examples)
    - [x] [5. 3.2.3 Notes on Formatting](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--323-notes-on-formatting)
3. [x] [3.3 Data Formats](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#3-33-data-formats)
4. [x] [3.4 Accessing Information](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#4-34-accessing-information)
    - [x] [3.4.1 Operand Specifiers](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--341-operand-specifiers)
    - [x] [3.4.2 Data Movement Instructions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--342-data-movement-instructions)
    - [x] [3.4.3 Data Movement Example](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--343-data-movement-example)
5. [x] [3.5 Arithmetic and Logical Operations](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#5-35-arithmetic-and-logical-operations)
    - [x] [3.5.1 Load Effective Address](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--351-load-effective-address)
    - [x] [3.5.2 Unary and Binary Operations](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--352-unary-and-binary-operations)
    - [x] [3.5.3 Shift Operations Destination](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--353-shift-operations-destination)
    - [x] [3.5.4 Discussion](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--354-discussion)
    - [x] [3.5.5 Special Arithmetic Operations](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--355-special-arithmetic-operations) 
6. [x] [3.6 Control](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#6-36-control)
    - [x] [3.6.1 Condition Codes](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--361-condition-codes)
    - [x] [3.6.2 Accessing the Condition Codes](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--362-accessing-the-condition-codes)
    - [x] [3.6.3 Jump Instructions and Their Encodings](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--363-jump-instructions-and-their-encodings)
    - [x] [3.6.4 Translating Conditional Branches](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--364-translating-conditional-branches)
    - [x] [3.6.5 Loops](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--365-loops)
    - [x] [3.6.6 Conditional Move Instructions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--366-conditional-move-instructions)
    - [x] [3.6.7 Switch Statements](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--367-switch-statements)
7. [x] [3.7 Procedures](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#7-37-procedures)
    - [x] [3.7.1 Stack Frame Structure](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--371-stack-frame-structure)
    - [x] [3.7.2 Transferring Control](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--372-transferring-control)
    - [x] [3.7.3 Register Usage Conventions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--373-register-usage-conventions)
    - [x] [3.7.4 Procedure Example](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--374-procedure-example)
    - [x] [3.7.5 Recursive Procedures](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--375-recursive-procedures)
8. [x] [3.8 Array Allocation and Access](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#8-38-array-allocation-and-access)
    - [x] [3.8.1 Basic Principles](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--381-basic-principles)
    - [x] [3.8.2 Pointer Arithmetic](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--382-pointer-arithmetic)
    - [x] [3.8.3 Nested Arrays](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--383-nested-arrays)
    - [x] [3.8.4 Fixed-Size Arrays](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--384-fixed-size-arrays)
    - [x] [3.8.5 Variable-Size Arrays](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--385-variable-size-arrays)
9. [x] [3.9 Heterogeneous Data Structures](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#9-39-heterogeneous-data-structures)
    - [x] [3.9.1 Structures](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--391-structures)
    - [x] [3.9.2 Unions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--392-unions)
    - [x] [3.9.3 Data Alignment](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--393-data-alignment)
10. [x] [3.10 Putting It Together: Understanding Pointers](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#10-310-putting-it-together-understanding-pointers)
11. [x] [3.11 Life in the Real World: Using the gdb Debugger](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#11-311-life-in-the-real-world-using-the-gdb-debugger)
12. [x] [3.12 Out-of-Bounds Memory References and Buffer Overflow](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#12-312-out-of-bounds-memory-references-and-buffer-overflow)
    - [x] [3.12.1 Thwarting Buffer Overflow Attacks](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--3121-thwarting-buffer-overflow-attacks)
    - [x] [Stack Randomization](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--stack-randomization)
    - [x] [Stack Corruption Detection](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--stack-corruption-detection)
    - [x] [Limiting Executable Code Regions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--limiting-executable-code-regions)
13. [x] [3.13 x86-64: Extending IA32 to 64 Bits](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#13-313-x86-64-extending-ia32-to-64-bits)
    - [x] [3.13.1 History and Motivation for x86-64](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--3131-history-and-motivation-for-x86-64)
14. [x] [3.13.2 An Overview of x86-64](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#14-3132-an-overview-of-x86-64)
    - [x] [Data Types](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--data-types)
    - [x] [Assembly-Code Example](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--assembly-code-example)
15. [x] [3.13.3 Accessing Information](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#15-3133-accessing-information)
    - [ ] [Arithmetic Instructions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--arithmetic-instructions)
16. [ ] [3.13.4 Control](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#16-3134-control)
    - [ ] [Procedures](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--procedures)
    - [ ] [Argument Passing](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--argument-passing)
    - [ ] [Stack Frames](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--stack-frames)
    - [ ] [Register Saving Conventions](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#--register-saving-conventions)
17. [ ] [3.13.5 Data Structures](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#17-3135-data-structures)
18. [ ] [3.13.6 Concluding Observations about x86-64](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#18-3136-concluding-observations-about-x86-64)
19. [ ] [3.14 Machine-Level Representations of Floating-Point Programs](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#14-314-machine-level-representations-of-floating-point-programs)
20. [ ] [3.15 Summary](https://github.com/c4arl0s/3MachineLevelRepresentationOfPrograms#3-machine-level-representation-of-programs---content)

# [4 Processor Architecture](https://github.com/c4arl0s/4ProcessorArchitecture#4-processor-architecture)

1. [x] [4.1 The Y86 Instruction Set Architecture](https://github.com/c4arl0s/4processorarchitecture#1-41-The-Y86-Instruction-Set-Architecture)
    - 2. [x] [4.1.1 Programmer-Visible State](https://github.com/c4arl0s/4processorarchitecture#2-411-Programmer-Visible-State)
    - 3. [x] [4.1.2 Y86 Instructions](https://github.com/c4arl0s/4processorarchitecture#3-412-Y86-Instructions)
    - 4. [x] [4.1.3 Instruction Encoding](https://github.com/c4arl0s/4processorarchitecture#4-413-Instruction-Encoding)
        - [x] [Aside Comparing IA32 to Y86 instruction encodings](https://github.com/c4arl0s/4ProcessorArchitecture#aside-comparing-ia32-to-y86-instruction-encodings)
        - [x] [Aside RISC and CISC instruction sets](https://github.com/c4arl0s/4ProcessorArchitecture#aside-risc-and-cisc-instruction-sets)
        - [x] [Aside The RISC versus CISC controversy](https://github.com/c4arl0s/4ProcessorArchitecture#aside-the-risc-versus-cisc-controversy)
    - 5. [x] [4.1.4 Y86 Exceptions](https://github.com/c4arl0s/4processorarchitecture#5-414-Y86-Exceptions)
    - 6. [ ] [4.1.5 Y86 Programs](https://github.com/c4arl0s/4processorarchitecture#6-415-Y86-Programs)
    - 7. [ ] [4.1.6 Some Y86 Instruction Details](https://github.com/c4arl0s/4processorarchitecture#7-416-Some-Y86-Instruction-Details)
8. [ ] [4.2 Logic Design and the Hardware Control Language HCL](https://github.com/c4arl0s/4processorarchitecture#8-42-Logic-Design-and-the-Hardware-Control-Language-HCL)
    - 9. [ ] [4.2.1 Logic Gates](https://github.com/c4arl0s/4processorarchitecture#9-421-Logic-Gates)
    - 10. [ ] [4.2.2 Combinational Circuits and HCL Boolean Expressions](https://github.com/c4arl0s/4processorarchitecture#10-422-Combinational-Circuits-and-HCL-Boolean-Expressions)
    - 11. [ ] [4.2.3 Word-Level Combinational Circuits and HCL Integer Expressions](https://github.com/c4arl0s/4processorarchitecture#11-423-Word-Level-Combinational-Circuits-and-HCL-Integer-Expressions)
    - 12. [ ] [4.2.4 Set Membership](https://github.com/c4arl0s/4processorarchitecture#12-424-Set-Membership)
    - 13. [ ] [4.2.5 Memory and Clocking](https://github.com/c4arl0s/4processorarchitecture#13-425-Memory-and-Clocking)
14. [ ] [4.3 Sequential Y86 Implementations](https://github.com/c4arl0s/4processorarchitecture#14-43-Sequential-Y86-Implementations)
    - 15. [ ] [4.3.1 Organizing Processing into Stages](https://github.com/c4arl0s/4processorarchitecture#15-431-Organizing-Processing-into-Stages)
    - 16. [ ] [4.3.2 SEQ Hardware Structure](https://github.com/c4arl0s/4processorarchitecture#16-432-SEQ-Hardware-Structure)
    - 17. [ ] [4.3.3 SEQ Timing](https://github.com/c4arl0s/4processorarchitecture#17-433-SEQ-Timing)
    - 18. [ ] [4.3.4 SEQ Stage Implementations](https://github.com/c4arl0s/4processorarchitecture#18-434-SEQ-Stage-Implementations)
        - 19. [ ] [Fetch Stage 1](https://github.com/c4arl0s/4processorarchitecture#19-Fetch-Stage-1)
        - 20. [ ] [Decode and Write-Back Stages 1](https://github.com/c4arl0s/4processorarchitecture#20-Decode-and-Write-Back-Stages-1)
        - 21. [ ] [Execute Stage 1](https://github.com/c4arl0s/4processorarchitecture#21-Execute-Stage-1)
        - 22. [ ] [Memory Stage 1](https://github.com/c4arl0s/4processorarchitecture#22-Memory-Stage-1)
        - 23. [ ] [PC Update Stage](https://github.com/c4arl0s/4processorarchitecture#23-PC-Update-Stage)
        - 24. [ ] [Surveying SEQ](https://github.com/c4arl0s/4processorarchitecture#24-Surveying-SEQ)
25. [ ] [4.4 General Principles of Pipelining](https://github.com/c4arl0s/4processorarchitecture#25-44-General-Principles-of-Pipelining)
    - 26. [ ] [4.4.1 Computational Pipelines](https://github.com/c4arl0s/4processorarchitecture#26-441-Computational-Pipelines)
    - 27. [ ] [4.4.2 A Detailed Look at Pipeline Operation](https://github.com/c4arl0s/4processorarchitecture#27-442-A-Detailed-Look-at-Pipeline-Operation)
    - 28. [ ] [4.4.3 Limitations of Pipelining](https://github.com/c4arl0s/4processorarchitecture#28-443-Limitations-of-Pipelining)
        - 29. [ ] [Nonuniform Partitioning](https://github.com/c4arl0s/4processorarchitecture#29-Nonuniform-Partitioning)
        - 30. [ ] [Diminishing Returns of Deep Pipelining](https://github.com/c4arl0s/4processorarchitecture#30-Diminishing-Returns-of-Deep-Pipelining)
    - 31. [ ] [4.4.4 Pipelining a System with Feedback](https://github.com/c4arl0s/4processorarchitecture#31-444-Pipelining-a-System-with-Feedback)
32. [ ] [4.5 Pipelined Y86 Implementations](https://github.com/c4arl0s/4processorarchitecture#32-45-Pipelined-Y86-Implementations)
    - 33. [ ] [4.5.1 SEQ+: Rearranging the Computation Stages](https://github.com/c4arl0s/4processorarchitecture#33-451-SEQ+-Rearranging-the-Computation-Stages)
    - 34. [ ] [4.5.2 Inserting Pipeline Registers](https://github.com/c4arl0s/4processorarchitecture#34-452-Inserting-Pipeline-Registers)
    - 35. [ ] [4.5.3 Rearranging and Relabeling Signals](https://github.com/c4arl0s/4processorarchitecture#35-453-Rearranging-and-Relabeling-Signals)
    - 36. [ ] [4.5.4 Next PC Prediction](https://github.com/c4arl0s/4processorarchitecture#36-454-Next-PC-Prediction)
    - 37. [ ] [4.5.5 Pipeline Hazards](https://github.com/c4arl0s/4processorarchitecture#37-455-Pipeline-Hazards)
    - 38. [ ] [4.5.6 Avoiding Data Hazards by Stalling](https://github.com/c4arl0s/4processorarchitecture#38-456-Avoiding-Data-Hazards-by-Stalling)
    - 39. [ ] [4.5.7 Avoiding Data Hazards by Forwarding](https://github.com/c4arl0s/4processorarchitecture#39-457-Avoiding-Data-Hazards-by-Forwarding)
    - 40. [ ] [4.5.8 Load/Use Data Hazards](https://github.com/c4arl0s/4processorarchitecture#40-458-LoadUse-Data-Hazards)
    - 41. [ ] [4.5.9 Exception Handling](https://github.com/c4arl0s/4processorarchitecture#41-459-Exception-Handling)
    - 42. [ ] [4.5.10 PIPE Stage Implementations](https://github.com/c4arl0s/4processorarchitecture#42-4510-PIPE-Stage-Implementations)
        - 43. [ ] [Decode and Write-Back Stage 2s](https://github.com/c4arl0s/4processorarchitecture#43-Decode-and-Write-Back-Stage-2s)
        - 44. [ ] [Execute Stage 2](https://github.com/c4arl0s/4processorarchitecture#44-Execute-Stage-2)
        - 45. [ ] [Memory Stage 2](https://github.com/c4arl0s/4processorarchitecture#45-Memory-Stage-2)
    - 46. [ ] [4.5.11 Pipeline Control Logic](https://github.com/c4arl0s/4processorarchitecture#46-4511-Pipeline-Control-Logic)
        - 47. [ ] [Desired Handling of Special Control Cases](https://github.com/c4arl0s/4processorarchitecture#47-Desired-Handling-of-Special-Control-Cases)
        - 48. [ ] [Detecting Special Control Conditions](https://github.com/c4arl0s/4processorarchitecture#48-Detecting-Special-Control-Conditions)
        - 49. [ ] [Pipeline Control Mechanisms](https://github.com/c4arl0s/4processorarchitecture#49-Pipeline-Control-Mechanisms)
        - 50. [ ] [Combinations of Control Conditions](https://github.com/c4arl0s/4processorarchitecture#50-Combinations-of-Control-Conditions)
    - 51. [ ] [4.5.12 Performance Analysis](https://github.com/c4arl0s/4processorarchitecture#51-4512-Performance-Analysis)
    - 52. [ ] [4.5.13 Unfinished Business](https://github.com/c4arl0s/4processorarchitecture#52-4513-Unfinished-Business)
        - 53. [ ] [Multicycle Instructions](https://github.com/c4arl0s/4processorarchitecture#53-Multicycle-Instructions)
        - 54. [ ] [Interfacing with the Memory System](https://github.com/c4arl0s/4processorarchitecture#54-Interfacing-with-the-Memory-System)

# [5 Optimizing Program Performance](https://github.com/c4arl0s/5OptimizingProgramPerformance#5-optimizing-program-performance)

1. [x] [5.1 Capabilities and Limitations of Optimizing Compilers](https://github.com/c4arl0s/5optimizingprogramperformance#1-51-Capabilities-and-Limitations-of-Optimizing-Compilers)
2. [x] [5.2 Expressing Program Performance](https://github.com/c4arl0s/5optimizingprogramperformance#2-52-Expressing-Program-Performance)
3. [x] [5.3 Program Example](https://github.com/c4arl0s/5optimizingprogramperformance#3-53-Program-Example)
4. [x] [5.4 Eliminating Loop Inefficiencies](https://github.com/c4arl0s/5optimizingprogramperformance#4-54-Eliminating-Loop-Inefficiencies)
5. [x] [5.5 Reducing Procedure Calls](https://github.com/c4arl0s/5optimizingprogramperformance#5-55-Reducing-Procedure-Calls)
6. [x] [5.6 Eliminating Unneeded Memory References](https://github.com/c4arl0s/5optimizingprogramperformance#6-56-Eliminating-Unneeded-Memory-References)
7. [x] [5.7 Understanding Modern Processors](https://github.com/c4arl0s/5optimizingprogramperformance#7-57-Understanding-Modern-Processors)
    - [x] [5.7.1 Overall Operation](https://github.com/c4arl0s/5OptimizingProgramPerformance#--571-overall-operation)
    - [x] [5.7.2 Functional Unit Performance](https://github.com/c4arl0s/5OptimizingProgramPerformance#--572-functional-unit-performance)
    - [x] [5.7.3 An Abstract Model of Processor Operation](https://github.com/c4arl0s/5OptimizingProgramPerformance#--573-an-abstract-model-of-processor-operation)
    - [x] [From Machine-Level Code to Data-Flow Graphs](https://github.com/c4arl0s/5OptimizingProgramPerformance#--from-machine-level-code-to-data-flow-graphs)
    - [x] [Other Performance Factors](https://github.com/c4arl0s/5OptimizingProgramPerformance#--other-performance-factors)
8. [x] [5.8 Loop Unrolling](https://github.com/c4arl0s/5optimizingprogramperformance#8-58-Loop-Unrolling)
9. [x] [5.9 Enhancing Parallelism](https://github.com/c4arl0s/5optimizingprogramperformance#9-59-Enhancing-Parallelism)
    - [x] [5.9.1 Multiple Accumulators](https://github.com/c4arl0s/5OptimizingProgramPerformance#--591-multiple-accumulators)
    - [x] [5.9.2 Reassociation Transformation](https://github.com/c4arl0s/5optimizingprogramperformance#--592-reassociation-transformation)
10. [x] [5.10 Summary of Results for Optimizing Combining Code](https://github.com/c4arl0s/5optimizingprogramperformance#10-510-Summary-of-Results-for-Optimizing-Combining-Code)
11. [x] [5.11 Some Limiting Factors](https://github.com/c4arl0s/5optimizingprogramperformance#11-511-Some-Limiting-Factors)
    - [x] [5.11.1 Register Spilling](https://github.com/c4arl0s/5optimizingprogramperformance#--5111-register-spilling)
    - [x] [5.11.2 Branch Prediction and Misprediction Penalties](https://github.com/c4arl0s/5optimizingprogramperformance#--5112-branch-prediction-and-misprediction-penalties)
       + [x] [Do Not Be Overly Concerned about Predictable Branches](https://github.com/c4arl0s/5optimizingprogramperformance#-do-not-be-overly-concerned-about-predictable-branches)
       + [x] [Write Code Suitable for Implementation with Conditional Moves](https://github.com/c4arl0s/5optimizingprogramperformance#-write-code-suitable-for-implementation-with-conditional-moves)
12. [x] [5.12 Understanding Memory Performance](https://github.com/c4arl0s/5optimizingprogramperformance#12-512-Understanding-Memory-Performance)
    - [x] [5.12.1 Load Performance](https://github.com/c4arl0s/5optimizingprogramperformance#--5121-load-performance)
    - [x] [5.12.2 Store Performance](https://github.com/c4arl0s/5optimizingprogramperformance#--5122-store-performance)
13. [x] [5.13 Life in the Real World: Performance Improvement Techniques](https://github.com/c4arl0s/5optimizingprogramperformance#13-513-Life-in-the-Real-World-Performance-Improvement-Techniques)
14. [x] [5.14 Identifying and Eliminating Performance Bottlenecks](https://github.com/c4arl0s/5optimizingprogramperformance#14-514-Identifying-and-Eliminating-Performance-Bottlenecks)
    - [x] [5.14.1 Program Profiling](https://github.com/c4arl0s/5optimizingprogramperformance#--5141-program-profiling) [gprof is not available for mac]
    - [ ] [5.14.2 Using a Profiler to Guide Optimization](https://github.com/c4arl0s/5optimizingprogramperformance#--5142-using-a-profiler-to-guide-optimization)
    - [ ] [5.14.3 Amdahl’s Law](https://github.com/c4arl0s/5optimizingprogramperformance#--5143-amdahls-law)
15. [ ] [5.15 Summary](https://github.com/c4arl0s/5optimizingprogramperformance#15-515-summary)

# [6 The Memory Hierarchy](https://github.com/c4arl0s/6TheMemoryHierarchy#6-the-memory-hierarchy)

1. [x] [1. 6.1 Storage Technologies](https://github.com/c4arl0s/6thememoryhierarchy#1-61-Storage-Technologies)
    - 2. [x] [2. 6.1.1 Random-Access Memory](https://github.com/c4arl0s/6thememoryhierarchy#2-611-Random-Access-Memory)
        - 3. [x] [3. Static RAM](https://github.com/c4arl0s/6thememoryhierarchy#3-Static-RAM)
        - 4. [x] [4. Dynamic RAM](https://github.com/c4arl0s/6thememoryhierarchy#4-Dynamic-RAM)
        - 5. [x] [5. Conventional DRAMs](https://github.com/c4arl0s/6thememoryhierarchy#5-Conventional-DRAMs)
        - 6. [x] [6. Memory Modules](https://github.com/c4arl0s/6thememoryhierarchy#6-Memory-Modules)
        - 7. [x] [7. Enhanced DRAMs](https://github.com/c4arl0s/6thememoryhierarchy#7-Enhanced-DRAMs)
        - 8. [x] [8. Nonvolatile Memory](https://github.com/c4arl0s/6thememoryhierarchy#8-Nonvolatile-Memory)
        - 9. [ ] [9. Accessing Main Memory](https://github.com/c4arl0s/6thememoryhierarchy#9-Accessing-Main-Memory)
    - 10. [ ] [10. 6.1.2 Disk Storage](https://github.com/c4arl0s/6thememoryhierarchy#10-612-Disk-Storage)
        - 11. [ ] [11. Disk Geometry](https://github.com/c4arl0s/6thememoryhierarchy#11-Disk-Geometry)
        - 12. [ ] [12. Disk Capacity](https://github.com/c4arl0s/6thememoryhierarchy#12-Disk-Capacity)
        - 13. [ ] [13. Disk Operation](https://github.com/c4arl0s/6thememoryhierarchy#13-Disk-Operation)
        - 14. [ ] [14. Logical Disk Blocks](https://github.com/c4arl0s/6thememoryhierarchy#14-Logical-Disk-Blocks)
        - 15. [ ] [15. Connecting I/O Devices](https://github.com/c4arl0s/6thememoryhierarchy#15-Connecting-IO-Devices)
        - 16. [ ] [16. Accessing Disks](https://github.com/c4arl0s/6thememoryhierarchy#16-Accessing-Disks)
        - 17. [ ] [17. Anatomy of a Commercial Disk](https://github.com/c4arl0s/6thememoryhierarchy#17-Anatomy-of-a-Commercial-Disk)
    - 18. [ ] [18. 6.1.3 Solid State Disks](https://github.com/c4arl0s/6thememoryhierarchy#18-613-Solid-State-Disks)
    - 19. [ ] [19. 6.1.4 Storage Technology Trends](https://github.com/c4arl0s/6thememoryhierarchy#19-614-Storage-Technology-Trends)
20. [ ] [20. 6.2 Locality](https://github.com/c4arl0s/6thememoryhierarchy#20-62-Locality)
    - 21. [ ] [21. 6.2.1 Locality of References to Program Data](https://github.com/c4arl0s/6thememoryhierarchy#21-621-Locality-of-References-to-Program-Data)
    - 22. [ ] [22. 6.2.2 Locality of Instruction Fetches](https://github.com/c4arl0s/6thememoryhierarchy#22-622-Locality-of-Instruction-Fetches)
    - 23. [ ] [23. 6.2.3 Summary of Locality](https://github.com/c4arl0s/6thememoryhierarchy#23-623-Summary-of-Locality)
24. [ ] [24. 6.3 The Memory Hierarchy](https://github.com/c4arl0s/6thememoryhierarchy#24-63-The-Memory-Hierarchy)
    - 25. [ ] [25. 6.3.1 Caching in the Memory Hierarchy](https://github.com/c4arl0s/6thememoryhierarchy#25-631-Caching-in-the-Memory-Hierarchy)
        - 26. [ ] [26. Cache Hits](https://github.com/c4arl0s/6thememoryhierarchy#26-Cache-Hits)
        - 27. [ ] [27. Cache Misses](https://github.com/c4arl0s/6thememoryhierarchy#27-Cache-Misses)
        - 28. [ ] [28. Kinds of Cache Misses](https://github.com/c4arl0s/6thememoryhierarchy#28-Kinds-of-Cache-Misses)
        - 29. [ ] [29. Cache Management](https://github.com/c4arl0s/6thememoryhierarchy#29-Cache-Management)
    - 30. [ ] [30. 6.3.2 Summary of Memory Hierarchy Concepts](https://github.com/c4arl0s/6thememoryhierarchy#30-632-Summary-of-Memory-Hierarchy-Concepts)
31. [ ] [31. 6.4 Cache Memories](https://github.com/c4arl0s/6thememoryhierarchy#31-64-Cache-Memories)
    - 32. [ ] [32. 6.4.1 Generic Cache Memory Organization](https://github.com/c4arl0s/6thememoryhierarchy#32-641-Generic-Cache-Memory-Organization)
    - 33. [ ] [33. 6.4.2 Direct-Mapped Caches](https://github.com/c4arl0s/6thememoryhierarchy#33-642-Direct-Mapped-Caches)
        - 34. [ ] [34. Set Selection in Direct-Mapped Caches](https://github.com/c4arl0s/6thememoryhierarchy#34-Set-Selection-in-Direct-Mapped-Caches)
        - 35. [ ] [35. Line Matching in Direct-Mapped Caches](https://github.com/c4arl0s/6thememoryhierarchy#35-Line-Matching-in-Direct-Mapped-Caches)
        - 36. [ ] [36. Word Selection in Direct-Mapped Caches](https://github.com/c4arl0s/6thememoryhierarchy#36-Word-Selection-in-Direct-Mapped-Caches)
        - 37. [ ] [37. Line Replacement on Misses in Direct-Mapped Caches](https://github.com/c4arl0s/6thememoryhierarchy#37-Line-Replacement-on-Misses-in-Direct-Mapped-Caches)
        - 38. [ ] [38. Putting It Together: A Direct-Mapped Cache in Action](https://github.com/c4arl0s/6thememoryhierarchy#38-Putting-It-Together-A-Direct-Mapped-Cache-in-Action)
        - 39. [ ] [39. Conflict Misses in Direct-Mapped Caches](https://github.com/c4arl0s/6thememoryhierarchy#39-Conflict-Misses-in-Direct-Mapped-Caches)
    - 40. [ ] [40. 6.4.3 Set Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#40-643-Set-Associative-Caches)
        - 41. [ ] [41. Set Selection in Set Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#41-Set-Selection-in-Set-Associative-Caches)
        - 42. [ ] [42. Line Matching and Word Selection in Set Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#42-Line-Matching-and-Word-Selection-in-Set-Associative-Caches)
        - 43. [ ] [43. Line Replacement on Misses in Set Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#43-Line-Replacement-on-Misses-in-Set-Associative-Caches)
    - 44. [ ] [44. 6.4.4 Fully Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#44-644-Fully-Associative-Caches)
        - 45. [ ] [45. Set Selection in Fully Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#45-Set-Selection-in-Fully-Associative-Caches)
        - 46. [ ] [46. Line Matching and Word Selection in Fully Associative Caches](https://github.com/c4arl0s/6thememoryhierarchy#46-Line-Matching-and-Word-Selection-in-Fully-Associative-Caches)
    - 47. [ ] [47. 6.4.5 Issues with Writes](https://github.com/c4arl0s/6thememoryhierarchy#47-645-Issues-with-Writes)
    - 48. [ ] [48. 6.4.6 Anatomy of a Real Cache Hierarchy](https://github.com/c4arl0s/6thememoryhierarchy#48-646-Anatomy-of-a-Real-Cache-Hierarchy)
    - 49. [ ] [49. 6.4.7 Performance Impact of Cache Parameters](https://github.com/c4arl0s/6thememoryhierarchy#49-647-Performance-Impact-of-Cache-Parameters)
        - 50. [ ] [50. Impact of Cache Size](https://github.com/c4arl0s/6thememoryhierarchy#50-Impact-of-Cache-Size)
        - 51. [ ] [51. Impact of Block Size](https://github.com/c4arl0s/6thememoryhierarchy#51-Impact-of-Block-Size)
        - 52. [ ] [52. Impact of Associativity](https://github.com/c4arl0s/6thememoryhierarchy#52-Impact-of-Associativity)
        - 53. [ ] [53. Impact of Write Strategy](https://github.com/c4arl0s/6thememoryhierarchy#53-Impact-of-Write-Strategy)
54. [ ] [54. 6.5 Writing Cache-friendly Code](https://github.com/c4arl0s/6thememoryhierarchy#54-65-Writing-Cache-friendly-Code)
55. [ ] [55. 6.6 Putting It Together: The Impact of Caches on Program Performance](https://github.com/c4arl0s/6thememoryhierarchy#55-66-Putting-It-Together-The-Impact-of-Caches-on-Program-Performance)
    - 56. [ ] [56. 6.6.1 The Memory Mountain](https://github.com/c4arl0s/6thememoryhierarchy#56-661-The-Memory-Mountain)
    - 57. [ ] [57. 6.6.2 Rearranging Loops to Increase Spatial Locality](https://github.com/c4arl0s/6thememoryhierarchy#57-662-Rearranging-Loops-to-Increase-Spatial-Locality)
    - 58. [ ] [58. 6.6.3 Exploiting Locality in Your Programs](https://github.com/c4arl0s/6thememoryhierarchy#58-663-Exploiting-Locality-in-Your-Programs)
59. [ ] [59. 6.7 Summary](https://github.com/c4arl0s/6thememoryhierarchy#59-67-Summary)
