Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May  5 15:13:56 2018
| Host         : Victor-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 420 register/latch pins with no clock driven by root clock pin: Eset (HIGH)

 There are 420 register/latch pins with no clock driven by root clock pin: S0 (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: S1 (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: instClock/instHours/instDivider/temporal_reg/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[0]_C/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[0]_LDC/Q (HIGH)

 There are 385 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[0]_P/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[1]_C/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[1]_LDC/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[1]_P/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[2]_C/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[2]_LDC/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[2]_P/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[3]_C/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[3]_LDC/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[3]_P/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[4]_C/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[4]_LDC/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[4]_P/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[5]_C/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[5]_LDC/Q (HIGH)

 There are 397 register/latch pins with no clock driven by root clock pin: instClock/instHours/temp_reg[5]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: instClock/instMinutes/instDivider/temporal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instMinutes/temp_reg[5]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: instClock/instSetHours/instDivider/temporal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetHours/temp_reg[5]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: instClock/instSetMinutes/instDivider/temporal_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instClock/instSetMinutes/temp_reg[5]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: instSimulator/divider/temporal_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/instDivider/temporal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[4]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[5]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMax/temp_reg[5]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/instDivider/temporal_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[1]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[4]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[5]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: instTemperature/instCounterMin/temp_reg[5]_P/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instDebounceMINUS/result_reg/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instDebouncePLUS/result_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: instTemperature/instHourCounter/instDivider/temporal_reg/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instHourCounter/temp_reg[1]/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instHourCounter/temp_reg[2]/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instHourCounter/temp_reg[3]/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instHourCounter/temp_reg[4]/Q (HIGH)

 There are 396 register/latch pins with no clock driven by root clock pin: instTemperature/instHourCounter/temp_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[16][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[17][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[18][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[18][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[19][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[19][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[20][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[20][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[21][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[21][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[22][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[22][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[23][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[23][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[24][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[24][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[25][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[25][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[26][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[27][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[27][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[28][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[28][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[29][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[29][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[30][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[30][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[31][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[31][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: instTemperature/instRAM_Tmax/HartaM_reg[9][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[0][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[0][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[0][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[0][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[0][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[0][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[10][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[10][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[10][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[10][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[10][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[10][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[11][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[11][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[11][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[11][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[11][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[11][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[12][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[12][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[12][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[12][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[12][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[12][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[13][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[13][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[13][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[13][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[13][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[13][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[14][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[14][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[14][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[14][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[14][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[14][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[15][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[15][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[15][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[15][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[15][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[15][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[16][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[16][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[16][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[16][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[16][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[16][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[17][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[17][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[17][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[17][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[17][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[17][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[18][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[18][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[18][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[18][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[18][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[18][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[19][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[19][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[19][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[19][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[19][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[19][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[1][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[1][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[1][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[1][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[1][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[1][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[20][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[20][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[20][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[20][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[20][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[20][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[21][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[21][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[21][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[21][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[21][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[21][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[22][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[22][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[22][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[22][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[22][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[22][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[23][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[23][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[23][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[23][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[23][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[23][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[24][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[24][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[24][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[24][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[24][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[24][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[25][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[25][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[25][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[25][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[25][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[25][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[26][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[26][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[26][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[26][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[26][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[26][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[27][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[27][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[27][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[27][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[27][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[27][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[28][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[28][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[28][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[28][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[28][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[28][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[29][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[29][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[29][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[29][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[29][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[29][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[2][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[2][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[2][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[2][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[2][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[2][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[30][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[30][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[30][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[30][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[30][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[30][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[31][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[31][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[31][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[31][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[31][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[31][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[3][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[3][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[3][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[3][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[3][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[3][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[4][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[4][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[4][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[4][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[4][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[4][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[5][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[5][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[5][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[5][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[5][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[5][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[6][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[6][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[6][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[6][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[6][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[6][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[7][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[7][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[7][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[7][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[7][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[7][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[8][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[8][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[8][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[8][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[8][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[8][5]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[9][0]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[9][1]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[9][2]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[9][3]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[9][4]/Q (HIGH)

 There are 199 register/latch pins with no clock driven by root clock pin: instTemperature/instRAM_Tmin/HartaM_reg[9][5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.398        0.000                      0                  470        0.215        0.000                      0                  470        4.500        0.000                       0                   314  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.398        0.000                      0                  470        0.215        0.000                      0                  470        4.500        0.000                       0                   314  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 1.214ns (26.418%)  route 3.381ns (73.582%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.154     9.562    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.686 r  instClock/instMinutes/instDivider/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.686    instClock/instMinutes/instDivider/counter_0[19]
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.791    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[19]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.029    15.084    instClock/instMinutes/instDivider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.240ns (26.832%)  route 3.381ns (73.168%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.154     9.562    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y42         LUT2 (Prop_lut2_I0_O)        0.150     9.712 r  instClock/instMinutes/instDivider/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.712    instClock/instMinutes/instDivider/counter_0[22]
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.791    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
                         clock pessimism              0.299    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X49Y42         FDCE (Setup_fdce_C_D)        0.075    15.130    instClock/instMinutes/instDivider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 instClock/instHours/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instHours/instDivider/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.214ns (27.063%)  route 3.272ns (72.937%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.565     5.086    instClock/instHours/instDivider/clk_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  instClock/instHours/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.419     5.505 f  instClock/instHours/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.324    instClock/instHours/instDivider/counter_reg_n_0_[22]
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.623 r  instClock/instHours/instDivider/counter[24]_i_7__0/O
                         net (fo=1, routed)           0.263     6.886    instClock/instHours/instDivider/counter[24]_i_7__0_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  instClock/instHours/instDivider/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.572     7.581    instClock/instHours/instDivider/counter[24]_i_6__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  instClock/instHours/instDivider/counter[24]_i_3__0/O
                         net (fo=1, routed)           0.460     8.165    instClock/instHours/instDivider/counter[24]_i_3__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  instClock/instHours/instDivider/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.159     9.448    instClock/instHours/instDivider/counter[24]_i_2__0_n_0
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.572 r  instClock/instHours/instDivider/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.572    instClock/instHours/instDivider/counter[17]
    SLICE_X43Y41         FDCE                                         r  instClock/instHours/instDivider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.446    14.787    instClock/instHours/instDivider/clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  instClock/instHours/instDivider/counter_reg[17]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y41         FDCE (Setup_fdce_C_D)        0.031    15.057    instClock/instHours/instDivider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.500ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.214ns (27.163%)  route 3.255ns (72.837%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.028     9.436    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.560 r  instClock/instMinutes/instDivider/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.560    instClock/instMinutes/instDivider/counter_0[16]
    SLICE_X49Y40         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.449    14.790    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y40         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[16]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X49Y40         FDCE (Setup_fdce_C_D)        0.031    15.060    instClock/instMinutes/instDivider/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  5.500    

Slack (MET) :             5.501ns  (required time - arrival time)
  Source:                 instClock/instHours/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instHours/instDivider/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.242ns (27.515%)  route 3.272ns (72.485%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.565     5.086    instClock/instHours/instDivider/clk_IBUF_BUFG
    SLICE_X43Y42         FDCE                                         r  instClock/instHours/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDCE (Prop_fdce_C_Q)         0.419     5.505 f  instClock/instHours/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.324    instClock/instHours/instDivider/counter_reg_n_0_[22]
    SLICE_X43Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.623 r  instClock/instHours/instDivider/counter[24]_i_7__0/O
                         net (fo=1, routed)           0.263     6.886    instClock/instHours/instDivider/counter[24]_i_7__0_n_0
    SLICE_X43Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.010 r  instClock/instHours/instDivider/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.572     7.581    instClock/instHours/instDivider/counter[24]_i_6__0_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.705 r  instClock/instHours/instDivider/counter[24]_i_3__0/O
                         net (fo=1, routed)           0.460     8.165    instClock/instHours/instDivider/counter[24]_i_3__0_n_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.289 r  instClock/instHours/instDivider/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.159     9.448    instClock/instHours/instDivider/counter[24]_i_2__0_n_0
    SLICE_X43Y41         LUT2 (Prop_lut2_I0_O)        0.152     9.600 r  instClock/instHours/instDivider/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     9.600    instClock/instHours/instDivider/counter[24]
    SLICE_X43Y41         FDCE                                         r  instClock/instHours/instDivider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.446    14.787    instClock/instHours/instDivider/clk_IBUF_BUFG
    SLICE_X43Y41         FDCE                                         r  instClock/instHours/instDivider/counter_reg[24]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X43Y41         FDCE (Setup_fdce_C_D)        0.075    15.101    instClock/instHours/instDivider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  5.501    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.214ns (27.224%)  route 3.245ns (72.776%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.018     9.426    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.550 r  instClock/instMinutes/instDivider/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.550    instClock/instMinutes/instDivider/counter_0[17]
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.791    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[17]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.031    15.061    instClock/instMinutes/instDivider/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.244ns (27.649%)  route 3.255ns (72.351%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.028     9.436    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y40         LUT2 (Prop_lut2_I0_O)        0.154     9.590 r  instClock/instMinutes/instDivider/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.590    instClock/instMinutes/instDivider/counter_0[21]
    SLICE_X49Y40         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.449    14.790    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y40         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[21]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X49Y40         FDCE (Setup_fdce_C_D)        0.075    15.104    instClock/instMinutes/instDivider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.590    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.454ns  (logic 1.214ns (27.255%)  route 3.240ns (72.745%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.013     9.421    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.545 r  instClock/instMinutes/instDivider/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.545    instClock/instMinutes/instDivider/counter_0[15]
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.791    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[15]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.029    15.059    instClock/instMinutes/instDivider/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.242ns (27.679%)  route 3.245ns (72.321%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.018     9.426    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.152     9.578 r  instClock/instMinutes/instDivider/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.578    instClock/instMinutes/instDivider/counter_0[24]
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.791    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[24]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.075    15.105    instClock/instMinutes/instDivider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 instClock/instMinutes/instDivider/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instMinutes/instDivider/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 1.240ns (27.677%)  route 3.240ns (72.323%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.569     5.090    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y42         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.419     5.509 f  instClock/instMinutes/instDivider/counter_reg[22]/Q
                         net (fo=2, routed)           0.819     6.328    instClock/instMinutes/instDivider/counter[22]
    SLICE_X49Y41         LUT4 (Prop_lut4_I2_O)        0.299     6.627 r  instClock/instMinutes/instDivider/counter[24]_i_7/O
                         net (fo=1, routed)           0.263     6.890    instClock/instMinutes/instDivider/counter[24]_i_7_n_0
    SLICE_X49Y41         LUT5 (Prop_lut5_I4_O)        0.124     7.014 r  instClock/instMinutes/instDivider/counter[24]_i_6/O
                         net (fo=1, routed)           0.572     7.585    instClock/instMinutes/instDivider/counter[24]_i_6_n_0
    SLICE_X49Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.709 r  instClock/instMinutes/instDivider/counter[24]_i_3/O
                         net (fo=1, routed)           0.574     8.284    instClock/instMinutes/instDivider/counter[24]_i_3_n_0
    SLICE_X49Y38         LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  instClock/instMinutes/instDivider/counter[24]_i_2/O
                         net (fo=25, routed)          1.013     9.421    instClock/instMinutes/instDivider/counter[24]_i_2_n_0
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.150     9.571 r  instClock/instMinutes/instDivider/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.571    instClock/instMinutes/instDivider/counter_0[18]
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         1.450    14.791    instClock/instMinutes/instDivider/clk_IBUF_BUFG
    SLICE_X49Y41         FDCE                                         r  instClock/instMinutes/instDivider/counter_reg[18]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X49Y41         FDCE (Setup_fdce_C_D)        0.075    15.105    instClock/instMinutes/instDivider/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.571    
  -------------------------------------------------------------------
                         slack                                  5.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceMINUS/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebounceMINUS/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.553     1.436    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  instTemperature/instDebounceMINUS/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.148     1.584 r  instTemperature/instDebounceMINUS/flipflops_reg[0]/Q
                         net (fo=3, routed)           0.089     1.673    instTemperature/instDebounceMINUS/flipflops_reg_n_0_[0]
    SLICE_X30Y22         LUT4 (Prop_lut4_I2_O)        0.098     1.771 r  instTemperature/instDebounceMINUS/result_i_1__2/O
                         net (fo=1, routed)           0.000     1.771    instTemperature/instDebounceMINUS/result_i_1__2_n_0
    SLICE_X30Y22         FDRE                                         r  instTemperature/instDebounceMINUS/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.819     1.946    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  instTemperature/instDebounceMINUS/result_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.120     1.556    instTemperature/instDebounceMINUS/result_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceBTN/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebounceBTN/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.558     1.441    instTemperature/instDebounceBTN/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  instTemperature/instDebounceBTN/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  instTemperature/instDebounceBTN/flipflops_reg[0]/Q
                         net (fo=4, routed)           0.096     1.665    instTemperature/instDebounceBTN/flipflops_reg[1]_0
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.099     1.764 r  instTemperature/instDebounceBTN/result_i_1__0/O
                         net (fo=1, routed)           0.000     1.764    instTemperature/instDebounceBTN/result_i_1__0_n_0
    SLICE_X49Y30         FDRE                                         r  instTemperature/instDebounceBTN/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.826     1.953    instTemperature/instDebounceBTN/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  instTemperature/instDebounceBTN/result_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.092     1.533    instTemperature/instDebounceBTN/result_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceBTN/flipflops_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instClock/instDebounce/result_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (69.982%)  route 0.097ns (30.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.558     1.441    instTemperature/instDebounceBTN/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  instTemperature/instDebounceBTN/flipflops_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  instTemperature/instDebounceBTN/flipflops_reg[0]/Q
                         net (fo=4, routed)           0.097     1.666    instClock/instDebounce/flipflops_reg[0]
    SLICE_X49Y30         LUT4 (Prop_lut4_I2_O)        0.099     1.765 r  instClock/instDebounce/result_i_1/O
                         net (fo=1, routed)           0.000     1.765    instClock/instDebounce/result_i_1_n_0
    SLICE_X49Y30         FDRE                                         r  instClock/instDebounce/result_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.826     1.953    instClock/instDebounce/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  instClock/instDebounce/result_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X49Y30         FDRE (Hold_fdre_C_D)         0.091     1.532    instClock/instDebounce/result_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceMINUS/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebounceMINUS/counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.554     1.437    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  instTemperature/instDebounceMINUS/counter_out_reg[15]/Q
                         net (fo=1, routed)           0.108     1.686    instTemperature/instDebounceMINUS/counter_out_reg_n_0_[15]
    SLICE_X29Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  instTemperature/instDebounceMINUS/counter_out_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.794    instTemperature/instDebounceMINUS/counter_out_reg[12]_i_1__2_n_4
    SLICE_X29Y29         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.822     1.949    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y29         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[15]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X29Y29         FDRE (Hold_fdre_C_D)         0.105     1.542    instTemperature/instDebounceMINUS/counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebouncePLUS/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebouncePLUS/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.551     1.434    instTemperature/instDebouncePLUS/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  instTemperature/instDebouncePLUS/counter_out_reg[11]/Q
                         net (fo=1, routed)           0.108     1.683    instTemperature/instDebouncePLUS/counter_out_reg_n_0_[11]
    SLICE_X31Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  instTemperature/instDebouncePLUS/counter_out_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.791    instTemperature/instDebouncePLUS/counter_out_reg[8]_i_1__1_n_4
    SLICE_X31Y23         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.817     1.944    instTemperature/instDebouncePLUS/clk_IBUF_BUFG
    SLICE_X31Y23         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[11]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    instTemperature/instDebouncePLUS/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceMINUS/counter_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebounceMINUS/counter_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.551     1.434    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  instTemperature/instDebounceMINUS/counter_out_reg[3]/Q
                         net (fo=1, routed)           0.108     1.683    instTemperature/instDebounceMINUS/counter_out_reg_n_0_[3]
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  instTemperature/instDebounceMINUS/counter_out_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     1.791    instTemperature/instDebounceMINUS/counter_out_reg[0]_i_3__1_n_4
    SLICE_X29Y26         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.818     1.945    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    instTemperature/instDebounceMINUS/counter_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceMINUS/counter_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebounceMINUS/counter_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.553     1.436    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  instTemperature/instDebounceMINUS/counter_out_reg[11]/Q
                         net (fo=1, routed)           0.108     1.685    instTemperature/instDebounceMINUS/counter_out_reg_n_0_[11]
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  instTemperature/instDebounceMINUS/counter_out_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.793    instTemperature/instDebounceMINUS/counter_out_reg[8]_i_1__2_n_4
    SLICE_X29Y28         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.821     1.948    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y28         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[11]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X29Y28         FDRE (Hold_fdre_C_D)         0.105     1.541    instTemperature/instDebounceMINUS/counter_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebouncePLUS/counter_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebouncePLUS/counter_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.550     1.433    instTemperature/instDebouncePLUS/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  instTemperature/instDebouncePLUS/counter_out_reg[15]/Q
                         net (fo=1, routed)           0.108     1.682    instTemperature/instDebouncePLUS/counter_out_reg_n_0_[15]
    SLICE_X31Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  instTemperature/instDebouncePLUS/counter_out_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.790    instTemperature/instDebouncePLUS/counter_out_reg[12]_i_1__1_n_4
    SLICE_X31Y24         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.816     1.943    instTemperature/instDebouncePLUS/clk_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[15]/C
                         clock pessimism             -0.510     1.433    
    SLICE_X31Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    instTemperature/instDebouncePLUS/counter_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebouncePLUS/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebouncePLUS/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.553     1.436    instTemperature/instDebouncePLUS/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  instTemperature/instDebouncePLUS/counter_out_reg[7]/Q
                         net (fo=1, routed)           0.108     1.685    instTemperature/instDebouncePLUS/counter_out_reg_n_0_[7]
    SLICE_X31Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  instTemperature/instDebouncePLUS/counter_out_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.793    instTemperature/instDebouncePLUS/counter_out_reg[4]_i_1__1_n_4
    SLICE_X31Y22         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.819     1.946    instTemperature/instDebouncePLUS/clk_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  instTemperature/instDebouncePLUS/counter_out_reg[7]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y22         FDRE (Hold_fdre_C_D)         0.105     1.541    instTemperature/instDebouncePLUS/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 instTemperature/instDebounceMINUS/counter_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTemperature/instDebounceMINUS/counter_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.553     1.436    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  instTemperature/instDebounceMINUS/counter_out_reg[7]/Q
                         net (fo=1, routed)           0.108     1.685    instTemperature/instDebounceMINUS/counter_out_reg_n_0_[7]
    SLICE_X29Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  instTemperature/instDebounceMINUS/counter_out_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.793    instTemperature/instDebounceMINUS/counter_out_reg[4]_i_1__2_n_4
    SLICE_X29Y27         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=313, routed)         0.820     1.947    instTemperature/instDebounceMINUS/clk_IBUF_BUFG
    SLICE_X29Y27         FDRE                                         r  instTemperature/instDebounceMINUS/counter_out_reg[7]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    instTemperature/instDebounceMINUS/counter_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y28   instClock/instDebounce/counter_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y24   instDisplay/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y24   instDisplay/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   instDisplay/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   instDisplay/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   instDisplay/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y25   instDisplay/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   instDisplay/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y22   instDisplay/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   instSimulator/divider/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   instSimulator/divider/counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   instClock/instHours/instDivider/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   instClock/instHours/instDivider/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y41   instClock/instHours/instDivider/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   instClock/instHours/instDivider/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y38   instClock/instMinutes/instDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   instClock/instSetHours/instDivider/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   instClock/instSetHours/instDivider/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   instClock/instSetHours/instDivider/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   instDisplay/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   instDisplay/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y22   instDisplay/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   instTemperature/instCounterMax/instDivider/temporal_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y35   instTemperature/instCounterMin/instDivider/counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   instTemperature/instCounterMin/instDivider/temporal_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   instTemperature/instDebounceMINUS/counter_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   instTemperature/instDebounceMINUS/counter_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   instTemperature/instDebounceMINUS/counter_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   instTemperature/instDebounceMINUS/counter_out_reg[2]/C



