

================================================================
== Vivado HLS Report for 'gauss_newton_optim'
================================================================
* Date:           Sat Oct 26 12:53:35 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        batch_align2d_hls
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20444|  20444|  20444|  20444|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_update     |      2|      2|         1|          -|          -|     3|    no    |
        |- gn_iter           |  20440|  20440|      2044|          -|          -|    10|    no    |
        | + compute_err      |   1936|   1936|       242|          -|          -|     8|    no    |
        |  ++ compute_err.1  |    240|    240|        30|          -|          -|     8|    no    |
        | + mv_mul           |     81|     81|        27|          -|          -|     3|    no    |
        |  ++ mv_mul.1       |     24|     24|         8|          -|          -|     3|    no    |
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_s)
	3  / (tmp_s)
3 --> 
	4  / (!exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (!exitcond2)
	54  / (exitcond2)
24 --> 
	25  / (!exitcond4)
	23  / (exitcond4)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	24  / true
54 --> 
	64  / (exitcond1_i)
	55  / (!exitcond1_i)
55 --> 
	56  / true
56 --> 
	57  / (!exitcond_i)
	54  / (exitcond_i)
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	56  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%update = alloca float"   --->   Operation 69 'alloca' 'update' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%update_1 = alloca float"   --->   Operation 70 'alloca' 'update_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%update_2 = alloca float"   --->   Operation 71 'alloca' 'update_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%cur_px_estimate_1_r_1 = call float @_ssdm_op_Read.ap_auto.float(float %cur_px_estimate_1_r)" [batch_align2d_hls/align2d.c:90]   --->   Operation 72 'read' 'cur_px_estimate_1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%cur_px_estimate_0_r_1 = call float @_ssdm_op_Read.ap_auto.float(float %cur_px_estimate_0_r)" [batch_align2d_hls/align2d.c:90]   --->   Operation 73 'read' 'cur_px_estimate_0_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read172)" [batch_align2d_hls/align2d.c:90]   --->   Operation 74 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read171)" [batch_align2d_hls/align2d.c:90]   --->   Operation 75 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read170)" [batch_align2d_hls/align2d.c:90]   --->   Operation 76 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read169)" [batch_align2d_hls/align2d.c:90]   --->   Operation 77 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %p_read168)" [batch_align2d_hls/align2d.c:90]   --->   Operation 78 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_read_6 = call float @_ssdm_op_Read.ap_auto.float(float %p_read167)" [batch_align2d_hls/align2d.c:90]   --->   Operation 79 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_read_7 = call float @_ssdm_op_Read.ap_auto.float(float %p_read166)" [batch_align2d_hls/align2d.c:90]   --->   Operation 80 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_read_8 = call float @_ssdm_op_Read.ap_auto.float(float %p_read165)" [batch_align2d_hls/align2d.c:90]   --->   Operation 81 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_read_9 = call float @_ssdm_op_Read.ap_auto.float(float %p_read164)" [batch_align2d_hls/align2d.c:90]   --->   Operation 82 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_read_10 = call float @_ssdm_op_Read.ap_auto.float(float %p_read163)" [batch_align2d_hls/align2d.c:90]   --->   Operation 83 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%p_read_11 = call float @_ssdm_op_Read.ap_auto.float(float %p_read162)" [batch_align2d_hls/align2d.c:90]   --->   Operation 84 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_read_12 = call float @_ssdm_op_Read.ap_auto.float(float %p_read161)" [batch_align2d_hls/align2d.c:90]   --->   Operation 85 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_read_13 = call float @_ssdm_op_Read.ap_auto.float(float %p_read160)" [batch_align2d_hls/align2d.c:90]   --->   Operation 86 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_read_14 = call float @_ssdm_op_Read.ap_auto.float(float %p_read159)" [batch_align2d_hls/align2d.c:90]   --->   Operation 87 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%p_read_15 = call float @_ssdm_op_Read.ap_auto.float(float %p_read158)" [batch_align2d_hls/align2d.c:90]   --->   Operation 88 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_read_16 = call float @_ssdm_op_Read.ap_auto.float(float %p_read157)" [batch_align2d_hls/align2d.c:90]   --->   Operation 89 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_read_17 = call float @_ssdm_op_Read.ap_auto.float(float %p_read156)" [batch_align2d_hls/align2d.c:90]   --->   Operation 90 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_read_18 = call float @_ssdm_op_Read.ap_auto.float(float %p_read155)" [batch_align2d_hls/align2d.c:90]   --->   Operation 91 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_read_19 = call float @_ssdm_op_Read.ap_auto.float(float %p_read154)" [batch_align2d_hls/align2d.c:90]   --->   Operation 92 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%p_read_20 = call float @_ssdm_op_Read.ap_auto.float(float %p_read153)" [batch_align2d_hls/align2d.c:90]   --->   Operation 93 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_read_21 = call float @_ssdm_op_Read.ap_auto.float(float %p_read152)" [batch_align2d_hls/align2d.c:90]   --->   Operation 94 'read' 'p_read_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%p_read_22 = call float @_ssdm_op_Read.ap_auto.float(float %p_read151)" [batch_align2d_hls/align2d.c:90]   --->   Operation 95 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_read_23 = call float @_ssdm_op_Read.ap_auto.float(float %p_read150)" [batch_align2d_hls/align2d.c:90]   --->   Operation 96 'read' 'p_read_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%p_read_24 = call float @_ssdm_op_Read.ap_auto.float(float %p_read149)" [batch_align2d_hls/align2d.c:90]   --->   Operation 97 'read' 'p_read_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_read_25 = call float @_ssdm_op_Read.ap_auto.float(float %p_read148)" [batch_align2d_hls/align2d.c:90]   --->   Operation 98 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_read_26 = call float @_ssdm_op_Read.ap_auto.float(float %p_read147)" [batch_align2d_hls/align2d.c:90]   --->   Operation 99 'read' 'p_read_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_read_27 = call float @_ssdm_op_Read.ap_auto.float(float %p_read146)" [batch_align2d_hls/align2d.c:90]   --->   Operation 100 'read' 'p_read_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_read_28 = call float @_ssdm_op_Read.ap_auto.float(float %p_read145)" [batch_align2d_hls/align2d.c:90]   --->   Operation 101 'read' 'p_read_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_read_29 = call float @_ssdm_op_Read.ap_auto.float(float %p_read144)" [batch_align2d_hls/align2d.c:90]   --->   Operation 102 'read' 'p_read_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_read_30 = call float @_ssdm_op_Read.ap_auto.float(float %p_read143)" [batch_align2d_hls/align2d.c:90]   --->   Operation 103 'read' 'p_read_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_31 = call float @_ssdm_op_Read.ap_auto.float(float %p_read142)" [batch_align2d_hls/align2d.c:90]   --->   Operation 104 'read' 'p_read_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_read_32 = call float @_ssdm_op_Read.ap_auto.float(float %p_read141)" [batch_align2d_hls/align2d.c:90]   --->   Operation 105 'read' 'p_read_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_read_33 = call float @_ssdm_op_Read.ap_auto.float(float %p_read140)" [batch_align2d_hls/align2d.c:90]   --->   Operation 106 'read' 'p_read_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_read_34 = call float @_ssdm_op_Read.ap_auto.float(float %p_read139)" [batch_align2d_hls/align2d.c:90]   --->   Operation 107 'read' 'p_read_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_read_35 = call float @_ssdm_op_Read.ap_auto.float(float %p_read138)" [batch_align2d_hls/align2d.c:90]   --->   Operation 108 'read' 'p_read_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_read_36 = call float @_ssdm_op_Read.ap_auto.float(float %p_read137)" [batch_align2d_hls/align2d.c:90]   --->   Operation 109 'read' 'p_read_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_read_37 = call float @_ssdm_op_Read.ap_auto.float(float %p_read136)" [batch_align2d_hls/align2d.c:90]   --->   Operation 110 'read' 'p_read_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_read_38 = call float @_ssdm_op_Read.ap_auto.float(float %p_read135)" [batch_align2d_hls/align2d.c:90]   --->   Operation 111 'read' 'p_read_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_read_39 = call float @_ssdm_op_Read.ap_auto.float(float %p_read134)" [batch_align2d_hls/align2d.c:90]   --->   Operation 112 'read' 'p_read_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_read_40 = call float @_ssdm_op_Read.ap_auto.float(float %p_read133)" [batch_align2d_hls/align2d.c:90]   --->   Operation 113 'read' 'p_read_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_read_41 = call float @_ssdm_op_Read.ap_auto.float(float %p_read132)" [batch_align2d_hls/align2d.c:90]   --->   Operation 114 'read' 'p_read_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_read_42 = call float @_ssdm_op_Read.ap_auto.float(float %p_read131)" [batch_align2d_hls/align2d.c:90]   --->   Operation 115 'read' 'p_read_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_read_43 = call float @_ssdm_op_Read.ap_auto.float(float %p_read130)" [batch_align2d_hls/align2d.c:90]   --->   Operation 116 'read' 'p_read_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_read_44 = call float @_ssdm_op_Read.ap_auto.float(float %p_read129)" [batch_align2d_hls/align2d.c:90]   --->   Operation 117 'read' 'p_read_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_read_45 = call float @_ssdm_op_Read.ap_auto.float(float %p_read128)" [batch_align2d_hls/align2d.c:90]   --->   Operation 118 'read' 'p_read_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_read_46 = call float @_ssdm_op_Read.ap_auto.float(float %p_read127)" [batch_align2d_hls/align2d.c:90]   --->   Operation 119 'read' 'p_read_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_read_47 = call float @_ssdm_op_Read.ap_auto.float(float %p_read126)" [batch_align2d_hls/align2d.c:90]   --->   Operation 120 'read' 'p_read_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_read_48 = call float @_ssdm_op_Read.ap_auto.float(float %p_read125)" [batch_align2d_hls/align2d.c:90]   --->   Operation 121 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_read_49 = call float @_ssdm_op_Read.ap_auto.float(float %p_read124)" [batch_align2d_hls/align2d.c:90]   --->   Operation 122 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_read_50 = call float @_ssdm_op_Read.ap_auto.float(float %p_read123)" [batch_align2d_hls/align2d.c:90]   --->   Operation 123 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_read_51 = call float @_ssdm_op_Read.ap_auto.float(float %p_read122)" [batch_align2d_hls/align2d.c:90]   --->   Operation 124 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_read_52 = call float @_ssdm_op_Read.ap_auto.float(float %p_read121)" [batch_align2d_hls/align2d.c:90]   --->   Operation 125 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_read_53 = call float @_ssdm_op_Read.ap_auto.float(float %p_read120)" [batch_align2d_hls/align2d.c:90]   --->   Operation 126 'read' 'p_read_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_read_54 = call float @_ssdm_op_Read.ap_auto.float(float %p_read119)" [batch_align2d_hls/align2d.c:90]   --->   Operation 127 'read' 'p_read_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_read_55 = call float @_ssdm_op_Read.ap_auto.float(float %p_read118)" [batch_align2d_hls/align2d.c:90]   --->   Operation 128 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_read_56 = call float @_ssdm_op_Read.ap_auto.float(float %p_read117)" [batch_align2d_hls/align2d.c:90]   --->   Operation 129 'read' 'p_read_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%p_read_57 = call float @_ssdm_op_Read.ap_auto.float(float %p_read116)" [batch_align2d_hls/align2d.c:90]   --->   Operation 130 'read' 'p_read_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_read_58 = call float @_ssdm_op_Read.ap_auto.float(float %p_read115)" [batch_align2d_hls/align2d.c:90]   --->   Operation 131 'read' 'p_read_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%p_read_59 = call float @_ssdm_op_Read.ap_auto.float(float %p_read114)" [batch_align2d_hls/align2d.c:90]   --->   Operation 132 'read' 'p_read_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_read_60 = call float @_ssdm_op_Read.ap_auto.float(float %p_read113)" [batch_align2d_hls/align2d.c:90]   --->   Operation 133 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_read_61 = call float @_ssdm_op_Read.ap_auto.float(float %p_read112)" [batch_align2d_hls/align2d.c:90]   --->   Operation 134 'read' 'p_read_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_read_62 = call float @_ssdm_op_Read.ap_auto.float(float %p_read111)" [batch_align2d_hls/align2d.c:90]   --->   Operation 135 'read' 'p_read_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_read_63 = call float @_ssdm_op_Read.ap_auto.float(float %p_read110)" [batch_align2d_hls/align2d.c:90]   --->   Operation 136 'read' 'p_read_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_read_64 = call float @_ssdm_op_Read.ap_auto.float(float %p_read109)" [batch_align2d_hls/align2d.c:90]   --->   Operation 137 'read' 'p_read_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_read_65 = call float @_ssdm_op_Read.ap_auto.float(float %p_read108)" [batch_align2d_hls/align2d.c:90]   --->   Operation 138 'read' 'p_read_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_read_66 = call float @_ssdm_op_Read.ap_auto.float(float %p_read107)" [batch_align2d_hls/align2d.c:90]   --->   Operation 139 'read' 'p_read_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_read_67 = call float @_ssdm_op_Read.ap_auto.float(float %p_read106)" [batch_align2d_hls/align2d.c:90]   --->   Operation 140 'read' 'p_read_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_read_68 = call float @_ssdm_op_Read.ap_auto.float(float %p_read105)" [batch_align2d_hls/align2d.c:90]   --->   Operation 141 'read' 'p_read_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_read_69 = call float @_ssdm_op_Read.ap_auto.float(float %p_read104)" [batch_align2d_hls/align2d.c:90]   --->   Operation 142 'read' 'p_read_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_read_70 = call float @_ssdm_op_Read.ap_auto.float(float %p_read103)" [batch_align2d_hls/align2d.c:90]   --->   Operation 143 'read' 'p_read_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_read_71 = call float @_ssdm_op_Read.ap_auto.float(float %p_read102)" [batch_align2d_hls/align2d.c:90]   --->   Operation 144 'read' 'p_read_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_read_72 = call float @_ssdm_op_Read.ap_auto.float(float %p_read101)" [batch_align2d_hls/align2d.c:90]   --->   Operation 145 'read' 'p_read_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_read_73 = call float @_ssdm_op_Read.ap_auto.float(float %p_read100)" [batch_align2d_hls/align2d.c:90]   --->   Operation 146 'read' 'p_read_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%img_w_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %img_w)" [batch_align2d_hls/align2d.c:90]   --->   Operation 147 'read' 'img_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_read_74 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read99)" [batch_align2d_hls/align2d.c:90]   --->   Operation 148 'read' 'p_read_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_read_75 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read98)" [batch_align2d_hls/align2d.c:90]   --->   Operation 149 'read' 'p_read_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_read_76 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read97)" [batch_align2d_hls/align2d.c:90]   --->   Operation 150 'read' 'p_read_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_read_77 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read96)" [batch_align2d_hls/align2d.c:90]   --->   Operation 151 'read' 'p_read_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%p_read_78 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read95)" [batch_align2d_hls/align2d.c:90]   --->   Operation 152 'read' 'p_read_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_read_79 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read94)" [batch_align2d_hls/align2d.c:90]   --->   Operation 153 'read' 'p_read_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_read_80 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read93)" [batch_align2d_hls/align2d.c:90]   --->   Operation 154 'read' 'p_read_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_read_81 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read92)" [batch_align2d_hls/align2d.c:90]   --->   Operation 155 'read' 'p_read_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_read_82 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read91)" [batch_align2d_hls/align2d.c:90]   --->   Operation 156 'read' 'p_read_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_read_83 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read90)" [batch_align2d_hls/align2d.c:90]   --->   Operation 157 'read' 'p_read_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_read_84 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read89)" [batch_align2d_hls/align2d.c:90]   --->   Operation 158 'read' 'p_read_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_read_85 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read88)" [batch_align2d_hls/align2d.c:90]   --->   Operation 159 'read' 'p_read_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_read_86 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read87)" [batch_align2d_hls/align2d.c:90]   --->   Operation 160 'read' 'p_read_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_read_87 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read86)" [batch_align2d_hls/align2d.c:90]   --->   Operation 161 'read' 'p_read_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%p_read_88 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read85)" [batch_align2d_hls/align2d.c:90]   --->   Operation 162 'read' 'p_read_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_read_89 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read84)" [batch_align2d_hls/align2d.c:90]   --->   Operation 163 'read' 'p_read_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%p_read_90 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read83)" [batch_align2d_hls/align2d.c:90]   --->   Operation 164 'read' 'p_read_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_read_91 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read82)" [batch_align2d_hls/align2d.c:90]   --->   Operation 165 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%p_read_92 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read81)" [batch_align2d_hls/align2d.c:90]   --->   Operation 166 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_read_93 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read80)" [batch_align2d_hls/align2d.c:90]   --->   Operation 167 'read' 'p_read_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_read_94 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read79)" [batch_align2d_hls/align2d.c:90]   --->   Operation 168 'read' 'p_read_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_read_95 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read78)" [batch_align2d_hls/align2d.c:90]   --->   Operation 169 'read' 'p_read_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%p_read_96 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read77)" [batch_align2d_hls/align2d.c:90]   --->   Operation 170 'read' 'p_read_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_read_97 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read76)" [batch_align2d_hls/align2d.c:90]   --->   Operation 171 'read' 'p_read_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%p_read_98 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read75)" [batch_align2d_hls/align2d.c:90]   --->   Operation 172 'read' 'p_read_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_read_99 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read74)" [batch_align2d_hls/align2d.c:90]   --->   Operation 173 'read' 'p_read_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_read_100 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read73)" [batch_align2d_hls/align2d.c:90]   --->   Operation 174 'read' 'p_read_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%p_read_101 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read72)" [batch_align2d_hls/align2d.c:90]   --->   Operation 175 'read' 'p_read_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_read_102 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read71)" [batch_align2d_hls/align2d.c:90]   --->   Operation 176 'read' 'p_read_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_read_103 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read70)" [batch_align2d_hls/align2d.c:90]   --->   Operation 177 'read' 'p_read_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%p_read_104 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read69)" [batch_align2d_hls/align2d.c:90]   --->   Operation 178 'read' 'p_read_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_read_105 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read68)" [batch_align2d_hls/align2d.c:90]   --->   Operation 179 'read' 'p_read_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_read_106 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read67)" [batch_align2d_hls/align2d.c:90]   --->   Operation 180 'read' 'p_read_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%p_read_107 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read66)" [batch_align2d_hls/align2d.c:90]   --->   Operation 181 'read' 'p_read_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_read_108 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read65)" [batch_align2d_hls/align2d.c:90]   --->   Operation 182 'read' 'p_read_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%p_read_109 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read64)" [batch_align2d_hls/align2d.c:90]   --->   Operation 183 'read' 'p_read_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_read_110 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read63)" [batch_align2d_hls/align2d.c:90]   --->   Operation 184 'read' 'p_read_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_read_111 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read62)" [batch_align2d_hls/align2d.c:90]   --->   Operation 185 'read' 'p_read_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_read_112 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read61)" [batch_align2d_hls/align2d.c:90]   --->   Operation 186 'read' 'p_read_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_read_113 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read60)" [batch_align2d_hls/align2d.c:90]   --->   Operation 187 'read' 'p_read_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_read_114 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read59)" [batch_align2d_hls/align2d.c:90]   --->   Operation 188 'read' 'p_read_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_read_115 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read58)" [batch_align2d_hls/align2d.c:90]   --->   Operation 189 'read' 'p_read_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_read_116 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read57)" [batch_align2d_hls/align2d.c:90]   --->   Operation 190 'read' 'p_read_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_read_117 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read56)" [batch_align2d_hls/align2d.c:90]   --->   Operation 191 'read' 'p_read_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_read_118 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read55)" [batch_align2d_hls/align2d.c:90]   --->   Operation 192 'read' 'p_read_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_read_119 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read54)" [batch_align2d_hls/align2d.c:90]   --->   Operation 193 'read' 'p_read_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_read_120 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read53)" [batch_align2d_hls/align2d.c:90]   --->   Operation 194 'read' 'p_read_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_read_121 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read52)" [batch_align2d_hls/align2d.c:90]   --->   Operation 195 'read' 'p_read_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_read_122 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read51)" [batch_align2d_hls/align2d.c:90]   --->   Operation 196 'read' 'p_read_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_read_123 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read50)" [batch_align2d_hls/align2d.c:90]   --->   Operation 197 'read' 'p_read_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_read_124 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read49)" [batch_align2d_hls/align2d.c:90]   --->   Operation 198 'read' 'p_read_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_read_125 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read48)" [batch_align2d_hls/align2d.c:90]   --->   Operation 199 'read' 'p_read_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_read_126 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read47)" [batch_align2d_hls/align2d.c:90]   --->   Operation 200 'read' 'p_read_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_read_127 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read46)" [batch_align2d_hls/align2d.c:90]   --->   Operation 201 'read' 'p_read_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%p_read_128 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read45)" [batch_align2d_hls/align2d.c:90]   --->   Operation 202 'read' 'p_read_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_read_129 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read44)" [batch_align2d_hls/align2d.c:90]   --->   Operation 203 'read' 'p_read_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%p_read_130 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read43)" [batch_align2d_hls/align2d.c:90]   --->   Operation 204 'read' 'p_read_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_read_131 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read42)" [batch_align2d_hls/align2d.c:90]   --->   Operation 205 'read' 'p_read_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%p_read_132 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read41)" [batch_align2d_hls/align2d.c:90]   --->   Operation 206 'read' 'p_read_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_read_133 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read40)" [batch_align2d_hls/align2d.c:90]   --->   Operation 207 'read' 'p_read_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_read_134 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read39)" [batch_align2d_hls/align2d.c:90]   --->   Operation 208 'read' 'p_read_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_read_135 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read38)" [batch_align2d_hls/align2d.c:90]   --->   Operation 209 'read' 'p_read_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_read_136 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read37)" [batch_align2d_hls/align2d.c:90]   --->   Operation 210 'read' 'p_read_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_read_137 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read36)" [batch_align2d_hls/align2d.c:90]   --->   Operation 211 'read' 'p_read_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_read_138 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read35)" [batch_align2d_hls/align2d.c:90]   --->   Operation 212 'read' 'p_read_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%p_read_139 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read34)" [batch_align2d_hls/align2d.c:90]   --->   Operation 213 'read' 'p_read_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_read_140 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read33)" [batch_align2d_hls/align2d.c:90]   --->   Operation 214 'read' 'p_read_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%p_read_141 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read32)" [batch_align2d_hls/align2d.c:90]   --->   Operation 215 'read' 'p_read_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%p_read_142 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read31)" [batch_align2d_hls/align2d.c:90]   --->   Operation 216 'read' 'p_read_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%p_read_143 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read30)" [batch_align2d_hls/align2d.c:90]   --->   Operation 217 'read' 'p_read_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%p_read_144 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read29)" [batch_align2d_hls/align2d.c:90]   --->   Operation 218 'read' 'p_read_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%p_read_145 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read28)" [batch_align2d_hls/align2d.c:90]   --->   Operation 219 'read' 'p_read_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_read_146 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read27)" [batch_align2d_hls/align2d.c:90]   --->   Operation 220 'read' 'p_read_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%p_read_147 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read26)" [batch_align2d_hls/align2d.c:90]   --->   Operation 221 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%p_read_148 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read25)" [batch_align2d_hls/align2d.c:90]   --->   Operation 222 'read' 'p_read_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%p_read_149 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read24)" [batch_align2d_hls/align2d.c:90]   --->   Operation 223 'read' 'p_read_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_read_150 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read23)" [batch_align2d_hls/align2d.c:90]   --->   Operation 224 'read' 'p_read_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_read_151 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read22)" [batch_align2d_hls/align2d.c:90]   --->   Operation 225 'read' 'p_read_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_read_152 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read21)" [batch_align2d_hls/align2d.c:90]   --->   Operation 226 'read' 'p_read_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%p_read_153 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read20)" [batch_align2d_hls/align2d.c:90]   --->   Operation 227 'read' 'p_read_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%p_read_154 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read19)" [batch_align2d_hls/align2d.c:90]   --->   Operation 228 'read' 'p_read_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%p_read_155 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read18)" [batch_align2d_hls/align2d.c:90]   --->   Operation 229 'read' 'p_read_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%p_read_156 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read17)" [batch_align2d_hls/align2d.c:90]   --->   Operation 230 'read' 'p_read_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%p_read_157 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read16)" [batch_align2d_hls/align2d.c:90]   --->   Operation 231 'read' 'p_read_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%p_read_158 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read15)" [batch_align2d_hls/align2d.c:90]   --->   Operation 232 'read' 'p_read_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%p_read_159 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read14)" [batch_align2d_hls/align2d.c:90]   --->   Operation 233 'read' 'p_read_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%p_read_160 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read13)" [batch_align2d_hls/align2d.c:90]   --->   Operation 234 'read' 'p_read_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%p_read_161 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read12)" [batch_align2d_hls/align2d.c:90]   --->   Operation 235 'read' 'p_read_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%p_read_162 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read11)" [batch_align2d_hls/align2d.c:90]   --->   Operation 236 'read' 'p_read_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_read_163 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read10)" [batch_align2d_hls/align2d.c:90]   --->   Operation 237 'read' 'p_read_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%p_read_164 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read9)" [batch_align2d_hls/align2d.c:90]   --->   Operation 238 'read' 'p_read_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_read_165 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read8)" [batch_align2d_hls/align2d.c:90]   --->   Operation 239 'read' 'p_read_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_read_166 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read7)" [batch_align2d_hls/align2d.c:90]   --->   Operation 240 'read' 'p_read_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%p_read_167 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read6)" [batch_align2d_hls/align2d.c:90]   --->   Operation 241 'read' 'p_read_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%p_read_168 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read5)" [batch_align2d_hls/align2d.c:90]   --->   Operation 242 'read' 'p_read_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_read_169 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read4)" [batch_align2d_hls/align2d.c:90]   --->   Operation 243 'read' 'p_read_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%p_read_170 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read3)" [batch_align2d_hls/align2d.c:90]   --->   Operation 244 'read' 'p_read_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%p_read_171 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read2)" [batch_align2d_hls/align2d.c:90]   --->   Operation 245 'read' 'p_read_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%p_read_172 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read1)" [batch_align2d_hls/align2d.c:90]   --->   Operation 246 'read' 'p_read_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_read173 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %p_read)" [batch_align2d_hls/align2d.c:90]   --->   Operation 247 'read' 'p_read173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.65ns)   --->   "br label %meminst"   --->   Operation 248 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%invdar = phi i2 [ 0, %branch10 ], [ %indvarinc, %meminst ]" [batch_align2d_hls/align2d.c:103]   --->   Operation 249 'phi' 'invdar' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%update_load = load float* %update"   --->   Operation 250 'load' 'update_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%update_1_load = load float* %update_1"   --->   Operation 251 'load' 'update_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%update_2_load = load float* %update_2"   --->   Operation 252 'load' 'update_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.54ns)   --->   "%indvarinc = add i2 %invdar, 1" [batch_align2d_hls/align2d.c:103]   --->   Operation 253 'add' 'indvarinc' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.44ns)   --->   "%tmp = icmp eq i2 %invdar, 0" [batch_align2d_hls/align2d.c:103]   --->   Operation 254 'icmp' 'tmp' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node update_0_1)   --->   "%tmp_1 = select i1 %tmp, float 0.000000e+00, float %update_load" [batch_align2d_hls/align2d.c:103]   --->   Operation 255 'select' 'tmp_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.44ns)   --->   "%tmp_2 = icmp eq i2 %invdar, 1" [batch_align2d_hls/align2d.c:103]   --->   Operation 256 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.44ns) (out node of the LUT)   --->   "%update_0_1 = select i1 %tmp_2, float %update_load, float %tmp_1" [batch_align2d_hls/align2d.c:103]   --->   Operation 257 'select' 'update_0_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.44ns)   --->   "%update_1_1 = select i1 %tmp_2, float 0.000000e+00, float %update_1_load" [batch_align2d_hls/align2d.c:103]   --->   Operation 258 'select' 'update_1_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node update_2_1)   --->   "%tmp_7 = select i1 %tmp, float %update_2_load, float 0.000000e+00" [batch_align2d_hls/align2d.c:103]   --->   Operation 259 'select' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.44ns) (out node of the LUT)   --->   "%update_2_1 = select i1 %tmp_2, float %update_2_load, float %tmp_7" [batch_align2d_hls/align2d.c:103]   --->   Operation 260 'select' 'update_2_1' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.44ns)   --->   "%tmp_s = icmp eq i2 %invdar, -2" [batch_align2d_hls/align2d.c:103]   --->   Operation 261 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @memset_update_str)"   --->   Operation 262 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 263 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "store float %update_2_1, float* %update_2" [batch_align2d_hls/align2d.c:103]   --->   Operation 264 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "store float %update_1_1, float* %update_1" [batch_align2d_hls/align2d.c:103]   --->   Operation 265 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "store float %update_0_1, float* %update" [batch_align2d_hls/align2d.c:103]   --->   Operation 266 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %meminst" [batch_align2d_hls/align2d.c:103]   --->   Operation 267 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%update_2_15 = alloca float"   --->   Operation 268 'alloca' 'update_2_15' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%update_2_1_16 = alloca float"   --->   Operation 269 'alloca' 'update_2_1_16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%update_2_2 = alloca float"   --->   Operation 270 'alloca' 'update_2_2' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i16 %img_w_read to i7" [batch_align2d_hls/align2d.c:145]   --->   Operation 271 'trunc' 'tmp_3' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.65ns)   --->   "store float %update_2_1, float* %update_2_2" [batch_align2d_hls/align2d.c:103]   --->   Operation 272 'store' <Predicate = (tmp_s)> <Delay = 0.65>
ST_2 : Operation 273 [1/1] (0.65ns)   --->   "store float %update_1_1, float* %update_2_1_16" [batch_align2d_hls/align2d.c:103]   --->   Operation 273 'store' <Predicate = (tmp_s)> <Delay = 0.65>
ST_2 : Operation 274 [1/1] (0.65ns)   --->   "store float %update_0_1, float* %update_2_15" [batch_align2d_hls/align2d.c:103]   --->   Operation 274 'store' <Predicate = (tmp_s)> <Delay = 0.65>
ST_2 : Operation 275 [1/1] (0.65ns)   --->   "br label %1" [batch_align2d_hls/align2d.c:112]   --->   Operation 275 'br' <Predicate = (tmp_s)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%mean_diff = phi float [ 0.000000e+00, %0 ], [ %mean_diff_1, %matrix_vector_mul.exit ]"   --->   Operation 276 'phi' 'mean_diff' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %cur_px_estimate_0_r_1, %0 ], [ %u, %matrix_vector_mul.exit ]"   --->   Operation 277 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%x_assign_1 = phi float [ %cur_px_estimate_1_r_1, %0 ], [ %v, %matrix_vector_mul.exit ]"   --->   Operation 278 'phi' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%iter = phi i4 [ 0, %0 ], [ %iter_1, %matrix_vector_mul.exit ]"   --->   Operation 279 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.72ns)   --->   "%exitcond3 = icmp eq i4 %iter, -6" [batch_align2d_hls/align2d.c:112]   --->   Operation 280 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 281 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.79ns)   --->   "%iter_1 = add i4 %iter, 1" [batch_align2d_hls/align2d.c:112]   --->   Operation 282 'add' 'iter_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %branch9, label %_ifconv" [batch_align2d_hls/align2d.c:112]   --->   Operation 283 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %x_assign to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 284 'bitcast' 'p_Val2_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 285 'bitselect' 'p_Result_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 286 'partselect' 'tmp_V' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_V_1 = trunc i32 %p_Val2_s to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 287 'trunc' 'tmp_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 27) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:30->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 288 'partselect' 'index_V' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i5 %index_V to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 289 'zext' 'tmp_8_i' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%mask_table2_addr = getelementptr [32 x i23]* @mask_table2, i64 0, i64 %tmp_8_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 290 'getelementptr' 'mask_table2_addr' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 291 [2/2] (1.23ns)   --->   "%mask = load i23* %mask_table2_addr, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 291 'load' 'mask' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %p_Val2_s to i31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 292 'trunc' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%p_Val2_15 = bitcast float %x_assign_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 293 'bitcast' 'p_Val2_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_15, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 294 'bitselect' 'p_Result_14' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_15, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 295 'partselect' 'tmp_V_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_V_7 = trunc i32 %p_Val2_15 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 296 'trunc' 'tmp_V_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%index_V_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_15, i32 23, i32 27) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:30->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 297 'partselect' 'index_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_8_i1 = zext i5 %index_V_1 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 298 'zext' 'tmp_8_i1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%mask_table2_addr_1 = getelementptr [32 x i23]* @mask_table2, i64 0, i64 %tmp_8_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 299 'getelementptr' 'mask_table2_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 300 [2/2] (1.23ns)   --->   "%mask_1 = load i23* %mask_table2_addr_1, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 300 'load' 'mask_1' <Predicate = (!exitcond3)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_77 = trunc i32 %p_Val2_15 to i31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 301 'trunc' 'tmp_77' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float } undef, float %x_assign, 0" [batch_align2d_hls/align2d.c:175]   --->   Operation 302 'insertvalue' 'mrv' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float } %mrv, float %x_assign_1, 1" [batch_align2d_hls/align2d.c:175]   --->   Operation 303 'insertvalue' 'mrv_1' <Predicate = (exitcond3)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "ret { float, float } %mrv_1" [batch_align2d_hls/align2d.c:175]   --->   Operation 304 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 305 [1/1] (0.84ns)   --->   "%tmp_i = icmp ult i8 %tmp_V, 127" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 305 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.84ns)   --->   "%tmp_5_i = icmp ugt i8 %tmp_V, -106" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 306 'icmp' 'tmp_5_i' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%p_Result_9 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 307 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/2] (1.23ns)   --->   "%mask = load i23* %mask_table2_addr, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 308 'load' 'mask' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%mask_i_cast = zext i23 %mask to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 309 'zext' 'mask_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 true, i31 %tmp_15) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 310 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (1.01ns)   --->   "%p_Val2_5 = add i32 %p_Result_10, %mask_i_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 311 'add' 'p_Val2_5' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_5, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 312 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_5, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:322->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:324->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 313 'partselect' 'tmp_V_2' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_V_3 = trunc i32 %p_Val2_5 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:323->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:324->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 314 'trunc' 'tmp_V_3' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xs_sig_V_1 = select i1 %p_Result_s, i23 %tmp_V_3, i23 %tmp_V_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 315 'select' 'xs_sig_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xs_exp_V_7 = select i1 %p_Result_s, i8 %tmp_V_2, i8 %tmp_V" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 316 'select' 'xs_exp_V_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xs_sign_V_9 = and i1 %p_Result_s, %p_Result_11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 317 'and' 'xs_sign_V_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_i_18 = xor i23 %mask, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:38->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 318 'xor' 'tmp_i_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xs_sig_V = and i23 %xs_sig_V_1, %tmp_i_18" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:38->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 319 'and' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_12 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %xs_sign_V_9, i8 %xs_exp_V_7, i23 %xs_sig_V) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 320 'bitconcatenate' 'p_Result_12' <Predicate = true> <Delay = 0.39>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp2_demorgan_i = or i1 %tmp_i, %tmp_5_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 321 'or' 'sel_tmp2_demorgan_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp3_v_i = select i1 %sel_tmp2_demorgan_i, i32 %p_Result_9, i32 %p_Result_12" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 322 'select' 'sel_tmp3_v_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp3_i = bitcast i32 %sel_tmp3_v_i to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 323 'bitcast' 'sel_tmp3_i' <Predicate = true> <Delay = 0.44>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%sel_tmp4_i = xor i1 %tmp_i, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 324 'xor' 'sel_tmp4_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%sel_tmp5_i = and i1 %tmp_5_i, %sel_tmp4_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 325 'and' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%sel_tmp6_i = select i1 %sel_tmp5_i, float %x_assign, float %sel_tmp3_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 326 'select' 'sel_tmp6_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (1.05ns)   --->   "%notlhs_i = icmp ne i23 %tmp_V_1, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 327 'icmp' 'notlhs_i' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.84ns)   --->   "%notrhs_i = icmp ne i8 %tmp_V, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 328 'icmp' 'notrhs_i' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sel_tmp8_i = or i1 %notrhs_i, %notlhs_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 329 'or' 'sel_tmp8_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%tmp4 = and i1 %p_Result_s, %sel_tmp8_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 330 'and' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%sel_tmp9_i = and i1 %tmp4, %tmp_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115]   --->   Operation 331 'and' 'sel_tmp9_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_9 = bitcast float %sel_tmp6_i to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 332 'bitcast' 'tmp_9' <Predicate = true> <Delay = 0.44>
ST_4 : Operation 333 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %sel_tmp9_i, i32 -1082130432, i32 %tmp_9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 333 'select' 'p_Val2_9' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_9, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 334 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_9, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 335 'partselect' 'tmp_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_V_5 = trunc i32 %p_Val2_9 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 336 'trunc' 'tmp_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 337 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%mantissa_V_1_cast1 = zext i25 %mantissa_V to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 338 'zext' 'mantissa_V_1_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i8 %tmp_V_4 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 339 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.76ns)   --->   "%sh_assign = add i9 -127, %tmp_i_i_i_i_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 340 'add' 'sh_assign' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 341 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.76ns)   --->   "%tmp_i_i_i = sub i8 127, %tmp_V_4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 342 'sub' 'tmp_i_i_i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_i_i_i_cast = sext i8 %tmp_i_i_i to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 343 'sext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %tmp_i_i_i_cast, i9 %sh_assign" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 344 'select' 'ush' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sh_assign_2_cast = sext i9 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 345 'sext' 'sh_assign_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%sh_assign_2_cast_cas = sext i9 %ush to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 346 'sext' 'sh_assign_2_cast_cas' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_i_i_i_19 = zext i32 %sh_assign_2_cast to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 347 'zext' 'tmp_i_i_i_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%r_V = lshr i25 %mantissa_V, %sh_assign_2_cast_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 348 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%r_V_1 = shl i79 %mantissa_V_1_cast1, %tmp_i_i_i_19" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 349 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 350 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_13 = zext i1 %tmp_74 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 351 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_29)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 352 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (1.38ns) (out node of the LUT)   --->   "%p_Val2_29 = select i1 %isNeg, i32 %tmp_13, i32 %tmp_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 353 'select' 'p_Val2_29' <Predicate = true> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (1.01ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_29" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 354 'sub' 'result_V_1' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.44ns)   --->   "%p_Val2_30 = select i1 %p_Result_13, i32 %result_V_1, i32 %p_Val2_29" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 355 'select' 'p_Val2_30' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.84ns)   --->   "%tmp_i1 = icmp ult i8 %tmp_V_6, 127" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 356 'icmp' 'tmp_i1' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.84ns)   --->   "%tmp_5_i1 = icmp ugt i8 %tmp_V_6, -106" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 357 'icmp' 'tmp_5_i1' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i1)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_14, i31 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 358 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 359 [1/2] (1.23ns)   --->   "%mask_1 = load i23* %mask_table2_addr_1, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 359 'load' 'mask_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%mask_i186_cast = zext i23 %mask_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 360 'zext' 'mask_i186_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 true, i31 %tmp_77) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 361 'bitconcatenate' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (1.01ns)   --->   "%p_Val2_20 = add i32 %p_Result_16, %mask_i186_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 362 'add' 'p_Val2_20' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_20, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 363 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_20, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:322->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:324->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 364 'partselect' 'tmp_V_8' <Predicate = (p_Result_14)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%tmp_V_9 = trunc i32 %p_Val2_20 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:323->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:324->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 365 'trunc' 'tmp_V_9' <Predicate = (p_Result_14)> <Delay = 0.00>
ST_4 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%xs_sig_V_4 = select i1 %p_Result_14, i23 %tmp_V_9, i23 %tmp_V_7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 366 'select' 'xs_sig_V_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%xs_exp_V_8 = select i1 %p_Result_14, i8 %tmp_V_8, i8 %tmp_V_6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 367 'select' 'xs_exp_V_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%xs_sign_V_10 = and i1 %p_Result_14, %p_Result_17" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 368 'and' 'xs_sign_V_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%tmp_i1_20 = xor i23 %mask_1, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:38->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 369 'xor' 'tmp_i1_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node p_Result_18)   --->   "%xs_sig_V_9 = and i23 %xs_sig_V_4, %tmp_i1_20" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:38->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 370 'and' 'xs_sig_V_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %xs_sign_V_10, i8 %xs_exp_V_8, i23 %xs_sig_V_9) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:335->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:39->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 371 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.39>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i1)   --->   "%sel_tmp2_demorgan_i1 = or i1 %tmp_i1, %tmp_5_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 372 'or' 'sel_tmp2_demorgan_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i1)   --->   "%sel_tmp3_v_i1 = select i1 %sel_tmp2_demorgan_i1, i32 %p_Result_15, i32 %p_Result_18" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 373 'select' 'sel_tmp3_v_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.44ns) (out node of the LUT)   --->   "%sel_tmp3_i1 = bitcast i32 %sel_tmp3_v_i1 to float" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 374 'bitcast' 'sel_tmp3_i1' <Predicate = true> <Delay = 0.44>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%sel_tmp4_i1 = xor i1 %tmp_i1, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 375 'xor' 'sel_tmp4_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%sel_tmp5_i1 = and i1 %tmp_5_i1, %sel_tmp4_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 376 'and' 'sel_tmp5_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%sel_tmp6_i1 = select i1 %sel_tmp5_i1, float %x_assign_1, float %sel_tmp3_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 377 'select' 'sel_tmp6_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (1.05ns)   --->   "%notlhs_i1 = icmp ne i23 %tmp_V_7, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 378 'icmp' 'notlhs_i1' <Predicate = true> <Delay = 1.05> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.84ns)   --->   "%notrhs_i1 = icmp ne i8 %tmp_V_6, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 379 'icmp' 'notrhs_i1' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%sel_tmp8_i1 = or i1 %notrhs_i1, %notlhs_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 380 'or' 'sel_tmp8_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%tmp31 = and i1 %p_Result_14, %sel_tmp8_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 381 'and' 'tmp31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_24)   --->   "%sel_tmp9_i1 = and i1 %tmp31, %tmp_i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:116]   --->   Operation 382 'and' 'sel_tmp9_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.44ns) (out node of the LUT)   --->   "%tmp_22 = bitcast float %sel_tmp6_i1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 383 'bitcast' 'tmp_22' <Predicate = true> <Delay = 0.44>
ST_4 : Operation 384 [1/1] (0.44ns) (out node of the LUT)   --->   "%p_Val2_24 = select i1 %sel_tmp9_i1, i32 -1082130432, i32 %tmp_22" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 384 'select' 'p_Val2_24' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_24, i32 31)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 385 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_24, i32 23, i32 30) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 386 'partselect' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_V_11 = trunc i32 %p_Val2_24 to i23" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 387 'trunc' 'tmp_V_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_11, i1 false)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 388 'bitconcatenate' 'mantissa_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%mantissa_V_3_cast1 = zext i25 %mantissa_V_1 to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 389 'zext' 'mantissa_V_3_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i1_cast = zext i8 %tmp_V_10 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 390 'zext' 'tmp_i_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.76ns)   --->   "%sh_assign_3 = add i9 -127, %tmp_i_i_i_i1_cast" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 391 'add' 'sh_assign_3' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_3, i32 8)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 392 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 393 [1/1] (0.76ns)   --->   "%tmp_i_i_i1 = sub i8 127, %tmp_V_10" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 393 'sub' 'tmp_i_i_i1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_i_i_i1_cast = sext i8 %tmp_i_i_i1 to i9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 394 'sext' 'tmp_i_i_i1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 395 [1/1] (0.39ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %tmp_i_i_i1_cast, i9 %sh_assign_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 395 'select' 'ush_1' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%sh_assign_5_cast = sext i9 %ush_1 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 396 'sext' 'sh_assign_5_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%sh_assign_5_cast_cas = sext i9 %ush_1 to i25" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 397 'sext' 'sh_assign_5_cast_cas' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_i_i_i1_21 = zext i32 %sh_assign_5_cast to i79" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 398 'zext' 'tmp_i_i_i1_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r_V_2 = lshr i25 %mantissa_V_1, %sh_assign_5_cast_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 399 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%r_V_3 = shl i79 %mantissa_V_3_cast1, %tmp_i_i_i1_21" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 400 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 401 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_26 = zext i1 %tmp_83 to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 402 'zext' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_3, i32 24, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 403 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 404 [1/1] (1.38ns) (out node of the LUT)   --->   "%p_Val2_31 = select i1 %isNeg_1, i32 %tmp_26, i32 %tmp_28" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 404 'select' 'p_Val2_31' <Predicate = true> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (1.01ns)   --->   "%result_V_3 = sub i32 0, %p_Val2_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 405 'sub' 'result_V_3' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.44ns)   --->   "%p_Val2_32 = select i1 %p_Result_19, i32 %result_V_3, i32 %p_Val2_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 406 'select' 'p_Val2_32' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i32 %p_Val2_32 to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:116]   --->   Operation 407 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i32 %p_Val2_30 to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 408 'trunc' 'tmp_85' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.89>
ST_5 : Operation 409 [3/3] (7.89ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_30 to float" [batch_align2d_hls/align2d.c:129]   --->   Operation 409 'sitofp' 'tmp_5' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 410 [3/3] (7.89ns)   --->   "%tmp_6 = sitofp i32 %p_Val2_32 to float" [batch_align2d_hls/align2d.c:130]   --->   Operation 410 'sitofp' 'tmp_6' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.89>
ST_6 : Operation 411 [2/3] (7.89ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_30 to float" [batch_align2d_hls/align2d.c:129]   --->   Operation 411 'sitofp' 'tmp_5' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 412 [2/3] (7.89ns)   --->   "%tmp_6 = sitofp i32 %p_Val2_32 to float" [batch_align2d_hls/align2d.c:130]   --->   Operation 412 'sitofp' 'tmp_6' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.89>
ST_7 : Operation 413 [1/3] (7.89ns)   --->   "%tmp_5 = sitofp i32 %p_Val2_30 to float" [batch_align2d_hls/align2d.c:129]   --->   Operation 413 'sitofp' 'tmp_5' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 414 [1/3] (7.89ns)   --->   "%tmp_6 = sitofp i32 %p_Val2_32 to float" [batch_align2d_hls/align2d.c:130]   --->   Operation 414 'sitofp' 'tmp_6' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 415 [4/4] (6.43ns)   --->   "%subpix_x = fsub float %x_assign, %tmp_5" [batch_align2d_hls/align2d.c:129]   --->   Operation 415 'fsub' 'subpix_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 416 [4/4] (6.43ns)   --->   "%subpix_y = fsub float %x_assign_1, %tmp_6" [batch_align2d_hls/align2d.c:130]   --->   Operation 416 'fsub' 'subpix_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 417 [3/4] (6.43ns)   --->   "%subpix_x = fsub float %x_assign, %tmp_5" [batch_align2d_hls/align2d.c:129]   --->   Operation 417 'fsub' 'subpix_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 418 [3/4] (6.43ns)   --->   "%subpix_y = fsub float %x_assign_1, %tmp_6" [batch_align2d_hls/align2d.c:130]   --->   Operation 418 'fsub' 'subpix_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 419 [2/4] (6.43ns)   --->   "%subpix_x = fsub float %x_assign, %tmp_5" [batch_align2d_hls/align2d.c:129]   --->   Operation 419 'fsub' 'subpix_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 420 [2/4] (6.43ns)   --->   "%subpix_y = fsub float %x_assign_1, %tmp_6" [batch_align2d_hls/align2d.c:130]   --->   Operation 420 'fsub' 'subpix_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 421 [1/4] (6.43ns)   --->   "%subpix_x = fsub float %x_assign, %tmp_5" [batch_align2d_hls/align2d.c:129]   --->   Operation 421 'fsub' 'subpix_x' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/4] (6.43ns)   --->   "%subpix_y = fsub float %x_assign_1, %tmp_6" [batch_align2d_hls/align2d.c:130]   --->   Operation 422 'fsub' 'subpix_y' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.95>
ST_12 : Operation 423 [1/1] (2.88ns)   --->   "%tmp_8 = fpext float %subpix_x to double" [batch_align2d_hls/align2d.c:131]   --->   Operation 423 'fpext' 'tmp_8' <Predicate = true> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 424 [5/5] (5.06ns)   --->   "%tmp_10 = fsub double 1.000000e+00, %tmp_8" [batch_align2d_hls/align2d.c:131]   --->   Operation 424 'dsub' 'tmp_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (2.88ns)   --->   "%tmp_16 = fpext float %subpix_y to double" [batch_align2d_hls/align2d.c:131]   --->   Operation 425 'fpext' 'tmp_16' <Predicate = true> <Delay = 2.88> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.88> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 426 [5/5] (5.06ns)   --->   "%tmp_17 = fsub double 1.000000e+00, %tmp_16" [batch_align2d_hls/align2d.c:131]   --->   Operation 426 'dsub' 'tmp_17' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.06>
ST_13 : Operation 427 [4/5] (5.06ns)   --->   "%tmp_10 = fsub double 1.000000e+00, %tmp_8" [batch_align2d_hls/align2d.c:131]   --->   Operation 427 'dsub' 'tmp_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 428 [4/5] (5.06ns)   --->   "%tmp_17 = fsub double 1.000000e+00, %tmp_16" [batch_align2d_hls/align2d.c:131]   --->   Operation 428 'dsub' 'tmp_17' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.06>
ST_14 : Operation 429 [3/5] (5.06ns)   --->   "%tmp_10 = fsub double 1.000000e+00, %tmp_8" [batch_align2d_hls/align2d.c:131]   --->   Operation 429 'dsub' 'tmp_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 430 [3/5] (5.06ns)   --->   "%tmp_17 = fsub double 1.000000e+00, %tmp_16" [batch_align2d_hls/align2d.c:131]   --->   Operation 430 'dsub' 'tmp_17' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.06>
ST_15 : Operation 431 [2/5] (5.06ns)   --->   "%tmp_10 = fsub double 1.000000e+00, %tmp_8" [batch_align2d_hls/align2d.c:131]   --->   Operation 431 'dsub' 'tmp_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 432 [2/5] (5.06ns)   --->   "%tmp_17 = fsub double 1.000000e+00, %tmp_16" [batch_align2d_hls/align2d.c:131]   --->   Operation 432 'dsub' 'tmp_17' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.06>
ST_16 : Operation 433 [1/5] (5.06ns)   --->   "%tmp_10 = fsub double 1.000000e+00, %tmp_8" [batch_align2d_hls/align2d.c:131]   --->   Operation 433 'dsub' 'tmp_10' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/5] (5.06ns)   --->   "%tmp_17 = fsub double 1.000000e+00, %tmp_16" [batch_align2d_hls/align2d.c:131]   --->   Operation 434 'dsub' 'tmp_17' <Predicate = true> <Delay = 5.06> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.04>
ST_17 : Operation 435 [5/5] (7.04ns)   --->   "%tmp_18 = fmul double %tmp_10, %tmp_17" [batch_align2d_hls/align2d.c:131]   --->   Operation 435 'dmul' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 436 [5/5] (7.04ns)   --->   "%tmp_19 = fmul double %tmp_8, %tmp_17" [batch_align2d_hls/align2d.c:132]   --->   Operation 436 'dmul' 'tmp_19' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 437 [5/5] (7.04ns)   --->   "%tmp_20 = fmul double %tmp_10, %tmp_16" [batch_align2d_hls/align2d.c:133]   --->   Operation 437 'dmul' 'tmp_20' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.04>
ST_18 : Operation 438 [4/5] (7.04ns)   --->   "%tmp_18 = fmul double %tmp_10, %tmp_17" [batch_align2d_hls/align2d.c:131]   --->   Operation 438 'dmul' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 439 [4/5] (7.04ns)   --->   "%tmp_19 = fmul double %tmp_8, %tmp_17" [batch_align2d_hls/align2d.c:132]   --->   Operation 439 'dmul' 'tmp_19' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 440 [4/5] (7.04ns)   --->   "%tmp_20 = fmul double %tmp_10, %tmp_16" [batch_align2d_hls/align2d.c:133]   --->   Operation 440 'dmul' 'tmp_20' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.04>
ST_19 : Operation 441 [3/5] (7.04ns)   --->   "%tmp_18 = fmul double %tmp_10, %tmp_17" [batch_align2d_hls/align2d.c:131]   --->   Operation 441 'dmul' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 442 [3/5] (7.04ns)   --->   "%tmp_19 = fmul double %tmp_8, %tmp_17" [batch_align2d_hls/align2d.c:132]   --->   Operation 442 'dmul' 'tmp_19' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 443 [3/5] (7.04ns)   --->   "%tmp_20 = fmul double %tmp_10, %tmp_16" [batch_align2d_hls/align2d.c:133]   --->   Operation 443 'dmul' 'tmp_20' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.04>
ST_20 : Operation 444 [2/5] (7.04ns)   --->   "%tmp_18 = fmul double %tmp_10, %tmp_17" [batch_align2d_hls/align2d.c:131]   --->   Operation 444 'dmul' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [2/5] (7.04ns)   --->   "%tmp_19 = fmul double %tmp_8, %tmp_17" [batch_align2d_hls/align2d.c:132]   --->   Operation 445 'dmul' 'tmp_19' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 446 [2/5] (7.04ns)   --->   "%tmp_20 = fmul double %tmp_10, %tmp_16" [batch_align2d_hls/align2d.c:133]   --->   Operation 446 'dmul' 'tmp_20' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.04>
ST_21 : Operation 447 [1/5] (7.04ns)   --->   "%tmp_18 = fmul double %tmp_10, %tmp_17" [batch_align2d_hls/align2d.c:131]   --->   Operation 447 'dmul' 'tmp_18' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 448 [1/5] (7.04ns)   --->   "%tmp_19 = fmul double %tmp_8, %tmp_17" [batch_align2d_hls/align2d.c:132]   --->   Operation 448 'dmul' 'tmp_19' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 449 [1/5] (7.04ns)   --->   "%tmp_20 = fmul double %tmp_10, %tmp_16" [batch_align2d_hls/align2d.c:133]   --->   Operation 449 'dmul' 'tmp_20' <Predicate = true> <Delay = 7.04> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.04> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.61>
ST_22 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [batch_align2d_hls/align2d.c:112]   --->   Operation 450 'specloopname' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)" [batch_align2d_hls/align2d.c:112]   --->   Operation 451 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (3.61ns)   --->   "%wTL = fptrunc double %tmp_18 to float" [batch_align2d_hls/align2d.c:131]   --->   Operation 452 'fptrunc' 'wTL' <Predicate = true> <Delay = 3.61> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 453 [1/1] (3.61ns)   --->   "%wTR = fptrunc double %tmp_19 to float" [batch_align2d_hls/align2d.c:132]   --->   Operation 453 'fptrunc' 'wTR' <Predicate = true> <Delay = 3.61> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 454 [1/1] (3.61ns)   --->   "%wBL = fptrunc double %tmp_20 to float" [batch_align2d_hls/align2d.c:133]   --->   Operation 454 'fptrunc' 'wBL' <Predicate = true> <Delay = 3.61> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 455 [1/1] (0.65ns)   --->   "br label %2" [batch_align2d_hls/align2d.c:142]   --->   Operation 455 'br' <Predicate = true> <Delay = 0.65>

State 23 <SV = 22> <Delay = 2.65>
ST_23 : Operation 456 [1/1] (0.00ns)   --->   "%Jres_2 = phi float [ 0.000000e+00, %_ifconv ], [ %Jres_2_s, %5 ]" [batch_align2d_hls/align2d.c:150]   --->   Operation 456 'phi' 'Jres_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 457 [1/1] (0.00ns)   --->   "%Jres_1 = phi float [ 0.000000e+00, %_ifconv ], [ %Jres_1_s, %5 ]" [batch_align2d_hls/align2d.c:149]   --->   Operation 457 'phi' 'Jres_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 458 [1/1] (0.00ns)   --->   "%Jres_0 = phi float [ 0.000000e+00, %_ifconv ], [ %Jres_0_s, %5 ]" [batch_align2d_hls/align2d.c:148]   --->   Operation 458 'phi' 'Jres_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_23 = phi float [ 0.000000e+00, %_ifconv ], [ %tmp_30, %5 ]" [batch_align2d_hls/align2d.c:150]   --->   Operation 459 'phi' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_24 = phi float [ 0.000000e+00, %_ifconv ], [ %tmp_31, %5 ]" [batch_align2d_hls/align2d.c:149]   --->   Operation 460 'phi' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_25 = phi float [ 0.000000e+00, %_ifconv ], [ %tmp_32, %5 ]" [batch_align2d_hls/align2d.c:148]   --->   Operation 461 'phi' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 462 [1/1] (0.00ns)   --->   "%y = phi i4 [ 0, %_ifconv ], [ %y_1, %5 ]"   --->   Operation 462 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 463 [1/1] (0.72ns)   --->   "%exitcond2 = icmp eq i4 %y, -8" [batch_align2d_hls/align2d.c:142]   --->   Operation 463 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 464 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 464 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 465 [1/1] (0.79ns)   --->   "%y_1 = add i4 %y, 1" [batch_align2d_hls/align2d.c:142]   --->   Operation 465 'add' 'y_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 466 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %3" [batch_align2d_hls/align2d.c:142]   --->   Operation 466 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [batch_align2d_hls/align2d.c:142]   --->   Operation 467 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [batch_align2d_hls/align2d.c:142]   --->   Operation 468 'specregionbegin' 'tmp_11' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i4 %y to i3" [batch_align2d_hls/align2d.c:143]   --->   Operation 469 'trunc' 'tmp_86' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 470 [1/1] (0.12ns)   --->   "%tmp45 = xor i3 %tmp_86, -4" [batch_align2d_hls/align2d.c:143]   --->   Operation 470 'xor' 'tmp45' <Predicate = (!exitcond2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 471 [1/1] (0.00ns)   --->   "%tmp214_cast = sext i3 %tmp45 to i7" [batch_align2d_hls/align2d.c:143]   --->   Operation 471 'sext' 'tmp214_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 472 [1/1] (0.00ns) (grouped into DSP with root node tmp46)   --->   "%tmp_27 = add i7 %tmp_84, %tmp214_cast" [batch_align2d_hls/align2d.c:143]   --->   Operation 472 'add' 'tmp_27' <Predicate = (!exitcond2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 473 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_86, i3 0)" [batch_align2d_hls/align2d.c:146]   --->   Operation 473 'bitconcatenate' 'p_shl' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%tmp_12 = zext i6 %p_shl to i7" [batch_align2d_hls/align2d.c:146]   --->   Operation 474 'zext' 'tmp_12' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%tmp_87 = shl i4 %y, 1" [batch_align2d_hls/align2d.c:146]   --->   Operation 475 'shl' 'tmp_87' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%tmp_13_cast = zext i4 %tmp_87 to i7" [batch_align2d_hls/align2d.c:146]   --->   Operation 476 'zext' 'tmp_13_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_23 : Operation 477 [1/1] (0.49ns) (grouped into DSP with root node tmp46)   --->   "%tmp_29 = mul i7 %tmp_27, %tmp_3" [batch_align2d_hls/align2d.c:143]   --->   Operation 477 'mul' 'tmp_29' <Predicate = (!exitcond2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 478 [1/1] (2.03ns) (root node of the DSP)   --->   "%tmp46 = add i7 %tmp_85, %tmp_29" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115]   --->   Operation 478 'add' 'tmp46' <Predicate = (!exitcond2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 479 [1/1] (0.78ns) (out node of the LUT)   --->   "%tmp62 = add i7 %tmp_12, %tmp_13_cast" [batch_align2d_hls/align2d.c:146]   --->   Operation 479 'add' 'tmp62' <Predicate = (!exitcond2)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 480 [1/1] (0.65ns)   --->   "br label %4" [batch_align2d_hls/align2d.c:144]   --->   Operation 480 'br' <Predicate = (!exitcond2)> <Delay = 0.65>
ST_23 : Operation 481 [1/1] (0.65ns)   --->   "br label %.preheader" [batch_align2d_hls/align2d.c:158]   --->   Operation 481 'br' <Predicate = (exitcond2)> <Delay = 0.65>

State 24 <SV = 23> <Delay = 4.29>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "%Jres_2_s = phi float [ %Jres_2, %3 ], [ %Jres_2_1, %branch418 ]"   --->   Operation 482 'phi' 'Jres_2_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [1/1] (0.00ns)   --->   "%Jres_1_s = phi float [ %Jres_1, %3 ], [ %Jres_1_1, %branch418 ]"   --->   Operation 483 'phi' 'Jres_1_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 484 [1/1] (0.00ns)   --->   "%Jres_0_s = phi float [ %Jres_0, %3 ], [ %Jres_0_1, %branch418 ]"   --->   Operation 484 'phi' 'Jres_0_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_30 = phi float [ %tmp_23, %3 ], [ %Jres_2_1, %branch418 ]"   --->   Operation 485 'phi' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_31 = phi float [ %tmp_24, %3 ], [ %Jres_1_1, %branch418 ]"   --->   Operation 486 'phi' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_32 = phi float [ %tmp_25, %3 ], [ %Jres_0_1, %branch418 ]"   --->   Operation 487 'phi' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 488 [1/1] (0.00ns)   --->   "%it_0_rec = phi i4 [ 0, %3 ], [ %x, %branch418 ]"   --->   Operation 488 'phi' 'it_0_rec' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 489 [1/1] (0.79ns)   --->   "%tmp47 = add i4 %it_0_rec, -4" [batch_align2d_hls/align2d.c:144]   --->   Operation 489 'add' 'tmp47' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 490 [1/1] (0.00ns)   --->   "%tmp217_cast = sext i4 %tmp47 to i7" [batch_align2d_hls/align2d.c:144]   --->   Operation 490 'sext' 'tmp217_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 491 [1/1] (0.77ns)   --->   "%sum_t = add i7 %tmp217_cast, %tmp46" [batch_align2d_hls/align2d.c:144]   --->   Operation 491 'add' 'sum_t' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 492 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 492 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 493 [1/1] (0.72ns)   --->   "%exitcond4 = icmp eq i4 %it_0_rec, -8" [batch_align2d_hls/align2d.c:144]   --->   Operation 493 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 494 [1/1] (0.79ns)   --->   "%x = add i4 %it_0_rec, 1" [batch_align2d_hls/align2d.c:144]   --->   Operation 494 'add' 'x' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 495 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %5, label %branch418" [batch_align2d_hls/align2d.c:144]   --->   Operation 495 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 496 [1/1] (1.18ns)   --->   "%tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read173, i8 %p_read_172, i8 %p_read_171, i8 %p_read_170, i8 %p_read_169, i8 %p_read_168, i8 %p_read_167, i8 %p_read_166, i8 %p_read_165, i8 %p_read_164, i8 %p_read_163, i8 %p_read_162, i8 %p_read_161, i8 %p_read_160, i8 %p_read_159, i8 %p_read_158, i8 %p_read_157, i8 %p_read_156, i8 %p_read_155, i8 %p_read_154, i8 %p_read_153, i8 %p_read_152, i8 %p_read_151, i8 %p_read_150, i8 %p_read_149, i8 %p_read_148, i8 %p_read_147, i8 %p_read_146, i8 %p_read_145, i8 %p_read_144, i8 %p_read_143, i8 %p_read_142, i8 %p_read_141, i8 %p_read_140, i8 %p_read_139, i8 %p_read_138, i8 %p_read_137, i8 %p_read_136, i8 %p_read_135, i8 %p_read_134, i8 %p_read_133, i8 %p_read_132, i8 %p_read_131, i8 %p_read_130, i8 %p_read_129, i8 %p_read_128, i8 %p_read_127, i8 %p_read_126, i8 %p_read_125, i8 %p_read_124, i8 %p_read_123, i8 %p_read_122, i8 %p_read_121, i8 %p_read_120, i8 %p_read_119, i8 %p_read_118, i8 %p_read_117, i8 %p_read_116, i8 %p_read_115, i8 %p_read_114, i8 %p_read_113, i8 %p_read_112, i8 %p_read_111, i8 %p_read_110, i8 %p_read_109, i8 %p_read_108, i8 %p_read_107, i8 %p_read_106, i8 %p_read_105, i8 %p_read_104, i8 %p_read_103, i8 %p_read_102, i8 %p_read_101, i8 %p_read_100, i8 %p_read_99, i8 %p_read_98, i8 %p_read_97, i8 %p_read_96, i8 %p_read_95, i8 %p_read_94, i8 %p_read_93, i8 %p_read_92, i8 %p_read_91, i8 %p_read_90, i8 %p_read_89, i8 %p_read_88, i8 %p_read_87, i8 %p_read_86, i8 %p_read_85, i8 %p_read_84, i8 %p_read_83, i8 %p_read_82, i8 %p_read_81, i8 %p_read_80, i8 %p_read_79, i8 %p_read_78, i8 %p_read_77, i8 %p_read_76, i8 %p_read_75, i8 %p_read_74, i7 %sum_t)" [batch_align2d_hls/align2d.c:145]   --->   Operation 496 'mux' 'tmp_35' <Predicate = (!exitcond4)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 497 [1/1] (0.77ns)   --->   "%sum6_t = add i7 %sum_t, 1" [batch_align2d_hls/align2d.c:145]   --->   Operation 497 'add' 'sum6_t' <Predicate = (!exitcond4)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 498 [1/1] (1.18ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read173, i8 %p_read_172, i8 %p_read_171, i8 %p_read_170, i8 %p_read_169, i8 %p_read_168, i8 %p_read_167, i8 %p_read_166, i8 %p_read_165, i8 %p_read_164, i8 %p_read_163, i8 %p_read_162, i8 %p_read_161, i8 %p_read_160, i8 %p_read_159, i8 %p_read_158, i8 %p_read_157, i8 %p_read_156, i8 %p_read_155, i8 %p_read_154, i8 %p_read_153, i8 %p_read_152, i8 %p_read_151, i8 %p_read_150, i8 %p_read_149, i8 %p_read_148, i8 %p_read_147, i8 %p_read_146, i8 %p_read_145, i8 %p_read_144, i8 %p_read_143, i8 %p_read_142, i8 %p_read_141, i8 %p_read_140, i8 %p_read_139, i8 %p_read_138, i8 %p_read_137, i8 %p_read_136, i8 %p_read_135, i8 %p_read_134, i8 %p_read_133, i8 %p_read_132, i8 %p_read_131, i8 %p_read_130, i8 %p_read_129, i8 %p_read_128, i8 %p_read_127, i8 %p_read_126, i8 %p_read_125, i8 %p_read_124, i8 %p_read_123, i8 %p_read_122, i8 %p_read_121, i8 %p_read_120, i8 %p_read_119, i8 %p_read_118, i8 %p_read_117, i8 %p_read_116, i8 %p_read_115, i8 %p_read_114, i8 %p_read_113, i8 %p_read_112, i8 %p_read_111, i8 %p_read_110, i8 %p_read_109, i8 %p_read_108, i8 %p_read_107, i8 %p_read_106, i8 %p_read_105, i8 %p_read_104, i8 %p_read_103, i8 %p_read_102, i8 %p_read_101, i8 %p_read_100, i8 %p_read_99, i8 %p_read_98, i8 %p_read_97, i8 %p_read_96, i8 %p_read_95, i8 %p_read_94, i8 %p_read_93, i8 %p_read_92, i8 %p_read_91, i8 %p_read_90, i8 %p_read_89, i8 %p_read_88, i8 %p_read_87, i8 %p_read_86, i8 %p_read_85, i8 %p_read_84, i8 %p_read_83, i8 %p_read_82, i8 %p_read_81, i8 %p_read_80, i8 %p_read_79, i8 %p_read_78, i8 %p_read_77, i8 %p_read_76, i8 %p_read_75, i8 %p_read_74, i7 %sum6_t)" [batch_align2d_hls/align2d.c:145]   --->   Operation 498 'mux' 'tmp_39' <Predicate = (!exitcond4)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 499 [1/1] (0.77ns)   --->   "%sum8_t = add i7 %sum_t, %tmp_3" [batch_align2d_hls/align2d.c:145]   --->   Operation 499 'add' 'sum8_t' <Predicate = (!exitcond4)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 500 [1/1] (1.18ns)   --->   "%tmp_43 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read173, i8 %p_read_172, i8 %p_read_171, i8 %p_read_170, i8 %p_read_169, i8 %p_read_168, i8 %p_read_167, i8 %p_read_166, i8 %p_read_165, i8 %p_read_164, i8 %p_read_163, i8 %p_read_162, i8 %p_read_161, i8 %p_read_160, i8 %p_read_159, i8 %p_read_158, i8 %p_read_157, i8 %p_read_156, i8 %p_read_155, i8 %p_read_154, i8 %p_read_153, i8 %p_read_152, i8 %p_read_151, i8 %p_read_150, i8 %p_read_149, i8 %p_read_148, i8 %p_read_147, i8 %p_read_146, i8 %p_read_145, i8 %p_read_144, i8 %p_read_143, i8 %p_read_142, i8 %p_read_141, i8 %p_read_140, i8 %p_read_139, i8 %p_read_138, i8 %p_read_137, i8 %p_read_136, i8 %p_read_135, i8 %p_read_134, i8 %p_read_133, i8 %p_read_132, i8 %p_read_131, i8 %p_read_130, i8 %p_read_129, i8 %p_read_128, i8 %p_read_127, i8 %p_read_126, i8 %p_read_125, i8 %p_read_124, i8 %p_read_123, i8 %p_read_122, i8 %p_read_121, i8 %p_read_120, i8 %p_read_119, i8 %p_read_118, i8 %p_read_117, i8 %p_read_116, i8 %p_read_115, i8 %p_read_114, i8 %p_read_113, i8 %p_read_112, i8 %p_read_111, i8 %p_read_110, i8 %p_read_109, i8 %p_read_108, i8 %p_read_107, i8 %p_read_106, i8 %p_read_105, i8 %p_read_104, i8 %p_read_103, i8 %p_read_102, i8 %p_read_101, i8 %p_read_100, i8 %p_read_99, i8 %p_read_98, i8 %p_read_97, i8 %p_read_96, i8 %p_read_95, i8 %p_read_94, i8 %p_read_93, i8 %p_read_92, i8 %p_read_91, i8 %p_read_90, i8 %p_read_89, i8 %p_read_88, i8 %p_read_87, i8 %p_read_86, i8 %p_read_85, i8 %p_read_84, i8 %p_read_83, i8 %p_read_82, i8 %p_read_81, i8 %p_read_80, i8 %p_read_79, i8 %p_read_78, i8 %p_read_77, i8 %p_read_76, i8 %p_read_75, i8 %p_read_74, i7 %sum8_t)" [batch_align2d_hls/align2d.c:145]   --->   Operation 500 'mux' 'tmp_43' <Predicate = (!exitcond4)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 501 [1/1] (0.77ns)   --->   "%sum10_t = add i7 %sum6_t, %tmp_3" [batch_align2d_hls/align2d.c:145]   --->   Operation 501 'add' 'sum10_t' <Predicate = (!exitcond4)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 502 [1/1] (1.18ns)   --->   "%tmp_47 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read173, i8 %p_read_172, i8 %p_read_171, i8 %p_read_170, i8 %p_read_169, i8 %p_read_168, i8 %p_read_167, i8 %p_read_166, i8 %p_read_165, i8 %p_read_164, i8 %p_read_163, i8 %p_read_162, i8 %p_read_161, i8 %p_read_160, i8 %p_read_159, i8 %p_read_158, i8 %p_read_157, i8 %p_read_156, i8 %p_read_155, i8 %p_read_154, i8 %p_read_153, i8 %p_read_152, i8 %p_read_151, i8 %p_read_150, i8 %p_read_149, i8 %p_read_148, i8 %p_read_147, i8 %p_read_146, i8 %p_read_145, i8 %p_read_144, i8 %p_read_143, i8 %p_read_142, i8 %p_read_141, i8 %p_read_140, i8 %p_read_139, i8 %p_read_138, i8 %p_read_137, i8 %p_read_136, i8 %p_read_135, i8 %p_read_134, i8 %p_read_133, i8 %p_read_132, i8 %p_read_131, i8 %p_read_130, i8 %p_read_129, i8 %p_read_128, i8 %p_read_127, i8 %p_read_126, i8 %p_read_125, i8 %p_read_124, i8 %p_read_123, i8 %p_read_122, i8 %p_read_121, i8 %p_read_120, i8 %p_read_119, i8 %p_read_118, i8 %p_read_117, i8 %p_read_116, i8 %p_read_115, i8 %p_read_114, i8 %p_read_113, i8 %p_read_112, i8 %p_read_111, i8 %p_read_110, i8 %p_read_109, i8 %p_read_108, i8 %p_read_107, i8 %p_read_106, i8 %p_read_105, i8 %p_read_104, i8 %p_read_103, i8 %p_read_102, i8 %p_read_101, i8 %p_read_100, i8 %p_read_99, i8 %p_read_98, i8 %p_read_97, i8 %p_read_96, i8 %p_read_95, i8 %p_read_94, i8 %p_read_93, i8 %p_read_92, i8 %p_read_91, i8 %p_read_90, i8 %p_read_89, i8 %p_read_88, i8 %p_read_87, i8 %p_read_86, i8 %p_read_85, i8 %p_read_84, i8 %p_read_83, i8 %p_read_82, i8 %p_read_81, i8 %p_read_80, i8 %p_read_79, i8 %p_read_78, i8 %p_read_77, i8 %p_read_76, i8 %p_read_75, i8 %p_read_74, i7 %sum10_t)" [batch_align2d_hls/align2d.c:145]   --->   Operation 502 'mux' 'tmp_47' <Predicate = (!exitcond4)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_58_cast = zext i4 %it_0_rec to i5" [batch_align2d_hls/align2d.c:146]   --->   Operation 503 'zext' 'tmp_58_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 504 [1/1] (0.78ns)   --->   "%tmp63 = add i5 %tmp_58_cast, 11" [batch_align2d_hls/align2d.c:146]   --->   Operation 504 'add' 'tmp63' <Predicate = (!exitcond4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 505 [1/1] (0.00ns)   --->   "%tmp223_cast = zext i5 %tmp63 to i7" [batch_align2d_hls/align2d.c:146]   --->   Operation 505 'zext' 'tmp223_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 506 [1/1] (0.77ns)   --->   "%tmp_51 = add i7 %tmp223_cast, %tmp62" [batch_align2d_hls/align2d.c:146]   --->   Operation 506 'add' 'tmp_51' <Predicate = (!exitcond4)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 507 [1/1] (1.18ns)   --->   "%tmp_52 = call i8 @_ssdm_op_Mux.ap_auto.100i8.i7(i8 %p_read173, i8 %p_read_172, i8 %p_read_171, i8 %p_read_170, i8 %p_read_169, i8 %p_read_168, i8 %p_read_167, i8 %p_read_166, i8 %p_read_165, i8 %p_read_164, i8 %p_read_163, i8 %p_read_162, i8 %p_read_161, i8 %p_read_160, i8 %p_read_159, i8 %p_read_158, i8 %p_read_157, i8 %p_read_156, i8 %p_read_155, i8 %p_read_154, i8 %p_read_153, i8 %p_read_152, i8 %p_read_151, i8 %p_read_150, i8 %p_read_149, i8 %p_read_148, i8 %p_read_147, i8 %p_read_146, i8 %p_read_145, i8 %p_read_144, i8 %p_read_143, i8 %p_read_142, i8 %p_read_141, i8 %p_read_140, i8 %p_read_139, i8 %p_read_138, i8 %p_read_137, i8 %p_read_136, i8 %p_read_135, i8 %p_read_134, i8 %p_read_133, i8 %p_read_132, i8 %p_read_131, i8 %p_read_130, i8 %p_read_129, i8 %p_read_128, i8 %p_read_127, i8 %p_read_126, i8 %p_read_125, i8 %p_read_124, i8 %p_read_123, i8 %p_read_122, i8 %p_read_121, i8 %p_read_120, i8 %p_read_119, i8 %p_read_118, i8 %p_read_117, i8 %p_read_116, i8 %p_read_115, i8 %p_read_114, i8 %p_read_113, i8 %p_read_112, i8 %p_read_111, i8 %p_read_110, i8 %p_read_109, i8 %p_read_108, i8 %p_read_107, i8 %p_read_106, i8 %p_read_105, i8 %p_read_104, i8 %p_read_103, i8 %p_read_102, i8 %p_read_101, i8 %p_read_100, i8 %p_read_99, i8 %p_read_98, i8 %p_read_97, i8 %p_read_96, i8 %p_read_95, i8 %p_read_94, i8 %p_read_93, i8 %p_read_92, i8 %p_read_91, i8 %p_read_90, i8 %p_read_89, i8 %p_read_88, i8 %p_read_87, i8 %p_read_86, i8 %p_read_85, i8 %p_read_84, i8 %p_read_83, i8 %p_read_82, i8 %p_read_81, i8 %p_read_80, i8 %p_read_79, i8 %p_read_78, i8 %p_read_77, i8 %p_read_76, i8 %p_read_75, i8 %p_read_74, i7 %tmp_51)" [batch_align2d_hls/align2d.c:146]   --->   Operation 507 'mux' 'tmp_52' <Predicate = (!exitcond4)> <Delay = 1.18> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_56 = zext i4 %it_0_rec to i6" [batch_align2d_hls/align2d.c:144]   --->   Operation 508 'zext' 'tmp_56' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_24 : Operation 509 [1/1] (0.78ns)   --->   "%tmp_57 = add i6 %p_shl, %tmp_56" [batch_align2d_hls/align2d.c:148]   --->   Operation 509 'add' 'tmp_57' <Predicate = (!exitcond4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 510 [1/1] (0.85ns)   --->   "%tmp_58 = call float @_ssdm_op_Mux.ap_auto.64float.i6(float %p_read_64, float %p_read_63, float %p_read_62, float %p_read_61, float %p_read_60, float %p_read_59, float %p_read_58, float %p_read_57, float %p_read_56, float %p_read_55, float %p_read_54, float %p_read_53, float %p_read_52, float %p_read_51, float %p_read_50, float %p_read_49, float %p_read_48, float %p_read_47, float %p_read_46, float %p_read_45, float %p_read_44, float %p_read_43, float %p_read_42, float %p_read_41, float %p_read_40, float %p_read_39, float %p_read_38, float %p_read_37, float %p_read_36, float %p_read_35, float %p_read_34, float %p_read_33, float %p_read_32, float %p_read_31, float %p_read_30, float %p_read_29, float %p_read_28, float %p_read_27, float %p_read_26, float %p_read_25, float %p_read_24, float %p_read_23, float %p_read_22, float %p_read_21, float %p_read_20, float %p_read_19, float %p_read_18, float %p_read_17, float %p_read_16, float %p_read_15, float %p_read_14, float %p_read_13, float %p_read_12, float %p_read_11, float %p_read_10, float %p_read_9, float %p_read_8, float %p_read_7, float %p_read_6, float %p_read_5, float %p_read_4, float %p_read_3, float %p_read_2, float %p_read_1, i6 %tmp_57)" [batch_align2d_hls/align2d.c:148]   --->   Operation 510 'mux' 'tmp_58' <Predicate = (!exitcond4)> <Delay = 0.85> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 511 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_11)" [batch_align2d_hls/align2d.c:152]   --->   Operation 511 'specregionend' 'empty_24' <Predicate = (exitcond4)> <Delay = 0.00>
ST_24 : Operation 512 [1/1] (0.00ns)   --->   "br label %2" [batch_align2d_hls/align2d.c:142]   --->   Operation 512 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.89>
ST_25 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_36 = zext i8 %tmp_35 to i32" [batch_align2d_hls/align2d.c:145]   --->   Operation 513 'zext' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 514 [3/3] (7.89ns)   --->   "%tmp_37 = sitofp i32 %tmp_36 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 514 'sitofp' 'tmp_37' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_40 = zext i8 %tmp_39 to i32" [batch_align2d_hls/align2d.c:145]   --->   Operation 515 'zext' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 516 [3/3] (7.89ns)   --->   "%tmp_41 = sitofp i32 %tmp_40 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 516 'sitofp' 'tmp_41' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_44 = zext i8 %tmp_43 to i32" [batch_align2d_hls/align2d.c:145]   --->   Operation 517 'zext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 518 [3/3] (7.89ns)   --->   "%tmp_45 = sitofp i32 %tmp_44 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 518 'sitofp' 'tmp_45' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_48 = zext i8 %tmp_47 to i32" [batch_align2d_hls/align2d.c:145]   --->   Operation 519 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 520 [3/3] (7.89ns)   --->   "%tmp_49 = sitofp i32 %tmp_48 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 520 'sitofp' 'tmp_49' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.89>
ST_26 : Operation 521 [2/3] (7.89ns)   --->   "%tmp_37 = sitofp i32 %tmp_36 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 521 'sitofp' 'tmp_37' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 522 [2/3] (7.89ns)   --->   "%tmp_41 = sitofp i32 %tmp_40 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 522 'sitofp' 'tmp_41' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 523 [2/3] (7.89ns)   --->   "%tmp_45 = sitofp i32 %tmp_44 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 523 'sitofp' 'tmp_45' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 524 [2/3] (7.89ns)   --->   "%tmp_49 = sitofp i32 %tmp_48 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 524 'sitofp' 'tmp_49' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.89>
ST_27 : Operation 525 [1/3] (7.89ns)   --->   "%tmp_37 = sitofp i32 %tmp_36 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 525 'sitofp' 'tmp_37' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 526 [1/3] (7.89ns)   --->   "%tmp_41 = sitofp i32 %tmp_40 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 526 'sitofp' 'tmp_41' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 527 [1/3] (7.89ns)   --->   "%tmp_45 = sitofp i32 %tmp_44 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 527 'sitofp' 'tmp_45' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 528 [1/3] (7.89ns)   --->   "%tmp_49 = sitofp i32 %tmp_48 to float" [batch_align2d_hls/align2d.c:145]   --->   Operation 528 'sitofp' 'tmp_49' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.41>
ST_28 : Operation 529 [2/2] (8.41ns)   --->   "%tmp_38 = fmul float %wTL, %tmp_37" [batch_align2d_hls/align2d.c:145]   --->   Operation 529 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 530 [2/2] (8.41ns)   --->   "%tmp_42 = fmul float %wTR, %tmp_41" [batch_align2d_hls/align2d.c:145]   --->   Operation 530 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 531 [2/2] (8.41ns)   --->   "%tmp_46 = fmul float %wBL, %tmp_45" [batch_align2d_hls/align2d.c:145]   --->   Operation 531 'fmul' 'tmp_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 532 [2/2] (8.41ns)   --->   "%tmp59 = fmul float %subpix_y, %tmp_49" [batch_align2d_hls/align2d.c:145]   --->   Operation 532 'fmul' 'tmp59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.41>
ST_29 : Operation 533 [1/2] (8.41ns)   --->   "%tmp_38 = fmul float %wTL, %tmp_37" [batch_align2d_hls/align2d.c:145]   --->   Operation 533 'fmul' 'tmp_38' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 534 [1/2] (8.41ns)   --->   "%tmp_42 = fmul float %wTR, %tmp_41" [batch_align2d_hls/align2d.c:145]   --->   Operation 534 'fmul' 'tmp_42' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 535 [1/2] (8.41ns)   --->   "%tmp_46 = fmul float %wBL, %tmp_45" [batch_align2d_hls/align2d.c:145]   --->   Operation 535 'fmul' 'tmp_46' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 536 [1/2] (8.41ns)   --->   "%tmp59 = fmul float %subpix_y, %tmp_49" [batch_align2d_hls/align2d.c:145]   --->   Operation 536 'fmul' 'tmp59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.41>
ST_30 : Operation 537 [2/2] (8.41ns)   --->   "%tmp_50 = fmul float %tmp59, %subpix_x" [batch_align2d_hls/align2d.c:145]   --->   Operation 537 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 538 [4/4] (6.43ns)   --->   "%tmp60 = fadd float %tmp_38, %tmp_42" [batch_align2d_hls/align2d.c:145]   --->   Operation 538 'fadd' 'tmp60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.41>
ST_31 : Operation 539 [1/2] (8.41ns)   --->   "%tmp_50 = fmul float %tmp59, %subpix_x" [batch_align2d_hls/align2d.c:145]   --->   Operation 539 'fmul' 'tmp_50' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 540 [3/4] (6.43ns)   --->   "%tmp60 = fadd float %tmp_38, %tmp_42" [batch_align2d_hls/align2d.c:145]   --->   Operation 540 'fadd' 'tmp60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 541 [2/4] (6.43ns)   --->   "%tmp60 = fadd float %tmp_38, %tmp_42" [batch_align2d_hls/align2d.c:145]   --->   Operation 541 'fadd' 'tmp60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 542 [4/4] (6.43ns)   --->   "%tmp61 = fadd float %tmp_46, %tmp_50" [batch_align2d_hls/align2d.c:145]   --->   Operation 542 'fadd' 'tmp61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 543 [1/4] (6.43ns)   --->   "%tmp60 = fadd float %tmp_38, %tmp_42" [batch_align2d_hls/align2d.c:145]   --->   Operation 543 'fadd' 'tmp60' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 544 [3/4] (6.43ns)   --->   "%tmp61 = fadd float %tmp_46, %tmp_50" [batch_align2d_hls/align2d.c:145]   --->   Operation 544 'fadd' 'tmp61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 545 [2/4] (6.43ns)   --->   "%tmp61 = fadd float %tmp_46, %tmp_50" [batch_align2d_hls/align2d.c:145]   --->   Operation 545 'fadd' 'tmp61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 546 [1/4] (6.43ns)   --->   "%tmp61 = fadd float %tmp_46, %tmp_50" [batch_align2d_hls/align2d.c:145]   --->   Operation 546 'fadd' 'tmp61' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 547 [4/4] (6.43ns)   --->   "%search_pixel = fadd float %tmp61, %tmp60" [batch_align2d_hls/align2d.c:145]   --->   Operation 547 'fadd' 'search_pixel' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.89>
ST_37 : Operation 548 [3/4] (6.43ns)   --->   "%search_pixel = fadd float %tmp61, %tmp60" [batch_align2d_hls/align2d.c:145]   --->   Operation 548 'fadd' 'search_pixel' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_53 = zext i8 %tmp_52 to i32" [batch_align2d_hls/align2d.c:146]   --->   Operation 549 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 550 [3/3] (7.89ns)   --->   "%tmp_54 = sitofp i32 %tmp_53 to float" [batch_align2d_hls/align2d.c:146]   --->   Operation 550 'sitofp' 'tmp_54' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.89>
ST_38 : Operation 551 [2/4] (6.43ns)   --->   "%search_pixel = fadd float %tmp61, %tmp60" [batch_align2d_hls/align2d.c:145]   --->   Operation 551 'fadd' 'search_pixel' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 552 [2/3] (7.89ns)   --->   "%tmp_54 = sitofp i32 %tmp_53 to float" [batch_align2d_hls/align2d.c:146]   --->   Operation 552 'sitofp' 'tmp_54' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.89>
ST_39 : Operation 553 [1/4] (6.43ns)   --->   "%search_pixel = fadd float %tmp61, %tmp60" [batch_align2d_hls/align2d.c:145]   --->   Operation 553 'fadd' 'search_pixel' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 554 [1/3] (7.89ns)   --->   "%tmp_54 = sitofp i32 %tmp_53 to float" [batch_align2d_hls/align2d.c:146]   --->   Operation 554 'sitofp' 'tmp_54' <Predicate = true> <Delay = 7.89> <Core = "Int2Float">   --->   Core 111 'Int2Float' <Latency = 2> <II = 1> <Delay = 7.89> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 555 [4/4] (6.43ns)   --->   "%tmp_55 = fsub float %search_pixel, %tmp_54" [batch_align2d_hls/align2d.c:146]   --->   Operation 555 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 556 [3/4] (6.43ns)   --->   "%tmp_55 = fsub float %search_pixel, %tmp_54" [batch_align2d_hls/align2d.c:146]   --->   Operation 556 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 557 [2/4] (6.43ns)   --->   "%tmp_55 = fsub float %search_pixel, %tmp_54" [batch_align2d_hls/align2d.c:146]   --->   Operation 557 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 558 [1/4] (6.43ns)   --->   "%tmp_55 = fsub float %search_pixel, %tmp_54" [batch_align2d_hls/align2d.c:146]   --->   Operation 558 'fsub' 'tmp_55' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 559 [4/4] (6.43ns)   --->   "%res = fadd float %tmp_55, %mean_diff" [batch_align2d_hls/align2d.c:146]   --->   Operation 559 'fadd' 'res' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 560 [3/4] (6.43ns)   --->   "%res = fadd float %tmp_55, %mean_diff" [batch_align2d_hls/align2d.c:146]   --->   Operation 560 'fadd' 'res' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 561 [2/4] (6.43ns)   --->   "%res = fadd float %tmp_55, %mean_diff" [batch_align2d_hls/align2d.c:146]   --->   Operation 561 'fadd' 'res' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 562 [1/4] (6.43ns)   --->   "%res = fadd float %tmp_55, %mean_diff" [batch_align2d_hls/align2d.c:146]   --->   Operation 562 'fadd' 'res' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.41>
ST_48 : Operation 563 [2/2] (8.41ns)   --->   "%tmp_59 = fmul float %res, %tmp_58" [batch_align2d_hls/align2d.c:148]   --->   Operation 563 'fmul' 'tmp_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 564 [4/4] (6.43ns)   --->   "%Jres_2_1 = fsub float %tmp_30, %res" [batch_align2d_hls/align2d.c:150]   --->   Operation 564 'fsub' 'Jres_2_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.41>
ST_49 : Operation 565 [1/2] (8.41ns)   --->   "%tmp_59 = fmul float %res, %tmp_58" [batch_align2d_hls/align2d.c:148]   --->   Operation 565 'fmul' 'tmp_59' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 566 [3/4] (6.43ns)   --->   "%Jres_2_1 = fsub float %tmp_30, %res" [batch_align2d_hls/align2d.c:150]   --->   Operation 566 'fsub' 'Jres_2_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 567 [4/4] (6.43ns)   --->   "%Jres_0_1 = fsub float %tmp_32, %tmp_59" [batch_align2d_hls/align2d.c:148]   --->   Operation 567 'fsub' 'Jres_0_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 568 [4/4] (6.43ns)   --->   "%Jres_1_1 = fsub float %tmp_31, %tmp_59" [batch_align2d_hls/align2d.c:149]   --->   Operation 568 'fsub' 'Jres_1_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 569 [2/4] (6.43ns)   --->   "%Jres_2_1 = fsub float %tmp_30, %res" [batch_align2d_hls/align2d.c:150]   --->   Operation 569 'fsub' 'Jres_2_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 570 [3/4] (6.43ns)   --->   "%Jres_0_1 = fsub float %tmp_32, %tmp_59" [batch_align2d_hls/align2d.c:148]   --->   Operation 570 'fsub' 'Jres_0_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 571 [3/4] (6.43ns)   --->   "%Jres_1_1 = fsub float %tmp_31, %tmp_59" [batch_align2d_hls/align2d.c:149]   --->   Operation 571 'fsub' 'Jres_1_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 572 [1/4] (6.43ns)   --->   "%Jres_2_1 = fsub float %tmp_30, %res" [batch_align2d_hls/align2d.c:150]   --->   Operation 572 'fsub' 'Jres_2_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : Operation 573 [2/4] (6.43ns)   --->   "%Jres_0_1 = fsub float %tmp_32, %tmp_59" [batch_align2d_hls/align2d.c:148]   --->   Operation 573 'fsub' 'Jres_0_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 574 [2/4] (6.43ns)   --->   "%Jres_1_1 = fsub float %tmp_31, %tmp_59" [batch_align2d_hls/align2d.c:149]   --->   Operation 574 'fsub' 'Jres_1_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 575 [1/4] (6.43ns)   --->   "%Jres_0_1 = fsub float %tmp_32, %tmp_59" [batch_align2d_hls/align2d.c:148]   --->   Operation 575 'fsub' 'Jres_0_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 576 [1/4] (6.43ns)   --->   "%Jres_1_1 = fsub float %tmp_31, %tmp_59" [batch_align2d_hls/align2d.c:149]   --->   Operation 576 'fsub' 'Jres_1_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 577 [1/1] (0.00ns)   --->   "br label %4" [batch_align2d_hls/align2d.c:144]   --->   Operation 577 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 23> <Delay = 8.41>
ST_54 : Operation 578 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 578 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 579 [1/1] (0.00ns)   --->   "%update_2_load_25 = load float* %update_2_15" [batch_align2d_hls/align2d.c:158]   --->   Operation 579 'load' 'update_2_load_25' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 580 [1/1] (0.00ns)   --->   "%update_2_1_load = load float* %update_2_1_16" [batch_align2d_hls/align2d.c:159]   --->   Operation 580 'load' 'update_2_1_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 581 [1/1] (0.00ns)   --->   "%update_2_2_load = load float* %update_2_2" [batch_align2d_hls/align2d.c:160]   --->   Operation 581 'load' 'update_2_2_load' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 582 [1/1] (0.00ns)   --->   "%i_0_i_cast = zext i2 %i_0_i to i4" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 582 'zext' 'i_0_i_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 583 [1/1] (0.44ns)   --->   "%exitcond1_i = icmp eq i2 %i_0_i, -1" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 583 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 584 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 584 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 585 [1/1] (0.54ns)   --->   "%i = add i2 %i_0_i, 1" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 585 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %matrix_vector_mul.exit, label %6" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 587 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 587 'specloopname' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_54 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3)" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 588 'specregionbegin' 'tmp_14' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_54 : Operation 589 [1/1] (0.65ns)   --->   "switch i2 %i_0_i, label %branch5 [
    i2 0, label %branch3
    i2 1, label %branch4
  ]" [batch_align2d_hls/align2d.c:83->batch_align2d_hls/align2d.c:155]   --->   Operation 589 'switch' <Predicate = (!exitcond1_i)> <Delay = 0.65>
ST_54 : Operation 590 [1/1] (0.65ns)   --->   "br label %branch3" [batch_align2d_hls/align2d.c:83->batch_align2d_hls/align2d.c:155]   --->   Operation 590 'br' <Predicate = (!exitcond1_i & i_0_i == 1)> <Delay = 0.65>
ST_54 : Operation 591 [1/1] (0.65ns)   --->   "br label %branch3" [batch_align2d_hls/align2d.c:83->batch_align2d_hls/align2d.c:155]   --->   Operation 591 'br' <Predicate = (!exitcond1_i & i_0_i != 0 & i_0_i != 1)> <Delay = 0.65>
ST_54 : Operation 592 [2/2] (8.41ns)   --->   "%tmp_33 = fmul float %update_2_load_25, 5.000000e-01" [batch_align2d_hls/align2d.c:158]   --->   Operation 592 'fmul' 'tmp_33' <Predicate = (exitcond1_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 593 [2/2] (8.41ns)   --->   "%tmp_34 = fmul float %update_2_1_load, 5.000000e-01" [batch_align2d_hls/align2d.c:159]   --->   Operation 593 'fmul' 'tmp_34' <Predicate = (exitcond1_i)> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 24> <Delay = 0.79>
ST_55 : Operation 594 [1/1] (0.00ns)   --->   "%update_2_4 = phi float [ 0.000000e+00, %branch5 ], [ %update_2_2_load, %branch4 ], [ %update_2_2_load, %6 ]" [batch_align2d_hls/align2d.c:160]   --->   Operation 594 'phi' 'update_2_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 595 [1/1] (0.00ns)   --->   "%update_1_4 = phi float [ %update_2_1_load, %branch5 ], [ 0.000000e+00, %branch4 ], [ %update_2_1_load, %6 ]" [batch_align2d_hls/align2d.c:159]   --->   Operation 595 'phi' 'update_1_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 596 [1/1] (0.00ns)   --->   "%update_0_4 = phi float [ %update_2_load_25, %branch5 ], [ %update_2_load_25, %branch4 ], [ 0.000000e+00, %6 ]" [batch_align2d_hls/align2d.c:158]   --->   Operation 596 'phi' 'update_0_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 597 [1/1] (0.00ns)   --->   "%p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 597 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 598 [1/1] (0.79ns)   --->   "%tmp_60 = sub i4 %p_shl2, %i_0_i_cast" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 598 'sub' 'tmp_60' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 599 [1/1] (0.65ns)   --->   "br label %branch0" [batch_align2d_hls/align2d.c:84->batch_align2d_hls/align2d.c:155]   --->   Operation 599 'br' <Predicate = true> <Delay = 0.65>

State 56 <SV = 25> <Delay = 1.56>
ST_56 : Operation 600 [1/1] (0.00ns)   --->   "%update_2_5 = phi float [ %update_2_4, %branch3 ], [ %update_2_5_be, %branch0.backedge ]" [batch_align2d_hls/align2d.c:160]   --->   Operation 600 'phi' 'update_2_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 601 [1/1] (0.00ns)   --->   "%update_1_5 = phi float [ %update_1_4, %branch3 ], [ %update_1_5_be, %branch0.backedge ]" [batch_align2d_hls/align2d.c:159]   --->   Operation 601 'phi' 'update_1_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 602 [1/1] (0.00ns)   --->   "%update_0_5 = phi float [ %update_0_4, %branch3 ], [ %update_0_5_be, %branch0.backedge ]" [batch_align2d_hls/align2d.c:158]   --->   Operation 602 'phi' 'update_0_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_61 = phi float [ 0.000000e+00, %branch3 ], [ %update_0, %branch0.backedge ]"   --->   Operation 603 'phi' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 604 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ 0, %branch3 ], [ %j, %branch0.backedge ]"   --->   Operation 604 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 605 [1/1] (0.44ns)   --->   "%exitcond_i = icmp eq i2 %j_0_i, -1" [batch_align2d_hls/align2d.c:84->batch_align2d_hls/align2d.c:155]   --->   Operation 605 'icmp' 'exitcond_i' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 606 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 606 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 607 [1/1] (0.54ns)   --->   "%j = add i2 %j_0_i, 1" [batch_align2d_hls/align2d.c:84->batch_align2d_hls/align2d.c:155]   --->   Operation 607 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 608 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %7, label %branch522" [batch_align2d_hls/align2d.c:84->batch_align2d_hls/align2d.c:155]   --->   Operation 608 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_62 = zext i2 %j_0_i to i4" [batch_align2d_hls/align2d.c:84->batch_align2d_hls/align2d.c:155]   --->   Operation 609 'zext' 'tmp_62' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_56 : Operation 610 [1/1] (0.79ns)   --->   "%tmp_63 = add i4 %tmp_60, %tmp_62" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 610 'add' 'tmp_63' <Predicate = (!exitcond_i)> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 611 [1/1] (0.77ns)   --->   "%tmp_64 = call float @_ssdm_op_Mux.ap_auto.9float.i4(float %p_read_73, float %p_read_72, float %p_read_71, float %p_read_70, float %p_read_69, float %p_read_68, float %p_read_67, float %p_read_66, float %p_read_65, i4 %tmp_63)" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 611 'mux' 'tmp_64' <Predicate = (!exitcond_i)> <Delay = 0.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 612 [1/1] (0.40ns)   --->   "%tmp_65 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %Jres_0, float %Jres_1, float %Jres_2, i2 %j_0_i)" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 612 'mux' 'tmp_65' <Predicate = (!exitcond_i)> <Delay = 0.40> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 613 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_14)" [batch_align2d_hls/align2d.c:87->batch_align2d_hls/align2d.c:155]   --->   Operation 613 'specregionend' 'empty_28' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_56 : Operation 614 [1/1] (0.65ns)   --->   "store float %update_2_5, float* %update_2_2" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 614 'store' <Predicate = (exitcond_i)> <Delay = 0.65>
ST_56 : Operation 615 [1/1] (0.65ns)   --->   "store float %update_1_5, float* %update_2_1_16" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 615 'store' <Predicate = (exitcond_i)> <Delay = 0.65>
ST_56 : Operation 616 [1/1] (0.65ns)   --->   "store float %update_0_5, float* %update_2_15" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 616 'store' <Predicate = (exitcond_i)> <Delay = 0.65>
ST_56 : Operation 617 [1/1] (0.00ns)   --->   "br label %.preheader" [batch_align2d_hls/align2d.c:82->batch_align2d_hls/align2d.c:155]   --->   Operation 617 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 57 <SV = 26> <Delay = 8.41>
ST_57 : Operation 618 [2/2] (8.41ns)   --->   "%tmp_66 = fmul float %tmp_64, %tmp_65" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 618 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 27> <Delay = 8.41>
ST_58 : Operation 619 [1/2] (8.41ns)   --->   "%tmp_66 = fmul float %tmp_64, %tmp_65" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 619 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 28> <Delay = 6.43>
ST_59 : Operation 620 [4/4] (6.43ns)   --->   "%update_0 = fadd float %tmp_66, %tmp_61" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 620 'fadd' 'update_0' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 29> <Delay = 6.43>
ST_60 : Operation 621 [3/4] (6.43ns)   --->   "%update_0 = fadd float %tmp_66, %tmp_61" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 621 'fadd' 'update_0' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 30> <Delay = 6.43>
ST_61 : Operation 622 [2/4] (6.43ns)   --->   "%update_0 = fadd float %tmp_66, %tmp_61" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 622 'fadd' 'update_0' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 31> <Delay = 6.43>
ST_62 : Operation 623 [1/4] (6.43ns)   --->   "%update_0 = fadd float %tmp_66, %tmp_61" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 623 'fadd' 'update_0' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 624 [1/1] (0.65ns)   --->   "switch i2 %i_0_i, label %branch2 [
    i2 0, label %branch0.backedge
    i2 1, label %branch1
  ]" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 624 'switch' <Predicate = true> <Delay = 0.65>
ST_62 : Operation 625 [1/1] (0.65ns)   --->   "br label %branch0.backedge" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 625 'br' <Predicate = (i_0_i == 1)> <Delay = 0.65>
ST_62 : Operation 626 [1/1] (0.65ns)   --->   "br label %branch0.backedge" [batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155]   --->   Operation 626 'br' <Predicate = (i_0_i != 0 & i_0_i != 1)> <Delay = 0.65>

State 63 <SV = 32> <Delay = 0.00>
ST_63 : Operation 627 [1/1] (0.00ns)   --->   "%update_2_5_be = phi float [ %update_0, %branch2 ], [ %update_2_5, %branch1 ], [ %update_2_5, %branch522 ]"   --->   Operation 627 'phi' 'update_2_5_be' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 628 [1/1] (0.00ns)   --->   "%update_1_5_be = phi float [ %update_1_5, %branch2 ], [ %update_0, %branch1 ], [ %update_1_5, %branch522 ]"   --->   Operation 628 'phi' 'update_1_5_be' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 629 [1/1] (0.00ns)   --->   "%update_0_5_be = phi float [ %update_0_5, %branch2 ], [ %update_0_5, %branch1 ], [ %update_0, %branch522 ]"   --->   Operation 629 'phi' 'update_0_5_be' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 630 [1/1] (0.00ns)   --->   "br label %branch0"   --->   Operation 630 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 24> <Delay = 8.41>
ST_64 : Operation 631 [1/2] (8.41ns)   --->   "%tmp_33 = fmul float %update_2_load_25, 5.000000e-01" [batch_align2d_hls/align2d.c:158]   --->   Operation 631 'fmul' 'tmp_33' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 632 [1/2] (8.41ns)   --->   "%tmp_34 = fmul float %update_2_1_load, 5.000000e-01" [batch_align2d_hls/align2d.c:159]   --->   Operation 632 'fmul' 'tmp_34' <Predicate = true> <Delay = 8.41> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 633 [4/4] (6.43ns)   --->   "%mean_diff_1 = fadd float %update_2_2_load, %mean_diff" [batch_align2d_hls/align2d.c:160]   --->   Operation 633 'fadd' 'mean_diff_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 25> <Delay = 6.43>
ST_65 : Operation 634 [4/4] (6.43ns)   --->   "%u = fadd float %tmp_33, %x_assign" [batch_align2d_hls/align2d.c:158]   --->   Operation 634 'fadd' 'u' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 635 [4/4] (6.43ns)   --->   "%v = fadd float %tmp_34, %x_assign_1" [batch_align2d_hls/align2d.c:159]   --->   Operation 635 'fadd' 'v' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 636 [3/4] (6.43ns)   --->   "%mean_diff_1 = fadd float %update_2_2_load, %mean_diff" [batch_align2d_hls/align2d.c:160]   --->   Operation 636 'fadd' 'mean_diff_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 26> <Delay = 6.43>
ST_66 : Operation 637 [3/4] (6.43ns)   --->   "%u = fadd float %tmp_33, %x_assign" [batch_align2d_hls/align2d.c:158]   --->   Operation 637 'fadd' 'u' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 638 [3/4] (6.43ns)   --->   "%v = fadd float %tmp_34, %x_assign_1" [batch_align2d_hls/align2d.c:159]   --->   Operation 638 'fadd' 'v' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 639 [2/4] (6.43ns)   --->   "%mean_diff_1 = fadd float %update_2_2_load, %mean_diff" [batch_align2d_hls/align2d.c:160]   --->   Operation 639 'fadd' 'mean_diff_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 27> <Delay = 6.43>
ST_67 : Operation 640 [2/4] (6.43ns)   --->   "%u = fadd float %tmp_33, %x_assign" [batch_align2d_hls/align2d.c:158]   --->   Operation 640 'fadd' 'u' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 641 [2/4] (6.43ns)   --->   "%v = fadd float %tmp_34, %x_assign_1" [batch_align2d_hls/align2d.c:159]   --->   Operation 641 'fadd' 'v' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 642 [1/4] (6.43ns)   --->   "%mean_diff_1 = fadd float %update_2_2_load, %mean_diff" [batch_align2d_hls/align2d.c:160]   --->   Operation 642 'fadd' 'mean_diff_1' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 28> <Delay = 6.43>
ST_68 : Operation 643 [1/4] (6.43ns)   --->   "%u = fadd float %tmp_33, %x_assign" [batch_align2d_hls/align2d.c:158]   --->   Operation 643 'fadd' 'u' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 644 [1/4] (6.43ns)   --->   "%v = fadd float %tmp_34, %x_assign_1" [batch_align2d_hls/align2d.c:159]   --->   Operation 644 'fadd' 'v' <Predicate = true> <Delay = 6.43> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 645 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_4)" [batch_align2d_hls/align2d.c:167]   --->   Operation 645 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 646 [1/1] (0.00ns)   --->   "br label %1" [batch_align2d_hls/align2d.c:112]   --->   Operation 646 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar', batch_align2d_hls/align2d.c:103) with incoming values : ('indvarinc', batch_align2d_hls/align2d.c:103) [359]  (0.656 ns)

 <State 2>: 1.55ns
The critical path consists of the following:
	'phi' operation ('invdar', batch_align2d_hls/align2d.c:103) with incoming values : ('indvarinc', batch_align2d_hls/align2d.c:103) [359]  (0 ns)
	'icmp' operation ('tmp', batch_align2d_hls/align2d.c:103) [364]  (0.446 ns)
	'select' operation ('tmp_7', batch_align2d_hls/align2d.c:103) [369]  (0 ns)
	'select' operation ('update_2_1', batch_align2d_hls/align2d.c:103) [370]  (0.449 ns)
	'store' operation (batch_align2d_hls/align2d.c:103) of variable 'update_2_1', batch_align2d_hls/align2d.c:103 on local variable 'update[2]' [383]  (0.656 ns)

 <State 3>: 1.24ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('cur_px_estimate[0]', batch_align2d_hls/align2d.c:90) ('u', batch_align2d_hls/align2d.c:158) [389]  (0 ns)
	'getelementptr' operation ('mask_table2_addr', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) [408]  (0 ns)
	'load' operation ('mask', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) on array 'mask_table2' [409]  (1.24 ns)

 <State 4>: 8.01ns
The critical path consists of the following:
	'load' operation ('mask', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) on array 'mask_table2' [409]  (1.24 ns)
	'add' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) [413]  (1.02 ns)
	'select' operation ('xs.sig.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) [417]  (0 ns)
	'and' operation ('xs.sig.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:38->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) [421]  (0 ns)
	'select' operation ('sel_tmp3_v_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) [424]  (0 ns)
	'select' operation ('sel_tmp6_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floorfloat.cpp:6->batch_align2d_hls/align2d.c:115) [428]  (0 ns)
	'select' operation ('val', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [435]  (0.449 ns)
	'add' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:339->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [442]  (0.765 ns)
	'select' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [446]  (0.398 ns)
	'lshr' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [450]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [455]  (1.39 ns)
	'sub' operation ('result.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [456]  (1.02 ns)
	'select' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [457]  (0.449 ns)
	blocking operation 1.29 ns on control path)

 <State 5>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', batch_align2d_hls/align2d.c:129) [517]  (7.89 ns)

 <State 6>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', batch_align2d_hls/align2d.c:129) [517]  (7.89 ns)

 <State 7>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', batch_align2d_hls/align2d.c:129) [517]  (7.89 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('subpix_x', batch_align2d_hls/align2d.c:129) [518]  (6.44 ns)

 <State 9>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('subpix_x', batch_align2d_hls/align2d.c:129) [518]  (6.44 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('subpix_x', batch_align2d_hls/align2d.c:129) [518]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('subpix_x', batch_align2d_hls/align2d.c:129) [518]  (6.44 ns)

 <State 12>: 7.95ns
The critical path consists of the following:
	'fpext' operation ('tmp_8', batch_align2d_hls/align2d.c:131) [521]  (2.88 ns)
	'dsub' operation ('tmp_10', batch_align2d_hls/align2d.c:131) [522]  (5.07 ns)

 <State 13>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('tmp_10', batch_align2d_hls/align2d.c:131) [522]  (5.07 ns)

 <State 14>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('tmp_10', batch_align2d_hls/align2d.c:131) [522]  (5.07 ns)

 <State 15>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('tmp_10', batch_align2d_hls/align2d.c:131) [522]  (5.07 ns)

 <State 16>: 5.07ns
The critical path consists of the following:
	'dsub' operation ('tmp_10', batch_align2d_hls/align2d.c:131) [522]  (5.07 ns)

 <State 17>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', batch_align2d_hls/align2d.c:131) [525]  (7.04 ns)

 <State 18>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', batch_align2d_hls/align2d.c:131) [525]  (7.04 ns)

 <State 19>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', batch_align2d_hls/align2d.c:131) [525]  (7.04 ns)

 <State 20>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', batch_align2d_hls/align2d.c:131) [525]  (7.04 ns)

 <State 21>: 7.04ns
The critical path consists of the following:
	'dmul' operation ('tmp_18', batch_align2d_hls/align2d.c:131) [525]  (7.04 ns)

 <State 22>: 3.61ns
The critical path consists of the following:
	'fptrunc' operation ('wTL', batch_align2d_hls/align2d.c:131) [526]  (3.61 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', batch_align2d_hls/align2d.c:142) [541]  (0 ns)
	'xor' operation ('tmp45', batch_align2d_hls/align2d.c:143) [550]  (0.123 ns)
	'add' operation of DSP[558] ('tmp_27', batch_align2d_hls/align2d.c:143) [552]  (0 ns)
	'mul' operation of DSP[558] ('tmp_29', batch_align2d_hls/align2d.c:143) [557]  (0.494 ns)
	'add' operation of DSP[558] ('tmp46', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50->batch_align2d_hls/align2d.c:115) [558]  (2.04 ns)

 <State 24>: 4.3ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', batch_align2d_hls/align2d.c:144) [568]  (0 ns)
	'add' operation ('tmp47', batch_align2d_hls/align2d.c:144) [569]  (0.797 ns)
	'add' operation ('sum_t', batch_align2d_hls/align2d.c:144) [571]  (0.773 ns)
	'add' operation ('sum6_t', batch_align2d_hls/align2d.c:145) [581]  (0.773 ns)
	'add' operation ('sum10_t', batch_align2d_hls/align2d.c:145) [591]  (0.773 ns)
	'mux' operation ('tmp_47', batch_align2d_hls/align2d.c:145) [592]  (1.18 ns)

 <State 25>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_37', batch_align2d_hls/align2d.c:145) [579]  (7.89 ns)

 <State 26>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_37', batch_align2d_hls/align2d.c:145) [579]  (7.89 ns)

 <State 27>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_37', batch_align2d_hls/align2d.c:145) [579]  (7.89 ns)

 <State 28>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_38', batch_align2d_hls/align2d.c:145) [580]  (8.42 ns)

 <State 29>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_38', batch_align2d_hls/align2d.c:145) [580]  (8.42 ns)

 <State 30>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_50', batch_align2d_hls/align2d.c:145) [596]  (8.42 ns)

 <State 31>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_50', batch_align2d_hls/align2d.c:145) [596]  (8.42 ns)

 <State 32>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp60', batch_align2d_hls/align2d.c:145) [597]  (6.44 ns)

 <State 33>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp60', batch_align2d_hls/align2d.c:145) [597]  (6.44 ns)

 <State 34>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp61', batch_align2d_hls/align2d.c:145) [598]  (6.44 ns)

 <State 35>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('tmp61', batch_align2d_hls/align2d.c:145) [598]  (6.44 ns)

 <State 36>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('search_pixel', batch_align2d_hls/align2d.c:145) [599]  (6.44 ns)

 <State 37>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_54', batch_align2d_hls/align2d.c:146) [606]  (7.89 ns)

 <State 38>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_54', batch_align2d_hls/align2d.c:146) [606]  (7.89 ns)

 <State 39>: 7.89ns
The critical path consists of the following:
	'sitofp' operation ('tmp_54', batch_align2d_hls/align2d.c:146) [606]  (7.89 ns)

 <State 40>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:146) [607]  (6.44 ns)

 <State 41>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:146) [607]  (6.44 ns)

 <State 42>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:146) [607]  (6.44 ns)

 <State 43>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('tmp_55', batch_align2d_hls/align2d.c:146) [607]  (6.44 ns)

 <State 44>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res', batch_align2d_hls/align2d.c:146) [608]  (6.44 ns)

 <State 45>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res', batch_align2d_hls/align2d.c:146) [608]  (6.44 ns)

 <State 46>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res', batch_align2d_hls/align2d.c:146) [608]  (6.44 ns)

 <State 47>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('res', batch_align2d_hls/align2d.c:146) [608]  (6.44 ns)

 <State 48>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_59', batch_align2d_hls/align2d.c:148) [612]  (8.42 ns)

 <State 49>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_59', batch_align2d_hls/align2d.c:148) [612]  (8.42 ns)

 <State 50>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('Jres[0]', batch_align2d_hls/align2d.c:148) [613]  (6.44 ns)

 <State 51>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('Jres[0]', batch_align2d_hls/align2d.c:148) [613]  (6.44 ns)

 <State 52>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('Jres[0]', batch_align2d_hls/align2d.c:148) [613]  (6.44 ns)

 <State 53>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('Jres[0]', batch_align2d_hls/align2d.c:148) [613]  (6.44 ns)

 <State 54>: 8.42ns
The critical path consists of the following:
	'load' operation ('update_2_load_25', batch_align2d_hls/align2d.c:158) on local variable 'update[2]' [624]  (0 ns)
	'fmul' operation ('tmp_33', batch_align2d_hls/align2d.c:158) [681]  (8.42 ns)

 <State 55>: 0.797ns
The critical path consists of the following:
	'sub' operation ('tmp_60', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [645]  (0.797 ns)

 <State 56>: 1.57ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', batch_align2d_hls/align2d.c:84->batch_align2d_hls/align2d.c:155) [652]  (0 ns)
	'add' operation ('tmp_63', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [659]  (0.797 ns)
	'mux' operation ('tmp_64', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [660]  (0.77 ns)

 <State 57>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_66', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [662]  (8.42 ns)

 <State 58>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_66', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [662]  (8.42 ns)

 <State 59>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('update[0]', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [663]  (6.44 ns)

 <State 60>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('update[0]', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [663]  (6.44 ns)

 <State 61>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('update[0]', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [663]  (6.44 ns)

 <State 62>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('update[0]', batch_align2d_hls/align2d.c:85->batch_align2d_hls/align2d.c:155) [663]  (6.44 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('tmp_33', batch_align2d_hls/align2d.c:158) [681]  (8.42 ns)

 <State 65>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u', batch_align2d_hls/align2d.c:158) [682]  (6.44 ns)

 <State 66>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u', batch_align2d_hls/align2d.c:158) [682]  (6.44 ns)

 <State 67>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u', batch_align2d_hls/align2d.c:158) [682]  (6.44 ns)

 <State 68>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('u', batch_align2d_hls/align2d.c:158) [682]  (6.44 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
