{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709477920331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709477920335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 03 22:58:40 2024 " "Processing started: Sun Mar 03 22:58:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709477920335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477920335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Antenna_Switch_Interlock -c Antenna_Switch_Interlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Antenna_Switch_Interlock -c Antenna_Switch_Interlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477920335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709477920825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709477920825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_seg_decoder " "Found entity 1: Seven_seg_decoder" {  } { { "Seven_seg_decoder.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Seven_seg_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file out_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Out_latch " "Found entity 1: Out_latch" {  } { { "Out_latch.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Out_latch.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interlock.v 1 1 " "Found 1 design units, including 1 entities, in source file interlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Interlock " "Found entity 1: Interlock" {  } { { "interlock.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/interlock.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.v 1 1 " "Found 1 design units, including 1 entities, in source file diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 Diff " "Found entity 1: Diff" {  } { { "Diff.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Diff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_encoder " "Found entity 1: BCD_encoder" {  } { { "BCD_encoder.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/BCD_encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_decoder " "Found entity 1: BCD_decoder" {  } { { "BCD_decoder.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/BCD_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file i_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_MUX " "Found entity 1: I_MUX" {  } { { "I_MUX.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/I_MUX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antenna_switch_interlock_pin.v 1 1 " "Found 1 design units, including 1 entities, in source file antenna_switch_interlock_pin.v" { { "Info" "ISGN_ENTITY_NAME" "1 Antenna_Switch_Interlock_pin " "Found entity 1: Antenna_Switch_Interlock_pin" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709477930412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930412 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Antenna_Switch_Interlock_pin " "Elaborating entity \"Antenna_Switch_Interlock_pin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709477930449 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R_display_IP Antenna_Switch_Interlock_pin.v(96) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(96): variable \"R_display_IP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709477930450 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_remote_BCD1 Antenna_Switch_Interlock_pin.v(94) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(94): inferring latch(es) for variable \"R_remote_BCD1\", which holds its previous value in one or more paths through the always construct" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709477930451 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R_remote_BCD2 Antenna_Switch_Interlock_pin.v(94) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(94): inferring latch(es) for variable \"R_remote_BCD2\", which holds its previous value in one or more paths through the always construct" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709477930451 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Antenna_Switch_Interlock_pin.v(132) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(132): truncated value with size 32 to match size of target (4)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930452 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Antenna_Switch_Interlock_pin.v(133) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(133): truncated value with size 32 to match size of target (4)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930452 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REMOTE Antenna_Switch_Interlock_pin.v(163) " "Verilog HDL Always Construct warning at Antenna_Switch_Interlock_pin.v(163): variable \"REMOTE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1709477930452 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Antenna_Switch_Interlock_pin.v(169) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(169): truncated value with size 32 to match size of target (3)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930452 "|Antenna_Switch_Interlock_pin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Antenna_Switch_Interlock_pin.v(170) " "Verilog HDL assignment warning at Antenna_Switch_Interlock_pin.v(170): truncated value with size 32 to match size of target (3)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[0\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[0\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[1\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[1\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[2\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[2\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD2\[3\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD2\[3\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[0\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[0\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[1\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[1\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[2\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[2\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930453 "|Antenna_Switch_Interlock_pin"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R_remote_BCD1\[3\] Antenna_Switch_Interlock_pin.v(94) " "Inferred latch for \"R_remote_BCD1\[3\]\" at Antenna_Switch_Interlock_pin.v(94)" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477930454 "|Antenna_Switch_Interlock_pin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_encoder BCD_encoder:u_BCD_enc_SW1 " "Elaborating entity \"BCD_encoder\" for hierarchy \"BCD_encoder:u_BCD_enc_SW1\"" {  } { { "Antenna_Switch_Interlock_pin.v" "u_BCD_enc_SW1" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I_MUX I_MUX:u_IMUX " "Elaborating entity \"I_MUX\" for hierarchy \"I_MUX:u_IMUX\"" {  } { { "Antenna_Switch_Interlock_pin.v" "u_IMUX" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Interlock Interlock:u_Interlock " "Elaborating entity \"Interlock\" for hierarchy \"Interlock:u_Interlock\"" {  } { { "Antenna_Switch_Interlock_pin.v" "u_Interlock" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 interlock.v(16) " "Verilog HDL assignment warning at interlock.v(16): truncated value with size 32 to match size of target (1)" {  } { { "interlock.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/interlock.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930574 "|Antenna_Switch_Interlock_pin|Interlock:u_Interlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interlock.v(22) " "Verilog HDL assignment warning at interlock.v(22): truncated value with size 32 to match size of target (6)" {  } { { "interlock.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/interlock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930574 "|Antenna_Switch_Interlock_pin|Interlock:u_Interlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 interlock.v(23) " "Verilog HDL assignment warning at interlock.v(23): truncated value with size 32 to match size of target (6)" {  } { { "interlock.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/interlock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709477930574 "|Antenna_Switch_Interlock_pin|Interlock:u_Interlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_decoder Interlock:u_Interlock\|BCD_decoder:u_Interlock_BCD_decoder_A " "Elaborating entity \"BCD_decoder\" for hierarchy \"Interlock:u_Interlock\|BCD_decoder:u_Interlock_BCD_decoder_A\"" {  } { { "interlock.v" "u_Interlock_BCD_decoder_A" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/interlock.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Out_latch Out_latch:u_Olatch " "Elaborating entity \"Out_latch\" for hierarchy \"Out_latch:u_Olatch\"" {  } { { "Antenna_Switch_Interlock_pin.v" "u_Olatch" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_seg_decoder Seven_seg_decoder:u_7SEG_A " "Elaborating entity \"Seven_seg_decoder\" for hierarchy \"Seven_seg_decoder:u_7SEG_A\"" {  } { { "Antenna_Switch_Interlock_pin.v" "u_7SEG_A" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Diff Diff:u_Diff " "Elaborating entity \"Diff\" for hierarchy \"Diff:u_Diff\"" {  } { { "Antenna_Switch_Interlock_pin.v" "u_Diff" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709477930583 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1709477930915 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST_EXT " "No output dependent on input pin \"RST_EXT\"" {  } { { "Antenna_Switch_Interlock_pin.v" "" { Text "E:/Projects/RADIO/Projects/6x2_Antenna_switch/CPLD/Antenna_Switch_Interlock_pin.v" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1709477931280 "|Antenna_Switch_Interlock_pin|RST_EXT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1709477931280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709477931281 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709477931281 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709477931281 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709477931281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709477931429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 03 22:58:51 2024 " "Processing ended: Sun Mar 03 22:58:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709477931429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709477931429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709477931429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709477931429 ""}
