// Seed: 4179276011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  initial
    #1 begin
      id_1 <= 1'b0;
      id_1 <= 1'b0;
    end
  logic id_4;
endmodule
