
STM32F405_VFO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08002d68  08002d68  00012d68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002de0  08002de0  00012de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002de4  08002de4  00012de4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000084  20000000  08002de8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020084  2**0
                  CONTENTS
  7 .bss          000000d8  20000084  20000084  00020084  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000015c  2000015c  00020084  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 10 .debug_info   00010004  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002473  00000000  00000000  000300b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008621  00000000  00000000  0003252b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000009b8  00000000  00000000  0003ab50  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc0  00000000  00000000  0003b508  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006012  00000000  00000000  0003c2c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000043c0  00000000  00000000  000422da  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004669a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000021ec  00000000  00000000  00046718  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000084 	.word	0x20000084
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002d50 	.word	0x08002d50

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000088 	.word	0x20000088
 80001c4:	08002d50 	.word	0x08002d50

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_d2uiz>:
 8000a98:	004a      	lsls	r2, r1, #1
 8000a9a:	d211      	bcs.n	8000ac0 <__aeabi_d2uiz+0x28>
 8000a9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa0:	d211      	bcs.n	8000ac6 <__aeabi_d2uiz+0x2e>
 8000aa2:	d50d      	bpl.n	8000ac0 <__aeabi_d2uiz+0x28>
 8000aa4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aac:	d40e      	bmi.n	8000acc <__aeabi_d2uiz+0x34>
 8000aae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aba:	fa23 f002 	lsr.w	r0, r3, r2
 8000abe:	4770      	bx	lr
 8000ac0:	f04f 0000 	mov.w	r0, #0
 8000ac4:	4770      	bx	lr
 8000ac6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aca:	d102      	bne.n	8000ad2 <__aeabi_d2uiz+0x3a>
 8000acc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad0:	4770      	bx	lr
 8000ad2:	f04f 0000 	mov.w	r0, #0
 8000ad6:	4770      	bx	lr

08000ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ada:	4a0e      	ldr	r2, [pc, #56]	; (8000b14 <HAL_InitTick+0x3c>)
 8000adc:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <HAL_InitTick+0x40>)
{
 8000ade:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ae0:	7818      	ldrb	r0, [r3, #0]
 8000ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ae6:	fbb3 f3f0 	udiv	r3, r3, r0
 8000aea:	6810      	ldr	r0, [r2, #0]
 8000aec:	fbb0 f0f3 	udiv	r0, r0, r3
 8000af0:	f000 f888 	bl	8000c04 <HAL_SYSTICK_Config>
 8000af4:	4604      	mov	r4, r0
 8000af6:	b958      	cbnz	r0, 8000b10 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af8:	2d0f      	cmp	r5, #15
 8000afa:	d809      	bhi.n	8000b10 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000afc:	4602      	mov	r2, r0
 8000afe:	4629      	mov	r1, r5
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	f000 f84a 	bl	8000b9c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b08:	4b04      	ldr	r3, [pc, #16]	; (8000b1c <HAL_InitTick+0x44>)
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	601d      	str	r5, [r3, #0]
 8000b0e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000b10:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000b12:	bd38      	pop	{r3, r4, r5, pc}
 8000b14:	20000018 	.word	0x20000018
 8000b18:	20000000 	.word	0x20000000
 8000b1c:	20000004 	.word	0x20000004

08000b20 <HAL_Init>:
{
 8000b20:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b22:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <HAL_Init+0x30>)
 8000b24:	681a      	ldr	r2, [r3, #0]
 8000b26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000b2a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000b32:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000b3a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b3c:	2003      	movs	r0, #3
 8000b3e:	f000 f81b 	bl	8000b78 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b42:	2000      	movs	r0, #0
 8000b44:	f7ff ffc8 	bl	8000ad8 <HAL_InitTick>
  HAL_MspInit();
 8000b48:	f000 ff3c 	bl	80019c4 <HAL_MspInit>
}
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	bd08      	pop	{r3, pc}
 8000b50:	40023c00 	.word	0x40023c00

08000b54 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000b54:	4a03      	ldr	r2, [pc, #12]	; (8000b64 <HAL_IncTick+0x10>)
 8000b56:	4b04      	ldr	r3, [pc, #16]	; (8000b68 <HAL_IncTick+0x14>)
 8000b58:	6811      	ldr	r1, [r2, #0]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	440b      	add	r3, r1
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	200000a8 	.word	0x200000a8
 8000b68:	20000000 	.word	0x20000000

08000b6c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000b6c:	4b01      	ldr	r3, [pc, #4]	; (8000b74 <HAL_GetTick+0x8>)
 8000b6e:	6818      	ldr	r0, [r3, #0]
}
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	200000a8 	.word	0x200000a8

08000b78 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b78:	4a07      	ldr	r2, [pc, #28]	; (8000b98 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000b7a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b80:	041b      	lsls	r3, r3, #16
 8000b82:	0c1b      	lsrs	r3, r3, #16
 8000b84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b88:	0200      	lsls	r0, r0, #8
 8000b8a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b8e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000b92:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000b94:	60d3      	str	r3, [r2, #12]
 8000b96:	4770      	bx	lr
 8000b98:	e000ed00 	.word	0xe000ed00

08000b9c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b9c:	4b17      	ldr	r3, [pc, #92]	; (8000bfc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b9e:	b530      	push	{r4, r5, lr}
 8000ba0:	68dc      	ldr	r4, [r3, #12]
 8000ba2:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba6:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000baa:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bac:	2b04      	cmp	r3, #4
 8000bae:	bf28      	it	cs
 8000bb0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bb2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb4:	f04f 0501 	mov.w	r5, #1
 8000bb8:	fa05 f303 	lsl.w	r3, r5, r3
 8000bbc:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bc0:	bf8c      	ite	hi
 8000bc2:	3c03      	subhi	r4, #3
 8000bc4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc6:	4019      	ands	r1, r3
 8000bc8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bca:	fa05 f404 	lsl.w	r4, r5, r4
 8000bce:	3c01      	subs	r4, #1
 8000bd0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 8000bd2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bd4:	ea42 0201 	orr.w	r2, r2, r1
 8000bd8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bdc:	bfad      	iteet	ge
 8000bde:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be2:	f000 000f 	andlt.w	r0, r0, #15
 8000be6:	4b06      	ldrlt	r3, [pc, #24]	; (8000c00 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000be8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bec:	bfb5      	itete	lt
 8000bee:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000bf8:	bd30      	pop	{r4, r5, pc}
 8000bfa:	bf00      	nop
 8000bfc:	e000ed00 	.word	0xe000ed00
 8000c00:	e000ed14 	.word	0xe000ed14

08000c04 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c04:	3801      	subs	r0, #1
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d20a      	bcs.n	8000c22 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c0e:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c10:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c12:	21f0      	movs	r1, #240	; 0xf0
 8000c14:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c18:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c1a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c1c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000c22:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e010 	.word	0xe000e010
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c34:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c36:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c38:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8000de8 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c3c:	4a68      	ldr	r2, [pc, #416]	; (8000de0 <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c3e:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8000dec <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c42:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c44:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000c46:	2401      	movs	r4, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c48:	9d01      	ldr	r5, [sp, #4]
    ioposition = 0x01U << position;
 8000c4a:	409c      	lsls	r4, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c4c:	4025      	ands	r5, r4
    if(iocurrent == ioposition)
 8000c4e:	42ac      	cmp	r4, r5
 8000c50:	f040 80b0 	bne.w	8000db4 <HAL_GPIO_Init+0x184>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c54:	684c      	ldr	r4, [r1, #4]
 8000c56:	f024 0c10 	bic.w	ip, r4, #16
 8000c5a:	f10c 36ff 	add.w	r6, ip, #4294967295
 8000c5e:	2e01      	cmp	r6, #1
 8000c60:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c64:	d812      	bhi.n	8000c8c <HAL_GPIO_Init+0x5c>
        temp = GPIOx->OSPEEDR; 
 8000c66:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c68:	2603      	movs	r6, #3
 8000c6a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c6e:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c72:	68ce      	ldr	r6, [r1, #12]
 8000c74:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c78:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8000c7a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000c7c:	6847      	ldr	r7, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c7e:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c82:	ea27 0705 	bic.w	r7, r7, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c86:	409e      	lsls	r6, r3
 8000c88:	433e      	orrs	r6, r7
        GPIOx->OTYPER = temp;
 8000c8a:	6046      	str	r6, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c8c:	2603      	movs	r6, #3
      temp = GPIOx->PUPDR;
 8000c8e:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c90:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c94:	43f6      	mvns	r6, r6
 8000c96:	ea07 0a06 	and.w	sl, r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c9a:	688f      	ldr	r7, [r1, #8]
 8000c9c:	fa07 f70e 	lsl.w	r7, r7, lr
 8000ca0:	ea47 070a 	orr.w	r7, r7, sl
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ca4:	f1bc 0f02 	cmp.w	ip, #2
      GPIOx->PUPDR = temp;
 8000ca8:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000caa:	d116      	bne.n	8000cda <HAL_GPIO_Init+0xaa>
        temp = GPIOx->AFR[position >> 3U];
 8000cac:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8000cb0:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cb4:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000cb8:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cbc:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000cc0:	f04f 0c0f 	mov.w	ip, #15
 8000cc4:	fa0c fc0b 	lsl.w	ip, ip, fp
 8000cc8:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ccc:	690f      	ldr	r7, [r1, #16]
 8000cce:	fa07 f70b 	lsl.w	r7, r7, fp
 8000cd2:	ea47 070c 	orr.w	r7, r7, ip
        GPIOx->AFR[position >> 3U] = temp;
 8000cd6:	f8ca 7020 	str.w	r7, [sl, #32]
      temp = GPIOx->MODER;
 8000cda:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000cdc:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000cde:	f004 0703 	and.w	r7, r4, #3
 8000ce2:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000ce6:	ea4e 0606 	orr.w	r6, lr, r6
      GPIOx->MODER = temp;
 8000cea:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cec:	00e6      	lsls	r6, r4, #3
 8000cee:	d561      	bpl.n	8000db4 <HAL_GPIO_Init+0x184>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf0:	f04f 0b00 	mov.w	fp, #0
 8000cf4:	f8cd b00c 	str.w	fp, [sp, #12]
 8000cf8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cfc:	4e39      	ldr	r6, [pc, #228]	; (8000de4 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cfe:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000d02:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000d06:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000d0a:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000d0e:	9703      	str	r7, [sp, #12]
 8000d10:	9f03      	ldr	r7, [sp, #12]
 8000d12:	f023 0703 	bic.w	r7, r3, #3
 8000d16:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000d1a:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d1e:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000d22:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d26:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000d2a:	f04f 0e0f 	mov.w	lr, #15
 8000d2e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d32:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d34:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d38:	d043      	beq.n	8000dc2 <HAL_GPIO_Init+0x192>
 8000d3a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d3e:	42b0      	cmp	r0, r6
 8000d40:	d041      	beq.n	8000dc6 <HAL_GPIO_Init+0x196>
 8000d42:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d46:	42b0      	cmp	r0, r6
 8000d48:	d03f      	beq.n	8000dca <HAL_GPIO_Init+0x19a>
 8000d4a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d4e:	42b0      	cmp	r0, r6
 8000d50:	d03d      	beq.n	8000dce <HAL_GPIO_Init+0x19e>
 8000d52:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d56:	42b0      	cmp	r0, r6
 8000d58:	d03b      	beq.n	8000dd2 <HAL_GPIO_Init+0x1a2>
 8000d5a:	4548      	cmp	r0, r9
 8000d5c:	d03b      	beq.n	8000dd6 <HAL_GPIO_Init+0x1a6>
 8000d5e:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 8000d62:	42b0      	cmp	r0, r6
 8000d64:	d039      	beq.n	8000dda <HAL_GPIO_Init+0x1aa>
 8000d66:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000d6a:	42b0      	cmp	r0, r6
 8000d6c:	bf14      	ite	ne
 8000d6e:	2608      	movne	r6, #8
 8000d70:	2607      	moveq	r6, #7
 8000d72:	fa06 f60c 	lsl.w	r6, r6, ip
 8000d76:	ea46 060e 	orr.w	r6, r6, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000d7a:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 8000d7c:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000d7e:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d80:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000d84:	bf0c      	ite	eq
 8000d86:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000d88:	432e      	orrne	r6, r5
        }
        EXTI->IMR = temp;
 8000d8a:	6016      	str	r6, [r2, #0]

        temp = EXTI->EMR;
 8000d8c:	6856      	ldr	r6, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d8e:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000d92:	bf0c      	ite	eq
 8000d94:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000d96:	432e      	orrne	r6, r5
        }
        EXTI->EMR = temp;
 8000d98:	6056      	str	r6, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d9a:	6896      	ldr	r6, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d9c:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000da0:	bf0c      	ite	eq
 8000da2:	403e      	andeq	r6, r7
        {
          temp |= iocurrent;
 8000da4:	432e      	orrne	r6, r5
        }
        EXTI->RTSR = temp;
 8000da6:	6096      	str	r6, [r2, #8]

        temp = EXTI->FTSR;
 8000da8:	68d6      	ldr	r6, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000daa:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000dac:	bf54      	ite	pl
 8000dae:	403e      	andpl	r6, r7
        {
          temp |= iocurrent;
 8000db0:	432e      	orrmi	r6, r5
        }
        EXTI->FTSR = temp;
 8000db2:	60d6      	str	r6, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000db4:	3301      	adds	r3, #1
 8000db6:	2b10      	cmp	r3, #16
 8000db8:	f47f af45 	bne.w	8000c46 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000dbc:	b005      	add	sp, #20
 8000dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000dc2:	465e      	mov	r6, fp
 8000dc4:	e7d5      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dc6:	2601      	movs	r6, #1
 8000dc8:	e7d3      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dca:	2602      	movs	r6, #2
 8000dcc:	e7d1      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dce:	2603      	movs	r6, #3
 8000dd0:	e7cf      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dd2:	2604      	movs	r6, #4
 8000dd4:	e7cd      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dd6:	2605      	movs	r6, #5
 8000dd8:	e7cb      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dda:	2606      	movs	r6, #6
 8000ddc:	e7c9      	b.n	8000d72 <HAL_GPIO_Init+0x142>
 8000dde:	bf00      	nop
 8000de0:	40013c00 	.word	0x40013c00
 8000de4:	40020000 	.word	0x40020000
 8000de8:	40023800 	.word	0x40023800
 8000dec:	40021400 	.word	0x40021400

08000df0 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000df0:	6801      	ldr	r1, [r0, #0]
 8000df2:	694b      	ldr	r3, [r1, #20]
 8000df4:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8000df8:	f04f 0200 	mov.w	r2, #0
 8000dfc:	d010      	beq.n	8000e20 <I2C_IsAcknowledgeFailed+0x30>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000dfe:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000e02:	614b      	str	r3, [r1, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
    hi2c->State               = HAL_I2C_STATE_READY;
 8000e04:	2320      	movs	r3, #32
    hi2c->PreviousState       = I2C_STATE_NONE;
 8000e06:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8000e08:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000e0c:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000e10:	6c03      	ldr	r3, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e12:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000e16:	f043 0304 	orr.w	r3, r3, #4
 8000e1a:	6403      	str	r3, [r0, #64]	; 0x40

    return HAL_ERROR;
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	4770      	bx	lr
  }
  return HAL_OK;
 8000e20:	4618      	mov	r0, r3
}
 8000e22:	4770      	bx	lr

08000e24 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8000e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000e28:	4604      	mov	r4, r0
 8000e2a:	4617      	mov	r7, r2
 8000e2c:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8000e2e:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8000e32:	b28e      	uxth	r6, r1
 8000e34:	6825      	ldr	r5, [r4, #0]
 8000e36:	f1b8 0f01 	cmp.w	r8, #1
 8000e3a:	bf0c      	ite	eq
 8000e3c:	696b      	ldreq	r3, [r5, #20]
 8000e3e:	69ab      	ldrne	r3, [r5, #24]
 8000e40:	ea36 0303 	bics.w	r3, r6, r3
 8000e44:	bf14      	ite	ne
 8000e46:	2001      	movne	r0, #1
 8000e48:	2000      	moveq	r0, #0
 8000e4a:	b908      	cbnz	r0, 8000e50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8000e4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8000e50:	696b      	ldr	r3, [r5, #20]
 8000e52:	055a      	lsls	r2, r3, #21
 8000e54:	d516      	bpl.n	8000e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8000e56:	682b      	ldr	r3, [r5, #0]
 8000e58:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e5c:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8000e5e:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8000e62:	616b      	str	r3, [r5, #20]
      hi2c->State               = HAL_I2C_STATE_READY;
 8000e64:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000e66:	2300      	movs	r3, #0
 8000e68:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000e6a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000e6e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8000e72:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000e74:	f042 0204 	orr.w	r2, r2, #4
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000e78:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8000e7a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8000e7e:	2001      	movs	r0, #1
 8000e80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000e84:	1c7b      	adds	r3, r7, #1
 8000e86:	d0d5      	beq.n	8000e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000e88:	f7ff fe70 	bl	8000b6c <HAL_GetTick>
 8000e8c:	eba0 0009 	sub.w	r0, r0, r9
 8000e90:	4287      	cmp	r7, r0
 8000e92:	d301      	bcc.n	8000e98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
 8000e94:	2f00      	cmp	r7, #0
 8000e96:	d1cd      	bne.n	8000e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000e98:	2300      	movs	r3, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8000e9a:	2220      	movs	r2, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8000e9c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8000e9e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000ea2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000ea6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8000ea8:	f042 0220 	orr.w	r2, r2, #32
 8000eac:	e7e4      	b.n	8000e78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x54>

08000eae <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8000eae:	b570      	push	{r4, r5, r6, lr}
 8000eb0:	4604      	mov	r4, r0
 8000eb2:	460d      	mov	r5, r1
 8000eb4:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8000eb6:	6823      	ldr	r3, [r4, #0]
 8000eb8:	695b      	ldr	r3, [r3, #20]
 8000eba:	075b      	lsls	r3, r3, #29
 8000ebc:	d501      	bpl.n	8000ec2 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000ec2:	4620      	mov	r0, r4
 8000ec4:	f7ff ff94 	bl	8000df0 <I2C_IsAcknowledgeFailed>
 8000ec8:	b9a8      	cbnz	r0, 8000ef6 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8000eca:	1c6a      	adds	r2, r5, #1
 8000ecc:	d0f3      	beq.n	8000eb6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000ece:	f7ff fe4d 	bl	8000b6c <HAL_GetTick>
 8000ed2:	1b80      	subs	r0, r0, r6
 8000ed4:	4285      	cmp	r5, r0
 8000ed6:	d301      	bcc.n	8000edc <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8000ed8:	2d00      	cmp	r5, #0
 8000eda:	d1ec      	bne.n	8000eb6 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000edc:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000ede:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000ee0:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000ee2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000ee6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000eea:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000eec:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000ef0:	f042 0220 	orr.w	r2, r2, #32
 8000ef4:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000ef6:	2001      	movs	r0, #1
}
 8000ef8:	bd70      	pop	{r4, r5, r6, pc}

08000efa <I2C_WaitOnFlagUntilTimeout>:
{
 8000efa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000efe:	9e08      	ldr	r6, [sp, #32]
 8000f00:	4604      	mov	r4, r0
 8000f02:	4690      	mov	r8, r2
 8000f04:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8000f06:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8000f0a:	b28d      	uxth	r5, r1
 8000f0c:	6823      	ldr	r3, [r4, #0]
 8000f0e:	f1b9 0f01 	cmp.w	r9, #1
 8000f12:	bf0c      	ite	eq
 8000f14:	695b      	ldreq	r3, [r3, #20]
 8000f16:	699b      	ldrne	r3, [r3, #24]
 8000f18:	ea35 0303 	bics.w	r3, r5, r3
 8000f1c:	bf0c      	ite	eq
 8000f1e:	2301      	moveq	r3, #1
 8000f20:	2300      	movne	r3, #0
 8000f22:	4543      	cmp	r3, r8
 8000f24:	d002      	beq.n	8000f2c <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8000f26:	2000      	movs	r0, #0
}
 8000f28:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000f2c:	1c7b      	adds	r3, r7, #1
 8000f2e:	d0ed      	beq.n	8000f0c <I2C_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f30:	f7ff fe1c 	bl	8000b6c <HAL_GetTick>
 8000f34:	1b80      	subs	r0, r0, r6
 8000f36:	4287      	cmp	r7, r0
 8000f38:	d301      	bcc.n	8000f3e <I2C_WaitOnFlagUntilTimeout+0x44>
 8000f3a:	2f00      	cmp	r7, #0
 8000f3c:	d1e6      	bne.n	8000f0c <I2C_WaitOnFlagUntilTimeout+0x12>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f3e:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f40:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f42:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f44:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000f48:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f4c:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000f4e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f52:	f042 0220 	orr.w	r2, r2, #32
 8000f56:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000f58:	2001      	movs	r0, #1
 8000f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08000f5e <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8000f5e:	b570      	push	{r4, r5, r6, lr}
 8000f60:	4604      	mov	r4, r0
 8000f62:	460d      	mov	r5, r1
 8000f64:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8000f66:	6823      	ldr	r3, [r4, #0]
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	061b      	lsls	r3, r3, #24
 8000f6c:	d501      	bpl.n	8000f72 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;
 8000f6e:	2000      	movs	r0, #0
 8000f70:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8000f72:	4620      	mov	r0, r4
 8000f74:	f7ff ff3c 	bl	8000df0 <I2C_IsAcknowledgeFailed>
 8000f78:	b9a8      	cbnz	r0, 8000fa6 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8000f7a:	1c6a      	adds	r2, r5, #1
 8000f7c:	d0f3      	beq.n	8000f66 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000f7e:	f7ff fdf5 	bl	8000b6c <HAL_GetTick>
 8000f82:	1b80      	subs	r0, r0, r6
 8000f84:	4285      	cmp	r5, r0
 8000f86:	d301      	bcc.n	8000f8c <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8000f88:	2d00      	cmp	r5, #0
 8000f8a:	d1ec      	bne.n	8000f66 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f8c:	2300      	movs	r3, #0
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f8e:	2220      	movs	r2, #32
      hi2c->PreviousState       = I2C_STATE_NONE;
 8000f90:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8000f92:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8000f96:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000f9a:	6c22      	ldr	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8000f9c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8000fa0:	f042 0220 	orr.w	r2, r2, #32
 8000fa4:	6422      	str	r2, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000fa6:	2001      	movs	r0, #1
}
 8000fa8:	bd70      	pop	{r4, r5, r6, pc}
	...

08000fac <HAL_I2C_Init>:
{
 8000fac:	b570      	push	{r4, r5, r6, lr}
  if (hi2c == NULL)
 8000fae:	4604      	mov	r4, r0
 8000fb0:	b908      	cbnz	r0, 8000fb6 <HAL_I2C_Init+0xa>
    return HAL_ERROR;
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000fb6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000fba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000fbe:	b91b      	cbnz	r3, 8000fc8 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8000fc0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8000fc4:	f000 fd1a 	bl	80019fc <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fc8:	2324      	movs	r3, #36	; 0x24
 8000fca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	f022 0201 	bic.w	r2, r2, #1
 8000fd6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fde:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000fe6:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000fe8:	f000 f960 	bl	80012ac <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000fec:	6865      	ldr	r5, [r4, #4]
 8000fee:	4b41      	ldr	r3, [pc, #260]	; (80010f4 <HAL_I2C_Init+0x148>)
 8000ff0:	429d      	cmp	r5, r3
 8000ff2:	d84d      	bhi.n	8001090 <HAL_I2C_Init+0xe4>
 8000ff4:	4b40      	ldr	r3, [pc, #256]	; (80010f8 <HAL_I2C_Init+0x14c>)
 8000ff6:	4298      	cmp	r0, r3
 8000ff8:	d9db      	bls.n	8000fb2 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000ffa:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8000ffc:	493f      	ldr	r1, [pc, #252]	; (80010fc <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000ffe:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8001000:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001004:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001008:	430b      	orrs	r3, r1
 800100a:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800100c:	6a13      	ldr	r3, [r2, #32]
 800100e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001012:	3101      	adds	r1, #1
 8001014:	4319      	orrs	r1, r3
 8001016:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001018:	69d1      	ldr	r1, [r2, #28]
 800101a:	4b36      	ldr	r3, [pc, #216]	; (80010f4 <HAL_I2C_Init+0x148>)
 800101c:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8001020:	429d      	cmp	r5, r3
 8001022:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001026:	f100 30ff 	add.w	r0, r0, #4294967295
 800102a:	d848      	bhi.n	80010be <HAL_I2C_Init+0x112>
 800102c:	006d      	lsls	r5, r5, #1
 800102e:	fbb0 f0f5 	udiv	r0, r0, r5
 8001032:	3001      	adds	r0, #1
 8001034:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001038:	2b04      	cmp	r3, #4
 800103a:	bf38      	it	cc
 800103c:	2304      	movcc	r3, #4
 800103e:	430b      	orrs	r3, r1
 8001040:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001042:	6811      	ldr	r1, [r2, #0]
 8001044:	6a20      	ldr	r0, [r4, #32]
 8001046:	69e3      	ldr	r3, [r4, #28]
 8001048:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 800104c:	4303      	orrs	r3, r0
 800104e:	430b      	orrs	r3, r1
 8001050:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001052:	6891      	ldr	r1, [r2, #8]
 8001054:	68e0      	ldr	r0, [r4, #12]
 8001056:	6923      	ldr	r3, [r4, #16]
 8001058:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 800105c:	4303      	orrs	r3, r0
 800105e:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001062:	430b      	orrs	r3, r1
 8001064:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001066:	68d1      	ldr	r1, [r2, #12]
 8001068:	69a0      	ldr	r0, [r4, #24]
 800106a:	6963      	ldr	r3, [r4, #20]
 800106c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8001070:	4303      	orrs	r3, r0
 8001072:	430b      	orrs	r3, r1
 8001074:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001076:	6813      	ldr	r3, [r2, #0]
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800107e:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001080:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001082:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001084:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001088:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800108a:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 800108e:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <HAL_I2C_Init+0x154>)
 8001092:	4298      	cmp	r0, r3
 8001094:	d98d      	bls.n	8000fb2 <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001096:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001098:	4e18      	ldr	r6, [pc, #96]	; (80010fc <HAL_I2C_Init+0x150>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800109a:	6853      	ldr	r3, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 800109c:	fbb0 f6f6 	udiv	r6, r0, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80010a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010a4:	4333      	orrs	r3, r6
 80010a6:	6053      	str	r3, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80010a8:	6a13      	ldr	r3, [r2, #32]
 80010aa:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80010ae:	4371      	muls	r1, r6
 80010b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80010b4:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80010b8:	fbb1 f1f6 	udiv	r1, r1, r6
 80010bc:	e7a9      	b.n	8001012 <HAL_I2C_Init+0x66>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80010be:	68a3      	ldr	r3, [r4, #8]
 80010c0:	b953      	cbnz	r3, 80010d8 <HAL_I2C_Init+0x12c>
 80010c2:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80010c6:	fbb0 f0f3 	udiv	r0, r0, r3
 80010ca:	1c43      	adds	r3, r0, #1
 80010cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010d0:	b16b      	cbz	r3, 80010ee <HAL_I2C_Init+0x142>
 80010d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010d6:	e7b2      	b.n	800103e <HAL_I2C_Init+0x92>
 80010d8:	2319      	movs	r3, #25
 80010da:	436b      	muls	r3, r5
 80010dc:	fbb0 f0f3 	udiv	r0, r0, r3
 80010e0:	1c43      	adds	r3, r0, #1
 80010e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010e6:	b113      	cbz	r3, 80010ee <HAL_I2C_Init+0x142>
 80010e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010ec:	e7a7      	b.n	800103e <HAL_I2C_Init+0x92>
 80010ee:	2301      	movs	r3, #1
 80010f0:	e7a5      	b.n	800103e <HAL_I2C_Init+0x92>
 80010f2:	bf00      	nop
 80010f4:	000186a0 	.word	0x000186a0
 80010f8:	001e847f 	.word	0x001e847f
 80010fc:	000f4240 	.word	0x000f4240
 8001100:	003d08ff 	.word	0x003d08ff

08001104 <HAL_I2C_Master_Transmit>:
{
 8001104:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001108:	4604      	mov	r4, r0
 800110a:	461f      	mov	r7, r3
 800110c:	460d      	mov	r5, r1
 800110e:	4690      	mov	r8, r2
  uint32_t tickstart = HAL_GetTick();
 8001110:	f7ff fd2c 	bl	8000b6c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001114:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001118:	2b20      	cmp	r3, #32
  uint32_t tickstart = HAL_GetTick();
 800111a:	4606      	mov	r6, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 800111c:	d004      	beq.n	8001128 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 800111e:	2502      	movs	r5, #2
}
 8001120:	4628      	mov	r0, r5
 8001122:	b004      	add	sp, #16
 8001124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001128:	9000      	str	r0, [sp, #0]
 800112a:	2319      	movs	r3, #25
 800112c:	2201      	movs	r2, #1
 800112e:	495b      	ldr	r1, [pc, #364]	; (800129c <HAL_I2C_Master_Transmit+0x198>)
 8001130:	4620      	mov	r0, r4
 8001132:	f7ff fee2 	bl	8000efa <I2C_WaitOnFlagUntilTimeout>
 8001136:	2800      	cmp	r0, #0
 8001138:	d1f1      	bne.n	800111e <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 800113a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800113e:	2b01      	cmp	r3, #1
 8001140:	d0ed      	beq.n	800111e <HAL_I2C_Master_Transmit+0x1a>
 8001142:	2301      	movs	r3, #1
 8001144:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001148:	6823      	ldr	r3, [r4, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 800114e:	bf5e      	ittt	pl
 8001150:	681a      	ldrpl	r2, [r3, #0]
 8001152:	f042 0201 	orrpl.w	r2, r2, #1
 8001156:	601a      	strpl	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800115e:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001160:	2221      	movs	r2, #33	; 0x21
 8001162:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001166:	2210      	movs	r2, #16
 8001168:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800116c:	2200      	movs	r2, #0
 800116e:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8001170:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001172:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001174:	8522      	strh	r2, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001176:	4a4a      	ldr	r2, [pc, #296]	; (80012a0 <HAL_I2C_Master_Transmit+0x19c>)
 8001178:	62e2      	str	r2, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800117a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 800117c:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001180:	2a08      	cmp	r2, #8
 8001182:	d004      	beq.n	800118e <HAL_I2C_Master_Transmit+0x8a>
 8001184:	2a01      	cmp	r2, #1
 8001186:	d002      	beq.n	800118e <HAL_I2C_Master_Transmit+0x8a>
 8001188:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 800118c:	d104      	bne.n	8001198 <HAL_I2C_Master_Transmit+0x94>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001194:	601a      	str	r2, [r3, #0]
 8001196:	e002      	b.n	800119e <HAL_I2C_Master_Transmit+0x9a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001198:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800119a:	2a12      	cmp	r2, #18
 800119c:	d0f7      	beq.n	800118e <HAL_I2C_Master_Transmit+0x8a>
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800119e:	2200      	movs	r2, #0
 80011a0:	9600      	str	r6, [sp, #0]
 80011a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80011a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80011a8:	4620      	mov	r0, r4
 80011aa:	f7ff fea6 	bl	8000efa <I2C_WaitOnFlagUntilTimeout>
 80011ae:	6822      	ldr	r2, [r4, #0]
 80011b0:	b138      	cbz	r0, 80011c2 <HAL_I2C_Master_Transmit+0xbe>
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80011b2:	6813      	ldr	r3, [r2, #0]
 80011b4:	05db      	lsls	r3, r3, #23
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80011b6:	bf44      	itt	mi
 80011b8:	f44f 7300 	movmi.w	r3, #512	; 0x200
 80011bc:	6423      	strmi	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80011be:	2501      	movs	r5, #1
 80011c0:	e7ae      	b.n	8001120 <HAL_I2C_Master_Transmit+0x1c>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80011c2:	6923      	ldr	r3, [r4, #16]
 80011c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80011c8:	d113      	bne.n	80011f2 <HAL_I2C_Master_Transmit+0xee>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80011ca:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 80011ce:	6115      	str	r5, [r2, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80011d0:	4633      	mov	r3, r6
 80011d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80011d4:	4933      	ldr	r1, [pc, #204]	; (80012a4 <HAL_I2C_Master_Transmit+0x1a0>)
 80011d6:	4620      	mov	r0, r4
 80011d8:	f7ff fe24 	bl	8000e24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80011dc:	4605      	mov	r5, r0
 80011de:	2800      	cmp	r0, #0
 80011e0:	d1ed      	bne.n	80011be <HAL_I2C_Master_Transmit+0xba>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	9003      	str	r0, [sp, #12]
 80011e6:	695a      	ldr	r2, [r3, #20]
 80011e8:	9203      	str	r2, [sp, #12]
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	9303      	str	r3, [sp, #12]
 80011ee:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 80011f0:	e044      	b.n	800127c <HAL_I2C_Master_Transmit+0x178>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80011f2:	11eb      	asrs	r3, r5, #7
 80011f4:	f003 0306 	and.w	r3, r3, #6
 80011f8:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80011fc:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80011fe:	492a      	ldr	r1, [pc, #168]	; (80012a8 <HAL_I2C_Master_Transmit+0x1a4>)
 8001200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001202:	4633      	mov	r3, r6
 8001204:	4620      	mov	r0, r4
 8001206:	f7ff fe0d 	bl	8000e24 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800120a:	2800      	cmp	r0, #0
 800120c:	d1d7      	bne.n	80011be <HAL_I2C_Master_Transmit+0xba>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800120e:	6823      	ldr	r3, [r4, #0]
 8001210:	b2ed      	uxtb	r5, r5
 8001212:	611d      	str	r5, [r3, #16]
 8001214:	e7dc      	b.n	80011d0 <HAL_I2C_Master_Transmit+0xcc>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001216:	4632      	mov	r2, r6
 8001218:	990a      	ldr	r1, [sp, #40]	; 0x28
 800121a:	4620      	mov	r0, r4
 800121c:	f7ff fe9f 	bl	8000f5e <I2C_WaitOnTXEFlagUntilTimeout>
 8001220:	b140      	cbz	r0, 8001234 <HAL_I2C_Master_Transmit+0x130>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001222:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001224:	2b04      	cmp	r3, #4
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001226:	bf01      	itttt	eq
 8001228:	6822      	ldreq	r2, [r4, #0]
 800122a:	6813      	ldreq	r3, [r2, #0]
 800122c:	f443 7300 	orreq.w	r3, r3, #512	; 0x200
 8001230:	6013      	streq	r3, [r2, #0]
 8001232:	e7c4      	b.n	80011be <HAL_I2C_Master_Transmit+0xba>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001234:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001236:	6820      	ldr	r0, [r4, #0]
 8001238:	461a      	mov	r2, r3
 800123a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800123e:	6101      	str	r1, [r0, #16]
      hi2c->pBuffPtr++;
 8001240:	6262      	str	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001242:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001244:	3a01      	subs	r2, #1
 8001246:	b292      	uxth	r2, r2
 8001248:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800124a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800124c:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 800124e:	1e51      	subs	r1, r2, #1
 8001250:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001252:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001254:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001256:	d50a      	bpl.n	800126e <HAL_I2C_Master_Transmit+0x16a>
 8001258:	b149      	cbz	r1, 800126e <HAL_I2C_Master_Transmit+0x16a>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800125a:	7859      	ldrb	r1, [r3, #1]
 800125c:	6101      	str	r1, [r0, #16]
        hi2c->pBuffPtr++;
 800125e:	3302      	adds	r3, #2
 8001260:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8001262:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001264:	3b01      	subs	r3, #1
 8001266:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001268:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 800126a:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800126c:	8522      	strh	r2, [r4, #40]	; 0x28
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800126e:	4632      	mov	r2, r6
 8001270:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001272:	4620      	mov	r0, r4
 8001274:	f7ff fe1b 	bl	8000eae <I2C_WaitOnBTFFlagUntilTimeout>
 8001278:	2800      	cmp	r0, #0
 800127a:	d1d2      	bne.n	8001222 <HAL_I2C_Master_Transmit+0x11e>
    while (hi2c->XferSize > 0U)
 800127c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1c9      	bne.n	8001216 <HAL_I2C_Master_Transmit+0x112>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001282:	6821      	ldr	r1, [r4, #0]
 8001284:	680a      	ldr	r2, [r1, #0]
 8001286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800128a:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800128c:	2220      	movs	r2, #32
 800128e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8001292:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001296:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 800129a:	e741      	b.n	8001120 <HAL_I2C_Master_Transmit+0x1c>
 800129c:	00100002 	.word	0x00100002
 80012a0:	ffff0000 	.word	0xffff0000
 80012a4:	00010002 	.word	0x00010002
 80012a8:	00010008 	.word	0x00010008

080012ac <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80012ae:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80012b6:	5cd3      	ldrb	r3, [r2, r3]
 80012b8:	4a03      	ldr	r2, [pc, #12]	; (80012c8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80012ba:	6810      	ldr	r0, [r2, #0]
}
 80012bc:	40d8      	lsrs	r0, r3
 80012be:	4770      	bx	lr
 80012c0:	40023800 	.word	0x40023800
 80012c4:	08002d68 	.word	0x08002d68
 80012c8:	20000018 	.word	0x20000018

080012cc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80012cc:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80012ce:	b189      	cbz	r1, 80012f4 <HAL_TIM_Encoder_Start+0x28>
 80012d0:	2904      	cmp	r1, #4
 80012d2:	d007      	beq.n	80012e4 <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80012d4:	6a1a      	ldr	r2, [r3, #32]
 80012d6:	f022 0201 	bic.w	r2, r2, #1
 80012da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80012dc:	6a1a      	ldr	r2, [r3, #32]
 80012de:	f042 0201 	orr.w	r2, r2, #1
 80012e2:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80012e4:	6a1a      	ldr	r2, [r3, #32]
 80012e6:	f022 0210 	bic.w	r2, r2, #16
 80012ea:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80012ec:	6a1a      	ldr	r2, [r3, #32]
 80012ee:	f042 0210 	orr.w	r2, r2, #16
 80012f2:	e006      	b.n	8001302 <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 80012f4:	6a1a      	ldr	r2, [r3, #32]
 80012f6:	f022 0201 	bic.w	r2, r2, #1
 80012fa:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80012fc:	6a1a      	ldr	r2, [r3, #32]
 80012fe:	f042 0201 	orr.w	r2, r2, #1
 8001302:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	f042 0201 	orr.w	r2, r2, #1
 800130a:	601a      	str	r2, [r3, #0]
}
 800130c:	2000      	movs	r0, #0
 800130e:	4770      	bx	lr

08001310 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001310:	4a30      	ldr	r2, [pc, #192]	; (80013d4 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001312:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001314:	4290      	cmp	r0, r2
 8001316:	d012      	beq.n	800133e <TIM_Base_SetConfig+0x2e>
 8001318:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800131c:	d00f      	beq.n	800133e <TIM_Base_SetConfig+0x2e>
 800131e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001322:	4290      	cmp	r0, r2
 8001324:	d00b      	beq.n	800133e <TIM_Base_SetConfig+0x2e>
 8001326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800132a:	4290      	cmp	r0, r2
 800132c:	d007      	beq.n	800133e <TIM_Base_SetConfig+0x2e>
 800132e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001332:	4290      	cmp	r0, r2
 8001334:	d003      	beq.n	800133e <TIM_Base_SetConfig+0x2e>
 8001336:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800133a:	4290      	cmp	r0, r2
 800133c:	d119      	bne.n	8001372 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 800133e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001340:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001344:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001346:	4a23      	ldr	r2, [pc, #140]	; (80013d4 <TIM_Base_SetConfig+0xc4>)
 8001348:	4290      	cmp	r0, r2
 800134a:	d029      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 800134c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001350:	d026      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001352:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001356:	4290      	cmp	r0, r2
 8001358:	d022      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 800135a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800135e:	4290      	cmp	r0, r2
 8001360:	d01e      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001362:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001366:	4290      	cmp	r0, r2
 8001368:	d01a      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 800136a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800136e:	4290      	cmp	r0, r2
 8001370:	d016      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001372:	4a19      	ldr	r2, [pc, #100]	; (80013d8 <TIM_Base_SetConfig+0xc8>)
 8001374:	4290      	cmp	r0, r2
 8001376:	d013      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001378:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800137c:	4290      	cmp	r0, r2
 800137e:	d00f      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001380:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001384:	4290      	cmp	r0, r2
 8001386:	d00b      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001388:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 800138c:	4290      	cmp	r0, r2
 800138e:	d007      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001390:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001394:	4290      	cmp	r0, r2
 8001396:	d003      	beq.n	80013a0 <TIM_Base_SetConfig+0x90>
 8001398:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800139c:	4290      	cmp	r0, r2
 800139e:	d103      	bne.n	80013a8 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013a0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80013a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80013a6:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80013a8:	694a      	ldr	r2, [r1, #20]
 80013aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80013ae:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80013b0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80013b2:	688b      	ldr	r3, [r1, #8]
 80013b4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80013b6:	680b      	ldr	r3, [r1, #0]
 80013b8:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80013ba:	4b06      	ldr	r3, [pc, #24]	; (80013d4 <TIM_Base_SetConfig+0xc4>)
 80013bc:	4298      	cmp	r0, r3
 80013be:	d003      	beq.n	80013c8 <TIM_Base_SetConfig+0xb8>
 80013c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013c4:	4298      	cmp	r0, r3
 80013c6:	d101      	bne.n	80013cc <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80013c8:	690b      	ldr	r3, [r1, #16]
 80013ca:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80013cc:	2301      	movs	r3, #1
 80013ce:	6143      	str	r3, [r0, #20]
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	40010000 	.word	0x40010000
 80013d8:	40014000 	.word	0x40014000

080013dc <HAL_TIM_Encoder_Init>:
{
 80013dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013de:	460c      	mov	r4, r1
  if (htim == NULL)
 80013e0:	4605      	mov	r5, r0
 80013e2:	2800      	cmp	r0, #0
 80013e4:	d043      	beq.n	800146e <HAL_TIM_Encoder_Init+0x92>
  if (htim->State == HAL_TIM_STATE_RESET)
 80013e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80013ea:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80013ee:	b91b      	cbnz	r3, 80013f8 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 80013f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 80013f4:	f000 fb3c 	bl	8001a70 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80013f8:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 80013fa:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80013fc:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 8001400:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001404:	6883      	ldr	r3, [r0, #8]
 8001406:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800140a:	f023 0307 	bic.w	r3, r3, #7
 800140e:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001410:	f7ff ff7e 	bl	8001310 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8001414:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8001416:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001418:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800141a:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800141c:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 800141e:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8001420:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001422:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001424:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001428:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800142c:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8001430:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001432:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001436:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001438:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800143a:	011b      	lsls	r3, r3, #4
 800143c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001440:	68e1      	ldr	r1, [r4, #12]
 8001442:	430b      	orrs	r3, r1
 8001444:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001446:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800144a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 800144e:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001450:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001452:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001456:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001458:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800145a:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 800145e:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001460:	4317      	orrs	r7, r2
  htim->State = HAL_TIM_STATE_READY;
 8001462:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8001464:	6207      	str	r7, [r0, #32]
  htim->State = HAL_TIM_STATE_READY;
 8001466:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 800146a:	2000      	movs	r0, #0
 800146c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800146e:	2001      	movs	r0, #1
}
 8001470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001474 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001474:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001478:	2b01      	cmp	r3, #1
{
 800147a:	b530      	push	{r4, r5, lr}
 800147c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001480:	d035      	beq.n	80014ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001482:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001486:	6803      	ldr	r3, [r0, #0]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001488:	680d      	ldr	r5, [r1, #0]
  tmpcr2 = htim->Instance->CR2;
 800148a:	685c      	ldr	r4, [r3, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 800148c:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  __HAL_LOCK(htim);
 8001490:	2201      	movs	r2, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001492:	432c      	orrs	r4, r5
  __HAL_LOCK(htim);
 8001494:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001498:	689a      	ldr	r2, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800149a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800149c:	4c15      	ldr	r4, [pc, #84]	; (80014f4 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 800149e:	42a3      	cmp	r3, r4
 80014a0:	d01a      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80014a6:	d017      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014a8:	f5a4 447c 	sub.w	r4, r4, #64512	; 0xfc00
 80014ac:	42a3      	cmp	r3, r4
 80014ae:	d013      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014b0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80014b4:	42a3      	cmp	r3, r4
 80014b6:	d00f      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014b8:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80014bc:	42a3      	cmp	r3, r4
 80014be:	d00b      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014c0:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80014c4:	42a3      	cmp	r3, r4
 80014c6:	d007      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014c8:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 80014cc:	42a3      	cmp	r3, r4
 80014ce:	d003      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 80014d0:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 80014d4:	42a3      	cmp	r3, r4
 80014d6:	d104      	bne.n	80014e2 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80014d8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80014da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80014de:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80014e0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80014e2:	2301      	movs	r3, #1
 80014e4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80014e8:	2300      	movs	r3, #0
 80014ea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80014ee:	4618      	mov	r0, r3

  return HAL_OK;
}
 80014f0:	bd30      	pop	{r4, r5, pc}
 80014f2:	bf00      	nop
 80014f4:	40010000 	.word	0x40010000

080014f8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80014f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014fc:	4602      	mov	r2, r0
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80014fe:	680d      	ldr	r5, [r1, #0]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001500:	fa95 f4a5 	rbit	r4, r5
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001504:	f04f 0c01 	mov.w	ip, #1
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001508:	fab4 f484 	clz	r4, r4
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800150c:	2603      	movs	r6, #3
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800150e:	f04f 0e0f 	mov.w	lr, #15
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001512:	fa35 f004 	lsrs.w	r0, r5, r4
 8001516:	d101      	bne.n	800151c <LL_GPIO_Init+0x24>
    }
    pinpos++;
  }

  return (SUCCESS);
}
 8001518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800151c:	fa0c f304 	lsl.w	r3, ip, r4
    if (currentpin)
 8001520:	402b      	ands	r3, r5
 8001522:	d06d      	beq.n	8001600 <LL_GPIO_Init+0x108>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001524:	6848      	ldr	r0, [r1, #4]
 8001526:	1e47      	subs	r7, r0, #1
 8001528:	2f01      	cmp	r7, #1
 800152a:	d81e      	bhi.n	800156a <LL_GPIO_Init+0x72>
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800152c:	6897      	ldr	r7, [r2, #8]
 800152e:	fa93 f8a3 	rbit	r8, r3
 8001532:	fab8 f888 	clz	r8, r8
 8001536:	fa93 f9a3 	rbit	r9, r3
 800153a:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800153e:	fa06 f808 	lsl.w	r8, r6, r8
 8001542:	ea27 0808 	bic.w	r8, r7, r8
 8001546:	fab9 f989 	clz	r9, r9
 800154a:	688f      	ldr	r7, [r1, #8]
 800154c:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8001550:	fa07 f709 	lsl.w	r7, r7, r9
 8001554:	ea48 0707 	orr.w	r7, r8, r7
 8001558:	6097      	str	r7, [r2, #8]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800155a:	6857      	ldr	r7, [r2, #4]
 800155c:	ea27 0803 	bic.w	r8, r7, r3
 8001560:	68cf      	ldr	r7, [r1, #12]
 8001562:	435f      	muls	r7, r3
 8001564:	ea48 0707 	orr.w	r7, r8, r7
 8001568:	6057      	str	r7, [r2, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800156a:	68d7      	ldr	r7, [r2, #12]
 800156c:	fa93 f8a3 	rbit	r8, r3
 8001570:	fab8 f888 	clz	r8, r8
 8001574:	fa93 f9a3 	rbit	r9, r3
 8001578:	ea4f 0848 	mov.w	r8, r8, lsl #1
 800157c:	fa06 f808 	lsl.w	r8, r6, r8
 8001580:	ea27 0808 	bic.w	r8, r7, r8
 8001584:	fab9 f989 	clz	r9, r9
 8001588:	690f      	ldr	r7, [r1, #16]
 800158a:	ea4f 0949 	mov.w	r9, r9, lsl #1
 800158e:	fa07 f709 	lsl.w	r7, r7, r9
 8001592:	ea48 0707 	orr.w	r7, r8, r7
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001596:	2802      	cmp	r0, #2
 8001598:	60d7      	str	r7, [r2, #12]
 800159a:	d11d      	bne.n	80015d8 <LL_GPIO_Init+0xe0>
 800159c:	fa93 f7a3 	rbit	r7, r3
        if (POSITION_VAL(currentpin) < 0x00000008U)
 80015a0:	fab7 f787 	clz	r7, r7
 80015a4:	2f07      	cmp	r7, #7
 80015a6:	f8d1 a014 	ldr.w	sl, [r1, #20]
 80015aa:	dc2b      	bgt.n	8001604 <LL_GPIO_Init+0x10c>
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80015ac:	6a17      	ldr	r7, [r2, #32]
 80015ae:	fa93 f9a3 	rbit	r9, r3
 80015b2:	fab9 f989 	clz	r9, r9
 80015b6:	fa93 f8a3 	rbit	r8, r3
 80015ba:	fab8 f888 	clz	r8, r8
 80015be:	ea4f 0989 	mov.w	r9, r9, lsl #2
 80015c2:	fa0e f909 	lsl.w	r9, lr, r9
 80015c6:	ea4f 0888 	mov.w	r8, r8, lsl #2
 80015ca:	ea27 0709 	bic.w	r7, r7, r9
 80015ce:	fa0a fa08 	lsl.w	sl, sl, r8
 80015d2:	ea47 070a 	orr.w	r7, r7, sl
 80015d6:	6217      	str	r7, [r2, #32]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80015d8:	f8d2 8000 	ldr.w	r8, [r2]
 80015dc:	fa93 f7a3 	rbit	r7, r3
 80015e0:	fab7 f787 	clz	r7, r7
 80015e4:	fa93 f3a3 	rbit	r3, r3
 80015e8:	fab3 f383 	clz	r3, r3
 80015ec:	007f      	lsls	r7, r7, #1
 80015ee:	fa06 f707 	lsl.w	r7, r6, r7
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	ea28 0707 	bic.w	r7, r8, r7
 80015f8:	fa00 f303 	lsl.w	r3, r0, r3
 80015fc:	433b      	orrs	r3, r7
 80015fe:	6013      	str	r3, [r2, #0]
    pinpos++;
 8001600:	3401      	adds	r4, #1
 8001602:	e786      	b.n	8001512 <LL_GPIO_Init+0x1a>
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001604:	f8d2 b024 	ldr.w	fp, [r2, #36]	; 0x24
 8001608:	0a1f      	lsrs	r7, r3, #8
 800160a:	fa97 f8a7 	rbit	r8, r7
 800160e:	fab8 f888 	clz	r8, r8
 8001612:	fa97 f7a7 	rbit	r7, r7
 8001616:	fab7 f787 	clz	r7, r7
 800161a:	ea4f 0888 	mov.w	r8, r8, lsl #2
 800161e:	fa0e f808 	lsl.w	r8, lr, r8
 8001622:	00bf      	lsls	r7, r7, #2
 8001624:	ea2b 0b08 	bic.w	fp, fp, r8
 8001628:	fa0a f707 	lsl.w	r7, sl, r7
 800162c:	ea4b 0707 	orr.w	r7, fp, r7
 8001630:	6257      	str	r7, [r2, #36]	; 0x24
 8001632:	e7d1      	b.n	80015d8 <LL_GPIO_Init+0xe0>

08001634 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001634:	4b01      	ldr	r3, [pc, #4]	; (800163c <LL_SetSystemCoreClock+0x8>)
 8001636:	6018      	str	r0, [r3, #0]
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	20000018 	.word	0x20000018

08001640 <Encoder_Diff>:
}

int16_t Encoder_Diff()
{
	int16_t diff = 0;
	uint32_t encoder_new = TIM4->CNT>>2; // Divide by 2 as a filter
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <Encoder_Diff+0x18>)

	if(encoder != encoder_new)
 8001642:	4a06      	ldr	r2, [pc, #24]	; (800165c <Encoder_Diff+0x1c>)
	uint32_t encoder_new = TIM4->CNT>>2; // Divide by 2 as a filter
 8001644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	if(encoder != encoder_new)
 8001646:	6810      	ldr	r0, [r2, #0]
	uint32_t encoder_new = TIM4->CNT>>2; // Divide by 2 as a filter
 8001648:	089b      	lsrs	r3, r3, #2
	if(encoder != encoder_new)
 800164a:	4283      	cmp	r3, r0
	{
		diff = encoder_new - encoder;
 800164c:	bf1d      	ittte	ne
 800164e:	1a18      	subne	r0, r3, r0
 8001650:	b200      	sxthne	r0, r0
		encoder = encoder_new;
 8001652:	6013      	strne	r3, [r2, #0]
	int16_t diff = 0;
 8001654:	2000      	moveq	r0, #0
	}
	return diff;
}
 8001656:	4770      	bx	lr
 8001658:	40000800 	.word	0x40000800
 800165c:	200000a4 	.word	0x200000a4

08001660 <UpdateCursor>:
{
 8001660:	b538      	push	{r3, r4, r5, lr}
	LCD_Command(0x0E);
 8001662:	200e      	movs	r0, #14
	int8_t cursor_temp = cursor_current + cursor_update;
 8001664:	4d12      	ldr	r5, [pc, #72]	; (80016b0 <UpdateCursor+0x50>)
	LCD_Command(0x0E);
 8001666:	f000 f87b 	bl	8001760 <LCD_Command>
	int8_t cursor_update =  Encoder_Diff();
 800166a:	f7ff ffe9 	bl	8001640 <Encoder_Diff>
	int8_t cursor_temp = cursor_current + cursor_update;
 800166e:	682c      	ldr	r4, [r5, #0]
 8001670:	4404      	add	r4, r0
 8001672:	b2e4      	uxtb	r4, r4
	if((cursor_temp >= 0 ) && (cursor_temp < 7))
 8001674:	2c06      	cmp	r4, #6
 8001676:	d814      	bhi.n	80016a2 <UpdateCursor+0x42>
		LCD_MoveCursor(0,cursor_temp);
 8001678:	4621      	mov	r1, r4
 800167a:	2000      	movs	r0, #0
 800167c:	f000 f8b4 	bl	80017e8 <LCD_MoveCursor>
		cursor_current = cursor_temp;
 8001680:	602c      	str	r4, [r5, #0]
		IncFactor = pow(10,6 - cursor_current);
 8001682:	f1c4 0006 	rsb	r0, r4, #6
 8001686:	f7fe fef1 	bl	800046c <__aeabi_i2d>
 800168a:	ed9f 0b07 	vldr	d0, [pc, #28]	; 80016a8 <UpdateCursor+0x48>
 800168e:	ec41 0b11 	vmov	d1, r0, r1
 8001692:	f000 faf7 	bl	8001c84 <pow>
 8001696:	ec51 0b10 	vmov	r0, r1, d0
 800169a:	f7ff f9fd 	bl	8000a98 <__aeabi_d2uiz>
 800169e:	4b05      	ldr	r3, [pc, #20]	; (80016b4 <UpdateCursor+0x54>)
 80016a0:	6018      	str	r0, [r3, #0]
 80016a2:	bd38      	pop	{r3, r4, r5, pc}
 80016a4:	f3af 8000 	nop.w
 80016a8:	00000000 	.word	0x00000000
 80016ac:	40240000 	.word	0x40240000
 80016b0:	200000a0 	.word	0x200000a0
 80016b4:	20000008 	.word	0x20000008

080016b8 <UpdateFreqency>:
{
 80016b8:	b570      	push	{r4, r5, r6, lr}
	int16_t freq_diff = Encoder_Diff();
 80016ba:	f7ff ffc1 	bl	8001640 <Encoder_Diff>
	if(freq_diff == 0)
 80016be:	2800      	cmp	r0, #0
 80016c0:	d029      	beq.n	8001716 <UpdateFreqency+0x5e>
 80016c2:	4e15      	ldr	r6, [pc, #84]	; (8001718 <UpdateFreqency+0x60>)
 80016c4:	4b15      	ldr	r3, [pc, #84]	; (800171c <UpdateFreqency+0x64>)
		freq_temp = freqency_current + IncFactor;
 80016c6:	6834      	ldr	r4, [r6, #0]
 80016c8:	681b      	ldr	r3, [r3, #0]
	if(freq_diff > 0)
 80016ca:	dd22      	ble.n	8001712 <UpdateFreqency+0x5a>
		freq_temp = freqency_current + IncFactor;
 80016cc:	441c      	add	r4, r3
	if((freq_temp <= M40_MAX) && (freq_temp >= M40_MIN))
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <UpdateFreqency+0x68>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	429c      	cmp	r4, r3
 80016d4:	d81f      	bhi.n	8001716 <UpdateFreqency+0x5e>
 80016d6:	4b13      	ldr	r3, [pc, #76]	; (8001724 <UpdateFreqency+0x6c>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	429c      	cmp	r4, r3
 80016dc:	d31b      	bcc.n	8001716 <UpdateFreqency+0x5e>
		LCD_MoveCursor(0,0);
 80016de:	2100      	movs	r1, #0
 80016e0:	4608      	mov	r0, r1
 80016e2:	f000 f881 	bl	80017e8 <LCD_MoveCursor>
		lcd_ptr = itoa(freq_temp,(char *)lcd_buff,10);
 80016e6:	220a      	movs	r2, #10
 80016e8:	490f      	ldr	r1, [pc, #60]	; (8001728 <UpdateFreqency+0x70>)
 80016ea:	4d10      	ldr	r5, [pc, #64]	; (800172c <UpdateFreqency+0x74>)
 80016ec:	4620      	mov	r0, r4
 80016ee:	f000 fa7f 	bl	8001bf0 <itoa>
 80016f2:	6028      	str	r0, [r5, #0]
		while(*lcd_ptr)
 80016f4:	682b      	ldr	r3, [r5, #0]
 80016f6:	7818      	ldrb	r0, [r3, #0]
 80016f8:	b928      	cbnz	r0, 8001706 <UpdateFreqency+0x4e>
		LCD_MoveCursor(0,cursor_current);
 80016fa:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <UpdateFreqency+0x78>)
 80016fc:	6819      	ldr	r1, [r3, #0]
 80016fe:	f000 f873 	bl	80017e8 <LCD_MoveCursor>
		freqency_current = freq_temp;
 8001702:	6034      	str	r4, [r6, #0]
 8001704:	bd70      	pop	{r4, r5, r6, pc}
			LCD_Data(*lcd_ptr++);
 8001706:	1c5a      	adds	r2, r3, #1
 8001708:	602a      	str	r2, [r5, #0]
 800170a:	7818      	ldrb	r0, [r3, #0]
 800170c:	f000 f84a 	bl	80017a4 <LCD_Data>
 8001710:	e7f0      	b.n	80016f4 <UpdateFreqency+0x3c>
		freq_temp = freqency_current - IncFactor;
 8001712:	1ae4      	subs	r4, r4, r3
 8001714:	e7db      	b.n	80016ce <UpdateFreqency+0x16>
 8001716:	bd70      	pop	{r4, r5, r6, pc}
 8001718:	20000014 	.word	0x20000014
 800171c:	20000008 	.word	0x20000008
 8001720:	2000000c 	.word	0x2000000c
 8001724:	20000010 	.word	0x20000010
 8001728:	200000ac 	.word	0x200000ac
 800172c:	200000c0 	.word	0x200000c0
 8001730:	200000a0 	.word	0x200000a0

08001734 <MainApp>:
	if(ticker >= 100)
 8001734:	4a09      	ldr	r2, [pc, #36]	; (800175c <MainApp+0x28>)
 8001736:	8813      	ldrh	r3, [r2, #0]
 8001738:	b29b      	uxth	r3, r3
 800173a:	2b63      	cmp	r3, #99	; 0x63
 800173c:	d90c      	bls.n	8001758 <MainApp+0x24>
		ticker = 0;
 800173e:	2300      	movs	r3, #0
 8001740:	8013      	strh	r3, [r2, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 8001742:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001746:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
 800174a:	691b      	ldr	r3, [r3, #16]
		if(!LL_GPIO_IsInputPinSet(EncoderSW_GPIO_Port,EncoderSW_Pin))
 800174c:	05db      	lsls	r3, r3, #23
 800174e:	d401      	bmi.n	8001754 <MainApp+0x20>
			UpdateCursor();
 8001750:	f7ff bf86 	b.w	8001660 <UpdateCursor>
			UpdateFreqency();
 8001754:	f7ff bfb0 	b.w	80016b8 <UpdateFreqency>
 8001758:	4770      	bx	lr
 800175a:	bf00      	nop
 800175c:	200000bc 	.word	0x200000bc

08001760 <LCD_Command>:
#include "LCD_I2C.h"

extern I2C_HandleTypeDef hi2c2;

void LCD_Command(char cmd)
{
 8001760:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char i2cBuff[4];
	char data_H, data_L;
	data_H = cmd & 0xF0;
 8001762:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_L = (cmd & 0x0F) << 4;
 8001766:	0100      	lsls	r0, r0, #4

	i2cBuff[0] = data_H | En; //load new command byte with En high
 8001768:	f043 020c 	orr.w	r2, r3, #12
	data_L = (cmd & 0x0F) << 4;
 800176c:	b2c0      	uxtb	r0, r0
	i2cBuff[1] = data_H | LCD_BACKLIGHT; //update command while keeping backlight on
 800176e:	f043 0308 	orr.w	r3, r3, #8
 8001772:	f88d 300d 	strb.w	r3, [sp, #13]
	i2cBuff[2] = data_L | En; //load new command byte with En high
 8001776:	f040 030c 	orr.w	r3, r0, #12
 800177a:	f88d 300e 	strb.w	r3, [sp, #14]
	i2cBuff[3] = data_L | LCD_BACKLIGHT; //update command while keeping backlight on
 800177e:	f040 0008 	orr.w	r0, r0, #8

	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) i2cBuff, 4, 100);
 8001782:	2364      	movs	r3, #100	; 0x64
	i2cBuff[0] = data_H | En; //load new command byte with En high
 8001784:	f88d 200c 	strb.w	r2, [sp, #12]
	i2cBuff[3] = data_L | LCD_BACKLIGHT; //update command while keeping backlight on
 8001788:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) i2cBuff, 4, 100);
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	aa03      	add	r2, sp, #12
 8001790:	2304      	movs	r3, #4
 8001792:	214e      	movs	r1, #78	; 0x4e
 8001794:	4802      	ldr	r0, [pc, #8]	; (80017a0 <LCD_Command+0x40>)
 8001796:	f7ff fcb5 	bl	8001104 <HAL_I2C_Master_Transmit>
}
 800179a:	b005      	add	sp, #20
 800179c:	f85d fb04 	ldr.w	pc, [sp], #4
 80017a0:	20000108 	.word	0x20000108

080017a4 <LCD_Data>:

void LCD_Data(char data)
{
 80017a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 80017a6:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
	data_l = ((data<<4)&0xf0);
 80017aa:	0100      	lsls	r0, r0, #4
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80017ac:	f043 020d 	orr.w	r2, r3, #13
	data_l = ((data<<4)&0xf0);
 80017b0:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x09;  //en=0, rs=1
 80017b2:	f043 0309 	orr.w	r3, r3, #9
 80017b6:	f88d 300d 	strb.w	r3, [sp, #13]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 80017ba:	f040 030d 	orr.w	r3, r0, #13
 80017be:	f88d 300e 	strb.w	r3, [sp, #14]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80017c2:	f040 0009 	orr.w	r0, r0, #9
	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) data_t, 4, 100);
 80017c6:	2364      	movs	r3, #100	; 0x64
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 80017c8:	f88d 200c 	strb.w	r2, [sp, #12]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 80017cc:	f88d 000f 	strb.w	r0, [sp, #15]
	HAL_I2C_Master_Transmit (&hi2c2, LCD_ADDRESS,(uint8_t *) data_t, 4, 100);
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	aa03      	add	r2, sp, #12
 80017d4:	2304      	movs	r3, #4
 80017d6:	214e      	movs	r1, #78	; 0x4e
 80017d8:	4802      	ldr	r0, [pc, #8]	; (80017e4 <LCD_Data+0x40>)
 80017da:	f7ff fc93 	bl	8001104 <HAL_I2C_Master_Transmit>
}
 80017de:	b005      	add	sp, #20
 80017e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80017e4:	20000108 	.word	0x20000108

080017e8 <LCD_MoveCursor>:
	LCD_Command (0x0E); //Display on/off control --> D = 1, C =1 and B = 0. (Cursor and blink, last two bits)
	HAL_Delay(1);
}

void LCD_MoveCursor(int row, int col)
{
 80017e8:	290f      	cmp	r1, #15
 80017ea:	bfa8      	it	ge
 80017ec:	210f      	movge	r1, #15
	if(row > 1)
		row = 1;
	if(col > 15)
		col = 15;

	switch(row)
 80017ee:	2801      	cmp	r0, #1
 80017f0:	bfa8      	it	ge
 80017f2:	2001      	movge	r0, #1
 80017f4:	b120      	cbz	r0, 8001800 <LCD_MoveCursor+0x18>
 80017f6:	2801      	cmp	r0, #1
 80017f8:	d005      	beq.n	8001806 <LCD_MoveCursor+0x1e>
			break;
		case 1:
			col |= 0xC0;
			break;
	}
	LCD_Command(col);
 80017fa:	b2c8      	uxtb	r0, r1
 80017fc:	f7ff bfb0 	b.w	8001760 <LCD_Command>
			col |= 0x80;
 8001800:	f041 0180 	orr.w	r1, r1, #128	; 0x80
			break;
 8001804:	e7f9      	b.n	80017fa <LCD_MoveCursor+0x12>
			col |= 0xC0;
 8001806:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
			break;
 800180a:	e7f6      	b.n	80017fa <LCD_MoveCursor+0x12>

0800180c <LCD_ClearDisplay>:
}

void LCD_ClearDisplay()
{
	 LCD_Command(0x01);
 800180c:	2001      	movs	r0, #1
 800180e:	f7ff bfa7 	b.w	8001760 <LCD_Command>
	...

08001814 <LL_AHB1_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001814:	4b05      	ldr	r3, [pc, #20]	; (800182c <LL_AHB1_GRP1_EnableClock+0x18>)
 8001816:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001818:	4302      	orrs	r2, r0
 800181a:	631a      	str	r2, [r3, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
{
 800181e:	b082      	sub	sp, #8
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001820:	4018      	ands	r0, r3
 8001822:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8001824:	9b01      	ldr	r3, [sp, #4]
}
 8001826:	b002      	add	sp, #8
 8001828:	4770      	bx	lr
 800182a:	bf00      	nop
 800182c:	40023800 	.word	0x40023800

08001830 <SystemClock_Config>:
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8001830:	4a26      	ldr	r2, [pc, #152]	; (80018cc <SystemClock_Config+0x9c>)
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001832:	b508      	push	{r3, lr}
 8001834:	6813      	ldr	r3, [r2, #0]
 8001836:	f023 030f 	bic.w	r3, r3, #15
 800183a:	f043 0305 	orr.w	r3, r3, #5
 800183e:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001840:	6813      	ldr	r3, [r2, #0]
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001842:	f5a2 32e6 	sub.w	r2, r2, #117760	; 0x1cc00
 8001846:	6813      	ldr	r3, [r2, #0]
 8001848:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800184c:	6013      	str	r3, [r2, #0]
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <SystemClock_Config+0xa0>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001856:	601a      	str	r2, [r3, #0]
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001858:	681a      	ldr	r2, [r3, #0]
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
  LL_RCC_HSE_Enable();

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 800185a:	0391      	lsls	r1, r2, #14
 800185c:	d5fc      	bpl.n	8001858 <SystemClock_Config+0x28>
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	491c      	ldr	r1, [pc, #112]	; (80018d4 <SystemClock_Config+0xa4>)
 8001862:	4011      	ands	r1, r2
 8001864:	4a1c      	ldr	r2, [pc, #112]	; (80018d8 <SystemClock_Config+0xa8>)
 8001866:	430a      	orrs	r2, r1
 8001868:	605a      	str	r2, [r3, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 800186a:	685a      	ldr	r2, [r3, #4]
 800186c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001870:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001878:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800187a:	4b15      	ldr	r3, [pc, #84]	; (80018d0 <SystemClock_Config+0xa0>)
 800187c:	681a      	ldr	r2, [r3, #0]
  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
  LL_RCC_PLL_Enable();

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800187e:	0192      	lsls	r2, r2, #6
 8001880:	d5fc      	bpl.n	800187c <SystemClock_Config+0x4c>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001888:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800188a:	689a      	ldr	r2, [r3, #8]
 800188c:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001890:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8001894:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800189c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80018a0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80018a2:	689a      	ldr	r2, [r3, #8]
 80018a4:	f022 0203 	bic.w	r2, r2, #3
 80018a8:	f042 0202 	orr.w	r2, r2, #2
 80018ac:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018ae:	4a08      	ldr	r2, [pc, #32]	; (80018d0 <SystemClock_Config+0xa0>)
 80018b0:	6893      	ldr	r3, [r2, #8]
 80018b2:	f003 030c 	and.w	r3, r3, #12
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80018b6:	2b08      	cmp	r3, #8
 80018b8:	d1fa      	bne.n	80018b0 <SystemClock_Config+0x80>
  {
  
  }
  LL_SetSystemCoreClock(168000000);
 80018ba:	4808      	ldr	r0, [pc, #32]	; (80018dc <SystemClock_Config+0xac>)
 80018bc:	f7ff feba 	bl	8001634 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80018c0:	2000      	movs	r0, #0
  {
    Error_Handler();  
  };
}
 80018c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 80018c6:	f7ff b907 	b.w	8000ad8 <HAL_InitTick>
 80018ca:	bf00      	nop
 80018cc:	40023c00 	.word	0x40023c00
 80018d0:	40023800 	.word	0x40023800
 80018d4:	ffbf8000 	.word	0xffbf8000
 80018d8:	00402a04 	.word	0x00402a04
 80018dc:	0a037a00 	.word	0x0a037a00

080018e0 <main>:
{
 80018e0:	b500      	push	{lr}
 80018e2:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 80018e4:	f7ff f91c 	bl	8000b20 <HAL_Init>
  SystemClock_Config();
 80018e8:	f7ff ffa2 	bl	8001830 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	2218      	movs	r2, #24
 80018ee:	2100      	movs	r1, #0
 80018f0:	a803      	add	r0, sp, #12
 80018f2:	f000 f97f 	bl	8001bf4 <memset>

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80018f6:	2080      	movs	r0, #128	; 0x80
 80018f8:	f7ff ff8c 	bl	8001814 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80018fc:	2002      	movs	r0, #2
 80018fe:	f7ff ff89 	bl	8001814 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001902:	2001      	movs	r0, #1

  /**/
  GPIO_InitStruct.Pin = EncoderSW_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001904:	2400      	movs	r4, #0
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001906:	f7ff ff85 	bl	8001814 <LL_AHB1_GRP1_EnableClock>
  GPIO_InitStruct.Pin = EncoderSW_Pin;
 800190a:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  LL_GPIO_Init(EncoderSW_GPIO_Port, &GPIO_InitStruct);
 800190e:	a903      	add	r1, sp, #12
 8001910:	4825      	ldr	r0, [pc, #148]	; (80019a8 <main+0xc8>)
  htim4.Instance = TIM4;
 8001912:	4d26      	ldr	r5, [pc, #152]	; (80019ac <main+0xcc>)
  GPIO_InitStruct.Pin = EncoderSW_Pin;
 8001914:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001916:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001918:	9407      	str	r4, [sp, #28]
  LL_GPIO_Init(EncoderSW_GPIO_Port, &GPIO_InitStruct);
 800191a:	f7ff fded 	bl	80014f8 <LL_GPIO_Init>
  TIM_Encoder_InitTypeDef sConfig = {0};
 800191e:	2224      	movs	r2, #36	; 0x24
 8001920:	4621      	mov	r1, r4
 8001922:	a803      	add	r0, sp, #12
 8001924:	f000 f966 	bl	8001bf4 <memset>
  htim4.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8001928:	2340      	movs	r3, #64	; 0x40
 800192a:	60ab      	str	r3, [r5, #8]
  htim4.Init.Period = 0xffff;
 800192c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001930:	60eb      	str	r3, [r5, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001932:	2303      	movs	r3, #3
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001934:	2201      	movs	r2, #1
  htim4.Instance = TIM4;
 8001936:	4e1e      	ldr	r6, [pc, #120]	; (80019b0 <main+0xd0>)
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001938:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800193a:	a903      	add	r1, sp, #12
  sConfig.IC1Filter = 8;
 800193c:	2308      	movs	r3, #8
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800193e:	4628      	mov	r0, r5
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001940:	9205      	str	r2, [sp, #20]
  sConfig.IC1Filter = 8;
 8001942:	9307      	str	r3, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001944:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Filter = 8;
 8001946:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	9401      	str	r4, [sp, #4]
 800194a:	9402      	str	r4, [sp, #8]
  htim4.Instance = TIM4;
 800194c:	602e      	str	r6, [r5, #0]
  htim4.Init.Prescaler = 0;
 800194e:	606c      	str	r4, [r5, #4]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001950:	612c      	str	r4, [r5, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001952:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001954:	f7ff fd42 	bl	80013dc <HAL_TIM_Encoder_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001958:	a901      	add	r1, sp, #4
 800195a:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800195c:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800195e:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001960:	f7ff fd88 	bl	8001474 <HAL_TIMEx_MasterConfigSynchronization>
  hi2c2.Instance = I2C2;
 8001964:	4813      	ldr	r0, [pc, #76]	; (80019b4 <main+0xd4>)
  hi2c2.Init.ClockSpeed = 100000;
 8001966:	4a14      	ldr	r2, [pc, #80]	; (80019b8 <main+0xd8>)
 8001968:	4b14      	ldr	r3, [pc, #80]	; (80019bc <main+0xdc>)
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800196a:	6084      	str	r4, [r0, #8]
  hi2c2.Init.ClockSpeed = 100000;
 800196c:	e880 000c 	stmia.w	r0, {r2, r3}
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001970:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001974:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress1 = 0;
 8001976:	60c4      	str	r4, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001978:	6144      	str	r4, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800197a:	6184      	str	r4, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	61c4      	str	r4, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800197e:	6204      	str	r4, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001980:	f7ff fb14 	bl	8000fac <HAL_I2C_Init>
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001984:	4a0e      	ldr	r2, [pc, #56]	; (80019c0 <main+0xe0>)
 8001986:	6813      	ldr	r3, [r2, #0]
 8001988:	f043 0302 	orr.w	r3, r3, #2
 800198c:	6013      	str	r3, [r2, #0]
  HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800198e:	213c      	movs	r1, #60	; 0x3c
 8001990:	4628      	mov	r0, r5
 8001992:	f7ff fc9b 	bl	80012cc <HAL_TIM_Encoder_Start>
  TIM4->CNT = 0x3FFF; //set counter midpoint
 8001996:	f643 73ff 	movw	r3, #16383	; 0x3fff
 800199a:	6273      	str	r3, [r6, #36]	; 0x24
  LCD_ClearDisplay();
 800199c:	f7ff ff36 	bl	800180c <LCD_ClearDisplay>
	  MainApp();
 80019a0:	f7ff fec8 	bl	8001734 <MainApp>
 80019a4:	e7fc      	b.n	80019a0 <main+0xc0>
 80019a6:	bf00      	nop
 80019a8:	40020400 	.word	0x40020400
 80019ac:	200000c8 	.word	0x200000c8
 80019b0:	40000800 	.word	0x40000800
 80019b4:	20000108 	.word	0x20000108
 80019b8:	40005800 	.word	0x40005800
 80019bc:	000186a0 	.word	0x000186a0
 80019c0:	e000e010 	.word	0xe000e010

080019c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <HAL_MspInit+0x34>)
 80019c8:	2100      	movs	r1, #0
 80019ca:	9100      	str	r1, [sp, #0]
 80019cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019d2:	645a      	str	r2, [r3, #68]	; 0x44
 80019d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019d6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80019da:	9200      	str	r2, [sp, #0]
 80019dc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019de:	9101      	str	r1, [sp, #4]
 80019e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019e2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80019e6:	641a      	str	r2, [r3, #64]	; 0x40
 80019e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019f2:	b002      	add	sp, #8
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019fc:	b530      	push	{r4, r5, lr}
 80019fe:	4604      	mov	r4, r0
 8001a00:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a02:	2214      	movs	r2, #20
 8001a04:	2100      	movs	r1, #0
 8001a06:	a803      	add	r0, sp, #12
 8001a08:	f000 f8f4 	bl	8001bf4 <memset>
  if(hi2c->Instance==I2C2)
 8001a0c:	6822      	ldr	r2, [r4, #0]
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <HAL_I2C_MspInit+0x68>)
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d124      	bne.n	8001a5e <HAL_I2C_MspInit+0x62>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a14:	4c14      	ldr	r4, [pc, #80]	; (8001a68 <HAL_I2C_MspInit+0x6c>)
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a16:	4815      	ldr	r0, [pc, #84]	; (8001a6c <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a18:	2500      	movs	r5, #0
 8001a1a:	9501      	str	r5, [sp, #4]
 8001a1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a1e:	f043 0302 	orr.w	r3, r3, #2
 8001a22:	6323      	str	r3, [r4, #48]	; 0x30
 8001a24:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	9301      	str	r3, [sp, #4]
 8001a2c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001a2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001a32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a34:	2312      	movs	r3, #18
 8001a36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a40:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001a42:	2304      	movs	r3, #4
 8001a44:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a46:	f7ff f8f3 	bl	8000c30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001a4a:	9502      	str	r5, [sp, #8]
 8001a4c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001a52:	6423      	str	r3, [r4, #64]	; 0x40
 8001a54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001a56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a5a:	9302      	str	r3, [sp, #8]
 8001a5c:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a5e:	b009      	add	sp, #36	; 0x24
 8001a60:	bd30      	pop	{r4, r5, pc}
 8001a62:	bf00      	nop
 8001a64:	40005800 	.word	0x40005800
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020400 	.word	0x40020400

08001a70 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a70:	b510      	push	{r4, lr}
 8001a72:	4604      	mov	r4, r0
 8001a74:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a76:	2214      	movs	r2, #20
 8001a78:	2100      	movs	r1, #0
 8001a7a:	a803      	add	r0, sp, #12
 8001a7c:	f000 f8ba 	bl	8001bf4 <memset>
  if(htim_encoder->Instance==TIM4)
 8001a80:	6822      	ldr	r2, [r4, #0]
 8001a82:	4b13      	ldr	r3, [pc, #76]	; (8001ad0 <HAL_TIM_Encoder_MspInit+0x60>)
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d121      	bne.n	8001acc <HAL_TIM_Encoder_MspInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a88:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	9101      	str	r1, [sp, #4]
 8001a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a92:	4810      	ldr	r0, [pc, #64]	; (8001ad4 <HAL_TIM_Encoder_MspInit+0x64>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001a94:	f042 0204 	orr.w	r2, r2, #4
 8001a98:	641a      	str	r2, [r3, #64]	; 0x40
 8001a9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a9c:	f002 0204 	and.w	r2, r2, #4
 8001aa0:	9201      	str	r2, [sp, #4]
 8001aa2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa4:	9102      	str	r1, [sp, #8]
 8001aa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001aa8:	f042 0202 	orr.w	r2, r2, #2
 8001aac:	631a      	str	r2, [r3, #48]	; 0x30
 8001aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ab8:	23c0      	movs	r3, #192	; 0xc0
 8001aba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001abc:	2201      	movs	r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ac4:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ac6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	f7ff f8b2 	bl	8000c30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001acc:	b008      	add	sp, #32
 8001ace:	bd10      	pop	{r4, pc}
 8001ad0:	40000800 	.word	0x40000800
 8001ad4:	40020400 	.word	0x40020400

08001ad8 <NMI_Handler>:
 8001ad8:	4770      	bx	lr

08001ada <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ada:	e7fe      	b.n	8001ada <HardFault_Handler>

08001adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001adc:	e7fe      	b.n	8001adc <MemManage_Handler>

08001ade <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ade:	e7fe      	b.n	8001ade <BusFault_Handler>

08001ae0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ae0:	e7fe      	b.n	8001ae0 <UsageFault_Handler>

08001ae2 <SVC_Handler>:
 8001ae2:	4770      	bx	lr

08001ae4 <DebugMon_Handler>:
 8001ae4:	4770      	bx	lr

08001ae6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ae6:	4770      	bx	lr

08001ae8 <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */
	++ticker;
 8001ae8:	4a03      	ldr	r2, [pc, #12]	; (8001af8 <SysTick_Handler+0x10>)
 8001aea:	8813      	ldrh	r3, [r2, #0]
 8001aec:	3301      	adds	r3, #1
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	8013      	strh	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001af2:	f7ff b82f 	b.w	8000b54 <HAL_IncTick>
 8001af6:	bf00      	nop
 8001af8:	200000bc 	.word	0x200000bc

08001afc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <SystemInit+0x18>)
 8001afe:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001b02:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8001b06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b0e:	609a      	str	r2, [r3, #8]
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001b18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b50 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001b1c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001b1e:	e003      	b.n	8001b28 <LoopCopyDataInit>

08001b20 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001b20:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001b22:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001b24:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001b26:	3104      	adds	r1, #4

08001b28 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001b28:	480b      	ldr	r0, [pc, #44]	; (8001b58 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001b2a:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001b2c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001b2e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001b30:	d3f6      	bcc.n	8001b20 <CopyDataInit>
  ldr  r2, =_sbss
 8001b32:	4a0b      	ldr	r2, [pc, #44]	; (8001b60 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001b34:	e002      	b.n	8001b3c <LoopFillZerobss>

08001b36 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001b36:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001b38:	f842 3b04 	str.w	r3, [r2], #4

08001b3c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001b3e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001b40:	d3f9      	bcc.n	8001b36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001b42:	f7ff ffdb 	bl	8001afc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b46:	f000 f817 	bl	8001b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b4a:	f7ff fec9 	bl	80018e0 <main>
  bx  lr    
 8001b4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001b50:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001b54:	08002de8 	.word	0x08002de8
  ldr  r0, =_sdata
 8001b58:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001b5c:	20000084 	.word	0x20000084
  ldr  r2, =_sbss
 8001b60:	20000084 	.word	0x20000084
  ldr  r3, = _ebss
 8001b64:	2000015c 	.word	0x2000015c

08001b68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b68:	e7fe      	b.n	8001b68 <ADC_IRQHandler>
	...

08001b6c <__errno>:
 8001b6c:	4b01      	ldr	r3, [pc, #4]	; (8001b74 <__errno+0x8>)
 8001b6e:	6818      	ldr	r0, [r3, #0]
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	2000001c 	.word	0x2000001c

08001b78 <__libc_init_array>:
 8001b78:	b570      	push	{r4, r5, r6, lr}
 8001b7a:	4e0d      	ldr	r6, [pc, #52]	; (8001bb0 <__libc_init_array+0x38>)
 8001b7c:	4c0d      	ldr	r4, [pc, #52]	; (8001bb4 <__libc_init_array+0x3c>)
 8001b7e:	1ba4      	subs	r4, r4, r6
 8001b80:	10a4      	asrs	r4, r4, #2
 8001b82:	2500      	movs	r5, #0
 8001b84:	42a5      	cmp	r5, r4
 8001b86:	d109      	bne.n	8001b9c <__libc_init_array+0x24>
 8001b88:	4e0b      	ldr	r6, [pc, #44]	; (8001bb8 <__libc_init_array+0x40>)
 8001b8a:	4c0c      	ldr	r4, [pc, #48]	; (8001bbc <__libc_init_array+0x44>)
 8001b8c:	f001 f8e0 	bl	8002d50 <_init>
 8001b90:	1ba4      	subs	r4, r4, r6
 8001b92:	10a4      	asrs	r4, r4, #2
 8001b94:	2500      	movs	r5, #0
 8001b96:	42a5      	cmp	r5, r4
 8001b98:	d105      	bne.n	8001ba6 <__libc_init_array+0x2e>
 8001b9a:	bd70      	pop	{r4, r5, r6, pc}
 8001b9c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ba0:	4798      	blx	r3
 8001ba2:	3501      	adds	r5, #1
 8001ba4:	e7ee      	b.n	8001b84 <__libc_init_array+0xc>
 8001ba6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001baa:	4798      	blx	r3
 8001bac:	3501      	adds	r5, #1
 8001bae:	e7f2      	b.n	8001b96 <__libc_init_array+0x1e>
 8001bb0:	08002de0 	.word	0x08002de0
 8001bb4:	08002de0 	.word	0x08002de0
 8001bb8:	08002de0 	.word	0x08002de0
 8001bbc:	08002de4 	.word	0x08002de4

08001bc0 <__itoa>:
 8001bc0:	1e93      	subs	r3, r2, #2
 8001bc2:	2b22      	cmp	r3, #34	; 0x22
 8001bc4:	b510      	push	{r4, lr}
 8001bc6:	460c      	mov	r4, r1
 8001bc8:	d904      	bls.n	8001bd4 <__itoa+0x14>
 8001bca:	2300      	movs	r3, #0
 8001bcc:	700b      	strb	r3, [r1, #0]
 8001bce:	461c      	mov	r4, r3
 8001bd0:	4620      	mov	r0, r4
 8001bd2:	bd10      	pop	{r4, pc}
 8001bd4:	2a0a      	cmp	r2, #10
 8001bd6:	d109      	bne.n	8001bec <__itoa+0x2c>
 8001bd8:	2800      	cmp	r0, #0
 8001bda:	da07      	bge.n	8001bec <__itoa+0x2c>
 8001bdc:	232d      	movs	r3, #45	; 0x2d
 8001bde:	700b      	strb	r3, [r1, #0]
 8001be0:	4240      	negs	r0, r0
 8001be2:	2101      	movs	r1, #1
 8001be4:	4421      	add	r1, r4
 8001be6:	f000 f80d 	bl	8001c04 <__utoa>
 8001bea:	e7f1      	b.n	8001bd0 <__itoa+0x10>
 8001bec:	2100      	movs	r1, #0
 8001bee:	e7f9      	b.n	8001be4 <__itoa+0x24>

08001bf0 <itoa>:
 8001bf0:	f7ff bfe6 	b.w	8001bc0 <__itoa>

08001bf4 <memset>:
 8001bf4:	4402      	add	r2, r0
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d100      	bne.n	8001bfe <memset+0xa>
 8001bfc:	4770      	bx	lr
 8001bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8001c02:	e7f9      	b.n	8001bf8 <memset+0x4>

08001c04 <__utoa>:
 8001c04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c06:	4c1e      	ldr	r4, [pc, #120]	; (8001c80 <__utoa+0x7c>)
 8001c08:	b08b      	sub	sp, #44	; 0x2c
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460f      	mov	r7, r1
 8001c0e:	466d      	mov	r5, sp
 8001c10:	f104 0e20 	add.w	lr, r4, #32
 8001c14:	6820      	ldr	r0, [r4, #0]
 8001c16:	6861      	ldr	r1, [r4, #4]
 8001c18:	462e      	mov	r6, r5
 8001c1a:	c603      	stmia	r6!, {r0, r1}
 8001c1c:	3408      	adds	r4, #8
 8001c1e:	4574      	cmp	r4, lr
 8001c20:	4635      	mov	r5, r6
 8001c22:	d1f7      	bne.n	8001c14 <__utoa+0x10>
 8001c24:	7921      	ldrb	r1, [r4, #4]
 8001c26:	7131      	strb	r1, [r6, #4]
 8001c28:	1e91      	subs	r1, r2, #2
 8001c2a:	6820      	ldr	r0, [r4, #0]
 8001c2c:	6030      	str	r0, [r6, #0]
 8001c2e:	2922      	cmp	r1, #34	; 0x22
 8001c30:	f04f 0100 	mov.w	r1, #0
 8001c34:	d904      	bls.n	8001c40 <__utoa+0x3c>
 8001c36:	7039      	strb	r1, [r7, #0]
 8001c38:	460f      	mov	r7, r1
 8001c3a:	4638      	mov	r0, r7
 8001c3c:	b00b      	add	sp, #44	; 0x2c
 8001c3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c40:	1e78      	subs	r0, r7, #1
 8001c42:	4606      	mov	r6, r0
 8001c44:	fbb3 f5f2 	udiv	r5, r3, r2
 8001c48:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8001c4c:	fb02 3315 	mls	r3, r2, r5, r3
 8001c50:	4473      	add	r3, lr
 8001c52:	1c4c      	adds	r4, r1, #1
 8001c54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001c58:	f806 3f01 	strb.w	r3, [r6, #1]!
 8001c5c:	462b      	mov	r3, r5
 8001c5e:	b965      	cbnz	r5, 8001c7a <__utoa+0x76>
 8001c60:	553d      	strb	r5, [r7, r4]
 8001c62:	187a      	adds	r2, r7, r1
 8001c64:	1acc      	subs	r4, r1, r3
 8001c66:	42a3      	cmp	r3, r4
 8001c68:	dae7      	bge.n	8001c3a <__utoa+0x36>
 8001c6a:	7844      	ldrb	r4, [r0, #1]
 8001c6c:	7815      	ldrb	r5, [r2, #0]
 8001c6e:	f800 5f01 	strb.w	r5, [r0, #1]!
 8001c72:	3301      	adds	r3, #1
 8001c74:	f802 4901 	strb.w	r4, [r2], #-1
 8001c78:	e7f4      	b.n	8001c64 <__utoa+0x60>
 8001c7a:	4621      	mov	r1, r4
 8001c7c:	e7e2      	b.n	8001c44 <__utoa+0x40>
 8001c7e:	bf00      	nop
 8001c80:	08002d70 	.word	0x08002d70

08001c84 <pow>:
 8001c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c88:	ed2d 8b04 	vpush	{d8-d9}
 8001c8c:	b08d      	sub	sp, #52	; 0x34
 8001c8e:	ec57 6b10 	vmov	r6, r7, d0
 8001c92:	ec55 4b11 	vmov	r4, r5, d1
 8001c96:	f000 f96f 	bl	8001f78 <__ieee754_pow>
 8001c9a:	4bae      	ldr	r3, [pc, #696]	; (8001f54 <pow+0x2d0>)
 8001c9c:	eeb0 8a40 	vmov.f32	s16, s0
 8001ca0:	eef0 8a60 	vmov.f32	s17, s1
 8001ca4:	f993 9000 	ldrsb.w	r9, [r3]
 8001ca8:	f1b9 3fff 	cmp.w	r9, #4294967295
 8001cac:	4698      	mov	r8, r3
 8001cae:	d05f      	beq.n	8001d70 <pow+0xec>
 8001cb0:	4622      	mov	r2, r4
 8001cb2:	462b      	mov	r3, r5
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	4629      	mov	r1, r5
 8001cb8:	f7fe fed8 	bl	8000a6c <__aeabi_dcmpun>
 8001cbc:	4683      	mov	fp, r0
 8001cbe:	2800      	cmp	r0, #0
 8001cc0:	d156      	bne.n	8001d70 <pow+0xec>
 8001cc2:	4632      	mov	r2, r6
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	4630      	mov	r0, r6
 8001cc8:	4639      	mov	r1, r7
 8001cca:	f7fe fecf 	bl	8000a6c <__aeabi_dcmpun>
 8001cce:	9001      	str	r0, [sp, #4]
 8001cd0:	b1e8      	cbz	r0, 8001d0e <pow+0x8a>
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	4620      	mov	r0, r4
 8001cd8:	4629      	mov	r1, r5
 8001cda:	f7fe fe95 	bl	8000a08 <__aeabi_dcmpeq>
 8001cde:	2800      	cmp	r0, #0
 8001ce0:	d046      	beq.n	8001d70 <pow+0xec>
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	9302      	str	r3, [sp, #8]
 8001ce6:	4b9c      	ldr	r3, [pc, #624]	; (8001f58 <pow+0x2d4>)
 8001ce8:	9303      	str	r3, [sp, #12]
 8001cea:	4b9c      	ldr	r3, [pc, #624]	; (8001f5c <pow+0x2d8>)
 8001cec:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f1b9 0f02 	cmp.w	r9, #2
 8001cf6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001cfa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001cfe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001d02:	d033      	beq.n	8001d6c <pow+0xe8>
 8001d04:	a802      	add	r0, sp, #8
 8001d06:	f000 ff08 	bl	8002b1a <matherr>
 8001d0a:	bb48      	cbnz	r0, 8001d60 <pow+0xdc>
 8001d0c:	e05e      	b.n	8001dcc <pow+0x148>
 8001d0e:	f04f 0a00 	mov.w	sl, #0
 8001d12:	f04f 0b00 	mov.w	fp, #0
 8001d16:	4652      	mov	r2, sl
 8001d18:	465b      	mov	r3, fp
 8001d1a:	4630      	mov	r0, r6
 8001d1c:	4639      	mov	r1, r7
 8001d1e:	f7fe fe73 	bl	8000a08 <__aeabi_dcmpeq>
 8001d22:	ec4b ab19 	vmov	d9, sl, fp
 8001d26:	2800      	cmp	r0, #0
 8001d28:	d055      	beq.n	8001dd6 <pow+0x152>
 8001d2a:	4652      	mov	r2, sl
 8001d2c:	465b      	mov	r3, fp
 8001d2e:	4620      	mov	r0, r4
 8001d30:	4629      	mov	r1, r5
 8001d32:	f7fe fe69 	bl	8000a08 <__aeabi_dcmpeq>
 8001d36:	4680      	mov	r8, r0
 8001d38:	b318      	cbz	r0, 8001d82 <pow+0xfe>
 8001d3a:	2301      	movs	r3, #1
 8001d3c:	9302      	str	r3, [sp, #8]
 8001d3e:	4b86      	ldr	r3, [pc, #536]	; (8001f58 <pow+0x2d4>)
 8001d40:	9303      	str	r3, [sp, #12]
 8001d42:	9b01      	ldr	r3, [sp, #4]
 8001d44:	930a      	str	r3, [sp, #40]	; 0x28
 8001d46:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001d4a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001d4e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001d52:	f1b9 0f00 	cmp.w	r9, #0
 8001d56:	d0d5      	beq.n	8001d04 <pow+0x80>
 8001d58:	4b80      	ldr	r3, [pc, #512]	; (8001f5c <pow+0x2d8>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001d62:	b11b      	cbz	r3, 8001d6c <pow+0xe8>
 8001d64:	f7ff ff02 	bl	8001b6c <__errno>
 8001d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001d6a:	6003      	str	r3, [r0, #0]
 8001d6c:	ed9d 8b08 	vldr	d8, [sp, #32]
 8001d70:	eeb0 0a48 	vmov.f32	s0, s16
 8001d74:	eef0 0a68 	vmov.f32	s1, s17
 8001d78:	b00d      	add	sp, #52	; 0x34
 8001d7a:	ecbd 8b04 	vpop	{d8-d9}
 8001d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d82:	ec45 4b10 	vmov	d0, r4, r5
 8001d86:	f000 fec0 	bl	8002b0a <finite>
 8001d8a:	2800      	cmp	r0, #0
 8001d8c:	d0f0      	beq.n	8001d70 <pow+0xec>
 8001d8e:	4652      	mov	r2, sl
 8001d90:	465b      	mov	r3, fp
 8001d92:	4620      	mov	r0, r4
 8001d94:	4629      	mov	r1, r5
 8001d96:	f7fe fe41 	bl	8000a1c <__aeabi_dcmplt>
 8001d9a:	2800      	cmp	r0, #0
 8001d9c:	d0e8      	beq.n	8001d70 <pow+0xec>
 8001d9e:	2301      	movs	r3, #1
 8001da0:	9302      	str	r3, [sp, #8]
 8001da2:	4b6d      	ldr	r3, [pc, #436]	; (8001f58 <pow+0x2d4>)
 8001da4:	9303      	str	r3, [sp, #12]
 8001da6:	4b6b      	ldr	r3, [pc, #428]	; (8001f54 <pow+0x2d0>)
 8001da8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8001dac:	f993 3000 	ldrsb.w	r3, [r3]
 8001db0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001db4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001db8:	b913      	cbnz	r3, 8001dc0 <pow+0x13c>
 8001dba:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001dbe:	e7a1      	b.n	8001d04 <pow+0x80>
 8001dc0:	4967      	ldr	r1, [pc, #412]	; (8001f60 <pow+0x2dc>)
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d19b      	bne.n	8001d04 <pow+0x80>
 8001dcc:	f7ff fece 	bl	8001b6c <__errno>
 8001dd0:	2321      	movs	r3, #33	; 0x21
 8001dd2:	6003      	str	r3, [r0, #0]
 8001dd4:	e7c4      	b.n	8001d60 <pow+0xdc>
 8001dd6:	eeb0 0a48 	vmov.f32	s0, s16
 8001dda:	eef0 0a68 	vmov.f32	s1, s17
 8001dde:	f000 fe94 	bl	8002b0a <finite>
 8001de2:	9001      	str	r0, [sp, #4]
 8001de4:	2800      	cmp	r0, #0
 8001de6:	f040 808a 	bne.w	8001efe <pow+0x27a>
 8001dea:	ec47 6b10 	vmov	d0, r6, r7
 8001dee:	f000 fe8c 	bl	8002b0a <finite>
 8001df2:	2800      	cmp	r0, #0
 8001df4:	f000 8083 	beq.w	8001efe <pow+0x27a>
 8001df8:	ec45 4b10 	vmov	d0, r4, r5
 8001dfc:	f000 fe85 	bl	8002b0a <finite>
 8001e00:	2800      	cmp	r0, #0
 8001e02:	d07c      	beq.n	8001efe <pow+0x27a>
 8001e04:	ec53 2b18 	vmov	r2, r3, d8
 8001e08:	ee18 0a10 	vmov	r0, s16
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f7fe fe2d 	bl	8000a6c <__aeabi_dcmpun>
 8001e12:	f998 9000 	ldrsb.w	r9, [r8]
 8001e16:	4b50      	ldr	r3, [pc, #320]	; (8001f58 <pow+0x2d4>)
 8001e18:	b1b0      	cbz	r0, 8001e48 <pow+0x1c4>
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	9303      	str	r3, [sp, #12]
 8001e1e:	9b01      	ldr	r3, [sp, #4]
 8001e20:	9202      	str	r2, [sp, #8]
 8001e22:	930a      	str	r3, [sp, #40]	; 0x28
 8001e24:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001e28:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001e2c:	f1b9 0f00 	cmp.w	r9, #0
 8001e30:	d0c3      	beq.n	8001dba <pow+0x136>
 8001e32:	4652      	mov	r2, sl
 8001e34:	465b      	mov	r3, fp
 8001e36:	4650      	mov	r0, sl
 8001e38:	4659      	mov	r1, fp
 8001e3a:	f7fe fca7 	bl	800078c <__aeabi_ddiv>
 8001e3e:	f1b9 0f02 	cmp.w	r9, #2
 8001e42:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8001e46:	e7c0      	b.n	8001dca <pow+0x146>
 8001e48:	2203      	movs	r2, #3
 8001e4a:	9202      	str	r2, [sp, #8]
 8001e4c:	9303      	str	r3, [sp, #12]
 8001e4e:	900a      	str	r0, [sp, #40]	; 0x28
 8001e50:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001e54:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001e58:	f1b9 0f00 	cmp.w	r9, #0
 8001e5c:	d12c      	bne.n	8001eb8 <pow+0x234>
 8001e5e:	4b41      	ldr	r3, [pc, #260]	; (8001f64 <pow+0x2e0>)
 8001e60:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001e64:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001e68:	4630      	mov	r0, r6
 8001e6a:	4652      	mov	r2, sl
 8001e6c:	465b      	mov	r3, fp
 8001e6e:	4639      	mov	r1, r7
 8001e70:	f7fe fdd4 	bl	8000a1c <__aeabi_dcmplt>
 8001e74:	2800      	cmp	r0, #0
 8001e76:	d066      	beq.n	8001f46 <pow+0x2c2>
 8001e78:	2200      	movs	r2, #0
 8001e7a:	4b3b      	ldr	r3, [pc, #236]	; (8001f68 <pow+0x2e4>)
 8001e7c:	4620      	mov	r0, r4
 8001e7e:	4629      	mov	r1, r5
 8001e80:	f7fe fb5a 	bl	8000538 <__aeabi_dmul>
 8001e84:	4604      	mov	r4, r0
 8001e86:	460d      	mov	r5, r1
 8001e88:	ec45 4b10 	vmov	d0, r4, r5
 8001e8c:	f000 fe50 	bl	8002b30 <rint>
 8001e90:	4620      	mov	r0, r4
 8001e92:	ec53 2b10 	vmov	r2, r3, d0
 8001e96:	4629      	mov	r1, r5
 8001e98:	f7fe fdb6 	bl	8000a08 <__aeabi_dcmpeq>
 8001e9c:	b920      	cbnz	r0, 8001ea8 <pow+0x224>
 8001e9e:	4b33      	ldr	r3, [pc, #204]	; (8001f6c <pow+0x2e8>)
 8001ea0:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8001ea4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001ea8:	f998 3000 	ldrsb.w	r3, [r8]
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d14a      	bne.n	8001f46 <pow+0x2c2>
 8001eb0:	f7ff fe5c 	bl	8001b6c <__errno>
 8001eb4:	2322      	movs	r3, #34	; 0x22
 8001eb6:	e78c      	b.n	8001dd2 <pow+0x14e>
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	; (8001f70 <pow+0x2ec>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001ec0:	4630      	mov	r0, r6
 8001ec2:	4652      	mov	r2, sl
 8001ec4:	465b      	mov	r3, fp
 8001ec6:	4639      	mov	r1, r7
 8001ec8:	f7fe fda8 	bl	8000a1c <__aeabi_dcmplt>
 8001ecc:	2800      	cmp	r0, #0
 8001ece:	d0eb      	beq.n	8001ea8 <pow+0x224>
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	4b25      	ldr	r3, [pc, #148]	; (8001f68 <pow+0x2e4>)
 8001ed4:	4620      	mov	r0, r4
 8001ed6:	4629      	mov	r1, r5
 8001ed8:	f7fe fb2e 	bl	8000538 <__aeabi_dmul>
 8001edc:	4604      	mov	r4, r0
 8001ede:	460d      	mov	r5, r1
 8001ee0:	ec45 4b10 	vmov	d0, r4, r5
 8001ee4:	f000 fe24 	bl	8002b30 <rint>
 8001ee8:	4620      	mov	r0, r4
 8001eea:	ec53 2b10 	vmov	r2, r3, d0
 8001eee:	4629      	mov	r1, r5
 8001ef0:	f7fe fd8a 	bl	8000a08 <__aeabi_dcmpeq>
 8001ef4:	2800      	cmp	r0, #0
 8001ef6:	d1d7      	bne.n	8001ea8 <pow+0x224>
 8001ef8:	2200      	movs	r2, #0
 8001efa:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <pow+0x2dc>)
 8001efc:	e7d2      	b.n	8001ea4 <pow+0x220>
 8001efe:	2200      	movs	r2, #0
 8001f00:	2300      	movs	r3, #0
 8001f02:	ec51 0b18 	vmov	r0, r1, d8
 8001f06:	f7fe fd7f 	bl	8000a08 <__aeabi_dcmpeq>
 8001f0a:	2800      	cmp	r0, #0
 8001f0c:	f43f af30 	beq.w	8001d70 <pow+0xec>
 8001f10:	ec47 6b10 	vmov	d0, r6, r7
 8001f14:	f000 fdf9 	bl	8002b0a <finite>
 8001f18:	2800      	cmp	r0, #0
 8001f1a:	f43f af29 	beq.w	8001d70 <pow+0xec>
 8001f1e:	ec45 4b10 	vmov	d0, r4, r5
 8001f22:	f000 fdf2 	bl	8002b0a <finite>
 8001f26:	2800      	cmp	r0, #0
 8001f28:	f43f af22 	beq.w	8001d70 <pow+0xec>
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	9302      	str	r3, [sp, #8]
 8001f30:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <pow+0x2d4>)
 8001f32:	9303      	str	r3, [sp, #12]
 8001f34:	2300      	movs	r3, #0
 8001f36:	930a      	str	r3, [sp, #40]	; 0x28
 8001f38:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8001f3c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001f40:	ed8d 9b08 	vstr	d9, [sp, #32]
 8001f44:	e7b0      	b.n	8001ea8 <pow+0x224>
 8001f46:	a802      	add	r0, sp, #8
 8001f48:	f000 fde7 	bl	8002b1a <matherr>
 8001f4c:	2800      	cmp	r0, #0
 8001f4e:	f47f af07 	bne.w	8001d60 <pow+0xdc>
 8001f52:	e7ad      	b.n	8001eb0 <pow+0x22c>
 8001f54:	20000080 	.word	0x20000080
 8001f58:	08002d95 	.word	0x08002d95
 8001f5c:	3ff00000 	.word	0x3ff00000
 8001f60:	fff00000 	.word	0xfff00000
 8001f64:	47efffff 	.word	0x47efffff
 8001f68:	3fe00000 	.word	0x3fe00000
 8001f6c:	c7efffff 	.word	0xc7efffff
 8001f70:	7ff00000 	.word	0x7ff00000
 8001f74:	00000000 	.word	0x00000000

08001f78 <__ieee754_pow>:
 8001f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f7c:	b091      	sub	sp, #68	; 0x44
 8001f7e:	ed8d 1b00 	vstr	d1, [sp]
 8001f82:	e89d 0204 	ldmia.w	sp, {r2, r9}
 8001f86:	ec57 6b10 	vmov	r6, r7, d0
 8001f8a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8001f8e:	ea58 0302 	orrs.w	r3, r8, r2
 8001f92:	ee10 aa10 	vmov	sl, s0
 8001f96:	463d      	mov	r5, r7
 8001f98:	f000 84bd 	beq.w	8002916 <__ieee754_pow+0x99e>
 8001f9c:	4b78      	ldr	r3, [pc, #480]	; (8002180 <__ieee754_pow+0x208>)
 8001f9e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8001fa2:	429c      	cmp	r4, r3
 8001fa4:	dc09      	bgt.n	8001fba <__ieee754_pow+0x42>
 8001fa6:	d103      	bne.n	8001fb0 <__ieee754_pow+0x38>
 8001fa8:	b93e      	cbnz	r6, 8001fba <__ieee754_pow+0x42>
 8001faa:	45a0      	cmp	r8, r4
 8001fac:	dc0d      	bgt.n	8001fca <__ieee754_pow+0x52>
 8001fae:	e001      	b.n	8001fb4 <__ieee754_pow+0x3c>
 8001fb0:	4598      	cmp	r8, r3
 8001fb2:	dc02      	bgt.n	8001fba <__ieee754_pow+0x42>
 8001fb4:	4598      	cmp	r8, r3
 8001fb6:	d10e      	bne.n	8001fd6 <__ieee754_pow+0x5e>
 8001fb8:	b16a      	cbz	r2, 8001fd6 <__ieee754_pow+0x5e>
 8001fba:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8001fbe:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8001fc2:	ea54 030a 	orrs.w	r3, r4, sl
 8001fc6:	f000 84a6 	beq.w	8002916 <__ieee754_pow+0x99e>
 8001fca:	486e      	ldr	r0, [pc, #440]	; (8002184 <__ieee754_pow+0x20c>)
 8001fcc:	b011      	add	sp, #68	; 0x44
 8001fce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fd2:	f000 bda5 	b.w	8002b20 <nan>
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	da53      	bge.n	8002082 <__ieee754_pow+0x10a>
 8001fda:	4b6b      	ldr	r3, [pc, #428]	; (8002188 <__ieee754_pow+0x210>)
 8001fdc:	4598      	cmp	r8, r3
 8001fde:	dc4d      	bgt.n	800207c <__ieee754_pow+0x104>
 8001fe0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8001fe4:	4598      	cmp	r8, r3
 8001fe6:	dd4c      	ble.n	8002082 <__ieee754_pow+0x10a>
 8001fe8:	ea4f 5328 	mov.w	r3, r8, asr #20
 8001fec:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8001ff0:	2b14      	cmp	r3, #20
 8001ff2:	dd26      	ble.n	8002042 <__ieee754_pow+0xca>
 8001ff4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8001ff8:	fa22 f103 	lsr.w	r1, r2, r3
 8001ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8002000:	429a      	cmp	r2, r3
 8002002:	d13e      	bne.n	8002082 <__ieee754_pow+0x10a>
 8002004:	f001 0101 	and.w	r1, r1, #1
 8002008:	f1c1 0b02 	rsb	fp, r1, #2
 800200c:	2a00      	cmp	r2, #0
 800200e:	d15b      	bne.n	80020c8 <__ieee754_pow+0x150>
 8002010:	4b5b      	ldr	r3, [pc, #364]	; (8002180 <__ieee754_pow+0x208>)
 8002012:	4598      	cmp	r8, r3
 8002014:	d124      	bne.n	8002060 <__ieee754_pow+0xe8>
 8002016:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800201a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800201e:	ea53 030a 	orrs.w	r3, r3, sl
 8002022:	f000 8478 	beq.w	8002916 <__ieee754_pow+0x99e>
 8002026:	4b59      	ldr	r3, [pc, #356]	; (800218c <__ieee754_pow+0x214>)
 8002028:	429c      	cmp	r4, r3
 800202a:	dd2d      	ble.n	8002088 <__ieee754_pow+0x110>
 800202c:	f1b9 0f00 	cmp.w	r9, #0
 8002030:	f280 8475 	bge.w	800291e <__ieee754_pow+0x9a6>
 8002034:	2000      	movs	r0, #0
 8002036:	2100      	movs	r1, #0
 8002038:	ec41 0b10 	vmov	d0, r0, r1
 800203c:	b011      	add	sp, #68	; 0x44
 800203e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002042:	2a00      	cmp	r2, #0
 8002044:	d13e      	bne.n	80020c4 <__ieee754_pow+0x14c>
 8002046:	f1c3 0314 	rsb	r3, r3, #20
 800204a:	fa48 f103 	asr.w	r1, r8, r3
 800204e:	fa01 f303 	lsl.w	r3, r1, r3
 8002052:	4598      	cmp	r8, r3
 8002054:	f040 846b 	bne.w	800292e <__ieee754_pow+0x9b6>
 8002058:	f001 0101 	and.w	r1, r1, #1
 800205c:	f1c1 0b02 	rsb	fp, r1, #2
 8002060:	4b4b      	ldr	r3, [pc, #300]	; (8002190 <__ieee754_pow+0x218>)
 8002062:	4598      	cmp	r8, r3
 8002064:	d118      	bne.n	8002098 <__ieee754_pow+0x120>
 8002066:	f1b9 0f00 	cmp.w	r9, #0
 800206a:	f280 845c 	bge.w	8002926 <__ieee754_pow+0x9ae>
 800206e:	4948      	ldr	r1, [pc, #288]	; (8002190 <__ieee754_pow+0x218>)
 8002070:	4632      	mov	r2, r6
 8002072:	463b      	mov	r3, r7
 8002074:	2000      	movs	r0, #0
 8002076:	f7fe fb89 	bl	800078c <__aeabi_ddiv>
 800207a:	e7dd      	b.n	8002038 <__ieee754_pow+0xc0>
 800207c:	f04f 0b02 	mov.w	fp, #2
 8002080:	e7c4      	b.n	800200c <__ieee754_pow+0x94>
 8002082:	f04f 0b00 	mov.w	fp, #0
 8002086:	e7c1      	b.n	800200c <__ieee754_pow+0x94>
 8002088:	f1b9 0f00 	cmp.w	r9, #0
 800208c:	dad2      	bge.n	8002034 <__ieee754_pow+0xbc>
 800208e:	e89d 0009 	ldmia.w	sp, {r0, r3}
 8002092:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002096:	e7cf      	b.n	8002038 <__ieee754_pow+0xc0>
 8002098:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800209c:	d106      	bne.n	80020ac <__ieee754_pow+0x134>
 800209e:	4632      	mov	r2, r6
 80020a0:	463b      	mov	r3, r7
 80020a2:	4610      	mov	r0, r2
 80020a4:	4619      	mov	r1, r3
 80020a6:	f7fe fa47 	bl	8000538 <__aeabi_dmul>
 80020aa:	e7c5      	b.n	8002038 <__ieee754_pow+0xc0>
 80020ac:	4b39      	ldr	r3, [pc, #228]	; (8002194 <__ieee754_pow+0x21c>)
 80020ae:	4599      	cmp	r9, r3
 80020b0:	d10a      	bne.n	80020c8 <__ieee754_pow+0x150>
 80020b2:	2d00      	cmp	r5, #0
 80020b4:	db08      	blt.n	80020c8 <__ieee754_pow+0x150>
 80020b6:	ec47 6b10 	vmov	d0, r6, r7
 80020ba:	b011      	add	sp, #68	; 0x44
 80020bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020c0:	f000 bc6c 	b.w	800299c <__ieee754_sqrt>
 80020c4:	f04f 0b00 	mov.w	fp, #0
 80020c8:	ec47 6b10 	vmov	d0, r6, r7
 80020cc:	f000 fd16 	bl	8002afc <fabs>
 80020d0:	ec51 0b10 	vmov	r0, r1, d0
 80020d4:	f1ba 0f00 	cmp.w	sl, #0
 80020d8:	d127      	bne.n	800212a <__ieee754_pow+0x1b2>
 80020da:	b124      	cbz	r4, 80020e6 <__ieee754_pow+0x16e>
 80020dc:	4b2c      	ldr	r3, [pc, #176]	; (8002190 <__ieee754_pow+0x218>)
 80020de:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80020e2:	429a      	cmp	r2, r3
 80020e4:	d121      	bne.n	800212a <__ieee754_pow+0x1b2>
 80020e6:	f1b9 0f00 	cmp.w	r9, #0
 80020ea:	da05      	bge.n	80020f8 <__ieee754_pow+0x180>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	2000      	movs	r0, #0
 80020f2:	4927      	ldr	r1, [pc, #156]	; (8002190 <__ieee754_pow+0x218>)
 80020f4:	f7fe fb4a 	bl	800078c <__aeabi_ddiv>
 80020f8:	2d00      	cmp	r5, #0
 80020fa:	da9d      	bge.n	8002038 <__ieee754_pow+0xc0>
 80020fc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8002100:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8002104:	ea54 030b 	orrs.w	r3, r4, fp
 8002108:	d108      	bne.n	800211c <__ieee754_pow+0x1a4>
 800210a:	4602      	mov	r2, r0
 800210c:	460b      	mov	r3, r1
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	f7fe f85d 	bl	80001d0 <__aeabi_dsub>
 8002116:	4602      	mov	r2, r0
 8002118:	460b      	mov	r3, r1
 800211a:	e7ac      	b.n	8002076 <__ieee754_pow+0xfe>
 800211c:	f1bb 0f01 	cmp.w	fp, #1
 8002120:	d18a      	bne.n	8002038 <__ieee754_pow+0xc0>
 8002122:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002126:	4619      	mov	r1, r3
 8002128:	e786      	b.n	8002038 <__ieee754_pow+0xc0>
 800212a:	0fed      	lsrs	r5, r5, #31
 800212c:	1e6b      	subs	r3, r5, #1
 800212e:	930d      	str	r3, [sp, #52]	; 0x34
 8002130:	ea5b 0303 	orrs.w	r3, fp, r3
 8002134:	d102      	bne.n	800213c <__ieee754_pow+0x1c4>
 8002136:	4632      	mov	r2, r6
 8002138:	463b      	mov	r3, r7
 800213a:	e7e8      	b.n	800210e <__ieee754_pow+0x196>
 800213c:	4b16      	ldr	r3, [pc, #88]	; (8002198 <__ieee754_pow+0x220>)
 800213e:	4598      	cmp	r8, r3
 8002140:	f340 80fe 	ble.w	8002340 <__ieee754_pow+0x3c8>
 8002144:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8002148:	4598      	cmp	r8, r3
 800214a:	dd0a      	ble.n	8002162 <__ieee754_pow+0x1ea>
 800214c:	4b0f      	ldr	r3, [pc, #60]	; (800218c <__ieee754_pow+0x214>)
 800214e:	429c      	cmp	r4, r3
 8002150:	dc0d      	bgt.n	800216e <__ieee754_pow+0x1f6>
 8002152:	f1b9 0f00 	cmp.w	r9, #0
 8002156:	f6bf af6d 	bge.w	8002034 <__ieee754_pow+0xbc>
 800215a:	a307      	add	r3, pc, #28	; (adr r3, 8002178 <__ieee754_pow+0x200>)
 800215c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002160:	e79f      	b.n	80020a2 <__ieee754_pow+0x12a>
 8002162:	4b0e      	ldr	r3, [pc, #56]	; (800219c <__ieee754_pow+0x224>)
 8002164:	429c      	cmp	r4, r3
 8002166:	ddf4      	ble.n	8002152 <__ieee754_pow+0x1da>
 8002168:	4b09      	ldr	r3, [pc, #36]	; (8002190 <__ieee754_pow+0x218>)
 800216a:	429c      	cmp	r4, r3
 800216c:	dd18      	ble.n	80021a0 <__ieee754_pow+0x228>
 800216e:	f1b9 0f00 	cmp.w	r9, #0
 8002172:	dcf2      	bgt.n	800215a <__ieee754_pow+0x1e2>
 8002174:	e75e      	b.n	8002034 <__ieee754_pow+0xbc>
 8002176:	bf00      	nop
 8002178:	8800759c 	.word	0x8800759c
 800217c:	7e37e43c 	.word	0x7e37e43c
 8002180:	7ff00000 	.word	0x7ff00000
 8002184:	08002d98 	.word	0x08002d98
 8002188:	433fffff 	.word	0x433fffff
 800218c:	3fefffff 	.word	0x3fefffff
 8002190:	3ff00000 	.word	0x3ff00000
 8002194:	3fe00000 	.word	0x3fe00000
 8002198:	41e00000 	.word	0x41e00000
 800219c:	3feffffe 	.word	0x3feffffe
 80021a0:	2200      	movs	r2, #0
 80021a2:	4b63      	ldr	r3, [pc, #396]	; (8002330 <__ieee754_pow+0x3b8>)
 80021a4:	f7fe f814 	bl	80001d0 <__aeabi_dsub>
 80021a8:	a355      	add	r3, pc, #340	; (adr r3, 8002300 <__ieee754_pow+0x388>)
 80021aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ae:	4604      	mov	r4, r0
 80021b0:	460d      	mov	r5, r1
 80021b2:	f7fe f9c1 	bl	8000538 <__aeabi_dmul>
 80021b6:	a354      	add	r3, pc, #336	; (adr r3, 8002308 <__ieee754_pow+0x390>)
 80021b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021bc:	4606      	mov	r6, r0
 80021be:	460f      	mov	r7, r1
 80021c0:	4620      	mov	r0, r4
 80021c2:	4629      	mov	r1, r5
 80021c4:	f7fe f9b8 	bl	8000538 <__aeabi_dmul>
 80021c8:	2200      	movs	r2, #0
 80021ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80021ce:	4b59      	ldr	r3, [pc, #356]	; (8002334 <__ieee754_pow+0x3bc>)
 80021d0:	4620      	mov	r0, r4
 80021d2:	4629      	mov	r1, r5
 80021d4:	f7fe f9b0 	bl	8000538 <__aeabi_dmul>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	a14c      	add	r1, pc, #304	; (adr r1, 8002310 <__ieee754_pow+0x398>)
 80021de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021e2:	f7fd fff5 	bl	80001d0 <__aeabi_dsub>
 80021e6:	4622      	mov	r2, r4
 80021e8:	462b      	mov	r3, r5
 80021ea:	f7fe f9a5 	bl	8000538 <__aeabi_dmul>
 80021ee:	4602      	mov	r2, r0
 80021f0:	460b      	mov	r3, r1
 80021f2:	2000      	movs	r0, #0
 80021f4:	4950      	ldr	r1, [pc, #320]	; (8002338 <__ieee754_pow+0x3c0>)
 80021f6:	f7fd ffeb 	bl	80001d0 <__aeabi_dsub>
 80021fa:	4622      	mov	r2, r4
 80021fc:	462b      	mov	r3, r5
 80021fe:	4680      	mov	r8, r0
 8002200:	4689      	mov	r9, r1
 8002202:	4620      	mov	r0, r4
 8002204:	4629      	mov	r1, r5
 8002206:	f7fe f997 	bl	8000538 <__aeabi_dmul>
 800220a:	4602      	mov	r2, r0
 800220c:	460b      	mov	r3, r1
 800220e:	4640      	mov	r0, r8
 8002210:	4649      	mov	r1, r9
 8002212:	f7fe f991 	bl	8000538 <__aeabi_dmul>
 8002216:	a340      	add	r3, pc, #256	; (adr r3, 8002318 <__ieee754_pow+0x3a0>)
 8002218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221c:	f7fe f98c 	bl	8000538 <__aeabi_dmul>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002228:	f7fd ffd2 	bl	80001d0 <__aeabi_dsub>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4604      	mov	r4, r0
 8002232:	460d      	mov	r5, r1
 8002234:	4630      	mov	r0, r6
 8002236:	4639      	mov	r1, r7
 8002238:	f7fd ffcc 	bl	80001d4 <__adddf3>
 800223c:	2000      	movs	r0, #0
 800223e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002242:	4632      	mov	r2, r6
 8002244:	463b      	mov	r3, r7
 8002246:	f7fd ffc3 	bl	80001d0 <__aeabi_dsub>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4620      	mov	r0, r4
 8002250:	4629      	mov	r1, r5
 8002252:	f7fd ffbd 	bl	80001d0 <__aeabi_dsub>
 8002256:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002258:	f10b 33ff 	add.w	r3, fp, #4294967295
 800225c:	4313      	orrs	r3, r2
 800225e:	4606      	mov	r6, r0
 8002260:	460f      	mov	r7, r1
 8002262:	f040 81eb 	bne.w	800263c <__ieee754_pow+0x6c4>
 8002266:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8002320 <__ieee754_pow+0x3a8>
 800226a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800226e:	2400      	movs	r4, #0
 8002270:	4622      	mov	r2, r4
 8002272:	462b      	mov	r3, r5
 8002274:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002278:	ed8d 7b02 	vstr	d7, [sp, #8]
 800227c:	f7fd ffa8 	bl	80001d0 <__aeabi_dsub>
 8002280:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002284:	f7fe f958 	bl	8000538 <__aeabi_dmul>
 8002288:	e9dd 2300 	ldrd	r2, r3, [sp]
 800228c:	4680      	mov	r8, r0
 800228e:	4689      	mov	r9, r1
 8002290:	4630      	mov	r0, r6
 8002292:	4639      	mov	r1, r7
 8002294:	f7fe f950 	bl	8000538 <__aeabi_dmul>
 8002298:	4602      	mov	r2, r0
 800229a:	460b      	mov	r3, r1
 800229c:	4640      	mov	r0, r8
 800229e:	4649      	mov	r1, r9
 80022a0:	f7fd ff98 	bl	80001d4 <__adddf3>
 80022a4:	4622      	mov	r2, r4
 80022a6:	462b      	mov	r3, r5
 80022a8:	4680      	mov	r8, r0
 80022aa:	4689      	mov	r9, r1
 80022ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80022b0:	f7fe f942 	bl	8000538 <__aeabi_dmul>
 80022b4:	460b      	mov	r3, r1
 80022b6:	4604      	mov	r4, r0
 80022b8:	460d      	mov	r5, r1
 80022ba:	4602      	mov	r2, r0
 80022bc:	4649      	mov	r1, r9
 80022be:	4640      	mov	r0, r8
 80022c0:	e9cd 4500 	strd	r4, r5, [sp]
 80022c4:	f7fd ff86 	bl	80001d4 <__adddf3>
 80022c8:	4b1c      	ldr	r3, [pc, #112]	; (800233c <__ieee754_pow+0x3c4>)
 80022ca:	4299      	cmp	r1, r3
 80022cc:	4606      	mov	r6, r0
 80022ce:	460f      	mov	r7, r1
 80022d0:	468b      	mov	fp, r1
 80022d2:	f340 82f7 	ble.w	80028c4 <__ieee754_pow+0x94c>
 80022d6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80022da:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80022de:	4303      	orrs	r3, r0
 80022e0:	f000 81ea 	beq.w	80026b8 <__ieee754_pow+0x740>
 80022e4:	a310      	add	r3, pc, #64	; (adr r3, 8002328 <__ieee754_pow+0x3b0>)
 80022e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80022ee:	f7fe f923 	bl	8000538 <__aeabi_dmul>
 80022f2:	a30d      	add	r3, pc, #52	; (adr r3, 8002328 <__ieee754_pow+0x3b0>)
 80022f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f8:	e6d5      	b.n	80020a6 <__ieee754_pow+0x12e>
 80022fa:	bf00      	nop
 80022fc:	f3af 8000 	nop.w
 8002300:	60000000 	.word	0x60000000
 8002304:	3ff71547 	.word	0x3ff71547
 8002308:	f85ddf44 	.word	0xf85ddf44
 800230c:	3e54ae0b 	.word	0x3e54ae0b
 8002310:	55555555 	.word	0x55555555
 8002314:	3fd55555 	.word	0x3fd55555
 8002318:	652b82fe 	.word	0x652b82fe
 800231c:	3ff71547 	.word	0x3ff71547
 8002320:	00000000 	.word	0x00000000
 8002324:	bff00000 	.word	0xbff00000
 8002328:	8800759c 	.word	0x8800759c
 800232c:	7e37e43c 	.word	0x7e37e43c
 8002330:	3ff00000 	.word	0x3ff00000
 8002334:	3fd00000 	.word	0x3fd00000
 8002338:	3fe00000 	.word	0x3fe00000
 800233c:	408fffff 	.word	0x408fffff
 8002340:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	da05      	bge.n	8002356 <__ieee754_pow+0x3de>
 800234a:	4bd3      	ldr	r3, [pc, #844]	; (8002698 <__ieee754_pow+0x720>)
 800234c:	f7fe f8f4 	bl	8000538 <__aeabi_dmul>
 8002350:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8002354:	460c      	mov	r4, r1
 8002356:	1523      	asrs	r3, r4, #20
 8002358:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800235c:	4413      	add	r3, r2
 800235e:	9307      	str	r3, [sp, #28]
 8002360:	4bce      	ldr	r3, [pc, #824]	; (800269c <__ieee754_pow+0x724>)
 8002362:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8002366:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800236a:	429c      	cmp	r4, r3
 800236c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8002370:	dd08      	ble.n	8002384 <__ieee754_pow+0x40c>
 8002372:	4bcb      	ldr	r3, [pc, #812]	; (80026a0 <__ieee754_pow+0x728>)
 8002374:	429c      	cmp	r4, r3
 8002376:	f340 815e 	ble.w	8002636 <__ieee754_pow+0x6be>
 800237a:	9b07      	ldr	r3, [sp, #28]
 800237c:	3301      	adds	r3, #1
 800237e:	9307      	str	r3, [sp, #28]
 8002380:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8002384:	f04f 0a00 	mov.w	sl, #0
 8002388:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800238c:	930c      	str	r3, [sp, #48]	; 0x30
 800238e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002390:	4bc4      	ldr	r3, [pc, #784]	; (80026a4 <__ieee754_pow+0x72c>)
 8002392:	4413      	add	r3, r2
 8002394:	ed93 7b00 	vldr	d7, [r3]
 8002398:	4629      	mov	r1, r5
 800239a:	ec53 2b17 	vmov	r2, r3, d7
 800239e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80023a2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80023a6:	f7fd ff13 	bl	80001d0 <__aeabi_dsub>
 80023aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80023ae:	4606      	mov	r6, r0
 80023b0:	460f      	mov	r7, r1
 80023b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80023b6:	f7fd ff0d 	bl	80001d4 <__adddf3>
 80023ba:	4602      	mov	r2, r0
 80023bc:	460b      	mov	r3, r1
 80023be:	2000      	movs	r0, #0
 80023c0:	49b9      	ldr	r1, [pc, #740]	; (80026a8 <__ieee754_pow+0x730>)
 80023c2:	f7fe f9e3 	bl	800078c <__aeabi_ddiv>
 80023c6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80023ca:	4602      	mov	r2, r0
 80023cc:	460b      	mov	r3, r1
 80023ce:	4630      	mov	r0, r6
 80023d0:	4639      	mov	r1, r7
 80023d2:	f7fe f8b1 	bl	8000538 <__aeabi_dmul>
 80023d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80023da:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80023de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80023e2:	2300      	movs	r3, #0
 80023e4:	9302      	str	r3, [sp, #8]
 80023e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80023ea:	106d      	asrs	r5, r5, #1
 80023ec:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80023f0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80023f4:	2200      	movs	r2, #0
 80023f6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80023fa:	4640      	mov	r0, r8
 80023fc:	4649      	mov	r1, r9
 80023fe:	4614      	mov	r4, r2
 8002400:	461d      	mov	r5, r3
 8002402:	f7fe f899 	bl	8000538 <__aeabi_dmul>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4630      	mov	r0, r6
 800240c:	4639      	mov	r1, r7
 800240e:	f7fd fedf 	bl	80001d0 <__aeabi_dsub>
 8002412:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002416:	4606      	mov	r6, r0
 8002418:	460f      	mov	r7, r1
 800241a:	4620      	mov	r0, r4
 800241c:	4629      	mov	r1, r5
 800241e:	f7fd fed7 	bl	80001d0 <__aeabi_dsub>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800242a:	f7fd fed1 	bl	80001d0 <__aeabi_dsub>
 800242e:	4642      	mov	r2, r8
 8002430:	464b      	mov	r3, r9
 8002432:	f7fe f881 	bl	8000538 <__aeabi_dmul>
 8002436:	4602      	mov	r2, r0
 8002438:	460b      	mov	r3, r1
 800243a:	4630      	mov	r0, r6
 800243c:	4639      	mov	r1, r7
 800243e:	f7fd fec7 	bl	80001d0 <__aeabi_dsub>
 8002442:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8002446:	f7fe f877 	bl	8000538 <__aeabi_dmul>
 800244a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800244e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8002452:	4610      	mov	r0, r2
 8002454:	4619      	mov	r1, r3
 8002456:	f7fe f86f 	bl	8000538 <__aeabi_dmul>
 800245a:	a37b      	add	r3, pc, #492	; (adr r3, 8002648 <__ieee754_pow+0x6d0>)
 800245c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002460:	4604      	mov	r4, r0
 8002462:	460d      	mov	r5, r1
 8002464:	f7fe f868 	bl	8000538 <__aeabi_dmul>
 8002468:	a379      	add	r3, pc, #484	; (adr r3, 8002650 <__ieee754_pow+0x6d8>)
 800246a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246e:	f7fd feb1 	bl	80001d4 <__adddf3>
 8002472:	4622      	mov	r2, r4
 8002474:	462b      	mov	r3, r5
 8002476:	f7fe f85f 	bl	8000538 <__aeabi_dmul>
 800247a:	a377      	add	r3, pc, #476	; (adr r3, 8002658 <__ieee754_pow+0x6e0>)
 800247c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002480:	f7fd fea8 	bl	80001d4 <__adddf3>
 8002484:	4622      	mov	r2, r4
 8002486:	462b      	mov	r3, r5
 8002488:	f7fe f856 	bl	8000538 <__aeabi_dmul>
 800248c:	a374      	add	r3, pc, #464	; (adr r3, 8002660 <__ieee754_pow+0x6e8>)
 800248e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002492:	f7fd fe9f 	bl	80001d4 <__adddf3>
 8002496:	4622      	mov	r2, r4
 8002498:	462b      	mov	r3, r5
 800249a:	f7fe f84d 	bl	8000538 <__aeabi_dmul>
 800249e:	a372      	add	r3, pc, #456	; (adr r3, 8002668 <__ieee754_pow+0x6f0>)
 80024a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a4:	f7fd fe96 	bl	80001d4 <__adddf3>
 80024a8:	4622      	mov	r2, r4
 80024aa:	462b      	mov	r3, r5
 80024ac:	f7fe f844 	bl	8000538 <__aeabi_dmul>
 80024b0:	a36f      	add	r3, pc, #444	; (adr r3, 8002670 <__ieee754_pow+0x6f8>)
 80024b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b6:	f7fd fe8d 	bl	80001d4 <__adddf3>
 80024ba:	4622      	mov	r2, r4
 80024bc:	4606      	mov	r6, r0
 80024be:	460f      	mov	r7, r1
 80024c0:	462b      	mov	r3, r5
 80024c2:	4620      	mov	r0, r4
 80024c4:	4629      	mov	r1, r5
 80024c6:	f7fe f837 	bl	8000538 <__aeabi_dmul>
 80024ca:	4602      	mov	r2, r0
 80024cc:	460b      	mov	r3, r1
 80024ce:	4630      	mov	r0, r6
 80024d0:	4639      	mov	r1, r7
 80024d2:	f7fe f831 	bl	8000538 <__aeabi_dmul>
 80024d6:	4642      	mov	r2, r8
 80024d8:	4604      	mov	r4, r0
 80024da:	460d      	mov	r5, r1
 80024dc:	464b      	mov	r3, r9
 80024de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80024e2:	f7fd fe77 	bl	80001d4 <__adddf3>
 80024e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80024ea:	f7fe f825 	bl	8000538 <__aeabi_dmul>
 80024ee:	4622      	mov	r2, r4
 80024f0:	462b      	mov	r3, r5
 80024f2:	f7fd fe6f 	bl	80001d4 <__adddf3>
 80024f6:	4642      	mov	r2, r8
 80024f8:	4606      	mov	r6, r0
 80024fa:	460f      	mov	r7, r1
 80024fc:	464b      	mov	r3, r9
 80024fe:	4640      	mov	r0, r8
 8002500:	4649      	mov	r1, r9
 8002502:	f7fe f819 	bl	8000538 <__aeabi_dmul>
 8002506:	2200      	movs	r2, #0
 8002508:	4b68      	ldr	r3, [pc, #416]	; (80026ac <__ieee754_pow+0x734>)
 800250a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800250e:	f7fd fe61 	bl	80001d4 <__adddf3>
 8002512:	4632      	mov	r2, r6
 8002514:	463b      	mov	r3, r7
 8002516:	f7fd fe5d 	bl	80001d4 <__adddf3>
 800251a:	9802      	ldr	r0, [sp, #8]
 800251c:	460d      	mov	r5, r1
 800251e:	4604      	mov	r4, r0
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	4640      	mov	r0, r8
 8002526:	4649      	mov	r1, r9
 8002528:	f7fe f806 	bl	8000538 <__aeabi_dmul>
 800252c:	2200      	movs	r2, #0
 800252e:	4680      	mov	r8, r0
 8002530:	4689      	mov	r9, r1
 8002532:	4b5e      	ldr	r3, [pc, #376]	; (80026ac <__ieee754_pow+0x734>)
 8002534:	4620      	mov	r0, r4
 8002536:	4629      	mov	r1, r5
 8002538:	f7fd fe4a 	bl	80001d0 <__aeabi_dsub>
 800253c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8002540:	f7fd fe46 	bl	80001d0 <__aeabi_dsub>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4630      	mov	r0, r6
 800254a:	4639      	mov	r1, r7
 800254c:	f7fd fe40 	bl	80001d0 <__aeabi_dsub>
 8002550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002554:	f7fd fff0 	bl	8000538 <__aeabi_dmul>
 8002558:	4622      	mov	r2, r4
 800255a:	4606      	mov	r6, r0
 800255c:	460f      	mov	r7, r1
 800255e:	462b      	mov	r3, r5
 8002560:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002564:	f7fd ffe8 	bl	8000538 <__aeabi_dmul>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	4630      	mov	r0, r6
 800256e:	4639      	mov	r1, r7
 8002570:	f7fd fe30 	bl	80001d4 <__adddf3>
 8002574:	4606      	mov	r6, r0
 8002576:	460f      	mov	r7, r1
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4640      	mov	r0, r8
 800257e:	4649      	mov	r1, r9
 8002580:	f7fd fe28 	bl	80001d4 <__adddf3>
 8002584:	9802      	ldr	r0, [sp, #8]
 8002586:	a33c      	add	r3, pc, #240	; (adr r3, 8002678 <__ieee754_pow+0x700>)
 8002588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258c:	4604      	mov	r4, r0
 800258e:	460d      	mov	r5, r1
 8002590:	f7fd ffd2 	bl	8000538 <__aeabi_dmul>
 8002594:	4642      	mov	r2, r8
 8002596:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800259a:	464b      	mov	r3, r9
 800259c:	4620      	mov	r0, r4
 800259e:	4629      	mov	r1, r5
 80025a0:	f7fd fe16 	bl	80001d0 <__aeabi_dsub>
 80025a4:	4602      	mov	r2, r0
 80025a6:	460b      	mov	r3, r1
 80025a8:	4630      	mov	r0, r6
 80025aa:	4639      	mov	r1, r7
 80025ac:	f7fd fe10 	bl	80001d0 <__aeabi_dsub>
 80025b0:	a333      	add	r3, pc, #204	; (adr r3, 8002680 <__ieee754_pow+0x708>)
 80025b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025b6:	f7fd ffbf 	bl	8000538 <__aeabi_dmul>
 80025ba:	a333      	add	r3, pc, #204	; (adr r3, 8002688 <__ieee754_pow+0x710>)
 80025bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c0:	4606      	mov	r6, r0
 80025c2:	460f      	mov	r7, r1
 80025c4:	4620      	mov	r0, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	f7fd ffb6 	bl	8000538 <__aeabi_dmul>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4630      	mov	r0, r6
 80025d2:	4639      	mov	r1, r7
 80025d4:	f7fd fdfe 	bl	80001d4 <__adddf3>
 80025d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80025da:	4b35      	ldr	r3, [pc, #212]	; (80026b0 <__ieee754_pow+0x738>)
 80025dc:	4413      	add	r3, r2
 80025de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e2:	f7fd fdf7 	bl	80001d4 <__adddf3>
 80025e6:	4604      	mov	r4, r0
 80025e8:	9807      	ldr	r0, [sp, #28]
 80025ea:	460d      	mov	r5, r1
 80025ec:	f7fd ff3e 	bl	800046c <__aeabi_i2d>
 80025f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80025f2:	4b30      	ldr	r3, [pc, #192]	; (80026b4 <__ieee754_pow+0x73c>)
 80025f4:	4413      	add	r3, r2
 80025f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80025fa:	4606      	mov	r6, r0
 80025fc:	460f      	mov	r7, r1
 80025fe:	4622      	mov	r2, r4
 8002600:	462b      	mov	r3, r5
 8002602:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002606:	f7fd fde5 	bl	80001d4 <__adddf3>
 800260a:	4642      	mov	r2, r8
 800260c:	464b      	mov	r3, r9
 800260e:	f7fd fde1 	bl	80001d4 <__adddf3>
 8002612:	4632      	mov	r2, r6
 8002614:	463b      	mov	r3, r7
 8002616:	f7fd fddd 	bl	80001d4 <__adddf3>
 800261a:	9802      	ldr	r0, [sp, #8]
 800261c:	4632      	mov	r2, r6
 800261e:	463b      	mov	r3, r7
 8002620:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002624:	f7fd fdd4 	bl	80001d0 <__aeabi_dsub>
 8002628:	4642      	mov	r2, r8
 800262a:	464b      	mov	r3, r9
 800262c:	f7fd fdd0 	bl	80001d0 <__aeabi_dsub>
 8002630:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002634:	e607      	b.n	8002246 <__ieee754_pow+0x2ce>
 8002636:	f04f 0a01 	mov.w	sl, #1
 800263a:	e6a5      	b.n	8002388 <__ieee754_pow+0x410>
 800263c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8002690 <__ieee754_pow+0x718>
 8002640:	e613      	b.n	800226a <__ieee754_pow+0x2f2>
 8002642:	bf00      	nop
 8002644:	f3af 8000 	nop.w
 8002648:	4a454eef 	.word	0x4a454eef
 800264c:	3fca7e28 	.word	0x3fca7e28
 8002650:	93c9db65 	.word	0x93c9db65
 8002654:	3fcd864a 	.word	0x3fcd864a
 8002658:	a91d4101 	.word	0xa91d4101
 800265c:	3fd17460 	.word	0x3fd17460
 8002660:	518f264d 	.word	0x518f264d
 8002664:	3fd55555 	.word	0x3fd55555
 8002668:	db6fabff 	.word	0xdb6fabff
 800266c:	3fdb6db6 	.word	0x3fdb6db6
 8002670:	33333303 	.word	0x33333303
 8002674:	3fe33333 	.word	0x3fe33333
 8002678:	e0000000 	.word	0xe0000000
 800267c:	3feec709 	.word	0x3feec709
 8002680:	dc3a03fd 	.word	0xdc3a03fd
 8002684:	3feec709 	.word	0x3feec709
 8002688:	145b01f5 	.word	0x145b01f5
 800268c:	be3e2fe0 	.word	0xbe3e2fe0
 8002690:	00000000 	.word	0x00000000
 8002694:	3ff00000 	.word	0x3ff00000
 8002698:	43400000 	.word	0x43400000
 800269c:	0003988e 	.word	0x0003988e
 80026a0:	000bb679 	.word	0x000bb679
 80026a4:	08002da0 	.word	0x08002da0
 80026a8:	3ff00000 	.word	0x3ff00000
 80026ac:	40080000 	.word	0x40080000
 80026b0:	08002dc0 	.word	0x08002dc0
 80026b4:	08002db0 	.word	0x08002db0
 80026b8:	a3b6      	add	r3, pc, #728	; (adr r3, 8002994 <__ieee754_pow+0xa1c>)
 80026ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026be:	4640      	mov	r0, r8
 80026c0:	4649      	mov	r1, r9
 80026c2:	f7fd fd87 	bl	80001d4 <__adddf3>
 80026c6:	4622      	mov	r2, r4
 80026c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80026cc:	462b      	mov	r3, r5
 80026ce:	4630      	mov	r0, r6
 80026d0:	4639      	mov	r1, r7
 80026d2:	f7fd fd7d 	bl	80001d0 <__aeabi_dsub>
 80026d6:	4602      	mov	r2, r0
 80026d8:	460b      	mov	r3, r1
 80026da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80026de:	f7fe f9bb 	bl	8000a58 <__aeabi_dcmpgt>
 80026e2:	2800      	cmp	r0, #0
 80026e4:	f47f adfe 	bne.w	80022e4 <__ieee754_pow+0x36c>
 80026e8:	4aa5      	ldr	r2, [pc, #660]	; (8002980 <__ieee754_pow+0xa08>)
 80026ea:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80026ee:	4293      	cmp	r3, r2
 80026f0:	f340 810c 	ble.w	800290c <__ieee754_pow+0x994>
 80026f4:	151b      	asrs	r3, r3, #20
 80026f6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80026fa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80026fe:	fa4a f303 	asr.w	r3, sl, r3
 8002702:	445b      	add	r3, fp
 8002704:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8002708:	4e9e      	ldr	r6, [pc, #632]	; (8002984 <__ieee754_pow+0xa0c>)
 800270a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800270e:	4116      	asrs	r6, r2
 8002710:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8002714:	2000      	movs	r0, #0
 8002716:	ea23 0106 	bic.w	r1, r3, r6
 800271a:	f1c2 0214 	rsb	r2, r2, #20
 800271e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8002722:	fa4a fa02 	asr.w	sl, sl, r2
 8002726:	f1bb 0f00 	cmp.w	fp, #0
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4620      	mov	r0, r4
 8002730:	4629      	mov	r1, r5
 8002732:	bfb8      	it	lt
 8002734:	f1ca 0a00 	rsblt	sl, sl, #0
 8002738:	f7fd fd4a 	bl	80001d0 <__aeabi_dsub>
 800273c:	e9cd 0100 	strd	r0, r1, [sp]
 8002740:	4642      	mov	r2, r8
 8002742:	464b      	mov	r3, r9
 8002744:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002748:	f7fd fd44 	bl	80001d4 <__adddf3>
 800274c:	2000      	movs	r0, #0
 800274e:	a37a      	add	r3, pc, #488	; (adr r3, 8002938 <__ieee754_pow+0x9c0>)
 8002750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002754:	4604      	mov	r4, r0
 8002756:	460d      	mov	r5, r1
 8002758:	f7fd feee 	bl	8000538 <__aeabi_dmul>
 800275c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002760:	4606      	mov	r6, r0
 8002762:	460f      	mov	r7, r1
 8002764:	4620      	mov	r0, r4
 8002766:	4629      	mov	r1, r5
 8002768:	f7fd fd32 	bl	80001d0 <__aeabi_dsub>
 800276c:	4602      	mov	r2, r0
 800276e:	460b      	mov	r3, r1
 8002770:	4640      	mov	r0, r8
 8002772:	4649      	mov	r1, r9
 8002774:	f7fd fd2c 	bl	80001d0 <__aeabi_dsub>
 8002778:	a371      	add	r3, pc, #452	; (adr r3, 8002940 <__ieee754_pow+0x9c8>)
 800277a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277e:	f7fd fedb 	bl	8000538 <__aeabi_dmul>
 8002782:	a371      	add	r3, pc, #452	; (adr r3, 8002948 <__ieee754_pow+0x9d0>)
 8002784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002788:	4680      	mov	r8, r0
 800278a:	4689      	mov	r9, r1
 800278c:	4620      	mov	r0, r4
 800278e:	4629      	mov	r1, r5
 8002790:	f7fd fed2 	bl	8000538 <__aeabi_dmul>
 8002794:	4602      	mov	r2, r0
 8002796:	460b      	mov	r3, r1
 8002798:	4640      	mov	r0, r8
 800279a:	4649      	mov	r1, r9
 800279c:	f7fd fd1a 	bl	80001d4 <__adddf3>
 80027a0:	4604      	mov	r4, r0
 80027a2:	460d      	mov	r5, r1
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4630      	mov	r0, r6
 80027aa:	4639      	mov	r1, r7
 80027ac:	f7fd fd12 	bl	80001d4 <__adddf3>
 80027b0:	4632      	mov	r2, r6
 80027b2:	463b      	mov	r3, r7
 80027b4:	4680      	mov	r8, r0
 80027b6:	4689      	mov	r9, r1
 80027b8:	f7fd fd0a 	bl	80001d0 <__aeabi_dsub>
 80027bc:	4602      	mov	r2, r0
 80027be:	460b      	mov	r3, r1
 80027c0:	4620      	mov	r0, r4
 80027c2:	4629      	mov	r1, r5
 80027c4:	f7fd fd04 	bl	80001d0 <__aeabi_dsub>
 80027c8:	4642      	mov	r2, r8
 80027ca:	4606      	mov	r6, r0
 80027cc:	460f      	mov	r7, r1
 80027ce:	464b      	mov	r3, r9
 80027d0:	4640      	mov	r0, r8
 80027d2:	4649      	mov	r1, r9
 80027d4:	f7fd feb0 	bl	8000538 <__aeabi_dmul>
 80027d8:	a35d      	add	r3, pc, #372	; (adr r3, 8002950 <__ieee754_pow+0x9d8>)
 80027da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027de:	4604      	mov	r4, r0
 80027e0:	460d      	mov	r5, r1
 80027e2:	f7fd fea9 	bl	8000538 <__aeabi_dmul>
 80027e6:	a35c      	add	r3, pc, #368	; (adr r3, 8002958 <__ieee754_pow+0x9e0>)
 80027e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027ec:	f7fd fcf0 	bl	80001d0 <__aeabi_dsub>
 80027f0:	4622      	mov	r2, r4
 80027f2:	462b      	mov	r3, r5
 80027f4:	f7fd fea0 	bl	8000538 <__aeabi_dmul>
 80027f8:	a359      	add	r3, pc, #356	; (adr r3, 8002960 <__ieee754_pow+0x9e8>)
 80027fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027fe:	f7fd fce9 	bl	80001d4 <__adddf3>
 8002802:	4622      	mov	r2, r4
 8002804:	462b      	mov	r3, r5
 8002806:	f7fd fe97 	bl	8000538 <__aeabi_dmul>
 800280a:	a357      	add	r3, pc, #348	; (adr r3, 8002968 <__ieee754_pow+0x9f0>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	f7fd fcde 	bl	80001d0 <__aeabi_dsub>
 8002814:	4622      	mov	r2, r4
 8002816:	462b      	mov	r3, r5
 8002818:	f7fd fe8e 	bl	8000538 <__aeabi_dmul>
 800281c:	a354      	add	r3, pc, #336	; (adr r3, 8002970 <__ieee754_pow+0x9f8>)
 800281e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002822:	f7fd fcd7 	bl	80001d4 <__adddf3>
 8002826:	4622      	mov	r2, r4
 8002828:	462b      	mov	r3, r5
 800282a:	f7fd fe85 	bl	8000538 <__aeabi_dmul>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4640      	mov	r0, r8
 8002834:	4649      	mov	r1, r9
 8002836:	f7fd fccb 	bl	80001d0 <__aeabi_dsub>
 800283a:	4604      	mov	r4, r0
 800283c:	460d      	mov	r5, r1
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	4640      	mov	r0, r8
 8002844:	4649      	mov	r1, r9
 8002846:	f7fd fe77 	bl	8000538 <__aeabi_dmul>
 800284a:	2200      	movs	r2, #0
 800284c:	e9cd 0100 	strd	r0, r1, [sp]
 8002850:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002854:	4620      	mov	r0, r4
 8002856:	4629      	mov	r1, r5
 8002858:	f7fd fcba 	bl	80001d0 <__aeabi_dsub>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002864:	f7fd ff92 	bl	800078c <__aeabi_ddiv>
 8002868:	4632      	mov	r2, r6
 800286a:	4604      	mov	r4, r0
 800286c:	460d      	mov	r5, r1
 800286e:	463b      	mov	r3, r7
 8002870:	4640      	mov	r0, r8
 8002872:	4649      	mov	r1, r9
 8002874:	f7fd fe60 	bl	8000538 <__aeabi_dmul>
 8002878:	4632      	mov	r2, r6
 800287a:	463b      	mov	r3, r7
 800287c:	f7fd fcaa 	bl	80001d4 <__adddf3>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4620      	mov	r0, r4
 8002886:	4629      	mov	r1, r5
 8002888:	f7fd fca2 	bl	80001d0 <__aeabi_dsub>
 800288c:	4642      	mov	r2, r8
 800288e:	464b      	mov	r3, r9
 8002890:	f7fd fc9e 	bl	80001d0 <__aeabi_dsub>
 8002894:	4602      	mov	r2, r0
 8002896:	460b      	mov	r3, r1
 8002898:	2000      	movs	r0, #0
 800289a:	493b      	ldr	r1, [pc, #236]	; (8002988 <__ieee754_pow+0xa10>)
 800289c:	f7fd fc98 	bl	80001d0 <__aeabi_dsub>
 80028a0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80028a4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80028a8:	4602      	mov	r2, r0
 80028aa:	460b      	mov	r3, r1
 80028ac:	da31      	bge.n	8002912 <__ieee754_pow+0x99a>
 80028ae:	4650      	mov	r0, sl
 80028b0:	ec43 2b10 	vmov	d0, r2, r3
 80028b4:	f000 f9c4 	bl	8002c40 <scalbn>
 80028b8:	ec51 0b10 	vmov	r0, r1, d0
 80028bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80028c0:	f7ff bbf1 	b.w	80020a6 <__ieee754_pow+0x12e>
 80028c4:	4b31      	ldr	r3, [pc, #196]	; (800298c <__ieee754_pow+0xa14>)
 80028c6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80028ca:	429e      	cmp	r6, r3
 80028cc:	f77f af0c 	ble.w	80026e8 <__ieee754_pow+0x770>
 80028d0:	4b2f      	ldr	r3, [pc, #188]	; (8002990 <__ieee754_pow+0xa18>)
 80028d2:	440b      	add	r3, r1
 80028d4:	4303      	orrs	r3, r0
 80028d6:	d00b      	beq.n	80028f0 <__ieee754_pow+0x978>
 80028d8:	a327      	add	r3, pc, #156	; (adr r3, 8002978 <__ieee754_pow+0xa00>)
 80028da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80028e2:	f7fd fe29 	bl	8000538 <__aeabi_dmul>
 80028e6:	a324      	add	r3, pc, #144	; (adr r3, 8002978 <__ieee754_pow+0xa00>)
 80028e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028ec:	f7ff bbdb 	b.w	80020a6 <__ieee754_pow+0x12e>
 80028f0:	4622      	mov	r2, r4
 80028f2:	462b      	mov	r3, r5
 80028f4:	f7fd fc6c 	bl	80001d0 <__aeabi_dsub>
 80028f8:	4602      	mov	r2, r0
 80028fa:	460b      	mov	r3, r1
 80028fc:	4640      	mov	r0, r8
 80028fe:	4649      	mov	r1, r9
 8002900:	f7fe f896 	bl	8000a30 <__aeabi_dcmple>
 8002904:	2800      	cmp	r0, #0
 8002906:	f43f aeef 	beq.w	80026e8 <__ieee754_pow+0x770>
 800290a:	e7e5      	b.n	80028d8 <__ieee754_pow+0x960>
 800290c:	f04f 0a00 	mov.w	sl, #0
 8002910:	e716      	b.n	8002740 <__ieee754_pow+0x7c8>
 8002912:	4621      	mov	r1, r4
 8002914:	e7d2      	b.n	80028bc <__ieee754_pow+0x944>
 8002916:	2000      	movs	r0, #0
 8002918:	491b      	ldr	r1, [pc, #108]	; (8002988 <__ieee754_pow+0xa10>)
 800291a:	f7ff bb8d 	b.w	8002038 <__ieee754_pow+0xc0>
 800291e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002922:	f7ff bb89 	b.w	8002038 <__ieee754_pow+0xc0>
 8002926:	4630      	mov	r0, r6
 8002928:	4639      	mov	r1, r7
 800292a:	f7ff bb85 	b.w	8002038 <__ieee754_pow+0xc0>
 800292e:	4693      	mov	fp, r2
 8002930:	f7ff bb96 	b.w	8002060 <__ieee754_pow+0xe8>
 8002934:	f3af 8000 	nop.w
 8002938:	00000000 	.word	0x00000000
 800293c:	3fe62e43 	.word	0x3fe62e43
 8002940:	fefa39ef 	.word	0xfefa39ef
 8002944:	3fe62e42 	.word	0x3fe62e42
 8002948:	0ca86c39 	.word	0x0ca86c39
 800294c:	be205c61 	.word	0xbe205c61
 8002950:	72bea4d0 	.word	0x72bea4d0
 8002954:	3e663769 	.word	0x3e663769
 8002958:	c5d26bf1 	.word	0xc5d26bf1
 800295c:	3ebbbd41 	.word	0x3ebbbd41
 8002960:	af25de2c 	.word	0xaf25de2c
 8002964:	3f11566a 	.word	0x3f11566a
 8002968:	16bebd93 	.word	0x16bebd93
 800296c:	3f66c16c 	.word	0x3f66c16c
 8002970:	5555553e 	.word	0x5555553e
 8002974:	3fc55555 	.word	0x3fc55555
 8002978:	c2f8f359 	.word	0xc2f8f359
 800297c:	01a56e1f 	.word	0x01a56e1f
 8002980:	3fe00000 	.word	0x3fe00000
 8002984:	000fffff 	.word	0x000fffff
 8002988:	3ff00000 	.word	0x3ff00000
 800298c:	4090cbff 	.word	0x4090cbff
 8002990:	3f6f3400 	.word	0x3f6f3400
 8002994:	652b82fe 	.word	0x652b82fe
 8002998:	3c971547 	.word	0x3c971547

0800299c <__ieee754_sqrt>:
 800299c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029a0:	ec55 4b10 	vmov	r4, r5, d0
 80029a4:	4e54      	ldr	r6, [pc, #336]	; (8002af8 <__ieee754_sqrt+0x15c>)
 80029a6:	43ae      	bics	r6, r5
 80029a8:	ee10 0a10 	vmov	r0, s0
 80029ac:	462b      	mov	r3, r5
 80029ae:	462a      	mov	r2, r5
 80029b0:	4621      	mov	r1, r4
 80029b2:	d113      	bne.n	80029dc <__ieee754_sqrt+0x40>
 80029b4:	ee10 2a10 	vmov	r2, s0
 80029b8:	462b      	mov	r3, r5
 80029ba:	ee10 0a10 	vmov	r0, s0
 80029be:	4629      	mov	r1, r5
 80029c0:	f7fd fdba 	bl	8000538 <__aeabi_dmul>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4620      	mov	r0, r4
 80029ca:	4629      	mov	r1, r5
 80029cc:	f7fd fc02 	bl	80001d4 <__adddf3>
 80029d0:	4604      	mov	r4, r0
 80029d2:	460d      	mov	r5, r1
 80029d4:	ec45 4b10 	vmov	d0, r4, r5
 80029d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80029dc:	2d00      	cmp	r5, #0
 80029de:	dc10      	bgt.n	8002a02 <__ieee754_sqrt+0x66>
 80029e0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80029e4:	4330      	orrs	r0, r6
 80029e6:	d0f5      	beq.n	80029d4 <__ieee754_sqrt+0x38>
 80029e8:	b15d      	cbz	r5, 8002a02 <__ieee754_sqrt+0x66>
 80029ea:	ee10 2a10 	vmov	r2, s0
 80029ee:	462b      	mov	r3, r5
 80029f0:	4620      	mov	r0, r4
 80029f2:	4629      	mov	r1, r5
 80029f4:	f7fd fbec 	bl	80001d0 <__aeabi_dsub>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	f7fd fec6 	bl	800078c <__aeabi_ddiv>
 8002a00:	e7e6      	b.n	80029d0 <__ieee754_sqrt+0x34>
 8002a02:	151b      	asrs	r3, r3, #20
 8002a04:	d10c      	bne.n	8002a20 <__ieee754_sqrt+0x84>
 8002a06:	2a00      	cmp	r2, #0
 8002a08:	d06d      	beq.n	8002ae6 <__ieee754_sqrt+0x14a>
 8002a0a:	2000      	movs	r0, #0
 8002a0c:	02d6      	lsls	r6, r2, #11
 8002a0e:	d56e      	bpl.n	8002aee <__ieee754_sqrt+0x152>
 8002a10:	1e44      	subs	r4, r0, #1
 8002a12:	1b1b      	subs	r3, r3, r4
 8002a14:	f1c0 0420 	rsb	r4, r0, #32
 8002a18:	fa21 f404 	lsr.w	r4, r1, r4
 8002a1c:	4322      	orrs	r2, r4
 8002a1e:	4081      	lsls	r1, r0
 8002a20:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8002a24:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8002a28:	07dd      	lsls	r5, r3, #31
 8002a2a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002a2e:	bf42      	ittt	mi
 8002a30:	0052      	lslmi	r2, r2, #1
 8002a32:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8002a36:	0049      	lslmi	r1, r1, #1
 8002a38:	1058      	asrs	r0, r3, #1
 8002a3a:	2500      	movs	r5, #0
 8002a3c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8002a40:	441a      	add	r2, r3
 8002a42:	0049      	lsls	r1, r1, #1
 8002a44:	2316      	movs	r3, #22
 8002a46:	462c      	mov	r4, r5
 8002a48:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8002a4c:	19a7      	adds	r7, r4, r6
 8002a4e:	4297      	cmp	r7, r2
 8002a50:	bfde      	ittt	le
 8002a52:	1bd2      	suble	r2, r2, r7
 8002a54:	19bc      	addle	r4, r7, r6
 8002a56:	19ad      	addle	r5, r5, r6
 8002a58:	0052      	lsls	r2, r2, #1
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8002a60:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002a64:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8002a68:	d1f0      	bne.n	8002a4c <__ieee754_sqrt+0xb0>
 8002a6a:	f04f 0e20 	mov.w	lr, #32
 8002a6e:	469c      	mov	ip, r3
 8002a70:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8002a74:	42a2      	cmp	r2, r4
 8002a76:	eb06 070c 	add.w	r7, r6, ip
 8002a7a:	dc02      	bgt.n	8002a82 <__ieee754_sqrt+0xe6>
 8002a7c:	d112      	bne.n	8002aa4 <__ieee754_sqrt+0x108>
 8002a7e:	428f      	cmp	r7, r1
 8002a80:	d810      	bhi.n	8002aa4 <__ieee754_sqrt+0x108>
 8002a82:	2f00      	cmp	r7, #0
 8002a84:	eb07 0c06 	add.w	ip, r7, r6
 8002a88:	da34      	bge.n	8002af4 <__ieee754_sqrt+0x158>
 8002a8a:	f1bc 0f00 	cmp.w	ip, #0
 8002a8e:	db31      	blt.n	8002af4 <__ieee754_sqrt+0x158>
 8002a90:	f104 0801 	add.w	r8, r4, #1
 8002a94:	1b12      	subs	r2, r2, r4
 8002a96:	428f      	cmp	r7, r1
 8002a98:	bf88      	it	hi
 8002a9a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8002a9e:	1bc9      	subs	r1, r1, r7
 8002aa0:	4433      	add	r3, r6
 8002aa2:	4644      	mov	r4, r8
 8002aa4:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8002aa8:	f1be 0e01 	subs.w	lr, lr, #1
 8002aac:	443a      	add	r2, r7
 8002aae:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8002ab2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8002ab6:	d1dd      	bne.n	8002a74 <__ieee754_sqrt+0xd8>
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	d006      	beq.n	8002aca <__ieee754_sqrt+0x12e>
 8002abc:	1c5c      	adds	r4, r3, #1
 8002abe:	bf13      	iteet	ne
 8002ac0:	3301      	addne	r3, #1
 8002ac2:	3501      	addeq	r5, #1
 8002ac4:	4673      	moveq	r3, lr
 8002ac6:	f023 0301 	bicne.w	r3, r3, #1
 8002aca:	106a      	asrs	r2, r5, #1
 8002acc:	085b      	lsrs	r3, r3, #1
 8002ace:	07e9      	lsls	r1, r5, #31
 8002ad0:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8002ad4:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8002ad8:	bf48      	it	mi
 8002ada:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8002ade:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8002ae2:	461c      	mov	r4, r3
 8002ae4:	e776      	b.n	80029d4 <__ieee754_sqrt+0x38>
 8002ae6:	0aca      	lsrs	r2, r1, #11
 8002ae8:	3b15      	subs	r3, #21
 8002aea:	0549      	lsls	r1, r1, #21
 8002aec:	e78b      	b.n	8002a06 <__ieee754_sqrt+0x6a>
 8002aee:	0052      	lsls	r2, r2, #1
 8002af0:	3001      	adds	r0, #1
 8002af2:	e78b      	b.n	8002a0c <__ieee754_sqrt+0x70>
 8002af4:	46a0      	mov	r8, r4
 8002af6:	e7cd      	b.n	8002a94 <__ieee754_sqrt+0xf8>
 8002af8:	7ff00000 	.word	0x7ff00000

08002afc <fabs>:
 8002afc:	ec53 2b10 	vmov	r2, r3, d0
 8002b00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b04:	ec43 2b10 	vmov	d0, r2, r3
 8002b08:	4770      	bx	lr

08002b0a <finite>:
 8002b0a:	ee10 3a90 	vmov	r3, s1
 8002b0e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8002b12:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8002b16:	0fc0      	lsrs	r0, r0, #31
 8002b18:	4770      	bx	lr

08002b1a <matherr>:
 8002b1a:	2000      	movs	r0, #0
 8002b1c:	4770      	bx	lr
	...

08002b20 <nan>:
 8002b20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8002b28 <nan+0x8>
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	00000000 	.word	0x00000000
 8002b2c:	7ff80000 	.word	0x7ff80000

08002b30 <rint>:
 8002b30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b32:	ec51 0b10 	vmov	r0, r1, d0
 8002b36:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8002b3a:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 8002b3e:	2e13      	cmp	r6, #19
 8002b40:	ee10 7a10 	vmov	r7, s0
 8002b44:	460b      	mov	r3, r1
 8002b46:	4602      	mov	r2, r0
 8002b48:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8002b4c:	dc58      	bgt.n	8002c00 <rint+0xd0>
 8002b4e:	2e00      	cmp	r6, #0
 8002b50:	da2b      	bge.n	8002baa <rint+0x7a>
 8002b52:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002b56:	4302      	orrs	r2, r0
 8002b58:	d023      	beq.n	8002ba2 <rint+0x72>
 8002b5a:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8002b5e:	4302      	orrs	r2, r0
 8002b60:	4251      	negs	r1, r2
 8002b62:	4311      	orrs	r1, r2
 8002b64:	0b09      	lsrs	r1, r1, #12
 8002b66:	0c5b      	lsrs	r3, r3, #17
 8002b68:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 8002b6c:	045b      	lsls	r3, r3, #17
 8002b6e:	ea41 0703 	orr.w	r7, r1, r3
 8002b72:	4b31      	ldr	r3, [pc, #196]	; (8002c38 <rint+0x108>)
 8002b74:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8002b78:	4639      	mov	r1, r7
 8002b7a:	e9d3 6700 	ldrd	r6, r7, [r3]
 8002b7e:	ee10 0a10 	vmov	r0, s0
 8002b82:	4632      	mov	r2, r6
 8002b84:	463b      	mov	r3, r7
 8002b86:	f7fd fb25 	bl	80001d4 <__adddf3>
 8002b8a:	e9cd 0100 	strd	r0, r1, [sp]
 8002b8e:	463b      	mov	r3, r7
 8002b90:	4632      	mov	r2, r6
 8002b92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002b96:	f7fd fb1b 	bl	80001d0 <__aeabi_dsub>
 8002b9a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002b9e:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 8002ba2:	ec41 0b10 	vmov	d0, r0, r1
 8002ba6:	b003      	add	sp, #12
 8002ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002baa:	4c24      	ldr	r4, [pc, #144]	; (8002c3c <rint+0x10c>)
 8002bac:	4134      	asrs	r4, r6
 8002bae:	ea01 0704 	and.w	r7, r1, r4
 8002bb2:	4307      	orrs	r7, r0
 8002bb4:	d0f5      	beq.n	8002ba2 <rint+0x72>
 8002bb6:	0861      	lsrs	r1, r4, #1
 8002bb8:	ea03 0001 	and.w	r0, r3, r1
 8002bbc:	4302      	orrs	r2, r0
 8002bbe:	d00b      	beq.n	8002bd8 <rint+0xa8>
 8002bc0:	ea23 0101 	bic.w	r1, r3, r1
 8002bc4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002bc8:	2e13      	cmp	r6, #19
 8002bca:	fa43 f306 	asr.w	r3, r3, r6
 8002bce:	bf0c      	ite	eq
 8002bd0:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8002bd4:	2200      	movne	r2, #0
 8002bd6:	430b      	orrs	r3, r1
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4b17      	ldr	r3, [pc, #92]	; (8002c38 <rint+0x108>)
 8002bdc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8002be0:	e9d5 4500 	ldrd	r4, r5, [r5]
 8002be4:	4610      	mov	r0, r2
 8002be6:	462b      	mov	r3, r5
 8002be8:	4622      	mov	r2, r4
 8002bea:	f7fd faf3 	bl	80001d4 <__adddf3>
 8002bee:	e9cd 0100 	strd	r0, r1, [sp]
 8002bf2:	4622      	mov	r2, r4
 8002bf4:	462b      	mov	r3, r5
 8002bf6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8002bfa:	f7fd fae9 	bl	80001d0 <__aeabi_dsub>
 8002bfe:	e7d0      	b.n	8002ba2 <rint+0x72>
 8002c00:	2e33      	cmp	r6, #51	; 0x33
 8002c02:	dd08      	ble.n	8002c16 <rint+0xe6>
 8002c04:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8002c08:	d1cb      	bne.n	8002ba2 <rint+0x72>
 8002c0a:	ee10 2a10 	vmov	r2, s0
 8002c0e:	460b      	mov	r3, r1
 8002c10:	f7fd fae0 	bl	80001d4 <__adddf3>
 8002c14:	e7c5      	b.n	8002ba2 <rint+0x72>
 8002c16:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8002c1a:	f04f 34ff 	mov.w	r4, #4294967295
 8002c1e:	40f4      	lsrs	r4, r6
 8002c20:	4220      	tst	r0, r4
 8002c22:	d0be      	beq.n	8002ba2 <rint+0x72>
 8002c24:	0861      	lsrs	r1, r4, #1
 8002c26:	420f      	tst	r7, r1
 8002c28:	bf1f      	itttt	ne
 8002c2a:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 8002c2e:	ea27 0101 	bicne.w	r1, r7, r1
 8002c32:	4132      	asrne	r2, r6
 8002c34:	430a      	orrne	r2, r1
 8002c36:	e7cf      	b.n	8002bd8 <rint+0xa8>
 8002c38:	08002dd0 	.word	0x08002dd0
 8002c3c:	000fffff 	.word	0x000fffff

08002c40 <scalbn>:
 8002c40:	b570      	push	{r4, r5, r6, lr}
 8002c42:	ec55 4b10 	vmov	r4, r5, d0
 8002c46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8002c4a:	4606      	mov	r6, r0
 8002c4c:	462b      	mov	r3, r5
 8002c4e:	b9b2      	cbnz	r2, 8002c7e <scalbn+0x3e>
 8002c50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8002c54:	4323      	orrs	r3, r4
 8002c56:	d03c      	beq.n	8002cd2 <scalbn+0x92>
 8002c58:	2200      	movs	r2, #0
 8002c5a:	4b33      	ldr	r3, [pc, #204]	; (8002d28 <scalbn+0xe8>)
 8002c5c:	4629      	mov	r1, r5
 8002c5e:	ee10 0a10 	vmov	r0, s0
 8002c62:	f7fd fc69 	bl	8000538 <__aeabi_dmul>
 8002c66:	4a31      	ldr	r2, [pc, #196]	; (8002d2c <scalbn+0xec>)
 8002c68:	4296      	cmp	r6, r2
 8002c6a:	4604      	mov	r4, r0
 8002c6c:	460d      	mov	r5, r1
 8002c6e:	460b      	mov	r3, r1
 8002c70:	da13      	bge.n	8002c9a <scalbn+0x5a>
 8002c72:	a329      	add	r3, pc, #164	; (adr r3, 8002d18 <scalbn+0xd8>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	f7fd fc5e 	bl	8000538 <__aeabi_dmul>
 8002c7c:	e00a      	b.n	8002c94 <scalbn+0x54>
 8002c7e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8002c82:	428a      	cmp	r2, r1
 8002c84:	d10c      	bne.n	8002ca0 <scalbn+0x60>
 8002c86:	ee10 2a10 	vmov	r2, s0
 8002c8a:	462b      	mov	r3, r5
 8002c8c:	4620      	mov	r0, r4
 8002c8e:	4629      	mov	r1, r5
 8002c90:	f7fd faa0 	bl	80001d4 <__adddf3>
 8002c94:	4604      	mov	r4, r0
 8002c96:	460d      	mov	r5, r1
 8002c98:	e01b      	b.n	8002cd2 <scalbn+0x92>
 8002c9a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8002c9e:	3a36      	subs	r2, #54	; 0x36
 8002ca0:	4432      	add	r2, r6
 8002ca2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8002ca6:	428a      	cmp	r2, r1
 8002ca8:	dd0b      	ble.n	8002cc2 <scalbn+0x82>
 8002caa:	ec45 4b11 	vmov	d1, r4, r5
 8002cae:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8002d20 <scalbn+0xe0>
 8002cb2:	f000 f83f 	bl	8002d34 <copysign>
 8002cb6:	a31a      	add	r3, pc, #104	; (adr r3, 8002d20 <scalbn+0xe0>)
 8002cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cbc:	ec51 0b10 	vmov	r0, r1, d0
 8002cc0:	e7da      	b.n	8002c78 <scalbn+0x38>
 8002cc2:	2a00      	cmp	r2, #0
 8002cc4:	dd08      	ble.n	8002cd8 <scalbn+0x98>
 8002cc6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8002cca:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002cce:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8002cd2:	ec45 4b10 	vmov	d0, r4, r5
 8002cd6:	bd70      	pop	{r4, r5, r6, pc}
 8002cd8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8002cdc:	da0d      	bge.n	8002cfa <scalbn+0xba>
 8002cde:	f24c 3350 	movw	r3, #50000	; 0xc350
 8002ce2:	429e      	cmp	r6, r3
 8002ce4:	ec45 4b11 	vmov	d1, r4, r5
 8002ce8:	dce1      	bgt.n	8002cae <scalbn+0x6e>
 8002cea:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8002d18 <scalbn+0xd8>
 8002cee:	f000 f821 	bl	8002d34 <copysign>
 8002cf2:	a309      	add	r3, pc, #36	; (adr r3, 8002d18 <scalbn+0xd8>)
 8002cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf8:	e7e0      	b.n	8002cbc <scalbn+0x7c>
 8002cfa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8002cfe:	3236      	adds	r2, #54	; 0x36
 8002d00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002d04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8002d08:	4620      	mov	r0, r4
 8002d0a:	4629      	mov	r1, r5
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	4b08      	ldr	r3, [pc, #32]	; (8002d30 <scalbn+0xf0>)
 8002d10:	e7b2      	b.n	8002c78 <scalbn+0x38>
 8002d12:	bf00      	nop
 8002d14:	f3af 8000 	nop.w
 8002d18:	c2f8f359 	.word	0xc2f8f359
 8002d1c:	01a56e1f 	.word	0x01a56e1f
 8002d20:	8800759c 	.word	0x8800759c
 8002d24:	7e37e43c 	.word	0x7e37e43c
 8002d28:	43500000 	.word	0x43500000
 8002d2c:	ffff3cb0 	.word	0xffff3cb0
 8002d30:	3c900000 	.word	0x3c900000

08002d34 <copysign>:
 8002d34:	ec53 2b10 	vmov	r2, r3, d0
 8002d38:	ee11 0a90 	vmov	r0, s3
 8002d3c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8002d40:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8002d44:	ea41 0300 	orr.w	r3, r1, r0
 8002d48:	ec43 2b10 	vmov	d0, r2, r3
 8002d4c:	4770      	bx	lr
	...

08002d50 <_init>:
 8002d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d52:	bf00      	nop
 8002d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d56:	bc08      	pop	{r3}
 8002d58:	469e      	mov	lr, r3
 8002d5a:	4770      	bx	lr

08002d5c <_fini>:
 8002d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d5e:	bf00      	nop
 8002d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d62:	bc08      	pop	{r3}
 8002d64:	469e      	mov	lr, r3
 8002d66:	4770      	bx	lr
