vendor_name = ModelSim
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/db/RISC.cbx.xml
design_name = write_enable
instance = comp, \WB_enable~output\, WB_enable~output, write_enable, 1
instance = comp, \condn[0]~input\, condn[0]~input, write_enable, 1
instance = comp, \condn[1]~input\, condn[1]~input, write_enable, 1
instance = comp, \C~input\, C~input, write_enable, 1
instance = comp, \Z~input\, Z~input, write_enable, 1
instance = comp, \Mux0~0\, Mux0~0, write_enable, 1
instance = comp, \opcode[2]~input\, opcode[2]~input, write_enable, 1
instance = comp, \opcode[3]~input\, opcode[3]~input, write_enable, 1
instance = comp, \opcode[1]~input\, opcode[1]~input, write_enable, 1
instance = comp, \opcode[0]~input\, opcode[0]~input, write_enable, 1
instance = comp, \Mux1~0\, Mux1~0, write_enable, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, write_enable, 1
