# RISC-V CPU architecture specifications (see https://github.com/riscv/learn?tab=readme-ov-file#open-risc-v-implementations)

# Software path in EESSI 	| Vendor ID 	| List of defining CPU features
"riscv64/sifive/u74mc"		"SiFive"	"rv64gc"	# HiFive Unmatched
"riscv64/sifive/p550"		"SiFive"	"rv64imafdch zicsr zifencei zba zbb sscofpmf"	# HiFive Premier P550
"riscv64/spacemit/x60"		"SpacemiT"	"rv64imafdcv zicbom zicboz zicntr zicond zicsr zifencei zihintpause zihpm zfh zfhmin zca zcd zba zbb zbc zbs zkt zve32f zve32x zve64d zve64f zve64x zvfh zvfhmin zvkt sscofpmf sstc svinval svnapot svpbmt"	# Banana Pi F3
