// Seed: 2075037679
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_27;
  tri  id_28;
  wor id_29, id_30, id_31;
  uwire id_32;
  final begin
    @(posedge 1) return 1 << id_22 < id_24 - id_29;
    id_5 <= 1 ^ id_32;
  end
  always begin
    id_20 = id_23;
  end
  module_0(
      id_4, id_24
  );
  wire id_33, id_34;
  wire id_35;
  if (1) wire id_36;
  assign id_28 = 1 + 1'b0;
  wire id_37;
  and (
      id_24,
      id_32,
      id_4,
      id_28,
      id_6,
      id_1,
      id_26,
      id_11,
      id_18,
      id_31,
      id_22,
      id_10,
      id_8,
      id_30,
      id_23,
      id_3,
      id_13,
      id_14,
      id_2,
      id_27,
      id_7,
      id_29,
      id_25,
      id_20,
      id_15,
      id_19
  );
endmodule
