GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v'
Analyzing Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v'
Analyzing Verilog file '/home/shaw/GW/IDE/bin/fpga_project/src/gowin_pll/gowin_pll.v'
Compiling module 'Briey'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":7)
Compiling module 'BufferCC'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13413)
Compiling module 'Axi4SharedOnChipRam'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13051)
Extracting RAM for identifier 'ram_symbol0'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13152)
Extracting RAM for identifier 'ram_symbol1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13153)
Extracting RAM for identifier 'ram_symbol2'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13154)
Extracting RAM for identifier 'ram_symbol3'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13155)
Compiling module 'Axi4SharedSdramCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12574)
Compiling module 'SdramCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":17315)
Compiling module 'StreamFifoLowLatency_4'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":19975)
Compiling module 'StreamFifo_6'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20268)
Extracting RAM for identifier 'logic_ram'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20319)
Compiling module 'Paski_GowinDDR_AXI4'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12313)
Compiling module 'DDR3_Memory_Interface_Top'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":21222)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
Compiling module '**'("/home/shaw/GW/IDE/bin/fpga_project/src/ddr3_memory_interface/ddr3_memory_interface.v":0)
WARN  (EX3771) : Module instantiation should have an instance name("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12461)
Compiling module 'Gowin_PLL'("/home/shaw/GW/IDE/bin/fpga_project/src/gowin_pll/gowin_pll.v":10)
Compiling module 'Paski_GowinDDR_AXI4WithCache'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16738)
Compiling module 'Paski_GowinDDR14_Controller'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16523)
Compiling module 'StreamFifoCC_1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":19687)
Extracting RAM for identifier 'ram'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":19782)
Compiling module 'BufferCC_17'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20244)
Compiling module 'BufferCC_18'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20220)
Compiling module 'BufferCC_19'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20196)
Compiling module 'StreamFifoCC_2'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":19487)
Extracting RAM for identifier 'ram'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":19553)
Compiling module 'BufferCC_14'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20172)
Compiling module 'BufferCC_15'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20148)
Compiling module 'BufferCC_16'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20124)
Port is declared here("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12316)
WARN  (EX1998) : Net 'gowin_DDR3_pll_lock' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12359)
Compiling module 'Axi4SharedToApb3Bridge'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12087)
Compiling module 'Apb3Gpio'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":11995)
Compiling module 'BufferCC_5'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16504)
Compiling module 'PinsecTimerCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":11526)
Compiling module 'BufferCC_4'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16478)
Compiling module 'Prescaler'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16455)
Compiling module 'Timer'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16409)
Compiling module 'Timer_1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16363)
Compiling module 'InterruptCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16336)
Compiling module 'Apb3UartCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":11103)
Compiling module 'UartCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16205)
Compiling module 'UartCtrlTx'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":19247)
Compiling module 'UartCtrlRx'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18953)
Compiling module 'BufferCC_13'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20100)
Compiling module 'StreamFifo'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16051)
Extracting RAM for identifier 'logic_ram'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":16099)
Compiling module 'Axi4VgaCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":10753)
Compiling module 'VideoDma'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15567)
Compiling module 'StreamFifoCC'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18721)
Extracting RAM for identifier 'ram'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18803)
Compiling module 'BufferCC_10'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20076)
Compiling module 'BufferCC_11'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20052)
Compiling module 'BufferCC_12'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":20028)
Compiling module 'BufferCC_9'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18702)
Compiling module 'BufferCC_3'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15548)
Compiling module 'VgaCtrl'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15422)
Compiling module 'PulseCCByToggle'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15369)
Compiling module 'BufferCC_7'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18678)
Compiling module 'BufferCC_8'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18654)
Compiling module 'VexRiscv'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5608)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":6878)
Compiling module 'InstructionCache'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15070)
Extracting RAM for identifier 'banks_0'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15177)
Extracting RAM for identifier 'ways_0_tags'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15178)
Compiling module 'DataCache'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14216)
Extracting RAM for identifier 'ways_0_tags'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14430)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14431)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14432)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14433)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14434)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":15042)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5672)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5686)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5687)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5688)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5689)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5690)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5691)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5692)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5693)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5694)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":6208)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":6223)
Compiling module 'BufferCC_2'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":5589)
Compiling module 'JtagBridge'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":4837)
Compiling module 'FlowCCByToggle'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14143)
Compiling module 'BufferCC_6'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18628)
Compiling module 'SystemDebugger'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":4750)
Compiling module 'Axi4ReadOnlyDecoder'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":4525)
Compiling module 'Axi4ReadOnlyErrorSlave_1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14084)
Compiling module 'Axi4SharedDecoder'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":4113)
Compiling module 'Axi4SharedErrorSlave'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13995)
Compiling module 'Axi4ReadOnlyDecoder_1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":3942)
Compiling module 'Axi4ReadOnlyErrorSlave'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13938)
Compiling module 'Axi4SharedArbiter'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":3612)
Compiling module 'StreamArbiter_3'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13844)
Compiling module 'StreamFifoLowLatency_3'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13809)
Compiling module 'StreamFifo_5'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":18534)
Compiling module 'Axi4SharedArbiter_1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":3233)
Compiling module 'StreamArbiter_2'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13660)
Compiling module 'Axi4SharedArbiter_2'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":2854)
Compiling module 'StreamArbiter_1'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13509)
Compiling module 'Axi4SharedArbiter_3'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":2590)
Compiling module 'StreamArbiter'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13433)
Compiling module 'Apb3Decoder'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":2539)
Compiling module 'Apb3Router'("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":2428)
WARN  (EX1998) : Net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":64)
NOTE  (EX0101) : Current top module is "Briey"
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14259)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14265)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14094)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":14014)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":13948)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_PLL" instantiated to "i4" is swept in optimizing("/home/shaw/GW/IDE/bin/fpga_project/src/Briey.v":12471)
[95%] Generate netlist file "/home/shaw/GW/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project.vg" completed
[100%] Generate report file "/home/shaw/GW/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project_syn.rpt.html" completed
GowinSynthesis finish
