#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 14 12:04:03 2021
# Process ID: 7632
# Current directory: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/hopfield_vitis/xsim_script.tcl}
# Log file: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/hopfield_vitis/xsim_script.tcl
# xsim {hopfield_vitis} -autoloadwcfg -tclbatch {hopfield_vitis.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source hopfield_vitis.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_hopfield_vitis_top/AESL_inst_hopfield_vitis/hopfield_vitis_feeOg_U4/hopfield_vitis_ap_fexp_7_full_dsp_32_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_hopfield_vitis_top/AESL_inst_hopfield_vitis/hopfield_vitis_fabkb_U1/hopfield_vitis_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 513765 ns  Iteration: 1  Process: /apatb_hopfield_vitis_top/generate_sim_done_proc  File: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 513765 ns  Iteration: 1  Process: /apatb_hopfield_vitis_top/generate_sim_done_proc  File: C:/Users/aguss/Desktop/Github/FPGA/paper_routing/hopfield_vitis/hopfield_vitis/solution1/sim/vhdl/hopfield_vitis.autotb.vhd
$finish called at time : 513765 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 223.426 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 14 12:04:21 2021...
