ModuleName PriorityEncoder3
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 2
RV: 0
Width: 3
Edges
Edge X1: 808 ,Y1: 216 ,X2: 848 ,Y2: 216
Edge X1: 808 ,Y1: 216 ,X2: 808 ,Y2: 480
End
Branches
Branch Left: 808 ,Top: 256
BranchStrList
0
End
Branch Left: 808 ,Top: 312
BranchStrList
1
End
Branch Left: 808 ,Top: 368
BranchStrList
2
End
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 176 ,X2: 272 ,Y2: 768
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 168 ,X2: 216 ,Y2: 168
Edge X1: 216 ,Y1: 168 ,X2: 280 ,Y2: 168
Edge X1: 216 ,Y1: 168 ,X2: 216 ,Y2: 176
Edge X1: 280 ,Y1: 168 ,X2: 280 ,Y2: 240
Edge X1: 280 ,Y1: 240 ,X2: 280 ,Y2: 768
Edge X1: 280 ,Y1: 240 ,X2: 720 ,Y2: 240
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 200 ,X2: 256 ,Y2: 256
Edge X1: 256 ,Y1: 256 ,X2: 256 ,Y2: 768
Edge X1: 256 ,Y1: 256 ,X2: 720 ,Y2: 256
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 784 ,Y1: 256 ,X2: 808 ,Y2: 256
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 784 ,Y1: 312 ,X2: 808 ,Y2: 312
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 192 ,X2: 264 ,Y2: 192
Edge X1: 184 ,Y1: 192 ,X2: 200 ,Y2: 192
Edge X1: 200 ,Y1: 192 ,X2: 200 ,Y2: 200
Edge X1: 264 ,Y1: 192 ,X2: 264 ,Y2: 304
Edge X1: 264 ,Y1: 304 ,X2: 264 ,Y2: 768
Edge X1: 264 ,Y1: 304 ,X2: 720 ,Y2: 304
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 224 ,X2: 240 ,Y2: 272
Edge X1: 240 ,Y1: 272 ,X2: 720 ,Y2: 272
Edge X1: 240 ,Y1: 272 ,X2: 240 ,Y2: 320
Edge X1: 240 ,Y1: 320 ,X2: 240 ,Y2: 768
Edge X1: 240 ,Y1: 320 ,X2: 720 ,Y2: 320
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 184 ,Y1: 216 ,X2: 248 ,Y2: 216
Edge X1: 160 ,Y1: 216 ,X2: 184 ,Y2: 216
Edge X1: 184 ,Y1: 216 ,X2: 184 ,Y2: 224
Edge X1: 248 ,Y1: 216 ,X2: 248 ,Y2: 368
Edge X1: 248 ,Y1: 368 ,X2: 248 ,Y2: 768
Edge X1: 248 ,Y1: 368 ,X2: 808 ,Y2: 368
End
Branches
End
End
Ports
Port Left: 200 Top: 168 ,Orientation: 0
Portname: D0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 184 Top: 192 ,Orientation: 0
Portname: D1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 160 Top: 216 ,Orientation: 0
Portname: D2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 848 Top: 216 ,Orientation: 0
Portname: Dout ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
2
,Width:
3
,RV:
0
End
Symbols
Symbol Left: 216 Top: 168
Name: s0
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 200 Top: 192
Name: s1
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 184 Top: 216
Name: s2
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 720 Top: 240
Name: s3
LibraryName: PNULib
IpName: PNU_AND3
SymbolParameters
End
Symbol Left: 720 Top: 296
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
