// Seed: 3464405517
`define pp_3 0
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2
);
  assign id_2 = 1 ? id_0 : 1'b0;
  assign id_2 = 1;
  logic id_3;
  assign id_2 = 1 ? id_3 : 1;
  assign id_2 = 1 - id_1;
  assign id_2 = id_3 || id_0 || 1;
  assign id_3 = id_0;
  assign id_3 = 1;
  logic id_4;
  always @* id_2 = id_3;
endmodule
`default_nettype wire
