

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 01:37:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution6 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.682 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    5|    5|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i8 %a_0, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 10 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.73ns)   --->   "%a_0_load = load i2 %a_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 11 'load' 'a_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%b_0_addr = getelementptr i8 %b_0, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 12 'getelementptr' 'b_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.73ns)   --->   "%b_0_load = load i2 %b_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 13 'load' 'b_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i8 %a_1, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 14 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.73ns)   --->   "%a_1_load = load i2 %a_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 15 'load' 'a_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i8 %b_1, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 16 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (0.73ns)   --->   "%b_1_load = load i2 %b_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 17 'load' 'b_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_2_addr = getelementptr i8 %a_2, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 18 'getelementptr' 'a_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.73ns)   --->   "%a_2_load = load i2 %a_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 19 'load' 'a_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_2_addr = getelementptr i8 %b_2, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 20 'getelementptr' 'b_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.73ns)   --->   "%b_2_load = load i2 %b_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 21 'load' 'b_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_0_addr_1 = getelementptr i8 %b_0, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 22 'getelementptr' 'b_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.73ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 23 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%b_1_addr_1 = getelementptr i8 %b_1, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 24 'getelementptr' 'b_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (0.73ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 25 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%b_2_addr_1 = getelementptr i8 %b_2, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 26 'getelementptr' 'b_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.73ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 27 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%a_0_addr_1 = getelementptr i8 %a_0, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 28 'getelementptr' 'a_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.73ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 29 'load' 'a_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_1_addr_1 = getelementptr i8 %a_1, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 30 'getelementptr' 'a_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.73ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 31 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_2_addr_1 = getelementptr i8 %a_2, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 32 'getelementptr' 'a_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.73ns)   --->   "%a_2_load_1 = load i2 %a_2_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 33 'load' 'a_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 34 [1/2] (0.73ns)   --->   "%a_0_load = load i2 %a_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 34 'load' 'a_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 35 [1/2] (0.73ns)   --->   "%b_0_load = load i2 %b_0_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 35 'load' 'b_0_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i8 %a_0_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 36 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln62_1 = sext i8 %b_0_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 37 'sext' 'sext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.69ns)   --->   "%mul_ln62 = mul i16 %sext_ln62_1, i16 %sext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 38 'mul' 'mul_ln62' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/2] (0.73ns)   --->   "%a_1_load = load i2 %a_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 39 'load' 'a_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 40 [1/2] (0.73ns)   --->   "%b_1_load = load i2 %b_1_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 40 'load' 'b_1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln62_2 = sext i8 %a_1_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 41 'sext' 'sext_ln62_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln62_3 = sext i8 %b_1_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 42 'sext' 'sext_ln62_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_3, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 43 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/2] (0.73ns)   --->   "%a_2_load = load i2 %a_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 44 'load' 'a_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 45 [1/2] (0.73ns)   --->   "%b_2_load = load i2 %b_2_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 45 'load' 'b_2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln62_4 = sext i8 %a_2_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 46 'sext' 'sext_ln62_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln62_5 = sext i8 %b_2_load" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 47 'sext' 'sext_ln62_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_5, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 48 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/2] (0.73ns)   --->   "%b_0_load_1 = load i2 %b_0_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 49 'load' 'b_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln62_6 = sext i8 %b_0_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 50 'sext' 'sext_ln62_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.69ns)   --->   "%mul_ln62_3 = mul i16 %sext_ln62_6, i16 %sext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 51 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/2] (0.73ns)   --->   "%b_1_load_1 = load i2 %b_1_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 52 'load' 'b_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln62_7 = sext i8 %b_1_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 53 'sext' 'sext_ln62_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_3)   --->   "%mul_ln62_4 = mul i16 %sext_ln62_7, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 54 'mul' 'mul_ln62_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/2] (0.73ns)   --->   "%b_2_load_1 = load i2 %b_2_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 55 'load' 'b_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln62_8 = sext i8 %b_2_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 56 'sext' 'sext_ln62_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_5 = mul i16 %sext_ln62_8, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 57 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_0_addr_2 = getelementptr i8 %b_0, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 58 'getelementptr' 'b_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [2/2] (0.73ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 59 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%b_1_addr_2 = getelementptr i8 %b_1, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 60 'getelementptr' 'b_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.73ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 61 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%b_2_addr_2 = getelementptr i8 %b_2, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 62 'getelementptr' 'b_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (0.73ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 63 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 64 [1/2] (0.73ns)   --->   "%a_0_load_1 = load i2 %a_0_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 64 'load' 'a_0_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 65 [1/2] (0.73ns)   --->   "%a_1_load_1 = load i2 %a_1_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 65 'load' 'a_1_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 66 [1/2] (0.73ns)   --->   "%a_2_load_1 = load i2 %a_2_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 66 'load' 'a_2_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%a_0_addr_2 = getelementptr i8 %a_0, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 67 'getelementptr' 'a_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (0.73ns)   --->   "%a_0_load_2 = load i2 %a_0_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 68 'load' 'a_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%a_1_addr_2 = getelementptr i8 %a_1, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 69 'getelementptr' 'a_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (0.73ns)   --->   "%a_1_load_2 = load i2 %a_1_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 70 'load' 'a_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%a_2_addr_2 = getelementptr i8 %a_2, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 71 'getelementptr' 'a_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (0.73ns)   --->   "%a_2_load_2 = load i2 %a_2_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 72 'load' 'a_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 73 [2/3] (1.08ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_3, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 73 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_5, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 74 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_3)   --->   "%mul_ln62_4 = mul i16 %sext_ln62_7, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 75 'mul' 'mul_ln62_4' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_5 = mul i16 %sext_ln62_8, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 76 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/2] (0.73ns)   --->   "%b_0_load_2 = load i2 %b_0_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 77 'load' 'b_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln62_9 = sext i8 %b_0_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 78 'sext' 'sext_ln62_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.69ns)   --->   "%mul_ln62_6 = mul i16 %sext_ln62_9, i16 %sext_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 79 'mul' 'mul_ln62_6' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/2] (0.73ns)   --->   "%b_1_load_2 = load i2 %b_1_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 80 'load' 'b_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln62_10 = sext i8 %b_1_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 81 'sext' 'sext_ln62_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_7 = mul i16 %sext_ln62_10, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 82 'mul' 'mul_ln62_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/2] (0.73ns)   --->   "%b_2_load_2 = load i2 %b_2_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 83 'load' 'b_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln62_11 = sext i8 %b_2_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 84 'sext' 'sext_ln62_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_7)   --->   "%mul_ln62_8 = mul i16 %sext_ln62_11, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 85 'mul' 'mul_ln62_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln62_12 = sext i8 %a_0_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 86 'sext' 'sext_ln62_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.69ns)   --->   "%mul_ln62_9 = mul i16 %sext_ln62_12, i16 %sext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 87 'mul' 'mul_ln62_9' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln62_13 = sext i8 %a_1_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 88 'sext' 'sext_ln62_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_9)   --->   "%mul_ln62_10 = mul i16 %sext_ln62_13, i16 %sext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 89 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln62_14 = sext i8 %a_2_load_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 90 'sext' 'sext_ln62_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_11 = mul i16 %sext_ln62_14, i16 %sext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 91 'mul' 'mul_ln62_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 92 [1/2] (0.73ns)   --->   "%a_0_load_2 = load i2 %a_0_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 92 'load' 'a_0_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 93 [1/2] (0.73ns)   --->   "%a_1_load_2 = load i2 %a_1_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 93 'load' 'a_1_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_3 : Operation 94 [1/2] (0.73ns)   --->   "%a_2_load_2 = load i2 %a_2_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 94 'load' 'a_2_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 4 <SV = 3> <Delay = 1.69>
ST_4 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln62)   --->   "%mul_ln62_1 = mul i16 %sext_ln62_3, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 95 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62_2 = mul i16 %sext_ln62_5, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 96 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 97 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 98 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_3)   --->   "%mul_ln62_4 = mul i16 %sext_ln62_7, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 99 'mul' 'mul_ln62_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_4)   --->   "%mul_ln62_5 = mul i16 %sext_ln62_8, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 100 'mul' 'mul_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_3 = add i16 %mul_ln62_3, i16 %mul_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 101 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_4 = add i16 %mul_ln62_5, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 102 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 103 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_7 = mul i16 %sext_ln62_10, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 103 'mul' 'mul_ln62_7' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_7)   --->   "%mul_ln62_8 = mul i16 %sext_ln62_11, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 104 'mul' 'mul_ln62_8' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_9)   --->   "%mul_ln62_10 = mul i16 %sext_ln62_13, i16 %sext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 105 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_11 = mul i16 %sext_ln62_14, i16 %sext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 106 'mul' 'mul_ln62_11' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (1.69ns)   --->   "%mul_ln62_12 = mul i16 %sext_ln62_12, i16 %sext_ln62_6" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 107 'mul' 'mul_ln62_12' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_12)   --->   "%mul_ln62_13 = mul i16 %sext_ln62_13, i16 %sext_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 108 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_13)   --->   "%mul_ln62_14 = mul i16 %sext_ln62_14, i16 %sext_ln62_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 109 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (1.69ns)   --->   "%mul_ln62_15 = mul i16 %sext_ln62_12, i16 %sext_ln62_9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 110 'mul' 'mul_ln62_15' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_15)   --->   "%mul_ln62_16 = mul i16 %sext_ln62_13, i16 %sext_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 111 'mul' 'mul_ln62_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_16)   --->   "%mul_ln62_17 = mul i16 %sext_ln62_14, i16 %sext_ln62_11" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 112 'mul' 'mul_ln62_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.68>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 113 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr i16 %res, i64 0, i64 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 114 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62 = add i16 %mul_ln62, i16 %mul_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 115 'add' 'add_ln62' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_1 = add i16 %mul_ln62_2, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 116 'add' 'add_ln62_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (1.12ns)   --->   "%add_ln62_2 = add i16 %add_ln62_1, i16 %add_ln62" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 117 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_2, i4 %res_addr" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 118 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 119 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_3 = add i16 %mul_ln62_3, i16 %mul_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 119 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 120 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_4 = add i16 %mul_ln62_5, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 120 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 121 [1/1] (1.12ns)   --->   "%add_ln62_5 = add i16 %add_ln62_4, i16 %add_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 121 'add' 'add_ln62_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_5, i4 %res_addr_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 122 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 123 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_6)   --->   "%mul_ln62_7 = mul i16 %sext_ln62_10, i16 %sext_ln62_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 123 'mul' 'mul_ln62_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_7)   --->   "%mul_ln62_8 = mul i16 %sext_ln62_11, i16 %sext_ln62_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 124 'mul' 'mul_ln62_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_6 = add i16 %mul_ln62_6, i16 %mul_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 125 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 126 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_7 = add i16 %mul_ln62_8, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 126 'add' 'add_ln62_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_9)   --->   "%mul_ln62_10 = mul i16 %sext_ln62_13, i16 %sext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 127 'mul' 'mul_ln62_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_10)   --->   "%mul_ln62_11 = mul i16 %sext_ln62_14, i16 %sext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 128 'mul' 'mul_ln62_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_9 = add i16 %mul_ln62_9, i16 %mul_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 129 'add' 'add_ln62_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_10 = add i16 %mul_ln62_11, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 130 'add' 'add_ln62_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_12)   --->   "%mul_ln62_13 = mul i16 %sext_ln62_13, i16 %sext_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 131 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_13)   --->   "%mul_ln62_14 = mul i16 %sext_ln62_14, i16 %sext_ln62_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 132 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 133 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_15)   --->   "%mul_ln62_16 = mul i16 %sext_ln62_13, i16 %sext_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 133 'mul' 'mul_ln62_16' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 134 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_16)   --->   "%mul_ln62_17 = mul i16 %sext_ln62_14, i16 %sext_ln62_11" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 134 'mul' 'mul_ln62_17' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln62_15 = sext i8 %a_0_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 135 'sext' 'sext_ln62_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (1.69ns)   --->   "%mul_ln62_18 = mul i16 %sext_ln62_15, i16 %sext_ln62_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 136 'mul' 'mul_ln62_18' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln62_16 = sext i8 %a_1_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 137 'sext' 'sext_ln62_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_18)   --->   "%mul_ln62_19 = mul i16 %sext_ln62_16, i16 %sext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 138 'mul' 'mul_ln62_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln62_17 = sext i8 %a_2_load_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 139 'sext' 'sext_ln62_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_19)   --->   "%mul_ln62_20 = mul i16 %sext_ln62_17, i16 %sext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 140 'mul' 'mul_ln62_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (1.69ns)   --->   "%mul_ln62_21 = mul i16 %sext_ln62_15, i16 %sext_ln62_6" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 141 'mul' 'mul_ln62_21' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_21)   --->   "%mul_ln62_22 = mul i16 %sext_ln62_16, i16 %sext_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 142 'mul' 'mul_ln62_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_22)   --->   "%mul_ln62_23 = mul i16 %sext_ln62_17, i16 %sext_ln62_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 143 'mul' 'mul_ln62_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.68>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr i16 %res, i64 0, i64 2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 144 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr i16 %res, i64 0, i64 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 145 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_6 = add i16 %mul_ln62_6, i16 %mul_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 146 'add' 'add_ln62_6' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_7 = add i16 %mul_ln62_8, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 147 'add' 'add_ln62_7' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/1] (1.12ns)   --->   "%add_ln62_8 = add i16 %add_ln62_7, i16 %add_ln62_6" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 148 'add' 'add_ln62_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_8, i4 %res_addr_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 149 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 150 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_9 = add i16 %mul_ln62_9, i16 %mul_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 150 'add' 'add_ln62_9' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_10 = add i16 %mul_ln62_11, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 151 'add' 'add_ln62_10' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/1] (1.12ns)   --->   "%add_ln62_11 = add i16 %add_ln62_10, i16 %add_ln62_9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 152 'add' 'add_ln62_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_11, i4 %res_addr_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 153 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_12)   --->   "%mul_ln62_13 = mul i16 %sext_ln62_13, i16 %sext_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 154 'mul' 'mul_ln62_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_13)   --->   "%mul_ln62_14 = mul i16 %sext_ln62_14, i16 %sext_ln62_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 155 'mul' 'mul_ln62_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 156 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_12 = add i16 %mul_ln62_12, i16 %mul_ln62_13" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 156 'add' 'add_ln62_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 157 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_13 = add i16 %mul_ln62_14, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 157 'add' 'add_ln62_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_15)   --->   "%mul_ln62_16 = mul i16 %sext_ln62_13, i16 %sext_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 158 'mul' 'mul_ln62_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_16)   --->   "%mul_ln62_17 = mul i16 %sext_ln62_14, i16 %sext_ln62_11" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 159 'mul' 'mul_ln62_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_15 = add i16 %mul_ln62_15, i16 %mul_ln62_16" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 160 'add' 'add_ln62_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 161 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_16 = add i16 %mul_ln62_17, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 161 'add' 'add_ln62_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_18)   --->   "%mul_ln62_19 = mul i16 %sext_ln62_16, i16 %sext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 162 'mul' 'mul_ln62_19' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 163 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_19)   --->   "%mul_ln62_20 = mul i16 %sext_ln62_17, i16 %sext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 163 'mul' 'mul_ln62_20' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 164 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_21)   --->   "%mul_ln62_22 = mul i16 %sext_ln62_16, i16 %sext_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 164 'mul' 'mul_ln62_22' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_22)   --->   "%mul_ln62_23 = mul i16 %sext_ln62_17, i16 %sext_ln62_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 165 'mul' 'mul_ln62_23' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 166 [1/1] (1.69ns)   --->   "%mul_ln62_24 = mul i16 %sext_ln62_15, i16 %sext_ln62_9" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 166 'mul' 'mul_ln62_24' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_24)   --->   "%mul_ln62_25 = mul i16 %sext_ln62_16, i16 %sext_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 167 'mul' 'mul_ln62_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [3/3] (1.08ns) (grouped into DSP with root node add_ln62_25)   --->   "%mul_ln62_26 = mul i16 %sext_ln62_17, i16 %sext_ln62_11" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 168 'mul' 'mul_ln62_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.68>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr i16 %res, i64 0, i64 4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 169 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr i16 %res, i64 0, i64 5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 170 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_12 = add i16 %mul_ln62_12, i16 %mul_ln62_13" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 171 'add' 'add_ln62_12' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 172 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_13 = add i16 %mul_ln62_14, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 172 'add' 'add_ln62_13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (1.12ns)   --->   "%add_ln62_14 = add i16 %add_ln62_13, i16 %add_ln62_12" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 173 'add' 'add_ln62_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 174 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_14, i4 %res_addr_4" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 174 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 175 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_15 = add i16 %mul_ln62_15, i16 %mul_ln62_16" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 175 'add' 'add_ln62_15' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 176 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_16 = add i16 %mul_ln62_17, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 176 'add' 'add_ln62_16' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 177 [1/1] (1.12ns)   --->   "%add_ln62_17 = add i16 %add_ln62_16, i16 %add_ln62_15" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 177 'add' 'add_ln62_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_17, i4 %res_addr_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 178 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 179 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_18)   --->   "%mul_ln62_19 = mul i16 %sext_ln62_16, i16 %sext_ln62_3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 179 'mul' 'mul_ln62_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 180 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_19)   --->   "%mul_ln62_20 = mul i16 %sext_ln62_17, i16 %sext_ln62_5" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 180 'mul' 'mul_ln62_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 181 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_18 = add i16 %mul_ln62_18, i16 %mul_ln62_19" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 181 'add' 'add_ln62_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 182 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_19 = add i16 %mul_ln62_20, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 182 'add' 'add_ln62_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 183 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_21)   --->   "%mul_ln62_22 = mul i16 %sext_ln62_16, i16 %sext_ln62_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 183 'mul' 'mul_ln62_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 184 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_22)   --->   "%mul_ln62_23 = mul i16 %sext_ln62_17, i16 %sext_ln62_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 184 'mul' 'mul_ln62_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_21 = add i16 %mul_ln62_21, i16 %mul_ln62_22" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 185 'add' 'add_ln62_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 186 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_22 = add i16 %mul_ln62_23, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 186 'add' 'add_ln62_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 187 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_24)   --->   "%mul_ln62_25 = mul i16 %sext_ln62_16, i16 %sext_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 187 'mul' 'mul_ln62_25' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 188 [2/3] (1.08ns) (grouped into DSP with root node add_ln62_25)   --->   "%mul_ln62_26 = mul i16 %sext_ln62_17, i16 %sext_ln62_11" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 188 'mul' 'mul_ln62_26' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.68>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr i16 %res, i64 0, i64 6" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 189 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr i16 %res, i64 0, i64 7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 190 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_18 = add i16 %mul_ln62_18, i16 %mul_ln62_19" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 191 'add' 'add_ln62_18' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 192 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_19 = add i16 %mul_ln62_20, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 192 'add' 'add_ln62_19' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 193 [1/1] (1.12ns)   --->   "%add_ln62_20 = add i16 %add_ln62_19, i16 %add_ln62_18" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 193 'add' 'add_ln62_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_20, i4 %res_addr_6" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 194 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 195 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_21 = add i16 %mul_ln62_21, i16 %mul_ln62_22" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 195 'add' 'add_ln62_21' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_22 = add i16 %mul_ln62_23, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 196 'add' 'add_ln62_22' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 197 [1/1] (1.12ns)   --->   "%add_ln62_23 = add i16 %add_ln62_22, i16 %add_ln62_21" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 197 'add' 'add_ln62_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 198 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_23, i4 %res_addr_7" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 198 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 199 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_24)   --->   "%mul_ln62_25 = mul i16 %sext_ln62_16, i16 %sext_ln62_10" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 199 'mul' 'mul_ln62_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 200 [1/3] (0.00ns) (grouped into DSP with root node add_ln62_25)   --->   "%mul_ln62_26 = mul i16 %sext_ln62_17, i16 %sext_ln62_11" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 200 'mul' 'mul_ln62_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 201 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_24 = add i16 %mul_ln62_24, i16 %mul_ln62_25" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 201 'add' 'add_ln62_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 202 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_25 = add i16 %mul_ln62_26, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 202 'add' 'add_ln62_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.68>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr i16 %res, i64 0, i64 8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 203 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution6/directives.tcl:9]   --->   Operation 204 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%spectopmodule_ln48 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:48]   --->   Operation 205 'spectopmodule' 'spectopmodule_ln48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 213 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 215 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 217 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 219 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_24 = add i16 %mul_ln62_24, i16 %mul_ln62_25" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 220 'add' 'add_ln62_24' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 221 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln62_25 = add i16 %mul_ln62_26, i16 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 221 'add' 'add_ln62_25' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 222 [1/1] (1.12ns)   --->   "%add_ln62_26 = add i16 %add_ln62_25, i16 %add_ln62_24" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 222 'add' 'add_ln62_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 223 [1/1] (0.73ns)   --->   "%store_ln62 = store i16 %add_ln62_26, i4 %res_addr_8" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62]   --->   Operation 223 'store' 'store_ln62' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:68]   --->   Operation 224 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('a_0_addr', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [33]  (0 ns)
	'load' operation ('a_0_load', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) on array 'a_0' [34]  (0.73 ns)

 <State 2>: 2.42ns
The critical path consists of the following:
	'load' operation ('a_0_load', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) on array 'a_0' [34]  (0.73 ns)
	'mul' operation ('mul_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [39]  (1.69 ns)

 <State 3>: 2.42ns
The critical path consists of the following:
	'load' operation ('b_0_load_2', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) on array 'b_0' [75]  (0.73 ns)
	'mul' operation ('mul_ln62_6', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [77]  (1.69 ns)

 <State 4>: 1.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln62_12', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [106]  (1.69 ns)

 <State 5>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[54] ('add_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [54]  (0.831 ns)
	'add' operation ('add_ln62_2', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [56]  (1.12 ns)
	'store' operation ('store_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) of variable 'add_ln62_2', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62 on array 'res' [57]  (0.73 ns)

 <State 6>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[86] ('add_ln62_6', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [86]  (0.831 ns)
	'add' operation ('add_ln62_8', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [88]  (1.12 ns)
	'store' operation ('store_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) of variable 'add_ln62_8', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62 on array 'res' [89]  (0.73 ns)

 <State 7>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[109] ('add_ln62_12', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [109]  (0.831 ns)
	'add' operation ('add_ln62_14', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [111]  (1.12 ns)
	'store' operation ('store_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) of variable 'add_ln62_14', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62 on array 'res' [112]  (0.73 ns)

 <State 8>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[132] ('add_ln62_18', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [132]  (0.831 ns)
	'add' operation ('add_ln62_20', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [134]  (1.12 ns)
	'store' operation ('store_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) of variable 'add_ln62_20', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62 on array 'res' [135]  (0.73 ns)

 <State 9>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[146] ('add_ln62_24', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [146]  (0.831 ns)
	'add' operation ('add_ln62_26', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) [148]  (1.12 ns)
	'store' operation ('store_ln62', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62) of variable 'add_ln62_26', ../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:62 on array 'res' [149]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
