$date
	Wed Feb 02 12:09:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 32 ! sum [31:0] $end
$var wire 1 " cout $end
$var reg 32 # a [31:0] $end
$var reg 32 $ b [31:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
b11 !
b10 $
b1 #
b1 %
#10
b110 !
b100 $
b10 #
b10 %
#15
b1001 !
b110 $
b11 #
b11 %
#20
b1100 !
b1000 $
b100 #
b100 %
#25
b1111 !
b1010 $
b101 #
b101 %
#30
b10010 !
b1100 $
b110 #
b110 %
#35
b10101 !
b1110 $
b111 #
b111 %
#40
b11000 !
b10000 $
b1000 #
b1000 %
#45
b11011 !
b10010 $
b1001 #
b1001 %
#50
b11110 !
b10100 $
b1010 #
b1010 %
#55
b100001 !
b10110 $
b1011 #
b1011 %
#60
b100100 !
b11000 $
b1100 #
b1100 %
#65
b100111 !
b11010 $
b1101 #
b1101 %
#70
b101010 !
b11100 $
b1110 #
b1110 %
#75
b101101 !
b11110 $
b1111 #
b1111 %
#80
b10000 %
