

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_WRITE'
================================================================
* Date:           Mon Jun  3 15:09:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409603|   409603|  4.096 ms|  4.096 ms|  409603|  409603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409601|   409601|         3|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      612|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      559|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      559|      675|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln21_fu_187_p2         |         +|   0|  0|   26|          19|           1|
    |add_ln70_1_fu_220_p2       |         +|   0|  0|   19|           8|           8|
    |add_ln70_fu_214_p2         |         +|   0|  0|   19|           8|           8|
    |indvars_iv_next_fu_170_p2  |         +|   0|  0|   26|          19|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state4_io         |       and|   0|  0|    2|           1|           1|
    |icmp_ln19_fu_164_p2        |      icmp|   0|  0|   14|          19|          18|
    |icmp_ln21_fu_193_p2        |      icmp|   0|  0|   10|           6|           2|
    |select_ln21_fu_257_p3      |    select|   0|  0|  492|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  612|          83|          43|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |idx_fu_78                |   9|          2|   19|         38|
    |indvars_iv_fu_82         |   9|          2|   19|         38|
    |phi_ln21_fu_74           |   9|          2|  504|       1008|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  546|       1092|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln70_1_reg_325                |    8|   0|    8|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln19_reg_296                 |    1|   0|    1|          0|
    |icmp_ln21_reg_315                 |    1|   0|    1|          0|
    |icmp_ln21_reg_315_pp0_iter2_reg   |    1|   0|    1|          0|
    |idx_fu_78                         |   19|   0|   19|          0|
    |indvars_iv_fu_82                  |   19|   0|   19|          0|
    |phi_ln21_fu_74                    |  504|   0|  504|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  559|   0|  559|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_WRITE|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WDATA     |  out|  512|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RDATA     |   in|  512|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                  gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                  gmem|       pointer|
|sext_ln19            |   in|   58|     ap_none|                             sext_ln19|        scalar|
|x_x0_V_address0      |  out|   19|   ap_memory|                                x_x0_V|         array|
|x_x0_V_ce0           |  out|    1|   ap_memory|                                x_x0_V|         array|
|x_x0_V_q0            |   in|    8|   ap_memory|                                x_x0_V|         array|
|x_x1_V_address0      |  out|   19|   ap_memory|                                x_x1_V|         array|
|x_x1_V_ce0           |  out|    1|   ap_memory|                                x_x1_V|         array|
|x_x1_V_q0            |   in|    8|   ap_memory|                                x_x1_V|         array|
|x_x2_V_address0      |  out|   19|   ap_memory|                                x_x2_V|         array|
|x_x2_V_ce0           |  out|    1|   ap_memory|                                x_x2_V|         array|
|x_x2_V_q0            |   in|    8|   ap_memory|                                x_x2_V|         array|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln21 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 7 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 8 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln19_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln19"   --->   Operation 9 'read' 'sext_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln19_cast = sext i58 %sext_ln19_read"   --->   Operation 10 'sext' 'sext_ln19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvars_iv"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i504 0, i504 %phi_ln21"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%idx_1 = load i19 %idx" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 19 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i19 %indvars_iv"   --->   Operation 20 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.92ns)   --->   "%icmp_ln19 = icmp_eq  i19 %idx_1, i19 409600" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 21 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%indvars_iv_next = add i19 %indvars_iv_load, i19 1"   --->   Operation 22 'add' 'indvars_iv_next' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %.split4, void %.loopexit.loopexit2.exitStub" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 23 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i19 %idx_1" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 24 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i19 %indvars_iv_load"   --->   Operation 25 'zext' 'zext_ln587' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:16]   --->   Operation 26 'getelementptr' 'x_x0_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.29ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 27 'load' 'tmp_V' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:19]   --->   Operation 28 'getelementptr' 'x_x1_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.29ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 29 'load' 'tmp_V_1' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587" [../src/./read_mem_rnd.hpp:22]   --->   Operation 30 'getelementptr' 'x_x2_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.29ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 31 'load' 'tmp_V_2' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 32 [1/1] (1.12ns)   --->   "%add_ln21 = add i19 %idx_1, i19 1" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 32 'add' 'add_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.71ns)   --->   "%icmp_ln21 = icmp_eq  i6 %trunc_ln19, i6 63" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 33 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split4._crit_edge, void" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 34 'br' 'br_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 %indvars_iv_next, i19 %indvars_iv"   --->   Operation 35 'store' 'store_ln0' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_2 : Operation 36 [1/1] (0.46ns)   --->   "%store_ln21 = store i19 %add_ln21, i19 %idx" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 36 'store' 'store_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln19_cast" [../src/interleave_manual_rnd.cpp:19]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (1.29ns)   --->   "%tmp_V = load i19 %x_x0_V_addr" [../src/./read_mem_rnd.hpp:16]   --->   Operation 40 'load' 'tmp_V' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 41 [1/2] (1.29ns)   --->   "%tmp_V_1 = load i19 %x_x1_V_addr" [../src/./read_mem_rnd.hpp:19]   --->   Operation 41 'load' 'tmp_V_1' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 42 [1/2] (1.29ns)   --->   "%tmp_V_2 = load i19 %x_x2_V_addr" [../src/./read_mem_rnd.hpp:22]   --->   Operation 42 'load' 'tmp_V_2' <Predicate = (!icmp_ln19)> <Delay = 1.29> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 409600> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V_1, i8 %tmp_V"   --->   Operation 43 'add' 'add_ln70' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_2"   --->   Operation 44 'add' 'add_ln70_1' <Predicate = (!icmp_ln19)> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.51> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%phi_ln21_load_1 = load i504 %phi_ln21" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 45 'load' 'phi_ln21_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 46 'specpipeline' 'specpipeline_ln321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13"   --->   Operation 47 'specloopname' 'specloopname_ln321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i8.i504, i8 %add_ln70_1, i504 %phi_ln21_load_1" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 48 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (7.30ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 49 'write' 'write_ln21' <Predicate = (icmp_ln21)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln21 = br void %.split4._crit_edge" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 50 'br' 'br_ln21' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%phi_ln21_load = load i504 %phi_ln21"   --->   Operation 51 'load' 'phi_ln21_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = partselect i496 @_ssdm_op_PartSelect.i496.i504.i32.i32, i504 %phi_ln21_load, i32 8, i32 503"   --->   Operation 52 'partselect' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i504 @_ssdm_op_BitConcatenate.i504.i8.i496, i8 %add_ln70_1, i496 %tmp"   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.60ns)   --->   "%select_ln21 = select i1 %icmp_ln21, i504 0, i504 %tmp_1" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 54 'select' 'select_ln21' <Predicate = true> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln21 = store i504 %select_ln21, i504 %phi_ln21" [../src/interleave_manual_rnd.cpp:21]   --->   Operation 55 'store' 'store_ln21' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_x0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x_x1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x_x2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln21           (alloca           ) [ 01111]
idx                (alloca           ) [ 01100]
indvars_iv         (alloca           ) [ 01100]
sext_ln19_read     (read             ) [ 00000]
sext_ln19_cast     (sext             ) [ 01110]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
store_ln0          (store            ) [ 00000]
store_ln0          (store            ) [ 00000]
store_ln0          (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
idx_1              (load             ) [ 00000]
indvars_iv_load    (load             ) [ 00000]
icmp_ln19          (icmp             ) [ 01110]
indvars_iv_next    (add              ) [ 00000]
br_ln19            (br               ) [ 00000]
trunc_ln19         (trunc            ) [ 00000]
zext_ln587         (zext             ) [ 00000]
x_x0_V_addr        (getelementptr    ) [ 01010]
x_x1_V_addr        (getelementptr    ) [ 01010]
x_x2_V_addr        (getelementptr    ) [ 01010]
add_ln21           (add              ) [ 00000]
icmp_ln21          (icmp             ) [ 01011]
br_ln21            (br               ) [ 00000]
store_ln0          (store            ) [ 00000]
store_ln21         (store            ) [ 00000]
specbitsmap_ln0    (specbitsmap      ) [ 00000]
gmem_addr          (getelementptr    ) [ 01001]
empty              (speclooptripcount) [ 00000]
tmp_V              (load             ) [ 00000]
tmp_V_1            (load             ) [ 00000]
tmp_V_2            (load             ) [ 00000]
add_ln70           (add              ) [ 00000]
add_ln70_1         (add              ) [ 01001]
phi_ln21_load_1    (load             ) [ 00000]
specpipeline_ln321 (specpipeline     ) [ 00000]
specloopname_ln321 (specloopname     ) [ 00000]
or_ln              (bitconcatenate   ) [ 00000]
write_ln21         (write            ) [ 00000]
br_ln21            (br               ) [ 00000]
phi_ln21_load      (load             ) [ 00000]
tmp                (partselect       ) [ 00000]
tmp_1              (bitconcatenate   ) [ 00000]
select_ln21        (select           ) [ 00000]
store_ln21         (store            ) [ 00000]
br_ln0             (br               ) [ 00000]
ret_ln0            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln19">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_x0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_x1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_x2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i8.i504"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i496.i504.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i504.i8.i496"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="phi_ln21_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln21/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="idx_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvars_iv_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln19_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="58" slack="0"/>
<pin id="88" dir="0" index="1" bw="58" slack="0"/>
<pin id="89" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln21_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="512" slack="1"/>
<pin id="95" dir="0" index="2" bw="512" slack="0"/>
<pin id="96" dir="0" index="3" bw="1" slack="0"/>
<pin id="97" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_x0_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="19" slack="0"/>
<pin id="104" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x0_V_addr/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="19" slack="0"/>
<pin id="109" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="x_x1_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="19" slack="0"/>
<pin id="117" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x1_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="19" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_x2_V_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="19" slack="0"/>
<pin id="130" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x2_V_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="19" slack="0"/>
<pin id="135" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln19_cast_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="58" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_cast/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="19" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="19" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="504" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="idx_1_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="19" slack="1"/>
<pin id="160" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="indvars_iv_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="1"/>
<pin id="163" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln19_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="19" slack="0"/>
<pin id="166" dir="0" index="1" bw="19" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvars_iv_next_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="19" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln19_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="19" slack="0"/>
<pin id="178" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln587_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="19" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln21_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln21_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="19" slack="0"/>
<pin id="201" dir="0" index="1" bw="19" slack="1"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln21_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="19" slack="0"/>
<pin id="206" dir="0" index="1" bw="19" slack="1"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="gmem_addr_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="2"/>
<pin id="212" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln70_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln70_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="phi_ln21_load_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="504" slack="3"/>
<pin id="228" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln21_load_1/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="or_ln_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="512" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="1"/>
<pin id="232" dir="0" index="2" bw="504" slack="0"/>
<pin id="233" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="phi_ln21_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="504" slack="3"/>
<pin id="239" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln21_load/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="496" slack="0"/>
<pin id="242" dir="0" index="1" bw="504" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="10" slack="0"/>
<pin id="245" dir="1" index="4" bw="496" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="504" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="1"/>
<pin id="253" dir="0" index="2" bw="496" slack="0"/>
<pin id="254" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln21_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="0" index="1" bw="504" slack="0"/>
<pin id="260" dir="0" index="2" bw="504" slack="0"/>
<pin id="261" dir="1" index="3" bw="504" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln21_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="504" slack="0"/>
<pin id="266" dir="0" index="1" bw="504" slack="3"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/4 "/>
</bind>
</comp>

<comp id="269" class="1005" name="phi_ln21_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="504" slack="0"/>
<pin id="271" dir="1" index="1" bw="504" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln21 "/>
</bind>
</comp>

<comp id="277" class="1005" name="idx_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="19" slack="0"/>
<pin id="279" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="284" class="1005" name="indvars_iv_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="19" slack="0"/>
<pin id="286" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="291" class="1005" name="sext_ln19_cast_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="2"/>
<pin id="293" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_cast "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln19_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="300" class="1005" name="x_x0_V_addr_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="19" slack="1"/>
<pin id="302" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x0_V_addr "/>
</bind>
</comp>

<comp id="305" class="1005" name="x_x1_V_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="19" slack="1"/>
<pin id="307" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x1_V_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="x_x2_V_addr_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="19" slack="1"/>
<pin id="312" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x2_V_addr "/>
</bind>
</comp>

<comp id="315" class="1005" name="icmp_ln21_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="320" class="1005" name="gmem_addr_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="512" slack="1"/>
<pin id="322" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="325" class="1005" name="add_ln70_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="46" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="86" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="161" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="158" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="161" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="191"><net_src comp="158" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="176" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="170" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="187" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="120" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="107" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="133" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="246"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="255"><net_src comp="72" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="240" pin="4"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="40" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="74" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="280"><net_src comp="78" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="287"><net_src comp="82" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="294"><net_src comp="139" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="299"><net_src comp="164" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="100" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="308"><net_src comp="113" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="313"><net_src comp="126" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="318"><net_src comp="193" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="323"><net_src comp="209" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="328"><net_src comp="220" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="250" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {4 }
	Port: x_x0_V | {}
	Port: x_x1_V | {}
	Port: x_x2_V | {}
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_WRITE : gmem | {}
	Port: interleave_manual_rnd_Pipeline_WRITE : sext_ln19 | {1 }
	Port: interleave_manual_rnd_Pipeline_WRITE : x_x0_V | {2 3 }
	Port: interleave_manual_rnd_Pipeline_WRITE : x_x1_V | {2 3 }
	Port: interleave_manual_rnd_Pipeline_WRITE : x_x2_V | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln19 : 1
		indvars_iv_next : 1
		br_ln19 : 2
		trunc_ln19 : 1
		zext_ln587 : 1
		x_x0_V_addr : 2
		tmp_V : 3
		x_x1_V_addr : 2
		tmp_V_1 : 3
		x_x2_V_addr : 2
		tmp_V_2 : 3
		add_ln21 : 1
		icmp_ln21 : 2
		br_ln21 : 3
		store_ln0 : 2
		store_ln21 : 2
	State 3
		add_ln70 : 1
		add_ln70_1 : 2
	State 4
		or_ln : 1
		write_ln21 : 2
		tmp : 1
		tmp_1 : 2
		select_ln21 : 3
		store_ln21 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln21_fu_257    |    0    |   492   |
|----------|---------------------------|---------|---------|
|          |   indvars_iv_next_fu_170  |    0    |    26   |
|    add   |      add_ln21_fu_187      |    0    |    26   |
|          |      add_ln70_fu_214      |    0    |    19   |
|          |     add_ln70_1_fu_220     |    0    |    19   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln19_fu_164     |    0    |    14   |
|          |      icmp_ln21_fu_193     |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln19_read_read_fu_86 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln21_write_fu_92  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln19_cast_fu_139   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln19_fu_176     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln587_fu_180     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_229       |    0    |    0    |
|          |        tmp_1_fu_250       |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_240        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   606   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln70_1_reg_325  |    8   |
|   gmem_addr_reg_320  |   512  |
|   icmp_ln19_reg_296  |    1   |
|   icmp_ln21_reg_315  |    1   |
|      idx_reg_277     |   19   |
|  indvars_iv_reg_284  |   19   |
|   phi_ln21_reg_269   |   504  |
|sext_ln19_cast_reg_291|   64   |
|  x_x0_V_addr_reg_300 |   19   |
|  x_x1_V_addr_reg_305 |   19   |
|  x_x2_V_addr_reg_310 |   19   |
+----------------------+--------+
|         Total        |  1185  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  19  |   38   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   114  ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   606  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |  1185  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1185  |   633  |
+-----------+--------+--------+--------+
