<stg><name>Block_codeRepl1510_p</name>


<trans_list>

<trans id="1074" from="1" to="2">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="2" to="3">
<condition id="410">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="2" to="66">
<condition id="429">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="3"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="3"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="2" to="9">
<condition id="433">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="3" to="4">
<condition id="411">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="3" to="5">
<condition id="416">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="4" to="3">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="5" to="6">
<condition id="417">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="5" to="7">
<condition id="422">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="6" to="5">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="7" to="8">
<condition id="423">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="7" to="2">
<condition id="428">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="8" to="7">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="9" to="10">
<condition id="434">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="9" to="11">
<condition id="435">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="10" to="9">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="11" to="12">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="12" to="13">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="13" to="14">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="14" to="15">
<condition id="443">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="14" to="59">
<condition id="445">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="15" to="16">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="16" to="17">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="17" to="18">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="18" to="19">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="19" to="20">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="20" to="21">
<condition id="452">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="20" to="59">
<condition id="501">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="21" to="22">
<condition id="455">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="21" to="58">
<condition id="454">
<or_exp><and_exp><literal name="DetectExecState" val="1"/>
</and_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp><and_exp><literal name="DetectExecState" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp><and_exp><literal name="DetectExecState" val="!0"/>
<literal name="DetectExecState" val="!6"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="21" to="59">
<condition id="497">
<or_exp><and_exp><literal name="DetectExecState" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="22" to="23">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="23" to="24">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="24" to="25">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="25" to="26">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="26" to="27">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="27" to="28">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="28" to="29">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="29" to="30">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="30" to="31">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="31" to="32">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="32" to="33">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="33" to="34">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="34" to="35">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="35" to="36">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="36" to="37">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="37" to="38">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="38" to="39">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="39" to="40">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="40" to="41">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="41" to="42">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="42" to="43">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="43" to="44">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="44" to="45">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="45" to="46">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="46" to="47">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="47" to="48">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="48" to="49">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="49" to="50">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="50" to="51">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="51" to="52">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="52" to="53">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="53" to="54">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="54" to="55">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="55" to="56">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="56" to="57">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="57" to="58">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="58" to="20">
<condition id="499">
<or_exp><and_exp><literal name="DetectExecState" val="!0"/>
</and_exp><and_exp><literal name="DetectExecState" val="1"/>
</and_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp><and_exp><literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="59" to="60">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="60" to="61">
<condition id="504">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="60" to="62">
<condition id="509">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="61" to="60">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="62" to="63">
<condition id="510">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="62" to="64">
<condition id="515">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="63" to="62">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="64" to="65">
<condition id="516">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="64" to="66">
<condition id="520">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="65" to="64">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="66" to="67">
<condition id="522">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="67" to="68">
<condition id="530">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="67" to="72">
<condition id="542">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="67" to="73">
<condition id="543">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="68" to="69">
<condition id="531">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="68" to="76">
<condition id="541">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="69" to="68">
<condition id="534">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="69" to="70">
<condition id="535">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="70" to="71">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="71" to="76">
<condition id="538">
<or_exp><and_exp><literal name="tmp_last_V_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="71" to="77">
<condition id="540">
<or_exp><and_exp><literal name="tmp_last_V_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="72" to="73">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="73" to="76">
<condition id="545">
<or_exp><and_exp><literal name="tmp_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="73" to="74">
<condition id="546">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="74" to="75">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="75" to="76">
<condition id="550">
<or_exp><and_exp><literal name="tmp_last_V_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="75" to="81">
<condition id="549">
<or_exp><and_exp><literal name="tmp_last_V_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="76" to="77">
<condition id="552">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="76" to="81">
<condition id="553">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="77" to="78">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="78" to="86">
<condition id="559">
<or_exp><and_exp><literal name="tmp_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="78" to="79">
<condition id="561">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="79" to="80">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="80" to="86">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="81" to="82">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="82" to="83">
<condition id="570">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="82" to="86">
<condition id="583">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="83" to="82">
<condition id="574">
<or_exp><and_exp><literal name="tmp_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="83" to="84">
<condition id="576">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="84" to="85">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="85" to="86">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="86" to="87">
<condition id="585">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="86" to="91">
<condition id="600">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="87" to="88">
<condition id="587">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="87" to="90">
<condition id="597">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="88" to="87">
<condition id="591">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="88" to="89">
<condition id="593">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="89" to="90">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="90" to="94">
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="91" to="93">
<condition id="603">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="91" to="92">
<condition id="605">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="92" to="93">
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="93" to="90">
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="94" to="95">
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str18, i32 1, i32 1, [5 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %merger_host_1_V_dat = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="merger_host_1_V_dat"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_1_V_dat, i256* %merger_host_1_V_dat)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_1_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:9  %merger_host_1_V_kee = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="merger_host_1_V_kee"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:10  %empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_1_V_kee, i32* %merger_host_1_V_kee)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_1_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:12  %merger_host_1_V_las = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="merger_host_1_V_las"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:13  %empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_1_V_las, i1* %merger_host_1_V_las)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_1_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:15  %merger_host_1_V_id_s = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="merger_host_1_V_id_s"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:16  %empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_1_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_1_V_id_s, i3* %merger_host_1_V_id_s)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:17  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_1_V_id_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:18  %merger_host_1_V_use = alloca i12, align 2

]]></Node>
<StgValue><ssdm name="merger_host_1_V_use"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:19  %empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_1_V_use, i12* %merger_host_1_V_use)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:20  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_1_V_use, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:21  %merger_network_0_V_s = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="merger_network_0_V_s"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:22  %empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_0_V_s, i256* %merger_network_0_V_s)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:23  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_0_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:24  %merger_network_0_V_1 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="merger_network_0_V_1"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:25  %empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_0_V_1, i32* %merger_network_0_V_1)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:26  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_0_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:27  %merger_network_0_V_2 = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="merger_network_0_V_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:28  %empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_0_V_2, i1* %merger_network_0_V_2)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:29  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_0_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:30  %merger_network_0_V_3 = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="merger_network_0_V_3"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:31  %empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_0_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_0_V_3, i3* %merger_network_0_V_3)

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:32  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_0_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:33  %merger_network_0_V_4 = alloca i12, align 2

]]></Node>
<StgValue><ssdm name="merger_network_0_V_4"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:34  %empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_0_V_4, i12* %merger_network_0_V_4)

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:35  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_0_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:36  %merger_host_0_V_dat = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="merger_host_0_V_dat"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:37  %empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_0_V_dat, i256* %merger_host_0_V_dat)

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:38  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_0_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:39  %merger_host_0_V_kee = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="merger_host_0_V_kee"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:40  %empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_0_V_kee, i32* %merger_host_0_V_kee)

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:41  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_0_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:42  %merger_host_0_V_las = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="merger_host_0_V_las"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:43  %empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_0_V_las, i1* %merger_host_0_V_las)

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:44  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_0_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:45  %merger_host_0_V_id_s = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="merger_host_0_V_id_s"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:46  %empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_0_NF_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_0_V_id_s, i3* %merger_host_0_V_id_s)

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:47  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_0_V_id_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:48  %merger_host_0_V_use = alloca i12, align 2

]]></Node>
<StgValue><ssdm name="merger_host_0_V_use"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:49  %empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_0_V_use, i12* %merger_host_0_V_use)

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:50  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_0_V_use, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:51  %merger_network_1_V_s = alloca i256, align 8

]]></Node>
<StgValue><ssdm name="merger_network_1_V_s"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:52  %empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_1_V_s, i256* %merger_network_1_V_s)

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:53  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_1_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:54  %merger_network_1_V_1 = alloca i32, align 4

]]></Node>
<StgValue><ssdm name="merger_network_1_V_1"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:55  %empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_1_V_1, i32* %merger_network_1_V_1)

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:56  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_1_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:57  %merger_network_1_V_2 = alloca i1, align 1

]]></Node>
<StgValue><ssdm name="merger_network_1_V_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:58  %empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_1_V_2, i1* %merger_network_1_V_2)

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:59  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_1_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:60  %merger_network_1_V_3 = alloca i3, align 1

]]></Node>
<StgValue><ssdm name="merger_network_1_V_3"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:61  %empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_1_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_1_V_3, i3* %merger_network_1_V_3)

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:62  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_1_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:63  %merger_network_1_V_4 = alloca i12, align 2

]]></Node>
<StgValue><ssdm name="merger_network_1_V_4"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:64  %empty_116 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_1_V_4, i12* %merger_network_1_V_4)

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:65  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_1_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:66  %tmp_topic_sub_ip_des = alloca [2 x i32], align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:67  %tmp_topic_sub_ip_src = alloca [2 x i32], align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="48" op_0_bw="64">
<![CDATA[
newFuncRoot:68  %tmp_topic_sub_mac_V = alloca [2 x i48], align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:69  %tmp_topic_exec = alloca [5 x i3], align 1

]]></Node>
<StgValue><ssdm name="tmp_topic_exec"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:70  %init_load = load i1* @init, align 1

]]></Node>
<StgValue><ssdm name="init_load"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:71  br i1 %init_load, label %.preheader.i.preheader, label %._crit_edge1194.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="init_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:0  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="init_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader.i:0  %i_0_i = phi i9 [ %i, %"operator=.exit1227.i" ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="init_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:1  %exitcond_i = icmp eq i9 %i_0_i, -255

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="init_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_117 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 257, i64 257, i64 257)

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="init_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.i:3  %i = add i9 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp><literal name="init_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %exitcond_i, label %0, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="611" op_0_bw="611">
<![CDATA[
:1  %tpc_load = load i611* @tpc, align 16

]]></Node>
<StgValue><ssdm name="tpc_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2  %tpc16_part_set = call i611 @llvm.part.set.i611.i16(i611 %tpc_load, i16 0, i32 179, i32 194)

]]></Node>
<StgValue><ssdm name="tpc16_part_set"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="80" op_3_bw="32" op_4_bw="32">
<![CDATA[
:3  %tpc39_part_set = call i611 @_ssdm_op_PartSet.i611.i611.i80.i32.i32(i611 %tpc16_part_set, i80 4259840000, i32 419, i32 498)

]]></Node>
<StgValue><ssdm name="tpc39_part_set"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="32" op_3_bw="1">
<![CDATA[
:4  %tmp_7 = call i611 @_ssdm_op_BitSet.i611.i611.i32.i1(i611 %tpc39_part_set, i32 610, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="3" op_3_bw="32" op_4_bw="32">
<![CDATA[
:5  %tpc_part_set = call i611 @llvm.part.set.i611.i3(i611 %tmp_7, i3 0, i32 176, i32 178)

]]></Node>
<StgValue><ssdm name="tpc_part_set"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %tpc46_part_set = call i611 @llvm.part.set.i611.i32(i611 %tpc_part_set, i32 1112014848, i32 514, i32 545)

]]></Node>
<StgValue><ssdm name="tpc46_part_set"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %tpc49_part_set = call i611 @llvm.part.set.i611.i32(i611 %tpc46_part_set, i32 1065353216, i32 546, i32 577)

]]></Node>
<StgValue><ssdm name="tpc49_part_set"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="611" op_0_bw="611" op_1_bw="611" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:8  %tpc56_part_set = call i611 @llvm.part.set.i611.i16(i611 %tpc49_part_set, i16 1, i32 594, i32 609)

]]></Node>
<StgValue><ssdm name="tpc56_part_set"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="611" op_1_bw="611">
<![CDATA[
:9  store i611 %tpc56_part_set, i611* @tpc, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="9">
<![CDATA[
:10  %tmp = zext i9 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:11  %tmp_16 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="10">
<![CDATA[
:12  %tmp_68_cast = zext i10 %tmp_16 to i11

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="176" op_0_bw="611">
<![CDATA[
:13  %tmp_17 = trunc i611 %tpc_load to i176

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="176" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %topics_data_V_addr = getelementptr [257 x i176]* @topics_data_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_data_V_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="176" op_1_bw="9">
<![CDATA[
:15  store i176 %tmp_17, i176* %topics_data_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %topics_tot_sub_V_add = getelementptr [257 x i3]* @topics_tot_sub_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_tot_sub_V_add"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
:17  store i3 0, i3* %topics_tot_sub_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %topics_count_V_addr = getelementptr [257 x i16]* @topics_count_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_count_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:19  store i16 0, i16* %topics_count_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @init, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="init_load" val="1"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1194.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="init_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="2">
<![CDATA[
._crit_edge1194.i:0  %DetectState_load = load i2* @DetectState, align 1

]]></Node>
<StgValue><ssdm name="DetectState_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="init_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge1194.i:1  %reply_load = load i1* @reply, align 1

]]></Node>
<StgValue><ssdm name="reply_load"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="init_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge1194.i:2  switch i2 %DetectState_load, label %axi_stream_pass_nw.exit [
    i2 0, label %2
    i2 1, label %3
    i2 -2, label %4
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_5 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_5, label %11, label %._crit_edge1204.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_121 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V = extractvalue { i256, i32, i1, i3, i12 } %empty_121, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty_121, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty_121, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty_121, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty_121, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_load, label %18, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_dat, i32* %merger_host_0_V_kee, i1* %merger_host_0_V_las, i3* %merger_host_0_V_id_s, i12* %merger_host_0_V_use, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V, label %32, label %._crit_edge1205.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge1205.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1205.i:0  br label %._crit_edge1204.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="2"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1204.i:0  br label %axi_stream_pass_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %10, label %._crit_edge1200.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_120 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_28 = extractvalue { i256, i32, i1, i3, i12 } %empty_120, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_28"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_120, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_27 = extractvalue { i256, i32, i1, i3, i12 } %empty_120, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_27"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_120, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_120, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_17 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_28, i16 0, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
:7  %t_V = load i32* @count_V_1, align 4

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_10 = add i32 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  store i32 %tmp_10, i32* @count_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %type_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_28, i32 168, i32 175)

]]></Node>
<StgValue><ssdm name="type_V"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %9, label %._crit_edge1196.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_119 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_1 = extractvalue { i256, i32, i1, i3, i12 } %empty_119, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_1 = extractvalue { i256, i32, i1, i3, i12 } %empty_119, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_1"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_1 = extractvalue { i256, i32, i1, i3, i12 } %empty_119, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_1 = extractvalue { i256, i32, i1, i3, i12 } %empty_119, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_1 = extractvalue { i256, i32, i1, i3, i12 } %empty_119, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_1, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_8 = icmp eq i16 %p_Result_s, 2048

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_8, label %17, label %._crit_edge1197.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_1, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_11 = icmp eq i8 %p_Result_2, 17

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_11, label %._crit_edge1199.i.critedge, label %._crit_edge1197.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge1197.i:0  store i2 -2, i2* @DetectState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1197.i:1  br i1 %reply_load, label %._crit_edge1199.i, label %26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_dat, i32* %merger_host_0_V_kee, i1* %merger_host_0_V_las, i3* %merger_host_0_V_id_s, i12* %merger_host_0_V_use, i256 %tmp_data_V_1, i32 %tmp_keep_V_1, i1 %tmp_last_V_1, i3 %tmp_id_V_1, i12 %tmp_user_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge1199.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
._crit_edge1199.i.critedge:0  store i256 %tmp_data_V_1, i256* @prev_buff_data_V, align 32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1199.i.critedge:1  store i32 %tmp_keep_V_1, i32* @prev_buff_keep_V, align 32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1199.i.critedge:2  store i1 %tmp_last_V_1, i1* @prev_buff_last_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge1199.i.critedge:3  store i3 %tmp_id_V_1, i3* @prev_buff_id_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge1199.i.critedge:4  store i12 %tmp_user_V_1, i12* @prev_buff_user_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1199.i.critedge:5  store i1 true, i1* @reply, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge1199.i.critedge:6  store i2 1, i2* @DetectState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1199.i.critedge:7  br label %._crit_edge1199.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1199.i:0  br label %._crit_edge1196.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="init_load" val="0"/>
<literal name="DetectState_load" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1196.i:0  br label %axi_stream_pass_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i1207_i = phi i2 [ 0, %1 ], [ %p_i0, %12 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i1207_i"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="11" op_0_bw="2">
<![CDATA[
:1  %p_i0_0_i1207_i_cast_s = zext i2 %p_i0_0_i1207_i to i11

]]></Node>
<StgValue><ssdm name="p_i0_0_i1207_i_cast_s"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_18 = add i11 %tmp_68_cast, %p_i0_0_i1207_i_cast_s

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="11">
<![CDATA[
:3  %tmp_69_cast = zext i11 %tmp_18 to i64

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %topics_sub_ip_dest_V = getelementptr [514 x i32]* @topics_sub_ip_dest_V, i64 0, i64 %tmp_69_cast

]]></Node>
<StgValue><ssdm name="topics_sub_ip_dest_V"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_2 = icmp eq i2 %p_i0_0_i1207_i, -2

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %p_i0 = add i2 %p_i0_0_i1207_i, 1

]]></Node>
<StgValue><ssdm name="p_i0"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_2, label %.preheader20.i1209.i.preheader, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="611" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_new = call i64 @_ssdm_op_PartSelect.i64.i611.i32.i32(i611 %tpc_load, i32 195, i32 258)

]]></Node>
<StgValue><ssdm name="p_new"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_26 = trunc i2 %p_i0_0_i1207_i to i1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:2  %tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_26, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_6 = or i6 %tmp_9, 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_30 = icmp ugt i6 %tmp_9, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="6">
<![CDATA[
:5  %tmp_40 = zext i6 %tmp_9 to i7

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="6">
<![CDATA[
:6  %tmp_53 = zext i6 %tmp_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="611" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_59 = call i64 @_ssdm_op_PartSelect.i64.i611.i32.i32(i611 %tpc_load, i32 258, i32 195)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_64 = sub i7 %tmp_40, %tmp_53

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_68 = xor i7 %tmp_40, 63

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_69 = sub i7 %tmp_53, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:11  %tmp_70 = select i1 %tmp_30, i7 %tmp_64, i7 %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %tmp_72 = select i1 %tmp_30, i64 %tmp_59, i64 %p_new

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:13  %tmp_73 = select i1 %tmp_30, i7 %tmp_68, i7 %tmp_40

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp_79 = sub i7 63, %tmp_70

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="7">
<![CDATA[
:15  %tmp_80 = zext i7 %tmp_73 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_85 = lshr i64 %tmp_72, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.i1209.i.preheader:0  br label %.preheader20.i1209.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="7">
<![CDATA[
:16  %tmp_84 = zext i7 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_86 = lshr i64 -1, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_87 = and i64 %tmp_85, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_88 = trunc i64 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store i32 %tmp_88, i32* %topics_sub_ip_dest_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader20.i1209.i:0  %p_i01_0_i1208_i = phi i2 [ %p_i0_1, %20 ], [ 0, %.preheader20.i1209.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_i01_0_i1208_i"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="2">
<![CDATA[
.preheader20.i1209.i:1  %p_i01_0_i1208_i_cast = zext i2 %p_i01_0_i1208_i to i11

]]></Node>
<StgValue><ssdm name="p_i01_0_i1208_i_cast"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader20.i1209.i:2  %tmp_71 = add i11 %tmp_68_cast, %p_i01_0_i1208_i_cast

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="11">
<![CDATA[
.preheader20.i1209.i:3  %tmp_71_cast = zext i11 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20.i1209.i:4  %topics_sub_ip_src_V_s = getelementptr [514 x i32]* @topics_sub_ip_src_V, i64 0, i64 %tmp_71_cast

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_s"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader20.i1209.i:5  %tmp_s = icmp eq i2 %p_i01_0_i1208_i, -2

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20.i1209.i:6  %empty_122 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader20.i1209.i:7  %p_i0_1 = add i2 %p_i01_0_i1208_i, 1

]]></Node>
<StgValue><ssdm name="p_i0_1"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20.i1209.i:8  br i1 %tmp_s, label %.preheader.i1211.i.preheader, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="611" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_new1 = call i64 @_ssdm_op_PartSelect.i64.i611.i32.i32(i611 %tpc_load, i32 259, i32 322)

]]></Node>
<StgValue><ssdm name="p_new1"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_89 = trunc i2 %p_i01_0_i1208_i to i1

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:2  %tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %tmp_89, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %tmp_14 = or i6 %tmp_13, 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_90 = icmp ugt i6 %tmp_13, %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="6">
<![CDATA[
:5  %tmp_91 = zext i6 %tmp_13 to i7

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="6">
<![CDATA[
:6  %tmp_92 = zext i6 %tmp_14 to i7

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="611" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_93 = call i64 @_ssdm_op_PartSelect.i64.i611.i32.i32(i611 %tpc_load, i32 322, i32 259)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %tmp_94 = sub i7 %tmp_91, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_95 = xor i7 %tmp_91, 63

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:10  %tmp_96 = sub i7 %tmp_92, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:11  %tmp_97 = select i1 %tmp_90, i7 %tmp_94, i7 %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %tmp_98 = select i1 %tmp_90, i64 %tmp_93, i64 %p_new1

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:13  %tmp_99 = select i1 %tmp_90, i7 %tmp_95, i7 %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:14  %tmp_100 = sub i7 63, %tmp_97

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="7">
<![CDATA[
:15  %tmp_101 = zext i7 %tmp_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_103 = lshr i64 %tmp_98, %tmp_101

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i1211.i.preheader:0  br label %.preheader.i1211.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="7">
<![CDATA[
:16  %tmp_102 = zext i7 %tmp_100 to i64

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18  %tmp_104 = lshr i64 -1, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19  %tmp_105 = and i64 %tmp_103, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="64">
<![CDATA[
:20  %tmp_106 = trunc i64 %tmp_105 to i32

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:21  store i32 %tmp_106, i32* %topics_sub_ip_src_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader20.i1209.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="327" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i1211.i:0  %p_i02_0_i1210_i = phi i2 [ %p_i0_2, %28 ], [ 0, %.preheader.i1211.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_i02_0_i1210_i"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="2">
<![CDATA[
.preheader.i1211.i:1  %p_i02_0_i1210_i_cast = zext i2 %p_i02_0_i1210_i to i11

]]></Node>
<StgValue><ssdm name="p_i02_0_i1210_i_cast"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i1211.i:2  %tmp_78 = add i11 %tmp_68_cast, %p_i02_0_i1210_i_cast

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="11">
<![CDATA[
.preheader.i1211.i:3  %tmp_78_cast = zext i11 %tmp_78 to i64

]]></Node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i1211.i:4  %topics_sub_mac_V_add = getelementptr [514 x i48]* @topics_sub_mac_V, i64 0, i64 %tmp_78_cast

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_add"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i1211.i:5  %tmp_15 = icmp eq i2 %p_i02_0_i1210_i, -2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i1211.i:6  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i1211.i:7  %p_i0_2 = add i2 %p_i02_0_i1210_i, 1

]]></Node>
<StgValue><ssdm name="p_i0_2"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i1211.i:8  br i1 %tmp_15, label %"operator=.exit1227.i", label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="96" op_0_bw="96" op_1_bw="611" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_new2 = call i96 @_ssdm_op_PartSelect.i96.i611.i32.i32(i611 %tpc_load, i32 323, i32 418)

]]></Node>
<StgValue><ssdm name="p_new2"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_118 = trunc i2 %p_i02_0_i1210_i to i1

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:2  %p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %tmp_118, i6 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
:3  %p_shl1 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_118, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="5">
<![CDATA[
:4  %p_shl1_cast = zext i5 %p_shl1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %tmp_25 = sub i7 %p_shl, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="96" op_0_bw="7">
<![CDATA[
:6  %tmp_119 = zext i7 %tmp_25 to i96

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
:7  %tmp_120 = lshr i96 %p_new2, %tmp_119

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="48" op_0_bw="96">
<![CDATA[
:8  %tmp_121 = trunc i96 %tmp_120 to i48

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:0  %topics_avg_V_addr_1 = getelementptr [257 x i2]* @topics_avg_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_avg_V_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:1  store i2 0, i2* %topics_avg_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:2  %topics_min_V_addr_1 = getelementptr [257 x i16]* @topics_min_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_min_V_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:3  store i16 -536, i16* %topics_min_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:4  %topics_max_V_addr_1 = getelementptr [257 x i16]* @topics_max_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_max_V_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:5  store i16 0, i16* %topics_max_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:6  %topics_sum_V_addr_1 = getelementptr [257 x i32]* @topics_sum_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_sum_V_addr_1"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:7  store i32 0, i32* %topics_sum_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:8  %topics_exec_0_addr_1 = getelementptr [257 x i2]* @topics_exec_0, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_exec_0_addr_1"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:9  store i2 0, i2* %topics_exec_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:10  %topics_exec_1_addr_1 = getelementptr [257 x i2]* @topics_exec_1, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_exec_1_addr_1"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:11  store i2 1, i2* %topics_exec_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:12  %topics_exec_2_addr = getelementptr [257 x i3]* @topics_exec_2, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_exec_2_addr"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:13  store i3 -2, i3* %topics_exec_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:14  %topics_exec_3_addr = getelementptr [257 x i3]* @topics_exec_3, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_exec_3_addr"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:15  store i3 3, i3* %topics_exec_3_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:16  %topics_exec_4_addr = getelementptr [257 x i3]* @topics_exec_4, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_exec_4_addr"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:17  store i3 -3, i3* %topics_exec_4_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:18  %topics_klm_x_hat_add = getelementptr [257 x float]* @topics_klm_x_hat, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_klm_x_hat_add"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:19  store float 5.000000e+01, float* %topics_klm_x_hat_add, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:20  %topics_klm_p_addr_1 = getelementptr [257 x float]* @topics_klm_p, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_klm_p_addr_1"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:21  store float 1.000000e+00, float* %topics_klm_p_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="611" op_2_bw="32" op_3_bw="32">
<![CDATA[
operator=.exit1227.i:22  %tpc_klm_x_prev_V_loa = call i16 @_ssdm_op_PartSelect.i16.i611.i32.i32(i611 %tpc_load, i32 578, i32 593)

]]></Node>
<StgValue><ssdm name="tpc_klm_x_prev_V_loa"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:23  %topics_klm_x_prev_V_s = getelementptr [257 x i16]* @topics_klm_x_prev_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_klm_x_prev_V_s"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:24  store i16 %tpc_klm_x_prev_V_loa, i16* %topics_klm_x_prev_V_s, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:25  %topics_klm_r_V_addr_1 = getelementptr [257 x i2]* @topics_klm_r_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_klm_r_V_addr_1"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:26  store i2 1, i2* %topics_klm_r_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator=.exit1227.i:27  %topics_vld_addr_1 = getelementptr [257 x i1]* @topics_vld, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="topics_vld_addr_1"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
operator=.exit1227.i:28  store i1 false, i1* %topics_vld_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator=.exit1227.i:29  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="375" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
operator=.exit1227.i:30  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="376" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="48" op_1_bw="10">
<![CDATA[
:9  store i48 %tmp_121, i48* %topics_sub_mac_V_add, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i1211.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %p_0727_0_i = phi i8 [ -89, %10 ], [ %i_V, %_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i ]

]]></Node>
<StgValue><ssdm name="p_0727_0_i"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %r_V_3 = phi i8 [ 11, %10 ], [ %hash_V, %_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i ]

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_12 = icmp ugt i8 %p_0727_0_i, 80

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_12, label %_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i, label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:0  %Lo_assign = add i8 -7, %p_0727_0_i

]]></Node>
<StgValue><ssdm name="Lo_assign"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:2  %tmp_108 = zext i8 %Lo_assign to i9

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:3  %tmp_109 = zext i8 %p_0727_0_i to i9

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:4  %tmp_110 = sub i9 %tmp_109, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:5  %tmp_111 = sub i9 255, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:13  %i_V = add i8 -8, %p_0727_0_i

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_19 = zext i8 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %topics_exec_0_addr = getelementptr [257 x i2]* @topics_exec_0, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_exec_0_addr"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="9">
<![CDATA[
:46  %topics_exec_0_load = load i2* %topics_exec_0_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_exec_0_load"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:77  %tmp_20 = icmp eq i8 %type_V, 112

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="393" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:1  %r_V = shl i8 %r_V_3, 4

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="394" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="256" op_0_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:6  %tmp_112 = zext i8 %Lo_assign to i256

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="256" op_0_bw="9">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:7  %tmp_113 = zext i9 %tmp_111 to i256

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:8  %tmp_114 = lshr i256 %p_Result_17, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:9  %tmp_115 = lshr i256 -1, %tmp_113

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:10  %p_Result_21 = and i256 %tmp_114, %tmp_115

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="8" op_0_bw="256">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:11  %tmp_117 = trunc i256 %p_Result_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:12  %hash_V = xor i8 %tmp_117, %r_V

]]></Node>
<StgValue><ssdm name="hash_V"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi8ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:14  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="402" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="2" op_0_bw="9">
<![CDATA[
:46  %topics_exec_0_load = load i2* %topics_exec_0_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_exec_0_load"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %topics_exec_1_addr = getelementptr [257 x i2]* @topics_exec_1, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_exec_1_addr"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="9">
<![CDATA[
:51  %topics_exec_1_load = load i2* %topics_exec_1_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_exec_1_load"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %topics_exec_2_addr_1 = getelementptr [257 x i3]* @topics_exec_2, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_exec_2_addr_1"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="9">
<![CDATA[
:56  %topics_exec_2_load = load i3* %topics_exec_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="topics_exec_2_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="407" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
:1  %tmp_74 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %r_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="408" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="9">
<![CDATA[
:2  %tmp_75 = zext i9 %tmp_74 to i64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %topics_sub_mac_V_add_1 = getelementptr [514 x i48]* @topics_sub_mac_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_add_1"/></StgValue>
</operation>

<operation id="410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_76 = or i9 %tmp_74, 1

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="411" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
:6  %tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i55.i9(i55 0, i9 %tmp_76)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="10" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %topics_sub_mac_V_add_2 = getelementptr [514 x i48]* @topics_sub_mac_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_add_2"/></StgValue>
</operation>

<operation id="413" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %topics_sub_ip_src_V_1 = getelementptr [514 x i32]* @topics_sub_ip_src_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_1"/></StgValue>
</operation>

<operation id="414" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %topics_sub_ip_src_V_2 = getelementptr [514 x i32]* @topics_sub_ip_src_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_2"/></StgValue>
</operation>

<operation id="415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %topics_sub_ip_dest_V_1 = getelementptr [514 x i32]* @topics_sub_ip_dest_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="topics_sub_ip_dest_V_1"/></StgValue>
</operation>

<operation id="416" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %topics_sub_ip_dest_V_2 = getelementptr [514 x i32]* @topics_sub_ip_dest_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="topics_sub_ip_dest_V_2"/></StgValue>
</operation>

<operation id="417" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %topics_tot_sub_V_add_1 = getelementptr [257 x i3]* @topics_tot_sub_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_tot_sub_V_add_1"/></StgValue>
</operation>

<operation id="418" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="9">
<![CDATA[
:15  %tmp_topic_tot_sub_V = load i3* %topics_tot_sub_V_add_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_tot_sub_V"/></StgValue>
</operation>

<operation id="419" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
:19  %p_Val2_7 = load i32* %topics_sub_ip_dest_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="420" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="10">
<![CDATA[
:22  %topics_sub_ip_dest_V_3 = load i32* %topics_sub_ip_dest_V_2, align 4

]]></Node>
<StgValue><ssdm name="topics_sub_ip_dest_V_3"/></StgValue>
</operation>

<operation id="421" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="10">
<![CDATA[
:25  %topics_sub_ip_src_V_3 = load i32* %topics_sub_ip_src_V_1, align 8

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_3"/></StgValue>
</operation>

<operation id="422" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
:28  %topics_sub_ip_src_V_4 = load i32* %topics_sub_ip_src_V_2, align 4

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_4"/></StgValue>
</operation>

<operation id="423" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="48" op_0_bw="10">
<![CDATA[
:31  %topics_sub_mac_V_loa = load i48* %topics_sub_mac_V_add_1, align 16

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_loa"/></StgValue>
</operation>

<operation id="424" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="48" op_0_bw="10">
<![CDATA[
:34  %topics_sub_mac_V_loa_1 = load i48* %topics_sub_mac_V_add_2, align 8

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_loa_1"/></StgValue>
</operation>

<operation id="425" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %tmp_topic_exec_addr = getelementptr [5 x i3]* %tmp_topic_exec, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_topic_exec_addr"/></StgValue>
</operation>

<operation id="426" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="3" op_0_bw="2">
<![CDATA[
:47  %extLd = sext i2 %topics_exec_0_load to i3

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="427" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:48  store i3 %extLd, i3* %tmp_topic_exec_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="9">
<![CDATA[
:51  %topics_exec_1_load = load i2* %topics_exec_1_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_exec_1_load"/></StgValue>
</operation>

<operation id="429" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="9">
<![CDATA[
:56  %topics_exec_2_load = load i3* %topics_exec_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="topics_exec_2_load"/></StgValue>
</operation>

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %topics_exec_3_addr_1 = getelementptr [257 x i3]* @topics_exec_3, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_exec_3_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="9">
<![CDATA[
:60  %topics_exec_3_load = load i3* %topics_exec_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="topics_exec_3_load"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %topics_exec_4_addr_1 = getelementptr [257 x i3]* @topics_exec_4, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_exec_4_addr_1"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="9">
<![CDATA[
:64  %topics_exec_4_load = load i3* %topics_exec_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="topics_exec_4_load"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %topics_klm_r_V_addr = getelementptr [257 x i2]* @topics_klm_r_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_klm_r_V_addr"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="9">
<![CDATA[
:73  %topics_klm_r_V_load = load i2* %topics_klm_r_V_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_klm_r_V_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="436" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="176" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %topics_data_V_addr_1 = getelementptr [257 x i176]* @topics_data_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_data_V_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="176" op_0_bw="9">
<![CDATA[
:13  %tmp_topic_data_V = load i176* %topics_data_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_data_V"/></StgValue>
</operation>

<operation id="438" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="9">
<![CDATA[
:15  %tmp_topic_tot_sub_V = load i3* %topics_tot_sub_V_add_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_tot_sub_V"/></StgValue>
</operation>

<operation id="439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %topics_count_V_addr_1 = getelementptr [257 x i16]* @topics_count_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_count_V_addr_1"/></StgValue>
</operation>

<operation id="440" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="9">
<![CDATA[
:17  %tmp_topic_count_V = load i16* %topics_count_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_topic_count_V"/></StgValue>
</operation>

<operation id="441" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %tmp_topic_sub_ip_des_1 = getelementptr [2 x i32]* %tmp_topic_sub_ip_des, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des_1"/></StgValue>
</operation>

<operation id="442" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
:19  %p_Val2_7 = load i32* %topics_sub_ip_dest_V_1, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="443" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:20  store i32 %p_Val2_7, i32* %tmp_topic_sub_ip_des_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tmp_topic_sub_ip_des_2 = getelementptr [2 x i32]* %tmp_topic_sub_ip_des, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des_2"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="10">
<![CDATA[
:22  %topics_sub_ip_dest_V_3 = load i32* %topics_sub_ip_dest_V_2, align 4

]]></Node>
<StgValue><ssdm name="topics_sub_ip_dest_V_3"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:23  store i32 %topics_sub_ip_dest_V_3, i32* %tmp_topic_sub_ip_des_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %tmp_topic_sub_ip_src_1 = getelementptr [2 x i32]* %tmp_topic_sub_ip_src, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src_1"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="10">
<![CDATA[
:25  %topics_sub_ip_src_V_3 = load i32* %topics_sub_ip_src_V_1, align 8

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_3"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:26  store i32 %topics_sub_ip_src_V_3, i32* %tmp_topic_sub_ip_src_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %tmp_topic_sub_ip_src_2 = getelementptr [2 x i32]* %tmp_topic_sub_ip_src, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src_2"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="10">
<![CDATA[
:28  %topics_sub_ip_src_V_4 = load i32* %topics_sub_ip_src_V_2, align 4

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_4"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:29  store i32 %topics_sub_ip_src_V_4, i32* %tmp_topic_sub_ip_src_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %tmp_topic_sub_mac_V_s = getelementptr [2 x i48]* %tmp_topic_sub_mac_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V_s"/></StgValue>
</operation>

<operation id="454" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="48" op_0_bw="10">
<![CDATA[
:31  %topics_sub_mac_V_loa = load i48* %topics_sub_mac_V_add_1, align 16

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_loa"/></StgValue>
</operation>

<operation id="455" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="48" op_1_bw="1">
<![CDATA[
:32  store i48 %topics_sub_mac_V_loa, i48* %tmp_topic_sub_mac_V_s, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %tmp_topic_sub_mac_V_1 = getelementptr [2 x i48]* %tmp_topic_sub_mac_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V_1"/></StgValue>
</operation>

<operation id="457" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="48" op_0_bw="10">
<![CDATA[
:34  %topics_sub_mac_V_loa_1 = load i48* %topics_sub_mac_V_add_2, align 8

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_loa_1"/></StgValue>
</operation>

<operation id="458" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="48" op_1_bw="1">
<![CDATA[
:35  store i48 %topics_sub_mac_V_loa_1, i48* %tmp_topic_sub_mac_V_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %topics_avg_V_addr = getelementptr [257 x i2]* @topics_avg_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_avg_V_addr"/></StgValue>
</operation>

<operation id="460" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="9">
<![CDATA[
:37  %topics_avg_V_load = load i2* %topics_avg_V_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_avg_V_load"/></StgValue>
</operation>

<operation id="461" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %topics_min_V_addr = getelementptr [257 x i16]* @topics_min_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_min_V_addr"/></StgValue>
</operation>

<operation id="462" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="9">
<![CDATA[
:39  %tmp_topic_min_V = load i16* %topics_min_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_topic_min_V"/></StgValue>
</operation>

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %topics_max_V_addr = getelementptr [257 x i16]* @topics_max_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_max_V_addr"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="9">
<![CDATA[
:41  %tmp_topic_max_V = load i16* %topics_max_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_max_V"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %topics_sum_V_addr = getelementptr [257 x i32]* @topics_sum_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_sum_V_addr"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
:43  %tmp_topic_sum_V = load i32* %topics_sum_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_sum_V"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %tmp_topic_exec_addr_1 = getelementptr [5 x i3]* %tmp_topic_exec, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_topic_exec_addr_1"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="2">
<![CDATA[
:52  %extLd1 = sext i2 %topics_exec_1_load to i3

]]></Node>
<StgValue><ssdm name="extLd1"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:53  store i3 %extLd1, i3* %tmp_topic_exec_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %tmp_topic_exec_addr_2 = getelementptr [5 x i3]* %tmp_topic_exec, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tmp_topic_exec_addr_2"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:57  store i3 %topics_exec_2_load, i3* %tmp_topic_exec_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="9">
<![CDATA[
:60  %topics_exec_3_load = load i3* %topics_exec_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="topics_exec_3_load"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="3" op_0_bw="9">
<![CDATA[
:64  %topics_exec_4_load = load i3* %topics_exec_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name="topics_exec_4_load"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %topics_klm_x_hat_add_1 = getelementptr [257 x float]* @topics_klm_x_hat, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_klm_x_hat_add_1"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
:67  %tmp_topic_klm_x_hat = load float* %topics_klm_x_hat_add_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %topics_klm_p_addr = getelementptr [257 x float]* @topics_klm_p, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_klm_p_addr"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="9">
<![CDATA[
:69  %tmp_topic_klm_p = load float* %topics_klm_p_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %topics_klm_x_prev_V_1 = getelementptr [257 x i16]* @topics_klm_x_prev_V, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_klm_x_prev_V_1"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="9">
<![CDATA[
:71  %tmp_topic_klm_x_prev = load i16* %topics_klm_x_prev_V_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_prev"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="9">
<![CDATA[
:73  %topics_klm_r_V_load = load i2* %topics_klm_r_V_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_klm_r_V_load"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %topics_vld_addr = getelementptr [257 x i1]* @topics_vld, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="topics_vld_addr"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="9">
<![CDATA[
:76  %tmp_topic_vld = load i1* %topics_vld_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_vld"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="10" op_0_bw="9">
<![CDATA[
:3  %tmp_75_cast = zext i9 %tmp_74 to i10

]]></Node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="176" op_0_bw="9">
<![CDATA[
:13  %tmp_topic_data_V = load i176* %topics_data_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_data_V"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="9">
<![CDATA[
:17  %tmp_topic_count_V = load i16* %topics_count_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_topic_count_V"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="2" op_0_bw="9">
<![CDATA[
:37  %topics_avg_V_load = load i2* %topics_avg_V_addr, align 1

]]></Node>
<StgValue><ssdm name="topics_avg_V_load"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="9">
<![CDATA[
:39  %tmp_topic_min_V = load i16* %topics_min_V_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_topic_min_V"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="16" op_0_bw="9">
<![CDATA[
:41  %tmp_topic_max_V = load i16* %topics_max_V_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_max_V"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
:43  %tmp_topic_sum_V = load i32* %topics_sum_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_sum_V"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %tmp_topic_exec_addr_3 = getelementptr [5 x i3]* %tmp_topic_exec, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="tmp_topic_exec_addr_3"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:61  store i3 %topics_exec_3_load, i3* %tmp_topic_exec_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %tmp_topic_exec_addr_4 = getelementptr [5 x i3]* %tmp_topic_exec, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="tmp_topic_exec_addr_4"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:65  store i3 %topics_exec_4_load, i3* %tmp_topic_exec_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
:67  %tmp_topic_klm_x_hat = load float* %topics_klm_x_hat_add_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="9">
<![CDATA[
:69  %tmp_topic_klm_p = load float* %topics_klm_p_addr, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="9">
<![CDATA[
:71  %tmp_topic_klm_x_prev = load i16* %topics_klm_x_prev_V_1, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_prev"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="2">
<![CDATA[
:74  %tmp_topic_klm_r_V = sext i2 %topics_klm_r_V_load to i16

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_r_V"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="9">
<![CDATA[
:76  %tmp_topic_vld = load i1* %topics_vld_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_vld"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:78  br i1 %tmp_20, label %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i, label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_29 = zext i3 %tmp_topic_tot_sub_V to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="256" op_0_bw="256">
<![CDATA[
:1  %p_Val2_s_135 = load i256* @prev_buff_data_V, align 32

]]></Node>
<StgValue><ssdm name="p_Val2_s_135"/></StgValue>
</operation>

<operation id="502" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %p_Val2_s_135, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="503" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %tmp_topic_sub_ip_des_3 = getelementptr [2 x i32]* %tmp_topic_sub_ip_des, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des_3"/></StgValue>
</operation>

<operation id="504" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:4  store i32 %p_Result_4, i32* %tmp_topic_sub_ip_des_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %tmp_topic_sub_ip_src_3 = getelementptr [2 x i32]* %tmp_topic_sub_ip_src, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src_3"/></StgValue>
</operation>

<operation id="506" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:6  store i32 -1062731518, i32* %tmp_topic_sub_ip_src_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="48" op_0_bw="48" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %p_Result_5 = call i48 @_ssdm_op_PartSelect.i48.i256.i32.i32(i256 %p_Val2_s_135, i32 208, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="508" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %tmp_topic_sub_mac_V_2 = getelementptr [2 x i48]* %tmp_topic_sub_mac_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V_2"/></StgValue>
</operation>

<operation id="509" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="48" op_1_bw="1">
<![CDATA[
:9  store i48 %p_Result_5, i48* %tmp_topic_sub_mac_V_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:10  %tmp_topic_tot_sub_V_1 = add i3 %tmp_topic_tot_sub_V, 1

]]></Node>
<StgValue><ssdm name="tmp_topic_tot_sub_V_1"/></StgValue>
</operation>

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
:11  %p_Result_22 = call i256 @_ssdm_op_PartSet.i256.i256.i176.i32.i32(i256 %p_Result_17, i176 43198165860388769921217202550348686924802982221447168, i32 0, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="176" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:0  %ret_V = alloca i176

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:1  %t_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:2  %tmp_topic_min_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_topic_min_V_1"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:3  %tmp_topic_max_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="tmp_topic_max_V_1"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:4  %tmp_topic_sum_V_2 = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_topic_sum_V_2"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:5  %tmp_topic_klm_x_hat_2 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_2"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:6  %tmp_topic_klm_p_2 = alloca float

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_2"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="256" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:7  %p_Val2_3 = alloca i256

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="256" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:8  %p_Val2_4 = alloca i256

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:9  %P_s = alloca float

]]></Node>
<StgValue><ssdm name="P_s"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:10  %i_op_assign_1 = alloca float

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:11  %p_0397_0_i_0 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_28, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_0397_0_i_0"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:12  %p_0397_0_i_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_28, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_0397_0_i_1"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:13  %tmp_topic_min_V_4 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %p_0397_0_i_0, i8 %p_0397_0_i_1)

]]></Node>
<StgValue><ssdm name="tmp_topic_min_V_4"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:14  %tmp_21 = zext i16 %tmp_topic_min_V_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_22 = sitofp i32 %tmp_21 to float

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:19  %tmp_27 = zext i16 %tmp_topic_klm_r_V to i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  %tmp_28 = sitofp i32 %tmp_27 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:21  store float %tmp_topic_klm_x_hat, float* %i_op_assign_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:22  store float %tmp_topic_klm_p, float* %P_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:23  store i256 %p_Result_17, i256* %p_Val2_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:24  store i256 %p_Result_17, i256* %p_Val2_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:25  store float %tmp_topic_klm_p, float* %tmp_topic_klm_p_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:26  store float %tmp_topic_klm_x_hat, float* %tmp_topic_klm_x_hat_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:27  store i32 %tmp_topic_sum_V, i32* %tmp_topic_sum_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:28  store i16 %tmp_topic_max_V, i16* %tmp_topic_max_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:29  store i16 %tmp_topic_min_V, i16* %tmp_topic_min_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:30  store i16 %tmp_topic_count_V, i16* %t_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="176" op_1_bw="176">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:31  store i176 %tmp_topic_data_V, i176* %ret_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="542" st_id="15" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_22 = sitofp i32 %tmp_21 to float

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  %tmp_28 = sitofp i32 %tmp_27 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="544" st_id="16" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_22 = sitofp i32 %tmp_21 to float

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="545" st_id="16" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  %tmp_28 = sitofp i32 %tmp_27 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="546" st_id="17" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_22 = sitofp i32 %tmp_21 to float

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="547" st_id="17" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  %tmp_28 = sitofp i32 %tmp_27 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="548" st_id="18" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_22 = sitofp i32 %tmp_21 to float

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="549" st_id="18" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  %tmp_28 = sitofp i32 %tmp_27 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="550" st_id="19" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:15  %tmp_22 = sitofp i32 %tmp_21 to float

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="551" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:16  %tmp_23 = icmp ult i16 %tmp_topic_min_V_4, 50

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="552" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:17  %tmp_24 = icmp ugt i16 %tmp_topic_min_V_4, 55

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="553" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:18  %or_cond_i = or i1 %tmp_23, %tmp_24

]]></Node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="554" st_id="19" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:20  %tmp_28 = sitofp i32 %tmp_27 to float

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="555" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i:32  br label %.critedge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="556" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.critedge.i:0  %i2_0_i = phi i3 [ 0, %_ZrsILi16ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit.i ], [ %i_1, %.critedge.i.backedge ]

]]></Node>
<StgValue><ssdm name="i2_0_i"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="176" op_0_bw="176">
<![CDATA[
.critedge.i:1  %p_Val2_20 = load i176* %ret_V

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16">
<![CDATA[
.critedge.i:2  %t_V_3 = load i16* %t_V_1

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16">
<![CDATA[
.critedge.i:3  %tmp_topic_min_V_1_lo = load i16* %tmp_topic_min_V_1

]]></Node>
<StgValue><ssdm name="tmp_topic_min_V_1_lo"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16">
<![CDATA[
.critedge.i:4  %tmp_topic_max_V_1_lo = load i16* %tmp_topic_max_V_1

]]></Node>
<StgValue><ssdm name="tmp_topic_max_V_1_lo"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
.critedge.i:5  %tmp_topic_sum_V_2_lo = load i32* %tmp_topic_sum_V_2

]]></Node>
<StgValue><ssdm name="tmp_topic_sum_V_2_lo"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32">
<![CDATA[
.critedge.i:6  %tmp_topic_klm_x_hat_s = load float* %tmp_topic_klm_x_hat_2

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_s"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
.critedge.i:7  %tmp_topic_klm_p_2_lo = load float* %tmp_topic_klm_p_2

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_2_lo"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="256" op_0_bw="256">
<![CDATA[
.critedge.i:8  %p_Val2_8 = load i256* %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.i:9  %tmp_31 = icmp ult i3 %i2_0_i, -3

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="566" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.critedge.i:10  %empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 5, i64 3)

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="567" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.critedge.i:11  %i_1 = add i3 %i2_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="568" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge.i:12  br i1 %tmp_31, label %49, label %.loopexit.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="3">
<![CDATA[
:0  %tmp_32 = zext i3 %i2_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="570" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %tmp_topic_exec_addr_5 = getelementptr [5 x i3]* %tmp_topic_exec, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_topic_exec_addr_5"/></StgValue>
</operation>

<operation id="571" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="3">
<![CDATA[
:2  %DetectExecState = load i3* %tmp_topic_exec_addr_5, align 1

]]></Node>
<StgValue><ssdm name="DetectExecState"/></StgValue>
</operation>

<operation id="572" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i.loopexit:0  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="573" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="3">
<![CDATA[
:2  %DetectExecState = load i3* %tmp_topic_exec_addr_5, align 1

]]></Node>
<StgValue><ssdm name="DetectExecState"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
:3  switch i3 %DetectExecState, label %.critedge.i.backedge [
    i3 0, label %51
    i3 1, label %.critedge1192.i
    i3 -2, label %.critedge1191.i
    i3 3, label %._crit_edge1202.i
    i3 -3, label %.critedge1189.i
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="256" op_0_bw="256">
<![CDATA[
.critedge1189.i:0  %p_Val2_6 = load i256* @prev_buff_data_V, align 32

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.critedge1189.i:1  %p_Result_24 = call i256 @llvm.part.set.i256.i32(i256 %p_Val2_6, i32 %topics_sub_ip_src_V_3, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="32">
<![CDATA[
.critedge1189.i:2  %tmp_122 = trunc i32 %p_Val2_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
.critedge1189.i:3  %p_Result_25 = call i256 @llvm.part.set.i256.i16(i256 %p_Val2_8, i16 %tmp_122, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="96" op_0_bw="96" op_1_bw="48" op_2_bw="48">
<![CDATA[
.critedge1189.i:4  %tmp_39 = call i96 @_ssdm_op_BitConcatenate.i96.i48.i48(i48 %topics_sub_mac_V_loa, i48 40175252601330)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
.critedge1189.i:5  %p_Result_s_143 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_24, i96 %tmp_39, i32 160, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_s_143"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
.critedge1189.i:6  store i256 %p_Result_s_143, i256* @prev_buff_data_V, align 32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
.critedge1189.i:7  %p_Result_26 = call i256 @llvm.part.set.i256.i176(i256 %p_Result_25, i176 %p_Val2_20, i32 0, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
.critedge1189.i:8  store i256 %p_Result_26, i256* %p_Val2_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
.critedge1189.i:9  store i256 %p_Result_26, i256* %p_Val2_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
.critedge1189.i:10  br label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1202.i:0  %tmp_topic_count_V_1 = add i16 %t_V_3, 1

]]></Node>
<StgValue><ssdm name="tmp_topic_count_V_1"/></StgValue>
</operation>

<operation id="587" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1202.i:1  %tmp_37 = icmp ugt i16 %tmp_topic_min_V_1_lo, %tmp_topic_min_V_4

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="588" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1202.i:2  %r_V_4_tmp_topic_7 = select i1 %tmp_37, i16 %tmp_topic_min_V_4, i16 %tmp_topic_min_V_1_lo

]]></Node>
<StgValue><ssdm name="r_V_4_tmp_topic_7"/></StgValue>
</operation>

<operation id="589" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1202.i:3  %tmp_38 = icmp ult i16 %tmp_topic_max_V_1_lo, %tmp_topic_min_V_4

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="590" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge1202.i:4  %tmp_topic_min_V_2 = select i1 %tmp_38, i16 %tmp_topic_min_V_4, i16 %tmp_topic_max_V_1_lo

]]></Node>
<StgValue><ssdm name="tmp_topic_min_V_2"/></StgValue>
</operation>

<operation id="591" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1202.i:5  %tmp_topic_sum_V_1 = add i32 %tmp_topic_sum_V_2_lo, %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_topic_sum_V_1"/></StgValue>
</operation>

<operation id="592" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="176" op_0_bw="176" op_1_bw="8" op_2_bw="8" op_3_bw="160">
<![CDATA[
._crit_edge1202.i:6  %p_Result_23 = call i176 @_ssdm_op_BitConcatenate.i176.i8.i8.i160(i8 %p_0397_0_i_0, i8 %p_0397_0_i_1, i160 0)

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="593" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1202.i:7  store i32 %tmp_topic_sum_V_1, i32* %tmp_topic_sum_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1202.i:8  store i16 %tmp_topic_min_V_2, i16* %tmp_topic_max_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1202.i:9  store i16 %r_V_4_tmp_topic_7, i16* %tmp_topic_min_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge1202.i:10  store i16 %tmp_topic_count_V_1, i16* %t_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="176" op_1_bw="176">
<![CDATA[
._crit_edge1202.i:11  store i176 %p_Result_23, i176* %ret_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1202.i:12  br label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
.critedge1191.i:0  %P_load = load float* %P_s

]]></Node>
<StgValue><ssdm name="P_load"/></StgValue>
</operation>

<operation id="600" st_id="21" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="601" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="DetectExecState" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %or_cond_i, label %54, label %.critedge1192.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="DetectExecState" val="1"/>
</and_exp><and_exp><literal name="DetectExecState" val="0"/>
<literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
.critedge1192.i:0  br label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="DetectExecState" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="256" op_0_bw="256">
<![CDATA[
:0  %p_Val2_4_load = load i256* %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_4_load"/></StgValue>
</operation>

<operation id="604" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="DetectExecState" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="176" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_27 = call i256 @_ssdm_op_PartSet.i256.i256.i176.i32.i32(i256 %p_Val2_4_load, i176 38316807592631241650960938883134678427994177207795712, i32 0, i32 175)

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="DetectExecState" val="0"/>
<literal name="or_cond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="606" st_id="22" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="607" st_id="23" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="608" st_id="24" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="609" st_id="25" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="610" st_id="26" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="611" st_id="27" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="612" st_id="28" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:2  %tmp_33 = fadd float %P_load, %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="613" st_id="29" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="614" st_id="30" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="615" st_id="31" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="616" st_id="32" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="617" st_id="33" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="618" st_id="34" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="619" st_id="35" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="620" st_id="36" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="621" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32">
<![CDATA[
.critedge1191.i:1  %i_op_assign_1_load = load float* %i_op_assign_1

]]></Node>
<StgValue><ssdm name="i_op_assign_1_load"/></StgValue>
</operation>

<operation id="622" st_id="37" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="623" st_id="37" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="624" st_id="38" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="625" st_id="38" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="626" st_id="39" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="627" st_id="39" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="628" st_id="40" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="629" st_id="40" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="630" st_id="41" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="631" st_id="41" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="632" st_id="42" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="633" st_id="42" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="634" st_id="43" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="635" st_id="43" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="636" st_id="44" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:3  %K_s = fdiv float %P_load, %tmp_33

]]></Node>
<StgValue><ssdm name="K_s"/></StgValue>
</operation>

<operation id="637" st_id="44" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:4  %tmp_34 = fsub float %i_op_assign_1_load, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="638" st_id="45" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:5  %tmp_35 = fmul float %K_s, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="639" st_id="45" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:7  %tmp_36 = fmul float %K_s, %P_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="640" st_id="46" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:5  %tmp_35 = fmul float %K_s, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="641" st_id="46" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:7  %tmp_36 = fmul float %K_s, %P_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="642" st_id="47" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:5  %tmp_35 = fmul float %K_s, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:7  %tmp_36 = fmul float %K_s, %P_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="644" st_id="48" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:5  %tmp_35 = fmul float %K_s, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="645" st_id="48" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:7  %tmp_36 = fmul float %K_s, %P_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="646" st_id="49" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:5  %tmp_35 = fmul float %K_s, %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="647" st_id="49" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:7  %tmp_36 = fmul float %K_s, %P_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="648" st_id="50" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="649" st_id="50" stage="8" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="650" st_id="51" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="651" st_id="51" stage="7" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="652" st_id="52" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="653" st_id="52" stage="6" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="654" st_id="53" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="655" st_id="53" stage="5" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="656" st_id="54" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="657" st_id="54" stage="4" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="658" st_id="55" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="659" st_id="55" stage="3" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="660" st_id="56" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="661" st_id="56" stage="2" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="662" st_id="57" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:6  %tmp_topic_klm_x_hat_1 = fadd float %i_op_assign_1_load, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_x_hat_1"/></StgValue>
</operation>

<operation id="663" st_id="57" stage="1" lat="8">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:8  %tmp_topic_klm_p_1 = fsub float %P_load, %tmp_36

]]></Node>
<StgValue><ssdm name="tmp_topic_klm_p_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="664" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:9  store float %tmp_topic_klm_x_hat_1, float* %i_op_assign_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:10  store float %tmp_topic_klm_p_1, float* %P_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:11  store float %tmp_topic_klm_p_1, float* %tmp_topic_klm_p_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="667" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1191.i:12  store float %tmp_topic_klm_x_hat_1, float* %tmp_topic_klm_x_hat_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
.critedge1191.i:13  br label %.critedge.i.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="DetectExecState" val="!0"/>
</and_exp><and_exp><literal name="DetectExecState" val="1"/>
</and_exp><and_exp><literal name="DetectExecState" val="6"/>
</and_exp><and_exp><literal name="DetectExecState" val="3"/>
</and_exp><and_exp><literal name="DetectExecState" val="5"/>
</and_exp><and_exp><literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
.critedge.i.backedge:0  br label %.critedge.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="670" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit.i:0  %tmp_topic_11_1_2 = phi float [ %tmp_topic_klm_p, %44 ], [ %tmp_topic_klm_p_2_lo, %54 ], [ %tmp_topic_klm_p_2_lo, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_11_1_2"/></StgValue>
</operation>

<operation id="671" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit.i:1  %tmp_topic_11_0_2 = phi float [ %tmp_topic_klm_x_hat, %44 ], [ %tmp_topic_klm_x_hat_s, %54 ], [ %tmp_topic_klm_x_hat_s, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_11_0_2"/></StgValue>
</operation>

<operation id="672" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit.i:2  %tmp_topic_9_2 = phi i32 [ %tmp_topic_sum_V, %44 ], [ %tmp_topic_sum_V_2_lo, %54 ], [ %tmp_topic_sum_V_2_lo, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_9_2"/></StgValue>
</operation>

<operation id="673" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
.loopexit.i:3  %tmp_topic_8_3 = phi i16 [ %tmp_topic_max_V, %44 ], [ %tmp_topic_max_V_1_lo, %54 ], [ %tmp_topic_max_V_1_lo, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_8_3"/></StgValue>
</operation>

<operation id="674" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
.loopexit.i:4  %tmp_topic_7_3 = phi i16 [ %tmp_topic_min_V, %44 ], [ %tmp_topic_min_V_1_lo, %54 ], [ %tmp_topic_min_V_1_lo, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_7_3"/></StgValue>
</operation>

<operation id="675" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
.loopexit.i:5  %tmp_topic_2_2 = phi i16 [ %tmp_topic_count_V, %44 ], [ %t_V_3, %54 ], [ %t_V_3, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_2_2"/></StgValue>
</operation>

<operation id="676" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="176" op_0_bw="176" op_1_bw="0" op_2_bw="176">
<![CDATA[
.loopexit.i:6  %tmp_topic_0_2 = phi i176 [ %tmp_topic_data_V, %44 ], [ %p_Val2_20, %54 ], [ %p_Val2_20, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_topic_0_2"/></StgValue>
</operation>

<operation id="677" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256">
<![CDATA[
.loopexit.i:7  %tmp_data_V_3 = phi i256 [ %p_Result_22, %44 ], [ %p_Result_27, %54 ], [ %p_Val2_8, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="678" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
.loopexit.i:8  %tmp_41 = phi i1 [ true, %44 ], [ %tmp_topic_vld, %54 ], [ %tmp_topic_vld, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="679" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3">
<![CDATA[
.loopexit.i:9  %tmp_43 = phi i3 [ %tmp_topic_tot_sub_V_1, %44 ], [ %tmp_topic_tot_sub_V, %54 ], [ %tmp_topic_tot_sub_V, %.loopexit.i.loopexit ]

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="680" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="176" op_1_bw="9">
<![CDATA[
.loopexit.i:10  store i176 %tmp_topic_0_2, i176* %topics_data_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="681" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
.loopexit.i:11  store i3 %tmp_43, i3* %topics_tot_sub_V_add_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="682" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
.loopexit.i:12  store i16 %tmp_topic_2_2, i16* %topics_count_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="683" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:13  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="684" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %p_i0_0_i_i = phi i2 [ 0, %.loopexit.i ], [ %p_i0_3, %52 ]

]]></Node>
<StgValue><ssdm name="p_i0_0_i_i"/></StgValue>
</operation>

<operation id="685" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="2">
<![CDATA[
:1  %p_i0_0_i_i_cast = zext i2 %p_i0_0_i_i to i64

]]></Node>
<StgValue><ssdm name="p_i0_0_i_i_cast"/></StgValue>
</operation>

<operation id="686" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="10" op_0_bw="2">
<![CDATA[
:2  %p_i0_0_i_i_cast_cast = zext i2 %p_i0_0_i_i to i10

]]></Node>
<StgValue><ssdm name="p_i0_0_i_i_cast_cast"/></StgValue>
</operation>

<operation id="687" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_81 = add i10 %tmp_75_cast, %p_i0_0_i_i_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="688" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="10">
<![CDATA[
:4  %tmp_81_cast = zext i10 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="689" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %topics_sub_ip_dest_V_4 = getelementptr [514 x i32]* @topics_sub_ip_dest_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="topics_sub_ip_dest_V_4"/></StgValue>
</operation>

<operation id="690" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %tmp_44 = icmp eq i2 %p_i0_0_i_i, -2

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="691" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty_140 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="692" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %p_i0_3 = add i2 %p_i0_0_i_i, 1

]]></Node>
<StgValue><ssdm name="p_i0_3"/></StgValue>
</operation>

<operation id="693" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_44, label %.preheader20.i.i.preheader, label %52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="694" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %tmp_topic_sub_ip_des_4 = getelementptr [2 x i32]* %tmp_topic_sub_ip_des, i64 0, i64 %p_i0_0_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des_4"/></StgValue>
</operation>

<operation id="695" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1">
<![CDATA[
:1  %tmp_topic_sub_ip_des_5 = load i32* %tmp_topic_sub_ip_des_4, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des_5"/></StgValue>
</operation>

<operation id="696" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.i.i.preheader:0  br label %.preheader20.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="697" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1">
<![CDATA[
:1  %tmp_topic_sub_ip_des_5 = load i32* %tmp_topic_sub_ip_des_4, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_des_5"/></StgValue>
</operation>

<operation id="698" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store i32 %tmp_topic_sub_ip_des_5, i32* %topics_sub_ip_dest_V_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="700" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader20.i.i:0  %p_i01_0_i_i = phi i2 [ %p_i0_4, %55 ], [ 0, %.preheader20.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_i01_0_i_i"/></StgValue>
</operation>

<operation id="701" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="2">
<![CDATA[
.preheader20.i.i:1  %p_i01_0_i_i_cast = zext i2 %p_i01_0_i_i to i64

]]></Node>
<StgValue><ssdm name="p_i01_0_i_i_cast"/></StgValue>
</operation>

<operation id="702" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="10" op_0_bw="2">
<![CDATA[
.preheader20.i.i:2  %p_i01_0_i_i_cast_cas = zext i2 %p_i01_0_i_i to i10

]]></Node>
<StgValue><ssdm name="p_i01_0_i_i_cast_cas"/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader20.i.i:3  %tmp_82 = add i10 %tmp_75_cast, %p_i01_0_i_i_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="10">
<![CDATA[
.preheader20.i.i:4  %tmp_82_cast = zext i10 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="705" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader20.i.i:5  %topics_sub_ip_src_V_5 = getelementptr [514 x i32]* @topics_sub_ip_src_V, i64 0, i64 %tmp_82_cast

]]></Node>
<StgValue><ssdm name="topics_sub_ip_src_V_5"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader20.i.i:6  %tmp_45 = icmp eq i2 %p_i01_0_i_i, -2

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader20.i.i:7  %empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="708" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader20.i.i:8  %p_i0_4 = add i2 %p_i01_0_i_i, 1

]]></Node>
<StgValue><ssdm name="p_i0_4"/></StgValue>
</operation>

<operation id="709" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20.i.i:9  br i1 %tmp_45, label %.preheader.i.i.preheader, label %55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %tmp_topic_sub_ip_src_4 = getelementptr [2 x i32]* %tmp_topic_sub_ip_src, i64 0, i64 %p_i01_0_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src_4"/></StgValue>
</operation>

<operation id="711" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp><literal name="tmp_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="1">
<![CDATA[
:1  %tmp_topic_sub_ip_src_5 = load i32* %tmp_topic_sub_ip_src_4, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src_5"/></StgValue>
</operation>

<operation id="712" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="713" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="1">
<![CDATA[
:1  %tmp_topic_sub_ip_src_5 = load i32* %tmp_topic_sub_ip_src_4, align 4

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_ip_src_5"/></StgValue>
</operation>

<operation id="714" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:2  store i32 %tmp_topic_sub_ip_src_5, i32* %topics_sub_ip_src_V_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader20.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="716" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %p_i02_0_i_i = phi i2 [ %p_i0_5, %58 ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_i02_0_i_i"/></StgValue>
</operation>

<operation id="717" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="2">
<![CDATA[
.preheader.i.i:1  %p_i02_0_i_i_cast = zext i2 %p_i02_0_i_i to i64

]]></Node>
<StgValue><ssdm name="p_i02_0_i_i_cast"/></StgValue>
</operation>

<operation id="718" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="2">
<![CDATA[
.preheader.i.i:2  %p_i02_0_i_i_cast_cas = zext i2 %p_i02_0_i_i to i10

]]></Node>
<StgValue><ssdm name="p_i02_0_i_i_cast_cas"/></StgValue>
</operation>

<operation id="719" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.i:3  %tmp_83 = add i10 %tmp_75_cast, %p_i02_0_i_i_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="720" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="10">
<![CDATA[
.preheader.i.i:4  %tmp_83_cast = zext i10 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="721" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="10" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i.i:5  %topics_sub_mac_V_add_3 = getelementptr [514 x i48]* @topics_sub_mac_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="topics_sub_mac_V_add_3"/></StgValue>
</operation>

<operation id="722" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i:6  %tmp_46 = icmp eq i2 %p_i02_0_i_i, -2

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="723" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:7  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="724" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i.i:8  %p_i0_5 = add i2 %p_i02_0_i_i, 1

]]></Node>
<StgValue><ssdm name="p_i0_5"/></StgValue>
</operation>

<operation id="725" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:9  br i1 %tmp_46, label %"operator=.exit.i", label %58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="48" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %tmp_topic_sub_mac_V_3 = getelementptr [2 x i48]* %tmp_topic_sub_mac_V, i64 0, i64 %p_i02_0_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V_3"/></StgValue>
</operation>

<operation id="727" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="48" op_0_bw="1">
<![CDATA[
:1  %tmp_topic_sub_mac_V_4 = load i48* %tmp_topic_sub_mac_V_3, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V_4"/></StgValue>
</operation>

<operation id="728" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit.i:0  store i2 %topics_avg_V_load, i2* %topics_avg_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
operator=.exit.i:1  store i16 %tmp_topic_7_3, i16* %topics_min_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
operator=.exit.i:2  store i16 %tmp_topic_8_3, i16* %topics_max_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator=.exit.i:3  store i32 %tmp_topic_9_2, i32* %topics_sum_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit.i:4  store i2 %topics_exec_0_load, i2* %topics_exec_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit.i:5  store i2 %topics_exec_1_load, i2* %topics_exec_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
operator=.exit.i:6  store i3 %topics_exec_2_load, i3* %topics_exec_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
operator=.exit.i:7  store i3 %topics_exec_3_load, i3* %topics_exec_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="3" op_1_bw="9">
<![CDATA[
operator=.exit.i:8  store i3 %topics_exec_4_load, i3* %topics_exec_4_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator=.exit.i:9  store float %tmp_topic_11_0_2, float* %topics_klm_x_hat_add_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
operator=.exit.i:10  store float %tmp_topic_11_1_2, float* %topics_klm_p_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
operator=.exit.i:11  store i16 %tmp_topic_klm_x_prev, i16* %topics_klm_x_prev_V_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
operator=.exit.i:12  store i2 %topics_klm_r_V_load, i2* %topics_klm_r_V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
operator=.exit.i:13  store i1 %tmp_41, i1* %topics_vld_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="256" op_0_bw="256">
<![CDATA[
operator=.exit.i:14  %tmp_data_V_2 = load i256* @prev_buff_data_V, align 32

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="743" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32">
<![CDATA[
operator=.exit.i:15  %tmp_keep_V_2 = load i32* @prev_buff_keep_V, align 32

]]></Node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="744" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1">
<![CDATA[
operator=.exit.i:16  %tmp_last_V_2 = load i1* @prev_buff_last_V, align 4

]]></Node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="745" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="3">
<![CDATA[
operator=.exit.i:17  %tmp_id_V_2 = load i3* @prev_buff_id_V, align 1

]]></Node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="746" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12">
<![CDATA[
operator=.exit.i:18  %tmp_user_V_2 = load i12* @prev_buff_user_V, align 2

]]></Node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="747" st_id="64" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
operator=.exit.i:19  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
operator=.exit.i:20  br i1 %tmp_last_V_27, label %60, label %._crit_edge1203.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="749" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="48" op_0_bw="1">
<![CDATA[
:1  %tmp_topic_sub_mac_V_4 = load i48* %tmp_topic_sub_mac_V_3, align 8

]]></Node>
<StgValue><ssdm name="tmp_topic_sub_mac_V_4"/></StgValue>
</operation>

<operation id="750" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="48" op_1_bw="10">
<![CDATA[
:2  store i48 %tmp_topic_sub_mac_V_4, i48* %topics_sub_mac_V_add_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="752" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i256 %tmp_data_V_3, i32 %tmp_keep_V_3, i1 true, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  store i2 0, i2* @DetectState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge1203.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1203.i:0  br label %._crit_edge1200.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1200.i:0  br label %axi_stream_pass_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="2" op_0_bw="2">
<![CDATA[
axi_stream_pass_nw.exit:0  %DetectState_1_load = load i2* @DetectState_1, align 1

]]></Node>
<StgValue><ssdm name="DetectState_1_load"/></StgValue>
</operation>

<operation id="759" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1">
<![CDATA[
axi_stream_pass_nw.exit:1  %reply_1_load = load i1* @reply_1, align 1

]]></Node>
<StgValue><ssdm name="reply_1_load"/></StgValue>
</operation>

<operation id="760" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
axi_stream_pass_nw.exit:2  switch i2 %DetectState_1_load, label %axi_stream_pass_host.exit [
    i2 0, label %6
    i2 1, label %7
    i2 -2, label %8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="66" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_48 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="762" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_48, label %16, label %._crit_edge229.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="66" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_126 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="764" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_126, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</operation>

<operation id="765" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_126, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_8"/></StgValue>
</operation>

<operation id="766" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_126, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_7"/></StgValue>
</operation>

<operation id="767" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_126, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_8"/></StgValue>
</operation>

<operation id="768" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_126, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_8"/></StgValue>
</operation>

<operation id="769" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_1_load, label %24, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4, i256 %tmp_data_V_8, i32 %tmp_keep_V_8, i1 %tmp_last_V_7, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use, i256 %tmp_data_V_8, i32 %tmp_keep_V_8, i1 %tmp_last_V_7, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_7, label %36, label %._crit_edge230.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
<literal name="tmp_last_V_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge230.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge230.i:0  br label %._crit_edge229.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge229.i:0  br label %axi_stream_pass_host.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="66" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_47 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="781" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_47, label %15, label %._crit_edge226.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="66" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_125 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="783" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_30 = extractvalue { i256, i32, i1, i3, i12 } %empty_125, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_30"/></StgValue>
</operation>

<operation id="784" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_125, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="785" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_5 = extractvalue { i256, i32, i1, i3, i12 } %empty_125, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_5"/></StgValue>
</operation>

<operation id="786" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_125, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_6"/></StgValue>
</operation>

<operation id="787" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_125, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_6"/></StgValue>
</operation>

<operation id="788" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_18 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_30, i16 0, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="789" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Val2_18 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_18, i16 259, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="790" st_id="66" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use, i256 %p_Val2_18, i32 %tmp_keep_V_6, i1 %tmp_last_V_5, i3 %tmp_id_V_6, i12 %tmp_user_V_6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_last_V_5, label %23, label %._crit_edge227.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
<literal name="tmp_last_V_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge227.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge227.i:0  %t_V_4 = load i32* @count_V, align 4

]]></Node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="796" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge227.i:1  %p_Val2_17 = add i32 %t_V_4, 1

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="797" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge227.i:2  %p_Result_14 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_30, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="798" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge227.i:3  %tmp_51 = icmp eq i16 %p_Result_14, 5002

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="799" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge227.i:4  %p_Val2_s = select i1 %tmp_51, i32 0, i32 %p_Val2_17

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="800" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge227.i:5  store i32 %p_Val2_s, i32* @count_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge227.i:6  br label %._crit_edge226.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge226.i:0  br label %axi_stream_pass_host.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="66" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_42 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="804" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_42, label %14, label %._crit_edge223.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="66" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_124 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="806" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_29 = extractvalue { i256, i32, i1, i3, i12 } %empty_124, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_29"/></StgValue>
</operation>

<operation id="807" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_124, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_9"/></StgValue>
</operation>

<operation id="808" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_124, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_8"/></StgValue>
</operation>

<operation id="809" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_124, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_9"/></StgValue>
</operation>

<operation id="810" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_124, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_9"/></StgValue>
</operation>

<operation id="811" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_11 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_29, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="812" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_49 = icmp eq i16 %p_Result_11, 2048

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="813" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_49, label %22, label %._crit_edge224.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_29, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="815" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_50 = icmp eq i8 %p_Result_13, 17

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="816" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_50, label %29, label %._crit_edge224.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_50" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_50" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_50" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge224.i:0  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_19 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_29, i32 -1062731518, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="819" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_20 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_19, i96 11308328290305249705890216434, i32 160, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="820" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @reply_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="tmp_49" val="1"/>
<literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="822" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reply_1_loc = phi i1 [ true, %29 ], [ %reply_1_load, %._crit_edge224.i ]

]]></Node>
<StgValue><ssdm name="reply_1_loc"/></StgValue>
</operation>

<operation id="823" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:1  %tmp_data_V_9 = phi i256 [ %p_Result_20, %29 ], [ %tmp_data_V_29, %._crit_edge224.i ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="824" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %storemerge_i8 = phi i2 [ 1, %29 ], [ -2, %._crit_edge224.i ]

]]></Node>
<StgValue><ssdm name="storemerge_i8"/></StgValue>
</operation>

<operation id="825" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %storemerge_i8, i2* @DetectState_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %reply_1_loc, label %34, label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4, i256 %tmp_data_V_9, i32 %tmp_keep_V_9, i1 %tmp_last_V_8, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use, i256 %tmp_data_V_9, i32 %tmp_keep_V_9, i1 %tmp_last_V_8, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge223.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge223.i:0  br label %axi_stream_pass_host.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1">
<![CDATA[
axi_stream_pass_host.exit:0  %mergeState_load = load i1* @mergeState, align 1

]]></Node>
<StgValue><ssdm name="mergeState_load"/></StgValue>
</operation>

<operation id="834" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="2" op_0_bw="2">
<![CDATA[
axi_stream_pass_host.exit:1  %streamSource_V_1_loa = load i2* @streamSource_V_1, align 1

]]></Node>
<StgValue><ssdm name="streamSource_V_1_loa"/></StgValue>
</operation>

<operation id="835" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="2">
<![CDATA[
axi_stream_pass_host.exit:2  %tmp_123 = trunc i2 %streamSource_V_1_loa to i1

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="836" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
axi_stream_pass_host.exit:3  br i1 %mergeState_load, label %13, label %.preheader.i24.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i24.preheader:0  br label %.preheader.i24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_123, label %branch357, label %branch346

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="67" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch346:0  %tmp_52 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="840" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp><and_exp><literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
<literal name="tmp_123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch346:1  br label %branch6205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="841" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i24:0  %val_assign = phi i2 [ %i_2, %branch0191 ], [ 0, %.preheader.i24.preheader ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="842" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i24:1  %tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %val_assign, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="843" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i24:2  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="844" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i24:3  %i_2 = add i2 %val_assign, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="845" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i24:4  br i1 %tmp_124, label %merger_nw.exit31.loopexit, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_125 = trunc i2 %val_assign to i1

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="847" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_125, label %branch261, label %branch250

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
<literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch250:0  %tmp_56 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="849" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
<literal name="tmp_125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %branch0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="68" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch261:0  %tmp_55 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="851" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
<literal name="tmp_125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %branch0191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0">
<![CDATA[
merger_nw.exit31.loopexit:0  br label %merger_nw.exit31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="853" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch0191:0  %tmp_57 = phi i1 [ %tmp_55, %branch261 ], [ %tmp_56, %branch250 ]

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="854" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0191:1  br i1 %tmp_57, label %38, label %.preheader.i24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %val_assign, i2* @streamSource_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_125, label %branch293, label %branch282

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch282:0  %empty_134 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4)

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="858" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="256" op_0_bw="304">
<![CDATA[
branch282:1  %tmp_data_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_134, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_14"/></StgValue>
</operation>

<operation id="859" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="304">
<![CDATA[
branch282:2  %tmp_keep_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_134, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_14"/></StgValue>
</operation>

<operation id="860" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="304">
<![CDATA[
branch282:3  %tmp_last_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_134, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_13"/></StgValue>
</operation>

<operation id="861" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="3" op_0_bw="304">
<![CDATA[
branch282:4  %tmp_id_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_134, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_14"/></StgValue>
</operation>

<operation id="862" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="304">
<![CDATA[
branch282:5  %tmp_user_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_134, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_14"/></StgValue>
</operation>

<operation id="863" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_125" val="0"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch282:6  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="69" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch293:0  %empty_133 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4)

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="865" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="256" op_0_bw="304">
<![CDATA[
branch293:1  %tmp_data_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_133, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_13"/></StgValue>
</operation>

<operation id="866" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="304">
<![CDATA[
branch293:2  %tmp_keep_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_133, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_13"/></StgValue>
</operation>

<operation id="867" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="304">
<![CDATA[
branch293:3  %tmp_last_V_12 = extractvalue { i256, i32, i1, i3, i12 } %empty_133, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_12"/></StgValue>
</operation>

<operation id="868" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="3" op_0_bw="304">
<![CDATA[
branch293:4  %tmp_id_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_133, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_13"/></StgValue>
</operation>

<operation id="869" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="304">
<![CDATA[
branch293:5  %tmp_user_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_133, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_13"/></StgValue>
</operation>

<operation id="870" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_125" val="1"/>
<literal name="tmp_57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
branch293:6  br label %45

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="871" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_15 = phi i12 [ %tmp_user_V_14, %branch282 ], [ %tmp_user_V_13, %branch293 ]

]]></Node>
<StgValue><ssdm name="tmp_user_V_15"/></StgValue>
</operation>

<operation id="872" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_15 = phi i3 [ %tmp_id_V_14, %branch282 ], [ %tmp_id_V_13, %branch293 ]

]]></Node>
<StgValue><ssdm name="tmp_id_V_15"/></StgValue>
</operation>

<operation id="873" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_14 = phi i1 [ %tmp_last_V_13, %branch282 ], [ %tmp_last_V_12, %branch293 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_14"/></StgValue>
</operation>

<operation id="874" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_15 = phi i32 [ %tmp_keep_V_14, %branch282 ], [ %tmp_keep_V_13, %branch293 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V_15"/></StgValue>
</operation>

<operation id="875" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_15 = phi i256 [ %tmp_data_V_14, %branch282 ], [ %tmp_data_V_13, %branch293 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_15"/></StgValue>
</operation>

<operation id="876" st_id="70" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_15, i32 %tmp_keep_V_15, i1 %tmp_last_V_14, i3 %tmp_id_V_15, i12 %tmp_user_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="877" st_id="71" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_15, i32 %tmp_keep_V_15, i1 %tmp_last_V_14, i3 %tmp_id_V_15, i12 %tmp_user_V_15)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_14, label %merger_nw.exit31, label %.critedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="879" st_id="72" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch357:0  %tmp_54164204281384611 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_54164204281384611"/></StgValue>
</operation>

<operation id="880" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch357:1  br label %branch6205

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="881" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch6205:0  %tmp_54 = phi i1 [ %tmp_54164204281384611, %branch357 ], [ %tmp_52, %branch346 ]

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="882" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch6205:1  br i1 %tmp_54, label %33, label %merger_nw.exit31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_123, label %branch325, label %branch314

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch314:0  %empty_132 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4)

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="885" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="256" op_0_bw="304">
<![CDATA[
branch314:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_132, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="886" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="304">
<![CDATA[
branch314:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_132, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_11"/></StgValue>
</operation>

<operation id="887" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="304">
<![CDATA[
branch314:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_132, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_10"/></StgValue>
</operation>

<operation id="888" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="3" op_0_bw="304">
<![CDATA[
branch314:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_132, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_11"/></StgValue>
</operation>

<operation id="889" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="304">
<![CDATA[
branch314:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_132, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_11"/></StgValue>
</operation>

<operation id="890" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_123" val="0"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
branch314:6  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="73" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch325:0  %empty_131 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4)

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="892" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="256" op_0_bw="304">
<![CDATA[
branch325:1  %tmp_data_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_131, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="893" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="304">
<![CDATA[
branch325:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_131, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_10"/></StgValue>
</operation>

<operation id="894" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="304">
<![CDATA[
branch325:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_131, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_9"/></StgValue>
</operation>

<operation id="895" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="3" op_0_bw="304">
<![CDATA[
branch325:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_131, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_10"/></StgValue>
</operation>

<operation id="896" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="304">
<![CDATA[
branch325:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_131, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_10"/></StgValue>
</operation>

<operation id="897" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_123" val="1"/>
<literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0">
<![CDATA[
branch325:6  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="898" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_12 = phi i12 [ %tmp_user_V_11, %branch314 ], [ %tmp_user_V_10, %branch325 ]

]]></Node>
<StgValue><ssdm name="tmp_user_V_12"/></StgValue>
</operation>

<operation id="899" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_12 = phi i3 [ %tmp_id_V_11, %branch314 ], [ %tmp_id_V_10, %branch325 ]

]]></Node>
<StgValue><ssdm name="tmp_id_V_12"/></StgValue>
</operation>

<operation id="900" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_11 = phi i1 [ %tmp_last_V_10, %branch314 ], [ %tmp_last_V_9, %branch325 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_11"/></StgValue>
</operation>

<operation id="901" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_12 = phi i32 [ %tmp_keep_V_11, %branch314 ], [ %tmp_keep_V_10, %branch325 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V_12"/></StgValue>
</operation>

<operation id="902" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_12 = phi i256 [ %tmp_data_V_11, %branch314 ], [ %tmp_data_V_10, %branch325 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</operation>

<operation id="903" st_id="74" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_12, i32 %tmp_keep_V_12, i1 %tmp_last_V_11, i3 %tmp_id_V_12, i12 %tmp_user_V_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="904" st_id="75" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_12, i32 %tmp_keep_V_12, i1 %tmp_last_V_11, i3 %tmp_id_V_12, i12 %tmp_user_V_12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_11, label %.preheader.i15.preheader, label %merger_nw.exit31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="906" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
merger_nw.exit31:0  %streamSource_V_1_loc = phi i1 [ %tmp_123, %42 ], [ %tmp_123, %branch6205 ], [ %tmp_125, %45 ], [ %tmp_123, %merger_nw.exit31.loopexit ]

]]></Node>
<StgValue><ssdm name="streamSource_V_1_loc"/></StgValue>
</operation>

<operation id="907" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
merger_nw.exit31:1  br i1 %mergeState_load, label %.critedge, label %.preheader.i15.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="908" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.critedge:0  %mergeState_flag_3 = phi i1 [ false, %merger_nw.exit31 ], [ true, %45 ]

]]></Node>
<StgValue><ssdm name="mergeState_flag_3"/></StgValue>
</operation>

<operation id="909" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.critedge:1  %streamSource_V_1_loc_1 = phi i1 [ %streamSource_V_1_loc, %merger_nw.exit31 ], [ %tmp_125, %45 ]

]]></Node>
<StgValue><ssdm name="streamSource_V_1_loc_1"/></StgValue>
</operation>

<operation id="910" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:2  br i1 %streamSource_V_1_loc_1, label %branch485, label %branch474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch474:0  %tmp_58 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="912" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %branch14230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="77" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch485:0  %tmp_65175229322457748 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_65175229322457748"/></StgValue>
</operation>

<operation id="914" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %branch14230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="915" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch14230:0  %tmp_60 = phi i1 [ %tmp_65175229322457748, %branch485 ], [ %tmp_58, %branch474 ]

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="916" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch14230:1  br i1 %tmp_60, label %43, label %merger_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %streamSource_V_1_loc_1, label %branch453, label %branch442

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch442:0  %empty_137 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4)

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="919" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="256" op_0_bw="304">
<![CDATA[
branch442:1  %tmp_data_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_137, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_17"/></StgValue>
</operation>

<operation id="920" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="32" op_0_bw="304">
<![CDATA[
branch442:2  %tmp_keep_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_137, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_17"/></StgValue>
</operation>

<operation id="921" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="304">
<![CDATA[
branch442:3  %tmp_last_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_137, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_16"/></StgValue>
</operation>

<operation id="922" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="3" op_0_bw="304">
<![CDATA[
branch442:4  %tmp_id_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_137, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_17"/></StgValue>
</operation>

<operation id="923" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="12" op_0_bw="304">
<![CDATA[
branch442:5  %tmp_user_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_137, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_17"/></StgValue>
</operation>

<operation id="924" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="0"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="0">
<![CDATA[
branch442:6  br label %._crit_edge32.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="78" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch453:0  %empty_136 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4)

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="926" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="256" op_0_bw="304">
<![CDATA[
branch453:1  %tmp_data_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_136, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_16"/></StgValue>
</operation>

<operation id="927" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="304">
<![CDATA[
branch453:2  %tmp_keep_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_136, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_16"/></StgValue>
</operation>

<operation id="928" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="304">
<![CDATA[
branch453:3  %tmp_last_V_15 = extractvalue { i256, i32, i1, i3, i12 } %empty_136, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_15"/></StgValue>
</operation>

<operation id="929" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="3" op_0_bw="304">
<![CDATA[
branch453:4  %tmp_id_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_136, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_16"/></StgValue>
</operation>

<operation id="930" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="304">
<![CDATA[
branch453:5  %tmp_user_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_136, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_16"/></StgValue>
</operation>

<operation id="931" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="streamSource_V_1_loc_1" val="1"/>
<literal name="tmp_60" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="0">
<![CDATA[
branch453:6  br label %._crit_edge32.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="932" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge32.i:0  %tmp_user_V_18 = phi i12 [ %tmp_user_V_17, %branch442 ], [ %tmp_user_V_16, %branch453 ]

]]></Node>
<StgValue><ssdm name="tmp_user_V_18"/></StgValue>
</operation>

<operation id="933" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge32.i:1  %tmp_id_V_18 = phi i3 [ %tmp_id_V_17, %branch442 ], [ %tmp_id_V_16, %branch453 ]

]]></Node>
<StgValue><ssdm name="tmp_id_V_18"/></StgValue>
</operation>

<operation id="934" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge32.i:2  %tmp_last_V_17 = phi i1 [ %tmp_last_V_16, %branch442 ], [ %tmp_last_V_15, %branch453 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_17"/></StgValue>
</operation>

<operation id="935" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge32.i:3  %tmp_keep_V_18 = phi i32 [ %tmp_keep_V_17, %branch442 ], [ %tmp_keep_V_16, %branch453 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V_18"/></StgValue>
</operation>

<operation id="936" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
._crit_edge32.i:4  %tmp_data_V_18 = phi i256 [ %tmp_data_V_17, %branch442 ], [ %tmp_data_V_16, %branch453 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_18"/></StgValue>
</operation>

<operation id="937" st_id="79" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
._crit_edge32.i:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_18, i32 %tmp_keep_V_18, i1 %tmp_last_V_17, i3 %tmp_id_V_18, i12 %tmp_user_V_18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="938" st_id="80" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
._crit_edge32.i:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_18, i32 %tmp_keep_V_18, i1 %tmp_last_V_17, i3 %tmp_id_V_18, i12 %tmp_user_V_18)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge32.i:6  %p_mergeState_flag_3 = or i1 %tmp_last_V_17, %mergeState_flag_3

]]></Node>
<StgValue><ssdm name="p_mergeState_flag_3"/></StgValue>
</operation>

<operation id="940" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge32.i:7  %not_tmp_last_V_s = xor i1 %tmp_last_V_17, true

]]></Node>
<StgValue><ssdm name="not_tmp_last_V_s"/></StgValue>
</operation>

<operation id="941" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge32.i:8  br label %merger_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="942" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader.i15.preheader:0  %mergeState_flag = phi i1 [ false, %merger_nw.exit31 ], [ true, %42 ]

]]></Node>
<StgValue><ssdm name="mergeState_flag"/></StgValue>
</operation>

<operation id="943" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i15.preheader:1  br label %.preheader.i15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="944" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i15:0  %val_assign_1 = phi i2 [ 0, %.preheader.i15.preheader ], [ %i_3, %branch8216 ]

]]></Node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="945" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i15:1  %tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %val_assign_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="946" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i15:2  %empty_129 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="947" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i15:3  %i_3 = add i2 %val_assign_1, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="948" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i15:4  br i1 %tmp_126, label %merger_nw.exit.loopexit, label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_127 = trunc i2 %val_assign_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="950" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_127, label %branch389, label %branch378

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
<literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch378:0  %tmp_66167217292427646 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_66167217292427646"/></StgValue>
</operation>

<operation id="952" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
<literal name="tmp_127" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %branch8216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="82" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch389:0  %tmp_61 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="954" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="tmp_126" val="0"/>
<literal name="tmp_127" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %branch8216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
merger_nw.exit.loopexit:0  br label %merger_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="956" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch8216:0  %tmp_62 = phi i1 [ %tmp_61, %branch389 ], [ %tmp_66167217292427646, %branch378 ]

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="957" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch8216:1  br i1 %tmp_62, label %47, label %.preheader.i15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %val_assign_1, i2* @streamSource_V_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_127, label %branch421, label %branch410

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch410:0  %empty_142 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_s, i32* %merger_network_0_V_1, i1* %merger_network_0_V_2, i3* %merger_network_0_V_3, i12* %merger_network_0_V_4)

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="961" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="256" op_0_bw="304">
<![CDATA[
branch410:1  %tmp_data_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_142, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_20"/></StgValue>
</operation>

<operation id="962" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="304">
<![CDATA[
branch410:2  %tmp_keep_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_142, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_20"/></StgValue>
</operation>

<operation id="963" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="304">
<![CDATA[
branch410:3  %tmp_last_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_142, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_19"/></StgValue>
</operation>

<operation id="964" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="3" op_0_bw="304">
<![CDATA[
branch410:4  %tmp_id_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_142, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_20"/></StgValue>
</operation>

<operation id="965" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="304">
<![CDATA[
branch410:5  %tmp_user_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_142, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_20"/></StgValue>
</operation>

<operation id="966" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_127" val="0"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch410:6  br label %._crit_edge30.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="83" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch421:0  %empty_141 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_s, i32* %merger_network_1_V_1, i1* %merger_network_1_V_2, i3* %merger_network_1_V_3, i12* %merger_network_1_V_4)

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="968" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="256" op_0_bw="304">
<![CDATA[
branch421:1  %tmp_data_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_141, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_19"/></StgValue>
</operation>

<operation id="969" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="304">
<![CDATA[
branch421:2  %tmp_keep_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_141, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_19"/></StgValue>
</operation>

<operation id="970" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="304">
<![CDATA[
branch421:3  %tmp_last_V_18 = extractvalue { i256, i32, i1, i3, i12 } %empty_141, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_18"/></StgValue>
</operation>

<operation id="971" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="3" op_0_bw="304">
<![CDATA[
branch421:4  %tmp_id_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_141, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_19"/></StgValue>
</operation>

<operation id="972" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="12" op_0_bw="304">
<![CDATA[
branch421:5  %tmp_user_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_141, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_19"/></StgValue>
</operation>

<operation id="973" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_127" val="1"/>
<literal name="tmp_62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch421:6  br label %._crit_edge30.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="974" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge30.i:0  %tmp_user_V_21 = phi i12 [ %tmp_user_V_20, %branch410 ], [ %tmp_user_V_19, %branch421 ]

]]></Node>
<StgValue><ssdm name="tmp_user_V_21"/></StgValue>
</operation>

<operation id="975" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
._crit_edge30.i:1  %tmp_id_V_21 = phi i3 [ %tmp_id_V_20, %branch410 ], [ %tmp_id_V_19, %branch421 ]

]]></Node>
<StgValue><ssdm name="tmp_id_V_21"/></StgValue>
</operation>

<operation id="976" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge30.i:2  %tmp_last_V_20 = phi i1 [ %tmp_last_V_19, %branch410 ], [ %tmp_last_V_18, %branch421 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_20"/></StgValue>
</operation>

<operation id="977" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge30.i:3  %tmp_keep_V_21 = phi i32 [ %tmp_keep_V_20, %branch410 ], [ %tmp_keep_V_19, %branch421 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V_21"/></StgValue>
</operation>

<operation id="978" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
._crit_edge30.i:4  %tmp_data_V_21 = phi i256 [ %tmp_data_V_20, %branch410 ], [ %tmp_data_V_19, %branch421 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_21"/></StgValue>
</operation>

<operation id="979" st_id="84" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
._crit_edge30.i:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_21, i32 %tmp_keep_V_21, i1 %tmp_last_V_20, i3 %tmp_id_V_21, i12 %tmp_user_V_21)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="980" st_id="85" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
._crit_edge30.i:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_21, i32 %tmp_keep_V_21, i1 %tmp_last_V_20, i3 %tmp_id_V_21, i12 %tmp_user_V_21)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="981" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge30.i:6  %not_tmp_last_V_1 = xor i1 %tmp_last_V_20, true

]]></Node>
<StgValue><ssdm name="not_tmp_last_V_1"/></StgValue>
</operation>

<operation id="982" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge30.i:7  %mergeState_flag_s = or i1 %mergeState_flag, %not_tmp_last_V_1

]]></Node>
<StgValue><ssdm name="mergeState_flag_s"/></StgValue>
</operation>

<operation id="983" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge30.i:8  br label %merger_nw.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="984" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
merger_nw.exit:0  %mergeState_flag_6 = phi i1 [ %mergeState_flag_s, %._crit_edge30.i ], [ %p_mergeState_flag_3, %._crit_edge32.i ], [ %mergeState_flag_3, %branch14230 ], [ %mergeState_flag, %merger_nw.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="mergeState_flag_6"/></StgValue>
</operation>

<operation id="985" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
merger_nw.exit:1  %mergeState_new_6 = phi i1 [ %not_tmp_last_V_1, %._crit_edge30.i ], [ %not_tmp_last_V_s, %._crit_edge32.i ], [ true, %branch14230 ], [ false, %merger_nw.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="mergeState_new_6"/></StgValue>
</operation>

<operation id="986" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1">
<![CDATA[
merger_nw.exit:2  %mergeState_1_load = load i1* @mergeState_1, align 1

]]></Node>
<StgValue><ssdm name="mergeState_1_load"/></StgValue>
</operation>

<operation id="987" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
merger_nw.exit:3  br i1 %mergeState_flag_6, label %mergeST, label %merger_nw.exit.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="mergeState_flag_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST:0  store i1 %mergeState_new_6, i1* @mergeState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="mergeState_flag_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %merger_nw.exit.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
merger_nw.exit.new:0  br i1 %mergeState_1_load, label %46, label %.preheader.i37.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i37.preheader:0  br label %.preheader.i37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="2" op_0_bw="2">
<![CDATA[
:0  %streamSource_V_load = load i2* @streamSource_V, align 1

]]></Node>
<StgValue><ssdm name="streamSource_V_load"/></StgValue>
</operation>

<operation id="993" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_128 = trunc i2 %streamSource_V_load to i1

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="994" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_128, label %branch733, label %branch722

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch722:0  %tmp_63 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_dat, i32* %merger_host_0_V_kee, i1* %merger_host_0_V_las, i3* %merger_host_0_V_id_s, i12* %merger_host_0_V_use, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="996" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
branch722:1  br label %branch502813

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="86" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch733:0  %tmp_677838128649261080 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_677838128649261080"/></StgValue>
</operation>

<operation id="998" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
branch733:1  br label %branch502813

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="999" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i37:0  %val_assign_2 = phi i2 [ %i_4, %57 ], [ 1, %.preheader.i37.preheader ]

]]></Node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="1000" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i37:1  %tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %val_assign_2, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1001" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i37:2  %empty_138 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="1002" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i37:3  br i1 %tmp_129, label %.loopexit.i39.loopexit, label %48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1003" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_130 = trunc i2 %val_assign_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1004" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_130, label %branch637, label %branch626

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch626:0  %tmp_74775800834896978 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_dat, i32* %merger_host_0_V_kee, i1* %merger_host_0_V_las, i3* %merger_host_0_V_id_s, i12* %merger_host_0_V_use, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_74775800834896978"/></StgValue>
</operation>

<operation id="1006" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
<literal name="tmp_130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
branch626:1  br label %branch496799

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="87" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch637:0  %tmp_66 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1008" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="362">
<or_exp><and_exp><literal name="tmp_129" val="0"/>
<literal name="tmp_130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
branch637:1  br label %branch496799

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_129" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i39.loopexit:0  br label %.loopexit.i39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1010" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch496799:0  %tmp_67 = phi i1 [ %tmp_66, %branch637 ], [ %tmp_74775800834896978, %branch626 ]

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1011" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch496799:1  br i1 %tmp_67, label %56, label %57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %i_4 = add i2 %val_assign_2, -1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="1013" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_67" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %val_assign_2, i2* @streamSource_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_130, label %branch669, label %branch658

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch658:0  %empty_149 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_dat, i32* %merger_host_0_V_kee, i1* %merger_host_0_V_las, i3* %merger_host_0_V_id_s, i12* %merger_host_0_V_use)

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="1017" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="256" op_0_bw="304">
<![CDATA[
branch658:1  %tmp_data_V_26 = extractvalue { i256, i32, i1, i3, i12 } %empty_149, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_26"/></StgValue>
</operation>

<operation id="1018" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="304">
<![CDATA[
branch658:2  %tmp_keep_V_26 = extractvalue { i256, i32, i1, i3, i12 } %empty_149, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_26"/></StgValue>
</operation>

<operation id="1019" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="304">
<![CDATA[
branch658:3  %tmp_last_V_25 = extractvalue { i256, i32, i1, i3, i12 } %empty_149, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_25"/></StgValue>
</operation>

<operation id="1020" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="3" op_0_bw="304">
<![CDATA[
branch658:4  %tmp_id_V_26 = extractvalue { i256, i32, i1, i3, i12 } %empty_149, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_26"/></StgValue>
</operation>

<operation id="1021" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="12" op_0_bw="304">
<![CDATA[
branch658:5  %tmp_user_V_26 = extractvalue { i256, i32, i1, i3, i12 } %empty_149, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_26"/></StgValue>
</operation>

<operation id="1022" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_130" val="0"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="0">
<![CDATA[
branch658:6  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="88" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch669:0  %empty_148 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use)

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="1024" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="256" op_0_bw="304">
<![CDATA[
branch669:1  %tmp_data_V_25 = extractvalue { i256, i32, i1, i3, i12 } %empty_148, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_25"/></StgValue>
</operation>

<operation id="1025" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="32" op_0_bw="304">
<![CDATA[
branch669:2  %tmp_keep_V_25 = extractvalue { i256, i32, i1, i3, i12 } %empty_148, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_25"/></StgValue>
</operation>

<operation id="1026" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="304">
<![CDATA[
branch669:3  %tmp_last_V_24 = extractvalue { i256, i32, i1, i3, i12 } %empty_148, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_24"/></StgValue>
</operation>

<operation id="1027" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="3" op_0_bw="304">
<![CDATA[
branch669:4  %tmp_id_V_25 = extractvalue { i256, i32, i1, i3, i12 } %empty_148, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_25"/></StgValue>
</operation>

<operation id="1028" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="304">
<![CDATA[
branch669:5  %tmp_user_V_25 = extractvalue { i256, i32, i1, i3, i12 } %empty_148, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_25"/></StgValue>
</operation>

<operation id="1029" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_130" val="1"/>
<literal name="tmp_67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch669:6  br label %62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1030" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_27 = phi i12 [ %tmp_user_V_26, %branch658 ], [ %tmp_user_V_25, %branch669 ]

]]></Node>
<StgValue><ssdm name="tmp_user_V_27"/></StgValue>
</operation>

<operation id="1031" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_27 = phi i3 [ %tmp_id_V_26, %branch658 ], [ %tmp_id_V_25, %branch669 ]

]]></Node>
<StgValue><ssdm name="tmp_id_V_27"/></StgValue>
</operation>

<operation id="1032" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_26 = phi i1 [ %tmp_last_V_25, %branch658 ], [ %tmp_last_V_24, %branch669 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_26"/></StgValue>
</operation>

<operation id="1033" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_27 = phi i32 [ %tmp_keep_V_26, %branch658 ], [ %tmp_keep_V_25, %branch669 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V_27"/></StgValue>
</operation>

<operation id="1034" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_27 = phi i256 [ %tmp_data_V_26, %branch658 ], [ %tmp_data_V_25, %branch669 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_27"/></StgValue>
</operation>

<operation id="1035" st_id="89" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_27, i32 %tmp_keep_V_27, i1 %tmp_last_V_26, i3 %tmp_id_V_27, i12 %tmp_user_V_27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1036" st_id="90" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_27, i32 %tmp_keep_V_27, i1 %tmp_last_V_26, i3 %tmp_id_V_27, i12 %tmp_user_V_27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_26, label %._crit_edge37.i, label %63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_129" val="0"/>
<literal name="tmp_last_V_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @mergeState_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_129" val="0"/>
<literal name="tmp_last_V_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge37.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_129" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge37.i:0  br label %.loopexit.i39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i39:0  br label %merger_host_func.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="90" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
merger_host_func.exit:0  call fastcc void @axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1043" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch502813:0  %tmp_65 = phi i1 [ %tmp_677838128649261080, %branch733 ], [ %tmp_63, %branch722 ]

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1044" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch502813:1  br i1 %tmp_65, label %53, label %._crit_edge38.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_128, label %branch701, label %branch690

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch690:0  %empty_147 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_dat, i32* %merger_host_0_V_kee, i1* %merger_host_0_V_las, i3* %merger_host_0_V_id_s, i12* %merger_host_0_V_use)

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="1047" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="256" op_0_bw="304">
<![CDATA[
branch690:1  %tmp_data_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_147, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_23"/></StgValue>
</operation>

<operation id="1048" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="304">
<![CDATA[
branch690:2  %tmp_keep_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_147, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_23"/></StgValue>
</operation>

<operation id="1049" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="304">
<![CDATA[
branch690:3  %tmp_last_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_147, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_22"/></StgValue>
</operation>

<operation id="1050" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="3" op_0_bw="304">
<![CDATA[
branch690:4  %tmp_id_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_147, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_23"/></StgValue>
</operation>

<operation id="1051" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="12" op_0_bw="304">
<![CDATA[
branch690:5  %tmp_user_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_147, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_23"/></StgValue>
</operation>

<operation id="1052" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_128" val="0"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
branch690:6  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="91" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch701:0  %empty_146 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_dat, i32* %merger_host_1_V_kee, i1* %merger_host_1_V_las, i3* %merger_host_1_V_id_s, i12* %merger_host_1_V_use)

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="1054" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="256" op_0_bw="304">
<![CDATA[
branch701:1  %tmp_data_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_146, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_22"/></StgValue>
</operation>

<operation id="1055" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="32" op_0_bw="304">
<![CDATA[
branch701:2  %tmp_keep_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_146, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V_22"/></StgValue>
</operation>

<operation id="1056" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="304">
<![CDATA[
branch701:3  %tmp_last_V_21 = extractvalue { i256, i32, i1, i3, i12 } %empty_146, 2

]]></Node>
<StgValue><ssdm name="tmp_last_V_21"/></StgValue>
</operation>

<operation id="1057" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="3" op_0_bw="304">
<![CDATA[
branch701:4  %tmp_id_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_146, 3

]]></Node>
<StgValue><ssdm name="tmp_id_V_22"/></StgValue>
</operation>

<operation id="1058" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="304">
<![CDATA[
branch701:5  %tmp_user_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_146, 4

]]></Node>
<StgValue><ssdm name="tmp_user_V_22"/></StgValue>
</operation>

<operation id="1059" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_128" val="1"/>
<literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0">
<![CDATA[
branch701:6  br label %59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1060" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_24 = phi i12 [ %tmp_user_V_23, %branch690 ], [ %tmp_user_V_22, %branch701 ]

]]></Node>
<StgValue><ssdm name="tmp_user_V_24"/></StgValue>
</operation>

<operation id="1061" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_24 = phi i3 [ %tmp_id_V_23, %branch690 ], [ %tmp_id_V_22, %branch701 ]

]]></Node>
<StgValue><ssdm name="tmp_id_V_24"/></StgValue>
</operation>

<operation id="1062" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_23 = phi i1 [ %tmp_last_V_22, %branch690 ], [ %tmp_last_V_21, %branch701 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V_23"/></StgValue>
</operation>

<operation id="1063" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_24 = phi i32 [ %tmp_keep_V_23, %branch690 ], [ %tmp_keep_V_22, %branch701 ]

]]></Node>
<StgValue><ssdm name="tmp_keep_V_24"/></StgValue>
</operation>

<operation id="1064" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_24 = phi i256 [ %tmp_data_V_23, %branch690 ], [ %tmp_data_V_22, %branch701 ]

]]></Node>
<StgValue><ssdm name="tmp_data_V_24"/></StgValue>
</operation>

<operation id="1065" st_id="92" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_24, i32 %tmp_keep_V_24, i1 %tmp_last_V_23, i3 %tmp_id_V_24, i12 %tmp_user_V_24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1066" st_id="93" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_24, i32 %tmp_keep_V_24, i1 %tmp_last_V_23, i3 %tmp_id_V_24, i12 %tmp_user_V_24)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_23, label %61, label %._crit_edge39.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
<literal name="tmp_last_V_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @mergeState_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
<literal name="tmp_last_V_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge39.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1070" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge39.i:0  br label %._crit_edge38.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1071" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38.i:0  br label %merger_host_func.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1072" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
merger_host_func.exit:0  call fastcc void @axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1073" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0">
<![CDATA[
merger_host_func.exit:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
