// Seed: 403446001
module module_0 ();
  logic id_1;
  wire  id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd11,
    parameter id_5 = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  output wire _id_3;
  output wire id_2;
  output wire id_1;
  logic [id_3  ==  id_5 : -1] id_13;
endmodule
