Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Aug 12 15:18:43 2021
| Host         : Theodor running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_clocks -file ./tests/tcl/output_dir/generated_test_clock_report.rpt
| Design       : clk
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock             Period(ns)  Waveform(ns)    Attributes  Sources
simulated_in_clk  100.000     {0.000 50.000}  P           {clkin1}
clkfbout_OBUF     100.000     {0.000 50.000}  P,G,A       {PLLE2_BASE_inst/CLKFBOUT}
clkout0_OBUF      3.175       {0.000 1.587}   P,G,A       {PLLE2_BASE_inst/CLKOUT0}
clkout1_OBUF      6.349       {0.000 3.175}   P,G,A       {PLLE2_BASE_inst/CLKOUT1}
clkout2_OBUF      1.587       {0.000 0.794}   P,G,A       {PLLE2_BASE_inst/CLKOUT2}
clkout3_OBUF      1.587       {0.000 0.794}   P,G,A       {PLLE2_BASE_inst/CLKOUT3}
clkout4_OBUF      1.587       {0.000 0.794}   P,G,A       {PLLE2_BASE_inst/CLKOUT4}
clkout5_OBUF      1.587       {0.000 0.794}   P,G,A       {PLLE2_BASE_inst/CLKOUT5}


====================================================
Generated Clocks
====================================================

Generated Clock     : clkfbout_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Multiply By         : 1
Generated Sources   : {PLLE2_BASE_inst/CLKFBOUT}

Generated Clock     : clkout0_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 -48.413 -96.825}
Generated Sources   : {PLLE2_BASE_inst/CLKOUT0}

Generated Clock     : clkout1_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 -46.825 -93.651}
Generated Sources   : {PLLE2_BASE_inst/CLKOUT1}

Generated Clock     : clkout2_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Multiply By         : 63
Generated Sources   : {PLLE2_BASE_inst/CLKOUT2}

Generated Clock     : clkout3_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Multiply By         : 63
Generated Sources   : {PLLE2_BASE_inst/CLKOUT3}

Generated Clock     : clkout4_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Multiply By         : 63
Generated Sources   : {PLLE2_BASE_inst/CLKOUT4}

Generated Clock     : clkout5_OBUF
Master Source       : PLLE2_BASE_inst/CLKIN1
Master Clock        : simulated_in_clk
Multiply By         : 63
Generated Sources   : {PLLE2_BASE_inst/CLKOUT5}



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


