Analysis & Synthesis report for RISC
Mon May 09 23:39:00 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon May 09 23:39:00 2022           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; RISC                                        ;
; Top-level Entity Name       ; write_enable                                ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; write_enable       ; RISC               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon May 09 23:38:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Error (10500): VHDL syntax error at inst_dec.vhdl(36) near text "case";  expecting "end", or "(", or an identifier ("case" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 36
Error (10500): VHDL syntax error at inst_dec.vhdl(44) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 44
Error (10500): VHDL syntax error at inst_dec.vhdl(51) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 51
Error (10500): VHDL syntax error at inst_dec.vhdl(58) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 58
Error (10500): VHDL syntax error at inst_dec.vhdl(64) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 64
Error (10500): VHDL syntax error at inst_dec.vhdl(70) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 70
Error (10500): VHDL syntax error at inst_dec.vhdl(76) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 76
Error (10500): VHDL syntax error at inst_dec.vhdl(82) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 82
Error (10500): VHDL syntax error at inst_dec.vhdl(88) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 88
Error (10500): VHDL syntax error at inst_dec.vhdl(94) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 94
Error (10500): VHDL syntax error at inst_dec.vhdl(102) near text "when";  expecting "end", or "(", or an identifier ("when" is a reserved keyword), or a concurrent statement File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl Line: 102
Info (12021): Found 0 design units, including 0 entities, in source file inst_dec.vhdl
Error (10500): VHDL syntax error at datapath.vhdl(125) near text "in";  expecting an identifier ("in" is a reserved keyword), or a string literal File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 125
Error (10500): VHDL syntax error at datapath.vhdl(126) near text "in";  expecting an identifier ("in" is a reserved keyword), or a string literal File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 126
Error (10500): VHDL syntax error at datapath.vhdl(150) near text "=>";  expecting ":", or "," File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 150
Error (10500): VHDL syntax error at datapath.vhdl(150) near text ")";  expecting ":", or "," File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 150
Error (10500): VHDL syntax error at datapath.vhdl(152) near text "=>";  expecting ":", or "," File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 152
Error (10500): VHDL syntax error at datapath.vhdl(153) near text ")";  expecting ":", or "," File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl Line: 153
Info (12021): Found 0 design units, including 0 entities, in source file datapath.vhdl
Info (12021): Found 2 design units, including 1 entities, in source file priority_mux.vhdl
    Info (12022): Found design unit 1: priority_mux-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl Line: 15
    Info (12023): Found entity 1: priority_mux File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file lut.vhdl
    Info (12022): Found design unit 1: LUT-arch File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 15
    Info (12023): Found entity 1: LUT File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl
    Info (12022): Found design unit 1: ALU_Oper_Sel-beh File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 16
    Info (12023): Found entity 1: ALU_Oper_Sel File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file write_enable.vhd
    Info (12022): Found design unit 1: write_enable-WB_enable_contol File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd Line: 21
    Info (12023): Found entity 1: write_enable File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd
    Info (12022): Found design unit 1: sel_sign_extender-conditon File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd Line: 18
    Info (12023): Found entity 1: sel_sign_extender File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd Line: 5
Info (12021): Found 13 design units, including 7 entities, in source file pipeline_register.vhd
    Info (12022): Found design unit 1: pipeline_register File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 33
    Info (12022): Found design unit 2: pipe_IFD-reg_1_2 File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 162
    Info (12022): Found design unit 3: pipe_IDRR-reg_2_3 File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 226
    Info (12022): Found design unit 4: pipe_RREX-reg_3_4 File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 309
    Info (12022): Found design unit 5: pipe_EXMEM-reg_4_5 File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 402
    Info (12022): Found design unit 6: pipe_MEMWB-reg_5_6 File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 498
    Info (12023): Found entity 1: pipe_reg File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 6
    Info (12023): Found entity 2: pipe_bit File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 19
    Info (12023): Found entity 3: pipe_IFD File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 141
    Info (12023): Found entity 4: pipe_IDRR File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 208
    Info (12023): Found entity 5: pipe_RREX File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 285
    Info (12023): Found entity 6: pipe_EXMEM File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 378
    Info (12023): Found entity 7: pipe_MEMWB File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd Line: 474
Info (12021): Found 2 design units, including 1 entities, in source file pc_pred.vhd
    Info (12022): Found design unit 1: pc_pred-prediction File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd Line: 21
    Info (12023): Found entity 1: pc_pred File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file cond_left_shift.vhd
    Info (12022): Found design unit 1: cond_left_shift-cond_shifter File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd Line: 21
    Info (12023): Found entity 1: cond_left_shift File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file beq_jcheck.vhd
    Info (12022): Found design unit 1: BEQ_jcheck-jump_controller File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd Line: 22
    Info (12023): Found entity 1: BEQ_jcheck File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd
    Info (12022): Found design unit 1: ALU_Oprd_Sel-controller File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd Line: 24
    Info (12023): Found entity 1: ALU_Oprd_Sel File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file addr_cmp.vhd
    Info (12022): Found design unit 1: Addr_cmp-comparator File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd Line: 22
    Info (12023): Found entity 1: Addr_cmp File: D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd Line: 9
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning
    Error: Peak virtual memory: 4835 megabytes
    Error: Processing ended: Mon May 09 23:39:00 2022
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:30


