<!DOCTYPE html><html>
<head>
 <style>
  body { font-family:arial; font-size:10pt; text-align:left; }
  h1, h2 {
   padding-top: 30px;
  }
  h3 {
   padding-top: 20px;
  }
  h4, h5, h6 {
   padding-top: 10px;
   font-size:12pt;
  }
  table {
   font-family:arial; font-size:10pt; text-align:left;
   border-collapse:collapse;
  }
  table th, table td {
   font-family:arial; font-size:10pt; text-align:left;
   padding: 4px;
  }
 </style>
</head>
<body>
<table>
<tr>
</tr>
<tr>
 <td>Design</td>
 <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
</tr>
<tr>
 <td>Family</td>
 <td>PolarFireSoC</td>
</tr>
<tr>
 <td>Die</td>
 <td>MPFS250T_ES</td>
</tr>
<tr>
 <td>Package</td>
 <td>FCVG484</td>
</tr>
<tr>
 <td>Temperature Range</td>
 <td>0 - 100 C</td>
</tr>
<tr>
 <td>Voltage Range</td>
 <td>1.0185 - 1.0815 V</td>
</tr>
<tr>
 <td>Speed Grade</td>
 <td>STD</td>
</tr>
<tr>
 <td>Design State</td>
 <td>Post-Layout</td>
</tr>
<tr>
 <td>Data source</td>
 <td>Production</td>
</tr>
<tr>
 <td>Operating Conditions</td>
 <td>fast_hv_lt</td>
</tr>
</table>
<p></p>
<h2>Summary</h2>
<table>
<tr>
 <th>Clock Domain</th>
 <th>Required Period (ns)</th>
 <th>Required Frequency (MHz)</th>
 <th>External Hold (ns)</th>
 <th>Min Clock-To-Out (ns)</th>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
 <td>6.061</td>
 <td>164.989</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1</td>
 <td>7.792</td>
 <td>128.337</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3</td>
 <td>19.913</td>
 <td>50.218</td>
 <td>N/A</td>
 <td>8.621</td>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/CLK_160MHz_to_CLK_80MHz/CLK_DIV_0/I_CD/Y_DIV</td>
 <td>12.500</td>
 <td>80.000</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/OSCILLATOR_160MHz_inst_0/OSCILLATOR_160MHz_0/I_OSC_160/CLK</td>
 <td>6.250</td>
 <td>160.000</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/TRANSMIT_PLL_0/TRANSMIT_PLL_0/txpll_isnt_0/DIV_CLK</td>
 <td>8.000</td>
 <td>125.000</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
 <td>N/A</td>
 <td>N/A</td>
 <td>N/A</td>
 <td>4.673</td>
</tr>
<tr>
 <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
 <td>N/A</td>
 <td>N/A</td>
 <td>N/A</td>
 <td>4.673</td>
</tr>
<tr>
 <td>REF_CLK_50MHz</td>
 <td>20.000</td>
 <td>50.000</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>REF_CLK_PAD_P</td>
 <td>10.000</td>
 <td>100.000</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
<tr>
 <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2</td>
 <td>7.792</td>
 <td>128.337</td>
 <td>N/A</td>
 <td>N/A</td>
</tr>
</table>
<p></p>
<table>
<tr>
 <th></th>
 <th>Min Delay (ns)</th>
</tr>
<tr>
 <td>Input to Output</td>
 <td>N/A</td>
</tr>
</table>
</body></html>
