<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/AM35x_Overview by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:16:19 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>AM35x Overview - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"AM35x_Overview","wgTitle":"AM35x Overview","wgCurRevisionId":216465,"wgRevisionId":216465,"wgArticleId":5056,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["AM35x"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"AM35x_Overview","wgRelevantArticleId":5056,"wgRequestId":"e7714f614dc12b36ad9b9f0b","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":["sysop"],"wgRestrictionMove":["sysop"]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-AM35x_Overview rootpage-AM35x_Overview skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">AM35x Overview</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><p><b><big><big><big><span style="color:red">Content is no longer maintained and is being kept for reference only!</span></big></big></big></b>
<br />
<br />
<a href="File_TIBanner.html" class="image"><img alt="TIBanner.png" src="https://processors.wiki.ti.com/images/c/cd/TIBanner.png" width="667" height="87" /></a> 
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Important_Documentation"><span class="tocnumber">1</span> <span class="toctext">Important Documentation</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Block_Diagram"><span class="tocnumber">2</span> <span class="toctext">Block Diagram</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Product_Matrix"><span class="tocnumber">3</span> <span class="toctext">Product Matrix</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#OMAP35x_to_AM35x_Migration"><span class="tocnumber">4</span> <span class="toctext">OMAP35x to AM35x Migration</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Silicon_Reference"><span class="tocnumber">5</span> <span class="toctext">Silicon Reference</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#Schematic_Guidelines"><span class="tocnumber">5.1</span> <span class="toctext">Schematic Guidelines</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Symbols.2C_Footprints.2C_and_Simulation_Models"><span class="tocnumber">5.2</span> <span class="toctext">Symbols, Footprints, and Simulation Models</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Thermal_Use_Cases"><span class="tocnumber">5.3</span> <span class="toctext">Thermal Use Cases</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-9"><a href="#SW_Overview"><span class="tocnumber">6</span> <span class="toctext">SW Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-10"><a href="#Linux"><span class="tocnumber">6.1</span> <span class="toctext">Linux</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Windows"><span class="tocnumber">6.2</span> <span class="toctext">Windows</span></a></li>
<li class="toclevel-2 tocsection-12"><a href="#QNX"><span class="tocnumber">6.3</span> <span class="toctext">QNX</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#Peripheral_Overview"><span class="tocnumber">7</span> <span class="toctext">Peripheral Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-14"><a href="#Microprocessor_Unit_.28MPU.29_Subsystem"><span class="tocnumber">7.1</span> <span class="toctext">Microprocessor Unit (MPU) Subsystem</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#Memory_Management_Units_.28MMU.29"><span class="tocnumber">7.2</span> <span class="toctext">Memory Management Units (MMU)</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#System_Direct_Memory_Access_.28SDMA.29"><span class="tocnumber">7.3</span> <span class="toctext">System Direct Memory Access (SDMA)</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#Interrupt_Controller_.28INTC.29"><span class="tocnumber">7.4</span> <span class="toctext">Interrupt Controller (INTC)</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Memory_Subsystem"><span class="tocnumber">7.5</span> <span class="toctext">Memory Subsystem</span></a>
<ul>
<li class="toclevel-3 tocsection-19"><a href="#General-Purpose_Memory_Controller_.28GPMC.29"><span class="tocnumber">7.5.1</span> <span class="toctext">General-Purpose Memory Controller (GPMC)</span></a></li>
<li class="toclevel-3 tocsection-20"><a href="#SDRAM_Controller_Subsystem_.28SDRC.29"><span class="tocnumber">7.5.2</span> <span class="toctext">SDRAM Controller Subsystem (SDRC)</span></a></li>
<li class="toclevel-3 tocsection-21"><a href="#On-Chip_Memory_.28OCM.29_Subsystem"><span class="tocnumber">7.5.3</span> <span class="toctext">On-Chip Memory (OCM) Subsystem</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-22"><a href="#VPFE"><span class="tocnumber">7.6</span> <span class="toctext">VPFE</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#POWERVR_SGX.E2.84.A2_Graphics_Accelerator_.28SGX.29_-_AM3517_only"><span class="tocnumber">7.7</span> <span class="toctext">POWERVR SGX™ Graphics Accelerator (SGX) - <i>AM3517 only</i></span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#Display_Interface_Subsystem"><span class="tocnumber">7.8</span> <span class="toctext">Display Interface Subsystem</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Timers"><span class="tocnumber">7.9</span> <span class="toctext">Timers</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#UART.2FIrDA.2FCIR_Overview"><span class="tocnumber">7.10</span> <span class="toctext">UART/IrDA/CIR Overview</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#Inter-Integrated_Circuit_.28I2C.29_Module"><span class="tocnumber">7.11</span> <span class="toctext">Inter-Integrated Circuit (I2C) Module</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#McSPI"><span class="tocnumber">7.12</span> <span class="toctext">McSPI</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#McBSP"><span class="tocnumber">7.13</span> <span class="toctext">McBSP</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#HDQ.2F1-Wire_Module"><span class="tocnumber">7.14</span> <span class="toctext">HDQ/1-Wire Module</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Multimedia_Card.2FSecure_Digital.2FSecure_Digital_I.2FO_.28MMC.2FSD.2FSDIO.29_Card_Interface"><span class="tocnumber">7.15</span> <span class="toctext">Multimedia Card/Secure Digital/Secure Digital I/O (MMC/SD/SDIO) Card Interface</span></a></li>
<li class="toclevel-2 tocsection-32"><a href="#Universal_Serial_Bus_.28USB.29"><span class="tocnumber">7.16</span> <span class="toctext">Universal Serial Bus (USB)</span></a></li>
<li class="toclevel-2 tocsection-33"><a href="#General_Purpose_I.2FO_.28GPIO.29_Interface"><span class="tocnumber">7.17</span> <span class="toctext">General Purpose I/O (GPIO) Interface</span></a></li>
<li class="toclevel-2 tocsection-34"><a href="#Ethernet_Media_Access_Controller_.28EMAC.29.2FManagement_Data_Input.2FOutput_.28MDIO.29_Module"><span class="tocnumber">7.18</span> <span class="toctext">Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) Module</span></a></li>
<li class="toclevel-2 tocsection-35"><a href="#HECC"><span class="tocnumber">7.19</span> <span class="toctext">HECC</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-36"><a href="#Development_and_Reference_Designs"><span class="tocnumber">8</span> <span class="toctext">Development and Reference Designs</span></a>
<ul>
<li class="toclevel-2 tocsection-37"><a href="#Development_Boards"><span class="tocnumber">8.1</span> <span class="toctext">Development Boards</span></a></li>
<li class="toclevel-2 tocsection-38"><a href="#Power_Companion_Reference_Design"><span class="tocnumber">8.2</span> <span class="toctext">Power Companion Reference Design</span></a></li>
<li class="toclevel-2 tocsection-39"><a href="#Reference_Designs"><span class="tocnumber">8.3</span> <span class="toctext">Reference Designs</span></a></li>
<li class="toclevel-2 tocsection-40"><a href="#Related_End_Equipments"><span class="tocnumber">8.4</span> <span class="toctext">Related End Equipments</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-41"><a href="#Training_Material"><span class="tocnumber">9</span> <span class="toctext">Training Material</span></a></li>
<li class="toclevel-1 tocsection-42"><a href="#Why_AM35x_-_FAQ.27s"><span class="tocnumber">10</span> <span class="toctext">Why AM35x - FAQ's</span></a></li>
<li class="toclevel-1 tocsection-43"><a href="#Useful_Links"><span class="tocnumber">11</span> <span class="toctext">Useful Links</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Important_Documentation">Important Documentation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=1" title="Edit section: Important Documentation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lit/gpn/am3517">AM3517/05 Datasheet</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/pdf/sprugr0b">AM35x Technical Reference Manual</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/pdf/sprz306">AM3517/05 ARM Microprocessor Silicon Errata</a></li>
<li><a href="AM35x-OMAP35x-PSP_03.00.00-4.html" title="AM35x-OMAP35x-PSP 03.00.00.05 Feature Performance Guide">AM35x Feature Performance Guide (Linux BSP)</a></li></ul>
<h2><span class="mw-headline" id="Block_Diagram">Block Diagram</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=2" title="Edit section: Block Diagram">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table width="100%" cellspacing="1" cellpadding="1" border="0">

<tbody><tr>
<td>&lt;imagemap&gt;
<p>Image:AM35xx Block Diagram.gif|thumb|left|500px|alt=Hardware Datsheet|Fig 1. AM35x Block Diagram
default <a rel="nofollow" class="external text" href="http://www.ti.com/lit/gpn/am3517">Datasheet</a>
&lt;/imagemap&gt; 
</p>
</td>
<td>&lt;imagemap&gt;
<p>Image:AM35xx SW Block Diagram.JPG|thumb|right|777px|alt=AM35x-OMAP35x-PSP 03.00.01.06 Feature Performance Guide|Fig 2. AM35x Software Block Diagram
default <a href="AM35x-OMAP35x-PSP_03.00.01.html" title="AM35x-OMAP35x-PSP 03.00.01.06 Feature Performance Guide">AM35x-OMAP35x-PSP 03.00.01.06 Feature Performance Guide</a>
&lt;/imagemap&gt;
</p>
</td></tr></tbody></table>
<p><br /> 
</p><p>&#160;<br /> 
</p>
<h2><span class="mw-headline" id="Product_Matrix">Product Matrix</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=3" title="Edit section: Product Matrix">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>For a general overview of TI's ARM portfolio, see the <a rel="nofollow" class="external text" href="http://www.ti.com/litv/pdf/sprt537a">ARM Portfolio Technical Overview Brochure</a>. 
</p><p>Also take a look at the <a rel="nofollow" class="external text" href="http://focus.ti.com/en/multimedia/flash/selection_tools/dsp/dsp.html?DCMP=Embd_Prs_Slctn_Tool&amp;HQS=Other+OT+dspseltool">DSP &amp; ARM MPU Selection Tool</a> for help choosing a processor. 
</p><p>For a comparison between ARM9, ARM11 and Cortex-A8, take a look at <a href="Feature_Comparison__ARM_926%2c_1136_and_Cortex-A8.html" title="Feature Comparison: ARM 926, 1136 and Cortex-A8">this matrix</a>. 
</p>
<table width="633" border="1" align="center" style="">

<tbody><tr>
<td><br />
</td>
<th bgcolor="#000080" align="center"><font color="#ffffff">AM3517</font>
</th>
<th bgcolor="#000080" align="center"><font color="#ffffff">AM3505</font>
</th></tr>
<tr>
<td>Package Options
</td>
<td bgcolor="#ccffcc" align="center" colspan="2">ZER, ZCN
</td></tr>
<tr>
<td>Cortex-A8 Processor
</td>
<td bgcolor="#ccffcc" align="center" colspan="2">600 MHz
</td></tr>
<tr>
<td>2D/3D Graphics Accelerator
</td>
<td bgcolor="#ccffcc" align="center">110 MHz
</td>
<td bgcolor="#ccffcc" align="center">None
</td></tr></tbody></table>
<p><br />
</p>
<h2><span class="mw-headline" id="OMAP35x_to_AM35x_Migration">OMAP35x to AM35x Migration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=4" title="Edit section: OMAP35x to AM35x Migration">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="OMAP35x_to_AM35x_Hardware_Migration_Guide.html" title="OMAP35x to AM35x Hardware Migration Guide">OMAP35x to AM35x Hardware Migration Guide</a></li>
<li><a href="OMAP35x_to_AM35x_Software_Migration_Guide.html" title="OMAP35x to AM35x Software Migration Guide">OMAP35x to AM35x Software Migration Guide</a></li></ul>
<ul><li><a rel="nofollow" class="external text" href="http://www.adeneo-embedded.com/srt/en/document/show?location.id:=1474&amp;documentid=531">Texas Instruments Sitara AM35x/OMAP35x unified BSP by Adeneo Embedded</a></li></ul>
<h2><span class="mw-headline" id="Silicon_Reference">Silicon Reference</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=5" title="Edit section: Silicon Reference">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Schematic_Guidelines">Schematic Guidelines</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=6" title="Edit section: Schematic Guidelines">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a href="AM35x_Schematic_Checklist.html" title="AM35x Schematic Checklist">AM35x Schematic Checklist</a></li>
<li><a href="AM35x_VCA_PCB_layout.html" title="AM35x VCA PCB layout">AM35x ZCN Package Routing Guidelines</a></li></ul>
<h3><span id="Symbols,_Footprints,_and_Simulation_Models"></span><span class="mw-headline" id="Symbols.2C_Footprints.2C_and_Simulation_Models">Symbols, Footprints, and Simulation Models</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=7" title="Edit section: Symbols, Footprints, and Simulation Models">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>OrCad Symbols.
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprr107">ZCN OrCad Symbols</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprr151">ZER OrCad Symbol</a></li></ul></li></ul>
<ul><li>Allegro footprints
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprr106">ZCN Allegro footprints</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprr150">ZER Allegro footprints </a></li></ul></li></ul>
<ul><li>BSDL simulation model
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprm452">ZCN BSDL simulation model</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprm505">ZER BSDL simulation model</a></li></ul></li></ul>
<ul><li>IBIS simulation model
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprm451a">ZCN IBIS simulation model</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/zip/sprm504">ZER IBIS simulation model</a></li></ul></li></ul>
<h3><span class="mw-headline" id="Thermal_Use_Cases">Thermal Use Cases</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=8" title="Edit section: Thermal Use Cases">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Refer to appendix C of <a href="http://www.ti.com/lit/pdf/spraa99" class="extiw" title="tidoc:spraa99">nFBGA Packaging application note</a> for thermal modeling results.
</p>
<h2><span class="mw-headline" id="SW_Overview">SW Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=9" title="Edit section: SW Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Linux">Linux</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=10" title="Edit section: Linux">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Refer to the <a href="https://processors.wiki.ti.com/index.php?title=GSG:_AM35x_EVM_Software_Setup&amp;action=edit&amp;redlink=1" class="new" title="GSG: AM35x EVM Software Setup (page does not exist)">AM35x EVM Software Setup page</a> for instructions on setting up the software. 
</p><p><a href="http://software-dl.ti.com/processor-sdk-linux/esd/docs/latest/linux/Examples_and_Demos_Sub-system_Demos.html#hands-on-with-qt" title="Building Qt">Instructions for building Qt</a> - A cross-platform application and user interface (UI) framework. 
</p>
<h3><span class="mw-headline" id="Windows">Windows</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=11" title="Edit section: Windows">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Coming soon: a Windows® Embedded CE (Windows CE) Board Support Package (BSP) and Software Development Kit (SDK) for AM35x. 
</p><p>This board support package (BSP) based on the Windows Embedded CE 6.0 R3 kernel and supporting advanced Sitara AM35x features including 3D graphics acceleration. 
</p><p><br /> <b>Windows Embedded CE BSP for AM35x - Architecture</b> <a href="File_Win_CE_BSP_for_TI_AM35x.html" class="image"><img alt="Win CE BSP for TI AM35x.png" src="https://processors.wiki.ti.com/images/2/22/Win_CE_BSP_for_TI_AM35x.png" width="1416" height="838" /></a>
</p>
<h3><span class="mw-headline" id="QNX">QNX</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=12" title="Edit section: QNX">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Refer to <a rel="nofollow" class="external text" href="http://community.qnx.com/sf/wiki/do/viewPage/projects.bsp/wiki/TiAm3517Evm">QNX site</a> for QNX BSP as well as release notes. 
</p>
<h2><span class="mw-headline" id="Peripheral_Overview">Peripheral Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=13" title="Edit section: Peripheral Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="Microprocessor_Unit_(MPU)_Subsystem"></span><span class="mw-headline" id="Microprocessor_Unit_.28MPU.29_Subsystem">Microprocessor Unit (MPU) Subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=14" title="Edit section: Microprocessor Unit (MPU) Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The MPU subsystem integrates the following modules<br /> ARM subchip<br /> 
</p>
<ul><li><a href="Community_Linux_PSP_for_DA8x/OMAP-L1/AM1x.html" class="mw-redirect" title="Cortex A8">ARM® Cortex™-A8 core</a> <br />
<ul><li>ARM Version 7™ ISA: Standard ARM instruction set + Thumb®-2, Jazelle® RCT Java accelerator,<br />and media extensions<br /></li></ul></li>
<li>NEON™ SIMD coprocessor (VFP lite + media streaming instructions)<br /></li>
<li>Cache memories<br />
<ul><li>Level 1: 32KB instruction and 32KB data—4-way set associative cache, 64 bytes/line<br /></li>
<li>Level 2: see Section 1.5, AM/DM37x Family.<br /></li></ul></li>
<li>Interrupt controller (MPU IN TC) of 96 synchronous interrupt lines<br /></li>
<li>Asynchronous interface with core logic<br /></li>
<li>Debug, trace, and emulation features: ICE-Crusher, ETM, ETB modules.</li></ul>
<p>For additional details on CortexA8 <a href="Community_Linux_PSP_for_DA8x/OMAP-L1/AM1x.html" class="mw-redirect" title="Cortex A8">click here</a> 
</p>
<h3><span id="Memory_Management_Units_(MMU)"></span><span class="mw-headline" id="Memory_Management_Units_.28MMU.29">Memory Management Units (MMU)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=15" title="Edit section: Memory Management Units (MMU)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The AM35xx device contains three memory management units (MMU): 
</p>
<ul><li>Microporocessor unit (MPU) MMU</li>
<li>PowerVR SGX core MMU</li>
<li>CAN Controller MMU</li></ul>
<h3><span id="System_Direct_Memory_Access_(SDMA)"></span><span class="mw-headline" id="System_Direct_Memory_Access_.28SDMA.29">System Direct Memory Access (SDMA)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=16" title="Edit section: System Direct Memory Access (SDMA)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The System Direct Memory Access (SDMA), also called DMA4, performs high-performance data transfers between memories and peripheral devices without microprocessor unit (MPU) support during transfer. 
</p>
<h3><span id="Interrupt_Controller_(INTC)"></span><span class="mw-headline" id="Interrupt_Controller_.28INTC.29">Interrupt Controller (INTC)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=17" title="Edit section: Interrupt Controller (INTC)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The device has one interrupt controller (INTC) module, the MPU subsystem INTC (INTCPS). This module handles all MPU-related events, using Priority Threshold and Security Features. It communicates with the ARM Cortex-A8™ processor using a private local interconnect, and runs at half the speed of the processor. 
</p>
<h3><span class="mw-headline" id="Memory_Subsystem"><a href="AM3517/05_Memory_Subsystem.html" title="AM3517/05 Memory Subsystem">Memory Subsystem</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=18" title="Edit section: Memory Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span id="General-Purpose_Memory_Controller_(GPMC)"></span><span class="mw-headline" id="General-Purpose_Memory_Controller_.28GPMC.29"><a href="AM3517/05_GPMC_Subsystem.html" title="AM3517/05 GPMC Subsystem">General-Purpose Memory Controller (GPMC)</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=19" title="Edit section: General-Purpose Memory Controller (GPMC)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The general-purpose memory controller (GPMC) is dedicated to interfacing external memory devices: 
</p>
<ul><li>Asynchronous SRAM-like memories and application-specific integrated circuit (ASIC) devices</li>
<li>Asynchronous, synchronous, and page mode (only available in non-muxed mode) burst NOR flash devices</li>
<li>NAND flash</li>
<li>Pseudo-SRAM devices</li>
<li>1b, 4b, and 8b ECC Detection only. Please see the <a href="Raw_NAND_ECC.html" class="mw-redirect" title="GPMC ECC">GPMC ECC article</a> on how to use NAND Memories that require 4b and 8b ECC correction.</li></ul>
<h4><span id="SDRAM_Controller_Subsystem_(SDRC)"></span><span class="mw-headline" id="SDRAM_Controller_Subsystem_.28SDRC.29"><a href="AM3517/05_SDRC_Subsystem.html" title="AM3517/05 SDRC Subsystem">SDRAM Controller Subsystem (SDRC)</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=20" title="Edit section: SDRAM Controller Subsystem (SDRC)">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The SDRC subsystem module provides connectivity between the processor and external discrete DDR SDRAM. 
</p><p>The SDRC subsystem provides a high-performance interface to a variety of fast memory devices. It comprises two submodules: 
</p>
<ul><li>The SDRAM Memory Scheduler (SMS), consisting of scheduler, security firewall, and virtual rotated frame-buffer (VRFB) modules.</li>
<li>EMIF (External Memory Interface).</li></ul>
<p><a href="AM3517/05_SDRC_Subsystem.html" title="AM3517/05 SDRC Subsystem">AM3517/05 SDRC Subsystem</a> 
</p>
<h4><span id="On-Chip_Memory_(OCM)_Subsystem"></span><span class="mw-headline" id="On-Chip_Memory_.28OCM.29_Subsystem">On-Chip Memory (OCM) Subsystem</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=21" title="Edit section: On-Chip Memory (OCM) Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The on-chip memory subsystem consists of two separate on-chip memory controllers, one connected to an on-chip ROM (OCM_ROM) and the other connected to an on-chip RAM (OCM_RAM). Each memory controller has its own dedicated interface to the L3 interconnect. 
</p>
<h3><span class="mw-headline" id="VPFE">VPFE</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=22" title="Edit section: VPFE">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The video processing subsystem (VPSS) includes a video processing front-end (VPFE) controller, which is the video input portion of the processor. The VPFE controller receives input video/image data from external capture devices and stores it to external memory. 
</p>
<h3><span id="POWERVR_SGX™_Graphics_Accelerator_(SGX)_-_AM3517_only"></span><span class="mw-headline" id="POWERVR_SGX.E2.84.A2_Graphics_Accelerator_.28SGX.29_-_AM3517_only">POWERVR SGX™ Graphics Accelerator (SGX) - <i>AM3517 only</i></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=23" title="Edit section: POWERVR SGX™ Graphics Accelerator (SGX) - AM3517 only">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The POWERVR SGX™ Graphics Accelerator (SGX) subsystem accelerates 3-dimensional (3D) graphics applications. The SGX subsystem is based on the SGX core from Imagination Technologies. SGX is a new generation of programmable PowerVR graphic cores. Targeted applications include feature phones, PDA, hand-held games, PND (portable navigation devices), MID (mobile Internet devices), automotive, and medical instrumentation. 
</p><p>The SGX graphics accelerator efficiently processes a number of various multimedia data types concurrently: 
</p>
<ul><li>Pixel data</li>
<li>Vertex data</li></ul>
<p>This is achieved using a multithreaded architecture using two levels of scheduling and data partitioning enabling zero overhead task switching. 
</p><p>The SGX subsystem is connected by a 64-bit master and a 32-bit slave interface to the L3 interconnect. You can get getting started guide for Graphics SDK <a href="AM35x-OMAP35x_Graphics_SDK_Getting_Started_Guide.html" title="AM35x-OMAP35x Graphics SDK Getting Started Guide">here</a>. 
</p>
<h3><span class="mw-headline" id="Display_Interface_Subsystem"><a href="Display_Subsystem.html" title="Display Subsystem">Display Interface Subsystem</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=24" title="Edit section: Display Interface Subsystem">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The display interface subsystem provides the logic to display a video frame from the memory frame buffer (either SDRAM or SRAM) on a liquid-crystal display (LCD) panel or a TV set. The display subsystem integrates the following elements: 
</p>
<ul><li>Display controller (DISPC) module</li>
<li>Remote frame buffer interface (RFBI) module</li>
<li>Serial display interface (SDI) complex input/output (I/O) module with the associated phased-locked loop (PLL)</li>
<li>Display serial interface (DSI) complex I/O module and a DSI protocol engine</li>
<li>DSI PLL controller that drives a DSI PLL and high-speed (HS) divider</li>
<li>NTSC/PAL video encoder</li></ul>
<p>The display controller and the DSI protocol engine are connected to the L3 and L4 interconnect; the RFBI and the TV out encoder modules are connected to the L4 interconnect. 
</p><p>For more information, refer to the <a href="Display_Subsystem.html" title="Display Subsystem">Display Subsystem wiki</a>. 
</p>
<h3><span class="mw-headline" id="Timers">Timers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=25" title="Edit section: Timers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The device includes several types of timers used by the system software, including 12 general-purpose timers (GP timers), three watchdog timers (WDTs), a 32-kHz synchronized timer. 
</p><p>The three WDTs are divided into a single secure WDT and two general-purpose WDTs. The WDTs are clocked with 32-kHz clocks. The 32-kHz synchronized timer, which is reset only at power up, provides the operating system with a stable timing source that stores the relative time since the last power cycle of the product. Finally, 12 GP timers, which are useful simply as basic timers, are included to generate time-stamp-based interrupts to the system software or to use as a source of pulse-width modulation (PWM) signals. 
</p>
<h3><span id="UART/IrDA/CIR_Overview"></span><span class="mw-headline" id="UART.2FIrDA.2FCIR_Overview">UART/IrDA/CIR Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=26" title="Edit section: UART/IrDA/CIR Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The processor contains three universal asynchronous receiver/transmitter (UART) devices controlled by the microprocessor unit (MPU): 
</p>
<ul><li>Three UART-only modules, UART1, UART2 and UART4 are pinned out for use as UART devices only UART1, UART2 and UART3 must be programmed by setting the UARTi.MDR1_REG[2:0] MODE_SELECT field to one of the three UART operating modes.</li>
<li>UART3, which adds infrared communication support, is pinned out for use as a UART, infrared data association (IrDA), or consumer infrared (CIR) device, and can be programmed to any available operating mode.</li></ul>
<h3><span id="Inter-Integrated_Circuit_(I2C)_Module"></span><span class="mw-headline" id="Inter-Integrated_Circuit_.28I2C.29_Module">Inter-Integrated Circuit (I2C) Module</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=27" title="Edit section: Inter-Integrated Circuit (I2C) Module">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The device contains three multimaster high-speed (HS) inter-integrated circuit (I2C) controllers (I2CI modules, where I = 1, 2, 3), each of which provides an interface between a local host (LH), such as the MPU subsystem, and any I2C-bus-compatible device that connects through the I2C serial bus. External components attached to the I2C bus can serially transmit/receive up to 8 bits of data to/from the LH device through the 2-wire I2C interface. 
</p><p>Each multimaster HS I2C controller can be configured to act like a slave or master I2C-compatible device. Moreover, each multimaster HS I2C controller can be configured in serial camera control bus (SCCB) mode (the SCCB is a serial bus developed by Omnivision Technologies, Inc.) to act as a master on a 2-wire SCCB bus. Only multimaster HS I2C controllers I2C2 and I2C3 can be configured in SCCB mode to act as a master device on a 3-wire SCCB bus. 
</p><p>The device contains an additional master transmitter HS I2C interface (I2C4) in the PRCM module to perform dynamic voltage control and power sequencing. Texas Instruments Inc. provides a global solution with the device connected to power chips (TPS65023 device). For details about the TPS65023 device, contact your TI representative. 
</p>
<h3><span class="mw-headline" id="McSPI"><a rel="nofollow" class="external text" href="AM_McSpi.html">McSPI </a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=28" title="Edit section: McSPI">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The multichannel serial port interface (McSPI) is a master/slave synchronous serial bus. There are four separate McSPI modules (SPI1, SPI2, SPI3, and SPI4) in the device. The McSPI modules differ as follows: SPI1 supports up to four peripherals, SPI2 and SPI3 support up to two peripherals, and SPI4 supports only one peripheral.
</p>
<h3><span class="mw-headline" id="McBSP"><a rel="nofollow" class="external text" href="AM_McBSP.html">McBSP </a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=29" title="Edit section: McBSP">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The multi-channel buffered serial port (McBSP) provides a full-duplex direct serial interface between the device and other devices in a system such as other application chips (digital base band), audio and voice codec (AIC23 device), etc. Because of its high level of versatility, it can accommodate to a wide range of peripherals and clocked frame oriented protocols. 
</p><p>The device provides five instances of the McBSP module.
</p>
<h3><span id="HDQ/1-Wire_Module"></span><span class="mw-headline" id="HDQ.2F1-Wire_Module">HDQ/1-Wire Module</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=30" title="Edit section: HDQ/1-Wire Module">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The HDQ/1-Wire module implements the hardware protocol of the master functions of the Benchmark HDQ and the Dallas Semiconductor 1-Wire® protocols. These protocols use a single wire for communication between the master (HDQ/1-Wire controller) and the slave (HDQ/1-Wire external compliant device). 
</p><p>The HDQ and 1-Wire module has a generic L4 interface and is intended to be used in an interrupt-driven fashion. The one-pin interface is implemented as an open-drain output at the device level. The HDQ operates from a fixed 12-MHz functional clock provided by the PRCM module. Only the MPU subsystem uses the HDQ/1-Wire module. 
</p><p>The main features of the HDQ/1-Wire module support the following: 
</p>
<ul><li>Benchmark HDQ protocol</li>
<li>Dallas Semiconductor 1-Wire® protocol</li>
<li>Power-down mode</li></ul>
<p>The HDQ/1-Wire module provides a communication rate of 5K bits/s over an address space of 128 bytes. 
</p><p>A typical application of the HDQ/1-Wire module is the communication with battery monitor (gas gauge) integrated circuits. 
</p>
<h3><span id="Multimedia_Card/Secure_Digital/Secure_Digital_I/O_(MMC/SD/SDIO)_Card_Interface"></span><span class="mw-headline" id="Multimedia_Card.2FSecure_Digital.2FSecure_Digital_I.2FO_.28MMC.2FSD.2FSDIO.29_Card_Interface">Multimedia Card/Secure Digital/Secure Digital I/O (MMC/SD/SDIO) Card Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=31" title="Edit section: Multimedia Card/Secure Digital/Secure Digital I/O (MMC/SD/SDIO) Card Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The processor contains three multimedia card high-speed/secure data/secure digital I/O (MMC/SD/SDIO) host controller which provides an interface between a local host (LH) such as a microprocessor unit (MPU) or digital signal processor (DSP) and either MMC, SD memory cards, or SDIO cards and handles MMC/SD/SDIO transactions with minimal LH intervention. 
</p><p>The application interface manages transaction semantics. The MMC/SD/SDIO host controller deals with MMC/SD/SDIO protocol at transmission level, data packing, adding cyclic redundancy checks (CRC), start/end bit, and checking for syntactical correctness. 
</p><p>The application interface can send every MMC/SD/SDIO command and either poll for the status of the adapter or wait for an interrupt request, which is sent back in case of exceptions or to warn of end of operation. 
</p><p>The application interface can read card responses or flag registers. It can also mask individual interrupt sources. All these operations can be performed by reading and writing control registers. The MMC/SD/SDIO host controller also supports two DMA channels. 
</p><p>In order to create a bootable SD/MMC card under Linux compatible with OMAP3 boot ROM, you'd have to set a special geometry in the partition table, which is done through the fdisk "Expert mode" as described <a rel="nofollow" class="external text" href="SD/MMC_format_for_OMAP3_boot.html">here</a>. 
</p>
<h3><span id="Universal_Serial_Bus_(USB)"></span><span class="mw-headline" id="Universal_Serial_Bus_.28USB.29">Universal Serial Bus (USB)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=32" title="Edit section: Universal Serial Bus (USB)">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The AM35xx device includes a high-speed universal serial bus (USB) OTG controller and a high-speed USB host subsystem. 
</p><p>USB OTG port is built around the Mentor USB 2.0 OTG core (musbmhdrc) 
</p>
<ul><li>Supports USB 2.0 peripheral at speeds HS (480 Mb/s) and FS (12 Mb/s)</li>
<li>Supports USB 2.0 Host or OTG at speeds HS (480 Mb/s), FS (12 Mb/s), and LS (1.5 Mb/s)</li>
<li>Supports all modes of transfers (control, bulk, interrupt, and isochronous)</li>
<li>Supports high bandwidth ISO mode</li>
<li>Supports 16 transmit (TX) and 16 receive (RX) endpoints including endpoint 0</li>
<li>Supports USB OTG extensions for session resume (SRP) and Host negotiation (HNP)</li>
<li>Includes a 32K endpoint FIFO RAM, and supports programmable FIFO sizes</li>
<li>Includes RNDIS mode for accelerating RNDIS type protocols using short packet termination over USB</li>
<li>Includes CDC Linux mode for accelerating CDC type protocols using short packet termination over USB</li>
<li>Included and RNDIS like mode for terminating RNDIS type protocols without using short packet termination for support of MSC applications
<ul><li>Connects to a standard charge pump for VBUS 5 V generation</li>
<li>DMA supports stall on buffer starvation &amp; supports data buffer sizes up to 4M bytes</li>
<li>CPPI FIFO interface per TX/RX endpoint</li></ul></li></ul>
<ul><li>The USB Host controller is a high-speed multiport USB2.0 host controller. It contains two independent, 3-port host controllers that operate in parallel:
<ul><li>The EHCI controller, based on the Enhanced Host Controller Interface (EHCI) specification for USB Release 1.0, is in charge of high-speed traffic (480M bit/s), over the ULPI/UTMI interface</li>
<li>The OHCI controller, based on the Open Host Controller Interface (OHCI) specification for USB Release 1.0a, is in charge of full-speed/low-speed traffic (12/1.5M bit/s, respectively), over a serial interface</li></ul></li>
<li>Complies with the USB 2.0 standard for high-speed (480M bit/s) functions</li>
<li>USB 2.0 low-speed (1.5M bit/s) and full-speed (12M bit/s) over serial interface</li>
<li>High-speed (480M bit/s) operations over ULPI</li>
<li>Three downstream ports (3-port root hub)</li>
<li>Complies with EHCI (high-speed host controller)</li>
<li>Complies with OHCI (low-speed/full-speed host controller)</li>
<li>Supports suspend/resume and remote wakeup</li>
<li>Interface with ULPI PHYs (transceivers) on two ports
<ul><li>12-pin/8-bit data single data rate (SDR) mode</li>
<li>60-MHZ clock, generated by the host: ULPI "input" clocking mode</li></ul></li></ul>
<p>Note: The HS USB host subsystem only supports PHYs that can accept a 60 MHZ input clock. The HS USB host subsystem can only support the external charge pump of PHY (no support of internal charge pump for ULPI PHY). 
</p>
<h3><span id="General_Purpose_I/O_(GPIO)_Interface"></span><span class="mw-headline" id="General_Purpose_I.2FO_.28GPIO.29_Interface">General Purpose I/O (GPIO) Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=33" title="Edit section: General Purpose I/O (GPIO) Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The general-purpose interface combines six general-purpose input/output (GPIO) banks. 
</p><p>Each GPIO module provides 32 dedicated general-purpose pins with input and output capabilities; thus, the general-purpose interface supports up to 192 (6 x 32) pins. 
</p><p>These pins can be configured for the following applications: 
</p>
<ul><li>Data input (capture)/output (drive)</li>
<li>Keyboard interface with a debounce cell</li>
<li>Interrupt generation in active mode upon the detection of external events. Detected events are processed by two parallel independent interrupt-generation submodules to support biprocessor operations.</li>
<li>Wake-up request generation in idle mode upon the detection of external events.</li></ul>
<p>These modules do not include pad control (pull up/down control, open-drain feature). 
</p>
<h3><span id="Ethernet_Media_Access_Controller_(EMAC)/Management_Data_Input/Output_(MDIO)_Module"></span><span class="mw-headline" id="Ethernet_Media_Access_Controller_.28EMAC.29.2FManagement_Data_Input.2FOutput_.28MDIO.29_Module"><a href="AM35x_EMAC/MDIO_Module.html" title="AM35x EMAC/MDIO Module">Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) Module</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=34" title="Edit section: Ethernet Media Access Controller (EMAC)/Management Data Input/Output (MDIO) Module">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The EMAC controls the flow of packet data from the system to the PHY. The MDIO module controls PHY configuration and status monitoring. 
</p><p>Both the EMAC and the MDIO modules interface to the system core through a custom interface that allows efficient data transmission and reception. This custom interface is referred to as the EMAC subsystem module and is considered integral to the EMAC/MDIO peripheral. 
</p><p>The EMAC module is used to move data between the device and another host connected to the same network, in compliance with the Ethernet protocol. 
</p><p><a href="AM35x_EMAC/MDIO_Module.html" title="AM35x EMAC/MDIO Module">AM35x EMAC/MDIO Module</a> 
</p>
<h3><span class="mw-headline" id="HECC"><a href="AM35x_High-End_CAN_Controller_(HECC).html" title="AM35x High-End CAN Controller (HECC)">HECC</a></span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=35" title="Edit section: HECC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The CAN controller is available in two different implementations that are both fully compliant with the CAN protocol, version 2.0B. The two different CAN controller versions use the same CAN protocol kernel module to perform the basic CAN protocol tasks. Only the message controller differs between the two CAN controller versions. 
</p><p>Key features of the CAN module include: 
</p>
<ul><li>Common CAN protocol kernel (CPK) to perform protocol tasks</li>
<li>Standard CAN controller (SCC) for standard CAN applications
<ul><li>Sixteen message-object acceptance-filtering</li></ul></li>
<li>High-end CAN controller (HECC) for complex applications
<ul><li>Thirty-two message objects full-mask acceptance-filtering</li></ul></li></ul>
<p><a href="AM35x_High-End_CAN_Controller_(HECC).html" title="AM35x High-End CAN Controller (HECC)">AM3517 High-End Can Controller (HECC)</a> 
</p><p><br /> 
</p>
<h2><span class="mw-headline" id="Development_and_Reference_Designs">Development and Reference Designs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=36" title="Edit section: Development and Reference Designs">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Development_Boards">Development Boards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=37" title="Edit section: Development Boards">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>EVM - Details on the evaluation module (EVM) can be found through <a rel="nofollow" class="external text" href="http://focus.ti.com/docs/toolsw/folders/print/tmdxevm3517.html">the TI website</a>.</li></ul>
<h3><span class="mw-headline" id="Power_Companion_Reference_Design">Power Companion Reference Design</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=38" title="Edit section: Power Companion Reference Design">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/litv/pdf/slva411">A power reference application note</a>.</li>
<li><a href="AM35x_with_TPS65023__Design_In_Guide.html" title="AM35x with TPS65023: Design In Guide">A power solution using the TPS65023</a></li>
<li><a href="AM35x_with_TPS650732__Design_In_Guide.html" title="AM35x with TPS650732: Design In Guide">A power solution using the TPS650732</a></li>
<li><a href="Analog_and_Power_for_AM35x.html" title="Analog and Power for AM35x">Analog and Power for AM35x</a></li></ul>
<h3><span class="mw-headline" id="Reference_Designs">Reference Designs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=39" title="Edit section: Reference Designs">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>You can find schematics for the EVM from <a rel="nofollow" class="external text" href="http://www.logicpd.com/products/development-kits/zoom-am3517-evm-development-kit">LogicPD's site</a> after creating an account and registering your board.</li>
<li>You can find complete schematic and layout files for the open source Craneboard in the <a rel="nofollow" class="external text" href="http://designsomething.org/craneboard/w/hardware/default.aspx">hardware section</a> on <a rel="nofollow" class="external text" href="http://www.craneboard.org/">craneboard.org</a>.</li></ul>
<h3><span class="mw-headline" id="Related_End_Equipments">Related End Equipments</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=40" title="Edit section: Related End Equipments">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>These links provide block diagrams and design considerations for various products. 
</p>
<ul><li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/494.html">CPAP Machine</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/521.html">Digital Signage</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/464.html">ECG Electrocardiogram</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/413.html">GPS: Personal Navigation Device</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/481.html">Infusion Pump</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/481.html">Internet Radio Player</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/595.html">Network Projector Front End</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/410.html">Patient Monitoring: OMAP</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/466.html">Programmable Logic Controller</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/596.html">Single Board Computer for HMI and POS</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/357.html">Software Defined Radio (SDR)</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/346.html">Ultrasound System</a></li>
<li><a rel="nofollow" class="external text" href="http://focus.ti.com/docs/solution/folders/print/453.html">Video Doorbell</a></li></ul>
<h2><span class="mw-headline" id="Training_Material">Training Material</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=41" title="Edit section: Training Material">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="AM3517_On-line_Workshop.html" title="AM3517 On-line Workshop">On-line Workshop</a></li>
<li><a href="USB_WebEx_Presentations.html" title="USB WebEx Presentations">USB WebEx Presentations</a></li>
<li><a rel="nofollow" class="external text" href="http://www.adeneo-embedded.com/srt/en/document/show?location.id:=1357">Windows Embedded CE Training Services</a></li></ul>
<h2><span id="Why_AM35x_-_FAQ's"></span><span class="mw-headline" id="Why_AM35x_-_FAQ.27s">Why AM35x - FAQ's</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=42" title="Edit section: Why AM35x - FAQ&#039;s">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><b>Pin for Pin compatible set of devices for design flexibility</b>
<ul><li>AM3517, AM3505 devices are pin for pin compatible</li>
<li>OMAP35x AM35x are software compatible. Please refer to <a rel="nofollow" class="external text" href="AM35x_Overview.html#OMAP35x_to_AM35x_Migration">Migration guide for more details</a></li></ul></li></ul>
<ul><li><b>Upto 30% reduction in system cost due to high integration</b>
<ul><li>Memory Controller support DDR2/mDDR providing flexibility to choose memory</li>
<li>Integrated USB OTG PHY, EMAC Controller, CAN Controller with CortexA8 Core that can run upto 600 MHz.</li>
<li>1.8 / 3.3 V dual voltage IO allows selection of 3.3 V IO thus avoiding additional level shifters &amp; keeping the cost low.</li>
<li>Low power Industrial Application Processor, that doesn't require external cooling</li>
<li>Packages Offered
<ul><li>ZER(23x23, 1mm pitch) 1 mm ball pitch</li>
<li>ZCN(17x17, 0.65mm pitch) Via channel Routing package that allows customers to use .8 mm routing rules</li></ul></li></ul></li></ul>
<ul><li><b>How can I estimate Power required for my application using AM35x processors</b>
<ul><li><a href="AM35x_Power_Estimation_Spreadsheet.html" title="AM35x Power Estimation Spreadsheet">Power Estimation Spreadsheet</a> would allow you to estimate the power for device.</li></ul></li></ul>
<ul><li><b>How can I determine which product in AM35x family is best choice</b>
<ul><li>Please click <a href="AM35x_Overview.html#Product_Matrix" title="AM35x Overview">here</a> to get product matrix describing different features supported by device</li></ul></li></ul>
<ul><li><b>What are key care abouts for board design with AM35x</b>
<ul><li>Please refer to <a href="AM35x_Schematic_Checklist.html" title="AM35x Schematic Checklist">AM35x Schematic Checklist</a> for general checklist to ensure device connectivity as well as key items to be addressed. If you are using ZCN package <a href="AM35x_VCA_PCB_layout.html" title="AM35x VCA PCB layout">this article</a> will help you route your board in 4 layers. In addition you can use symbols &amp; footprints for appropriate package from <a href="AM35x_Overview.html#Symbols.2C_Footprints.2C_and_Simulation_Models" title="AM35x Overview">here</a>.</li></ul></li></ul>
<ul><li><b>Where can I get more details on Wireless LAN connectivity compatibility </b>
<ul><li>Please refer to <a href="https://processors.wiki.ti.com/index.php?title=OMAP35xx_Wireless_Connectivity&amp;action=edit&amp;redlink=1" class="new" title="OMAP35xx Wireless Connectivity (page does not exist)">OMAP35xx Wireless Connectivity</a> to get more details on wireless connectivity solution for AM35x processors.</li></ul></li></ul>
<h2><span class="mw-headline" id="Useful_Links">Useful Links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit&amp;section=43" title="Edit section: Useful Links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="AM35x_Schematic_Checklist.html" title="AM35x Schematic Checklist">AM3517 Schematic Checklist</a> 
</p><p><a href="AM35x_Power_Estimation_Spreadsheet.html" title="AM35x Power Estimation Spreadsheet">AM35x Power Estimation Spreadsheet</a> 
</p><p><a rel="nofollow" class="external text" href="http://focus.ti.com/en/multimedia/flash/selection_tools/dsp/dsp.html?DCMP=Embd_Prs_Slctn_Tool&amp;HQS=Other+OT+dspseltool">DSP &amp; ARM MPU Selection Tool</a> 
</p><p><a rel="nofollow" class="external text" href="http://e2e.ti.com/support/arm174_microprocessors/sitara_arm174_microprocessors/f/47.aspx">Sitara ARM Microprocessors Forum</a> - Visit this site to ask questions and search for answers 
</p><p><a rel="nofollow" class="external text" href="http://www.ti.com/AM35x">AM35x Product family</a> 
</p><p><a rel="nofollow" class="external text" href="http://www.ti.com/sitara">Sitara Prodct line</a> 
</p><p><a rel="nofollow" class="external text" href="http://www.adeneo-embedded.com/srt/en/document/show?location.id:=1474&amp;documentid=531">Texas Instruments Sitara AM35x/OMAP35x unified BSP</a> 
</p><p><a rel="nofollow" class="external text" href="http://www.adeneo-embedded.com/srt/en/document/show?location.id:=1424">Partnership between TI and Adeneo Embedded</a>
</p>
<!-- 
NewPP limit report
Cached time: 20201130063651
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.090 seconds
Real time usage: 0.094 seconds
Preprocessor visited node count: 174/1000000
Preprocessor generated node count: 182/1000000
Post‐expand include size: 0/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    0.000      1 -total
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:5056-0!canonical and timestamp 20201130063651 and revision id 216465
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>AM35x Overview</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>AM35x Overview</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>AM35x Overview</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;oldid=216465">https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;oldid=216465</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="Category_AM35x.html" title="Category:AM35x">AM35x</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=AM35x+Overview" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="AM35x_Overview.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk"><span><a href="Talk_AM35x_Overview.html" rel="discussion" title="Discussion about the content page [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="AM35x_Overview.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/AM35x_Overview.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/AM35x_Overview.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;oldid=216465" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=AM35x_Overview&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 17 May 2016, at 14:23.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.090","walltime":"0.094","ppvisitednodes":{"value":174,"limit":1000000},"ppgeneratednodes":{"value":182,"limit":1000000},"postexpandincludesize":{"value":0,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    0.000      1 -total"]},"cachereport":{"timestamp":"20201130063651","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":227});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/AM35x_Overview by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 07:16:27 GMT -->
</html>
