# Simple-RISC-Processor
design and verify a simple multi cycle RISC processor in Verilog

# To be Added ....
