Info: constrained 'CLK' to bel 'X0/Y16/io1'
Info: constrained 'LED[0]' to bel 'X7/Y33/io1'
Info: constrained 'LED[1]' to bel 'X6/Y33/io1'
Info: constrained 'LED[2]' to bel 'X5/Y33/io1'
Info: constrained 'LED[3]' to bel 'X4/Y33/io1'
Info: constrained 'LED[4]' to bel 'X4/Y33/io0'
Info: constrained 'LED[5]' to bel 'X3/Y33/io1'
Info: constrained 'LED[6]' to bel 'X3/Y33/io0'
Info: constrained 'LED[7]' to bel 'X1/Y33/io0'
Info: constrained 'UART_RX' to bel 'X24/Y33/io0'
Info: constrained 'UART_TX' to bel 'X24/Y33/io1'
Info: constrained 'RST' to bel 'X26/Y33/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      902 LCs used as LUT4 only
Info:      518 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      490 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       21 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1028)
Info: promoting aes_module_inst.aes_rst [reset] (fanout 529)
Info: promoting aes_module_inst.aes_inst.shiftrows_inst.done_SB_LUT4_I2_O_SB_LUT4_I2_I1_SB_LUT4_I3_O[1] [reset] (fanout 96)
Info: promoting RST$SB_IO_IN [reset] (fanout 87)
Info: promoting aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.key_SB_DFFE_Q_10_D[1] [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.keysched_inst.done_SB_DFFNSR_Q_D_SB_LUT4_I3_O [cen] (fanout 128)
Info: promoting aes_module_inst.aes_inst.mixcolumns_ena [cen] (fanout 128)
Info: Constraining chains...
Info:       13 LCs used to legalise carry chains.
Info: Checksum: 0x5b4cca63

Info: Device utilisation:
Info: 	         ICESTORM_LC:    1931/   7680    25%
Info: 	        ICESTORM_RAM:      20/     32    62%
Info: 	               SB_IO:      12/    256     4%
Info: 	               SB_GB:       8/      8   100%
Info: 	        ICESTORM_PLL:       0/      2     0%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 12 cells based on constraints.
Info: Creating initial analytic placement for 1860 cells, random placement wirelen = 54650.
Info:     at initial placer iter 0, wirelen = 76
Info:     at initial placer iter 1, wirelen = 76
Info:     at initial placer iter 2, wirelen = 72
Info:     at initial placer iter 3, wirelen = 77
Info: Running main analytical placer, max placement attempts per cell = 485605.
Info:     at iteration #1, type ALL: wirelen solved = 71, spread = 15490, legal = 17398; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 162, spread = 12038, legal = 14797; time = 0.05s
Info:     at iteration #3, type ALL: wirelen solved = 575, spread = 10779, legal = 13688; time = 0.05s
Info:     at iteration #4, type ALL: wirelen solved = 779, spread = 10175, legal = 13179; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1219, spread = 9697, legal = 12793; time = 0.04s
Info:     at iteration #6, type ALL: wirelen solved = 1575, spread = 9203, legal = 11933; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 2458, spread = 9408, legal = 11731; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 2862, spread = 9221, legal = 11515; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 3320, spread = 9112, legal = 11416; time = 0.04s
Info:     at iteration #10, type ALL: wirelen solved = 3875, spread = 8974, legal = 12447; time = 0.07s
Info:     at iteration #11, type ALL: wirelen solved = 4269, spread = 8770, legal = 11204; time = 0.04s
Info:     at iteration #12, type ALL: wirelen solved = 4192, spread = 9127, legal = 11000; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 4628, spread = 8880, legal = 11380; time = 0.04s
Info:     at iteration #14, type ALL: wirelen solved = 4765, spread = 8644, legal = 11318; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 4770, spread = 8618, legal = 10792; time = 0.03s
Info:     at iteration #16, type ALL: wirelen solved = 4753, spread = 8631, legal = 11368; time = 0.04s
Info:     at iteration #17, type ALL: wirelen solved = 4885, spread = 8702, legal = 11701; time = 0.04s
Info:     at iteration #18, type ALL: wirelen solved = 5096, spread = 9081, legal = 11667; time = 0.04s
Info:     at iteration #19, type ALL: wirelen solved = 5215, spread = 8847, legal = 11943; time = 0.04s
Info:     at iteration #20, type ALL: wirelen solved = 5289, spread = 8598, legal = 11765; time = 0.03s
Info: HeAP Placer Time: 0.96s
Info:   of which solving equations: 0.43s
Info:   of which spreading cells: 0.06s
Info:   of which strict legalisation: 0.35s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 244, wirelen = 10792
Info:   at iteration #5: temp = 0.000000, timing cost = 179, wirelen = 9246
Info:   at iteration #10: temp = 0.000000, timing cost = 191, wirelen = 8919
Info:   at iteration #15: temp = 0.000000, timing cost = 127, wirelen = 8600
Info:   at iteration #17: temp = 0.000000, timing cost = 115, wirelen = 8497 
Info: SA placement time 0.67s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 57.94 MHz (PASS at 12.00 MHz)

Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 9.69 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 1.96 ns

Info: Slack histogram:
Info:  legend: * represents 22 endpoint(s)
Info:          + represents [1,22) endpoint(s)
Info: [ 32563,  35044) |************ 
Info: [ 35044,  37525) |******+
Info: [ 37525,  40006) |*****+
Info: [ 40006,  42487) |**+
Info: [ 42487,  44968) | 
Info: [ 44968,  47449) | 
Info: [ 47449,  49930) | 
Info: [ 49930,  52411) | 
Info: [ 52411,  54892) | 
Info: [ 54892,  57373) | 
Info: [ 57373,  59854) | 
Info: [ 59854,  62335) | 
Info: [ 62335,  64816) | 
Info: [ 64816,  67297) | 
Info: [ 67297,  69778) | 
Info: [ 69778,  72259) | 
Info: [ 72259,  74740) |*******+
Info: [ 74740,  77221) |***************************************+
Info: [ 77221,  79702) |************************************************+
Info: [ 79702,  82183) |************************************************************ 
Info: Checksum: 0xbfc28f7f

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6273 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       10        989 |   10   989 |      5304|       0.46       0.46|
Info:       2000 |       63       1936 |   53   947 |      4385|       0.17       0.63|
Info:       3000 |      201       2774 |  138   838 |      3593|       0.14       0.77|
Info:       4000 |      406       3552 |  205   778 |      2936|       0.13       0.90|
Info:       5000 |      678       4277 |  272   725 |      2377|       0.13       1.03|
Info:       6000 |     1008       4933 |  330   656 |      1915|       0.18       1.21|
Info:       7000 |     1371       5556 |  363   623 |      1427|       0.14       1.35|
Info:       8000 |     1797       6130 |  426   574 |       962|       0.14       1.49|
Info:       9000 |     1966       6953 |  169   823 |       161|       0.22       1.71|
Info:       9167 |     1972       7115 |    6   162 |         0|       0.09       1.80|
Info: Routing complete.
Info: Router1 time 1.80s
Info: Checksum: 0xb46f0800

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (negedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source aes_module_inst.aes_inst.keysched_inst.done_SB_DFFNSR_Q_DFFLC.O
Info:    routing  0.59  1.13 Net aes_module_inst.aes_inst.keysched_done (19,17) -> (18,16)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I1_LC.I1
Info:                          Defined in:
Info:                               keysched.v:106.16-106.20
Info:      logic  0.40  1.53 Source aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I1_LC.O
Info:    routing  1.90  3.43 Net aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I1_O[1] (18,16) -> (6,14)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I1_O_SB_LUT4_I3_1_LC.I3
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  3.75 Source aes_module_inst.aes_inst.keysched_inst.done_SB_LUT4_I1_O_SB_LUT4_I3_1_LC.O
Info:    routing  1.64  5.39 Net aes_module_inst.aes_inst.key_SB_DFFE_Q_10_D[1] (6,14) -> (3,9)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.sbox_inst0.byte_out_SB_RAM40_4K_RDATA_RADDR_1_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  5.77 Source aes_module_inst.aes_inst.keysched_inst.sbox_inst0.byte_out_SB_RAM40_4K_RDATA_RADDR_1_SB_LUT4_O_LC.O
Info:    routing  1.59  7.36 Net aes_module_inst.aes_inst.keysched_inst.sbox_inst0.byte_out_SB_RAM40_4K_RDATA_RADDR_1 (3,9) -> (8,7)
Info:                          Sink aes_module_inst.aes_inst.keysched_inst.sbox_inst0.byte_out_SB_RAM40_4K_RDATA_RAM.RADDR_6
Info:      setup  0.10  7.46 Source aes_module_inst.aes_inst.keysched_inst.sbox_inst0.byte_out_SB_RAM40_4K_RDATA_RAM.RADDR_6
Info: 1.73 ns logic, 5.73 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source RST$sb_io.D_IN_0
Info:    routing  2.52  2.52 Net RST$SB_IO_IN (26,33) -> (16,21)
Info:                          Sink aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_LC.I0
Info:                          Defined in:
Info:                               uart.v:7.7-7.10
Info:      logic  0.45  2.97 Source aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_LC.O
Info:    routing  0.59  3.56 Net aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O[0] (16,21) -> (15,20)
Info:                          Sink aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_LC.I2
Info:                          Defined in:
Info:                               /home/ahmet-bedri/Documents/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  3.93 Source aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_LC.O
Info:    routing  2.13  6.06 Net aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O (15,20) -> (17,33)
Info:                          Sink $gbuf_aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:      logic  0.62  6.68 Source $gbuf_aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:    routing  0.60  7.28 Net aes_module_inst.aes_rst_SB_DFFES_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce (17,33) -> (10,16)
Info:                          Sink aes_module_inst.aes_din_SB_DFFE_Q_100_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  7.38 Source aes_module_inst.aes_din_SB_DFFE_Q_100_D_SB_LUT4_O_LC.CEN
Info: 1.54 ns logic, 5.84 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source UART_TX_SB_DFFES_Q_D_SB_LUT4_O_LC.O
Info:    routing  2.49  3.03 Net UART_TX$SB_IO_OUT (15,23) -> (24,33)
Info:                          Sink UART_TX$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top_level.v:13.18-13.27
Info: 0.54 ns logic, 2.49 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 67.04 MHz (PASS at 12.00 MHz)

Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 7.38 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 3.03 ns

Info: Slack histogram:
Info:  legend: * represents 22 endpoint(s)
Info:          + represents [1,22) endpoint(s)
Info: [ 34208,  36603) |***********+
Info: [ 36603,  38998) |********+
Info: [ 38998,  41393) |******+
Info: [ 41393,  43788) | 
Info: [ 43788,  46183) | 
Info: [ 46183,  48578) | 
Info: [ 48578,  50973) | 
Info: [ 50973,  53368) | 
Info: [ 53368,  55763) | 
Info: [ 55763,  58158) | 
Info: [ 58158,  60553) | 
Info: [ 60553,  62948) | 
Info: [ 62948,  65343) | 
Info: [ 65343,  67738) | 
Info: [ 67738,  70133) | 
Info: [ 70133,  72528) | 
Info: [ 72528,  74923) |*+
Info: [ 74923,  77318) |*************************************+
Info: [ 77318,  79713) |*********************************************************+
Info: [ 79713,  82108) |************************************************************ 

Info: Program finished normally.
