# Rewrite the .blif to Verilog
# so that the pin sequence matches
read_blif rewritten_mac_2_yosys_out.blif
write_verilog mac_2_output_verilog.v
