// Seed: 2032899566
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout tri id_2;
  input wire id_1;
  assign id_2 = id_3;
  assign id_2 = -1;
  wire id_5 = id_4;
endmodule
module module_0 (
    input supply1 module_1,
    input uwire id_1,
    output logic id_2,
    output tri1 id_3,
    output logic id_4,
    output logic id_5,
    output wand id_6,
    output tri id_7,
    input wor id_8,
    output wand id_9
);
  always @(posedge id_0) begin : LABEL_0
    id_5 = 1;
  end
  always @(posedge 1'h0 or id_1 - "") id_4 = -1;
  initial begin : LABEL_1
    id_2 = #1 -1;
  end
  assign id_5 = id_8;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
