// Seed: 1085344405
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_2();
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri1 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5, id_5, id_5
  );
  wire id_6;
endmodule
module module_2 ();
endmodule
module module_3 (
    output tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4,
    input supply0 id_5,
    output wand id_6,
    input wand id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input tri id_13,
    output wor id_14,
    input uwire id_15,
    input tri id_16,
    input uwire id_17,
    input uwire id_18,
    output supply0 id_19,
    output supply1 id_20
);
  module_2();
  assign id_6 = id_15;
  wire id_22;
  id_23(
      id_13, id_0
  );
  xnor (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_5,
      id_7,
      id_8,
      id_9
  );
endmodule
