INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/RISCV_Single_Cycle_Processor_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCounter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PCounter' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module Register_files
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ALU' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module Control_Unit_Top
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Control_Unit_Top' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Control_Unit_Top.v:23]
INFO: [VRFC 10-311] analyzing module Data_Memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Data_Memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Data_Memory.v:23]
INFO: [VRFC 10-311] analyzing module PC_Adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'PC_Adder' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/PC_Adder.v:23]
INFO: [VRFC 10-311] analyzing module Mux
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Mux' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Mux.v:23]
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_files
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Register_files' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Register_files.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Sign_Extend' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/Sign_Extend.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'instruction_memory' [C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/instruction_memory.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abu.bakar/Documents/RISC_V_Single_Cycle_Core/project_1/project_1.srcs/sim_1/new/RISCV_Single_Cycle_Processor_Top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_Single_Cycle_Processor_Top_tb
