<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/values.v.html" target="file-frame">third_party/tools/yosys/tests/simple/values.v</a>



-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/simple/values.v.html" target="file-frame">third_party/tools/yosys/tests/simple/values.v</a>' to AST representation.
Warning: Literal has a width of 16 bit, but value requires 21 bit. (<a href="../../../../third_party/tools/yosys/tests/simple/values.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/values.v:33</a>)
Warning: Literal has a width of 16 bit, but value requires 19 bit. (<a href="../../../../third_party/tools/yosys/tests/simple/values.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/values.v:34</a>)
Warning: Literal has a width of 16 bit, but value requires 22 bit. (<a href="../../../../third_party/tools/yosys/tests/simple/values.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/values.v:35</a>)
Generating RTLIL representation for module `\test_signed'.
Generating RTLIL representation for module `\test_const'.
Successfully finished Verilog frontend.


</pre>