xrun(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	18.09-s011: Started on Mar 14, 2021 at 22:51:35 CDT
xrun
	-64bit
	-gui
	-access r
	-xmelab_args "-warnmax 0 -delay_mode zero -maxdelays"
	./lib/alu_behavioral.v
	./test/ALU_32bit_tb.v
	-s
Recompiling... reason: file './test/ALU_32bit_tb.v' is newer than expected.
	expected: Sun Mar 14 22:49:58 2021
	actual:   Sun Mar 14 22:51:33 2021
file: ./test/ALU_32bit_tb.v
	module worklib.ALU_32bit_tb:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		ALU_32bit_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ALU_32bit_tb:v <0x14f53024>
			streams:   1, words:  8636
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		             Instances  Unique
		Modules:             2       2
		Resolved nets:       0       1
		Registers:          11      11
		Scalar wires:        6       -
		Vectored wires:     10       -
		Always blocks:       2       2
		Initial blocks:      1       1
		Cont. assignments:   2       7
	Writing initial simulation snapshot: worklib.ALU_32bit_tb:v
xcelium> 
xcelium> source /vol/cadence2018/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> 
-------------------------------------
Relinquished control to SimVision...
# Restoring simulation environment...
xcelium> input -quiet .reinvoke.sim
xcelium> file delete .reinvoke.sim
xcelium> run
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> 