Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr 28 19:28:38 2022
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pdu_cpu_control_sets_placed.rpt
| Design       : pdu_cpu
| Device       : xc7a100ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |              28 |           10 |
| No           | Yes                   | No                     |             359 |          128 |
| Yes          | No                    | No                     |             480 |          216 |
| Yes          | No                    | Yes                    |              75 |           27 |
| Yes          | Yes                   | No                     |              98 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                                      Enable Signal                                     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | c1/ready_r0_out                                                                        | rst_IBUF         |                1 |              1 |
|  clk_IBUF_BUFG | p1/cnt_m_rf[4]_i_1_n_0                                                                 | rst_IBUF         |                1 |              5 |
|  clk_IBUF_BUFG | c1/E[0]                                                                                | rst_IBUF         |                3 |              5 |
|  clk_cpu_BUFG  |                                                                                        | c1/a1/SR[0]      |                4 |             10 |
|  clk_IBUF_BUFG |                                                                                        |                  |                5 |             12 |
|  clk_IBUF_BUFG |                                                                                        | rst_IBUF         |               10 |             28 |
|  clk_IBUF_BUFG | c1/y_reg[0]_0[0]                                                                       | rst_IBUF         |               13 |             32 |
|  clk_cpu_BUFG  | c1/p1/IF_ID_write                                                                      | rstn_IBUF        |                9 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[10][31]_i_1_n_0                                                               |                  |                9 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[11][31]_i_1_n_0                                                               |                  |               16 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[12][31]_i_1_n_0                                                               |                  |               11 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[13][31]_i_1_n_0                                                               |                  |               11 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[15][31]_i_1_n_0                                                               |                  |               11 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[7][31]_i_1_n_0                                                                |                  |               21 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[2][31]_i_1_n_0                                                                |                  |               13 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[5][31]_i_1_n_0                                                                |                  |               14 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[6][31]_i_1_n_0                                                                |                  |               17 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[1][31]_i_1_n_0                                                                |                  |               11 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[3][31]_i_1_n_0                                                                |                  |               14 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[4][31]_i_1_n_0                                                                |                  |               18 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[8][31]_i_1_n_0                                                                |                  |               22 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[9][31]_i_1_n_0                                                                |                  |               18 |             32 |
|  clk_cpu_BUFG  | c1/r1/rf[14][31]_i_1_n_0                                                               |                  |               10 |             32 |
|  clk_cpu_BUFG  | c1/p1/IF_ID_write                                                                      | c1/rs2           |               33 |             98 |
|  clk_cpu_BUFG  | c1/d1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |               32 |            128 |
|  clk_cpu_BUFG  | c1/d1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |               32 |            128 |
|  clk_cpu_BUFG  |                                                                                        | c1/rs2           |               44 |            129 |
|  clk_cpu_BUFG  |                                                                                        | rstn_IBUF        |               80 |            220 |
+----------------+----------------------------------------------------------------------------------------+------------------+------------------+----------------+


