

================================================================
== Vitis HLS Report for 'cache_access'
================================================================
* Date:           Wed May  8 03:01:12 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        caches
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.432 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|      142|  60.000 ns|  1.420 us|    7|  143|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 9 
5 --> 6 7 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 11 
10 --> 12 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%address_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %address" [cache.cpp:6]   --->   Operation 13 'read' 'address_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tag = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %address_read, i32 8, i32 10" [cache.cpp:35]   --->   Operation 14 'partselect' 'tag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%index = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %address_read, i32 6, i32 7" [cache.cpp:36]   --->   Operation 15 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%offset = trunc i11 %address_read" [cache.cpp:37]   --->   Operation 16 'trunc' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zerod = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 0" [cache.cpp:39]   --->   Operation 17 'bitconcatenate' 'zerod' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i3 %zerod" [cache.cpp:43]   --->   Operation 18 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cache_tag_addr = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln43" [cache.cpp:43]   --->   Operation 19 'getelementptr' 'cache_tag_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (0.61ns)   --->   "%cache_tag_load = load i3 %cache_tag_addr" [cache.cpp:43]   --->   Operation 20 'load' 'cache_tag_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [cache.cpp:6]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i11 %address"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %address, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %value_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %value_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %action"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %action, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mymem, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mymem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%action_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %action" [cache.cpp:6]   --->   Operation 31 'read' 'action_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%value_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %value_r" [cache.cpp:6]   --->   Operation 32 'read' 'value_r_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %offset" [cache.cpp:38]   --->   Operation 33 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.75ns)   --->   "%address_1 = sub i11 %address_read, i11 %zext_ln38" [cache.cpp:38]   --->   Operation 34 'sub' 'address_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%oned = or i3 %zerod, i3 1" [cache.cpp:40]   --->   Operation 35 'or' 'oned' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.61ns)   --->   "%cache_tag_load = load i3 %cache_tag_addr" [cache.cpp:43]   --->   Operation 36 'load' 'cache_tag_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln43 = icmp_eq  i3 %cache_tag_load, i3 %tag" [cache.cpp:43]   --->   Operation 37 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %if.else, void %if.end52" [cache.cpp:43]   --->   Operation 38 'br' 'br_ln43' <Predicate = true> <Delay = 0.44>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %oned" [cache.cpp:46]   --->   Operation 39 'zext' 'zext_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%cache_tag_addr_1 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln46" [cache.cpp:46]   --->   Operation 40 'getelementptr' 'cache_tag_addr_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.61ns)   --->   "%cache_tag_load_1 = load i3 %cache_tag_addr_1" [cache.cpp:46]   --->   Operation 41 'load' 'cache_tag_load_1' <Predicate = (!icmp_ln43)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 42 [1/2] (0.61ns)   --->   "%cache_tag_load_1 = load i3 %cache_tag_addr_1" [cache.cpp:46]   --->   Operation 42 'load' 'cache_tag_load_1' <Predicate = (!icmp_ln43)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_3 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln46 = icmp_eq  i3 %cache_tag_load_1, i3 %tag" [cache.cpp:46]   --->   Operation 43 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.44ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %if.else41, void %if.end52" [cache.cpp:46]   --->   Operation 44 'br' 'br_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.44>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%set_old_3_load = load i1 %set_old_3" [aesl_mux_load.4i1P0A.i2:7->cache.cpp:51]   --->   Operation 45 'load' 'set_old_3_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%set_old_0_load = load i1 %set_old_0" [aesl_mux_load.4i1P0A.i2:1->cache.cpp:51]   --->   Operation 46 'load' 'set_old_0_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%set_old_1_load = load i1 %set_old_1" [aesl_mux_load.4i1P0A.i2:3->cache.cpp:51]   --->   Operation 47 'load' 'set_old_1_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%set_old_2_load = load i1 %set_old_2" [aesl_mux_load.4i1P0A.i2:5->cache.cpp:51]   --->   Operation 48 'load' 'set_old_2_load' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.50ns)   --->   "%icmp_ln9 = icmp_eq  i2 %index, i2 0" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 49 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_1)   --->   "%select_ln9 = select i1 %icmp_ln9, i1 %set_old_0_load, i1 %set_old_3_load" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 50 'select' 'select_ln9' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.50ns)   --->   "%icmp_ln9_1 = icmp_eq  i2 %index, i2 1" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 51 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.15ns) (out node of the LUT)   --->   "%select_ln9_1 = select i1 %icmp_ln9_1, i1 %set_old_1_load, i1 %select_ln9" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 52 'select' 'select_ln9_1' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.50ns)   --->   "%icmp_ln9_2 = icmp_eq  i2 %index, i2 2" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 53 'icmp' 'icmp_ln9_2' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.15ns) (out node of the LUT)   --->   "%select_ln9_2 = select i1 %icmp_ln9_2, i1 %set_old_2_load, i1 %select_ln9_1" [aesl_mux_load.4i1P0A.i2:9->cache.cpp:51]   --->   Operation 54 'select' 'select_ln9_2' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.15> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%cache_index = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %index, i1 %select_ln9_2" [cache.cpp:51]   --->   Operation 55 'bitconcatenate' 'cache_index' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.25ns)   --->   "%xor_ln52 = xor i1 %select_ln9_2, i1 1" [cache.cpp:52]   --->   Operation 56 'xor' 'xor_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.69ns)   --->   "%switch_ln52 = switch i2 %index, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [cache.cpp:52]   --->   Operation 57 'switch' 'switch_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.69>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_2" [cache.cpp:52]   --->   Operation 58 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 2)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 59 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_1" [cache.cpp:52]   --->   Operation 60 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 61 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_0" [cache.cpp:52]   --->   Operation 62 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 0)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 63 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln52 = store i1 %xor_ln52, i1 %set_old_3" [cache.cpp:52]   --->   Operation 64 'store' 'store_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln52 = br void %if.else416" [cache.cpp:52]   --->   Operation 65 'br' 'br_ln52' <Predicate = (!icmp_ln43 & !icmp_ln46 & index == 3)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.44ns)   --->   "%br_ln0 = br void %if.end52"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln43 & !icmp_ln46)> <Delay = 0.44>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%cache_index_1 = phi i3 %cache_index, void %if.else416, i3 %zerod, void %entry, i3 %oned, void %if.else"   --->   Operation 67 'phi' 'cache_index_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i3 %cache_index_1" [cache.cpp:57]   --->   Operation 68 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%cache_valid_addr = getelementptr i1 %cache_valid, i64 0, i64 %zext_ln57" [cache.cpp:57]   --->   Operation 69 'getelementptr' 'cache_valid_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.61ns)   --->   "%cache_valid_load = load i3 %cache_valid_addr" [cache.cpp:57]   --->   Operation 70 'load' 'cache_valid_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%not_in_cache = phi i1 1, void %if.else416, i1 0, void %entry, i1 0, void %if.else"   --->   Operation 71 'phi' 'not_in_cache' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 0" [writeback.cpp:26->cache.cpp:62]   --->   Operation 72 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.61ns)   --->   "%cache_valid_load = load i3 %cache_valid_addr" [cache.cpp:57]   --->   Operation 73 'load' 'cache_valid_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%xor_ln57 = xor i1 %cache_valid_load, i1 1" [cache.cpp:57]   --->   Operation 74 'xor' 'xor_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln57 = or i1 %not_in_cache, i1 %xor_ln57" [cache.cpp:57]   --->   Operation 75 'or' 'or_ln57' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %or_ln57, void %if.end84, void %if.then57" [cache.cpp:57]   --->   Operation 76 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%cache_dirty_addr = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57" [cache.cpp:58]   --->   Operation 77 'getelementptr' 'cache_dirty_addr' <Predicate = (or_ln57)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.61ns)   --->   "%cache_dirty_load = load i3 %cache_dirty_addr" [cache.cpp:58]   --->   Operation 78 'load' 'cache_dirty_load' <Predicate = (or_ln57)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 0.61>
ST_5 : Operation 79 [1/2] (0.61ns)   --->   "%cache_dirty_load = load i3 %cache_dirty_addr" [cache.cpp:58]   --->   Operation 79 'load' 'cache_dirty_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %cache_dirty_load, void %if.end71, void %if.then61" [cache.cpp:58]   --->   Operation 80 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%cache_tag_addr_2 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57" [cache.cpp:60]   --->   Operation 81 'getelementptr' 'cache_tag_addr_2' <Predicate = (cache_dirty_load)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.61ns)   --->   "%cache_tag_load_2 = load i3 %cache_tag_addr_2" [cache.cpp:60]   --->   Operation 82 'load' 'cache_tag_load_2' <Predicate = (cache_dirty_load)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 83 [1/2] (0.61ns)   --->   "%cache_tag_load_2 = load i3 %cache_tag_addr_2" [cache.cpp:60]   --->   Operation 83 'load' 'cache_tag_load_2' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>
ST_6 : Operation 84 [2/2] (1.81ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 84 'call' 'call_ln26' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.61>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_1, i9 %tmp_1, i3 %cache_tag_load_2, i2 %index, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 85 'call' 'call_ln26' <Predicate = (cache_dirty_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end71"   --->   Operation 86 'br' 'br_ln0' <Predicate = (cache_dirty_load)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.61ns)   --->   "%store_ln66 = store i1 0, i3 %cache_dirty_addr" [cache.cpp:66]   --->   Operation 87 'store' 'store_ln66' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 88 [1/1] (0.61ns)   --->   "%store_ln67 = store i1 1, i3 %cache_valid_addr" [cache.cpp:67]   --->   Operation 88 'store' 'store_ln67' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%cache_tag_addr_3 = getelementptr i3 %cache_tag, i64 0, i64 %zext_ln57" [cache.cpp:68]   --->   Operation 89 'getelementptr' 'cache_tag_addr_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.61ns)   --->   "%store_ln68 = store i3 %tag, i3 %cache_tag_addr_3" [cache.cpp:68]   --->   Operation 90 'store' 'store_ln68' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 8> <RAM>

State 8 <SV = 7> <Delay = 1.85>
ST_8 : Operation 91 [2/2] (1.85ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 91 'call' 'call_ln26' <Predicate = true> <Delay = 1.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.61>
ST_9 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln26 = call void @cache_access_Pipeline_VITIS_LOOP_24_11, i9 %tmp_1, i11 %address_1, i32 %mymem, i32 %cache" [writeback.cpp:26->cache.cpp:62]   --->   Operation 92 'call' 'call_ln26' <Predicate = (or_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln69 = br void %if.end84" [cache.cpp:69]   --->   Operation 93 'br' 'br_ln69' <Predicate = (or_ln57)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %cache_index_1, i6 %offset" [cache.cpp:72]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %tmp_2" [cache.cpp:72]   --->   Operation 95 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%cache_addr = getelementptr i32 %cache, i64 0, i64 %zext_ln72" [cache.cpp:72]   --->   Operation 96 'getelementptr' 'cache_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %action_read, void %if.else90, void %if.then85" [cache.cpp:70]   --->   Operation 97 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%cache_dirty_addr_1 = getelementptr i1 %cache_dirty, i64 0, i64 %zext_ln57" [cache.cpp:76]   --->   Operation 98 'getelementptr' 'cache_dirty_addr_1' <Predicate = (!action_read)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.61ns)   --->   "%store_ln76 = store i1 1, i3 %cache_dirty_addr_1" [cache.cpp:76]   --->   Operation 99 'store' 'store_ln76' <Predicate = (!action_read)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 1.09>
ST_10 : Operation 100 [1/1] (1.09ns)   --->   "%store_ln75 = store i32 %value_r_read, i9 %cache_addr" [cache.cpp:75]   --->   Operation 100 'store' 'store_ln75' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_10 : Operation 101 [1/1] (0.40ns)   --->   "%br_ln0 = br void %if.end98"   --->   Operation 101 'br' 'br_ln0' <Predicate = true> <Delay = 0.40>

State 11 <SV = 9> <Delay = 1.09>
ST_11 : Operation 102 [2/2] (1.09ns)   --->   "%ret_value = load i9 %cache_addr" [cache.cpp:72]   --->   Operation 102 'load' 'ret_value' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 12 <SV = 10> <Delay = 1.50>
ST_12 : Operation 103 [1/2] (1.09ns)   --->   "%ret_value = load i9 %cache_addr" [cache.cpp:72]   --->   Operation 103 'load' 'ret_value' <Predicate = (action_read)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_12 : Operation 104 [1/1] (0.40ns)   --->   "%br_ln73 = br void %if.end98" [cache.cpp:73]   --->   Operation 104 'br' 'br_ln73' <Predicate = (action_read)> <Delay = 0.40>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%ret_value_1 = phi i32 %ret_value, void %if.then85, i32 %value_r_read, void %if.else90"   --->   Operation 105 'phi' 'ret_value_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln79 = ret i32 %ret_value_1" [cache.cpp:79]   --->   Operation 106 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.614ns
The critical path consists of the following:
	wire read operation ('address_read', cache.cpp:6) on port 'address' (cache.cpp:6) [25]  (0.000 ns)
	'getelementptr' operation 3 bit ('cache_tag_addr', cache.cpp:43) [34]  (0.000 ns)
	'load' operation 3 bit ('cache_tag_load', cache.cpp:43) on array 'cache_tag' [35]  (0.614 ns)

 <State 2>: 1.675ns
The critical path consists of the following:
	'load' operation 3 bit ('cache_tag_load', cache.cpp:43) on array 'cache_tag' [35]  (0.614 ns)
	'icmp' operation 1 bit ('icmp_ln43', cache.cpp:43) [36]  (0.615 ns)
	multiplexor before 'phi' operation 3 bit ('zerod') with incoming values : ('zerod', cache.cpp:39) ('oned', cache.cpp:40) ('cache_index', cache.cpp:51) [73]  (0.446 ns)

 <State 3>: 2.289ns
The critical path consists of the following:
	'load' operation 3 bit ('cache_tag_load_1', cache.cpp:46) on array 'cache_tag' [41]  (0.614 ns)
	'icmp' operation 1 bit ('icmp_ln46', cache.cpp:46) [42]  (0.615 ns)
	multiplexor before 'phi' operation 3 bit ('zerod') with incoming values : ('zerod', cache.cpp:39) ('oned', cache.cpp:40) ('cache_index', cache.cpp:51) [73]  (0.446 ns)
	'phi' operation 3 bit ('zerod') with incoming values : ('zerod', cache.cpp:39) ('oned', cache.cpp:40) ('cache_index', cache.cpp:51) [73]  (0.000 ns)
	'getelementptr' operation 3 bit ('cache_valid_addr', cache.cpp:57) [77]  (0.000 ns)
	'load' operation 1 bit ('cache_valid_load', cache.cpp:57) on array 'cache_valid' [78]  (0.614 ns)

 <State 4>: 0.870ns
The critical path consists of the following:
	'load' operation 1 bit ('cache_valid_load', cache.cpp:57) on array 'cache_valid' [78]  (0.614 ns)
	'xor' operation 1 bit ('xor_ln57', cache.cpp:57) [79]  (0.000 ns)
	'or' operation 1 bit ('or_ln57', cache.cpp:57) [80]  (0.256 ns)

 <State 5>: 0.614ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('cache_tag_addr_2', cache.cpp:60) [87]  (0.000 ns)
	'load' operation 3 bit ('cache_tag_load_2', cache.cpp:60) on array 'cache_tag' [88]  (0.614 ns)

 <State 6>: 2.432ns
The critical path consists of the following:
	'load' operation 3 bit ('cache_tag_load_2', cache.cpp:60) on array 'cache_tag' [88]  (0.614 ns)
	'call' operation 0 bit ('call_ln26', writeback.cpp:26->cache.cpp:62) to 'cache_access_Pipeline_VITIS_LOOP_24_1' [89]  (1.818 ns)

 <State 7>: 0.614ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln66', cache.cpp:66) of constant 0 on array 'cache_dirty' [93]  (0.614 ns)

 <State 8>: 1.852ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln26', writeback.cpp:26->cache.cpp:62) to 'cache_access_Pipeline_VITIS_LOOP_24_11' [92]  (1.852 ns)

 <State 9>: 0.614ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('cache_dirty_addr_1', cache.cpp:76) [105]  (0.000 ns)
	'store' operation 0 bit ('store_ln76', cache.cpp:76) of constant 1 on array 'cache_dirty' [106]  (0.614 ns)

 <State 10>: 1.099ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln75', cache.cpp:75) of variable 'value_r_read', cache.cpp:6 on array 'cache' [104]  (1.099 ns)

 <State 11>: 1.099ns
The critical path consists of the following:
	'load' operation 32 bit ('ret_value', cache.cpp:72) on array 'cache' [109]  (1.099 ns)

 <State 12>: 1.501ns
The critical path consists of the following:
	'load' operation 32 bit ('ret_value', cache.cpp:72) on array 'cache' [109]  (1.099 ns)
	multiplexor before 'phi' operation 32 bit ('ret_value') with incoming values : ('value_r_read', cache.cpp:6) ('ret_value', cache.cpp:72) [112]  (0.402 ns)
	'phi' operation 32 bit ('ret_value') with incoming values : ('value_r_read', cache.cpp:6) ('ret_value', cache.cpp:72) [112]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
