<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="500.534 ns"></ZoomStartTime>
      <ZoomEndTime time="565.354 ns"></ZoomEndTime>
      <Cursor1Time time="528.774 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="191"></NameColumnWidth>
      <ValueColumnWidth column_width="92"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="15" />
   <wvobject type="logic" fp_name="/tb_top/axi_protocol_checker/pc_asserted">
      <obj_property name="ElementShortName">pc_asserted</obj_property>
      <obj_property name="ObjectShortName">pc_asserted</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_top/axi_protocol_checker/pc_status">
      <obj_property name="ElementShortName">pc_status[159:0]</obj_property>
      <obj_property name="ObjectShortName">pc_status[159:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/ARESETN">
      <obj_property name="ElementShortName">ARESETN</obj_property>
      <obj_property name="ObjectShortName">ARESETN</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/ACLK">
      <obj_property name="ElementShortName">ACLK</obj_property>
      <obj_property name="ObjectShortName">ACLK</obj_property>
   </wvobject>
   <wvobject type="group" fp_name="group14">
      <obj_property name="label">READ</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/ARADDR">
         <obj_property name="ElementShortName">ARADDR[31:0]</obj_property>
         <obj_property name="ObjectShortName">ARADDR[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/ARVALID">
         <obj_property name="ElementShortName">ARVALID</obj_property>
         <obj_property name="ObjectShortName">ARVALID</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/ARREADY">
         <obj_property name="ElementShortName">ARREADY</obj_property>
         <obj_property name="ObjectShortName">ARREADY</obj_property>
      </wvobject>
      <wvobject fp_name="divider199" type="divider">
      </wvobject>
      <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/RDATA">
         <obj_property name="ElementShortName">RDATA[31:0]</obj_property>
         <obj_property name="ObjectShortName">RDATA[31:0]</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/RVALID">
         <obj_property name="ElementShortName">RVALID</obj_property>
         <obj_property name="ObjectShortName">RVALID</obj_property>
      </wvobject>
      <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/RREADY">
         <obj_property name="ElementShortName">RREADY</obj_property>
         <obj_property name="ObjectShortName">RREADY</obj_property>
      </wvobject>
      <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/RRESP">
         <obj_property name="ElementShortName">RRESP[1:0]</obj_property>
         <obj_property name="ObjectShortName">RRESP[1:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/AWADDR">
      <obj_property name="ElementShortName">AWADDR[31:0]</obj_property>
      <obj_property name="ObjectShortName">AWADDR[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/AWVALID">
      <obj_property name="ElementShortName">AWVALID</obj_property>
      <obj_property name="ObjectShortName">AWVALID</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/AWREADY">
      <obj_property name="ElementShortName">AWREADY</obj_property>
      <obj_property name="ObjectShortName">AWREADY</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/WDATA">
      <obj_property name="ElementShortName">WDATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">WDATA[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/WREADY">
      <obj_property name="ElementShortName">WREADY</obj_property>
      <obj_property name="ObjectShortName">WREADY</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/WVALID">
      <obj_property name="ElementShortName">WVALID</obj_property>
      <obj_property name="ObjectShortName">WVALID</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/BREADY">
      <obj_property name="ElementShortName">BREADY</obj_property>
      <obj_property name="ObjectShortName">BREADY</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/BRESP">
      <obj_property name="ElementShortName">BRESP[1:0]</obj_property>
      <obj_property name="ObjectShortName">BRESP[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_top/axi_slave_VERILOG/BVALID">
      <obj_property name="ElementShortName">BVALID</obj_property>
      <obj_property name="ObjectShortName">BVALID</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_top/axi_slave_VERILOG/reg0">
      <obj_property name="ElementShortName">reg0[31:0]</obj_property>
      <obj_property name="ObjectShortName">reg0[31:0]</obj_property>
   </wvobject>
</wave_config>
