
c2_14_countingsemaphore2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004598  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080046a8  080046a8  000056a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046f8  080046f8  00006060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080046f8  080046f8  00006060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080046f8  080046f8  00006060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046f8  080046f8  000056f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080046fc  080046fc  000056fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08004700  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002344  20000060  08004760  00006060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200023a4  08004760  000063a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010625  00000000  00000000  00006089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002990  00000000  00000000  000166ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  00019040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c3f  00000000  00000000  00019ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fc9  00000000  00000000  0001ac2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012587  00000000  00000000  00033bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092406  00000000  00000000  0004617f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8585  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043a4  00000000  00000000  000d85c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  000dc96c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	08004690 	.word	0x08004690

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	08004690 	.word	0x08004690

08000150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b086      	sub	sp, #24
 8000154:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000156:	f000 fb0b 	bl	8000770 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800015a:	f000 f85f 	bl	800021c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015e:	f000 f8c3 	bl	80002e8 <MX_GPIO_Init>

  MX_USART1_UART_Init();
 8000162:	f000 f897 	bl	8000294 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000166:	2201      	movs	r2, #1
 8000168:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800016c:	4824      	ldr	r0, [pc, #144]	@ (8000200 <main+0xb0>)
 800016e:	f000 fe47 	bl	8000e00 <HAL_GPIO_WritePin>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 6, 0);
 8000172:	2200      	movs	r2, #0
 8000174:	2106      	movs	r1, #6
 8000176:	200a      	movs	r0, #10
 8000178:	f000 fbe1 	bl	800093e <HAL_NVIC_SetPriority>

  status = xTaskCreate(led_handler, "led_task", 200, NULL, 2, &led_handle);
 800017c:	4b21      	ldr	r3, [pc, #132]	@ (8000204 <main+0xb4>)
 800017e:	9301      	str	r3, [sp, #4]
 8000180:	2302      	movs	r3, #2
 8000182:	9300      	str	r3, [sp, #0]
 8000184:	2300      	movs	r3, #0
 8000186:	22c8      	movs	r2, #200	@ 0xc8
 8000188:	491f      	ldr	r1, [pc, #124]	@ (8000208 <main+0xb8>)
 800018a:	4820      	ldr	r0, [pc, #128]	@ (800020c <main+0xbc>)
 800018c:	f002 ff32 	bl	8002ff4 <xTaskCreate>
 8000190:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	2b01      	cmp	r3, #1
 8000196:	d00b      	beq.n	80001b0 <main+0x60>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000198:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800019c:	f383 8811 	msr	BASEPRI, r3
 80001a0:	f3bf 8f6f 	isb	sy
 80001a4:	f3bf 8f4f 	dsb	sy
 80001a8:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80001aa:	bf00      	nop
 80001ac:	bf00      	nop
 80001ae:	e7fd      	b.n	80001ac <main+0x5c>

  xsema_button = xSemaphoreCreateCounting(9,0);
 80001b0:	2100      	movs	r1, #0
 80001b2:	2009      	movs	r0, #9
 80001b4:	f002 fc9d 	bl	8002af2 <xQueueCreateCountingSemaphore>
 80001b8:	4603      	mov	r3, r0
 80001ba:	4a15      	ldr	r2, [pc, #84]	@ (8000210 <main+0xc0>)
 80001bc:	6013      	str	r3, [r2, #0]
  configASSERT(xsema_button != NULL);
 80001be:	4b14      	ldr	r3, [pc, #80]	@ (8000210 <main+0xc0>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d10b      	bne.n	80001de <main+0x8e>
        __asm volatile
 80001c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80001ca:	f383 8811 	msr	BASEPRI, r3
 80001ce:	f3bf 8f6f 	isb	sy
 80001d2:	f3bf 8f4f 	dsb	sy
 80001d6:	607b      	str	r3, [r7, #4]
    }
 80001d8:	bf00      	nop
 80001da:	bf00      	nop
 80001dc:	e7fd      	b.n	80001da <main+0x8a>

  HAL_UART_Transmit(&huart1, "Scheduled\n\r", 11, 1000);
 80001de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80001e2:	220b      	movs	r2, #11
 80001e4:	490b      	ldr	r1, [pc, #44]	@ (8000214 <main+0xc4>)
 80001e6:	480c      	ldr	r0, [pc, #48]	@ (8000218 <main+0xc8>)
 80001e8:	f001 fd22 	bl	8001c30 <HAL_UART_Transmit>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80001ec:	2200      	movs	r2, #0
 80001ee:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001f2:	4803      	ldr	r0, [pc, #12]	@ (8000200 <main+0xb0>)
 80001f4:	f000 fe04 	bl	8000e00 <HAL_GPIO_WritePin>
  vTaskStartScheduler();
 80001f8:	f003 f884 	bl	8003304 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001fc:	bf00      	nop
 80001fe:	e7fd      	b.n	80001fc <main+0xac>
 8000200:	40011000 	.word	0x40011000
 8000204:	200000c4 	.word	0x200000c4
 8000208:	080046a8 	.word	0x080046a8
 800020c:	08000415 	.word	0x08000415
 8000210:	200000c8 	.word	0x200000c8
 8000214:	080046b4 	.word	0x080046b4
 8000218:	2000007c 	.word	0x2000007c

0800021c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b090      	sub	sp, #64	@ 0x40
 8000220:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	2228      	movs	r2, #40	@ 0x28
 8000228:	2100      	movs	r1, #0
 800022a:	4618      	mov	r0, r3
 800022c:	f004 f950 	bl	80044d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000230:	1d3b      	adds	r3, r7, #4
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
 8000236:	605a      	str	r2, [r3, #4]
 8000238:	609a      	str	r2, [r3, #8]
 800023a:	60da      	str	r2, [r3, #12]
 800023c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800023e:	2302      	movs	r3, #2
 8000240:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000242:	2301      	movs	r3, #1
 8000244:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000246:	2310      	movs	r3, #16
 8000248:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024a:	2300      	movs	r3, #0
 800024c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800024e:	f107 0318 	add.w	r3, r7, #24
 8000252:	4618      	mov	r0, r3
 8000254:	f000 fe1e 	bl	8000e94 <HAL_RCC_OscConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800025e:	f000 f91b 	bl	8000498 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000262:	230f      	movs	r3, #15
 8000264:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000266:	2300      	movs	r3, #0
 8000268:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026a:	2300      	movs	r3, #0
 800026c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800026e:	2300      	movs	r3, #0
 8000270:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000272:	2300      	movs	r3, #0
 8000274:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	2100      	movs	r1, #0
 800027a:	4618      	mov	r0, r3
 800027c:	f001 f88c 	bl	8001398 <HAL_RCC_ClockConfig>
 8000280:	4603      	mov	r3, r0
 8000282:	2b00      	cmp	r3, #0
 8000284:	d001      	beq.n	800028a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000286:	f000 f907 	bl	8000498 <Error_Handler>
  }
}
 800028a:	bf00      	nop
 800028c:	3740      	adds	r7, #64	@ 0x40
 800028e:	46bd      	mov	sp, r7
 8000290:	bd80      	pop	{r7, pc}
	...

08000294 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000298:	4b11      	ldr	r3, [pc, #68]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 800029a:	4a12      	ldr	r2, [pc, #72]	@ (80002e4 <MX_USART1_UART_Init+0x50>)
 800029c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800029e:	4b10      	ldr	r3, [pc, #64]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002a6:	4b0e      	ldr	r3, [pc, #56]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002ac:	4b0c      	ldr	r3, [pc, #48]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002b2:	4b0b      	ldr	r3, [pc, #44]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002b8:	4b09      	ldr	r3, [pc, #36]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002ba:	220c      	movs	r2, #12
 80002bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002be:	4b08      	ldr	r3, [pc, #32]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002c4:	4b06      	ldr	r3, [pc, #24]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002c6:	2200      	movs	r2, #0
 80002c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002ca:	4805      	ldr	r0, [pc, #20]	@ (80002e0 <MX_USART1_UART_Init+0x4c>)
 80002cc:	f001 fc60 	bl	8001b90 <HAL_UART_Init>
 80002d0:	4603      	mov	r3, r0
 80002d2:	2b00      	cmp	r3, #0
 80002d4:	d001      	beq.n	80002da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002d6:	f000 f8df 	bl	8000498 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002da:	bf00      	nop
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	2000007c 	.word	0x2000007c
 80002e4:	40013800 	.word	0x40013800

080002e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ee:	f107 0308 	add.w	r3, r7, #8
 80002f2:	2200      	movs	r2, #0
 80002f4:	601a      	str	r2, [r3, #0]
 80002f6:	605a      	str	r2, [r3, #4]
 80002f8:	609a      	str	r2, [r3, #8]
 80002fa:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002fc:	4b2e      	ldr	r3, [pc, #184]	@ (80003b8 <MX_GPIO_Init+0xd0>)
 80002fe:	699b      	ldr	r3, [r3, #24]
 8000300:	4a2d      	ldr	r2, [pc, #180]	@ (80003b8 <MX_GPIO_Init+0xd0>)
 8000302:	f043 0310 	orr.w	r3, r3, #16
 8000306:	6193      	str	r3, [r2, #24]
 8000308:	4b2b      	ldr	r3, [pc, #172]	@ (80003b8 <MX_GPIO_Init+0xd0>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	f003 0310 	and.w	r3, r3, #16
 8000310:	607b      	str	r3, [r7, #4]
 8000312:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000314:	4b28      	ldr	r3, [pc, #160]	@ (80003b8 <MX_GPIO_Init+0xd0>)
 8000316:	699b      	ldr	r3, [r3, #24]
 8000318:	4a27      	ldr	r2, [pc, #156]	@ (80003b8 <MX_GPIO_Init+0xd0>)
 800031a:	f043 0304 	orr.w	r3, r3, #4
 800031e:	6193      	str	r3, [r2, #24]
 8000320:	4b25      	ldr	r3, [pc, #148]	@ (80003b8 <MX_GPIO_Init+0xd0>)
 8000322:	699b      	ldr	r3, [r3, #24]
 8000324:	f003 0304 	and.w	r3, r3, #4
 8000328:	603b      	str	r3, [r7, #0]
 800032a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2107      	movs	r1, #7
 8000330:	4822      	ldr	r0, [pc, #136]	@ (80003bc <MX_GPIO_Init+0xd4>)
 8000332:	f000 fd65 	bl	8000e00 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000336:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800033a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033c:	2301      	movs	r3, #1
 800033e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000344:	2302      	movs	r3, #2
 8000346:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000348:	f107 0308 	add.w	r3, r7, #8
 800034c:	4619      	mov	r1, r3
 800034e:	481c      	ldr	r0, [pc, #112]	@ (80003c0 <MX_GPIO_Init+0xd8>)
 8000350:	f000 fbd2 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000354:	2307      	movs	r3, #7
 8000356:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000358:	2301      	movs	r3, #1
 800035a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800035c:	2300      	movs	r3, #0
 800035e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000360:	2302      	movs	r3, #2
 8000362:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000364:	f107 0308 	add.w	r3, r7, #8
 8000368:	4619      	mov	r1, r3
 800036a:	4814      	ldr	r0, [pc, #80]	@ (80003bc <MX_GPIO_Init+0xd4>)
 800036c:	f000 fbc4 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000370:	2308      	movs	r3, #8
 8000372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000374:	2300      	movs	r3, #0
 8000376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000378:	2300      	movs	r3, #0
 800037a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800037c:	f107 0308 	add.w	r3, r7, #8
 8000380:	4619      	mov	r1, r3
 8000382:	480e      	ldr	r0, [pc, #56]	@ (80003bc <MX_GPIO_Init+0xd4>)
 8000384:	f000 fbb8 	bl	8000af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000388:	2310      	movs	r3, #16
 800038a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800038c:	4b0d      	ldr	r3, [pc, #52]	@ (80003c4 <MX_GPIO_Init+0xdc>)
 800038e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000390:	2300      	movs	r3, #0
 8000392:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000394:	f107 0308 	add.w	r3, r7, #8
 8000398:	4619      	mov	r1, r3
 800039a:	4808      	ldr	r0, [pc, #32]	@ (80003bc <MX_GPIO_Init+0xd4>)
 800039c:	f000 fbac 	bl	8000af8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 6, 0);
 80003a0:	2200      	movs	r2, #0
 80003a2:	2106      	movs	r1, #6
 80003a4:	200a      	movs	r0, #10
 80003a6:	f000 faca 	bl	800093e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80003aa:	200a      	movs	r0, #10
 80003ac:	f000 fae3 	bl	8000976 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80003b0:	bf00      	nop
 80003b2:	3718      	adds	r7, #24
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40010800 	.word	0x40010800
 80003c0:	40011000 	.word	0x40011000
 80003c4:	10110000 	.word	0x10110000

080003c8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b084      	sub	sp, #16
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	4603      	mov	r3, r0
 80003d0:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80003d2:	2300      	movs	r3, #0
 80003d4:	60fb      	str	r3, [r7, #12]
	if (GPIO_Pin == GPIO_PIN_4){
 80003d6:	88fb      	ldrh	r3, [r7, #6]
 80003d8:	2b10      	cmp	r3, #16
 80003da:	d112      	bne.n	8000402 <HAL_GPIO_EXTI_Callback+0x3a>
		xSemaphoreGiveFromISR(xsema_button,&xHigherPriorityTaskWoken);
 80003dc:	4b0b      	ldr	r3, [pc, #44]	@ (800040c <HAL_GPIO_EXTI_Callback+0x44>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f107 020c 	add.w	r2, r7, #12
 80003e4:	4611      	mov	r1, r2
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 fbb8 	bl	8002b5c <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80003ec:	68fb      	ldr	r3, [r7, #12]
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d007      	beq.n	8000402 <HAL_GPIO_EXTI_Callback+0x3a>
 80003f2:	4b07      	ldr	r3, [pc, #28]	@ (8000410 <HAL_GPIO_EXTI_Callback+0x48>)
 80003f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	f3bf 8f4f 	dsb	sy
 80003fe:	f3bf 8f6f 	isb	sy

//		xSemaphoreGiveFromISR(xsema_button,NULL);

	}
}
 8000402:	bf00      	nop
 8000404:	3710      	adds	r7, #16
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	200000c8 	.word	0x200000c8
 8000410:	e000ed04 	.word	0xe000ed04

08000414 <led_handler>:


void led_handler(void *pvparameter)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
	unsigned int count =0;
 800041c:	2300      	movs	r3, #0
 800041e:	60fb      	str	r3, [r7, #12]
	while(1){
		xSemaphoreTake(xsema_button,portMAX_DELAY);
 8000420:	4b11      	ldr	r3, [pc, #68]	@ (8000468 <led_handler+0x54>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	f04f 31ff 	mov.w	r1, #4294967295
 8000428:	4618      	mov	r0, r3
 800042a:	f002 fc35 	bl	8002c98 <xQueueSemaphoreTake>
		count = uxSemaphoreGetCount(xsema_button);
 800042e:	4b0e      	ldr	r3, [pc, #56]	@ (8000468 <led_handler+0x54>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4618      	mov	r0, r3
 8000434:	f002 fd40 	bl	8002eb8 <uxQueueMessagesWaiting>
 8000438:	4603      	mov	r3, r0
 800043a:	60fb      	str	r3, [r7, #12]
		count +=0x30;
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	3330      	adds	r3, #48	@ 0x30
 8000440:	60fb      	str	r3, [r7, #12]
		HAL_UART_Transmit(&huart1, (uint8_t*)&count, 1, 1000);
 8000442:	f107 010c 	add.w	r1, r7, #12
 8000446:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800044a:	2201      	movs	r2, #1
 800044c:	4807      	ldr	r0, [pc, #28]	@ (800046c <led_handler+0x58>)
 800044e:	f001 fbef 	bl	8001c30 <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 8000452:	2101      	movs	r1, #1
 8000454:	4806      	ldr	r0, [pc, #24]	@ (8000470 <led_handler+0x5c>)
 8000456:	f000 fceb 	bl	8000e30 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 800045a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800045e:	f002 ff1b 	bl	8003298 <vTaskDelay>
		xSemaphoreTake(xsema_button,portMAX_DELAY);
 8000462:	bf00      	nop
 8000464:	e7dc      	b.n	8000420 <led_handler+0xc>
 8000466:	bf00      	nop
 8000468:	200000c8 	.word	0x200000c8
 800046c:	2000007c 	.word	0x2000007c
 8000470:	40010800 	.word	0x40010800

08000474 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b082      	sub	sp, #8
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	4a04      	ldr	r2, [pc, #16]	@ (8000494 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d101      	bne.n	800048a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000486:	f000 f989 	bl	800079c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800048a:	bf00      	nop
 800048c:	3708      	adds	r7, #8
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	40000800 	.word	0x40000800

08000498 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000498:	b480      	push	{r7}
 800049a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800049c:	b672      	cpsid	i
}
 800049e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a0:	bf00      	nop
 80004a2:	e7fd      	b.n	80004a0 <Error_Handler+0x8>

080004a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004a4:	b480      	push	{r7}
 80004a6:	b085      	sub	sp, #20
 80004a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004aa:	4b15      	ldr	r3, [pc, #84]	@ (8000500 <HAL_MspInit+0x5c>)
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	4a14      	ldr	r2, [pc, #80]	@ (8000500 <HAL_MspInit+0x5c>)
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	6193      	str	r3, [r2, #24]
 80004b6:	4b12      	ldr	r3, [pc, #72]	@ (8000500 <HAL_MspInit+0x5c>)
 80004b8:	699b      	ldr	r3, [r3, #24]
 80004ba:	f003 0301 	and.w	r3, r3, #1
 80004be:	60bb      	str	r3, [r7, #8]
 80004c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000500 <HAL_MspInit+0x5c>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	4a0e      	ldr	r2, [pc, #56]	@ (8000500 <HAL_MspInit+0x5c>)
 80004c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80004cc:	61d3      	str	r3, [r2, #28]
 80004ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000500 <HAL_MspInit+0x5c>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80004da:	4b0a      	ldr	r3, [pc, #40]	@ (8000504 <HAL_MspInit+0x60>)
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004ee:	60fb      	str	r3, [r7, #12]
 80004f0:	4a04      	ldr	r2, [pc, #16]	@ (8000504 <HAL_MspInit+0x60>)
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f6:	bf00      	nop
 80004f8:	3714      	adds	r7, #20
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bc80      	pop	{r7}
 80004fe:	4770      	bx	lr
 8000500:	40021000 	.word	0x40021000
 8000504:	40010000 	.word	0x40010000

08000508 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b088      	sub	sp, #32
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000510:	f107 0310 	add.w	r3, r7, #16
 8000514:	2200      	movs	r2, #0
 8000516:	601a      	str	r2, [r3, #0]
 8000518:	605a      	str	r2, [r3, #4]
 800051a:	609a      	str	r2, [r3, #8]
 800051c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	4a20      	ldr	r2, [pc, #128]	@ (80005a4 <HAL_UART_MspInit+0x9c>)
 8000524:	4293      	cmp	r3, r2
 8000526:	d139      	bne.n	800059c <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000528:	4b1f      	ldr	r3, [pc, #124]	@ (80005a8 <HAL_UART_MspInit+0xa0>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	4a1e      	ldr	r2, [pc, #120]	@ (80005a8 <HAL_UART_MspInit+0xa0>)
 800052e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000532:	6193      	str	r3, [r2, #24]
 8000534:	4b1c      	ldr	r3, [pc, #112]	@ (80005a8 <HAL_UART_MspInit+0xa0>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000540:	4b19      	ldr	r3, [pc, #100]	@ (80005a8 <HAL_UART_MspInit+0xa0>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a18      	ldr	r2, [pc, #96]	@ (80005a8 <HAL_UART_MspInit+0xa0>)
 8000546:	f043 0304 	orr.w	r3, r3, #4
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b16      	ldr	r3, [pc, #88]	@ (80005a8 <HAL_UART_MspInit+0xa0>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0304 	and.w	r3, r3, #4
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000558:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800055c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800055e:	2302      	movs	r3, #2
 8000560:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000562:	2303      	movs	r3, #3
 8000564:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000566:	f107 0310 	add.w	r3, r7, #16
 800056a:	4619      	mov	r1, r3
 800056c:	480f      	ldr	r0, [pc, #60]	@ (80005ac <HAL_UART_MspInit+0xa4>)
 800056e:	f000 fac3 	bl	8000af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000576:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000578:	2300      	movs	r3, #0
 800057a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800057c:	2300      	movs	r3, #0
 800057e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000580:	f107 0310 	add.w	r3, r7, #16
 8000584:	4619      	mov	r1, r3
 8000586:	4809      	ldr	r0, [pc, #36]	@ (80005ac <HAL_UART_MspInit+0xa4>)
 8000588:	f000 fab6 	bl	8000af8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 800058c:	2200      	movs	r2, #0
 800058e:	2106      	movs	r1, #6
 8000590:	2025      	movs	r0, #37	@ 0x25
 8000592:	f000 f9d4 	bl	800093e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000596:	2025      	movs	r0, #37	@ 0x25
 8000598:	f000 f9ed 	bl	8000976 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800059c:	bf00      	nop
 800059e:	3720      	adds	r7, #32
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd80      	pop	{r7, pc}
 80005a4:	40013800 	.word	0x40013800
 80005a8:	40021000 	.word	0x40021000
 80005ac:	40010800 	.word	0x40010800

080005b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08e      	sub	sp, #56	@ 0x38
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80005b8:	2300      	movs	r3, #0
 80005ba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80005bc:	2300      	movs	r3, #0
 80005be:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80005c0:	2300      	movs	r3, #0
 80005c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80005c6:	4b34      	ldr	r3, [pc, #208]	@ (8000698 <HAL_InitTick+0xe8>)
 80005c8:	69db      	ldr	r3, [r3, #28]
 80005ca:	4a33      	ldr	r2, [pc, #204]	@ (8000698 <HAL_InitTick+0xe8>)
 80005cc:	f043 0304 	orr.w	r3, r3, #4
 80005d0:	61d3      	str	r3, [r2, #28]
 80005d2:	4b31      	ldr	r3, [pc, #196]	@ (8000698 <HAL_InitTick+0xe8>)
 80005d4:	69db      	ldr	r3, [r3, #28]
 80005d6:	f003 0304 	and.w	r3, r3, #4
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80005de:	f107 0210 	add.w	r2, r7, #16
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	4611      	mov	r1, r2
 80005e8:	4618      	mov	r0, r3
 80005ea:	f001 f845 	bl	8001678 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80005ee:	6a3b      	ldr	r3, [r7, #32]
 80005f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80005f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d103      	bne.n	8000600 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80005f8:	f001 f816 	bl	8001628 <HAL_RCC_GetPCLK1Freq>
 80005fc:	6378      	str	r0, [r7, #52]	@ 0x34
 80005fe:	e004      	b.n	800060a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000600:	f001 f812 	bl	8001628 <HAL_RCC_GetPCLK1Freq>
 8000604:	4603      	mov	r3, r0
 8000606:	005b      	lsls	r3, r3, #1
 8000608:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800060a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800060c:	4a23      	ldr	r2, [pc, #140]	@ (800069c <HAL_InitTick+0xec>)
 800060e:	fba2 2303 	umull	r2, r3, r2, r3
 8000612:	0c9b      	lsrs	r3, r3, #18
 8000614:	3b01      	subs	r3, #1
 8000616:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000618:	4b21      	ldr	r3, [pc, #132]	@ (80006a0 <HAL_InitTick+0xf0>)
 800061a:	4a22      	ldr	r2, [pc, #136]	@ (80006a4 <HAL_InitTick+0xf4>)
 800061c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 800061e:	4b20      	ldr	r3, [pc, #128]	@ (80006a0 <HAL_InitTick+0xf0>)
 8000620:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000624:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000626:	4a1e      	ldr	r2, [pc, #120]	@ (80006a0 <HAL_InitTick+0xf0>)
 8000628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800062a:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800062c:	4b1c      	ldr	r3, [pc, #112]	@ (80006a0 <HAL_InitTick+0xf0>)
 800062e:	2200      	movs	r2, #0
 8000630:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000632:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <HAL_InitTick+0xf0>)
 8000634:	2200      	movs	r2, #0
 8000636:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000638:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <HAL_InitTick+0xf0>)
 800063a:	2200      	movs	r2, #0
 800063c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 800063e:	4818      	ldr	r0, [pc, #96]	@ (80006a0 <HAL_InitTick+0xf0>)
 8000640:	f001 f868 	bl	8001714 <HAL_TIM_Base_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800064a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800064e:	2b00      	cmp	r3, #0
 8000650:	d11b      	bne.n	800068a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000652:	4813      	ldr	r0, [pc, #76]	@ (80006a0 <HAL_InitTick+0xf0>)
 8000654:	f001 f8b6 	bl	80017c4 <HAL_TIM_Base_Start_IT>
 8000658:	4603      	mov	r3, r0
 800065a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800065e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000662:	2b00      	cmp	r3, #0
 8000664:	d111      	bne.n	800068a <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000666:	201e      	movs	r0, #30
 8000668:	f000 f985 	bl	8000976 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b0f      	cmp	r3, #15
 8000670:	d808      	bhi.n	8000684 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000672:	2200      	movs	r2, #0
 8000674:	6879      	ldr	r1, [r7, #4]
 8000676:	201e      	movs	r0, #30
 8000678:	f000 f961 	bl	800093e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800067c:	4a0a      	ldr	r2, [pc, #40]	@ (80006a8 <HAL_InitTick+0xf8>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	6013      	str	r3, [r2, #0]
 8000682:	e002      	b.n	800068a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000684:	2301      	movs	r3, #1
 8000686:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800068a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800068e:	4618      	mov	r0, r3
 8000690:	3738      	adds	r7, #56	@ 0x38
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40021000 	.word	0x40021000
 800069c:	431bde83 	.word	0x431bde83
 80006a0:	200000cc 	.word	0x200000cc
 80006a4:	40000800 	.word	0x40000800
 80006a8:	20000004 	.word	0x20000004

080006ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006b0:	bf00      	nop
 80006b2:	e7fd      	b.n	80006b0 <NMI_Handler+0x4>

080006b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006b4:	b480      	push	{r7}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006b8:	bf00      	nop
 80006ba:	e7fd      	b.n	80006b8 <HardFault_Handler+0x4>

080006bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006c0:	bf00      	nop
 80006c2:	e7fd      	b.n	80006c0 <MemManage_Handler+0x4>

080006c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006c8:	bf00      	nop
 80006ca:	e7fd      	b.n	80006c8 <BusFault_Handler+0x4>

080006cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <UsageFault_Handler+0x4>

080006d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80006e4:	2010      	movs	r0, #16
 80006e6:	f000 fbbd 	bl	8000e64 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80006f4:	4802      	ldr	r0, [pc, #8]	@ (8000700 <TIM4_IRQHandler+0x10>)
 80006f6:	f001 f8b7 	bl	8001868 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	200000cc 	.word	0x200000cc

08000704 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000708:	4802      	ldr	r0, [pc, #8]	@ (8000714 <USART1_IRQHandler+0x10>)
 800070a:	f001 fb1d 	bl	8001d48 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800070e:	bf00      	nop
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	2000007c 	.word	0x2000007c

08000718 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr

08000724 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000724:	f7ff fff8 	bl	8000718 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000728:	480b      	ldr	r0, [pc, #44]	@ (8000758 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800072a:	490c      	ldr	r1, [pc, #48]	@ (800075c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800072c:	4a0c      	ldr	r2, [pc, #48]	@ (8000760 <LoopFillZerobss+0x16>)
  movs r3, #0
 800072e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000730:	e002      	b.n	8000738 <LoopCopyDataInit>

08000732 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000732:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000734:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000736:	3304      	adds	r3, #4

08000738 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000738:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800073c:	d3f9      	bcc.n	8000732 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800073e:	4a09      	ldr	r2, [pc, #36]	@ (8000764 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000740:	4c09      	ldr	r4, [pc, #36]	@ (8000768 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000742:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000744:	e001      	b.n	800074a <LoopFillZerobss>

08000746 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000746:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000748:	3204      	adds	r2, #4

0800074a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800074c:	d3fb      	bcc.n	8000746 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800074e:	f003 ff25 	bl	800459c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000752:	f7ff fcfd 	bl	8000150 <main>
  bx lr
 8000756:	4770      	bx	lr
  ldr r0, =_sdata
 8000758:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800075c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000760:	08004700 	.word	0x08004700
  ldr r2, =_sbss
 8000764:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000768:	200023a4 	.word	0x200023a4

0800076c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800076c:	e7fe      	b.n	800076c <ADC1_2_IRQHandler>
	...

08000770 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000774:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <HAL_Init+0x28>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a07      	ldr	r2, [pc, #28]	@ (8000798 <HAL_Init+0x28>)
 800077a:	f043 0310 	orr.w	r3, r3, #16
 800077e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000780:	2003      	movs	r0, #3
 8000782:	f000 f8d1 	bl	8000928 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000786:	200f      	movs	r0, #15
 8000788:	f7ff ff12 	bl	80005b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800078c:	f7ff fe8a 	bl	80004a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000790:	2300      	movs	r3, #0
}
 8000792:	4618      	mov	r0, r3
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40022000 	.word	0x40022000

0800079c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007a0:	4b05      	ldr	r3, [pc, #20]	@ (80007b8 <HAL_IncTick+0x1c>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	461a      	mov	r2, r3
 80007a6:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <HAL_IncTick+0x20>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4413      	add	r3, r2
 80007ac:	4a03      	ldr	r2, [pc, #12]	@ (80007bc <HAL_IncTick+0x20>)
 80007ae:	6013      	str	r3, [r2, #0]
}
 80007b0:	bf00      	nop
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bc80      	pop	{r7}
 80007b6:	4770      	bx	lr
 80007b8:	20000008 	.word	0x20000008
 80007bc:	20000114 	.word	0x20000114

080007c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  return uwTick;
 80007c4:	4b02      	ldr	r3, [pc, #8]	@ (80007d0 <HAL_GetTick+0x10>)
 80007c6:	681b      	ldr	r3, [r3, #0]
}
 80007c8:	4618      	mov	r0, r3
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bc80      	pop	{r7}
 80007ce:	4770      	bx	lr
 80007d0:	20000114 	.word	0x20000114

080007d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b085      	sub	sp, #20
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	f003 0307 	and.w	r3, r3, #7
 80007e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000818 <__NVIC_SetPriorityGrouping+0x44>)
 80007e6:	68db      	ldr	r3, [r3, #12]
 80007e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007ea:	68ba      	ldr	r2, [r7, #8]
 80007ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007f0:	4013      	ands	r3, r2
 80007f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007f8:	68bb      	ldr	r3, [r7, #8]
 80007fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000800:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000806:	4a04      	ldr	r2, [pc, #16]	@ (8000818 <__NVIC_SetPriorityGrouping+0x44>)
 8000808:	68bb      	ldr	r3, [r7, #8]
 800080a:	60d3      	str	r3, [r2, #12]
}
 800080c:	bf00      	nop
 800080e:	3714      	adds	r7, #20
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop
 8000818:	e000ed00 	.word	0xe000ed00

0800081c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000820:	4b04      	ldr	r3, [pc, #16]	@ (8000834 <__NVIC_GetPriorityGrouping+0x18>)
 8000822:	68db      	ldr	r3, [r3, #12]
 8000824:	0a1b      	lsrs	r3, r3, #8
 8000826:	f003 0307 	and.w	r3, r3, #7
}
 800082a:	4618      	mov	r0, r3
 800082c:	46bd      	mov	sp, r7
 800082e:	bc80      	pop	{r7}
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	e000ed00 	.word	0xe000ed00

08000838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000838:	b480      	push	{r7}
 800083a:	b083      	sub	sp, #12
 800083c:	af00      	add	r7, sp, #0
 800083e:	4603      	mov	r3, r0
 8000840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000846:	2b00      	cmp	r3, #0
 8000848:	db0b      	blt.n	8000862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	f003 021f 	and.w	r2, r3, #31
 8000850:	4906      	ldr	r1, [pc, #24]	@ (800086c <__NVIC_EnableIRQ+0x34>)
 8000852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000856:	095b      	lsrs	r3, r3, #5
 8000858:	2001      	movs	r0, #1
 800085a:	fa00 f202 	lsl.w	r2, r0, r2
 800085e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	bc80      	pop	{r7}
 800086a:	4770      	bx	lr
 800086c:	e000e100 	.word	0xe000e100

08000870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	6039      	str	r1, [r7, #0]
 800087a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800087c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000880:	2b00      	cmp	r3, #0
 8000882:	db0a      	blt.n	800089a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	b2da      	uxtb	r2, r3
 8000888:	490c      	ldr	r1, [pc, #48]	@ (80008bc <__NVIC_SetPriority+0x4c>)
 800088a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088e:	0112      	lsls	r2, r2, #4
 8000890:	b2d2      	uxtb	r2, r2
 8000892:	440b      	add	r3, r1
 8000894:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000898:	e00a      	b.n	80008b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4908      	ldr	r1, [pc, #32]	@ (80008c0 <__NVIC_SetPriority+0x50>)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	f003 030f 	and.w	r3, r3, #15
 80008a6:	3b04      	subs	r3, #4
 80008a8:	0112      	lsls	r2, r2, #4
 80008aa:	b2d2      	uxtb	r2, r2
 80008ac:	440b      	add	r3, r1
 80008ae:	761a      	strb	r2, [r3, #24]
}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bc80      	pop	{r7}
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	e000e100 	.word	0xe000e100
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b089      	sub	sp, #36	@ 0x24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	60f8      	str	r0, [r7, #12]
 80008cc:	60b9      	str	r1, [r7, #8]
 80008ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008d0:	68fb      	ldr	r3, [r7, #12]
 80008d2:	f003 0307 	and.w	r3, r3, #7
 80008d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80008d8:	69fb      	ldr	r3, [r7, #28]
 80008da:	f1c3 0307 	rsb	r3, r3, #7
 80008de:	2b04      	cmp	r3, #4
 80008e0:	bf28      	it	cs
 80008e2:	2304      	movcs	r3, #4
 80008e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008e6:	69fb      	ldr	r3, [r7, #28]
 80008e8:	3304      	adds	r3, #4
 80008ea:	2b06      	cmp	r3, #6
 80008ec:	d902      	bls.n	80008f4 <NVIC_EncodePriority+0x30>
 80008ee:	69fb      	ldr	r3, [r7, #28]
 80008f0:	3b03      	subs	r3, #3
 80008f2:	e000      	b.n	80008f6 <NVIC_EncodePriority+0x32>
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008f8:	f04f 32ff 	mov.w	r2, #4294967295
 80008fc:	69bb      	ldr	r3, [r7, #24]
 80008fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000902:	43da      	mvns	r2, r3
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	401a      	ands	r2, r3
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800090c:	f04f 31ff 	mov.w	r1, #4294967295
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	fa01 f303 	lsl.w	r3, r1, r3
 8000916:	43d9      	mvns	r1, r3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800091c:	4313      	orrs	r3, r2
         );
}
 800091e:	4618      	mov	r0, r3
 8000920:	3724      	adds	r7, #36	@ 0x24
 8000922:	46bd      	mov	sp, r7
 8000924:	bc80      	pop	{r7}
 8000926:	4770      	bx	lr

08000928 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f7ff ff4f 	bl	80007d4 <__NVIC_SetPriorityGrouping>
}
 8000936:	bf00      	nop
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800093e:	b580      	push	{r7, lr}
 8000940:	b086      	sub	sp, #24
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	60b9      	str	r1, [r7, #8]
 8000948:	607a      	str	r2, [r7, #4]
 800094a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800094c:	2300      	movs	r3, #0
 800094e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000950:	f7ff ff64 	bl	800081c <__NVIC_GetPriorityGrouping>
 8000954:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000956:	687a      	ldr	r2, [r7, #4]
 8000958:	68b9      	ldr	r1, [r7, #8]
 800095a:	6978      	ldr	r0, [r7, #20]
 800095c:	f7ff ffb2 	bl	80008c4 <NVIC_EncodePriority>
 8000960:	4602      	mov	r2, r0
 8000962:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000966:	4611      	mov	r1, r2
 8000968:	4618      	mov	r0, r3
 800096a:	f7ff ff81 	bl	8000870 <__NVIC_SetPriority>
}
 800096e:	bf00      	nop
 8000970:	3718      	adds	r7, #24
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}

08000976 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000976:	b580      	push	{r7, lr}
 8000978:	b082      	sub	sp, #8
 800097a:	af00      	add	r7, sp, #0
 800097c:	4603      	mov	r3, r0
 800097e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000984:	4618      	mov	r0, r3
 8000986:	f7ff ff57 	bl	8000838 <__NVIC_EnableIRQ>
}
 800098a:	bf00      	nop
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}

08000992 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000992:	b480      	push	{r7}
 8000994:	b085      	sub	sp, #20
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b02      	cmp	r3, #2
 80009a8:	d008      	beq.n	80009bc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2204      	movs	r2, #4
 80009ae:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e020      	b.n	80009fe <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	681a      	ldr	r2, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	f022 020e 	bic.w	r2, r2, #14
 80009ca:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	f022 0201 	bic.w	r2, r2, #1
 80009da:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80009e4:	2101      	movs	r1, #1
 80009e6:	fa01 f202 	lsl.w	r2, r1, r2
 80009ea:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	2201      	movs	r2, #1
 80009f0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2200      	movs	r2, #0
 80009f8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3714      	adds	r7, #20
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bc80      	pop	{r7}
 8000a06:	4770      	bx	lr

08000a08 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000a10:	2300      	movs	r3, #0
 8000a12:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	2b02      	cmp	r3, #2
 8000a1e:	d005      	beq.n	8000a2c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	2204      	movs	r2, #4
 8000a24:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000a26:	2301      	movs	r3, #1
 8000a28:	73fb      	strb	r3, [r7, #15]
 8000a2a:	e051      	b.n	8000ad0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f022 020e 	bic.w	r2, r2, #14
 8000a3a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f022 0201 	bic.w	r2, r2, #1
 8000a4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a22      	ldr	r2, [pc, #136]	@ (8000adc <HAL_DMA_Abort_IT+0xd4>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d029      	beq.n	8000aaa <HAL_DMA_Abort_IT+0xa2>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a21      	ldr	r2, [pc, #132]	@ (8000ae0 <HAL_DMA_Abort_IT+0xd8>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d022      	beq.n	8000aa6 <HAL_DMA_Abort_IT+0x9e>
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a1f      	ldr	r2, [pc, #124]	@ (8000ae4 <HAL_DMA_Abort_IT+0xdc>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d01a      	beq.n	8000aa0 <HAL_DMA_Abort_IT+0x98>
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ae8 <HAL_DMA_Abort_IT+0xe0>)
 8000a70:	4293      	cmp	r3, r2
 8000a72:	d012      	beq.n	8000a9a <HAL_DMA_Abort_IT+0x92>
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a1c      	ldr	r2, [pc, #112]	@ (8000aec <HAL_DMA_Abort_IT+0xe4>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d00a      	beq.n	8000a94 <HAL_DMA_Abort_IT+0x8c>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4a1b      	ldr	r2, [pc, #108]	@ (8000af0 <HAL_DMA_Abort_IT+0xe8>)
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d102      	bne.n	8000a8e <HAL_DMA_Abort_IT+0x86>
 8000a88:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000a8c:	e00e      	b.n	8000aac <HAL_DMA_Abort_IT+0xa4>
 8000a8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000a92:	e00b      	b.n	8000aac <HAL_DMA_Abort_IT+0xa4>
 8000a94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a98:	e008      	b.n	8000aac <HAL_DMA_Abort_IT+0xa4>
 8000a9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a9e:	e005      	b.n	8000aac <HAL_DMA_Abort_IT+0xa4>
 8000aa0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa4:	e002      	b.n	8000aac <HAL_DMA_Abort_IT+0xa4>
 8000aa6:	2310      	movs	r3, #16
 8000aa8:	e000      	b.n	8000aac <HAL_DMA_Abort_IT+0xa4>
 8000aaa:	2301      	movs	r3, #1
 8000aac:	4a11      	ldr	r2, [pc, #68]	@ (8000af4 <HAL_DMA_Abort_IT+0xec>)
 8000aae:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2200      	movs	r2, #0
 8000abc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d003      	beq.n	8000ad0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	4798      	blx	r3
    } 
  }
  return status;
 8000ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3710      	adds	r7, #16
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40020008 	.word	0x40020008
 8000ae0:	4002001c 	.word	0x4002001c
 8000ae4:	40020030 	.word	0x40020030
 8000ae8:	40020044 	.word	0x40020044
 8000aec:	40020058 	.word	0x40020058
 8000af0:	4002006c 	.word	0x4002006c
 8000af4:	40020000 	.word	0x40020000

08000af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b08b      	sub	sp, #44	@ 0x2c
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
 8000b00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b02:	2300      	movs	r3, #0
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000b06:	2300      	movs	r3, #0
 8000b08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0a:	e169      	b.n	8000de0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b10:	fa02 f303 	lsl.w	r3, r2, r3
 8000b14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	69fa      	ldr	r2, [r7, #28]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000b20:	69ba      	ldr	r2, [r7, #24]
 8000b22:	69fb      	ldr	r3, [r7, #28]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	f040 8158 	bne.w	8000dda <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	4a9a      	ldr	r2, [pc, #616]	@ (8000d98 <HAL_GPIO_Init+0x2a0>)
 8000b30:	4293      	cmp	r3, r2
 8000b32:	d05e      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b34:	4a98      	ldr	r2, [pc, #608]	@ (8000d98 <HAL_GPIO_Init+0x2a0>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d875      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b3a:	4a98      	ldr	r2, [pc, #608]	@ (8000d9c <HAL_GPIO_Init+0x2a4>)
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d058      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b40:	4a96      	ldr	r2, [pc, #600]	@ (8000d9c <HAL_GPIO_Init+0x2a4>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d86f      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b46:	4a96      	ldr	r2, [pc, #600]	@ (8000da0 <HAL_GPIO_Init+0x2a8>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d052      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b4c:	4a94      	ldr	r2, [pc, #592]	@ (8000da0 <HAL_GPIO_Init+0x2a8>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d869      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b52:	4a94      	ldr	r2, [pc, #592]	@ (8000da4 <HAL_GPIO_Init+0x2ac>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d04c      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b58:	4a92      	ldr	r2, [pc, #584]	@ (8000da4 <HAL_GPIO_Init+0x2ac>)
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d863      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b5e:	4a92      	ldr	r2, [pc, #584]	@ (8000da8 <HAL_GPIO_Init+0x2b0>)
 8000b60:	4293      	cmp	r3, r2
 8000b62:	d046      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
 8000b64:	4a90      	ldr	r2, [pc, #576]	@ (8000da8 <HAL_GPIO_Init+0x2b0>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d85d      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b6a:	2b12      	cmp	r3, #18
 8000b6c:	d82a      	bhi.n	8000bc4 <HAL_GPIO_Init+0xcc>
 8000b6e:	2b12      	cmp	r3, #18
 8000b70:	d859      	bhi.n	8000c26 <HAL_GPIO_Init+0x12e>
 8000b72:	a201      	add	r2, pc, #4	@ (adr r2, 8000b78 <HAL_GPIO_Init+0x80>)
 8000b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b78:	08000bf3 	.word	0x08000bf3
 8000b7c:	08000bcd 	.word	0x08000bcd
 8000b80:	08000bdf 	.word	0x08000bdf
 8000b84:	08000c21 	.word	0x08000c21
 8000b88:	08000c27 	.word	0x08000c27
 8000b8c:	08000c27 	.word	0x08000c27
 8000b90:	08000c27 	.word	0x08000c27
 8000b94:	08000c27 	.word	0x08000c27
 8000b98:	08000c27 	.word	0x08000c27
 8000b9c:	08000c27 	.word	0x08000c27
 8000ba0:	08000c27 	.word	0x08000c27
 8000ba4:	08000c27 	.word	0x08000c27
 8000ba8:	08000c27 	.word	0x08000c27
 8000bac:	08000c27 	.word	0x08000c27
 8000bb0:	08000c27 	.word	0x08000c27
 8000bb4:	08000c27 	.word	0x08000c27
 8000bb8:	08000c27 	.word	0x08000c27
 8000bbc:	08000bd5 	.word	0x08000bd5
 8000bc0:	08000be9 	.word	0x08000be9
 8000bc4:	4a79      	ldr	r2, [pc, #484]	@ (8000dac <HAL_GPIO_Init+0x2b4>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d013      	beq.n	8000bf2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000bca:	e02c      	b.n	8000c26 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	68db      	ldr	r3, [r3, #12]
 8000bd0:	623b      	str	r3, [r7, #32]
          break;
 8000bd2:	e029      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	68db      	ldr	r3, [r3, #12]
 8000bd8:	3304      	adds	r3, #4
 8000bda:	623b      	str	r3, [r7, #32]
          break;
 8000bdc:	e024      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bde:	683b      	ldr	r3, [r7, #0]
 8000be0:	68db      	ldr	r3, [r3, #12]
 8000be2:	3308      	adds	r3, #8
 8000be4:	623b      	str	r3, [r7, #32]
          break;
 8000be6:	e01f      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	68db      	ldr	r3, [r3, #12]
 8000bec:	330c      	adds	r3, #12
 8000bee:	623b      	str	r3, [r7, #32]
          break;
 8000bf0:	e01a      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d102      	bne.n	8000c00 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bfa:	2304      	movs	r3, #4
 8000bfc:	623b      	str	r3, [r7, #32]
          break;
 8000bfe:	e013      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d105      	bne.n	8000c14 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c08:	2308      	movs	r3, #8
 8000c0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	69fa      	ldr	r2, [r7, #28]
 8000c10:	611a      	str	r2, [r3, #16]
          break;
 8000c12:	e009      	b.n	8000c28 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000c14:	2308      	movs	r3, #8
 8000c16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	69fa      	ldr	r2, [r7, #28]
 8000c1c:	615a      	str	r2, [r3, #20]
          break;
 8000c1e:	e003      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000c20:	2300      	movs	r3, #0
 8000c22:	623b      	str	r3, [r7, #32]
          break;
 8000c24:	e000      	b.n	8000c28 <HAL_GPIO_Init+0x130>
          break;
 8000c26:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	2bff      	cmp	r3, #255	@ 0xff
 8000c2c:	d801      	bhi.n	8000c32 <HAL_GPIO_Init+0x13a>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	e001      	b.n	8000c36 <HAL_GPIO_Init+0x13e>
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	3304      	adds	r3, #4
 8000c36:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c38:	69bb      	ldr	r3, [r7, #24]
 8000c3a:	2bff      	cmp	r3, #255	@ 0xff
 8000c3c:	d802      	bhi.n	8000c44 <HAL_GPIO_Init+0x14c>
 8000c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	e002      	b.n	8000c4a <HAL_GPIO_Init+0x152>
 8000c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c46:	3b08      	subs	r3, #8
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	210f      	movs	r1, #15
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	fa01 f303 	lsl.w	r3, r1, r3
 8000c58:	43db      	mvns	r3, r3
 8000c5a:	401a      	ands	r2, r3
 8000c5c:	6a39      	ldr	r1, [r7, #32]
 8000c5e:	693b      	ldr	r3, [r7, #16]
 8000c60:	fa01 f303 	lsl.w	r3, r1, r3
 8000c64:	431a      	orrs	r2, r3
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	685b      	ldr	r3, [r3, #4]
 8000c6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	f000 80b1 	beq.w	8000dda <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c78:	4b4d      	ldr	r3, [pc, #308]	@ (8000db0 <HAL_GPIO_Init+0x2b8>)
 8000c7a:	699b      	ldr	r3, [r3, #24]
 8000c7c:	4a4c      	ldr	r2, [pc, #304]	@ (8000db0 <HAL_GPIO_Init+0x2b8>)
 8000c7e:	f043 0301 	orr.w	r3, r3, #1
 8000c82:	6193      	str	r3, [r2, #24]
 8000c84:	4b4a      	ldr	r3, [pc, #296]	@ (8000db0 <HAL_GPIO_Init+0x2b8>)
 8000c86:	699b      	ldr	r3, [r3, #24]
 8000c88:	f003 0301 	and.w	r3, r3, #1
 8000c8c:	60bb      	str	r3, [r7, #8]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c90:	4a48      	ldr	r2, [pc, #288]	@ (8000db4 <HAL_GPIO_Init+0x2bc>)
 8000c92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c94:	089b      	lsrs	r3, r3, #2
 8000c96:	3302      	adds	r3, #2
 8000c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca0:	f003 0303 	and.w	r3, r3, #3
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	220f      	movs	r2, #15
 8000ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cac:	43db      	mvns	r3, r3
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	4a40      	ldr	r2, [pc, #256]	@ (8000db8 <HAL_GPIO_Init+0x2c0>)
 8000cb8:	4293      	cmp	r3, r2
 8000cba:	d013      	beq.n	8000ce4 <HAL_GPIO_Init+0x1ec>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	4a3f      	ldr	r2, [pc, #252]	@ (8000dbc <HAL_GPIO_Init+0x2c4>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d00d      	beq.n	8000ce0 <HAL_GPIO_Init+0x1e8>
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	4a3e      	ldr	r2, [pc, #248]	@ (8000dc0 <HAL_GPIO_Init+0x2c8>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d007      	beq.n	8000cdc <HAL_GPIO_Init+0x1e4>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	4a3d      	ldr	r2, [pc, #244]	@ (8000dc4 <HAL_GPIO_Init+0x2cc>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	d101      	bne.n	8000cd8 <HAL_GPIO_Init+0x1e0>
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	e006      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000cd8:	2304      	movs	r3, #4
 8000cda:	e004      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000cdc:	2302      	movs	r3, #2
 8000cde:	e002      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e000      	b.n	8000ce6 <HAL_GPIO_Init+0x1ee>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000ce8:	f002 0203 	and.w	r2, r2, #3
 8000cec:	0092      	lsls	r2, r2, #2
 8000cee:	4093      	lsls	r3, r2
 8000cf0:	68fa      	ldr	r2, [r7, #12]
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cf6:	492f      	ldr	r1, [pc, #188]	@ (8000db4 <HAL_GPIO_Init+0x2bc>)
 8000cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cfa:	089b      	lsrs	r3, r3, #2
 8000cfc:	3302      	adds	r3, #2
 8000cfe:	68fa      	ldr	r2, [r7, #12]
 8000d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d006      	beq.n	8000d1e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000d10:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d12:	689a      	ldr	r2, [r3, #8]
 8000d14:	492c      	ldr	r1, [pc, #176]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	608b      	str	r3, [r1, #8]
 8000d1c:	e006      	b.n	8000d2c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d20:	689a      	ldr	r2, [r3, #8]
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	43db      	mvns	r3, r3
 8000d26:	4928      	ldr	r1, [pc, #160]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d28:	4013      	ands	r3, r2
 8000d2a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d2c:	683b      	ldr	r3, [r7, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d006      	beq.n	8000d46 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d38:	4b23      	ldr	r3, [pc, #140]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d3a:	68da      	ldr	r2, [r3, #12]
 8000d3c:	4922      	ldr	r1, [pc, #136]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d3e:	69bb      	ldr	r3, [r7, #24]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	60cb      	str	r3, [r1, #12]
 8000d44:	e006      	b.n	8000d54 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d46:	4b20      	ldr	r3, [pc, #128]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d48:	68da      	ldr	r2, [r3, #12]
 8000d4a:	69bb      	ldr	r3, [r7, #24]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	491e      	ldr	r1, [pc, #120]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d50:	4013      	ands	r3, r2
 8000d52:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d006      	beq.n	8000d6e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d60:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d62:	685a      	ldr	r2, [r3, #4]
 8000d64:	4918      	ldr	r1, [pc, #96]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d66:	69bb      	ldr	r3, [r7, #24]
 8000d68:	4313      	orrs	r3, r2
 8000d6a:	604b      	str	r3, [r1, #4]
 8000d6c:	e006      	b.n	8000d7c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d6e:	4b16      	ldr	r3, [pc, #88]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d70:	685a      	ldr	r2, [r3, #4]
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	43db      	mvns	r3, r3
 8000d76:	4914      	ldr	r1, [pc, #80]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d78:	4013      	ands	r3, r2
 8000d7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d021      	beq.n	8000dcc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d88:	4b0f      	ldr	r3, [pc, #60]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	490e      	ldr	r1, [pc, #56]	@ (8000dc8 <HAL_GPIO_Init+0x2d0>)
 8000d8e:	69bb      	ldr	r3, [r7, #24]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	600b      	str	r3, [r1, #0]
 8000d94:	e021      	b.n	8000dda <HAL_GPIO_Init+0x2e2>
 8000d96:	bf00      	nop
 8000d98:	10320000 	.word	0x10320000
 8000d9c:	10310000 	.word	0x10310000
 8000da0:	10220000 	.word	0x10220000
 8000da4:	10210000 	.word	0x10210000
 8000da8:	10120000 	.word	0x10120000
 8000dac:	10110000 	.word	0x10110000
 8000db0:	40021000 	.word	0x40021000
 8000db4:	40010000 	.word	0x40010000
 8000db8:	40010800 	.word	0x40010800
 8000dbc:	40010c00 	.word	0x40010c00
 8000dc0:	40011000 	.word	0x40011000
 8000dc4:	40011400 	.word	0x40011400
 8000dc8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dcc:	4b0b      	ldr	r3, [pc, #44]	@ (8000dfc <HAL_GPIO_Init+0x304>)
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	69bb      	ldr	r3, [r7, #24]
 8000dd2:	43db      	mvns	r3, r3
 8000dd4:	4909      	ldr	r1, [pc, #36]	@ (8000dfc <HAL_GPIO_Init+0x304>)
 8000dd6:	4013      	ands	r3, r2
 8000dd8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ddc:	3301      	adds	r3, #1
 8000dde:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000de6:	fa22 f303 	lsr.w	r3, r2, r3
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	f47f ae8e 	bne.w	8000b0c <HAL_GPIO_Init+0x14>
  }
}
 8000df0:	bf00      	nop
 8000df2:	bf00      	nop
 8000df4:	372c      	adds	r7, #44	@ 0x2c
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bc80      	pop	{r7}
 8000dfa:	4770      	bx	lr
 8000dfc:	40010400 	.word	0x40010400

08000e00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b083      	sub	sp, #12
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	460b      	mov	r3, r1
 8000e0a:	807b      	strh	r3, [r7, #2]
 8000e0c:	4613      	mov	r3, r2
 8000e0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e10:	787b      	ldrb	r3, [r7, #1]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d003      	beq.n	8000e1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000e16:	887a      	ldrh	r2, [r7, #2]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000e1c:	e003      	b.n	8000e26 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000e1e:	887b      	ldrh	r3, [r7, #2]
 8000e20:	041a      	lsls	r2, r3, #16
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	611a      	str	r2, [r3, #16]
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr

08000e30 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e30:	b480      	push	{r7}
 8000e32:	b085      	sub	sp, #20
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e42:	887a      	ldrh	r2, [r7, #2]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4013      	ands	r3, r2
 8000e48:	041a      	lsls	r2, r3, #16
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	43d9      	mvns	r1, r3
 8000e4e:	887b      	ldrh	r3, [r7, #2]
 8000e50:	400b      	ands	r3, r1
 8000e52:	431a      	orrs	r2, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	611a      	str	r2, [r3, #16]
}
 8000e58:	bf00      	nop
 8000e5a:	3714      	adds	r7, #20
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bc80      	pop	{r7}
 8000e60:	4770      	bx	lr
	...

08000e64 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e6e:	4b08      	ldr	r3, [pc, #32]	@ (8000e90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e70:	695a      	ldr	r2, [r3, #20]
 8000e72:	88fb      	ldrh	r3, [r7, #6]
 8000e74:	4013      	ands	r3, r2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d006      	beq.n	8000e88 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e7a:	4a05      	ldr	r2, [pc, #20]	@ (8000e90 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e7c:	88fb      	ldrh	r3, [r7, #6]
 8000e7e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff faa0 	bl	80003c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e88:	bf00      	nop
 8000e8a:	3708      	adds	r7, #8
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40010400 	.word	0x40010400

08000e94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d101      	bne.n	8000ea6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e272      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f003 0301 	and.w	r3, r3, #1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	f000 8087 	beq.w	8000fc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000eb4:	4b92      	ldr	r3, [pc, #584]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	f003 030c 	and.w	r3, r3, #12
 8000ebc:	2b04      	cmp	r3, #4
 8000ebe:	d00c      	beq.n	8000eda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ec0:	4b8f      	ldr	r3, [pc, #572]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f003 030c 	and.w	r3, r3, #12
 8000ec8:	2b08      	cmp	r3, #8
 8000eca:	d112      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x5e>
 8000ecc:	4b8c      	ldr	r3, [pc, #560]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ed8:	d10b      	bne.n	8000ef2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eda:	4b89      	ldr	r3, [pc, #548]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d06c      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x12c>
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d168      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e24c      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000efa:	d106      	bne.n	8000f0a <HAL_RCC_OscConfig+0x76>
 8000efc:	4b80      	ldr	r3, [pc, #512]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a7f      	ldr	r2, [pc, #508]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f06:	6013      	str	r3, [r2, #0]
 8000f08:	e02e      	b.n	8000f68 <HAL_RCC_OscConfig+0xd4>
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10c      	bne.n	8000f2c <HAL_RCC_OscConfig+0x98>
 8000f12:	4b7b      	ldr	r3, [pc, #492]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a7a      	ldr	r2, [pc, #488]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f1c:	6013      	str	r3, [r2, #0]
 8000f1e:	4b78      	ldr	r3, [pc, #480]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a77      	ldr	r2, [pc, #476]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f28:	6013      	str	r3, [r2, #0]
 8000f2a:	e01d      	b.n	8000f68 <HAL_RCC_OscConfig+0xd4>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f34:	d10c      	bne.n	8000f50 <HAL_RCC_OscConfig+0xbc>
 8000f36:	4b72      	ldr	r3, [pc, #456]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a71      	ldr	r2, [pc, #452]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	4b6f      	ldr	r3, [pc, #444]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a6e      	ldr	r2, [pc, #440]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f4c:	6013      	str	r3, [r2, #0]
 8000f4e:	e00b      	b.n	8000f68 <HAL_RCC_OscConfig+0xd4>
 8000f50:	4b6b      	ldr	r3, [pc, #428]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a6a      	ldr	r2, [pc, #424]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b68      	ldr	r3, [pc, #416]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a67      	ldr	r2, [pc, #412]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d013      	beq.n	8000f98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f70:	f7ff fc26 	bl	80007c0 <HAL_GetTick>
 8000f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f76:	e008      	b.n	8000f8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f78:	f7ff fc22 	bl	80007c0 <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b64      	cmp	r3, #100	@ 0x64
 8000f84:	d901      	bls.n	8000f8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000f86:	2303      	movs	r3, #3
 8000f88:	e200      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f8a:	4b5d      	ldr	r3, [pc, #372]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d0f0      	beq.n	8000f78 <HAL_RCC_OscConfig+0xe4>
 8000f96:	e014      	b.n	8000fc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f98:	f7ff fc12 	bl	80007c0 <HAL_GetTick>
 8000f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f9e:	e008      	b.n	8000fb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fa0:	f7ff fc0e 	bl	80007c0 <HAL_GetTick>
 8000fa4:	4602      	mov	r2, r0
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	2b64      	cmp	r3, #100	@ 0x64
 8000fac:	d901      	bls.n	8000fb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000fae:	2303      	movs	r3, #3
 8000fb0:	e1ec      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000fb2:	4b53      	ldr	r3, [pc, #332]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d1f0      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x10c>
 8000fbe:	e000      	b.n	8000fc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d063      	beq.n	8001096 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fce:	4b4c      	ldr	r3, [pc, #304]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f003 030c 	and.w	r3, r3, #12
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d00b      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000fda:	4b49      	ldr	r3, [pc, #292]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f003 030c 	and.w	r3, r3, #12
 8000fe2:	2b08      	cmp	r3, #8
 8000fe4:	d11c      	bne.n	8001020 <HAL_RCC_OscConfig+0x18c>
 8000fe6:	4b46      	ldr	r3, [pc, #280]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d116      	bne.n	8001020 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ff2:	4b43      	ldr	r3, [pc, #268]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f003 0302 	and.w	r3, r3, #2
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d005      	beq.n	800100a <HAL_RCC_OscConfig+0x176>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	691b      	ldr	r3, [r3, #16]
 8001002:	2b01      	cmp	r3, #1
 8001004:	d001      	beq.n	800100a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	e1c0      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800100a:	4b3d      	ldr	r3, [pc, #244]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	00db      	lsls	r3, r3, #3
 8001018:	4939      	ldr	r1, [pc, #228]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 800101a:	4313      	orrs	r3, r2
 800101c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800101e:	e03a      	b.n	8001096 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	691b      	ldr	r3, [r3, #16]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d020      	beq.n	800106a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001028:	4b36      	ldr	r3, [pc, #216]	@ (8001104 <HAL_RCC_OscConfig+0x270>)
 800102a:	2201      	movs	r2, #1
 800102c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800102e:	f7ff fbc7 	bl	80007c0 <HAL_GetTick>
 8001032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001036:	f7ff fbc3 	bl	80007c0 <HAL_GetTick>
 800103a:	4602      	mov	r2, r0
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e1a1      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001048:	4b2d      	ldr	r3, [pc, #180]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d0f0      	beq.n	8001036 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001054:	4b2a      	ldr	r3, [pc, #168]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	695b      	ldr	r3, [r3, #20]
 8001060:	00db      	lsls	r3, r3, #3
 8001062:	4927      	ldr	r1, [pc, #156]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 8001064:	4313      	orrs	r3, r2
 8001066:	600b      	str	r3, [r1, #0]
 8001068:	e015      	b.n	8001096 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800106a:	4b26      	ldr	r3, [pc, #152]	@ (8001104 <HAL_RCC_OscConfig+0x270>)
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001070:	f7ff fba6 	bl	80007c0 <HAL_GetTick>
 8001074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001076:	e008      	b.n	800108a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001078:	f7ff fba2 	bl	80007c0 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	2b02      	cmp	r3, #2
 8001084:	d901      	bls.n	800108a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001086:	2303      	movs	r3, #3
 8001088:	e180      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800108a:	4b1d      	ldr	r3, [pc, #116]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b00      	cmp	r3, #0
 8001094:	d1f0      	bne.n	8001078 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d03a      	beq.n	8001118 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	699b      	ldr	r3, [r3, #24]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d019      	beq.n	80010de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010aa:	4b17      	ldr	r3, [pc, #92]	@ (8001108 <HAL_RCC_OscConfig+0x274>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b0:	f7ff fb86 	bl	80007c0 <HAL_GetTick>
 80010b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010b6:	e008      	b.n	80010ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010b8:	f7ff fb82 	bl	80007c0 <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e160      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001100 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0f0      	beq.n	80010b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80010d6:	2001      	movs	r0, #1
 80010d8:	f000 fafe 	bl	80016d8 <RCC_Delay>
 80010dc:	e01c      	b.n	8001118 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010de:	4b0a      	ldr	r3, [pc, #40]	@ (8001108 <HAL_RCC_OscConfig+0x274>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e4:	f7ff fb6c 	bl	80007c0 <HAL_GetTick>
 80010e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ea:	e00f      	b.n	800110c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010ec:	f7ff fb68 	bl	80007c0 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d908      	bls.n	800110c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80010fa:	2303      	movs	r3, #3
 80010fc:	e146      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
 80010fe:	bf00      	nop
 8001100:	40021000 	.word	0x40021000
 8001104:	42420000 	.word	0x42420000
 8001108:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800110c:	4b92      	ldr	r3, [pc, #584]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800110e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001110:	f003 0302 	and.w	r3, r3, #2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1e9      	bne.n	80010ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0304 	and.w	r3, r3, #4
 8001120:	2b00      	cmp	r3, #0
 8001122:	f000 80a6 	beq.w	8001272 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800112a:	4b8b      	ldr	r3, [pc, #556]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800112c:	69db      	ldr	r3, [r3, #28]
 800112e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d10d      	bne.n	8001152 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001136:	4b88      	ldr	r3, [pc, #544]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001138:	69db      	ldr	r3, [r3, #28]
 800113a:	4a87      	ldr	r2, [pc, #540]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800113c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001140:	61d3      	str	r3, [r2, #28]
 8001142:	4b85      	ldr	r3, [pc, #532]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800114a:	60bb      	str	r3, [r7, #8]
 800114c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800114e:	2301      	movs	r3, #1
 8001150:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001152:	4b82      	ldr	r3, [pc, #520]	@ (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800115a:	2b00      	cmp	r3, #0
 800115c:	d118      	bne.n	8001190 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800115e:	4b7f      	ldr	r3, [pc, #508]	@ (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a7e      	ldr	r2, [pc, #504]	@ (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800116a:	f7ff fb29 	bl	80007c0 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001170:	e008      	b.n	8001184 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001172:	f7ff fb25 	bl	80007c0 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	2b64      	cmp	r3, #100	@ 0x64
 800117e:	d901      	bls.n	8001184 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001180:	2303      	movs	r3, #3
 8001182:	e103      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001184:	4b75      	ldr	r3, [pc, #468]	@ (800135c <HAL_RCC_OscConfig+0x4c8>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800118c:	2b00      	cmp	r3, #0
 800118e:	d0f0      	beq.n	8001172 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	2b01      	cmp	r3, #1
 8001196:	d106      	bne.n	80011a6 <HAL_RCC_OscConfig+0x312>
 8001198:	4b6f      	ldr	r3, [pc, #444]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800119a:	6a1b      	ldr	r3, [r3, #32]
 800119c:	4a6e      	ldr	r2, [pc, #440]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800119e:	f043 0301 	orr.w	r3, r3, #1
 80011a2:	6213      	str	r3, [r2, #32]
 80011a4:	e02d      	b.n	8001202 <HAL_RCC_OscConfig+0x36e>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	68db      	ldr	r3, [r3, #12]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d10c      	bne.n	80011c8 <HAL_RCC_OscConfig+0x334>
 80011ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011b0:	6a1b      	ldr	r3, [r3, #32]
 80011b2:	4a69      	ldr	r2, [pc, #420]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011b4:	f023 0301 	bic.w	r3, r3, #1
 80011b8:	6213      	str	r3, [r2, #32]
 80011ba:	4b67      	ldr	r3, [pc, #412]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011bc:	6a1b      	ldr	r3, [r3, #32]
 80011be:	4a66      	ldr	r2, [pc, #408]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011c0:	f023 0304 	bic.w	r3, r3, #4
 80011c4:	6213      	str	r3, [r2, #32]
 80011c6:	e01c      	b.n	8001202 <HAL_RCC_OscConfig+0x36e>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	2b05      	cmp	r3, #5
 80011ce:	d10c      	bne.n	80011ea <HAL_RCC_OscConfig+0x356>
 80011d0:	4b61      	ldr	r3, [pc, #388]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011d2:	6a1b      	ldr	r3, [r3, #32]
 80011d4:	4a60      	ldr	r2, [pc, #384]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6213      	str	r3, [r2, #32]
 80011dc:	4b5e      	ldr	r3, [pc, #376]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011de:	6a1b      	ldr	r3, [r3, #32]
 80011e0:	4a5d      	ldr	r2, [pc, #372]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6213      	str	r3, [r2, #32]
 80011e8:	e00b      	b.n	8001202 <HAL_RCC_OscConfig+0x36e>
 80011ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	4a5a      	ldr	r2, [pc, #360]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011f0:	f023 0301 	bic.w	r3, r3, #1
 80011f4:	6213      	str	r3, [r2, #32]
 80011f6:	4b58      	ldr	r3, [pc, #352]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011f8:	6a1b      	ldr	r3, [r3, #32]
 80011fa:	4a57      	ldr	r2, [pc, #348]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80011fc:	f023 0304 	bic.w	r3, r3, #4
 8001200:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	68db      	ldr	r3, [r3, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d015      	beq.n	8001236 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800120a:	f7ff fad9 	bl	80007c0 <HAL_GetTick>
 800120e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001210:	e00a      	b.n	8001228 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001212:	f7ff fad5 	bl	80007c0 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001220:	4293      	cmp	r3, r2
 8001222:	d901      	bls.n	8001228 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001224:	2303      	movs	r3, #3
 8001226:	e0b1      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001228:	4b4b      	ldr	r3, [pc, #300]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800122a:	6a1b      	ldr	r3, [r3, #32]
 800122c:	f003 0302 	and.w	r3, r3, #2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d0ee      	beq.n	8001212 <HAL_RCC_OscConfig+0x37e>
 8001234:	e014      	b.n	8001260 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001236:	f7ff fac3 	bl	80007c0 <HAL_GetTick>
 800123a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800123c:	e00a      	b.n	8001254 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123e:	f7ff fabf 	bl	80007c0 <HAL_GetTick>
 8001242:	4602      	mov	r2, r0
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800124c:	4293      	cmp	r3, r2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e09b      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001254:	4b40      	ldr	r3, [pc, #256]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1ee      	bne.n	800123e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d105      	bne.n	8001272 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001266:	4b3c      	ldr	r3, [pc, #240]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001268:	69db      	ldr	r3, [r3, #28]
 800126a:	4a3b      	ldr	r2, [pc, #236]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800126c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001270:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	69db      	ldr	r3, [r3, #28]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 8087 	beq.w	800138a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800127c:	4b36      	ldr	r3, [pc, #216]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 030c 	and.w	r3, r3, #12
 8001284:	2b08      	cmp	r3, #8
 8001286:	d061      	beq.n	800134c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	2b02      	cmp	r3, #2
 800128e:	d146      	bne.n	800131e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001290:	4b33      	ldr	r3, [pc, #204]	@ (8001360 <HAL_RCC_OscConfig+0x4cc>)
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001296:	f7ff fa93 	bl	80007c0 <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800129e:	f7ff fa8f 	bl	80007c0 <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e06d      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b0:	4b29      	ldr	r3, [pc, #164]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1f0      	bne.n	800129e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012c4:	d108      	bne.n	80012d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012c6:	4b24      	ldr	r3, [pc, #144]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	4921      	ldr	r1, [pc, #132]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012d4:	4313      	orrs	r3, r2
 80012d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6a19      	ldr	r1, [r3, #32]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012e8:	430b      	orrs	r3, r1
 80012ea:	491b      	ldr	r1, [pc, #108]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 80012ec:	4313      	orrs	r3, r2
 80012ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80012f0:	4b1b      	ldr	r3, [pc, #108]	@ (8001360 <HAL_RCC_OscConfig+0x4cc>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f6:	f7ff fa63 	bl	80007c0 <HAL_GetTick>
 80012fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012fc:	e008      	b.n	8001310 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012fe:	f7ff fa5f 	bl	80007c0 <HAL_GetTick>
 8001302:	4602      	mov	r2, r0
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e03d      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001310:	4b11      	ldr	r3, [pc, #68]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0f0      	beq.n	80012fe <HAL_RCC_OscConfig+0x46a>
 800131c:	e035      	b.n	800138a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800131e:	4b10      	ldr	r3, [pc, #64]	@ (8001360 <HAL_RCC_OscConfig+0x4cc>)
 8001320:	2200      	movs	r2, #0
 8001322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001324:	f7ff fa4c 	bl	80007c0 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800132c:	f7ff fa48 	bl	80007c0 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e026      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_RCC_OscConfig+0x4c4>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0x498>
 800134a:	e01e      	b.n	800138a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	69db      	ldr	r3, [r3, #28]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d107      	bne.n	8001364 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001354:	2301      	movs	r3, #1
 8001356:	e019      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
 8001358:	40021000 	.word	0x40021000
 800135c:	40007000 	.word	0x40007000
 8001360:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001364:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <HAL_RCC_OscConfig+0x500>)
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	429a      	cmp	r2, r3
 8001376:	d106      	bne.n	8001386 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001382:	429a      	cmp	r2, r3
 8001384:	d001      	beq.n	800138a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e000      	b.n	800138c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800138a:	2300      	movs	r3, #0
}
 800138c:	4618      	mov	r0, r3
 800138e:	3718      	adds	r7, #24
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	40021000 	.word	0x40021000

08001398 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d101      	bne.n	80013ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e0d0      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013ac:	4b6a      	ldr	r3, [pc, #424]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	683a      	ldr	r2, [r7, #0]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d910      	bls.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013ba:	4b67      	ldr	r3, [pc, #412]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f023 0207 	bic.w	r2, r3, #7
 80013c2:	4965      	ldr	r1, [pc, #404]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80013ca:	4b63      	ldr	r3, [pc, #396]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	683a      	ldr	r2, [r7, #0]
 80013d4:	429a      	cmp	r2, r3
 80013d6:	d001      	beq.n	80013dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
 80013da:	e0b8      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d020      	beq.n	800142a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0304 	and.w	r3, r3, #4
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d005      	beq.n	8001400 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013f4:	4b59      	ldr	r3, [pc, #356]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4a58      	ldr	r2, [pc, #352]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80013fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80013fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f003 0308 	and.w	r3, r3, #8
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800140c:	4b53      	ldr	r3, [pc, #332]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	4a52      	ldr	r2, [pc, #328]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001412:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001416:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001418:	4b50      	ldr	r3, [pc, #320]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	494d      	ldr	r1, [pc, #308]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001426:	4313      	orrs	r3, r2
 8001428:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	2b00      	cmp	r3, #0
 8001434:	d040      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d107      	bne.n	800144e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800143e:	4b47      	ldr	r3, [pc, #284]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d115      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e07f      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d107      	bne.n	8001466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001456:	4b41      	ldr	r3, [pc, #260]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800145e:	2b00      	cmp	r3, #0
 8001460:	d109      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e073      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001466:	4b3d      	ldr	r3, [pc, #244]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001472:	2301      	movs	r3, #1
 8001474:	e06b      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001476:	4b39      	ldr	r3, [pc, #228]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f023 0203 	bic.w	r2, r3, #3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	4936      	ldr	r1, [pc, #216]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001484:	4313      	orrs	r3, r2
 8001486:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001488:	f7ff f99a 	bl	80007c0 <HAL_GetTick>
 800148c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800148e:	e00a      	b.n	80014a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001490:	f7ff f996 	bl	80007c0 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e053      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014a6:	4b2d      	ldr	r3, [pc, #180]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	f003 020c 	and.w	r2, r3, #12
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d1eb      	bne.n	8001490 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80014b8:	4b27      	ldr	r3, [pc, #156]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0307 	and.w	r3, r3, #7
 80014c0:	683a      	ldr	r2, [r7, #0]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d210      	bcs.n	80014e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014c6:	4b24      	ldr	r3, [pc, #144]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f023 0207 	bic.w	r2, r3, #7
 80014ce:	4922      	ldr	r1, [pc, #136]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	4313      	orrs	r3, r2
 80014d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014d6:	4b20      	ldr	r3, [pc, #128]	@ (8001558 <HAL_RCC_ClockConfig+0x1c0>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0307 	and.w	r3, r3, #7
 80014de:	683a      	ldr	r2, [r7, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d001      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e032      	b.n	800154e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0304 	and.w	r3, r3, #4
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d008      	beq.n	8001506 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014f4:	4b19      	ldr	r3, [pc, #100]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	4916      	ldr	r1, [pc, #88]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001502:	4313      	orrs	r3, r2
 8001504:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0308 	and.w	r3, r3, #8
 800150e:	2b00      	cmp	r3, #0
 8001510:	d009      	beq.n	8001526 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001512:	4b12      	ldr	r3, [pc, #72]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	691b      	ldr	r3, [r3, #16]
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	490e      	ldr	r1, [pc, #56]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 8001522:	4313      	orrs	r3, r2
 8001524:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001526:	f000 f821 	bl	800156c <HAL_RCC_GetSysClockFreq>
 800152a:	4602      	mov	r2, r0
 800152c:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <HAL_RCC_ClockConfig+0x1c4>)
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	091b      	lsrs	r3, r3, #4
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	490a      	ldr	r1, [pc, #40]	@ (8001560 <HAL_RCC_ClockConfig+0x1c8>)
 8001538:	5ccb      	ldrb	r3, [r1, r3]
 800153a:	fa22 f303 	lsr.w	r3, r2, r3
 800153e:	4a09      	ldr	r2, [pc, #36]	@ (8001564 <HAL_RCC_ClockConfig+0x1cc>)
 8001540:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001542:	4b09      	ldr	r3, [pc, #36]	@ (8001568 <HAL_RCC_ClockConfig+0x1d0>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff f832 	bl	80005b0 <HAL_InitTick>

  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	40022000 	.word	0x40022000
 800155c:	40021000 	.word	0x40021000
 8001560:	080046c8 	.word	0x080046c8
 8001564:	20000000 	.word	0x20000000
 8001568:	20000004 	.word	0x20000004

0800156c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800156c:	b480      	push	{r7}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001572:	2300      	movs	r3, #0
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	2300      	movs	r3, #0
 8001578:	60bb      	str	r3, [r7, #8]
 800157a:	2300      	movs	r3, #0
 800157c:	617b      	str	r3, [r7, #20]
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001582:	2300      	movs	r3, #0
 8001584:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001586:	4b1e      	ldr	r3, [pc, #120]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x94>)
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	f003 030c 	and.w	r3, r3, #12
 8001592:	2b04      	cmp	r3, #4
 8001594:	d002      	beq.n	800159c <HAL_RCC_GetSysClockFreq+0x30>
 8001596:	2b08      	cmp	r3, #8
 8001598:	d003      	beq.n	80015a2 <HAL_RCC_GetSysClockFreq+0x36>
 800159a:	e027      	b.n	80015ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800159c:	4b19      	ldr	r3, [pc, #100]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x98>)
 800159e:	613b      	str	r3, [r7, #16]
      break;
 80015a0:	e027      	b.n	80015f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	0c9b      	lsrs	r3, r3, #18
 80015a6:	f003 030f 	and.w	r3, r3, #15
 80015aa:	4a17      	ldr	r2, [pc, #92]	@ (8001608 <HAL_RCC_GetSysClockFreq+0x9c>)
 80015ac:	5cd3      	ldrb	r3, [r2, r3]
 80015ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d010      	beq.n	80015dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80015ba:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <HAL_RCC_GetSysClockFreq+0x94>)
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	0c5b      	lsrs	r3, r3, #17
 80015c0:	f003 0301 	and.w	r3, r3, #1
 80015c4:	4a11      	ldr	r2, [pc, #68]	@ (800160c <HAL_RCC_GetSysClockFreq+0xa0>)
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x98>)
 80015ce:	fb03 f202 	mul.w	r2, r3, r2
 80015d2:	68bb      	ldr	r3, [r7, #8]
 80015d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	e004      	b.n	80015e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	4a0c      	ldr	r2, [pc, #48]	@ (8001610 <HAL_RCC_GetSysClockFreq+0xa4>)
 80015e0:	fb02 f303 	mul.w	r3, r2, r3
 80015e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	613b      	str	r3, [r7, #16]
      break;
 80015ea:	e002      	b.n	80015f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80015ec:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <HAL_RCC_GetSysClockFreq+0x98>)
 80015ee:	613b      	str	r3, [r7, #16]
      break;
 80015f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015f2:	693b      	ldr	r3, [r7, #16]
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	371c      	adds	r7, #28
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bc80      	pop	{r7}
 80015fc:	4770      	bx	lr
 80015fe:	bf00      	nop
 8001600:	40021000 	.word	0x40021000
 8001604:	007a1200 	.word	0x007a1200
 8001608:	080046e0 	.word	0x080046e0
 800160c:	080046f0 	.word	0x080046f0
 8001610:	003d0900 	.word	0x003d0900

08001614 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001618:	4b02      	ldr	r3, [pc, #8]	@ (8001624 <HAL_RCC_GetHCLKFreq+0x10>)
 800161a:	681b      	ldr	r3, [r3, #0]
}
 800161c:	4618      	mov	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	bc80      	pop	{r7}
 8001622:	4770      	bx	lr
 8001624:	20000000 	.word	0x20000000

08001628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800162c:	f7ff fff2 	bl	8001614 <HAL_RCC_GetHCLKFreq>
 8001630:	4602      	mov	r2, r0
 8001632:	4b05      	ldr	r3, [pc, #20]	@ (8001648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	0a1b      	lsrs	r3, r3, #8
 8001638:	f003 0307 	and.w	r3, r3, #7
 800163c:	4903      	ldr	r1, [pc, #12]	@ (800164c <HAL_RCC_GetPCLK1Freq+0x24>)
 800163e:	5ccb      	ldrb	r3, [r1, r3]
 8001640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001644:	4618      	mov	r0, r3
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40021000 	.word	0x40021000
 800164c:	080046d8 	.word	0x080046d8

08001650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001654:	f7ff ffde 	bl	8001614 <HAL_RCC_GetHCLKFreq>
 8001658:	4602      	mov	r2, r0
 800165a:	4b05      	ldr	r3, [pc, #20]	@ (8001670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	0adb      	lsrs	r3, r3, #11
 8001660:	f003 0307 	and.w	r3, r3, #7
 8001664:	4903      	ldr	r1, [pc, #12]	@ (8001674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001666:	5ccb      	ldrb	r3, [r1, r3]
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800166c:	4618      	mov	r0, r3
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40021000 	.word	0x40021000
 8001674:	080046d8 	.word	0x080046d8

08001678 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	220f      	movs	r2, #15
 8001686:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001688:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <HAL_RCC_GetClockConfig+0x58>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 0203 	and.w	r2, r3, #3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001694:	4b0e      	ldr	r3, [pc, #56]	@ (80016d0 <HAL_RCC_GetClockConfig+0x58>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80016a0:	4b0b      	ldr	r3, [pc, #44]	@ (80016d0 <HAL_RCC_GetClockConfig+0x58>)
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80016ac:	4b08      	ldr	r3, [pc, #32]	@ (80016d0 <HAL_RCC_GetClockConfig+0x58>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	08db      	lsrs	r3, r3, #3
 80016b2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80016ba:	4b06      	ldr	r3, [pc, #24]	@ (80016d4 <HAL_RCC_GetClockConfig+0x5c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0207 	and.w	r2, r3, #7
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80016c6:	bf00      	nop
 80016c8:	370c      	adds	r7, #12
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bc80      	pop	{r7}
 80016ce:	4770      	bx	lr
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40022000 	.word	0x40022000

080016d8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80016e0:	4b0a      	ldr	r3, [pc, #40]	@ (800170c <RCC_Delay+0x34>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001710 <RCC_Delay+0x38>)
 80016e6:	fba2 2303 	umull	r2, r3, r2, r3
 80016ea:	0a5b      	lsrs	r3, r3, #9
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	fb02 f303 	mul.w	r3, r2, r3
 80016f2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80016f4:	bf00      	nop
  }
  while (Delay --);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	1e5a      	subs	r2, r3, #1
 80016fa:	60fa      	str	r2, [r7, #12]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1f9      	bne.n	80016f4 <RCC_Delay+0x1c>
}
 8001700:	bf00      	nop
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	20000000 	.word	0x20000000
 8001710:	10624dd3 	.word	0x10624dd3

08001714 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d101      	bne.n	8001726 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e041      	b.n	80017aa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d106      	bne.n	8001740 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 f839 	bl	80017b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2202      	movs	r2, #2
 8001744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3304      	adds	r3, #4
 8001750:	4619      	mov	r1, r3
 8001752:	4610      	mov	r0, r2
 8001754:	f000 f99c 	bl	8001a90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2201      	movs	r2, #1
 800175c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2201      	movs	r2, #1
 8001764:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2201      	movs	r2, #1
 8001774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2201      	movs	r2, #1
 8001784:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2201      	movs	r2, #1
 8001794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2201      	movs	r2, #1
 800179c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2201      	movs	r2, #1
 80017a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80017ba:	bf00      	nop
 80017bc:	370c      	adds	r7, #12
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr

080017c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d001      	beq.n	80017dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	e03a      	b.n	8001852 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2202      	movs	r2, #2
 80017e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f042 0201 	orr.w	r2, r2, #1
 80017f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a18      	ldr	r2, [pc, #96]	@ (800185c <HAL_TIM_Base_Start_IT+0x98>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d00e      	beq.n	800181c <HAL_TIM_Base_Start_IT+0x58>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001806:	d009      	beq.n	800181c <HAL_TIM_Base_Start_IT+0x58>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a14      	ldr	r2, [pc, #80]	@ (8001860 <HAL_TIM_Base_Start_IT+0x9c>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d004      	beq.n	800181c <HAL_TIM_Base_Start_IT+0x58>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a13      	ldr	r2, [pc, #76]	@ (8001864 <HAL_TIM_Base_Start_IT+0xa0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d111      	bne.n	8001840 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	2b06      	cmp	r3, #6
 800182c:	d010      	beq.n	8001850 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	681a      	ldr	r2, [r3, #0]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f042 0201 	orr.w	r2, r2, #1
 800183c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800183e:	e007      	b.n	8001850 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f042 0201 	orr.w	r2, r2, #1
 800184e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	40012c00 	.word	0x40012c00
 8001860:	40000400 	.word	0x40000400
 8001864:	40000800 	.word	0x40000800

08001868 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d020      	beq.n	80018cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d01b      	beq.n	80018cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f06f 0202 	mvn.w	r2, #2
 800189c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2201      	movs	r2, #1
 80018a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	699b      	ldr	r3, [r3, #24]
 80018aa:	f003 0303 	and.w	r3, r3, #3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d003      	beq.n	80018ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 f8d1 	bl	8001a5a <HAL_TIM_IC_CaptureCallback>
 80018b8:	e005      	b.n	80018c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 f8c4 	bl	8001a48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	f000 f8d3 	bl	8001a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d020      	beq.n	8001918 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d01b      	beq.n	8001918 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f06f 0204 	mvn.w	r2, #4
 80018e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2202      	movs	r2, #2
 80018ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d003      	beq.n	8001906 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f8ab 	bl	8001a5a <HAL_TIM_IC_CaptureCallback>
 8001904:	e005      	b.n	8001912 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f000 f89e 	bl	8001a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f000 f8ad 	bl	8001a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2200      	movs	r2, #0
 8001916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001918:	68bb      	ldr	r3, [r7, #8]
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b00      	cmp	r3, #0
 8001920:	d020      	beq.n	8001964 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f003 0308 	and.w	r3, r3, #8
 8001928:	2b00      	cmp	r3, #0
 800192a:	d01b      	beq.n	8001964 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f06f 0208 	mvn.w	r2, #8
 8001934:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2204      	movs	r2, #4
 800193a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	f003 0303 	and.w	r3, r3, #3
 8001946:	2b00      	cmp	r3, #0
 8001948:	d003      	beq.n	8001952 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 f885 	bl	8001a5a <HAL_TIM_IC_CaptureCallback>
 8001950:	e005      	b.n	800195e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f000 f878 	bl	8001a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f000 f887 	bl	8001a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001964:	68bb      	ldr	r3, [r7, #8]
 8001966:	f003 0310 	and.w	r3, r3, #16
 800196a:	2b00      	cmp	r3, #0
 800196c:	d020      	beq.n	80019b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	f003 0310 	and.w	r3, r3, #16
 8001974:	2b00      	cmp	r3, #0
 8001976:	d01b      	beq.n	80019b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f06f 0210 	mvn.w	r2, #16
 8001980:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2208      	movs	r2, #8
 8001986:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001992:	2b00      	cmp	r3, #0
 8001994:	d003      	beq.n	800199e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f000 f85f 	bl	8001a5a <HAL_TIM_IC_CaptureCallback>
 800199c:	e005      	b.n	80019aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 f852 	bl	8001a48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f000 f861 	bl	8001a6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2200      	movs	r2, #0
 80019ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	f003 0301 	and.w	r3, r3, #1
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d00c      	beq.n	80019d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f003 0301 	and.w	r3, r3, #1
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d007      	beq.n	80019d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f06f 0201 	mvn.w	r2, #1
 80019cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7fe fd50 	bl	8000474 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d00c      	beq.n	80019f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d007      	beq.n	80019f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80019f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80019f2:	6878      	ldr	r0, [r7, #4]
 80019f4:	f000 f8c3 	bl	8001b7e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d00c      	beq.n	8001a1c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d007      	beq.n	8001a1c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f000 f831 	bl	8001a7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	f003 0320 	and.w	r3, r3, #32
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00c      	beq.n	8001a40 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f003 0320 	and.w	r3, r3, #32
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d007      	beq.n	8001a40 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f06f 0220 	mvn.w	r2, #32
 8001a38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f000 f896 	bl	8001b6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a40:	bf00      	nop
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a50:	bf00      	nop
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bc80      	pop	{r7}
 8001a58:	4770      	bx	lr

08001a5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001a62:	bf00      	nop
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bc80      	pop	{r7}
 8001a6a:	4770      	bx	lr

08001a6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001a74:	bf00      	nop
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr

08001a7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001a7e:	b480      	push	{r7}
 8001a80:	b083      	sub	sp, #12
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001a86:	bf00      	nop
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr

08001a90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b60 <TIM_Base_SetConfig+0xd0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d00b      	beq.n	8001ac0 <TIM_Base_SetConfig+0x30>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001aae:	d007      	beq.n	8001ac0 <TIM_Base_SetConfig+0x30>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a2c      	ldr	r2, [pc, #176]	@ (8001b64 <TIM_Base_SetConfig+0xd4>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d003      	beq.n	8001ac0 <TIM_Base_SetConfig+0x30>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a2b      	ldr	r2, [pc, #172]	@ (8001b68 <TIM_Base_SetConfig+0xd8>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d108      	bne.n	8001ad2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ac6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	68fa      	ldr	r2, [r7, #12]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	4a22      	ldr	r2, [pc, #136]	@ (8001b60 <TIM_Base_SetConfig+0xd0>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00b      	beq.n	8001af2 <TIM_Base_SetConfig+0x62>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ae0:	d007      	beq.n	8001af2 <TIM_Base_SetConfig+0x62>
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a1f      	ldr	r2, [pc, #124]	@ (8001b64 <TIM_Base_SetConfig+0xd4>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d003      	beq.n	8001af2 <TIM_Base_SetConfig+0x62>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a1e      	ldr	r2, [pc, #120]	@ (8001b68 <TIM_Base_SetConfig+0xd8>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d108      	bne.n	8001b04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001af8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	68fa      	ldr	r2, [r7, #12]
 8001b00:	4313      	orrs	r3, r2
 8001b02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68fa      	ldr	r2, [r7, #12]
 8001b16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001b60 <TIM_Base_SetConfig+0xd0>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d103      	bne.n	8001b38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	691a      	ldr	r2, [r3, #16]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	691b      	ldr	r3, [r3, #16]
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d005      	beq.n	8001b56 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	f023 0201 	bic.w	r2, r3, #1
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	611a      	str	r2, [r3, #16]
  }
}
 8001b56:	bf00      	nop
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bc80      	pop	{r7}
 8001b5e:	4770      	bx	lr
 8001b60:	40012c00 	.word	0x40012c00
 8001b64:	40000400 	.word	0x40000400
 8001b68:	40000800 	.word	0x40000800

08001b6c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr

08001b7e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001b86:	bf00      	nop
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr

08001b90 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b082      	sub	sp, #8
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d101      	bne.n	8001ba2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e042      	b.n	8001c28 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d106      	bne.n	8001bbc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f7fe fca6 	bl	8000508 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2224      	movs	r2, #36	@ 0x24
 8001bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	68da      	ldr	r2, [r3, #12]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001bd2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 fd63 	bl	80026a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	691a      	ldr	r2, [r3, #16]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001be8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	695a      	ldr	r2, [r3, #20]
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001bf8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68da      	ldr	r2, [r3, #12]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c08:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2220      	movs	r2, #32
 8001c14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2220      	movs	r2, #32
 8001c1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3708      	adds	r7, #8
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af02      	add	r7, sp, #8
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	603b      	str	r3, [r7, #0]
 8001c3c:	4613      	mov	r3, r2
 8001c3e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c40:	2300      	movs	r3, #0
 8001c42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	2b20      	cmp	r3, #32
 8001c4e:	d175      	bne.n	8001d3c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d002      	beq.n	8001c5c <HAL_UART_Transmit+0x2c>
 8001c56:	88fb      	ldrh	r3, [r7, #6]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d101      	bne.n	8001c60 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e06e      	b.n	8001d3e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2200      	movs	r2, #0
 8001c64:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2221      	movs	r2, #33	@ 0x21
 8001c6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c6e:	f7fe fda7 	bl	80007c0 <HAL_GetTick>
 8001c72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	88fa      	ldrh	r2, [r7, #6]
 8001c78:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	88fa      	ldrh	r2, [r7, #6]
 8001c7e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c88:	d108      	bne.n	8001c9c <HAL_UART_Transmit+0x6c>
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d104      	bne.n	8001c9c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	61bb      	str	r3, [r7, #24]
 8001c9a:	e003      	b.n	8001ca4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ca4:	e02e      	b.n	8001d04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	2200      	movs	r2, #0
 8001cae:	2180      	movs	r1, #128	@ 0x80
 8001cb0:	68f8      	ldr	r0, [r7, #12]
 8001cb2:	f000 fb01 	bl	80022b8 <UART_WaitOnFlagUntilTimeout>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d005      	beq.n	8001cc8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e03a      	b.n	8001d3e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d10b      	bne.n	8001ce6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cdc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cde:	69bb      	ldr	r3, [r7, #24]
 8001ce0:	3302      	adds	r3, #2
 8001ce2:	61bb      	str	r3, [r7, #24]
 8001ce4:	e007      	b.n	8001cf6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	781a      	ldrb	r2, [r3, #0]
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001cf0:	69fb      	ldr	r3, [r7, #28]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d08:	b29b      	uxth	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1cb      	bne.n	8001ca6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	9300      	str	r3, [sp, #0]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	2200      	movs	r2, #0
 8001d16:	2140      	movs	r1, #64	@ 0x40
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	f000 facd 	bl	80022b8 <UART_WaitOnFlagUntilTimeout>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2220      	movs	r2, #32
 8001d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001d2c:	2303      	movs	r3, #3
 8001d2e:	e006      	b.n	8001d3e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	2220      	movs	r2, #32
 8001d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	e000      	b.n	8001d3e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d3c:	2302      	movs	r3, #2
  }
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3720      	adds	r7, #32
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b0ba      	sub	sp, #232	@ 0xe8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001d74:	2300      	movs	r3, #0
 8001d76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d7e:	f003 030f 	and.w	r3, r3, #15
 8001d82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001d86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d10f      	bne.n	8001dae <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d92:	f003 0320 	and.w	r3, r3, #32
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d009      	beq.n	8001dae <HAL_UART_IRQHandler+0x66>
 8001d9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d9e:	f003 0320 	and.w	r3, r3, #32
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d003      	beq.n	8001dae <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 fbbc 	bl	8002524 <UART_Receive_IT>
      return;
 8001dac:	e25b      	b.n	8002266 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001dae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	f000 80de 	beq.w	8001f74 <HAL_UART_IRQHandler+0x22c>
 8001db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d106      	bne.n	8001dd2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001dc8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	f000 80d1 	beq.w	8001f74 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001dd2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d00b      	beq.n	8001df6 <HAL_UART_IRQHandler+0xae>
 8001dde:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001de2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d005      	beq.n	8001df6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dee:	f043 0201 	orr.w	r2, r3, #1
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dfa:	f003 0304 	and.w	r3, r3, #4
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d00b      	beq.n	8001e1a <HAL_UART_IRQHandler+0xd2>
 8001e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d005      	beq.n	8001e1a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e12:	f043 0202 	orr.w	r2, r3, #2
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00b      	beq.n	8001e3e <HAL_UART_IRQHandler+0xf6>
 8001e26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d005      	beq.n	8001e3e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e36:	f043 0204 	orr.w	r2, r3, #4
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d011      	beq.n	8001e6e <HAL_UART_IRQHandler+0x126>
 8001e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e4e:	f003 0320 	and.w	r3, r3, #32
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d105      	bne.n	8001e62 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e56:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d005      	beq.n	8001e6e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e66:	f043 0208 	orr.w	r2, r3, #8
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 81f2 	beq.w	800225c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e7c:	f003 0320 	and.w	r3, r3, #32
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d008      	beq.n	8001e96 <HAL_UART_IRQHandler+0x14e>
 8001e84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e88:	f003 0320 	and.w	r3, r3, #32
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d002      	beq.n	8001e96 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f000 fb47 	bl	8002524 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	695b      	ldr	r3, [r3, #20]
 8001e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	bf14      	ite	ne
 8001ea4:	2301      	movne	r3, #1
 8001ea6:	2300      	moveq	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb2:	f003 0308 	and.w	r3, r3, #8
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d103      	bne.n	8001ec2 <HAL_UART_IRQHandler+0x17a>
 8001eba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d04f      	beq.n	8001f62 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 fa51 	bl	800236a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d041      	beq.n	8001f5a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	3314      	adds	r3, #20
 8001edc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ee0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001ee4:	e853 3f00 	ldrex	r3, [r3]
 8001ee8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001eec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ef0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001ef4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	3314      	adds	r3, #20
 8001efe:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001f02:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001f06:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f0a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001f0e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001f12:	e841 2300 	strex	r3, r2, [r1]
 8001f16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001f1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d1d9      	bne.n	8001ed6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d013      	beq.n	8001f52 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f2e:	4a7e      	ldr	r2, [pc, #504]	@ (8002128 <HAL_UART_IRQHandler+0x3e0>)
 8001f30:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7fe fd66 	bl	8000a08 <HAL_DMA_Abort_IT>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d016      	beq.n	8001f70 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f48:	687a      	ldr	r2, [r7, #4]
 8001f4a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f4c:	4610      	mov	r0, r2
 8001f4e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f50:	e00e      	b.n	8001f70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f99c 	bl	8002290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f58:	e00a      	b.n	8001f70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f998 	bl	8002290 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f60:	e006      	b.n	8001f70 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f62:	6878      	ldr	r0, [r7, #4]
 8001f64:	f000 f994 	bl	8002290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001f6e:	e175      	b.n	800225c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f70:	bf00      	nop
    return;
 8001f72:	e173      	b.n	800225c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	f040 814f 	bne.w	800221c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001f7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f82:	f003 0310 	and.w	r3, r3, #16
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 8148 	beq.w	800221c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001f8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f90:	f003 0310 	and.w	r3, r3, #16
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	f000 8141 	beq.w	800221c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60bb      	str	r3, [r7, #8]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	60bb      	str	r3, [r7, #8]
 8001fae:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	f000 80b6 	beq.w	800212c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001fcc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f000 8145 	beq.w	8002260 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001fda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	f080 813e 	bcs.w	8002260 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001fea:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	2b20      	cmp	r3, #32
 8001ff4:	f000 8088 	beq.w	8002108 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	330c      	adds	r3, #12
 8001ffe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002002:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002006:	e853 3f00 	ldrex	r3, [r3]
 800200a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800200e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002012:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002016:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	330c      	adds	r3, #12
 8002020:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002024:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002028:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800202c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002030:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002034:	e841 2300 	strex	r3, r2, [r1]
 8002038:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800203c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002040:	2b00      	cmp	r3, #0
 8002042:	d1d9      	bne.n	8001ff8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	3314      	adds	r3, #20
 800204a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800204c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800204e:	e853 3f00 	ldrex	r3, [r3]
 8002052:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002054:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002056:	f023 0301 	bic.w	r3, r3, #1
 800205a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	3314      	adds	r3, #20
 8002064:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002068:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800206c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800206e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002070:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002074:	e841 2300 	strex	r3, r2, [r1]
 8002078:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800207a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1e1      	bne.n	8002044 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	3314      	adds	r3, #20
 8002086:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002088:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800208a:	e853 3f00 	ldrex	r3, [r3]
 800208e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002090:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002092:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002096:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	3314      	adds	r3, #20
 80020a0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80020a4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80020a6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020a8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80020aa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80020ac:	e841 2300 	strex	r3, r2, [r1]
 80020b0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80020b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d1e3      	bne.n	8002080 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2220      	movs	r2, #32
 80020bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2200      	movs	r2, #0
 80020c4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	330c      	adds	r3, #12
 80020cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020d0:	e853 3f00 	ldrex	r3, [r3]
 80020d4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80020d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020d8:	f023 0310 	bic.w	r3, r3, #16
 80020dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	330c      	adds	r3, #12
 80020e6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80020ea:	65ba      	str	r2, [r7, #88]	@ 0x58
 80020ec:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ee:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80020f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80020f2:	e841 2300 	strex	r3, r2, [r1]
 80020f6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80020f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d1e3      	bne.n	80020c6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe fc45 	bl	8000992 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2202      	movs	r2, #2
 800210c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002116:	b29b      	uxth	r3, r3
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	b29b      	uxth	r3, r3
 800211c:	4619      	mov	r1, r3
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f000 f8bf 	bl	80022a2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002124:	e09c      	b.n	8002260 <HAL_UART_IRQHandler+0x518>
 8002126:	bf00      	nop
 8002128:	0800242f 	.word	0x0800242f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002134:	b29b      	uxth	r3, r3
 8002136:	1ad3      	subs	r3, r2, r3
 8002138:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002140:	b29b      	uxth	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	f000 808e 	beq.w	8002264 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002148:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800214c:	2b00      	cmp	r3, #0
 800214e:	f000 8089 	beq.w	8002264 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	330c      	adds	r3, #12
 8002158:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800215a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800215c:	e853 3f00 	ldrex	r3, [r3]
 8002160:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002162:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002164:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002168:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	330c      	adds	r3, #12
 8002172:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002176:	647a      	str	r2, [r7, #68]	@ 0x44
 8002178:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800217a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800217c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800217e:	e841 2300 	strex	r3, r2, [r1]
 8002182:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002184:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002186:	2b00      	cmp	r3, #0
 8002188:	d1e3      	bne.n	8002152 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	3314      	adds	r3, #20
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	e853 3f00 	ldrex	r3, [r3]
 8002198:	623b      	str	r3, [r7, #32]
   return(result);
 800219a:	6a3b      	ldr	r3, [r7, #32]
 800219c:	f023 0301 	bic.w	r3, r3, #1
 80021a0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	3314      	adds	r3, #20
 80021aa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80021ae:	633a      	str	r2, [r7, #48]	@ 0x30
 80021b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021b6:	e841 2300 	strex	r3, r2, [r1]
 80021ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80021bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1e3      	bne.n	800218a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2220      	movs	r2, #32
 80021c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	330c      	adds	r3, #12
 80021d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	e853 3f00 	ldrex	r3, [r3]
 80021de:	60fb      	str	r3, [r7, #12]
   return(result);
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	f023 0310 	bic.w	r3, r3, #16
 80021e6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	330c      	adds	r3, #12
 80021f0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80021f4:	61fa      	str	r2, [r7, #28]
 80021f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021f8:	69b9      	ldr	r1, [r7, #24]
 80021fa:	69fa      	ldr	r2, [r7, #28]
 80021fc:	e841 2300 	strex	r3, r2, [r1]
 8002200:	617b      	str	r3, [r7, #20]
   return(result);
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1e3      	bne.n	80021d0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2202      	movs	r2, #2
 800220c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800220e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002212:	4619      	mov	r1, r3
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f000 f844 	bl	80022a2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800221a:	e023      	b.n	8002264 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800221c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002224:	2b00      	cmp	r3, #0
 8002226:	d009      	beq.n	800223c <HAL_UART_IRQHandler+0x4f4>
 8002228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800222c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002230:	2b00      	cmp	r3, #0
 8002232:	d003      	beq.n	800223c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f90e 	bl	8002456 <UART_Transmit_IT>
    return;
 800223a:	e014      	b.n	8002266 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800223c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00e      	beq.n	8002266 <HAL_UART_IRQHandler+0x51e>
 8002248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800224c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002250:	2b00      	cmp	r3, #0
 8002252:	d008      	beq.n	8002266 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f94d 	bl	80024f4 <UART_EndTransmit_IT>
    return;
 800225a:	e004      	b.n	8002266 <HAL_UART_IRQHandler+0x51e>
    return;
 800225c:	bf00      	nop
 800225e:	e002      	b.n	8002266 <HAL_UART_IRQHandler+0x51e>
      return;
 8002260:	bf00      	nop
 8002262:	e000      	b.n	8002266 <HAL_UART_IRQHandler+0x51e>
      return;
 8002264:	bf00      	nop
  }
}
 8002266:	37e8      	adds	r7, #232	@ 0xe8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002274:	bf00      	nop
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	bc80      	pop	{r7}
 800227c:	4770      	bx	lr

0800227e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002286:	bf00      	nop
 8002288:	370c      	adds	r7, #12
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr

08002290 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	bc80      	pop	{r7}
 80022a0:	4770      	bx	lr

080022a2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80022a2:	b480      	push	{r7}
 80022a4:	b083      	sub	sp, #12
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
 80022aa:	460b      	mov	r3, r1
 80022ac:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr

080022b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b086      	sub	sp, #24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	603b      	str	r3, [r7, #0]
 80022c4:	4613      	mov	r3, r2
 80022c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022c8:	e03b      	b.n	8002342 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ca:	6a3b      	ldr	r3, [r7, #32]
 80022cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d0:	d037      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022d2:	f7fe fa75 	bl	80007c0 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	6a3a      	ldr	r2, [r7, #32]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d302      	bcc.n	80022e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80022e2:	6a3b      	ldr	r3, [r7, #32]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80022e8:	2303      	movs	r3, #3
 80022ea:	e03a      	b.n	8002362 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	f003 0304 	and.w	r3, r3, #4
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d023      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	2b80      	cmp	r3, #128	@ 0x80
 80022fe:	d020      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b40      	cmp	r3, #64	@ 0x40
 8002304:	d01d      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b08      	cmp	r3, #8
 8002312:	d116      	bne.n	8002342 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002314:	2300      	movs	r3, #0
 8002316:	617b      	str	r3, [r7, #20]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	617b      	str	r3, [r7, #20]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	617b      	str	r3, [r7, #20]
 8002328:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800232a:	68f8      	ldr	r0, [r7, #12]
 800232c:	f000 f81d 	bl	800236a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2208      	movs	r2, #8
 8002334:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e00f      	b.n	8002362 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	4013      	ands	r3, r2
 800234c:	68ba      	ldr	r2, [r7, #8]
 800234e:	429a      	cmp	r2, r3
 8002350:	bf0c      	ite	eq
 8002352:	2301      	moveq	r3, #1
 8002354:	2300      	movne	r3, #0
 8002356:	b2db      	uxtb	r3, r3
 8002358:	461a      	mov	r2, r3
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	429a      	cmp	r2, r3
 800235e:	d0b4      	beq.n	80022ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	3718      	adds	r7, #24
 8002366:	46bd      	mov	sp, r7
 8002368:	bd80      	pop	{r7, pc}

0800236a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800236a:	b480      	push	{r7}
 800236c:	b095      	sub	sp, #84	@ 0x54
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	330c      	adds	r3, #12
 8002378:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800237c:	e853 3f00 	ldrex	r3, [r3]
 8002380:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	330c      	adds	r3, #12
 8002390:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002392:	643a      	str	r2, [r7, #64]	@ 0x40
 8002394:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002396:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002398:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800239a:	e841 2300 	strex	r3, r2, [r1]
 800239e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80023a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1e5      	bne.n	8002372 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	3314      	adds	r3, #20
 80023ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	e853 3f00 	ldrex	r3, [r3]
 80023b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	f023 0301 	bic.w	r3, r3, #1
 80023bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3314      	adds	r3, #20
 80023c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ce:	e841 2300 	strex	r3, r2, [r1]
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1e5      	bne.n	80023a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d119      	bne.n	8002416 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	330c      	adds	r3, #12
 80023e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	e853 3f00 	ldrex	r3, [r3]
 80023f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f023 0310 	bic.w	r3, r3, #16
 80023f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	330c      	adds	r3, #12
 8002400:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002402:	61ba      	str	r2, [r7, #24]
 8002404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002406:	6979      	ldr	r1, [r7, #20]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	e841 2300 	strex	r3, r2, [r1]
 800240e:	613b      	str	r3, [r7, #16]
   return(result);
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1e5      	bne.n	80023e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002424:	bf00      	nop
 8002426:	3754      	adds	r7, #84	@ 0x54
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr

0800242e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b084      	sub	sp, #16
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f7ff ff21 	bl	8002290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800244e:	bf00      	nop
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002456:	b480      	push	{r7}
 8002458:	b085      	sub	sp, #20
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002464:	b2db      	uxtb	r3, r3
 8002466:	2b21      	cmp	r3, #33	@ 0x21
 8002468:	d13e      	bne.n	80024e8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002472:	d114      	bne.n	800249e <UART_Transmit_IT+0x48>
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	691b      	ldr	r3, [r3, #16]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d110      	bne.n	800249e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	881b      	ldrh	r3, [r3, #0]
 8002486:	461a      	mov	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002490:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	1c9a      	adds	r2, r3, #2
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	621a      	str	r2, [r3, #32]
 800249c:	e008      	b.n	80024b0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	1c59      	adds	r1, r3, #1
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	6211      	str	r1, [r2, #32]
 80024a8:	781a      	ldrb	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	3b01      	subs	r3, #1
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	4619      	mov	r1, r3
 80024be:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d10f      	bne.n	80024e4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68da      	ldr	r2, [r3, #12]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024d2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68da      	ldr	r2, [r3, #12]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024e2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80024e4:	2300      	movs	r3, #0
 80024e6:	e000      	b.n	80024ea <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80024e8:	2302      	movs	r3, #2
  }
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3714      	adds	r7, #20
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68da      	ldr	r2, [r3, #12]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800250a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f7ff fea9 	bl	800226c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b08c      	sub	sp, #48	@ 0x30
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002532:	b2db      	uxtb	r3, r3
 8002534:	2b22      	cmp	r3, #34	@ 0x22
 8002536:	f040 80ae 	bne.w	8002696 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002542:	d117      	bne.n	8002574 <UART_Receive_IT+0x50>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	691b      	ldr	r3, [r3, #16]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d113      	bne.n	8002574 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800254c:	2300      	movs	r3, #0
 800254e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002554:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	b29b      	uxth	r3, r3
 800255e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002562:	b29a      	uxth	r2, r3
 8002564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002566:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256c:	1c9a      	adds	r2, r3, #2
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	629a      	str	r2, [r3, #40]	@ 0x28
 8002572:	e026      	b.n	80025c2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002578:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800257a:	2300      	movs	r3, #0
 800257c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	689b      	ldr	r3, [r3, #8]
 8002582:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002586:	d007      	beq.n	8002598 <UART_Receive_IT+0x74>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d10a      	bne.n	80025a6 <UART_Receive_IT+0x82>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	691b      	ldr	r3, [r3, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d106      	bne.n	80025a6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025a2:	701a      	strb	r2, [r3, #0]
 80025a4:	e008      	b.n	80025b8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025b2:	b2da      	uxtb	r2, r3
 80025b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025b6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025bc:	1c5a      	adds	r2, r3, #1
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	4619      	mov	r1, r3
 80025d0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d15d      	bne.n	8002692 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68da      	ldr	r2, [r3, #12]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0220 	bic.w	r2, r2, #32
 80025e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68da      	ldr	r2, [r3, #12]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	695a      	ldr	r2, [r3, #20]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0201 	bic.w	r2, r2, #1
 8002604:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002618:	2b01      	cmp	r3, #1
 800261a:	d135      	bne.n	8002688 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	330c      	adds	r3, #12
 8002628:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	e853 3f00 	ldrex	r3, [r3]
 8002630:	613b      	str	r3, [r7, #16]
   return(result);
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	f023 0310 	bic.w	r3, r3, #16
 8002638:	627b      	str	r3, [r7, #36]	@ 0x24
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	330c      	adds	r3, #12
 8002640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002642:	623a      	str	r2, [r7, #32]
 8002644:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002646:	69f9      	ldr	r1, [r7, #28]
 8002648:	6a3a      	ldr	r2, [r7, #32]
 800264a:	e841 2300 	strex	r3, r2, [r1]
 800264e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1e5      	bne.n	8002622 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 0310 	and.w	r3, r3, #16
 8002660:	2b10      	cmp	r3, #16
 8002662:	d10a      	bne.n	800267a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002664:	2300      	movs	r3, #0
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	60fb      	str	r3, [r7, #12]
 8002678:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800267e:	4619      	mov	r1, r3
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f7ff fe0e 	bl	80022a2 <HAL_UARTEx_RxEventCallback>
 8002686:	e002      	b.n	800268e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f7ff fdf8 	bl	800227e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	e002      	b.n	8002698 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	e000      	b.n	8002698 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002696:	2302      	movs	r3, #2
  }
}
 8002698:	4618      	mov	r0, r3
 800269a:	3730      	adds	r7, #48	@ 0x30
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	691b      	ldr	r3, [r3, #16]
 80026ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	68da      	ldr	r2, [r3, #12]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	430a      	orrs	r2, r1
 80026bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	689a      	ldr	r2, [r3, #8]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	691b      	ldr	r3, [r3, #16]
 80026c6:	431a      	orrs	r2, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	695b      	ldr	r3, [r3, #20]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80026da:	f023 030c 	bic.w	r3, r3, #12
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	6812      	ldr	r2, [r2, #0]
 80026e2:	68b9      	ldr	r1, [r7, #8]
 80026e4:	430b      	orrs	r3, r1
 80026e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	699a      	ldr	r2, [r3, #24]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a2c      	ldr	r2, [pc, #176]	@ (80027b4 <UART_SetConfig+0x114>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d103      	bne.n	8002710 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002708:	f7fe ffa2 	bl	8001650 <HAL_RCC_GetPCLK2Freq>
 800270c:	60f8      	str	r0, [r7, #12]
 800270e:	e002      	b.n	8002716 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002710:	f7fe ff8a 	bl	8001628 <HAL_RCC_GetPCLK1Freq>
 8002714:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002716:	68fa      	ldr	r2, [r7, #12]
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	009a      	lsls	r2, r3, #2
 8002720:	441a      	add	r2, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	fbb2 f3f3 	udiv	r3, r2, r3
 800272c:	4a22      	ldr	r2, [pc, #136]	@ (80027b8 <UART_SetConfig+0x118>)
 800272e:	fba2 2303 	umull	r2, r3, r2, r3
 8002732:	095b      	lsrs	r3, r3, #5
 8002734:	0119      	lsls	r1, r3, #4
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	4613      	mov	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	009a      	lsls	r2, r3, #2
 8002740:	441a      	add	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	fbb2 f2f3 	udiv	r2, r2, r3
 800274c:	4b1a      	ldr	r3, [pc, #104]	@ (80027b8 <UART_SetConfig+0x118>)
 800274e:	fba3 0302 	umull	r0, r3, r3, r2
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	2064      	movs	r0, #100	@ 0x64
 8002756:	fb00 f303 	mul.w	r3, r0, r3
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	011b      	lsls	r3, r3, #4
 800275e:	3332      	adds	r3, #50	@ 0x32
 8002760:	4a15      	ldr	r2, [pc, #84]	@ (80027b8 <UART_SetConfig+0x118>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800276c:	4419      	add	r1, r3
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	009a      	lsls	r2, r3, #2
 8002778:	441a      	add	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	fbb2 f2f3 	udiv	r2, r2, r3
 8002784:	4b0c      	ldr	r3, [pc, #48]	@ (80027b8 <UART_SetConfig+0x118>)
 8002786:	fba3 0302 	umull	r0, r3, r3, r2
 800278a:	095b      	lsrs	r3, r3, #5
 800278c:	2064      	movs	r0, #100	@ 0x64
 800278e:	fb00 f303 	mul.w	r3, r0, r3
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	3332      	adds	r3, #50	@ 0x32
 8002798:	4a07      	ldr	r2, [pc, #28]	@ (80027b8 <UART_SetConfig+0x118>)
 800279a:	fba2 2303 	umull	r2, r3, r2, r3
 800279e:	095b      	lsrs	r3, r3, #5
 80027a0:	f003 020f 	and.w	r2, r3, #15
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	440a      	add	r2, r1
 80027aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80027ac:	bf00      	nop
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	40013800 	.word	0x40013800
 80027b8:	51eb851f 	.word	0x51eb851f

080027bc <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80027bc:	b480      	push	{r7}
 80027be:	b083      	sub	sp, #12
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f103 0208 	add.w	r2, r3, #8
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f04f 32ff 	mov.w	r2, #4294967295
 80027d4:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f103 0208 	add.w	r2, r3, #8
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f103 0208 	add.w	r2, r3, #8
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2200      	movs	r2, #0
 80027ee:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bc80      	pop	{r7}
 80027f8:	4770      	bx	lr

080027fa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2200      	movs	r2, #0
 8002806:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr

08002812 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002812:	b480      	push	{r7}
 8002814:	b085      	sub	sp, #20
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]
 800281a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	689a      	ldr	r2, [r3, #8]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	683a      	ldr	r2, [r7, #0]
 8002836:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	683a      	ldr	r2, [r7, #0]
 800283c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	1c5a      	adds	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	601a      	str	r2, [r3, #0]
}
 800284e:	bf00      	nop
 8002850:	3714      	adds	r7, #20
 8002852:	46bd      	mov	sp, r7
 8002854:	bc80      	pop	{r7}
 8002856:	4770      	bx	lr

08002858 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286e:	d103      	bne.n	8002878 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	691b      	ldr	r3, [r3, #16]
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	e00c      	b.n	8002892 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	3308      	adds	r3, #8
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	e002      	b.n	8002886 <vListInsert+0x2e>
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	60fb      	str	r3, [r7, #12]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	68ba      	ldr	r2, [r7, #8]
 800288e:	429a      	cmp	r2, r3
 8002890:	d2f6      	bcs.n	8002880 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	683a      	ldr	r2, [r7, #0]
 80028a0:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68fa      	ldr	r2, [r7, #12]
 80028a6:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	687a      	ldr	r2, [r7, #4]
 80028b2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	1c5a      	adds	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	601a      	str	r2, [r3, #0]
}
 80028be:	bf00      	nop
 80028c0:	3714      	adds	r7, #20
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80028c8:	b480      	push	{r7}
 80028ca:	b085      	sub	sp, #20
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	691b      	ldr	r3, [r3, #16]
 80028d4:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6892      	ldr	r2, [r2, #8]
 80028de:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	6852      	ldr	r2, [r2, #4]
 80028e8:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	429a      	cmp	r2, r3
 80028f2:	d103      	bne.n	80028fc <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	689a      	ldr	r2, [r3, #8]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	1e5a      	subs	r2, r3, #1
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr
	...

0800291c <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d10b      	bne.n	8002948 <xQueueGenericReset+0x2c>
        __asm volatile
 8002930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002934:	f383 8811 	msr	BASEPRI, r3
 8002938:	f3bf 8f6f 	isb	sy
 800293c:	f3bf 8f4f 	dsb	sy
 8002940:	60bb      	str	r3, [r7, #8]
    }
 8002942:	bf00      	nop
 8002944:	bf00      	nop
 8002946:	e7fd      	b.n	8002944 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 8002948:	f001 fb00 	bl	8003f4c <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002954:	68f9      	ldr	r1, [r7, #12]
 8002956:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002958:	fb01 f303 	mul.w	r3, r1, r3
 800295c:	441a      	add	r2, r3
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2200      	movs	r2, #0
 8002966:	639a      	str	r2, [r3, #56]	@ 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681a      	ldr	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	3b01      	subs	r3, #1
 800297a:	68f9      	ldr	r1, [r7, #12]
 800297c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800297e:	fb01 f303 	mul.w	r3, r1, r3
 8002982:	441a      	add	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	22ff      	movs	r2, #255	@ 0xff
 800298c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	22ff      	movs	r2, #255	@ 0xff
 8002994:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        if( xNewQueue == pdFALSE )
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d114      	bne.n	80029c8 <xQueueGenericReset+0xac>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d01a      	beq.n	80029dc <xQueueGenericReset+0xc0>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	3310      	adds	r3, #16
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 feee 	bl	800378c <xTaskRemoveFromEventList>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d012      	beq.n	80029dc <xQueueGenericReset+0xc0>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 80029b6:	4b0d      	ldr	r3, [pc, #52]	@ (80029ec <xQueueGenericReset+0xd0>)
 80029b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	f3bf 8f4f 	dsb	sy
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	e009      	b.n	80029dc <xQueueGenericReset+0xc0>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	3310      	adds	r3, #16
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff fef5 	bl	80027bc <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	3324      	adds	r3, #36	@ 0x24
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7ff fef0 	bl	80027bc <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 80029dc:	f001 fae6 	bl	8003fac <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 80029e0:	2301      	movs	r3, #1
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	e000ed04 	.word	0xe000ed04

080029f0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b08c      	sub	sp, #48	@ 0x30
 80029f4:	af02      	add	r7, sp, #8
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	4613      	mov	r3, r2
 80029fc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d10b      	bne.n	8002a1c <xQueueGenericCreate+0x2c>
        __asm volatile
 8002a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a08:	f383 8811 	msr	BASEPRI, r3
 8002a0c:	f3bf 8f6f 	isb	sy
 8002a10:	f3bf 8f4f 	dsb	sy
 8002a14:	61bb      	str	r3, [r7, #24]
    }
 8002a16:	bf00      	nop
 8002a18:	bf00      	nop
 8002a1a:	e7fd      	b.n	8002a18 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	fb02 f303 	mul.w	r3, r2, r3
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d006      	beq.n	8002a3a <xQueueGenericCreate+0x4a>
 8002a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a34:	68fa      	ldr	r2, [r7, #12]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d101      	bne.n	8002a3e <xQueueGenericCreate+0x4e>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e000      	b.n	8002a40 <xQueueGenericCreate+0x50>
 8002a3e:	2300      	movs	r3, #0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d10b      	bne.n	8002a5c <xQueueGenericCreate+0x6c>
        __asm volatile
 8002a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a48:	f383 8811 	msr	BASEPRI, r3
 8002a4c:	f3bf 8f6f 	isb	sy
 8002a50:	f3bf 8f4f 	dsb	sy
 8002a54:	617b      	str	r3, [r7, #20]
    }
 8002a56:	bf00      	nop
 8002a58:	bf00      	nop
 8002a5a:	e7fd      	b.n	8002a58 <xQueueGenericCreate+0x68>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5e:	f113 0f49 	cmn.w	r3, #73	@ 0x49
 8002a62:	d90b      	bls.n	8002a7c <xQueueGenericCreate+0x8c>
        __asm volatile
 8002a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a68:	f383 8811 	msr	BASEPRI, r3
 8002a6c:	f3bf 8f6f 	isb	sy
 8002a70:	f3bf 8f4f 	dsb	sy
 8002a74:	613b      	str	r3, [r7, #16]
    }
 8002a76:	bf00      	nop
 8002a78:	bf00      	nop
 8002a7a:	e7fd      	b.n	8002a78 <xQueueGenericCreate+0x88>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a7e:	3348      	adds	r3, #72	@ 0x48
 8002a80:	4618      	mov	r0, r3
 8002a82:	f001 fb25 	bl	80040d0 <pvPortMalloc>
 8002a86:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00d      	beq.n	8002aaa <xQueueGenericCreate+0xba>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002a8e:	6a3b      	ldr	r3, [r7, #32]
 8002a90:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	3348      	adds	r3, #72	@ 0x48
 8002a96:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a98:	79fa      	ldrb	r2, [r7, #7]
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	9300      	str	r3, [sp, #0]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	69fa      	ldr	r2, [r7, #28]
 8002aa2:	68b9      	ldr	r1, [r7, #8]
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f000 f805 	bl	8002ab4 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
    }
 8002aac:	4618      	mov	r0, r3
 8002aae:	3728      	adds	r7, #40	@ 0x28
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b084      	sub	sp, #16
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
 8002ac0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d103      	bne.n	8002ad0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	69ba      	ldr	r2, [r7, #24]
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	e002      	b.n	8002ad6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002adc:	69bb      	ldr	r3, [r7, #24]
 8002ade:	68ba      	ldr	r2, [r7, #8]
 8002ae0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ae2:	2101      	movs	r1, #1
 8002ae4:	69b8      	ldr	r0, [r7, #24]
 8002ae6:	f7ff ff19 	bl	800291c <xQueueGenericReset>
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002aea:	bf00      	nop
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 8002af2:	b580      	push	{r7, lr}
 8002af4:	b086      	sub	sp, #24
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
 8002afa:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle;

        configASSERT( uxMaxCount != 0 );
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d10b      	bne.n	8002b1a <xQueueCreateCountingSemaphore+0x28>
        __asm volatile
 8002b02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b06:	f383 8811 	msr	BASEPRI, r3
 8002b0a:	f3bf 8f6f 	isb	sy
 8002b0e:	f3bf 8f4f 	dsb	sy
 8002b12:	613b      	str	r3, [r7, #16]
    }
 8002b14:	bf00      	nop
 8002b16:	bf00      	nop
 8002b18:	e7fd      	b.n	8002b16 <xQueueCreateCountingSemaphore+0x24>
        configASSERT( uxInitialCount <= uxMaxCount );
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d90b      	bls.n	8002b3a <xQueueCreateCountingSemaphore+0x48>
        __asm volatile
 8002b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b26:	f383 8811 	msr	BASEPRI, r3
 8002b2a:	f3bf 8f6f 	isb	sy
 8002b2e:	f3bf 8f4f 	dsb	sy
 8002b32:	60fb      	str	r3, [r7, #12]
    }
 8002b34:	bf00      	nop
 8002b36:	bf00      	nop
 8002b38:	e7fd      	b.n	8002b36 <xQueueCreateCountingSemaphore+0x44>

        xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f7ff ff56 	bl	80029f0 <xQueueGenericCreate>
 8002b44:	6178      	str	r0, [r7, #20]

        if( xHandle != NULL )
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d002      	beq.n	8002b52 <xQueueCreateCountingSemaphore+0x60>
        {
            ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	639a      	str	r2, [r3, #56]	@ 0x38
        else
        {
            traceCREATE_COUNTING_SEMAPHORE_FAILED();
        }

        return xHandle;
 8002b52:	697b      	ldr	r3, [r7, #20]
    }
 8002b54:	4618      	mov	r0, r3
 8002b56:	3718      	adds	r7, #24
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b08e      	sub	sp, #56	@ 0x38
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
 8002b64:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	633b      	str	r3, [r7, #48]	@ 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 8002b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d10b      	bne.n	8002b88 <xQueueGiveFromISR+0x2c>
        __asm volatile
 8002b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	623b      	str	r3, [r7, #32]
    }
 8002b82:	bf00      	nop
 8002b84:	bf00      	nop
 8002b86:	e7fd      	b.n	8002b84 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8002b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00b      	beq.n	8002ba8 <xQueueGiveFromISR+0x4c>
        __asm volatile
 8002b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002b94:	f383 8811 	msr	BASEPRI, r3
 8002b98:	f3bf 8f6f 	isb	sy
 8002b9c:	f3bf 8f4f 	dsb	sy
 8002ba0:	61fb      	str	r3, [r7, #28]
    }
 8002ba2:	bf00      	nop
 8002ba4:	bf00      	nop
 8002ba6:	e7fd      	b.n	8002ba4 <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8002ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d103      	bne.n	8002bb8 <xQueueGiveFromISR+0x5c>
 8002bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb2:	689b      	ldr	r3, [r3, #8]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <xQueueGiveFromISR+0x60>
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e000      	b.n	8002bbe <xQueueGiveFromISR+0x62>
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d10b      	bne.n	8002bda <xQueueGiveFromISR+0x7e>
        __asm volatile
 8002bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bc6:	f383 8811 	msr	BASEPRI, r3
 8002bca:	f3bf 8f6f 	isb	sy
 8002bce:	f3bf 8f4f 	dsb	sy
 8002bd2:	61bb      	str	r3, [r7, #24]
    }
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	e7fd      	b.n	8002bd6 <xQueueGiveFromISR+0x7a>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8002bda:	f3ef 8211 	mrs	r2, BASEPRI
 8002bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002be2:	f383 8811 	msr	BASEPRI, r3
 8002be6:	f3bf 8f6f 	isb	sy
 8002bea:	f3bf 8f4f 	dsb	sy
 8002bee:	617a      	str	r2, [r7, #20]
 8002bf0:	613b      	str	r3, [r7, #16]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002bf2:	697b      	ldr	r3, [r7, #20]
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */

    //portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bfa:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 8002bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d23b      	bcs.n	8002c7e <xQueueGiveFromISR+0x122>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8002c06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c08:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c0c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c12:	1c5a      	adds	r2, r3, #1
 8002c14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c16:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8002c18:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c20:	d112      	bne.n	8002c48 <xQueueGiveFromISR+0xec>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d026      	beq.n	8002c78 <xQueueGiveFromISR+0x11c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c2c:	3324      	adds	r3, #36	@ 0x24
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f000 fdac 	bl	800378c <xTaskRemoveFromEventList>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d01e      	beq.n	8002c78 <xQueueGiveFromISR+0x11c>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d01b      	beq.n	8002c78 <xQueueGiveFromISR+0x11c>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	2201      	movs	r2, #1
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	e017      	b.n	8002c78 <xQueueGiveFromISR+0x11c>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 8002c48:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002c4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002c4e:	d10b      	bne.n	8002c68 <xQueueGiveFromISR+0x10c>
        __asm volatile
 8002c50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c54:	f383 8811 	msr	BASEPRI, r3
 8002c58:	f3bf 8f6f 	isb	sy
 8002c5c:	f3bf 8f4f 	dsb	sy
 8002c60:	60fb      	str	r3, [r7, #12]
    }
 8002c62:	bf00      	nop
 8002c64:	bf00      	nop
 8002c66:	e7fd      	b.n	8002c64 <xQueueGiveFromISR+0x108>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002c68:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	b25a      	sxtb	r2, r3
 8002c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c7c:	e001      	b.n	8002c82 <xQueueGiveFromISR+0x126>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c84:	60bb      	str	r3, [r7, #8]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002c8c:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3738      	adds	r7, #56	@ 0x38
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <xQueueSemaphoreTake>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b08e      	sub	sp, #56	@ 0x38
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8002caa:	2300      	movs	r3, #0
 8002cac:	633b      	str	r3, [r7, #48]	@ 0x30
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d10b      	bne.n	8002ccc <xQueueSemaphoreTake+0x34>
        __asm volatile
 8002cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cb8:	f383 8811 	msr	BASEPRI, r3
 8002cbc:	f3bf 8f6f 	isb	sy
 8002cc0:	f3bf 8f4f 	dsb	sy
 8002cc4:	623b      	str	r3, [r7, #32]
    }
 8002cc6:	bf00      	nop
 8002cc8:	bf00      	nop
 8002cca:	e7fd      	b.n	8002cc8 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8002ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00b      	beq.n	8002cec <xQueueSemaphoreTake+0x54>
        __asm volatile
 8002cd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd8:	f383 8811 	msr	BASEPRI, r3
 8002cdc:	f3bf 8f6f 	isb	sy
 8002ce0:	f3bf 8f4f 	dsb	sy
 8002ce4:	61fb      	str	r3, [r7, #28]
    }
 8002ce6:	bf00      	nop
 8002ce8:	bf00      	nop
 8002cea:	e7fd      	b.n	8002ce8 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002cec:	f000 fef2 	bl	8003ad4 <xTaskGetSchedulerState>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d102      	bne.n	8002cfc <xQueueSemaphoreTake+0x64>
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <xQueueSemaphoreTake+0x68>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <xQueueSemaphoreTake+0x6a>
 8002d00:	2300      	movs	r3, #0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10b      	bne.n	8002d1e <xQueueSemaphoreTake+0x86>
        __asm volatile
 8002d06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d0a:	f383 8811 	msr	BASEPRI, r3
 8002d0e:	f3bf 8f6f 	isb	sy
 8002d12:	f3bf 8f4f 	dsb	sy
 8002d16:	61bb      	str	r3, [r7, #24]
    }
 8002d18:	bf00      	nop
 8002d1a:	bf00      	nop
 8002d1c:	e7fd      	b.n	8002d1a <xQueueSemaphoreTake+0x82>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002d1e:	f001 f915 	bl	8003f4c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8002d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d26:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8002d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d024      	beq.n	8002d78 <xQueueSemaphoreTake+0xe0>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8002d2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d30:	1e5a      	subs	r2, r3, #1
 8002d32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d34:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d104      	bne.n	8002d48 <xQueueSemaphoreTake+0xb0>
                        {
                            /* Record the information required to implement
                             * priority inheritance should it become necessary. */
                            pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8002d3e:	f000 ffed 	bl	8003d1c <pvTaskIncrementMutexHeldCount>
 8002d42:	4602      	mov	r2, r0
 8002d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d46:	609a      	str	r2, [r3, #8]
                    }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d00f      	beq.n	8002d70 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d52:	3310      	adds	r3, #16
 8002d54:	4618      	mov	r0, r3
 8002d56:	f000 fd19 	bl	800378c <xTaskRemoveFromEventList>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d007      	beq.n	8002d70 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002d60:	4b54      	ldr	r3, [pc, #336]	@ (8002eb4 <xQueueSemaphoreTake+0x21c>)
 8002d62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	f3bf 8f4f 	dsb	sy
 8002d6c:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002d70:	f001 f91c 	bl	8003fac <vPortExitCritical>
                return pdPASS;
 8002d74:	2301      	movs	r3, #1
 8002d76:	e098      	b.n	8002eaa <xQueueSemaphoreTake+0x212>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d112      	bne.n	8002da4 <xQueueSemaphoreTake+0x10c>
                    /* For inheritance to have occurred there must have been an
                     * initial timeout, and an adjusted timeout cannot become 0, as
                     * if it were 0 the function would have exited. */
                    #if ( configUSE_MUTEXES == 1 )
                        {
                            configASSERT( xInheritanceOccurred == pdFALSE );
 8002d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00b      	beq.n	8002d9c <xQueueSemaphoreTake+0x104>
        __asm volatile
 8002d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d88:	f383 8811 	msr	BASEPRI, r3
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	617b      	str	r3, [r7, #20]
    }
 8002d96:	bf00      	nop
 8002d98:	bf00      	nop
 8002d9a:	e7fd      	b.n	8002d98 <xQueueSemaphoreTake+0x100>
                        }
                    #endif /* configUSE_MUTEXES */

                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8002d9c:	f001 f906 	bl	8003fac <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002da0:	2300      	movs	r3, #0
 8002da2:	e082      	b.n	8002eaa <xQueueSemaphoreTake+0x212>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d106      	bne.n	8002db8 <xQueueSemaphoreTake+0x120>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002daa:	f107 030c 	add.w	r3, r7, #12
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fd50 	bl	8003854 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002db4:	2301      	movs	r3, #1
 8002db6:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002db8:	f001 f8f8 	bl	8003fac <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002dbc:	f000 faf8 	bl	80033b0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002dc0:	f001 f8c4 	bl	8003f4c <vPortEnterCritical>
 8002dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002dca:	b25b      	sxtb	r3, r3
 8002dcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd0:	d103      	bne.n	8002dda <xQueueSemaphoreTake+0x142>
 8002dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ddc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002de0:	b25b      	sxtb	r3, r3
 8002de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002de6:	d103      	bne.n	8002df0 <xQueueSemaphoreTake+0x158>
 8002de8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002df0:	f001 f8dc 	bl	8003fac <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002df4:	463a      	mov	r2, r7
 8002df6:	f107 030c 	add.w	r3, r7, #12
 8002dfa:	4611      	mov	r1, r2
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 fd3f 	bl	8003880 <xTaskCheckForTimeOut>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d132      	bne.n	8002e6e <xQueueSemaphoreTake+0x1d6>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e0a:	f000 f8dd 	bl	8002fc8 <prvIsQueueEmpty>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d026      	beq.n	8002e62 <xQueueSemaphoreTake+0x1ca>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                    {
                        if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d109      	bne.n	8002e30 <xQueueSemaphoreTake+0x198>
                        {
                            taskENTER_CRITICAL();
 8002e1c:	f001 f896 	bl	8003f4c <vPortEnterCritical>
                            {
                                xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	4618      	mov	r0, r3
 8002e26:	f000 fe73 	bl	8003b10 <xTaskPriorityInherit>
 8002e2a:	6338      	str	r0, [r7, #48]	@ 0x30
                            }
                            taskEXIT_CRITICAL();
 8002e2c:	f001 f8be 	bl	8003fac <vPortExitCritical>
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e32:	3324      	adds	r3, #36	@ 0x24
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	4611      	mov	r1, r2
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f000 fc81 	bl	8003740 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002e3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e40:	f000 f870 	bl	8002f24 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002e44:	f000 fac2 	bl	80033cc <xTaskResumeAll>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f47f af67 	bne.w	8002d1e <xQueueSemaphoreTake+0x86>
                {
                    portYIELD_WITHIN_API();
 8002e50:	4b18      	ldr	r3, [pc, #96]	@ (8002eb4 <xQueueSemaphoreTake+0x21c>)
 8002e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	f3bf 8f4f 	dsb	sy
 8002e5c:	f3bf 8f6f 	isb	sy
 8002e60:	e75d      	b.n	8002d1e <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8002e62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e64:	f000 f85e 	bl	8002f24 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002e68:	f000 fab0 	bl	80033cc <xTaskResumeAll>
 8002e6c:	e757      	b.n	8002d1e <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8002e6e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e70:	f000 f858 	bl	8002f24 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002e74:	f000 faaa 	bl	80033cc <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e7a:	f000 f8a5 	bl	8002fc8 <prvIsQueueEmpty>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f43f af4c 	beq.w	8002d1e <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                    {
                        /* xInheritanceOccurred could only have be set if
                         * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                         * test the mutex type again to check it is actually a mutex. */
                        if( xInheritanceOccurred != pdFALSE )
 8002e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <xQueueSemaphoreTake+0x210>
                        {
                            taskENTER_CRITICAL();
 8002e8c:	f001 f85e 	bl	8003f4c <vPortEnterCritical>
                                /* This task blocking on the mutex caused another
                                 * task to inherit this task's priority.  Now this task
                                 * has timed out the priority should be disinherited
                                 * again, but only as low as the next highest priority
                                 * task that is waiting for the same mutex. */
                                uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8002e90:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002e92:	f000 f830 	bl	8002ef6 <prvGetDisinheritPriorityAfterTimeout>
 8002e96:	6278      	str	r0, [r7, #36]	@ 0x24
                                vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8002e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	f000 feac 	bl	8003bfc <vTaskPriorityDisinheritAfterTimeout>
                            }
                            taskEXIT_CRITICAL();
 8002ea4:	f001 f882 	bl	8003fac <vPortExitCritical>
                        }
                    }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002ea8:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3738      	adds	r7, #56	@ 0x38
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	e000ed04 	.word	0xe000ed04

08002eb8 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10b      	bne.n	8002ede <uxQueueMessagesWaiting+0x26>
        __asm volatile
 8002ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002eca:	f383 8811 	msr	BASEPRI, r3
 8002ece:	f3bf 8f6f 	isb	sy
 8002ed2:	f3bf 8f4f 	dsb	sy
 8002ed6:	60bb      	str	r3, [r7, #8]
    }
 8002ed8:	bf00      	nop
 8002eda:	bf00      	nop
 8002edc:	e7fd      	b.n	8002eda <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8002ede:	f001 f835 	bl	8003f4c <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ee6:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8002ee8:	f001 f860 	bl	8003fac <vPortExitCritical>

    return uxReturn;
 8002eec:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}

08002ef6 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8002ef6:	b480      	push	{r7}
 8002ef8:	b085      	sub	sp, #20
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d006      	beq.n	8002f14 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f1c3 0307 	rsb	r3, r3, #7
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	e001      	b.n	8002f18 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8002f18:	68fb      	ldr	r3, [r7, #12]
    }
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3714      	adds	r7, #20
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bc80      	pop	{r7}
 8002f22:	4770      	bx	lr

08002f24 <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b084      	sub	sp, #16
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002f2c:	f001 f80e 	bl	8003f4c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002f36:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f38:	e011      	b.n	8002f5e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d012      	beq.n	8002f68 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3324      	adds	r3, #36	@ 0x24
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 fc20 	bl	800378c <xTaskRemoveFromEventList>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002f52:	f000 fcfd 	bl	8003950 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002f56:	7bfb      	ldrb	r3, [r7, #15]
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	dce9      	bgt.n	8002f3a <prvUnlockQueue+0x16>
 8002f66:	e000      	b.n	8002f6a <prvUnlockQueue+0x46>
                        break;
 8002f68:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	22ff      	movs	r2, #255	@ 0xff
 8002f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002f72:	f001 f81b 	bl	8003fac <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002f76:	f000 ffe9 	bl	8003f4c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002f80:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f82:	e011      	b.n	8002fa8 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	691b      	ldr	r3, [r3, #16]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d012      	beq.n	8002fb2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3310      	adds	r3, #16
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fbfb 	bl	800378c <xTaskRemoveFromEventList>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002f9c:	f000 fcd8 	bl	8003950 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002fa0:	7bbb      	ldrb	r3, [r7, #14]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002fa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	dce9      	bgt.n	8002f84 <prvUnlockQueue+0x60>
 8002fb0:	e000      	b.n	8002fb4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002fb2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	22ff      	movs	r2, #255	@ 0xff
 8002fb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002fbc:	f000 fff6 	bl	8003fac <vPortExitCritical>
}
 8002fc0:	bf00      	nop
 8002fc2:	3710      	adds	r7, #16
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}

08002fc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002fd0:	f000 ffbc 	bl	8003f4c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d102      	bne.n	8002fe2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	e001      	b.n	8002fe6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002fe6:	f000 ffe1 	bl	8003fac <vPortExitCritical>

    return xReturn;
 8002fea:	68fb      	ldr	r3, [r7, #12]
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3710      	adds	r7, #16
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b08c      	sub	sp, #48	@ 0x30
 8002ff8:	af04      	add	r7, sp, #16
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	603b      	str	r3, [r7, #0]
 8003000:	4613      	mov	r3, r2
 8003002:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003004:	88fb      	ldrh	r3, [r7, #6]
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4618      	mov	r0, r3
 800300a:	f001 f861 	bl	80040d0 <pvPortMalloc>
 800300e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d00e      	beq.n	8003034 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003016:	20a0      	movs	r0, #160	@ 0xa0
 8003018:	f001 f85a 	bl	80040d0 <pvPortMalloc>
 800301c:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	697a      	ldr	r2, [r7, #20]
 8003028:	631a      	str	r2, [r3, #48]	@ 0x30
 800302a:	e005      	b.n	8003038 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800302c:	6978      	ldr	r0, [r7, #20]
 800302e:	f001 f931 	bl	8004294 <vPortFree>
 8003032:	e001      	b.n	8003038 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003034:	2300      	movs	r3, #0
 8003036:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d013      	beq.n	8003066 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800303e:	88fa      	ldrh	r2, [r7, #6]
 8003040:	2300      	movs	r3, #0
 8003042:	9303      	str	r3, [sp, #12]
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	9302      	str	r3, [sp, #8]
 8003048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800304a:	9301      	str	r3, [sp, #4]
 800304c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800304e:	9300      	str	r3, [sp, #0]
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	68b9      	ldr	r1, [r7, #8]
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f000 f80f 	bl	8003078 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800305a:	69f8      	ldr	r0, [r7, #28]
 800305c:	f000 f8b2 	bl	80031c4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003060:	2301      	movs	r3, #1
 8003062:	61bb      	str	r3, [r7, #24]
 8003064:	e002      	b.n	800306c <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003066:	f04f 33ff 	mov.w	r3, #4294967295
 800306a:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800306c:	69bb      	ldr	r3, [r7, #24]
    }
 800306e:	4618      	mov	r0, r3
 8003070:	3720      	adds	r7, #32
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
	...

08003078 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b088      	sub	sp, #32
 800307c:	af00      	add	r7, sp, #0
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	607a      	str	r2, [r7, #4]
 8003084:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003088:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003090:	3b01      	subs	r3, #1
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	4413      	add	r3, r2
 8003096:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	f023 0307 	bic.w	r3, r3, #7
 800309e:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <prvInitialiseNewTask+0x4a>
        __asm volatile
 80030aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ae:	f383 8811 	msr	BASEPRI, r3
 80030b2:	f3bf 8f6f 	isb	sy
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	617b      	str	r3, [r7, #20]
    }
 80030bc:	bf00      	nop
 80030be:	bf00      	nop
 80030c0:	e7fd      	b.n	80030be <prvInitialiseNewTask+0x46>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d01f      	beq.n	8003108 <prvInitialiseNewTask+0x90>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030c8:	2300      	movs	r3, #0
 80030ca:	61fb      	str	r3, [r7, #28]
 80030cc:	e012      	b.n	80030f4 <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80030ce:	68ba      	ldr	r2, [r7, #8]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	4413      	add	r3, r2
 80030d4:	7819      	ldrb	r1, [r3, #0]
 80030d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030d8:	69fb      	ldr	r3, [r7, #28]
 80030da:	4413      	add	r3, r2
 80030dc:	3334      	adds	r3, #52	@ 0x34
 80030de:	460a      	mov	r2, r1
 80030e0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	4413      	add	r3, r2
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d006      	beq.n	80030fc <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	3301      	adds	r3, #1
 80030f2:	61fb      	str	r3, [r7, #28]
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	2b0f      	cmp	r3, #15
 80030f8:	d9e9      	bls.n	80030ce <prvInitialiseNewTask+0x56>
 80030fa:	e000      	b.n	80030fe <prvInitialiseNewTask+0x86>
            {
                break;
 80030fc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80030fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003106:	e003      	b.n	8003110 <prvInitialiseNewTask+0x98>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003108:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800310a:	2200      	movs	r2, #0
 800310c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003112:	2b06      	cmp	r3, #6
 8003114:	d901      	bls.n	800311a <prvInitialiseNewTask+0xa2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003116:	2306      	movs	r3, #6
 8003118:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800311a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800311c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800311e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003122:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003124:	645a      	str	r2, [r3, #68]	@ 0x44
            pxNewTCB->uxMutexesHeld = 0;
 8003126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003128:	2200      	movs	r2, #0
 800312a:	649a      	str	r2, [r3, #72]	@ 0x48
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800312c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800312e:	3304      	adds	r3, #4
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff fb62 	bl	80027fa <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003138:	3318      	adds	r3, #24
 800313a:	4618      	mov	r0, r3
 800313c:	f7ff fb5d 	bl	80027fa <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003142:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003144:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003148:	f1c3 0207 	rsb	r2, r3, #7
 800314c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800314e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003152:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003154:	625a      	str	r2, [r3, #36]	@ 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003158:	3398      	adds	r3, #152	@ 0x98
 800315a:	2204      	movs	r2, #4
 800315c:	2100      	movs	r1, #0
 800315e:	4618      	mov	r0, r3
 8003160:	f001 f9b6 	bl	80044d0 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003166:	339c      	adds	r3, #156	@ 0x9c
 8003168:	2201      	movs	r2, #1
 800316a:	2100      	movs	r1, #0
 800316c:	4618      	mov	r0, r3
 800316e:	f001 f9af 	bl	80044d0 <memset>
    #if ( configUSE_NEWLIB_REENTRANT == 1 )
        {
            /* Initialise this task's Newlib reent structure.
             * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
             * for additional information. */
            _REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003174:	334c      	adds	r3, #76	@ 0x4c
 8003176:	224c      	movs	r2, #76	@ 0x4c
 8003178:	2100      	movs	r1, #0
 800317a:	4618      	mov	r0, r3
 800317c:	f001 f9a8 	bl	80044d0 <memset>
 8003180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003182:	4a0d      	ldr	r2, [pc, #52]	@ (80031b8 <prvInitialiseNewTask+0x140>)
 8003184:	651a      	str	r2, [r3, #80]	@ 0x50
 8003186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003188:	4a0c      	ldr	r2, [pc, #48]	@ (80031bc <prvInitialiseNewTask+0x144>)
 800318a:	655a      	str	r2, [r3, #84]	@ 0x54
 800318c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800318e:	4a0c      	ldr	r2, [pc, #48]	@ (80031c0 <prvInitialiseNewTask+0x148>)
 8003190:	659a      	str	r2, [r3, #88]	@ 0x58
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	68f9      	ldr	r1, [r7, #12]
 8003196:	69b8      	ldr	r0, [r7, #24]
 8003198:	f000 fe3a 	bl	8003e10 <pxPortInitialiseStack>
 800319c:	4602      	mov	r2, r0
 800319e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 80031a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d002      	beq.n	80031ae <prvInitialiseNewTask+0x136>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031ac:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80031ae:	bf00      	nop
 80031b0:	3720      	adds	r7, #32
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20002264 	.word	0x20002264
 80031bc:	200022cc 	.word	0x200022cc
 80031c0:	20002334 	.word	0x20002334

080031c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b082      	sub	sp, #8
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 80031cc:	f000 febe 	bl	8003f4c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 80031d0:	4b2a      	ldr	r3, [pc, #168]	@ (800327c <prvAddNewTaskToReadyList+0xb8>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	3301      	adds	r3, #1
 80031d6:	4a29      	ldr	r2, [pc, #164]	@ (800327c <prvAddNewTaskToReadyList+0xb8>)
 80031d8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 80031da:	4b29      	ldr	r3, [pc, #164]	@ (8003280 <prvAddNewTaskToReadyList+0xbc>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d109      	bne.n	80031f6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80031e2:	4a27      	ldr	r2, [pc, #156]	@ (8003280 <prvAddNewTaskToReadyList+0xbc>)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80031e8:	4b24      	ldr	r3, [pc, #144]	@ (800327c <prvAddNewTaskToReadyList+0xb8>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d110      	bne.n	8003212 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80031f0:	f000 fbd2 	bl	8003998 <prvInitialiseTaskLists>
 80031f4:	e00d      	b.n	8003212 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80031f6:	4b23      	ldr	r3, [pc, #140]	@ (8003284 <prvAddNewTaskToReadyList+0xc0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d109      	bne.n	8003212 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80031fe:	4b20      	ldr	r3, [pc, #128]	@ (8003280 <prvAddNewTaskToReadyList+0xbc>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003208:	429a      	cmp	r2, r3
 800320a:	d802      	bhi.n	8003212 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800320c:	4a1c      	ldr	r2, [pc, #112]	@ (8003280 <prvAddNewTaskToReadyList+0xbc>)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003212:	4b1d      	ldr	r3, [pc, #116]	@ (8003288 <prvAddNewTaskToReadyList+0xc4>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	3301      	adds	r3, #1
 8003218:	4a1b      	ldr	r2, [pc, #108]	@ (8003288 <prvAddNewTaskToReadyList+0xc4>)
 800321a:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003220:	2201      	movs	r2, #1
 8003222:	409a      	lsls	r2, r3
 8003224:	4b19      	ldr	r3, [pc, #100]	@ (800328c <prvAddNewTaskToReadyList+0xc8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4313      	orrs	r3, r2
 800322a:	4a18      	ldr	r2, [pc, #96]	@ (800328c <prvAddNewTaskToReadyList+0xc8>)
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003232:	4613      	mov	r3, r2
 8003234:	009b      	lsls	r3, r3, #2
 8003236:	4413      	add	r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4a15      	ldr	r2, [pc, #84]	@ (8003290 <prvAddNewTaskToReadyList+0xcc>)
 800323c:	441a      	add	r2, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	3304      	adds	r3, #4
 8003242:	4619      	mov	r1, r3
 8003244:	4610      	mov	r0, r2
 8003246:	f7ff fae4 	bl	8002812 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800324a:	f000 feaf 	bl	8003fac <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800324e:	4b0d      	ldr	r3, [pc, #52]	@ (8003284 <prvAddNewTaskToReadyList+0xc0>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00e      	beq.n	8003274 <prvAddNewTaskToReadyList+0xb0>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003256:	4b0a      	ldr	r3, [pc, #40]	@ (8003280 <prvAddNewTaskToReadyList+0xbc>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003260:	429a      	cmp	r2, r3
 8003262:	d207      	bcs.n	8003274 <prvAddNewTaskToReadyList+0xb0>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003264:	4b0b      	ldr	r3, [pc, #44]	@ (8003294 <prvAddNewTaskToReadyList+0xd0>)
 8003266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	f3bf 8f4f 	dsb	sy
 8003270:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003274:	bf00      	nop
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	20000218 	.word	0x20000218
 8003280:	20000118 	.word	0x20000118
 8003284:	20000224 	.word	0x20000224
 8003288:	20000234 	.word	0x20000234
 800328c:	20000220 	.word	0x20000220
 8003290:	2000011c 	.word	0x2000011c
 8003294:	e000ed04 	.word	0xe000ed04

08003298 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80032a0:	2300      	movs	r3, #0
 80032a2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d018      	beq.n	80032dc <vTaskDelay+0x44>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80032aa:	4b14      	ldr	r3, [pc, #80]	@ (80032fc <vTaskDelay+0x64>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00b      	beq.n	80032ca <vTaskDelay+0x32>
        __asm volatile
 80032b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b6:	f383 8811 	msr	BASEPRI, r3
 80032ba:	f3bf 8f6f 	isb	sy
 80032be:	f3bf 8f4f 	dsb	sy
 80032c2:	60bb      	str	r3, [r7, #8]
    }
 80032c4:	bf00      	nop
 80032c6:	bf00      	nop
 80032c8:	e7fd      	b.n	80032c6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80032ca:	f000 f871 	bl	80033b0 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80032ce:	2100      	movs	r1, #0
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fd37 	bl	8003d44 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80032d6:	f000 f879 	bl	80033cc <xTaskResumeAll>
 80032da:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d107      	bne.n	80032f2 <vTaskDelay+0x5a>
        {
            portYIELD_WITHIN_API();
 80032e2:	4b07      	ldr	r3, [pc, #28]	@ (8003300 <vTaskDelay+0x68>)
 80032e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	f3bf 8f4f 	dsb	sy
 80032ee:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80032f2:	bf00      	nop
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000240 	.word	0x20000240
 8003300:	e000ed04 	.word	0xe000ed04

08003304 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b086      	sub	sp, #24
 8003308:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 800330a:	4b20      	ldr	r3, [pc, #128]	@ (800338c <vTaskStartScheduler+0x88>)
 800330c:	9301      	str	r3, [sp, #4]
 800330e:	2300      	movs	r3, #0
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	2300      	movs	r3, #0
 8003314:	2280      	movs	r2, #128	@ 0x80
 8003316:	491e      	ldr	r1, [pc, #120]	@ (8003390 <vTaskStartScheduler+0x8c>)
 8003318:	481e      	ldr	r0, [pc, #120]	@ (8003394 <vTaskStartScheduler+0x90>)
 800331a:	f7ff fe6b 	bl	8002ff4 <xTaskCreate>
 800331e:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2b01      	cmp	r3, #1
 8003324:	d11b      	bne.n	800335e <vTaskStartScheduler+0x5a>
        __asm volatile
 8003326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800332a:	f383 8811 	msr	BASEPRI, r3
 800332e:	f3bf 8f6f 	isb	sy
 8003332:	f3bf 8f4f 	dsb	sy
 8003336:	60bb      	str	r3, [r7, #8]
    }
 8003338:	bf00      	nop
            {
                /* Switch Newlib's _impure_ptr variable to point to the _reent
                 * structure specific to the task that will run first.
                 * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800333a:	4b17      	ldr	r3, [pc, #92]	@ (8003398 <vTaskStartScheduler+0x94>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	334c      	adds	r3, #76	@ 0x4c
 8003340:	4a16      	ldr	r2, [pc, #88]	@ (800339c <vTaskStartScheduler+0x98>)
 8003342:	6013      	str	r3, [r2, #0]
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003344:	4b16      	ldr	r3, [pc, #88]	@ (80033a0 <vTaskStartScheduler+0x9c>)
 8003346:	f04f 32ff 	mov.w	r2, #4294967295
 800334a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800334c:	4b15      	ldr	r3, [pc, #84]	@ (80033a4 <vTaskStartScheduler+0xa0>)
 800334e:	2201      	movs	r2, #1
 8003350:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003352:	4b15      	ldr	r3, [pc, #84]	@ (80033a8 <vTaskStartScheduler+0xa4>)
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        if( xPortStartScheduler() != pdFALSE )
 8003358:	f000 fdd8 	bl	8003f0c <xPortStartScheduler>
 800335c:	e00f      	b.n	800337e <vTaskStartScheduler+0x7a>
    {

        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d10b      	bne.n	800337e <vTaskStartScheduler+0x7a>
        __asm volatile
 8003366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800336a:	f383 8811 	msr	BASEPRI, r3
 800336e:	f3bf 8f6f 	isb	sy
 8003372:	f3bf 8f4f 	dsb	sy
 8003376:	607b      	str	r3, [r7, #4]
    }
 8003378:	bf00      	nop
 800337a:	bf00      	nop
 800337c:	e7fd      	b.n	800337a <vTaskStartScheduler+0x76>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800337e:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <vTaskStartScheduler+0xa8>)
 8003380:	681b      	ldr	r3, [r3, #0]
}
 8003382:	bf00      	nop
 8003384:	3710      	adds	r7, #16
 8003386:	46bd      	mov	sp, r7
 8003388:	bd80      	pop	{r7, pc}
 800338a:	bf00      	nop
 800338c:	2000023c 	.word	0x2000023c
 8003390:	080046c0 	.word	0x080046c0
 8003394:	08003969 	.word	0x08003969
 8003398:	20000118 	.word	0x20000118
 800339c:	20000010 	.word	0x20000010
 80033a0:	20000238 	.word	0x20000238
 80033a4:	20000224 	.word	0x20000224
 80033a8:	2000021c 	.word	0x2000021c
 80033ac:	080046f4 	.word	0x080046f4

080033b0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80033b4:	4b04      	ldr	r3, [pc, #16]	@ (80033c8 <vTaskSuspendAll+0x18>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	3301      	adds	r3, #1
 80033ba:	4a03      	ldr	r2, [pc, #12]	@ (80033c8 <vTaskSuspendAll+0x18>)
 80033bc:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80033be:	bf00      	nop
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bc80      	pop	{r7}
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	20000240 	.word	0x20000240

080033cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80033d2:	2300      	movs	r3, #0
 80033d4:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80033da:	4b42      	ldr	r3, [pc, #264]	@ (80034e4 <xTaskResumeAll+0x118>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d10b      	bne.n	80033fa <xTaskResumeAll+0x2e>
        __asm volatile
 80033e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033e6:	f383 8811 	msr	BASEPRI, r3
 80033ea:	f3bf 8f6f 	isb	sy
 80033ee:	f3bf 8f4f 	dsb	sy
 80033f2:	603b      	str	r3, [r7, #0]
    }
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop
 80033f8:	e7fd      	b.n	80033f6 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80033fa:	f000 fda7 	bl	8003f4c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80033fe:	4b39      	ldr	r3, [pc, #228]	@ (80034e4 <xTaskResumeAll+0x118>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	3b01      	subs	r3, #1
 8003404:	4a37      	ldr	r2, [pc, #220]	@ (80034e4 <xTaskResumeAll+0x118>)
 8003406:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003408:	4b36      	ldr	r3, [pc, #216]	@ (80034e4 <xTaskResumeAll+0x118>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d161      	bne.n	80034d4 <xTaskResumeAll+0x108>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003410:	4b35      	ldr	r3, [pc, #212]	@ (80034e8 <xTaskResumeAll+0x11c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d05d      	beq.n	80034d4 <xTaskResumeAll+0x108>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003418:	e02e      	b.n	8003478 <xTaskResumeAll+0xac>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800341a:	4b34      	ldr	r3, [pc, #208]	@ (80034ec <xTaskResumeAll+0x120>)
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	3318      	adds	r3, #24
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff fa4e 	bl	80028c8 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	3304      	adds	r3, #4
 8003430:	4618      	mov	r0, r3
 8003432:	f7ff fa49 	bl	80028c8 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343a:	2201      	movs	r2, #1
 800343c:	409a      	lsls	r2, r3
 800343e:	4b2c      	ldr	r3, [pc, #176]	@ (80034f0 <xTaskResumeAll+0x124>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4313      	orrs	r3, r2
 8003444:	4a2a      	ldr	r2, [pc, #168]	@ (80034f0 <xTaskResumeAll+0x124>)
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800344c:	4613      	mov	r3, r2
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4a27      	ldr	r2, [pc, #156]	@ (80034f4 <xTaskResumeAll+0x128>)
 8003456:	441a      	add	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	3304      	adds	r3, #4
 800345c:	4619      	mov	r1, r3
 800345e:	4610      	mov	r0, r2
 8003460:	f7ff f9d7 	bl	8002812 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003468:	4b23      	ldr	r3, [pc, #140]	@ (80034f8 <xTaskResumeAll+0x12c>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800346e:	429a      	cmp	r2, r3
 8003470:	d302      	bcc.n	8003478 <xTaskResumeAll+0xac>
                    {
                        xYieldPending = pdTRUE;
 8003472:	4b22      	ldr	r3, [pc, #136]	@ (80034fc <xTaskResumeAll+0x130>)
 8003474:	2201      	movs	r2, #1
 8003476:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003478:	4b1c      	ldr	r3, [pc, #112]	@ (80034ec <xTaskResumeAll+0x120>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d1cc      	bne.n	800341a <xTaskResumeAll+0x4e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <xTaskResumeAll+0xbe>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003486:	f000 fb0b 	bl	8003aa0 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800348a:	4b1d      	ldr	r3, [pc, #116]	@ (8003500 <xTaskResumeAll+0x134>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d010      	beq.n	80034b8 <xTaskResumeAll+0xec>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003496:	f000 f837 	bl	8003508 <xTaskIncrementTick>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d002      	beq.n	80034a6 <xTaskResumeAll+0xda>
                            {
                                xYieldPending = pdTRUE;
 80034a0:	4b16      	ldr	r3, [pc, #88]	@ (80034fc <xTaskResumeAll+0x130>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	3b01      	subs	r3, #1
 80034aa:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f1      	bne.n	8003496 <xTaskResumeAll+0xca>

                        xPendedTicks = 0;
 80034b2:	4b13      	ldr	r3, [pc, #76]	@ (8003500 <xTaskResumeAll+0x134>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80034b8:	4b10      	ldr	r3, [pc, #64]	@ (80034fc <xTaskResumeAll+0x130>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d009      	beq.n	80034d4 <xTaskResumeAll+0x108>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80034c0:	2301      	movs	r3, #1
 80034c2:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80034c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003504 <xTaskResumeAll+0x138>)
 80034c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	f3bf 8f4f 	dsb	sy
 80034d0:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80034d4:	f000 fd6a 	bl	8003fac <vPortExitCritical>

    return xAlreadyYielded;
 80034d8:	68bb      	ldr	r3, [r7, #8]
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20000240 	.word	0x20000240
 80034e8:	20000218 	.word	0x20000218
 80034ec:	200001d8 	.word	0x200001d8
 80034f0:	20000220 	.word	0x20000220
 80034f4:	2000011c 	.word	0x2000011c
 80034f8:	20000118 	.word	0x20000118
 80034fc:	2000022c 	.word	0x2000022c
 8003500:	20000228 	.word	0x20000228
 8003504:	e000ed04 	.word	0xe000ed04

08003508 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b086      	sub	sp, #24
 800350c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800350e:	2300      	movs	r3, #0
 8003510:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003512:	4b4f      	ldr	r3, [pc, #316]	@ (8003650 <xTaskIncrementTick+0x148>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	f040 808f 	bne.w	800363a <xTaskIncrementTick+0x132>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800351c:	4b4d      	ldr	r3, [pc, #308]	@ (8003654 <xTaskIncrementTick+0x14c>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	3301      	adds	r3, #1
 8003522:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003524:	4a4b      	ldr	r2, [pc, #300]	@ (8003654 <xTaskIncrementTick+0x14c>)
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d121      	bne.n	8003574 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8003530:	4b49      	ldr	r3, [pc, #292]	@ (8003658 <xTaskIncrementTick+0x150>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d00b      	beq.n	8003552 <xTaskIncrementTick+0x4a>
        __asm volatile
 800353a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800353e:	f383 8811 	msr	BASEPRI, r3
 8003542:	f3bf 8f6f 	isb	sy
 8003546:	f3bf 8f4f 	dsb	sy
 800354a:	603b      	str	r3, [r7, #0]
    }
 800354c:	bf00      	nop
 800354e:	bf00      	nop
 8003550:	e7fd      	b.n	800354e <xTaskIncrementTick+0x46>
 8003552:	4b41      	ldr	r3, [pc, #260]	@ (8003658 <xTaskIncrementTick+0x150>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	4b40      	ldr	r3, [pc, #256]	@ (800365c <xTaskIncrementTick+0x154>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a3e      	ldr	r2, [pc, #248]	@ (8003658 <xTaskIncrementTick+0x150>)
 800355e:	6013      	str	r3, [r2, #0]
 8003560:	4a3e      	ldr	r2, [pc, #248]	@ (800365c <xTaskIncrementTick+0x154>)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b3e      	ldr	r3, [pc, #248]	@ (8003660 <xTaskIncrementTick+0x158>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	3301      	adds	r3, #1
 800356c:	4a3c      	ldr	r2, [pc, #240]	@ (8003660 <xTaskIncrementTick+0x158>)
 800356e:	6013      	str	r3, [r2, #0]
 8003570:	f000 fa96 	bl	8003aa0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003574:	4b3b      	ldr	r3, [pc, #236]	@ (8003664 <xTaskIncrementTick+0x15c>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	693a      	ldr	r2, [r7, #16]
 800357a:	429a      	cmp	r2, r3
 800357c:	d348      	bcc.n	8003610 <xTaskIncrementTick+0x108>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800357e:	4b36      	ldr	r3, [pc, #216]	@ (8003658 <xTaskIncrementTick+0x150>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d104      	bne.n	8003592 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003588:	4b36      	ldr	r3, [pc, #216]	@ (8003664 <xTaskIncrementTick+0x15c>)
 800358a:	f04f 32ff 	mov.w	r2, #4294967295
 800358e:	601a      	str	r2, [r3, #0]
                    break;
 8003590:	e03e      	b.n	8003610 <xTaskIncrementTick+0x108>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003592:	4b31      	ldr	r3, [pc, #196]	@ (8003658 <xTaskIncrementTick+0x150>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80035a2:	693a      	ldr	r2, [r7, #16]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d203      	bcs.n	80035b2 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80035aa:	4a2e      	ldr	r2, [pc, #184]	@ (8003664 <xTaskIncrementTick+0x15c>)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80035b0:	e02e      	b.n	8003610 <xTaskIncrementTick+0x108>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	3304      	adds	r3, #4
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7ff f986 	bl	80028c8 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d004      	beq.n	80035ce <xTaskIncrementTick+0xc6>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	3318      	adds	r3, #24
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7ff f97d 	bl	80028c8 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d2:	2201      	movs	r2, #1
 80035d4:	409a      	lsls	r2, r3
 80035d6:	4b24      	ldr	r3, [pc, #144]	@ (8003668 <xTaskIncrementTick+0x160>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4313      	orrs	r3, r2
 80035dc:	4a22      	ldr	r2, [pc, #136]	@ (8003668 <xTaskIncrementTick+0x160>)
 80035de:	6013      	str	r3, [r2, #0]
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035e4:	4613      	mov	r3, r2
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	4413      	add	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4a1f      	ldr	r2, [pc, #124]	@ (800366c <xTaskIncrementTick+0x164>)
 80035ee:	441a      	add	r2, r3
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	3304      	adds	r3, #4
 80035f4:	4619      	mov	r1, r3
 80035f6:	4610      	mov	r0, r2
 80035f8:	f7ff f90b 	bl	8002812 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003600:	4b1b      	ldr	r3, [pc, #108]	@ (8003670 <xTaskIncrementTick+0x168>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003606:	429a      	cmp	r2, r3
 8003608:	d3b9      	bcc.n	800357e <xTaskIncrementTick+0x76>
                            {
                                xSwitchRequired = pdTRUE;
 800360a:	2301      	movs	r3, #1
 800360c:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800360e:	e7b6      	b.n	800357e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003610:	4b17      	ldr	r3, [pc, #92]	@ (8003670 <xTaskIncrementTick+0x168>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003616:	4915      	ldr	r1, [pc, #84]	@ (800366c <xTaskIncrementTick+0x164>)
 8003618:	4613      	mov	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	2b01      	cmp	r3, #1
 8003626:	d901      	bls.n	800362c <xTaskIncrementTick+0x124>
                {
                    xSwitchRequired = pdTRUE;
 8003628:	2301      	movs	r3, #1
 800362a:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800362c:	4b11      	ldr	r3, [pc, #68]	@ (8003674 <xTaskIncrementTick+0x16c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d007      	beq.n	8003644 <xTaskIncrementTick+0x13c>
                {
                    xSwitchRequired = pdTRUE;
 8003634:	2301      	movs	r3, #1
 8003636:	617b      	str	r3, [r7, #20]
 8003638:	e004      	b.n	8003644 <xTaskIncrementTick+0x13c>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800363a:	4b0f      	ldr	r3, [pc, #60]	@ (8003678 <xTaskIncrementTick+0x170>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	3301      	adds	r3, #1
 8003640:	4a0d      	ldr	r2, [pc, #52]	@ (8003678 <xTaskIncrementTick+0x170>)
 8003642:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8003644:	697b      	ldr	r3, [r7, #20]
}
 8003646:	4618      	mov	r0, r3
 8003648:	3718      	adds	r7, #24
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	20000240 	.word	0x20000240
 8003654:	2000021c 	.word	0x2000021c
 8003658:	200001d0 	.word	0x200001d0
 800365c:	200001d4 	.word	0x200001d4
 8003660:	20000230 	.word	0x20000230
 8003664:	20000238 	.word	0x20000238
 8003668:	20000220 	.word	0x20000220
 800366c:	2000011c 	.word	0x2000011c
 8003670:	20000118 	.word	0x20000118
 8003674:	2000022c 	.word	0x2000022c
 8003678:	20000228 	.word	0x20000228

0800367c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800367c:	b480      	push	{r7}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003682:	4b29      	ldr	r3, [pc, #164]	@ (8003728 <vTaskSwitchContext+0xac>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d003      	beq.n	8003692 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800368a:	4b28      	ldr	r3, [pc, #160]	@ (800372c <vTaskSwitchContext+0xb0>)
 800368c:	2201      	movs	r2, #1
 800368e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8003690:	e045      	b.n	800371e <vTaskSwitchContext+0xa2>
        xYieldPending = pdFALSE;
 8003692:	4b26      	ldr	r3, [pc, #152]	@ (800372c <vTaskSwitchContext+0xb0>)
 8003694:	2200      	movs	r2, #0
 8003696:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003698:	4b25      	ldr	r3, [pc, #148]	@ (8003730 <vTaskSwitchContext+0xb4>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	fab3 f383 	clz	r3, r3
 80036a4:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80036a6:	7afb      	ldrb	r3, [r7, #11]
 80036a8:	f1c3 031f 	rsb	r3, r3, #31
 80036ac:	617b      	str	r3, [r7, #20]
 80036ae:	4921      	ldr	r1, [pc, #132]	@ (8003734 <vTaskSwitchContext+0xb8>)
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	4613      	mov	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10b      	bne.n	80036da <vTaskSwitchContext+0x5e>
        __asm volatile
 80036c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036c6:	f383 8811 	msr	BASEPRI, r3
 80036ca:	f3bf 8f6f 	isb	sy
 80036ce:	f3bf 8f4f 	dsb	sy
 80036d2:	607b      	str	r3, [r7, #4]
    }
 80036d4:	bf00      	nop
 80036d6:	bf00      	nop
 80036d8:	e7fd      	b.n	80036d6 <vTaskSwitchContext+0x5a>
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	4613      	mov	r3, r2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	4413      	add	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	4a13      	ldr	r2, [pc, #76]	@ (8003734 <vTaskSwitchContext+0xb8>)
 80036e6:	4413      	add	r3, r2
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	693b      	ldr	r3, [r7, #16]
 80036f2:	605a      	str	r2, [r3, #4]
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	3308      	adds	r3, #8
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d104      	bne.n	800370a <vTaskSwitchContext+0x8e>
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	605a      	str	r2, [r3, #4]
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	4a09      	ldr	r2, [pc, #36]	@ (8003738 <vTaskSwitchContext+0xbc>)
 8003712:	6013      	str	r3, [r2, #0]
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003714:	4b08      	ldr	r3, [pc, #32]	@ (8003738 <vTaskSwitchContext+0xbc>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	334c      	adds	r3, #76	@ 0x4c
 800371a:	4a08      	ldr	r2, [pc, #32]	@ (800373c <vTaskSwitchContext+0xc0>)
 800371c:	6013      	str	r3, [r2, #0]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	20000240 	.word	0x20000240
 800372c:	2000022c 	.word	0x2000022c
 8003730:	20000220 	.word	0x20000220
 8003734:	2000011c 	.word	0x2000011c
 8003738:	20000118 	.word	0x20000118
 800373c:	20000010 	.word	0x20000010

08003740 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d10b      	bne.n	8003768 <vTaskPlaceOnEventList+0x28>
        __asm volatile
 8003750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003754:	f383 8811 	msr	BASEPRI, r3
 8003758:	f3bf 8f6f 	isb	sy
 800375c:	f3bf 8f4f 	dsb	sy
 8003760:	60fb      	str	r3, [r7, #12]
    }
 8003762:	bf00      	nop
 8003764:	bf00      	nop
 8003766:	e7fd      	b.n	8003764 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003768:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <vTaskPlaceOnEventList+0x48>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	3318      	adds	r3, #24
 800376e:	4619      	mov	r1, r3
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f7ff f871 	bl	8002858 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003776:	2101      	movs	r1, #1
 8003778:	6838      	ldr	r0, [r7, #0]
 800377a:	f000 fae3 	bl	8003d44 <prvAddCurrentTaskToDelayedList>
}
 800377e:	bf00      	nop
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	20000118 	.word	0x20000118

0800378c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	68db      	ldr	r3, [r3, #12]
 800379a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d10b      	bne.n	80037ba <xTaskRemoveFromEventList+0x2e>
        __asm volatile
 80037a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a6:	f383 8811 	msr	BASEPRI, r3
 80037aa:	f3bf 8f6f 	isb	sy
 80037ae:	f3bf 8f4f 	dsb	sy
 80037b2:	60fb      	str	r3, [r7, #12]
    }
 80037b4:	bf00      	nop
 80037b6:	bf00      	nop
 80037b8:	e7fd      	b.n	80037b6 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	3318      	adds	r3, #24
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff f882 	bl	80028c8 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80037c4:	4b1d      	ldr	r3, [pc, #116]	@ (800383c <xTaskRemoveFromEventList+0xb0>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d11c      	bne.n	8003806 <xTaskRemoveFromEventList+0x7a>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	3304      	adds	r3, #4
 80037d0:	4618      	mov	r0, r3
 80037d2:	f7ff f879 	bl	80028c8 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037da:	2201      	movs	r2, #1
 80037dc:	409a      	lsls	r2, r3
 80037de:	4b18      	ldr	r3, [pc, #96]	@ (8003840 <xTaskRemoveFromEventList+0xb4>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	4313      	orrs	r3, r2
 80037e4:	4a16      	ldr	r2, [pc, #88]	@ (8003840 <xTaskRemoveFromEventList+0xb4>)
 80037e6:	6013      	str	r3, [r2, #0]
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037ec:	4613      	mov	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	4413      	add	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4a13      	ldr	r2, [pc, #76]	@ (8003844 <xTaskRemoveFromEventList+0xb8>)
 80037f6:	441a      	add	r2, r3
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	3304      	adds	r3, #4
 80037fc:	4619      	mov	r1, r3
 80037fe:	4610      	mov	r0, r2
 8003800:	f7ff f807 	bl	8002812 <vListInsertEnd>
 8003804:	e005      	b.n	8003812 <xTaskRemoveFromEventList+0x86>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	3318      	adds	r3, #24
 800380a:	4619      	mov	r1, r3
 800380c:	480e      	ldr	r0, [pc, #56]	@ (8003848 <xTaskRemoveFromEventList+0xbc>)
 800380e:	f7ff f800 	bl	8002812 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <xTaskRemoveFromEventList+0xc0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381c:	429a      	cmp	r2, r3
 800381e:	d905      	bls.n	800382c <xTaskRemoveFromEventList+0xa0>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8003820:	2301      	movs	r3, #1
 8003822:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8003824:	4b0a      	ldr	r3, [pc, #40]	@ (8003850 <xTaskRemoveFromEventList+0xc4>)
 8003826:	2201      	movs	r2, #1
 8003828:	601a      	str	r2, [r3, #0]
 800382a:	e001      	b.n	8003830 <xTaskRemoveFromEventList+0xa4>
    }
    else
    {
        xReturn = pdFALSE;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8003830:	697b      	ldr	r3, [r7, #20]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000240 	.word	0x20000240
 8003840:	20000220 	.word	0x20000220
 8003844:	2000011c 	.word	0x2000011c
 8003848:	200001d8 	.word	0x200001d8
 800384c:	20000118 	.word	0x20000118
 8003850:	2000022c 	.word	0x2000022c

08003854 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800385c:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <vTaskInternalSetTimeOutState+0x24>)
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003864:	4b05      	ldr	r3, [pc, #20]	@ (800387c <vTaskInternalSetTimeOutState+0x28>)
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	605a      	str	r2, [r3, #4]
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	20000230 	.word	0x20000230
 800387c:	2000021c 	.word	0x2000021c

08003880 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d10b      	bne.n	80038a8 <xTaskCheckForTimeOut+0x28>
        __asm volatile
 8003890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003894:	f383 8811 	msr	BASEPRI, r3
 8003898:	f3bf 8f6f 	isb	sy
 800389c:	f3bf 8f4f 	dsb	sy
 80038a0:	613b      	str	r3, [r7, #16]
    }
 80038a2:	bf00      	nop
 80038a4:	bf00      	nop
 80038a6:	e7fd      	b.n	80038a4 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d10b      	bne.n	80038c6 <xTaskCheckForTimeOut+0x46>
        __asm volatile
 80038ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038b2:	f383 8811 	msr	BASEPRI, r3
 80038b6:	f3bf 8f6f 	isb	sy
 80038ba:	f3bf 8f4f 	dsb	sy
 80038be:	60fb      	str	r3, [r7, #12]
    }
 80038c0:	bf00      	nop
 80038c2:	bf00      	nop
 80038c4:	e7fd      	b.n	80038c2 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80038c6:	f000 fb41 	bl	8003f4c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80038ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003948 <xTaskCheckForTimeOut+0xc8>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	69ba      	ldr	r2, [r7, #24]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e2:	d102      	bne.n	80038ea <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61fb      	str	r3, [r7, #28]
 80038e8:	e026      	b.n	8003938 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	4b17      	ldr	r3, [pc, #92]	@ (800394c <xTaskCheckForTimeOut+0xcc>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d00a      	beq.n	800390c <xTaskCheckForTimeOut+0x8c>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d305      	bcc.n	800390c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8003900:	2301      	movs	r3, #1
 8003902:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	2200      	movs	r2, #0
 8003908:	601a      	str	r2, [r3, #0]
 800390a:	e015      	b.n	8003938 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	697a      	ldr	r2, [r7, #20]
 8003912:	429a      	cmp	r2, r3
 8003914:	d20b      	bcs.n	800392e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	1ad2      	subs	r2, r2, r3
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ff96 	bl	8003854 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8003928:	2300      	movs	r3, #0
 800392a:	61fb      	str	r3, [r7, #28]
 800392c:	e004      	b.n	8003938 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8003934:	2301      	movs	r3, #1
 8003936:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003938:	f000 fb38 	bl	8003fac <vPortExitCritical>

    return xReturn;
 800393c:	69fb      	ldr	r3, [r7, #28]
}
 800393e:	4618      	mov	r0, r3
 8003940:	3720      	adds	r7, #32
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	2000021c 	.word	0x2000021c
 800394c:	20000230 	.word	0x20000230

08003950 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8003954:	4b03      	ldr	r3, [pc, #12]	@ (8003964 <vTaskMissedYield+0x14>)
 8003956:	2201      	movs	r2, #1
 8003958:	601a      	str	r2, [r3, #0]
}
 800395a:	bf00      	nop
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	2000022c 	.word	0x2000022c

08003968 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003970:	f000 f852 	bl	8003a18 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003974:	4b06      	ldr	r3, [pc, #24]	@ (8003990 <prvIdleTask+0x28>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2b01      	cmp	r3, #1
 800397a:	d9f9      	bls.n	8003970 <prvIdleTask+0x8>
                {
                    taskYIELD();
 800397c:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <prvIdleTask+0x2c>)
 800397e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	f3bf 8f4f 	dsb	sy
 8003988:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800398c:	e7f0      	b.n	8003970 <prvIdleTask+0x8>
 800398e:	bf00      	nop
 8003990:	2000011c 	.word	0x2000011c
 8003994:	e000ed04 	.word	0xe000ed04

08003998 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800399e:	2300      	movs	r3, #0
 80039a0:	607b      	str	r3, [r7, #4]
 80039a2:	e00c      	b.n	80039be <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	4613      	mov	r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	4413      	add	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	4a12      	ldr	r2, [pc, #72]	@ (80039f8 <prvInitialiseTaskLists+0x60>)
 80039b0:	4413      	add	r3, r2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7fe ff02 	bl	80027bc <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	3301      	adds	r3, #1
 80039bc:	607b      	str	r3, [r7, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2b06      	cmp	r3, #6
 80039c2:	d9ef      	bls.n	80039a4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80039c4:	480d      	ldr	r0, [pc, #52]	@ (80039fc <prvInitialiseTaskLists+0x64>)
 80039c6:	f7fe fef9 	bl	80027bc <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80039ca:	480d      	ldr	r0, [pc, #52]	@ (8003a00 <prvInitialiseTaskLists+0x68>)
 80039cc:	f7fe fef6 	bl	80027bc <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80039d0:	480c      	ldr	r0, [pc, #48]	@ (8003a04 <prvInitialiseTaskLists+0x6c>)
 80039d2:	f7fe fef3 	bl	80027bc <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80039d6:	480c      	ldr	r0, [pc, #48]	@ (8003a08 <prvInitialiseTaskLists+0x70>)
 80039d8:	f7fe fef0 	bl	80027bc <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80039dc:	480b      	ldr	r0, [pc, #44]	@ (8003a0c <prvInitialiseTaskLists+0x74>)
 80039de:	f7fe feed 	bl	80027bc <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80039e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003a10 <prvInitialiseTaskLists+0x78>)
 80039e4:	4a05      	ldr	r2, [pc, #20]	@ (80039fc <prvInitialiseTaskLists+0x64>)
 80039e6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80039e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003a14 <prvInitialiseTaskLists+0x7c>)
 80039ea:	4a05      	ldr	r2, [pc, #20]	@ (8003a00 <prvInitialiseTaskLists+0x68>)
 80039ec:	601a      	str	r2, [r3, #0]
}
 80039ee:	bf00      	nop
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	2000011c 	.word	0x2000011c
 80039fc:	200001a8 	.word	0x200001a8
 8003a00:	200001bc 	.word	0x200001bc
 8003a04:	200001d8 	.word	0x200001d8
 8003a08:	200001ec 	.word	0x200001ec
 8003a0c:	20000204 	.word	0x20000204
 8003a10:	200001d0 	.word	0x200001d0
 8003a14:	200001d4 	.word	0x200001d4

08003a18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a1e:	e019      	b.n	8003a54 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 8003a20:	f000 fa94 	bl	8003f4c <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a24:	4b10      	ldr	r3, [pc, #64]	@ (8003a68 <prvCheckTasksWaitingTermination+0x50>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	3304      	adds	r3, #4
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7fe ff49 	bl	80028c8 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8003a36:	4b0d      	ldr	r3, [pc, #52]	@ (8003a6c <prvCheckTasksWaitingTermination+0x54>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8003a6c <prvCheckTasksWaitingTermination+0x54>)
 8003a3e:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003a40:	4b0b      	ldr	r3, [pc, #44]	@ (8003a70 <prvCheckTasksWaitingTermination+0x58>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	4a0a      	ldr	r2, [pc, #40]	@ (8003a70 <prvCheckTasksWaitingTermination+0x58>)
 8003a48:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003a4a:	f000 faaf 	bl	8003fac <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 f810 	bl	8003a74 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a54:	4b06      	ldr	r3, [pc, #24]	@ (8003a70 <prvCheckTasksWaitingTermination+0x58>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1e1      	bne.n	8003a20 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003a5c:	bf00      	nop
 8003a5e:	bf00      	nop
 8003a60:	3708      	adds	r7, #8
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	200001ec 	.word	0x200001ec
 8003a6c:	20000218 	.word	0x20000218
 8003a70:	20000200 	.word	0x20000200

08003a74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
         * to the task to free any memory allocated at the application level.
         * See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
         * for additional information. */
        #if ( configUSE_NEWLIB_REENTRANT == 1 )
            {
                _reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	334c      	adds	r3, #76	@ 0x4c
 8003a80:	4618      	mov	r0, r3
 8003a82:	f000 fd2d 	bl	80044e0 <_reclaim_reent>

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f000 fc02 	bl	8004294 <vPortFree>
                vPortFree( pxTCB );
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 fbff 	bl	8004294 <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003a96:	bf00      	nop
 8003a98:	3708      	adds	r7, #8
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bd80      	pop	{r7, pc}
	...

08003aa0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003aa4:	4b09      	ldr	r3, [pc, #36]	@ (8003acc <prvResetNextTaskUnblockTime+0x2c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d104      	bne.n	8003ab8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003aae:	4b08      	ldr	r3, [pc, #32]	@ (8003ad0 <prvResetNextTaskUnblockTime+0x30>)
 8003ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ab4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003ab6:	e005      	b.n	8003ac4 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ab8:	4b04      	ldr	r3, [pc, #16]	@ (8003acc <prvResetNextTaskUnblockTime+0x2c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a03      	ldr	r2, [pc, #12]	@ (8003ad0 <prvResetNextTaskUnblockTime+0x30>)
 8003ac2:	6013      	str	r3, [r2, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bc80      	pop	{r7}
 8003aca:	4770      	bx	lr
 8003acc:	200001d0 	.word	0x200001d0
 8003ad0:	20000238 	.word	0x20000238

08003ad4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003ada:	4b0b      	ldr	r3, [pc, #44]	@ (8003b08 <xTaskGetSchedulerState+0x34>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d102      	bne.n	8003ae8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	607b      	str	r3, [r7, #4]
 8003ae6:	e008      	b.n	8003afa <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ae8:	4b08      	ldr	r3, [pc, #32]	@ (8003b0c <xTaskGetSchedulerState+0x38>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d102      	bne.n	8003af6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003af0:	2302      	movs	r3, #2
 8003af2:	607b      	str	r3, [r7, #4]
 8003af4:	e001      	b.n	8003afa <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003af6:	2300      	movs	r3, #0
 8003af8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003afa:	687b      	ldr	r3, [r7, #4]
    }
 8003afc:	4618      	mov	r0, r3
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bc80      	pop	{r7}
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	20000224 	.word	0x20000224
 8003b0c:	20000240 	.word	0x20000240

08003b10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	60bb      	str	r3, [r7, #8]
        BaseType_t xReturn = pdFALSE;
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	60fb      	str	r3, [r7, #12]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d05e      	beq.n	8003be4 <xTaskPriorityInherit+0xd4>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b2a:	4b31      	ldr	r3, [pc, #196]	@ (8003bf0 <xTaskPriorityInherit+0xe0>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d24e      	bcs.n	8003bd2 <xTaskPriorityInherit+0xc2>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	db06      	blt.n	8003b4a <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b3c:	4b2c      	ldr	r3, [pc, #176]	@ (8003bf0 <xTaskPriorityInherit+0xe0>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b42:	f1c3 0207 	rsb	r2, r3, #7
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	6959      	ldr	r1, [r3, #20]
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b52:	4613      	mov	r3, r2
 8003b54:	009b      	lsls	r3, r3, #2
 8003b56:	4413      	add	r3, r2
 8003b58:	009b      	lsls	r3, r3, #2
 8003b5a:	4a26      	ldr	r2, [pc, #152]	@ (8003bf4 <xTaskPriorityInherit+0xe4>)
 8003b5c:	4413      	add	r3, r2
 8003b5e:	4299      	cmp	r1, r3
 8003b60:	d12f      	bne.n	8003bc2 <xTaskPriorityInherit+0xb2>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	3304      	adds	r3, #4
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fe feae 	bl	80028c8 <uxListRemove>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d10a      	bne.n	8003b88 <xTaskPriorityInherit+0x78>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b76:	2201      	movs	r2, #1
 8003b78:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7c:	43da      	mvns	r2, r3
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf8 <xTaskPriorityInherit+0xe8>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4013      	ands	r3, r2
 8003b84:	4a1c      	ldr	r2, [pc, #112]	@ (8003bf8 <xTaskPriorityInherit+0xe8>)
 8003b86:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003b88:	4b19      	ldr	r3, [pc, #100]	@ (8003bf0 <xTaskPriorityInherit+0xe0>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b96:	2201      	movs	r2, #1
 8003b98:	409a      	lsls	r2, r3
 8003b9a:	4b17      	ldr	r3, [pc, #92]	@ (8003bf8 <xTaskPriorityInherit+0xe8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	4a15      	ldr	r2, [pc, #84]	@ (8003bf8 <xTaskPriorityInherit+0xe8>)
 8003ba2:	6013      	str	r3, [r2, #0]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	4a10      	ldr	r2, [pc, #64]	@ (8003bf4 <xTaskPriorityInherit+0xe4>)
 8003bb2:	441a      	add	r2, r3
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	3304      	adds	r3, #4
 8003bb8:	4619      	mov	r1, r3
 8003bba:	4610      	mov	r0, r2
 8003bbc:	f7fe fe29 	bl	8002812 <vListInsertEnd>
 8003bc0:	e004      	b.n	8003bcc <xTaskPriorityInherit+0xbc>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8003bf0 <xTaskPriorityInherit+0xe0>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	60fb      	str	r3, [r7, #12]
 8003bd0:	e008      	b.n	8003be4 <xTaskPriorityInherit+0xd4>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bd6:	4b06      	ldr	r3, [pc, #24]	@ (8003bf0 <xTaskPriorityInherit+0xe0>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d201      	bcs.n	8003be4 <xTaskPriorityInherit+0xd4>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8003be0:	2301      	movs	r3, #1
 8003be2:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003be4:	68fb      	ldr	r3, [r7, #12]
    }
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	20000118 	.word	0x20000118
 8003bf4:	2000011c 	.word	0x2000011c
 8003bf8:	20000220 	.word	0x20000220

08003bfc <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b088      	sub	sp, #32
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d079      	beq.n	8003d08 <vTaskPriorityDisinheritAfterTimeout+0x10c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10b      	bne.n	8003c34 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 8003c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	60fb      	str	r3, [r7, #12]
    }
 8003c2e:	bf00      	nop
 8003c30:	bf00      	nop
 8003c32:	e7fd      	b.n	8003c30 <vTaskPriorityDisinheritAfterTimeout+0x34>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c38:	683a      	ldr	r2, [r7, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d902      	bls.n	8003c44 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	e002      	b.n	8003c4a <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c48:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8003c4a:	69bb      	ldr	r3, [r7, #24]
 8003c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4e:	69fa      	ldr	r2, [r7, #28]
 8003c50:	429a      	cmp	r2, r3
 8003c52:	d059      	beq.n	8003d08 <vTaskPriorityDisinheritAfterTimeout+0x10c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c58:	697a      	ldr	r2, [r7, #20]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d154      	bne.n	8003d08 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8003c5e:	4b2c      	ldr	r3, [pc, #176]	@ (8003d10 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	69ba      	ldr	r2, [r7, #24]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d10b      	bne.n	8003c80 <vTaskPriorityDisinheritAfterTimeout+0x84>
        __asm volatile
 8003c68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6c:	f383 8811 	msr	BASEPRI, r3
 8003c70:	f3bf 8f6f 	isb	sy
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	60bb      	str	r3, [r7, #8]
    }
 8003c7a:	bf00      	nop
 8003c7c:	bf00      	nop
 8003c7e:	e7fd      	b.n	8003c7c <vTaskPriorityDisinheritAfterTimeout+0x80>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c84:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	db04      	blt.n	8003c9e <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f1c3 0207 	rsb	r2, r3, #7
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	6959      	ldr	r1, [r3, #20]
 8003ca2:	693a      	ldr	r2, [r7, #16]
 8003ca4:	4613      	mov	r3, r2
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	4413      	add	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4a19      	ldr	r2, [pc, #100]	@ (8003d14 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003cae:	4413      	add	r3, r2
 8003cb0:	4299      	cmp	r1, r3
 8003cb2:	d129      	bne.n	8003d08 <vTaskPriorityDisinheritAfterTimeout+0x10c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f7fe fe05 	bl	80028c8 <uxListRemove>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d10a      	bne.n	8003cda <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc8:	2201      	movs	r2, #1
 8003cca:	fa02 f303 	lsl.w	r3, r2, r3
 8003cce:	43da      	mvns	r2, r3
 8003cd0:	4b11      	ldr	r3, [pc, #68]	@ (8003d18 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	4a10      	ldr	r2, [pc, #64]	@ (8003d18 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003cd8:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8003cda:	69bb      	ldr	r3, [r7, #24]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	2201      	movs	r2, #1
 8003ce0:	409a      	lsls	r2, r3
 8003ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8003d18 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	4a0b      	ldr	r2, [pc, #44]	@ (8003d18 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8003cea:	6013      	str	r3, [r2, #0]
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf0:	4613      	mov	r3, r2
 8003cf2:	009b      	lsls	r3, r3, #2
 8003cf4:	4413      	add	r3, r2
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	4a06      	ldr	r2, [pc, #24]	@ (8003d14 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8003cfa:	441a      	add	r2, r3
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	3304      	adds	r3, #4
 8003d00:	4619      	mov	r1, r3
 8003d02:	4610      	mov	r0, r2
 8003d04:	f7fe fd85 	bl	8002812 <vListInsertEnd>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003d08:	bf00      	nop
 8003d0a:	3720      	adds	r7, #32
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	20000118 	.word	0x20000118
 8003d14:	2000011c 	.word	0x2000011c
 8003d18:	20000220 	.word	0x20000220

08003d1c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8003d20:	4b07      	ldr	r3, [pc, #28]	@ (8003d40 <pvTaskIncrementMutexHeldCount+0x24>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d004      	beq.n	8003d32 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8003d28:	4b05      	ldr	r3, [pc, #20]	@ (8003d40 <pvTaskIncrementMutexHeldCount+0x24>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d2e:	3201      	adds	r2, #1
 8003d30:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        return pxCurrentTCB;
 8003d32:	4b03      	ldr	r3, [pc, #12]	@ (8003d40 <pvTaskIncrementMutexHeldCount+0x24>)
 8003d34:	681b      	ldr	r3, [r3, #0]
    }
 8003d36:	4618      	mov	r0, r3
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc80      	pop	{r7}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	20000118 	.word	0x20000118

08003d44 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003d4e:	4b29      	ldr	r3, [pc, #164]	@ (8003df4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d54:	4b28      	ldr	r3, [pc, #160]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	3304      	adds	r3, #4
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe fdb4 	bl	80028c8 <uxListRemove>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d10b      	bne.n	8003d7e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003d66:	4b24      	ldr	r3, [pc, #144]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	43da      	mvns	r2, r3
 8003d74:	4b21      	ldr	r3, [pc, #132]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	4a20      	ldr	r2, [pc, #128]	@ (8003dfc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003d7c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d84:	d10a      	bne.n	8003d9c <prvAddCurrentTaskToDelayedList+0x58>
 8003d86:	683b      	ldr	r3, [r7, #0]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d007      	beq.n	8003d9c <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	3304      	adds	r3, #4
 8003d92:	4619      	mov	r1, r3
 8003d94:	481a      	ldr	r0, [pc, #104]	@ (8003e00 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003d96:	f7fe fd3c 	bl	8002812 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003d9a:	e026      	b.n	8003dea <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003d9c:	68fa      	ldr	r2, [r7, #12]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4413      	add	r3, r2
 8003da2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003da4:	4b14      	ldr	r3, [pc, #80]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003dac:	68ba      	ldr	r2, [r7, #8]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	d209      	bcs.n	8003dc8 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003db4:	4b13      	ldr	r3, [pc, #76]	@ (8003e04 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	4b0f      	ldr	r3, [pc, #60]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	f7fe fd49 	bl	8002858 <vListInsert>
}
 8003dc6:	e010      	b.n	8003dea <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dc8:	4b0f      	ldr	r3, [pc, #60]	@ (8003e08 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8003df8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3304      	adds	r3, #4
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	f7fe fd3f 	bl	8002858 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003dda:	4b0c      	ldr	r3, [pc, #48]	@ (8003e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	429a      	cmp	r2, r3
 8003de2:	d202      	bcs.n	8003dea <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8003de4:	4a09      	ldr	r2, [pc, #36]	@ (8003e0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	6013      	str	r3, [r2, #0]
}
 8003dea:	bf00      	nop
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	2000021c 	.word	0x2000021c
 8003df8:	20000118 	.word	0x20000118
 8003dfc:	20000220 	.word	0x20000220
 8003e00:	20000204 	.word	0x20000204
 8003e04:	200001d4 	.word	0x200001d4
 8003e08:	200001d0 	.word	0x200001d0
 8003e0c:	20000238 	.word	0x20000238

08003e10 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8003e10:	b480      	push	{r7}
 8003e12:	b085      	sub	sp, #20
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	3b04      	subs	r3, #4
 8003e20:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003e28:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	3b04      	subs	r3, #4
 8003e2e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	f023 0201 	bic.w	r2, r3, #1
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	3b04      	subs	r3, #4
 8003e3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8003e40:	4a08      	ldr	r2, [pc, #32]	@ (8003e64 <pxPortInitialiseStack+0x54>)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	3b14      	subs	r3, #20
 8003e4a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	3b20      	subs	r3, #32
 8003e56:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8003e58:	68fb      	ldr	r3, [r7, #12]
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3714      	adds	r7, #20
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr
 8003e64:	08003e69 	.word	0x08003e69

08003e68 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8003e72:	4b12      	ldr	r3, [pc, #72]	@ (8003ebc <prvTaskExitError+0x54>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7a:	d00b      	beq.n	8003e94 <prvTaskExitError+0x2c>
        __asm volatile
 8003e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e80:	f383 8811 	msr	BASEPRI, r3
 8003e84:	f3bf 8f6f 	isb	sy
 8003e88:	f3bf 8f4f 	dsb	sy
 8003e8c:	60fb      	str	r3, [r7, #12]
    }
 8003e8e:	bf00      	nop
 8003e90:	bf00      	nop
 8003e92:	e7fd      	b.n	8003e90 <prvTaskExitError+0x28>
        __asm volatile
 8003e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e98:	f383 8811 	msr	BASEPRI, r3
 8003e9c:	f3bf 8f6f 	isb	sy
 8003ea0:	f3bf 8f4f 	dsb	sy
 8003ea4:	60bb      	str	r3, [r7, #8]
    }
 8003ea6:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8003ea8:	bf00      	nop
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0fc      	beq.n	8003eaa <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8003eb0:	bf00      	nop
 8003eb2:	bf00      	nop
 8003eb4:	3714      	adds	r7, #20
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bc80      	pop	{r7}
 8003eba:	4770      	bx	lr
 8003ebc:	2000000c 	.word	0x2000000c

08003ec0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8003ec0:	4b07      	ldr	r3, [pc, #28]	@ (8003ee0 <pxCurrentTCBConst2>)
 8003ec2:	6819      	ldr	r1, [r3, #0]
 8003ec4:	6808      	ldr	r0, [r1, #0]
 8003ec6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003eca:	f380 8809 	msr	PSP, r0
 8003ece:	f3bf 8f6f 	isb	sy
 8003ed2:	f04f 0000 	mov.w	r0, #0
 8003ed6:	f380 8811 	msr	BASEPRI, r0
 8003eda:	f04e 0e0d 	orr.w	lr, lr, #13
 8003ede:	4770      	bx	lr

08003ee0 <pxCurrentTCBConst2>:
 8003ee0:	20000118 	.word	0x20000118
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8003ee4:	bf00      	nop
 8003ee6:	bf00      	nop

08003ee8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8003ee8:	4806      	ldr	r0, [pc, #24]	@ (8003f04 <prvPortStartFirstTask+0x1c>)
 8003eea:	6800      	ldr	r0, [r0, #0]
 8003eec:	6800      	ldr	r0, [r0, #0]
 8003eee:	f380 8808 	msr	MSP, r0
 8003ef2:	b662      	cpsie	i
 8003ef4:	b661      	cpsie	f
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	f3bf 8f6f 	isb	sy
 8003efe:	df00      	svc	0
 8003f00:	bf00      	nop
 8003f02:	0000      	.short	0x0000
 8003f04:	e000ed08 	.word	0xe000ed08
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );

}
 8003f08:	bf00      	nop
 8003f0a:	bf00      	nop

08003f0c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	af00      	add	r7, sp, #0
            *pucFirstUserPriorityRegister = ulOriginalPriority;
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8003f10:	4b0c      	ldr	r3, [pc, #48]	@ (8003f44 <xPortStartScheduler+0x38>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a0b      	ldr	r2, [pc, #44]	@ (8003f44 <xPortStartScheduler+0x38>)
 8003f16:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f1a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8003f1c:	4b09      	ldr	r3, [pc, #36]	@ (8003f44 <xPortStartScheduler+0x38>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a08      	ldr	r2, [pc, #32]	@ (8003f44 <xPortStartScheduler+0x38>)
 8003f22:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003f26:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8003f28:	f000 f8b0 	bl	800408c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8003f2c:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <xPortStartScheduler+0x3c>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]

    /* Start the first task. */

    prvPortStartFirstTask();
 8003f32:	f7ff ffd9 	bl	8003ee8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8003f36:	f7ff fba1 	bl	800367c <vTaskSwitchContext>
    prvTaskExitError();
 8003f3a:	f7ff ff95 	bl	8003e68 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	e000ed20 	.word	0xe000ed20
 8003f48:	2000000c 	.word	0x2000000c

08003f4c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
        __asm volatile
 8003f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f56:	f383 8811 	msr	BASEPRI, r3
 8003f5a:	f3bf 8f6f 	isb	sy
 8003f5e:	f3bf 8f4f 	dsb	sy
 8003f62:	607b      	str	r3, [r7, #4]
    }
 8003f64:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8003f66:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa4 <vPortEnterCritical+0x58>)
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	3301      	adds	r3, #1
 8003f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003fa4 <vPortEnterCritical+0x58>)
 8003f6e:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8003f70:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <vPortEnterCritical+0x58>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d110      	bne.n	8003f9a <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003f78:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <vPortEnterCritical+0x5c>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00b      	beq.n	8003f9a <vPortEnterCritical+0x4e>
        __asm volatile
 8003f82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	603b      	str	r3, [r7, #0]
    }
 8003f94:	bf00      	nop
 8003f96:	bf00      	nop
 8003f98:	e7fd      	b.n	8003f96 <vPortEnterCritical+0x4a>
    }
}
 8003f9a:	bf00      	nop
 8003f9c:	370c      	adds	r7, #12
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr
 8003fa4:	2000000c 	.word	0x2000000c
 8003fa8:	e000ed04 	.word	0xe000ed04

08003fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10b      	bne.n	8003fd2 <vPortExitCritical+0x26>
        __asm volatile
 8003fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fbe:	f383 8811 	msr	BASEPRI, r3
 8003fc2:	f3bf 8f6f 	isb	sy
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	607b      	str	r3, [r7, #4]
    }
 8003fcc:	bf00      	nop
 8003fce:	bf00      	nop
 8003fd0:	e7fd      	b.n	8003fce <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8003fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	4a08      	ldr	r2, [pc, #32]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fda:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8003fdc:	4b07      	ldr	r3, [pc, #28]	@ (8003ffc <vPortExitCritical+0x50>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d105      	bne.n	8003ff0 <vPortExitCritical+0x44>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	f383 8811 	msr	BASEPRI, r3
    }
 8003fee:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bc80      	pop	{r7}
 8003ff8:	4770      	bx	lr
 8003ffa:	bf00      	nop
 8003ffc:	2000000c 	.word	0x2000000c

08004000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004000:	f3ef 8009 	mrs	r0, PSP
 8004004:	f3bf 8f6f 	isb	sy
 8004008:	4b0d      	ldr	r3, [pc, #52]	@ (8004040 <pxCurrentTCBConst>)
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004010:	6010      	str	r0, [r2, #0]
 8004012:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004016:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800401a:	f380 8811 	msr	BASEPRI, r0
 800401e:	f7ff fb2d 	bl	800367c <vTaskSwitchContext>
 8004022:	f04f 0000 	mov.w	r0, #0
 8004026:	f380 8811 	msr	BASEPRI, r0
 800402a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800402e:	6819      	ldr	r1, [r3, #0]
 8004030:	6808      	ldr	r0, [r1, #0]
 8004032:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004036:	f380 8809 	msr	PSP, r0
 800403a:	f3bf 8f6f 	isb	sy
 800403e:	4770      	bx	lr

08004040 <pxCurrentTCBConst>:
 8004040:	20000118 	.word	0x20000118
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop

08004048 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
        __asm volatile
 800404e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004052:	f383 8811 	msr	BASEPRI, r3
 8004056:	f3bf 8f6f 	isb	sy
 800405a:	f3bf 8f4f 	dsb	sy
 800405e:	607b      	str	r3, [r7, #4]
    }
 8004060:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004062:	f7ff fa51 	bl	8003508 <xTaskIncrementTick>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800406c:	4b06      	ldr	r3, [pc, #24]	@ (8004088 <SysTick_Handler+0x40>)
 800406e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	2300      	movs	r3, #0
 8004076:	603b      	str	r3, [r7, #0]
        __asm volatile
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	f383 8811 	msr	BASEPRI, r3
    }
 800407e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8004080:	bf00      	nop
 8004082:	3708      	adds	r7, #8
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}
 8004088:	e000ed04 	.word	0xe000ed04

0800408c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800408c:	b480      	push	{r7}
 800408e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004090:	4b0a      	ldr	r3, [pc, #40]	@ (80040bc <vPortSetupTimerInterrupt+0x30>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <vPortSetupTimerInterrupt+0x34>)
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800409c:	4b09      	ldr	r3, [pc, #36]	@ (80040c4 <vPortSetupTimerInterrupt+0x38>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a09      	ldr	r2, [pc, #36]	@ (80040c8 <vPortSetupTimerInterrupt+0x3c>)
 80040a2:	fba2 2303 	umull	r2, r3, r2, r3
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	4a08      	ldr	r2, [pc, #32]	@ (80040cc <vPortSetupTimerInterrupt+0x40>)
 80040aa:	3b01      	subs	r3, #1
 80040ac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80040ae:	4b03      	ldr	r3, [pc, #12]	@ (80040bc <vPortSetupTimerInterrupt+0x30>)
 80040b0:	2207      	movs	r2, #7
 80040b2:	601a      	str	r2, [r3, #0]
}
 80040b4:	bf00      	nop
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bc80      	pop	{r7}
 80040ba:	4770      	bx	lr
 80040bc:	e000e010 	.word	0xe000e010
 80040c0:	e000e018 	.word	0xe000e018
 80040c4:	20000000 	.word	0x20000000
 80040c8:	10624dd3 	.word	0x10624dd3
 80040cc:	e000e014 	.word	0xe000e014

080040d0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08a      	sub	sp, #40	@ 0x28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80040dc:	f7ff f968 	bl	80033b0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80040e0:	4b66      	ldr	r3, [pc, #408]	@ (800427c <pvPortMalloc+0x1ac>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80040e8:	f000 f938 	bl	800435c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80040ec:	4b64      	ldr	r3, [pc, #400]	@ (8004280 <pvPortMalloc+0x1b0>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	4013      	ands	r3, r2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f040 80a9 	bne.w	800424c <pvPortMalloc+0x17c>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d02e      	beq.n	800415e <pvPortMalloc+0x8e>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 8004100:	2208      	movs	r2, #8
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	429a      	cmp	r2, r3
 800410a:	d228      	bcs.n	800415e <pvPortMalloc+0x8e>
            {
                xWantedSize += xHeapStructSize;
 800410c:	2208      	movs	r2, #8
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	4413      	add	r3, r2
 8004112:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	2b00      	cmp	r3, #0
 800411c:	d022      	beq.n	8004164 <pvPortMalloc+0x94>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f023 0307 	bic.w	r3, r3, #7
 8004124:	3308      	adds	r3, #8
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	429a      	cmp	r2, r3
 800412a:	d215      	bcs.n	8004158 <pvPortMalloc+0x88>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f023 0307 	bic.w	r3, r3, #7
 8004132:	3308      	adds	r3, #8
 8004134:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f003 0307 	and.w	r3, r3, #7
 800413c:	2b00      	cmp	r3, #0
 800413e:	d011      	beq.n	8004164 <pvPortMalloc+0x94>
        __asm volatile
 8004140:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004144:	f383 8811 	msr	BASEPRI, r3
 8004148:	f3bf 8f6f 	isb	sy
 800414c:	f3bf 8f4f 	dsb	sy
 8004150:	617b      	str	r3, [r7, #20]
    }
 8004152:	bf00      	nop
 8004154:	bf00      	nop
 8004156:	e7fd      	b.n	8004154 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004158:	2300      	movs	r3, #0
 800415a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800415c:	e002      	b.n	8004164 <pvPortMalloc+0x94>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800415e:	2300      	movs	r3, #0
 8004160:	607b      	str	r3, [r7, #4]
 8004162:	e000      	b.n	8004166 <pvPortMalloc+0x96>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004164:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d06f      	beq.n	800424c <pvPortMalloc+0x17c>
 800416c:	4b45      	ldr	r3, [pc, #276]	@ (8004284 <pvPortMalloc+0x1b4>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	687a      	ldr	r2, [r7, #4]
 8004172:	429a      	cmp	r2, r3
 8004174:	d86a      	bhi.n	800424c <pvPortMalloc+0x17c>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004176:	4b44      	ldr	r3, [pc, #272]	@ (8004288 <pvPortMalloc+0x1b8>)
 8004178:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800417a:	4b43      	ldr	r3, [pc, #268]	@ (8004288 <pvPortMalloc+0x1b8>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	627b      	str	r3, [r7, #36]	@ 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004180:	e004      	b.n	800418c <pvPortMalloc+0xbc>
                {
                    pxPreviousBlock = pxBlock;
 8004182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004184:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	627b      	str	r3, [r7, #36]	@ 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800418c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	429a      	cmp	r2, r3
 8004194:	d903      	bls.n	800419e <pvPortMalloc+0xce>
 8004196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d1f1      	bne.n	8004182 <pvPortMalloc+0xb2>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800419e:	4b37      	ldr	r3, [pc, #220]	@ (800427c <pvPortMalloc+0x1ac>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d051      	beq.n	800424c <pvPortMalloc+0x17c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2208      	movs	r2, #8
 80041ae:	4413      	add	r3, r2
 80041b0:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80041b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	6a3b      	ldr	r3, [r7, #32]
 80041b8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80041ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	1ad2      	subs	r2, r2, r3
 80041c2:	2308      	movs	r3, #8
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	429a      	cmp	r2, r3
 80041c8:	d920      	bls.n	800420c <pvPortMalloc+0x13c>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80041ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4413      	add	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d00b      	beq.n	80041f4 <pvPortMalloc+0x124>
        __asm volatile
 80041dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e0:	f383 8811 	msr	BASEPRI, r3
 80041e4:	f3bf 8f6f 	isb	sy
 80041e8:	f3bf 8f4f 	dsb	sy
 80041ec:	613b      	str	r3, [r7, #16]
    }
 80041ee:	bf00      	nop
 80041f0:	bf00      	nop
 80041f2:	e7fd      	b.n	80041f0 <pvPortMalloc+0x120>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80041f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f6:	685a      	ldr	r2, [r3, #4]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	1ad2      	subs	r2, r2, r3
 80041fc:	69bb      	ldr	r3, [r7, #24]
 80041fe:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004206:	69b8      	ldr	r0, [r7, #24]
 8004208:	f000 f90a 	bl	8004420 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800420c:	4b1d      	ldr	r3, [pc, #116]	@ (8004284 <pvPortMalloc+0x1b4>)
 800420e:	681a      	ldr	r2, [r3, #0]
 8004210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	4a1b      	ldr	r2, [pc, #108]	@ (8004284 <pvPortMalloc+0x1b4>)
 8004218:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800421a:	4b1a      	ldr	r3, [pc, #104]	@ (8004284 <pvPortMalloc+0x1b4>)
 800421c:	681a      	ldr	r2, [r3, #0]
 800421e:	4b1b      	ldr	r3, [pc, #108]	@ (800428c <pvPortMalloc+0x1bc>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	429a      	cmp	r2, r3
 8004224:	d203      	bcs.n	800422e <pvPortMalloc+0x15e>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004226:	4b17      	ldr	r3, [pc, #92]	@ (8004284 <pvPortMalloc+0x1b4>)
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a18      	ldr	r2, [pc, #96]	@ (800428c <pvPortMalloc+0x1bc>)
 800422c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 800422e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	4b13      	ldr	r3, [pc, #76]	@ (8004280 <pvPortMalloc+0x1b0>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	431a      	orrs	r2, r3
 8004238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800423c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423e:	2200      	movs	r2, #0
 8004240:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004242:	4b13      	ldr	r3, [pc, #76]	@ (8004290 <pvPortMalloc+0x1c0>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	3301      	adds	r3, #1
 8004248:	4a11      	ldr	r2, [pc, #68]	@ (8004290 <pvPortMalloc+0x1c0>)
 800424a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800424c:	f7ff f8be 	bl	80033cc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	f003 0307 	and.w	r3, r3, #7
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00b      	beq.n	8004272 <pvPortMalloc+0x1a2>
        __asm volatile
 800425a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800425e:	f383 8811 	msr	BASEPRI, r3
 8004262:	f3bf 8f6f 	isb	sy
 8004266:	f3bf 8f4f 	dsb	sy
 800426a:	60fb      	str	r3, [r7, #12]
    }
 800426c:	bf00      	nop
 800426e:	bf00      	nop
 8004270:	e7fd      	b.n	800426e <pvPortMalloc+0x19e>
    return pvReturn;
 8004272:	69fb      	ldr	r3, [r7, #28]
}
 8004274:	4618      	mov	r0, r3
 8004276:	3728      	adds	r7, #40	@ 0x28
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}
 800427c:	2000224c 	.word	0x2000224c
 8004280:	20002260 	.word	0x20002260
 8004284:	20002250 	.word	0x20002250
 8004288:	20002244 	.word	0x20002244
 800428c:	20002254 	.word	0x20002254
 8004290:	20002258 	.word	0x20002258

08004294 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d04f      	beq.n	8004346 <vPortFree+0xb2>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80042a6:	2308      	movs	r3, #8
 80042a8:	425b      	negs	r3, r3
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	4413      	add	r3, r2
 80042ae:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80042b0:	697b      	ldr	r3, [r7, #20]
 80042b2:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	685a      	ldr	r2, [r3, #4]
 80042b8:	4b25      	ldr	r3, [pc, #148]	@ (8004350 <vPortFree+0xbc>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4013      	ands	r3, r2
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d10b      	bne.n	80042da <vPortFree+0x46>
        __asm volatile
 80042c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042c6:	f383 8811 	msr	BASEPRI, r3
 80042ca:	f3bf 8f6f 	isb	sy
 80042ce:	f3bf 8f4f 	dsb	sy
 80042d2:	60fb      	str	r3, [r7, #12]
    }
 80042d4:	bf00      	nop
 80042d6:	bf00      	nop
 80042d8:	e7fd      	b.n	80042d6 <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d00b      	beq.n	80042fa <vPortFree+0x66>
        __asm volatile
 80042e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042e6:	f383 8811 	msr	BASEPRI, r3
 80042ea:	f3bf 8f6f 	isb	sy
 80042ee:	f3bf 8f4f 	dsb	sy
 80042f2:	60bb      	str	r3, [r7, #8]
    }
 80042f4:	bf00      	nop
 80042f6:	bf00      	nop
 80042f8:	e7fd      	b.n	80042f6 <vPortFree+0x62>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	685a      	ldr	r2, [r3, #4]
 80042fe:	4b14      	ldr	r3, [pc, #80]	@ (8004350 <vPortFree+0xbc>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4013      	ands	r3, r2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01e      	beq.n	8004346 <vPortFree+0xb2>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d11a      	bne.n	8004346 <vPortFree+0xb2>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	685a      	ldr	r2, [r3, #4]
 8004314:	4b0e      	ldr	r3, [pc, #56]	@ (8004350 <vPortFree+0xbc>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	43db      	mvns	r3, r3
 800431a:	401a      	ands	r2, r3
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8004320:	f7ff f846 	bl	80033b0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	685a      	ldr	r2, [r3, #4]
 8004328:	4b0a      	ldr	r3, [pc, #40]	@ (8004354 <vPortFree+0xc0>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4413      	add	r3, r2
 800432e:	4a09      	ldr	r2, [pc, #36]	@ (8004354 <vPortFree+0xc0>)
 8004330:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004332:	6938      	ldr	r0, [r7, #16]
 8004334:	f000 f874 	bl	8004420 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004338:	4b07      	ldr	r3, [pc, #28]	@ (8004358 <vPortFree+0xc4>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	3301      	adds	r3, #1
 800433e:	4a06      	ldr	r2, [pc, #24]	@ (8004358 <vPortFree+0xc4>)
 8004340:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004342:	f7ff f843 	bl	80033cc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004346:	bf00      	nop
 8004348:	3718      	adds	r7, #24
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20002260 	.word	0x20002260
 8004354:	20002250 	.word	0x20002250
 8004358:	2000225c 	.word	0x2000225c

0800435c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004362:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004366:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8004368:	4b27      	ldr	r3, [pc, #156]	@ (8004408 <prvHeapInit+0xac>)
 800436a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f003 0307 	and.w	r3, r3, #7
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00c      	beq.n	8004390 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	3307      	adds	r3, #7
 800437a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 0307 	bic.w	r3, r3, #7
 8004382:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004384:	68ba      	ldr	r2, [r7, #8]
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	4a1f      	ldr	r2, [pc, #124]	@ (8004408 <prvHeapInit+0xac>)
 800438c:	4413      	add	r3, r2
 800438e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004394:	4a1d      	ldr	r2, [pc, #116]	@ (800440c <prvHeapInit+0xb0>)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800439a:	4b1c      	ldr	r3, [pc, #112]	@ (800440c <prvHeapInit+0xb0>)
 800439c:	2200      	movs	r2, #0
 800439e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	4413      	add	r3, r2
 80043a6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80043a8:	2208      	movs	r2, #8
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	1a9b      	subs	r3, r3, r2
 80043ae:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f023 0307 	bic.w	r3, r3, #7
 80043b6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4a15      	ldr	r2, [pc, #84]	@ (8004410 <prvHeapInit+0xb4>)
 80043bc:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80043be:	4b14      	ldr	r3, [pc, #80]	@ (8004410 <prvHeapInit+0xb4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2200      	movs	r2, #0
 80043c4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80043c6:	4b12      	ldr	r3, [pc, #72]	@ (8004410 <prvHeapInit+0xb4>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2200      	movs	r2, #0
 80043cc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	1ad2      	subs	r2, r2, r3
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80043dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004410 <prvHeapInit+0xb4>)
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	4a0a      	ldr	r2, [pc, #40]	@ (8004414 <prvHeapInit+0xb8>)
 80043ea:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	4a09      	ldr	r2, [pc, #36]	@ (8004418 <prvHeapInit+0xbc>)
 80043f2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80043f4:	4b09      	ldr	r3, [pc, #36]	@ (800441c <prvHeapInit+0xc0>)
 80043f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80043fa:	601a      	str	r2, [r3, #0]
}
 80043fc:	bf00      	nop
 80043fe:	3714      	adds	r7, #20
 8004400:	46bd      	mov	sp, r7
 8004402:	bc80      	pop	{r7}
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	20000244 	.word	0x20000244
 800440c:	20002244 	.word	0x20002244
 8004410:	2000224c 	.word	0x2000224c
 8004414:	20002254 	.word	0x20002254
 8004418:	20002250 	.word	0x20002250
 800441c:	20002260 	.word	0x20002260

08004420 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004428:	4b27      	ldr	r3, [pc, #156]	@ (80044c8 <prvInsertBlockIntoFreeList+0xa8>)
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	e002      	b.n	8004434 <prvInsertBlockIntoFreeList+0x14>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	60fb      	str	r3, [r7, #12]
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	429a      	cmp	r2, r3
 800443c:	d8f7      	bhi.n	800442e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	68ba      	ldr	r2, [r7, #8]
 8004448:	4413      	add	r3, r2
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	429a      	cmp	r2, r3
 800444e:	d108      	bne.n	8004462 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	441a      	add	r2, r3
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	68ba      	ldr	r2, [r7, #8]
 800446c:	441a      	add	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	429a      	cmp	r2, r3
 8004474:	d118      	bne.n	80044a8 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	4b14      	ldr	r3, [pc, #80]	@ (80044cc <prvInsertBlockIntoFreeList+0xac>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d00d      	beq.n	800449e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685a      	ldr	r2, [r3, #4]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	441a      	add	r2, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	e008      	b.n	80044b0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800449e:	4b0b      	ldr	r3, [pc, #44]	@ (80044cc <prvInsertBlockIntoFreeList+0xac>)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	601a      	str	r2, [r3, #0]
 80044a6:	e003      	b.n	80044b0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	429a      	cmp	r2, r3
 80044b6:	d002      	beq.n	80044be <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	687a      	ldr	r2, [r7, #4]
 80044bc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80044be:	bf00      	nop
 80044c0:	3714      	adds	r7, #20
 80044c2:	46bd      	mov	sp, r7
 80044c4:	bc80      	pop	{r7}
 80044c6:	4770      	bx	lr
 80044c8:	20002244 	.word	0x20002244
 80044cc:	2000224c 	.word	0x2000224c

080044d0 <memset>:
 80044d0:	4603      	mov	r3, r0
 80044d2:	4402      	add	r2, r0
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d100      	bne.n	80044da <memset+0xa>
 80044d8:	4770      	bx	lr
 80044da:	f803 1b01 	strb.w	r1, [r3], #1
 80044de:	e7f9      	b.n	80044d4 <memset+0x4>

080044e0 <_reclaim_reent>:
 80044e0:	4b2d      	ldr	r3, [pc, #180]	@ (8004598 <_reclaim_reent+0xb8>)
 80044e2:	b570      	push	{r4, r5, r6, lr}
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4604      	mov	r4, r0
 80044e8:	4283      	cmp	r3, r0
 80044ea:	d053      	beq.n	8004594 <_reclaim_reent+0xb4>
 80044ec:	69c3      	ldr	r3, [r0, #28]
 80044ee:	b31b      	cbz	r3, 8004538 <_reclaim_reent+0x58>
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	b163      	cbz	r3, 800450e <_reclaim_reent+0x2e>
 80044f4:	2500      	movs	r5, #0
 80044f6:	69e3      	ldr	r3, [r4, #28]
 80044f8:	68db      	ldr	r3, [r3, #12]
 80044fa:	5959      	ldr	r1, [r3, r5]
 80044fc:	b9b1      	cbnz	r1, 800452c <_reclaim_reent+0x4c>
 80044fe:	3504      	adds	r5, #4
 8004500:	2d80      	cmp	r5, #128	@ 0x80
 8004502:	d1f8      	bne.n	80044f6 <_reclaim_reent+0x16>
 8004504:	69e3      	ldr	r3, [r4, #28]
 8004506:	4620      	mov	r0, r4
 8004508:	68d9      	ldr	r1, [r3, #12]
 800450a:	f000 f86d 	bl	80045e8 <_free_r>
 800450e:	69e3      	ldr	r3, [r4, #28]
 8004510:	6819      	ldr	r1, [r3, #0]
 8004512:	b111      	cbz	r1, 800451a <_reclaim_reent+0x3a>
 8004514:	4620      	mov	r0, r4
 8004516:	f000 f867 	bl	80045e8 <_free_r>
 800451a:	69e3      	ldr	r3, [r4, #28]
 800451c:	689d      	ldr	r5, [r3, #8]
 800451e:	b15d      	cbz	r5, 8004538 <_reclaim_reent+0x58>
 8004520:	4629      	mov	r1, r5
 8004522:	4620      	mov	r0, r4
 8004524:	682d      	ldr	r5, [r5, #0]
 8004526:	f000 f85f 	bl	80045e8 <_free_r>
 800452a:	e7f8      	b.n	800451e <_reclaim_reent+0x3e>
 800452c:	680e      	ldr	r6, [r1, #0]
 800452e:	4620      	mov	r0, r4
 8004530:	f000 f85a 	bl	80045e8 <_free_r>
 8004534:	4631      	mov	r1, r6
 8004536:	e7e1      	b.n	80044fc <_reclaim_reent+0x1c>
 8004538:	6961      	ldr	r1, [r4, #20]
 800453a:	b111      	cbz	r1, 8004542 <_reclaim_reent+0x62>
 800453c:	4620      	mov	r0, r4
 800453e:	f000 f853 	bl	80045e8 <_free_r>
 8004542:	69e1      	ldr	r1, [r4, #28]
 8004544:	b111      	cbz	r1, 800454c <_reclaim_reent+0x6c>
 8004546:	4620      	mov	r0, r4
 8004548:	f000 f84e 	bl	80045e8 <_free_r>
 800454c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800454e:	b111      	cbz	r1, 8004556 <_reclaim_reent+0x76>
 8004550:	4620      	mov	r0, r4
 8004552:	f000 f849 	bl	80045e8 <_free_r>
 8004556:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004558:	b111      	cbz	r1, 8004560 <_reclaim_reent+0x80>
 800455a:	4620      	mov	r0, r4
 800455c:	f000 f844 	bl	80045e8 <_free_r>
 8004560:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8004562:	b111      	cbz	r1, 800456a <_reclaim_reent+0x8a>
 8004564:	4620      	mov	r0, r4
 8004566:	f000 f83f 	bl	80045e8 <_free_r>
 800456a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800456c:	b111      	cbz	r1, 8004574 <_reclaim_reent+0x94>
 800456e:	4620      	mov	r0, r4
 8004570:	f000 f83a 	bl	80045e8 <_free_r>
 8004574:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004576:	b111      	cbz	r1, 800457e <_reclaim_reent+0x9e>
 8004578:	4620      	mov	r0, r4
 800457a:	f000 f835 	bl	80045e8 <_free_r>
 800457e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8004580:	b111      	cbz	r1, 8004588 <_reclaim_reent+0xa8>
 8004582:	4620      	mov	r0, r4
 8004584:	f000 f830 	bl	80045e8 <_free_r>
 8004588:	6a23      	ldr	r3, [r4, #32]
 800458a:	b11b      	cbz	r3, 8004594 <_reclaim_reent+0xb4>
 800458c:	4620      	mov	r0, r4
 800458e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004592:	4718      	bx	r3
 8004594:	bd70      	pop	{r4, r5, r6, pc}
 8004596:	bf00      	nop
 8004598:	20000010 	.word	0x20000010

0800459c <__libc_init_array>:
 800459c:	b570      	push	{r4, r5, r6, lr}
 800459e:	2600      	movs	r6, #0
 80045a0:	4d0c      	ldr	r5, [pc, #48]	@ (80045d4 <__libc_init_array+0x38>)
 80045a2:	4c0d      	ldr	r4, [pc, #52]	@ (80045d8 <__libc_init_array+0x3c>)
 80045a4:	1b64      	subs	r4, r4, r5
 80045a6:	10a4      	asrs	r4, r4, #2
 80045a8:	42a6      	cmp	r6, r4
 80045aa:	d109      	bne.n	80045c0 <__libc_init_array+0x24>
 80045ac:	f000 f870 	bl	8004690 <_init>
 80045b0:	2600      	movs	r6, #0
 80045b2:	4d0a      	ldr	r5, [pc, #40]	@ (80045dc <__libc_init_array+0x40>)
 80045b4:	4c0a      	ldr	r4, [pc, #40]	@ (80045e0 <__libc_init_array+0x44>)
 80045b6:	1b64      	subs	r4, r4, r5
 80045b8:	10a4      	asrs	r4, r4, #2
 80045ba:	42a6      	cmp	r6, r4
 80045bc:	d105      	bne.n	80045ca <__libc_init_array+0x2e>
 80045be:	bd70      	pop	{r4, r5, r6, pc}
 80045c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c4:	4798      	blx	r3
 80045c6:	3601      	adds	r6, #1
 80045c8:	e7ee      	b.n	80045a8 <__libc_init_array+0xc>
 80045ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80045ce:	4798      	blx	r3
 80045d0:	3601      	adds	r6, #1
 80045d2:	e7f2      	b.n	80045ba <__libc_init_array+0x1e>
 80045d4:	080046f8 	.word	0x080046f8
 80045d8:	080046f8 	.word	0x080046f8
 80045dc:	080046f8 	.word	0x080046f8
 80045e0:	080046fc 	.word	0x080046fc

080045e4 <__retarget_lock_acquire_recursive>:
 80045e4:	4770      	bx	lr

080045e6 <__retarget_lock_release_recursive>:
 80045e6:	4770      	bx	lr

080045e8 <_free_r>:
 80045e8:	b538      	push	{r3, r4, r5, lr}
 80045ea:	4605      	mov	r5, r0
 80045ec:	2900      	cmp	r1, #0
 80045ee:	d040      	beq.n	8004672 <_free_r+0x8a>
 80045f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045f4:	1f0c      	subs	r4, r1, #4
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	bfb8      	it	lt
 80045fa:	18e4      	addlt	r4, r4, r3
 80045fc:	f000 f83c 	bl	8004678 <__malloc_lock>
 8004600:	4a1c      	ldr	r2, [pc, #112]	@ (8004674 <_free_r+0x8c>)
 8004602:	6813      	ldr	r3, [r2, #0]
 8004604:	b933      	cbnz	r3, 8004614 <_free_r+0x2c>
 8004606:	6063      	str	r3, [r4, #4]
 8004608:	6014      	str	r4, [r2, #0]
 800460a:	4628      	mov	r0, r5
 800460c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004610:	f000 b838 	b.w	8004684 <__malloc_unlock>
 8004614:	42a3      	cmp	r3, r4
 8004616:	d908      	bls.n	800462a <_free_r+0x42>
 8004618:	6820      	ldr	r0, [r4, #0]
 800461a:	1821      	adds	r1, r4, r0
 800461c:	428b      	cmp	r3, r1
 800461e:	bf01      	itttt	eq
 8004620:	6819      	ldreq	r1, [r3, #0]
 8004622:	685b      	ldreq	r3, [r3, #4]
 8004624:	1809      	addeq	r1, r1, r0
 8004626:	6021      	streq	r1, [r4, #0]
 8004628:	e7ed      	b.n	8004606 <_free_r+0x1e>
 800462a:	461a      	mov	r2, r3
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	b10b      	cbz	r3, 8004634 <_free_r+0x4c>
 8004630:	42a3      	cmp	r3, r4
 8004632:	d9fa      	bls.n	800462a <_free_r+0x42>
 8004634:	6811      	ldr	r1, [r2, #0]
 8004636:	1850      	adds	r0, r2, r1
 8004638:	42a0      	cmp	r0, r4
 800463a:	d10b      	bne.n	8004654 <_free_r+0x6c>
 800463c:	6820      	ldr	r0, [r4, #0]
 800463e:	4401      	add	r1, r0
 8004640:	1850      	adds	r0, r2, r1
 8004642:	4283      	cmp	r3, r0
 8004644:	6011      	str	r1, [r2, #0]
 8004646:	d1e0      	bne.n	800460a <_free_r+0x22>
 8004648:	6818      	ldr	r0, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4408      	add	r0, r1
 800464e:	6010      	str	r0, [r2, #0]
 8004650:	6053      	str	r3, [r2, #4]
 8004652:	e7da      	b.n	800460a <_free_r+0x22>
 8004654:	d902      	bls.n	800465c <_free_r+0x74>
 8004656:	230c      	movs	r3, #12
 8004658:	602b      	str	r3, [r5, #0]
 800465a:	e7d6      	b.n	800460a <_free_r+0x22>
 800465c:	6820      	ldr	r0, [r4, #0]
 800465e:	1821      	adds	r1, r4, r0
 8004660:	428b      	cmp	r3, r1
 8004662:	bf01      	itttt	eq
 8004664:	6819      	ldreq	r1, [r3, #0]
 8004666:	685b      	ldreq	r3, [r3, #4]
 8004668:	1809      	addeq	r1, r1, r0
 800466a:	6021      	streq	r1, [r4, #0]
 800466c:	6063      	str	r3, [r4, #4]
 800466e:	6054      	str	r4, [r2, #4]
 8004670:	e7cb      	b.n	800460a <_free_r+0x22>
 8004672:	bd38      	pop	{r3, r4, r5, pc}
 8004674:	200023a0 	.word	0x200023a0

08004678 <__malloc_lock>:
 8004678:	4801      	ldr	r0, [pc, #4]	@ (8004680 <__malloc_lock+0x8>)
 800467a:	f7ff bfb3 	b.w	80045e4 <__retarget_lock_acquire_recursive>
 800467e:	bf00      	nop
 8004680:	2000239c 	.word	0x2000239c

08004684 <__malloc_unlock>:
 8004684:	4801      	ldr	r0, [pc, #4]	@ (800468c <__malloc_unlock+0x8>)
 8004686:	f7ff bfae 	b.w	80045e6 <__retarget_lock_release_recursive>
 800468a:	bf00      	nop
 800468c:	2000239c 	.word	0x2000239c

08004690 <_init>:
 8004690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004692:	bf00      	nop
 8004694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004696:	bc08      	pop	{r3}
 8004698:	469e      	mov	lr, r3
 800469a:	4770      	bx	lr

0800469c <_fini>:
 800469c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800469e:	bf00      	nop
 80046a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80046a2:	bc08      	pop	{r3}
 80046a4:	469e      	mov	lr, r3
 80046a6:	4770      	bx	lr
