// Seed: 944694125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_4 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_8,
      id_1,
      id_7,
      id_1,
      id_8,
      id_1,
      id_1,
      id_6,
      id_1,
      id_1,
      id_8,
      id_1,
      id_8
  );
  inout tri id_1;
  logic id_9;
  always id_3[{1, id_4, ""}] <= -1;
  parameter id_10 = 1;
  assign id_1 = {id_4 <-> id_4, id_2, -1, -1, id_1, id_4, id_8, id_8, id_8, id_2};
endmodule
