{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665993164601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665993164602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 02:52:44 2022 " "Processing started: Mon Oct 17 02:52:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665993164602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665993164602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test2 -c test2 " "Command: quartus_sta test2 -c test2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665993164602 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665993164671 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unnamed 19 " "Ignored 19 assignments for entity \"unnamed\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1665993164710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665993164795 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1665993164795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993164819 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993164819 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1665993164980 ""}
{ "Info" "ISTA_SDC_FOUND" "SDRAMtest/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SDRAMtest/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665993164993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993164996 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name DE10CLK DE10CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665993164997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665993164997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1665993164997 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993164997 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993164997 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name estado_pres.e1 estado_pres.e1 " "create_clock -period 1.000 -name estado_pres.e1 estado_pres.e1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665993164997 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " "create_clock -period 1.000 -name SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1665993164997 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993164997 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665993165000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993165000 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665993165001 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665993165006 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1665993165011 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665993165013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.206 " "Worst-case setup slack is -10.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.206            -261.071 estado_pres.e1  " "  -10.206            -261.071 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.379            -292.112 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "   -9.379            -292.112 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.650            -433.118 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -5.650            -433.118 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.729              -4.223 DE10CLK  " "   -1.729              -4.223 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.005 " "Worst-case hold slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.005 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -0.005              -0.005 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 DE10CLK  " "    1.006               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.839               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    2.839               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.563               0.000 estado_pres.e1  " "    3.563               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.964 " "Worst-case recovery slack is 5.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.964               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    5.964               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.204 " "Worst-case removal slack is 1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.204               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.372 " "Worst-case minimum pulse width slack is 0.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    0.372               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 estado_pres.e1  " "    0.381               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.709               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.709               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.703               0.000 DE10CLK  " "    9.703               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165022 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665993165033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665993165048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665993165611 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993165671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665993165678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.872 " "Worst-case setup slack is -9.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.872            -252.186 estado_pres.e1  " "   -9.872            -252.186 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.114            -288.659 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "   -9.114            -288.659 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.814            -356.786 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -4.814            -356.786 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542              -3.719 DE10CLK  " "   -1.542              -3.719 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.289 " "Worst-case hold slack is -0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.289              -0.289 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -0.289              -0.289 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 DE10CLK  " "    0.916               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    2.785               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.327               0.000 estado_pres.e1  " "    3.327               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.219 " "Worst-case recovery slack is 6.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.219               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    6.219               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    1.058               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.302 " "Worst-case minimum pulse width slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    0.302               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 estado_pres.e1  " "    0.313               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.690               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.690               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.678               0.000 DE10CLK  " "    9.678               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165691 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665993165702 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665993165818 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1665993165821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.261 " "Worst-case setup slack is -4.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.261            -107.266 estado_pres.e1  " "   -4.261            -107.266 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.893            -120.231 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "   -3.893            -120.231 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133            -153.570 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -2.133            -153.570 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -0.801 DE10CLK  " "   -0.402              -0.801 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.103 " "Worst-case hold slack is -0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.103 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "   -0.103              -0.103 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 DE10CLK  " "    0.338               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    1.314               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.005               0.000 estado_pres.e1  " "    2.005               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.125 " "Worst-case recovery slack is 8.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.125               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    8.125               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.538 " "Worst-case removal slack is 0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    0.538               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.306 " "Worst-case minimum pulse width slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\]  " "    0.306               0.000 SDRAMtest:DRAM\|SDRAMtest_new_sdram_controller_0:new_sdram_controller_0\|SDRAMtest_new_sdram_controller_0_input_efifo_module:the_SDRAMtest_new_sdram_controller_0_input_efifo_module\|entries\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 estado_pres.e1  " "    0.430               0.000 estado_pres.e1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\]  " "    4.744               0.000 DRAM\|sys_sdram_pll_0\|sys_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.465               0.000 DE10CLK  " "    9.465               0.000 DE10CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665993165831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665993165831 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665993166561 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665993166562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665993166601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 02:52:46 2022 " "Processing ended: Mon Oct 17 02:52:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665993166601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665993166601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665993166601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665993166601 ""}
