============================================================
   Tang Dynasty, V4.6.14314
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/FPGA_ANLU/bin/td.exe
   Built at =   11:20:06 Sep 19 2019
   Run by =     star
   Run Date =   Sat Nov 23 09:06:05 2019

   Run on =     DESKTOP-0V3OOB3
============================================================
RUN-1002 : start command "open_project eglm35.al"
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1003 : finish command "open_project eglm35.al" in  1.261411s wall, 0.062500s user + 0.156250s system = 0.218750s CPU (17.3%)

RUN-1004 : used memory is 31 MB, reserved memory is 13 MB, peak memory is 31 MB
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db eglm35_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.6.14314.
RUN-1001 : Database version number 46116.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
ARC-1002 : Mark IO location M10 as dedicated.
RUN-1003 : finish command "import_db eglm35_pr.db" in  5.198478s wall, 4.812500s user + 1.015625s system = 5.828125s CPU (112.1%)

RUN-1004 : used memory is 344 MB, reserved memory is 321 MB, peak memory is 344 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.444630s wall, 4.171875s user + 0.515625s system = 4.687500s CPU (105.5%)

RUN-1004 : used memory is 526 MB, reserved memory is 498 MB, peak memory is 527 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.064906s wall, 0.734375s user + 0.968750s system = 1.703125s CPU (24.1%)

RUN-1004 : used memory is 551 MB, reserved memory is 525 MB, peak memory is 551 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.457180s wall, 5.312500s user + 1.593750s system = 6.906250s CPU (55.4%)

RUN-1004 : used memory is 410 MB, reserved memory is 378 MB, peak memory is 551 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.714940s wall, 1.500000s user + 0.328125s system = 1.828125s CPU (106.6%)

RUN-1004 : used memory is 255 MB, reserved memory is 218 MB, peak memory is 551 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8359/563 useful/useless nets, 4799/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 490 instances.
SYN-1015 : Optimize round 1, 1039 better
SYN-1014 : Optimize round 2
SYN-1032 : 7652/267 useful/useless nets, 4264/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1461 mux instances.
SYN-1016 : Merged 41 instances.
SYN-1015 : Optimize round 2, 1726 better
SYN-1014 : Optimize round 3
SYN-1032 : 4725/1509 useful/useless nets, 2725/40 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 3, 153 better
SYN-1014 : Optimize round 4
SYN-1032 : 4583/83 useful/useless nets, 2646/4 useful/useless insts
SYN-1019 : Optimized 61 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 4, 95 better
SYN-1014 : Optimize round 5
SYN-1032 : 4440/82 useful/useless nets, 2566/4 useful/useless insts
SYN-1019 : Optimized 58 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1015 : Optimize round 5, 84 better
SYN-1014 : Optimize round 6
SYN-1032 : 4307/73 useful/useless nets, 2494/3 useful/useless insts
SYN-1019 : Optimized 15 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1015 : Optimize round 6, 54 better
SYN-1014 : Optimize round 7
SYN-1032 : 4241/19 useful/useless nets, 2457/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 7, 8 better
SYN-1014 : Optimize round 8
SYN-1032 : 4235/5 useful/useless nets, 2454/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 8, 7 better
SYN-1014 : Optimize round 9
SYN-1032 : 4229/5 useful/useless nets, 2451/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 9, 7 better
SYN-1014 : Optimize round 10
SYN-1032 : 4223/5 useful/useless nets, 2448/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 10, 7 better
RUN-1003 : finish command "optimize_rtl" in  7.319483s wall, 7.187500s user + 0.843750s system = 8.031250s CPU (109.7%)

RUN-1004 : used memory is 322 MB, reserved memory is 286 MB, peak memory is 551 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1985
  #and                  9
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 81
  #bufif1               0
  #MX21              1641
  #FADD                 0
  #DFF                254
  #LATCH                0
#MACRO_ADD            161
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            283

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1731   |254    |173    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.167807s wall, 1.968750s user + 0.421875s system = 2.390625s CPU (110.3%)

RUN-1004 : used memory is 353 MB, reserved memory is 318 MB, peak memory is 551 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 4277/14 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 4277/0 useful/useless nets, 2468/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 4364/0 useful/useless nets, 2573/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 90 better
SYN-2501 : Optimize round 2
SYN-1032 : 4361/0 useful/useless nets, 2570/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 162 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 8295/68 useful/useless nets, 6504/68 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2442 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.43 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2120 instances into 2496 LUTs, name keeping = 75%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 8664/0 useful/useless nets, 6873/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 250 DFF/LATCH to SEQ ...
SYN-4009 : Pack 75 carry chain into lslice
SYN-4007 : Packing 2183 adder to BLE ...
SYN-4008 : Packed 2183 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2524 LUT to BLE ...
SYN-4008 : Packed 2524 LUT and 218 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2276 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2524/4171 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |5760  |5760  |250   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  8.754230s wall, 8.265625s user + 1.234375s system = 9.500000s CPU (108.5%)

RUN-1004 : used memory is 379 MB, reserved memory is 341 MB, peak memory is 551 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 1 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.950940s wall, 3.578125s user + 0.750000s system = 4.328125s CPU (109.5%)

RUN-1004 : used memory is 452 MB, reserved memory is 416 MB, peak memory is 551 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.603460s wall, 1.609375s user + 0.187500s system = 1.796875s CPU (112.1%)

RUN-1004 : used memory is 481 MB, reserved memory is 446 MB, peak memory is 551 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.149130s wall, 2.156250s user + 0.265625s system = 2.421875s CPU (112.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72107e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.10615e+06, overlap = 6.5
PHY-3002 : Step(2): len = 817462, overlap = 22.25
PHY-3002 : Step(3): len = 665270, overlap = 47.75
PHY-3002 : Step(4): len = 554327, overlap = 73.75
PHY-3002 : Step(5): len = 462086, overlap = 103
PHY-3002 : Step(6): len = 381658, overlap = 123.75
PHY-3002 : Step(7): len = 331807, overlap = 135.5
PHY-3002 : Step(8): len = 290063, overlap = 145
PHY-3002 : Step(9): len = 258661, overlap = 161
PHY-3002 : Step(10): len = 230214, overlap = 163.5
PHY-3002 : Step(11): len = 208976, overlap = 171.75
PHY-3002 : Step(12): len = 193929, overlap = 174
PHY-3002 : Step(13): len = 170735, overlap = 182
PHY-3002 : Step(14): len = 160946, overlap = 190.5
PHY-3002 : Step(15): len = 152667, overlap = 196.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28251e-06
PHY-3002 : Step(16): len = 149777, overlap = 196.75
PHY-3002 : Step(17): len = 145653, overlap = 184.75
PHY-3002 : Step(18): len = 139259, overlap = 172
PHY-3002 : Step(19): len = 134375, overlap = 166.5
PHY-3002 : Step(20): len = 130525, overlap = 166.25
PHY-3002 : Step(21): len = 124645, overlap = 157.25
PHY-3002 : Step(22): len = 123549, overlap = 145.5
PHY-3002 : Step(23): len = 120077, overlap = 141.75
PHY-3002 : Step(24): len = 116721, overlap = 139
PHY-3002 : Step(25): len = 114471, overlap = 132.5
PHY-3002 : Step(26): len = 113084, overlap = 125.75
PHY-3002 : Step(27): len = 110428, overlap = 120.75
PHY-3002 : Step(28): len = 109936, overlap = 114.5
PHY-3002 : Step(29): len = 108752, overlap = 112.25
PHY-3002 : Step(30): len = 107927, overlap = 112.25
PHY-3002 : Step(31): len = 107111, overlap = 113.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56501e-06
PHY-3002 : Step(32): len = 106747, overlap = 113.5
PHY-3002 : Step(33): len = 106970, overlap = 112
PHY-3002 : Step(34): len = 107221, overlap = 109
PHY-3002 : Step(35): len = 109526, overlap = 106.75
PHY-3002 : Step(36): len = 109211, overlap = 102
PHY-3002 : Step(37): len = 108842, overlap = 98
PHY-3002 : Step(38): len = 110626, overlap = 94.75
PHY-3002 : Step(39): len = 109783, overlap = 92.75
PHY-3002 : Step(40): len = 109080, overlap = 91.75
PHY-3002 : Step(41): len = 109131, overlap = 90.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.13002e-06
PHY-3002 : Step(42): len = 108555, overlap = 90.75
PHY-3002 : Step(43): len = 108721, overlap = 89.25
PHY-3002 : Step(44): len = 109404, overlap = 85.5
PHY-3002 : Step(45): len = 110551, overlap = 80.5
PHY-3002 : Step(46): len = 118818, overlap = 65.5
PHY-3002 : Step(47): len = 117537, overlap = 64
PHY-3002 : Step(48): len = 116869, overlap = 60.75
PHY-3002 : Step(49): len = 116377, overlap = 62.25
PHY-3002 : Step(50): len = 116297, overlap = 63
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.826e-05
PHY-3002 : Step(51): len = 116127, overlap = 61.5
PHY-3002 : Step(52): len = 116551, overlap = 59.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022600s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.18106e-07
PHY-3002 : Step(53): len = 118085, overlap = 104
PHY-3002 : Step(54): len = 116380, overlap = 108.25
PHY-3002 : Step(55): len = 113784, overlap = 118.5
PHY-3002 : Step(56): len = 111475, overlap = 136
PHY-3002 : Step(57): len = 109012, overlap = 138.25
PHY-3002 : Step(58): len = 105700, overlap = 137.5
PHY-3002 : Step(59): len = 104143, overlap = 136.25
PHY-3002 : Step(60): len = 102064, overlap = 134.5
PHY-3002 : Step(61): len = 100390, overlap = 131.5
PHY-3002 : Step(62): len = 97881.6, overlap = 129.75
PHY-3002 : Step(63): len = 96430.6, overlap = 129.75
PHY-3002 : Step(64): len = 94907.9, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.83621e-06
PHY-3002 : Step(65): len = 94215.4, overlap = 129.25
PHY-3002 : Step(66): len = 93501.5, overlap = 129
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.67242e-06
PHY-3002 : Step(67): len = 93708.7, overlap = 128
PHY-3002 : Step(68): len = 93855.3, overlap = 127.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.31407e-06
PHY-3002 : Step(69): len = 93552.5, overlap = 196
PHY-3002 : Step(70): len = 93500.6, overlap = 194.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.26795e-06
PHY-3002 : Step(71): len = 94666, overlap = 189.5
PHY-3002 : Step(72): len = 95034.3, overlap = 188.25
PHY-3002 : Step(73): len = 95779.9, overlap = 185.75
PHY-3002 : Step(74): len = 96350.8, overlap = 185.75
PHY-3002 : Step(75): len = 97728, overlap = 177.25
PHY-3002 : Step(76): len = 99388.4, overlap = 166.25
PHY-3002 : Step(77): len = 99725.7, overlap = 165.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.5359e-06
PHY-3002 : Step(78): len = 100032, overlap = 164.5
PHY-3002 : Step(79): len = 100159, overlap = 163
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.52312e-05
PHY-3002 : Step(80): len = 103740, overlap = 154.25
PHY-3002 : Step(81): len = 107436, overlap = 145
PHY-3002 : Step(82): len = 112231, overlap = 133.75
PHY-3002 : Step(83): len = 114335, overlap = 132.25
PHY-3002 : Step(84): len = 115925, overlap = 134
PHY-3002 : Step(85): len = 116610, overlap = 136.25
PHY-3002 : Step(86): len = 116281, overlap = 138
PHY-3002 : Step(87): len = 115950, overlap = 136.5
PHY-3002 : Step(88): len = 115440, overlap = 132.75
PHY-3002 : Step(89): len = 115646, overlap = 132.25
PHY-3002 : Step(90): len = 115836, overlap = 131
PHY-3002 : Step(91): len = 115666, overlap = 132.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.04625e-05
PHY-3002 : Step(92): len = 119130, overlap = 127
PHY-3002 : Step(93): len = 124459, overlap = 117
PHY-3002 : Step(94): len = 127482, overlap = 105.75
PHY-3002 : Step(95): len = 128487, overlap = 105.25
PHY-3002 : Step(96): len = 129276, overlap = 107.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.09249e-05
PHY-3002 : Step(97): len = 133902, overlap = 94
PHY-3002 : Step(98): len = 142575, overlap = 85.25
PHY-3002 : Step(99): len = 151156, overlap = 76.25
PHY-3002 : Step(100): len = 150449, overlap = 80.25
PHY-3002 : Step(101): len = 148187, overlap = 80.25
PHY-3002 : Step(102): len = 147717, overlap = 77.5
PHY-3002 : Step(103): len = 149406, overlap = 73.5
PHY-3002 : Step(104): len = 152029, overlap = 68.25
PHY-3002 : Step(105): len = 153506, overlap = 70.25
PHY-3002 : Step(106): len = 154282, overlap = 70.25
PHY-3002 : Step(107): len = 153674, overlap = 70
PHY-3002 : Step(108): len = 153519, overlap = 70.5
PHY-3002 : Step(109): len = 152897, overlap = 71.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000120798
PHY-3002 : Step(110): len = 165232, overlap = 60.75
PHY-3002 : Step(111): len = 172165, overlap = 63.75
PHY-3002 : Step(112): len = 175180, overlap = 63.25
PHY-3002 : Step(113): len = 177475, overlap = 64.25
PHY-3002 : Step(114): len = 178283, overlap = 64
PHY-3002 : Step(115): len = 178491, overlap = 63.25
PHY-3002 : Step(116): len = 178882, overlap = 61
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000241596
PHY-3002 : Step(117): len = 192019, overlap = 52.25
PHY-3002 : Step(118): len = 198286, overlap = 51.5
PHY-3002 : Step(119): len = 206620, overlap = 51.25
PHY-3002 : Step(120): len = 212414, overlap = 48.5
PHY-3002 : Step(121): len = 211778, overlap = 49
PHY-3002 : Step(122): len = 210253, overlap = 50.5
PHY-3002 : Step(123): len = 209944, overlap = 53
PHY-3002 : Step(124): len = 210835, overlap = 51
PHY-3002 : Step(125): len = 213698, overlap = 51.5
PHY-3002 : Step(126): len = 215787, overlap = 45.75
PHY-3002 : Step(127): len = 216345, overlap = 44
PHY-3002 : Step(128): len = 216389, overlap = 41.5
PHY-3002 : Step(129): len = 216550, overlap = 41
PHY-3002 : Step(130): len = 217266, overlap = 41.5
PHY-3002 : Step(131): len = 217919, overlap = 41.75
PHY-3002 : Step(132): len = 217116, overlap = 41
PHY-3002 : Step(133): len = 216683, overlap = 42
PHY-3002 : Step(134): len = 216603, overlap = 42.5
PHY-3002 : Step(135): len = 215948, overlap = 43
PHY-3002 : Step(136): len = 215241, overlap = 45.75
PHY-3002 : Step(137): len = 214910, overlap = 48.25
PHY-3002 : Step(138): len = 214766, overlap = 44.75
PHY-3002 : Step(139): len = 214868, overlap = 42
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000483193
PHY-3002 : Step(140): len = 225636, overlap = 40.25
PHY-3002 : Step(141): len = 229987, overlap = 40.5
PHY-3002 : Step(142): len = 234035, overlap = 38.75
PHY-3002 : Step(143): len = 235345, overlap = 37.5
PHY-3002 : Step(144): len = 235452, overlap = 36.75
PHY-3002 : Step(145): len = 235308, overlap = 37
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000885035
PHY-3002 : Step(146): len = 243481, overlap = 35.25
PHY-3002 : Step(147): len = 246132, overlap = 35
PHY-3002 : Step(148): len = 251093, overlap = 35.75
PHY-3002 : Step(149): len = 253974, overlap = 34.5
PHY-3002 : Step(150): len = 254079, overlap = 33.25
PHY-3002 : Step(151): len = 254342, overlap = 33.25
PHY-3002 : Step(152): len = 255973, overlap = 30.75
PHY-3002 : Step(153): len = 257328, overlap = 30.5
PHY-3002 : Step(154): len = 258736, overlap = 31.25
PHY-3002 : Step(155): len = 258337, overlap = 28.25
PHY-3002 : Step(156): len = 257758, overlap = 25.5
PHY-3002 : Step(157): len = 257840, overlap = 27.5
PHY-3002 : Step(158): len = 257676, overlap = 27.5
PHY-3002 : Step(159): len = 257766, overlap = 28
PHY-3002 : Step(160): len = 258194, overlap = 30.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00172672
PHY-3002 : Step(161): len = 263458, overlap = 27.75
PHY-3002 : Step(162): len = 265565, overlap = 27.25
PHY-3002 : Step(163): len = 268605, overlap = 26
PHY-3002 : Step(164): len = 271631, overlap = 25.5
PHY-3002 : Step(165): len = 272549, overlap = 24
PHY-3002 : Step(166): len = 273074, overlap = 23.25
PHY-3002 : Step(167): len = 273593, overlap = 23
PHY-3002 : Step(168): len = 274582, overlap = 21
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00314918
PHY-3002 : Step(169): len = 277735, overlap = 20.5
PHY-3002 : Step(170): len = 279085, overlap = 21.5
PHY-3002 : Step(171): len = 280825, overlap = 21.5
PHY-3002 : Step(172): len = 282654, overlap = 22.5
PHY-3002 : Step(173): len = 284646, overlap = 23
PHY-3002 : Step(174): len = 285910, overlap = 23.25
PHY-3002 : Step(175): len = 286730, overlap = 22.75
PHY-3002 : Step(176): len = 287448, overlap = 23.25
PHY-3002 : Step(177): len = 288230, overlap = 25.5
PHY-3002 : Step(178): len = 288631, overlap = 25.75
PHY-3002 : Step(179): len = 288909, overlap = 26.25
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00561964
PHY-3002 : Step(180): len = 290583, overlap = 26.25
PHY-3002 : Step(181): len = 291758, overlap = 26.5
PHY-3002 : Step(182): len = 292883, overlap = 25.75
PHY-3002 : Step(183): len = 293852, overlap = 25.5
PHY-3002 : Step(184): len = 294803, overlap = 25
PHY-3002 : Step(185): len = 295817, overlap = 24.5
PHY-3002 : Step(186): len = 296805, overlap = 22.75
PHY-3002 : Step(187): len = 297702, overlap = 22.5
PHY-3002 : Step(188): len = 298247, overlap = 22.75
PHY-3002 : Step(189): len = 298949, overlap = 23
PHY-3002 : Step(190): len = 299529, overlap = 23.25
PHY-3002 : Step(191): len = 299834, overlap = 23.5
PHY-3002 : Step(192): len = 300339, overlap = 22.5
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.0092617
PHY-3002 : Step(193): len = 301014, overlap = 22.5
PHY-3002 : Step(194): len = 302157, overlap = 23.25
PHY-3002 : Step(195): len = 302747, overlap = 23.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  6.150035s wall, 3.187500s user + 2.343750s system = 5.531250s CPU (89.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000543637
PHY-3002 : Step(196): len = 287471, overlap = 4
PHY-3002 : Step(197): len = 280008, overlap = 7
PHY-3002 : Step(198): len = 274205, overlap = 8.25
PHY-3002 : Step(199): len = 270868, overlap = 9.5
PHY-3002 : Step(200): len = 269417, overlap = 13.75
PHY-3002 : Step(201): len = 269089, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.086952s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (107.8%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.315585s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (138.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2883 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2907 instances, 2881 slices, 162 macros(1618 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 19201, tnet num: 6004, tinst num: 2907, tnode num: 19833, tedge num: 33643.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.968119s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (96.9%)

RUN-1004 : used memory is 516 MB, reserved memory is 485 MB, peak memory is 551 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6004 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 317 clock pins, and constraint 632 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.568066s wall, 2.531250s user + 0.015625s system = 2.546875s CPU (99.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271639
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(202): len = 271639, overlap = 0
PHY-3002 : Step(203): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011929s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (131.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(204): len = 271639, overlap = 0
PHY-3002 : Step(205): len = 271639, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 271639, overlap = 0
PHY-3002 : Step(207): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024026s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%, beta_incr = 0.823612
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(208): len = 271639, overlap = 0
PHY-3002 : Step(209): len = 271639, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076693s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (61.1%)

PHY-3001 : Legalized: Len = 271639, Over = 0
PHY-3001 : Final: Len = 271639, Over = 0
RUN-1003 : finish command "place -eco" in  5.047134s wall, 3.906250s user + 0.171875s system = 4.078125s CPU (80.8%)

RUN-1004 : used memory is 538 MB, reserved memory is 507 MB, peak memory is 551 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  66.889671s wall, 79.421875s user + 16.312500s system = 95.734375s CPU (143.1%)

RUN-1004 : used memory is 506 MB, reserved memory is 482 MB, peak memory is 551 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3160 to 2414
PHY-1001 : Pin misalignment score is improved from 2414 to 2386
PHY-1001 : Pin misalignment score is improved from 2386 to 2386
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2909 instances
RUN-1001 : 1441 mslices, 1440 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 6006 nets
RUN-1001 : 3258 nets have 2 pins
RUN-1001 : 2611 nets have [3 - 5] pins
RUN-1001 : 59 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 50 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 397528, over cnt = 87(0%), over = 107, worst = 3
PHY-1002 : len = 398264, over cnt = 40(0%), over = 43, worst = 2
PHY-1002 : len = 398472, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 398376, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 398168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.456237s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (119.9%)

PHY-1001 : End global routing;  2.075960s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (80.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050418s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (93.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000356s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 572736, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End Routed; 21.227053s wall, 31.265625s user + 0.312500s system = 31.578125s CPU (148.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 572536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.094628s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 572520, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 572520
PHY-1001 : End DR Iter 2; 0.085264s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (110.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  41.591916s wall, 49.250000s user + 1.593750s system = 50.843750s CPU (122.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  71.273356s wall, 73.984375s user + 1.921875s system = 75.906250s CPU (106.5%)

RUN-1004 : used memory is 628 MB, reserved memory is 602 MB, peak memory is 888 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 5760   out of  19600   29.39%
#reg                  250   out of  19600    1.28%
#le                  5760
  #lut only          5510   out of   5760   95.66%
  #reg only             0   out of   5760    0.00%
  #lut&reg            250   out of   5760    4.34%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.985285s wall, 3.593750s user + 0.687500s system = 4.281250s CPU (107.4%)

RUN-1004 : used memory is 628 MB, reserved memory is 603 MB, peak memory is 888 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2909
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 6006, pip num: 43115
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2828 valid insts, and 152417 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  17.422682s wall, 58.203125s user + 1.921875s system = 60.125000s CPU (345.1%)

RUN-1004 : used memory is 636 MB, reserved memory is 609 MB, peak memory is 888 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.147345s wall, 4.031250s user + 0.359375s system = 4.390625s CPU (105.9%)

RUN-1004 : used memory is 734 MB, reserved memory is 705 MB, peak memory is 888 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.044692s wall, 0.781250s user + 0.734375s system = 1.515625s CPU (21.5%)

RUN-1004 : used memory is 763 MB, reserved memory is 736 MB, peak memory is 888 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.129621s wall, 5.140625s user + 1.328125s system = 6.468750s CPU (53.3%)

RUN-1004 : used memory is 667 MB, reserved memory is 645 MB, peak memory is 888 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.466461s wall, 1.453125s user + 0.187500s system = 1.640625s CPU (111.9%)

RUN-1004 : used memory is 543 MB, reserved memory is 521 MB, peak memory is 888 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9493/822 useful/useless nets, 5441/192 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 502 instances.
SYN-1015 : Optimize round 1, 1501 better
SYN-1014 : Optimize round 2
SYN-1032 : 8732/338 useful/useless nets, 4856/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1902 better
SYN-1014 : Optimize round 3
SYN-1032 : 5384/1698 useful/useless nets, 3100/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5374/9 useful/useless nets, 3095/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5364/9 useful/useless nets, 3090/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5354/9 useful/useless nets, 3085/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5344/9 useful/useless nets, 3080/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5334/9 useful/useless nets, 3075/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5324/9 useful/useless nets, 3070/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5314/9 useful/useless nets, 3065/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.764920s wall, 6.843750s user + 0.671875s system = 7.515625s CPU (111.1%)

RUN-1004 : used memory is 546 MB, reserved memory is 526 MB, peak memory is 888 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2518
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                111
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                282
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            309

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2236   |282    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.351288s wall, 2.093750s user + 0.484375s system = 2.578125s CPU (109.6%)

RUN-1004 : used memory is 559 MB, reserved memory is 539 MB, peak memory is 888 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5364/15 useful/useless nets, 3083/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5364/0 useful/useless nets, 3083/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5439/12 useful/useless nets, 3176/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5436/0 useful/useless nets, 3173/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10385/94 useful/useless nets, 8122/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2941 (2.99), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2651 instances into 2995 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10723/0 useful/useless nets, 8460/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3023 LUT to BLE ...
SYN-4008 : Packed 3023 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2759 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3023/5100 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7113   out of  19600   36.29%
#reg                  266   out of  19600    1.36%
#le                  7113
  #lut only          6847   out of   7113   96.26%
  #reg only             0   out of   7113    0.00%
  #lut&reg            266   out of   7113    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7113  |7113  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  10.370255s wall, 10.250000s user + 1.250000s system = 11.500000s CPU (110.9%)

RUN-1004 : used memory is 580 MB, reserved memory is 560 MB, peak memory is 888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.605504s wall, 4.078125s user + 0.890625s system = 4.968750s CPU (107.9%)

RUN-1004 : used memory is 652 MB, reserved memory is 634 MB, peak memory is 888 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3587 instances
RUN-1001 : 1778 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7406 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3091 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3585 instances, 3557 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23525, tnet num: 7404, tinst num: 3585, tnode num: 24207, tedge num: 41323.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.814988s wall, 1.796875s user + 0.156250s system = 1.953125s CPU (107.6%)

RUN-1004 : used memory is 682 MB, reserved memory is 659 MB, peak memory is 888 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.464130s wall, 2.453125s user + 0.234375s system = 2.687500s CPU (109.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19843e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(210): len = 1.49572e+06, overlap = 10.75
PHY-3002 : Step(211): len = 1.08816e+06, overlap = 42
PHY-3002 : Step(212): len = 893156, overlap = 83
PHY-3002 : Step(213): len = 768665, overlap = 102
PHY-3002 : Step(214): len = 660600, overlap = 127.5
PHY-3002 : Step(215): len = 549196, overlap = 148.75
PHY-3002 : Step(216): len = 495883, overlap = 158.5
PHY-3002 : Step(217): len = 432686, overlap = 168
PHY-3002 : Step(218): len = 388829, overlap = 176
PHY-3002 : Step(219): len = 351831, overlap = 184.75
PHY-3002 : Step(220): len = 310649, overlap = 197
PHY-3002 : Step(221): len = 274271, overlap = 201.75
PHY-3002 : Step(222): len = 254894, overlap = 210.5
PHY-3002 : Step(223): len = 238595, overlap = 217.25
PHY-3002 : Step(224): len = 205276, overlap = 225.75
PHY-3002 : Step(225): len = 194902, overlap = 226
PHY-3002 : Step(226): len = 182600, overlap = 233.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0824e-06
PHY-3002 : Step(227): len = 178904, overlap = 233.75
PHY-3002 : Step(228): len = 176562, overlap = 226.25
PHY-3002 : Step(229): len = 175267, overlap = 214.5
PHY-3002 : Step(230): len = 168144, overlap = 198.75
PHY-3002 : Step(231): len = 166671, overlap = 191.25
PHY-3002 : Step(232): len = 164319, overlap = 184.25
PHY-3002 : Step(233): len = 165093, overlap = 165
PHY-3002 : Step(234): len = 162044, overlap = 164
PHY-3002 : Step(235): len = 158125, overlap = 163.25
PHY-3002 : Step(236): len = 157464, overlap = 163.5
PHY-3002 : Step(237): len = 156149, overlap = 166.75
PHY-3002 : Step(238): len = 157093, overlap = 137.25
PHY-3002 : Step(239): len = 151826, overlap = 130.5
PHY-3002 : Step(240): len = 150991, overlap = 132.25
PHY-3002 : Step(241): len = 151686, overlap = 130.75
PHY-3002 : Step(242): len = 147670, overlap = 131.5
PHY-3002 : Step(243): len = 147200, overlap = 130.75
PHY-3002 : Step(244): len = 145414, overlap = 130.5
PHY-3002 : Step(245): len = 144823, overlap = 129
PHY-3002 : Step(246): len = 144158, overlap = 128.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1648e-06
PHY-3002 : Step(247): len = 144723, overlap = 124.5
PHY-3002 : Step(248): len = 145349, overlap = 121.25
PHY-3002 : Step(249): len = 144695, overlap = 119
PHY-3002 : Step(250): len = 144950, overlap = 117
PHY-3002 : Step(251): len = 146029, overlap = 115.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.75079e-06
PHY-3002 : Step(252): len = 145350, overlap = 115.25
PHY-3002 : Step(253): len = 146632, overlap = 114.25
PHY-3002 : Step(254): len = 157286, overlap = 111.75
PHY-3002 : Step(255): len = 164582, overlap = 99.25
PHY-3002 : Step(256): len = 161939, overlap = 89.5
PHY-3002 : Step(257): len = 161568, overlap = 89.5
PHY-3002 : Step(258): len = 161960, overlap = 84.5
PHY-3002 : Step(259): len = 167114, overlap = 78.5
PHY-3002 : Step(260): len = 165316, overlap = 73.25
PHY-3002 : Step(261): len = 163997, overlap = 75.75
PHY-3002 : Step(262): len = 164382, overlap = 74.25
PHY-3002 : Step(263): len = 163657, overlap = 74
PHY-3002 : Step(264): len = 163296, overlap = 74.75
PHY-3002 : Step(265): len = 163410, overlap = 72.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54341e-05
PHY-3002 : Step(266): len = 163382, overlap = 73
PHY-3002 : Step(267): len = 164050, overlap = 74
PHY-3002 : Step(268): len = 170839, overlap = 65.25
PHY-3002 : Step(269): len = 176503, overlap = 59.75
PHY-3002 : Step(270): len = 178911, overlap = 52.25
PHY-3002 : Step(271): len = 178944, overlap = 53.5
PHY-3002 : Step(272): len = 180940, overlap = 53.25
PHY-3002 : Step(273): len = 179884, overlap = 53.5
PHY-3002 : Step(274): len = 179133, overlap = 53.5
PHY-3002 : Step(275): len = 179095, overlap = 53
PHY-3002 : Step(276): len = 178788, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.08683e-05
PHY-3002 : Step(277): len = 179505, overlap = 51.25
PHY-3002 : Step(278): len = 181138, overlap = 49.75
PHY-3002 : Step(279): len = 185180, overlap = 49.5
PHY-3002 : Step(280): len = 213700, overlap = 24
PHY-3002 : Step(281): len = 218798, overlap = 18.75
PHY-3002 : Step(282): len = 211739, overlap = 19.5
PHY-3002 : Step(283): len = 210153, overlap = 24.25
PHY-3002 : Step(284): len = 207809, overlap = 25
PHY-3002 : Step(285): len = 206499, overlap = 26.25
PHY-3002 : Step(286): len = 206078, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.17366e-05
PHY-3002 : Step(287): len = 209452, overlap = 24.25
PHY-3002 : Step(288): len = 214204, overlap = 22.25
PHY-3002 : Step(289): len = 213872, overlap = 22.5
PHY-3002 : Step(290): len = 214740, overlap = 22.25
PHY-3002 : Step(291): len = 217092, overlap = 20.75
PHY-3002 : Step(292): len = 230795, overlap = 19.75
PHY-3002 : Step(293): len = 237114, overlap = 15
PHY-3002 : Step(294): len = 236143, overlap = 16
PHY-3002 : Step(295): len = 235494, overlap = 13.5
PHY-3002 : Step(296): len = 233812, overlap = 15.5
PHY-3002 : Step(297): len = 229631, overlap = 18.25
PHY-3002 : Step(298): len = 227866, overlap = 24.25
PHY-3002 : Step(299): len = 226915, overlap = 25.25
PHY-3002 : Step(300): len = 226820, overlap = 26
PHY-3002 : Step(301): len = 226302, overlap = 26.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000123473
PHY-3002 : Step(302): len = 229331, overlap = 21.25
PHY-3002 : Step(303): len = 235279, overlap = 17
PHY-3002 : Step(304): len = 238472, overlap = 12.25
PHY-3002 : Step(305): len = 245436, overlap = 12
PHY-3002 : Step(306): len = 249387, overlap = 12.5
PHY-3002 : Step(307): len = 248358, overlap = 12.25
PHY-3002 : Step(308): len = 248147, overlap = 9.5
PHY-3002 : Step(309): len = 247418, overlap = 9
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000246946
PHY-3002 : Step(310): len = 255848, overlap = 7.75
PHY-3002 : Step(311): len = 266319, overlap = 7.5
PHY-3002 : Step(312): len = 265420, overlap = 6.75
PHY-3002 : Step(313): len = 265127, overlap = 7
PHY-3002 : Step(314): len = 265269, overlap = 10
PHY-3002 : Step(315): len = 266402, overlap = 8
PHY-3002 : Step(316): len = 269769, overlap = 7.5
PHY-3002 : Step(317): len = 269615, overlap = 7.5
PHY-3002 : Step(318): len = 269881, overlap = 7.25
PHY-3002 : Step(319): len = 270094, overlap = 6.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000493892
PHY-3002 : Step(320): len = 277465, overlap = 6
PHY-3002 : Step(321): len = 287574, overlap = 4.5
PHY-3002 : Step(322): len = 287142, overlap = 4.5
PHY-3002 : Step(323): len = 287047, overlap = 4.5
PHY-3002 : Step(324): len = 287489, overlap = 4.5
PHY-3002 : Step(325): len = 290354, overlap = 2.5
PHY-3002 : Step(326): len = 291371, overlap = 2.5
PHY-3002 : Step(327): len = 292516, overlap = 2.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000987785
PHY-3002 : Step(328): len = 298741, overlap = 2.25
PHY-3002 : Step(329): len = 301571, overlap = 2.25
PHY-3002 : Step(330): len = 304712, overlap = 2.25
PHY-3002 : Step(331): len = 305576, overlap = 4.5
PHY-3002 : Step(332): len = 306373, overlap = 4.5
PHY-3002 : Step(333): len = 306295, overlap = 4.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00187634
PHY-3002 : Step(334): len = 310254, overlap = 4.5
PHY-3002 : Step(335): len = 314471, overlap = 4.5
PHY-3002 : Step(336): len = 315976, overlap = 4.75
PHY-3002 : Step(337): len = 317292, overlap = 4.75
PHY-3002 : Step(338): len = 317258, overlap = 5.25
PHY-3002 : Step(339): len = 317705, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.047836s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 474056, over cnt = 308(0%), over = 419, worst = 4
PHY-1002 : len = 476960, over cnt = 161(0%), over = 210, worst = 3
PHY-1002 : len = 477200, over cnt = 98(0%), over = 129, worst = 3
PHY-1002 : len = 477456, over cnt = 30(0%), over = 44, worst = 2
PHY-1002 : len = 477648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281406s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (177.7%)

PHY-3001 : End congestion estimation;  0.748347s wall, 0.890625s user + 0.140625s system = 1.031250s CPU (137.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.963082s wall, 0.953125s user + 0.109375s system = 1.062500s CPU (110.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.56314e-05
PHY-3002 : Step(340): len = 288484, overlap = 10
PHY-3002 : Step(341): len = 275424, overlap = 16.5
PHY-3002 : Step(342): len = 267253, overlap = 22.25
PHY-3002 : Step(343): len = 262055, overlap = 25
PHY-3002 : Step(344): len = 260135, overlap = 25.75
PHY-3002 : Step(345): len = 257422, overlap = 27
PHY-3002 : Step(346): len = 256487, overlap = 28.25
PHY-3002 : Step(347): len = 255661, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000191263
PHY-3002 : Step(348): len = 266645, overlap = 27
PHY-3002 : Step(349): len = 273909, overlap = 22.25
PHY-3002 : Step(350): len = 275792, overlap = 22.75
PHY-3002 : Step(351): len = 275480, overlap = 20.75
PHY-3002 : Step(352): len = 275492, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000369439
PHY-3002 : Step(353): len = 284891, overlap = 14.75
PHY-3002 : Step(354): len = 291592, overlap = 10.75
PHY-3002 : Step(355): len = 295797, overlap = 8.75
PHY-3002 : Step(356): len = 297403, overlap = 8
PHY-3002 : Step(357): len = 297233, overlap = 8
PHY-3002 : Step(358): len = 296579, overlap = 8.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000697514
PHY-3002 : Step(359): len = 304710, overlap = 7.75
PHY-3002 : Step(360): len = 309501, overlap = 6.25
PHY-3002 : Step(361): len = 313534, overlap = 4.25
PHY-3002 : Step(362): len = 315586, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00139503
PHY-3002 : Step(363): len = 320766, overlap = 2.5
PHY-3002 : Step(364): len = 325288, overlap = 1.75
PHY-3002 : Step(365): len = 328523, overlap = 1.25
PHY-3002 : Step(366): len = 327694, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 484880, over cnt = 252(0%), over = 327, worst = 3
PHY-1002 : len = 487808, over cnt = 96(0%), over = 115, worst = 2
PHY-1002 : len = 487840, over cnt = 59(0%), over = 74, worst = 2
PHY-1002 : len = 487976, over cnt = 32(0%), over = 41, worst = 2
PHY-1002 : len = 487936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.314152s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (154.2%)

PHY-3001 : End congestion estimation;  0.676857s wall, 0.796875s user + 0.093750s system = 0.890625s CPU (131.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.013813s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (112.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000294442
PHY-3002 : Step(367): len = 315780, overlap = 37.5
PHY-3002 : Step(368): len = 312779, overlap = 29.5
PHY-3002 : Step(369): len = 311269, overlap = 35.5
PHY-3002 : Step(370): len = 309379, overlap = 35.75
PHY-3002 : Step(371): len = 305897, overlap = 34.75
PHY-3002 : Step(372): len = 304457, overlap = 34.5
PHY-3002 : Step(373): len = 304300, overlap = 32.5
PHY-3002 : Step(374): len = 304145, overlap = 35.5
PHY-3002 : Step(375): len = 303439, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000588884
PHY-3002 : Step(376): len = 313631, overlap = 33
PHY-3002 : Step(377): len = 316175, overlap = 34.25
PHY-3002 : Step(378): len = 318330, overlap = 33.75
PHY-3002 : Step(379): len = 318752, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117777
PHY-3002 : Step(380): len = 326387, overlap = 30.5
PHY-3002 : Step(381): len = 329251, overlap = 30.25
PHY-3002 : Step(382): len = 333989, overlap = 28
PHY-3002 : Step(383): len = 334725, overlap = 28
PHY-3002 : Step(384): len = 334085, overlap = 27.75
PHY-3002 : Step(385): len = 333886, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0021704
PHY-3002 : Step(386): len = 339284, overlap = 27.25
PHY-3002 : Step(387): len = 340741, overlap = 27.25
PHY-3002 : Step(388): len = 343846, overlap = 26.5
PHY-3002 : Step(389): len = 345462, overlap = 25.25
PHY-3002 : Step(390): len = 345689, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00399611
PHY-3002 : Step(391): len = 349061, overlap = 26
PHY-3002 : Step(392): len = 349933, overlap = 26.5
PHY-3002 : Step(393): len = 353204, overlap = 27.25
PHY-3002 : Step(394): len = 354682, overlap = 27
PHY-3002 : Step(395): len = 355385, overlap = 25.5
PHY-3002 : Step(396): len = 355759, overlap = 25.5
PHY-3002 : Step(397): len = 356563, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.670005s wall, 4.656250s user + 3.531250s system = 8.187500s CPU (175.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 563456, over cnt = 107(0%), over = 130, worst = 4
PHY-1002 : len = 563800, over cnt = 73(0%), over = 86, worst = 3
PHY-1002 : len = 563624, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 563320, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 562920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.320327s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (180.5%)

PHY-3001 : End congestion estimation;  0.731008s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (143.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.989245s wall, 1.031250s user + 0.078125s system = 1.109375s CPU (112.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000535819
PHY-3002 : Step(398): len = 342944, overlap = 6
PHY-3002 : Step(399): len = 341881, overlap = 9
PHY-3002 : Step(400): len = 339172, overlap = 12.75
PHY-3002 : Step(401): len = 337431, overlap = 14.75
PHY-3002 : Step(402): len = 337112, overlap = 15
PHY-3002 : Step(403): len = 337513, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.071404s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (131.3%)

PHY-3001 : Legalized: Len = 339641, Over = 0
PHY-3001 : Final: Len = 339641, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.334042s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (149.7%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3561 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3585 instances, 3557 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23525, tnet num: 7404, tinst num: 3585, tnode num: 24207, tedge num: 41323.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.876819s wall, 1.875000s user + 0.171875s system = 2.046875s CPU (109.1%)

RUN-1004 : used memory is 758 MB, reserved memory is 737 MB, peak memory is 888 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.509095s wall, 2.531250s user + 0.250000s system = 2.781250s CPU (110.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 339641
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(404): len = 339641, overlap = 0
PHY-3002 : Step(405): len = 339641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012114s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (258.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.322032s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (155.3%)

PHY-3001 : End congestion estimation;  0.699618s wall, 0.796875s user + 0.109375s system = 0.906250s CPU (129.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.981306s wall, 0.953125s user + 0.125000s system = 1.078125s CPU (109.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(406): len = 339641, overlap = 0
PHY-3002 : Step(407): len = 339641, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.342800s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (141.3%)

PHY-3001 : End congestion estimation;  0.789056s wall, 0.843750s user + 0.125000s system = 0.968750s CPU (122.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.983482s wall, 0.984375s user + 0.078125s system = 1.062500s CPU (108.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(408): len = 339641, overlap = 0
PHY-3002 : Step(409): len = 339641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016397s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (190.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.349923s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (178.6%)

PHY-3001 : End congestion estimation;  0.761065s wall, 0.953125s user + 0.171875s system = 1.125000s CPU (147.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.985305s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (109.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(410): len = 339641, overlap = 0
PHY-3002 : Step(411): len = 339641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019221s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.3%)

PHY-3001 : Legalized: Len = 339641, Over = 0
PHY-3001 : Final: Len = 339641, Over = 0
RUN-1003 : finish command "place -eco" in  8.704780s wall, 9.359375s user + 1.234375s system = 10.593750s CPU (121.7%)

RUN-1004 : used memory is 785 MB, reserved memory is 766 MB, peak memory is 888 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  56.202018s wall, 93.265625s user + 18.078125s system = 111.343750s CPU (198.1%)

RUN-1004 : used memory is 784 MB, reserved memory is 764 MB, peak memory is 888 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4055 to 3106
PHY-1001 : Pin misalignment score is improved from 3106 to 3058
PHY-1001 : Pin misalignment score is improved from 3058 to 3059
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3587 instances
RUN-1001 : 1778 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7406 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3091 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.303992s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (154.2%)

PHY-1001 : End global routing;  0.992518s wall, 1.109375s user + 0.140625s system = 1.250000s CPU (125.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050671s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (123.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 740272, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End Routed; 32.035982s wall, 47.921875s user + 3.671875s system = 51.593750s CPU (161.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 739808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.111433s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (140.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 739688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 739688
PHY-1001 : End DR Iter 2; 0.106803s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.050924s wall, 54.578125s user + 4.750000s system = 59.328125s CPU (151.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  71.109639s wall, 86.625000s user + 8.125000s system = 94.750000s CPU (133.2%)

RUN-1004 : used memory is 792 MB, reserved memory is 770 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7113   out of  19600   36.29%
#reg                  266   out of  19600    1.36%
#le                  7113
  #lut only          6847   out of   7113   96.26%
  #reg only             0   out of   7113    0.00%
  #lut&reg            266   out of   7113    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.711579s wall, 4.250000s user + 0.921875s system = 5.171875s CPU (109.8%)

RUN-1004 : used memory is 792 MB, reserved memory is 770 MB, peak memory is 1039 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3587
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7406, pip num: 53685
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2912 valid insts, and 190657 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.326891s wall, 64.015625s user + 2.296875s system = 66.312500s CPU (343.1%)

RUN-1004 : used memory is 799 MB, reserved memory is 776 MB, peak memory is 1039 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.240502s wall, 4.000000s user + 0.484375s system = 4.484375s CPU (105.8%)

RUN-1004 : used memory is 887 MB, reserved memory is 868 MB, peak memory is 1039 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.067023s wall, 0.640625s user + 0.718750s system = 1.359375s CPU (19.2%)

RUN-1004 : used memory is 916 MB, reserved memory is 899 MB, peak memory is 1039 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.203802s wall, 4.984375s user + 1.359375s system = 6.343750s CPU (52.0%)

RUN-1004 : used memory is 824 MB, reserved memory is 803 MB, peak memory is 1039 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(99)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(50)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(99)
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(99)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(50)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(99)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(46)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(81)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(179)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(204)
HDL-1007 : elaborate module de_code_seg_dp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-8007 ERROR: net 'd_num[7]' is constantly driven from multiple places in Top.v(199)
HDL-8007 ERROR: another driver from here in Top.v(204)
HDL-1007 : module 'Top' remains a black box, due to errors in its contents in Top.v(1)
HDL-8007 ERROR: Top is a black box in Top.v(1)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near ',' in Top.v(203)
HDL-8007 ERROR: syntax error near ')' in Top.v(205)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(224)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near ',' in Top.v(203)
HDL-8007 ERROR: syntax error near ')' in Top.v(205)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(224)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near ',' in Top.v(203)
HDL-8007 ERROR: syntax error near ')' in Top.v(205)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(224)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-8007 ERROR: syntax error near ',' in Top.v(203)
HDL-8007 ERROR: syntax error near ')' in Top.v(205)
HDL-8007 ERROR: ignore module module due to previous errors in Top.v(224)
HDL-1007 : Verilog file 'Top.v' ignored due to errors
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.512721s wall, 1.546875s user + 0.234375s system = 1.781250s CPU (117.8%)

RUN-1004 : used memory is 700 MB, reserved memory is 721 MB, peak memory is 1039 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9493/822 useful/useless nets, 5441/192 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 502 instances.
SYN-1015 : Optimize round 1, 1501 better
SYN-1014 : Optimize round 2
SYN-1032 : 8732/338 useful/useless nets, 4856/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1902 better
SYN-1014 : Optimize round 3
SYN-1032 : 5384/1698 useful/useless nets, 3100/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5374/9 useful/useless nets, 3095/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5364/9 useful/useless nets, 3090/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5354/9 useful/useless nets, 3085/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5344/9 useful/useless nets, 3080/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5334/9 useful/useless nets, 3075/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5324/9 useful/useless nets, 3070/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5314/9 useful/useless nets, 3065/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  7.026804s wall, 7.187500s user + 1.203125s system = 8.390625s CPU (119.4%)

RUN-1004 : used memory is 702 MB, reserved memory is 722 MB, peak memory is 1039 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2518
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                111
  #bufif1               0
  #MX21              2115
  #FADD                 0
  #DFF                282
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            309

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2236   |282    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.346476s wall, 1.984375s user + 0.718750s system = 2.703125s CPU (115.2%)

RUN-1004 : used memory is 703 MB, reserved memory is 723 MB, peak memory is 1039 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5364/15 useful/useless nets, 3083/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5364/0 useful/useless nets, 3083/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5439/12 useful/useless nets, 3176/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5436/0 useful/useless nets, 3173/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10385/94 useful/useless nets, 8122/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2941 (2.99), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2651 instances into 2995 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10723/0 useful/useless nets, 8460/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3023 LUT to BLE ...
SYN-4008 : Packed 3023 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2759 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3023/5100 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7113   out of  19600   36.29%
#reg                  266   out of  19600    1.36%
#le                  7113
  #lut only          6847   out of   7113   96.26%
  #reg only             0   out of   7113    0.00%
  #lut&reg            266   out of   7113    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7113  |7113  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.143569s wall, 11.109375s user + 2.218750s system = 13.328125s CPU (119.6%)

RUN-1004 : used memory is 723 MB, reserved memory is 741 MB, peak memory is 1039 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.660096s wall, 4.171875s user + 1.250000s system = 5.421875s CPU (116.3%)

RUN-1004 : used memory is 747 MB, reserved memory is 772 MB, peak memory is 1039 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3587 instances
RUN-1001 : 1778 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7406 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3091 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3585 instances, 3557 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23525, tnet num: 7404, tinst num: 3585, tnode num: 24207, tedge num: 41323.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.740116s wall, 1.718750s user + 0.296875s system = 2.015625s CPU (115.8%)

RUN-1004 : used memory is 774 MB, reserved memory is 795 MB, peak memory is 1039 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.411927s wall, 2.453125s user + 0.390625s system = 2.843750s CPU (117.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19843e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(412): len = 1.49572e+06, overlap = 10.75
PHY-3002 : Step(413): len = 1.08816e+06, overlap = 42
PHY-3002 : Step(414): len = 893156, overlap = 83
PHY-3002 : Step(415): len = 768665, overlap = 102
PHY-3002 : Step(416): len = 660600, overlap = 127.5
PHY-3002 : Step(417): len = 549196, overlap = 148.75
PHY-3002 : Step(418): len = 495883, overlap = 158.5
PHY-3002 : Step(419): len = 432686, overlap = 168
PHY-3002 : Step(420): len = 388829, overlap = 176
PHY-3002 : Step(421): len = 351831, overlap = 184.75
PHY-3002 : Step(422): len = 310649, overlap = 197
PHY-3002 : Step(423): len = 274271, overlap = 201.75
PHY-3002 : Step(424): len = 254894, overlap = 210.5
PHY-3002 : Step(425): len = 238595, overlap = 217.25
PHY-3002 : Step(426): len = 205276, overlap = 225.75
PHY-3002 : Step(427): len = 194902, overlap = 226
PHY-3002 : Step(428): len = 182600, overlap = 233.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0824e-06
PHY-3002 : Step(429): len = 178904, overlap = 233.75
PHY-3002 : Step(430): len = 176562, overlap = 226.25
PHY-3002 : Step(431): len = 175267, overlap = 214.5
PHY-3002 : Step(432): len = 168144, overlap = 198.75
PHY-3002 : Step(433): len = 166671, overlap = 191.25
PHY-3002 : Step(434): len = 164319, overlap = 184.25
PHY-3002 : Step(435): len = 165093, overlap = 165
PHY-3002 : Step(436): len = 162044, overlap = 164
PHY-3002 : Step(437): len = 158125, overlap = 163.25
PHY-3002 : Step(438): len = 157464, overlap = 163.5
PHY-3002 : Step(439): len = 156149, overlap = 166.75
PHY-3002 : Step(440): len = 157093, overlap = 137.25
PHY-3002 : Step(441): len = 151826, overlap = 130.5
PHY-3002 : Step(442): len = 150991, overlap = 132.25
PHY-3002 : Step(443): len = 151686, overlap = 130.75
PHY-3002 : Step(444): len = 147670, overlap = 131.5
PHY-3002 : Step(445): len = 147200, overlap = 130.75
PHY-3002 : Step(446): len = 145414, overlap = 130.5
PHY-3002 : Step(447): len = 144823, overlap = 129
PHY-3002 : Step(448): len = 144158, overlap = 128.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.1648e-06
PHY-3002 : Step(449): len = 144723, overlap = 124.5
PHY-3002 : Step(450): len = 145349, overlap = 121.25
PHY-3002 : Step(451): len = 144695, overlap = 119
PHY-3002 : Step(452): len = 144950, overlap = 117
PHY-3002 : Step(453): len = 146029, overlap = 115.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.75079e-06
PHY-3002 : Step(454): len = 145350, overlap = 115.25
PHY-3002 : Step(455): len = 146632, overlap = 114.25
PHY-3002 : Step(456): len = 157286, overlap = 111.75
PHY-3002 : Step(457): len = 164582, overlap = 99.25
PHY-3002 : Step(458): len = 161939, overlap = 89.5
PHY-3002 : Step(459): len = 161568, overlap = 89.5
PHY-3002 : Step(460): len = 161960, overlap = 84.5
PHY-3002 : Step(461): len = 167114, overlap = 78.5
PHY-3002 : Step(462): len = 165316, overlap = 73.25
PHY-3002 : Step(463): len = 163997, overlap = 75.75
PHY-3002 : Step(464): len = 164382, overlap = 74.25
PHY-3002 : Step(465): len = 163657, overlap = 74
PHY-3002 : Step(466): len = 163296, overlap = 74.75
PHY-3002 : Step(467): len = 163410, overlap = 72.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54341e-05
PHY-3002 : Step(468): len = 163382, overlap = 73
PHY-3002 : Step(469): len = 164050, overlap = 74
PHY-3002 : Step(470): len = 170839, overlap = 65.25
PHY-3002 : Step(471): len = 176503, overlap = 59.75
PHY-3002 : Step(472): len = 178911, overlap = 52.25
PHY-3002 : Step(473): len = 178944, overlap = 53.5
PHY-3002 : Step(474): len = 180940, overlap = 53.25
PHY-3002 : Step(475): len = 179884, overlap = 53.5
PHY-3002 : Step(476): len = 179133, overlap = 53.5
PHY-3002 : Step(477): len = 179095, overlap = 53
PHY-3002 : Step(478): len = 178788, overlap = 52.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.08683e-05
PHY-3002 : Step(479): len = 179505, overlap = 51.25
PHY-3002 : Step(480): len = 181138, overlap = 49.75
PHY-3002 : Step(481): len = 185180, overlap = 49.5
PHY-3002 : Step(482): len = 213700, overlap = 24
PHY-3002 : Step(483): len = 218798, overlap = 18.75
PHY-3002 : Step(484): len = 211739, overlap = 19.5
PHY-3002 : Step(485): len = 210153, overlap = 24.25
PHY-3002 : Step(486): len = 207809, overlap = 25
PHY-3002 : Step(487): len = 206499, overlap = 26.25
PHY-3002 : Step(488): len = 206078, overlap = 26
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.17366e-05
PHY-3002 : Step(489): len = 209452, overlap = 24.25
PHY-3002 : Step(490): len = 214204, overlap = 22.25
PHY-3002 : Step(491): len = 213872, overlap = 22.5
PHY-3002 : Step(492): len = 214740, overlap = 22.25
PHY-3002 : Step(493): len = 217092, overlap = 20.75
PHY-3002 : Step(494): len = 230795, overlap = 19.75
PHY-3002 : Step(495): len = 237114, overlap = 15
PHY-3002 : Step(496): len = 236143, overlap = 16
PHY-3002 : Step(497): len = 235494, overlap = 13.5
PHY-3002 : Step(498): len = 233812, overlap = 15.5
PHY-3002 : Step(499): len = 229631, overlap = 18.25
PHY-3002 : Step(500): len = 227866, overlap = 24.25
PHY-3002 : Step(501): len = 226915, overlap = 25.25
PHY-3002 : Step(502): len = 226820, overlap = 26
PHY-3002 : Step(503): len = 226302, overlap = 26.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000123473
PHY-3002 : Step(504): len = 229331, overlap = 21.25
PHY-3002 : Step(505): len = 235279, overlap = 17
PHY-3002 : Step(506): len = 238472, overlap = 12.25
PHY-3002 : Step(507): len = 245436, overlap = 12
PHY-3002 : Step(508): len = 249387, overlap = 12.5
PHY-3002 : Step(509): len = 248358, overlap = 12.25
PHY-3002 : Step(510): len = 248147, overlap = 9.5
PHY-3002 : Step(511): len = 247418, overlap = 9
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000246946
PHY-3002 : Step(512): len = 255848, overlap = 7.75
PHY-3002 : Step(513): len = 266319, overlap = 7.5
PHY-3002 : Step(514): len = 265420, overlap = 6.75
PHY-3002 : Step(515): len = 265127, overlap = 7
PHY-3002 : Step(516): len = 265269, overlap = 10
PHY-3002 : Step(517): len = 266402, overlap = 8
PHY-3002 : Step(518): len = 269769, overlap = 7.5
PHY-3002 : Step(519): len = 269615, overlap = 7.5
PHY-3002 : Step(520): len = 269881, overlap = 7.25
PHY-3002 : Step(521): len = 270094, overlap = 6.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000493892
PHY-3002 : Step(522): len = 277465, overlap = 6
PHY-3002 : Step(523): len = 287574, overlap = 4.5
PHY-3002 : Step(524): len = 287142, overlap = 4.5
PHY-3002 : Step(525): len = 287047, overlap = 4.5
PHY-3002 : Step(526): len = 287489, overlap = 4.5
PHY-3002 : Step(527): len = 290354, overlap = 2.5
PHY-3002 : Step(528): len = 291371, overlap = 2.5
PHY-3002 : Step(529): len = 292516, overlap = 2.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000987785
PHY-3002 : Step(530): len = 298741, overlap = 2.25
PHY-3002 : Step(531): len = 301571, overlap = 2.25
PHY-3002 : Step(532): len = 304712, overlap = 2.25
PHY-3002 : Step(533): len = 305576, overlap = 4.5
PHY-3002 : Step(534): len = 306373, overlap = 4.5
PHY-3002 : Step(535): len = 306295, overlap = 4.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00187634
PHY-3002 : Step(536): len = 310254, overlap = 4.5
PHY-3002 : Step(537): len = 314471, overlap = 4.5
PHY-3002 : Step(538): len = 315976, overlap = 4.75
PHY-3002 : Step(539): len = 317292, overlap = 4.75
PHY-3002 : Step(540): len = 317258, overlap = 5.25
PHY-3002 : Step(541): len = 317705, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038862s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (160.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 474056, over cnt = 308(0%), over = 419, worst = 4
PHY-1002 : len = 476960, over cnt = 161(0%), over = 210, worst = 3
PHY-1002 : len = 477200, over cnt = 98(0%), over = 129, worst = 3
PHY-1002 : len = 477456, over cnt = 30(0%), over = 44, worst = 2
PHY-1002 : len = 477648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.386333s wall, 0.656250s user + 0.093750s system = 0.750000s CPU (194.1%)

PHY-3001 : End congestion estimation;  0.959387s wall, 1.218750s user + 0.234375s system = 1.453125s CPU (151.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.952114s wall, 1.031250s user + 0.109375s system = 1.140625s CPU (119.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.56314e-05
PHY-3002 : Step(542): len = 288484, overlap = 10
PHY-3002 : Step(543): len = 275424, overlap = 16.5
PHY-3002 : Step(544): len = 267253, overlap = 22.25
PHY-3002 : Step(545): len = 262055, overlap = 25
PHY-3002 : Step(546): len = 260135, overlap = 25.75
PHY-3002 : Step(547): len = 257422, overlap = 27
PHY-3002 : Step(548): len = 256487, overlap = 28.25
PHY-3002 : Step(549): len = 255661, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000191263
PHY-3002 : Step(550): len = 266645, overlap = 27
PHY-3002 : Step(551): len = 273909, overlap = 22.25
PHY-3002 : Step(552): len = 275792, overlap = 22.75
PHY-3002 : Step(553): len = 275480, overlap = 20.75
PHY-3002 : Step(554): len = 275492, overlap = 20.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000369439
PHY-3002 : Step(555): len = 284891, overlap = 14.75
PHY-3002 : Step(556): len = 291592, overlap = 10.75
PHY-3002 : Step(557): len = 295797, overlap = 8.75
PHY-3002 : Step(558): len = 297403, overlap = 8
PHY-3002 : Step(559): len = 297233, overlap = 8
PHY-3002 : Step(560): len = 296579, overlap = 8.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000697514
PHY-3002 : Step(561): len = 304710, overlap = 7.75
PHY-3002 : Step(562): len = 309501, overlap = 6.25
PHY-3002 : Step(563): len = 313534, overlap = 4.25
PHY-3002 : Step(564): len = 315586, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00139503
PHY-3002 : Step(565): len = 320766, overlap = 2.5
PHY-3002 : Step(566): len = 325288, overlap = 1.75
PHY-3002 : Step(567): len = 328523, overlap = 1.25
PHY-3002 : Step(568): len = 327694, overlap = 2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 484880, over cnt = 252(0%), over = 327, worst = 3
PHY-1002 : len = 487808, over cnt = 96(0%), over = 115, worst = 2
PHY-1002 : len = 487840, over cnt = 59(0%), over = 74, worst = 2
PHY-1002 : len = 487976, over cnt = 32(0%), over = 41, worst = 2
PHY-1002 : len = 487936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.310529s wall, 0.406250s user + 0.093750s system = 0.500000s CPU (161.0%)

PHY-3001 : End congestion estimation;  0.753978s wall, 0.859375s user + 0.187500s system = 1.046875s CPU (138.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.005490s wall, 1.093750s user + 0.265625s system = 1.359375s CPU (135.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000294442
PHY-3002 : Step(569): len = 315780, overlap = 37.5
PHY-3002 : Step(570): len = 312779, overlap = 29.5
PHY-3002 : Step(571): len = 311269, overlap = 35.5
PHY-3002 : Step(572): len = 309379, overlap = 35.75
PHY-3002 : Step(573): len = 305897, overlap = 34.75
PHY-3002 : Step(574): len = 304457, overlap = 34.5
PHY-3002 : Step(575): len = 304300, overlap = 32.5
PHY-3002 : Step(576): len = 304145, overlap = 35.5
PHY-3002 : Step(577): len = 303439, overlap = 35
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000588884
PHY-3002 : Step(578): len = 313631, overlap = 33
PHY-3002 : Step(579): len = 316175, overlap = 34.25
PHY-3002 : Step(580): len = 318330, overlap = 33.75
PHY-3002 : Step(581): len = 318752, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00117777
PHY-3002 : Step(582): len = 326387, overlap = 30.5
PHY-3002 : Step(583): len = 329251, overlap = 30.25
PHY-3002 : Step(584): len = 333989, overlap = 28
PHY-3002 : Step(585): len = 334725, overlap = 28
PHY-3002 : Step(586): len = 334085, overlap = 27.75
PHY-3002 : Step(587): len = 333886, overlap = 28
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0021704
PHY-3002 : Step(588): len = 339284, overlap = 27.25
PHY-3002 : Step(589): len = 340741, overlap = 27.25
PHY-3002 : Step(590): len = 343846, overlap = 26.5
PHY-3002 : Step(591): len = 345462, overlap = 25.25
PHY-3002 : Step(592): len = 345689, overlap = 25.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00399611
PHY-3002 : Step(593): len = 349061, overlap = 26
PHY-3002 : Step(594): len = 349933, overlap = 26.5
PHY-3002 : Step(595): len = 353204, overlap = 27.25
PHY-3002 : Step(596): len = 354682, overlap = 27
PHY-3002 : Step(597): len = 355385, overlap = 25.5
PHY-3002 : Step(598): len = 355759, overlap = 25.5
PHY-3002 : Step(599): len = 356563, overlap = 25.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.333359s wall, 3.906250s user + 4.156250s system = 8.062500s CPU (186.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 563456, over cnt = 107(0%), over = 130, worst = 4
PHY-1002 : len = 563800, over cnt = 73(0%), over = 86, worst = 3
PHY-1002 : len = 563624, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 563320, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 562920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.329192s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (166.1%)

PHY-3001 : End congestion estimation;  0.729908s wall, 0.890625s user + 0.140625s system = 1.031250s CPU (141.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.994378s wall, 1.031250s user + 0.140625s system = 1.171875s CPU (117.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000535819
PHY-3002 : Step(600): len = 342944, overlap = 6
PHY-3002 : Step(601): len = 341881, overlap = 9
PHY-3002 : Step(602): len = 339172, overlap = 12.75
PHY-3002 : Step(603): len = 337431, overlap = 14.75
PHY-3002 : Step(604): len = 337112, overlap = 15
PHY-3002 : Step(605): len = 337513, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.084597s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (147.8%)

PHY-3001 : Legalized: Len = 339641, Over = 0
PHY-3001 : Final: Len = 339641, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.341888s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (160.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3561 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3585 instances, 3557 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23525, tnet num: 7404, tinst num: 3585, tnode num: 24207, tedge num: 41323.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.977392s wall, 1.937500s user + 0.437500s system = 2.375000s CPU (120.1%)

RUN-1004 : used memory is 829 MB, reserved memory is 833 MB, peak memory is 1039 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.608687s wall, 2.609375s user + 0.531250s system = 3.140625s CPU (120.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 339641
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(606): len = 339641, overlap = 0
PHY-3002 : Step(607): len = 339641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011736s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (133.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.501286s wall, 0.750000s user + 0.171875s system = 0.921875s CPU (183.9%)

PHY-3001 : End congestion estimation;  0.990840s wall, 1.234375s user + 0.328125s system = 1.562500s CPU (157.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.003333s wall, 1.031250s user + 0.171875s system = 1.203125s CPU (119.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(608): len = 339641, overlap = 0
PHY-3002 : Step(609): len = 339641, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.310195s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (166.2%)

PHY-3001 : End congestion estimation;  0.699949s wall, 0.828125s user + 0.156250s system = 0.984375s CPU (140.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.995033s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (114.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(610): len = 339641, overlap = 0
PHY-3002 : Step(611): len = 339641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021013s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (223.1%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.374985s wall, 0.531250s user + 0.109375s system = 0.640625s CPU (170.8%)

PHY-3001 : End congestion estimation;  0.790100s wall, 0.937500s user + 0.203125s system = 1.140625s CPU (144.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7404 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.987214s wall, 1.000000s user + 0.140625s system = 1.140625s CPU (115.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(612): len = 339641, overlap = 0
PHY-3002 : Step(613): len = 339641, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019397s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-3001 : Legalized: Len = 339641, Over = 0
PHY-3001 : Final: Len = 339641, Over = 0
RUN-1003 : finish command "place -eco" in  9.158155s wall, 10.031250s user + 2.218750s system = 12.250000s CPU (133.8%)

RUN-1004 : used memory is 855 MB, reserved memory is 861 MB, peak memory is 1039 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  57.296891s wall, 91.500000s user + 24.843750s system = 116.343750s CPU (203.1%)

RUN-1004 : used memory is 854 MB, reserved memory is 860 MB, peak memory is 1039 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4055 to 3106
PHY-1001 : Pin misalignment score is improved from 3106 to 3058
PHY-1001 : Pin misalignment score is improved from 3058 to 3059
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3587 instances
RUN-1001 : 1778 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7406 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3091 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 524992, over cnt = 134(0%), over = 169, worst = 3
PHY-1002 : len = 525824, over cnt = 74(0%), over = 88, worst = 2
PHY-1002 : len = 525624, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 525624, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 525552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.302523s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (170.4%)

PHY-1001 : End global routing;  1.014932s wall, 1.203125s user + 0.265625s system = 1.468750s CPU (144.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048532s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (128.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 18648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 740272, over cnt = 35(0%), over = 35, worst = 1
PHY-1001 : End Routed; 34.103853s wall, 51.343750s user + 8.000000s system = 59.343750s CPU (174.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 739808, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 1; 0.118339s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 739688, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 739688
PHY-1001 : End DR Iter 2; 0.115149s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (162.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  41.533378s wall, 58.437500s user + 10.125000s system = 68.562500s CPU (165.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  74.469426s wall, 92.046875s user + 17.125000s system = 109.171875s CPU (146.6%)

RUN-1004 : used memory is 883 MB, reserved memory is 886 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7113   out of  19600   36.29%
#reg                  266   out of  19600    1.36%
#le                  7113
  #lut only          6847   out of   7113   96.26%
  #reg only             0   out of   7113    0.00%
  #lut&reg            266   out of   7113    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  5.359431s wall, 4.828125s user + 2.062500s system = 6.890625s CPU (128.6%)

RUN-1004 : used memory is 883 MB, reserved memory is 886 MB, peak memory is 1112 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3587
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7406, pip num: 53685
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2912 valid insts, and 190657 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.640390s wall, 63.796875s user + 1.984375s system = 65.781250s CPU (334.9%)

RUN-1004 : used memory is 885 MB, reserved memory is 887 MB, peak memory is 1112 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_seg_hp in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.550384s wall, 1.593750s user + 0.281250s system = 1.875000s CPU (120.9%)

RUN-1004 : used memory is 751 MB, reserved memory is 818 MB, peak memory is 1112 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "de_code_seg_hp"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model de_code_seg_hp
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9493/822 useful/useless nets, 5441/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 502 instances.
SYN-1015 : Optimize round 1, 1500 better
SYN-1014 : Optimize round 2
SYN-1032 : 8734/336 useful/useless nets, 4858/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1902 better
SYN-1014 : Optimize round 3
SYN-1032 : 5386/1698 useful/useless nets, 3102/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5376/9 useful/useless nets, 3097/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5366/9 useful/useless nets, 3092/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5356/9 useful/useless nets, 3087/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5346/9 useful/useless nets, 3082/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5336/9 useful/useless nets, 3077/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5326/9 useful/useless nets, 3072/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5316/9 useful/useless nets, 3067/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  7.090136s wall, 7.125000s user + 1.328125s system = 8.453125s CPU (119.2%)

RUN-1004 : used memory is 753 MB, reserved memory is 819 MB, peak memory is 1112 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2519
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                111
  #bufif1               0
  #MX21              2116
  #FADD                 0
  #DFF                282
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2237   |282    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.398762s wall, 2.062500s user + 0.703125s system = 2.765625s CPU (115.3%)

RUN-1004 : used memory is 754 MB, reserved memory is 820 MB, peak memory is 1112 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5366/14 useful/useless nets, 3085/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5366/0 useful/useless nets, 3085/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5441/12 useful/useless nets, 3178/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5438/0 useful/useless nets, 3175/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10401/94 useful/useless nets, 8138/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2942 (2.99), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.50 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2667 instances into 2996 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10724/0 useful/useless nets, 8461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3024 LUT to BLE ...
SYN-4008 : Packed 3024 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2760 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3024/5101 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7114   out of  19600   36.30%
#reg                  266   out of  19600    1.36%
#le                  7114
  #lut only          6848   out of   7114   96.26%
  #reg only             0   out of   7114    0.00%
  #lut&reg            266   out of   7114    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7114  |7114  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.431037s wall, 11.406250s user + 2.171875s system = 13.578125s CPU (118.8%)

RUN-1004 : used memory is 759 MB, reserved memory is 835 MB, peak memory is 1112 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.627292s wall, 4.187500s user + 1.156250s system = 5.343750s CPU (115.5%)

RUN-1004 : used memory is 763 MB, reserved memory is 839 MB, peak memory is 1112 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3588 instances
RUN-1001 : 1779 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7407 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3092 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3586 instances, 3558 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23531, tnet num: 7405, tinst num: 3586, tnode num: 24213, tedge num: 41333.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.818125s wall, 1.781250s user + 0.343750s system = 2.125000s CPU (116.9%)

RUN-1004 : used memory is 779 MB, reserved memory is 856 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.519994s wall, 2.500000s user + 0.468750s system = 2.968750s CPU (117.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.17233e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(614): len = 1.50973e+06, overlap = 9
PHY-3002 : Step(615): len = 1.14033e+06, overlap = 41.25
PHY-3002 : Step(616): len = 943988, overlap = 81
PHY-3002 : Step(617): len = 796427, overlap = 119.5
PHY-3002 : Step(618): len = 683034, overlap = 138.75
PHY-3002 : Step(619): len = 582424, overlap = 158.5
PHY-3002 : Step(620): len = 511018, overlap = 176.5
PHY-3002 : Step(621): len = 453132, overlap = 185.25
PHY-3002 : Step(622): len = 407630, overlap = 196.25
PHY-3002 : Step(623): len = 358465, overlap = 211.5
PHY-3002 : Step(624): len = 329982, overlap = 219.25
PHY-3002 : Step(625): len = 297620, overlap = 218
PHY-3002 : Step(626): len = 260436, overlap = 224
PHY-3002 : Step(627): len = 240569, overlap = 219
PHY-3002 : Step(628): len = 222607, overlap = 225
PHY-3002 : Step(629): len = 204380, overlap = 226.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.34308e-06
PHY-3002 : Step(630): len = 198880, overlap = 228.5
PHY-3002 : Step(631): len = 196110, overlap = 222
PHY-3002 : Step(632): len = 189605, overlap = 217
PHY-3002 : Step(633): len = 184509, overlap = 217
PHY-3002 : Step(634): len = 182987, overlap = 194.25
PHY-3002 : Step(635): len = 181701, overlap = 179.5
PHY-3002 : Step(636): len = 182063, overlap = 160.5
PHY-3002 : Step(637): len = 180220, overlap = 146.25
PHY-3002 : Step(638): len = 179013, overlap = 142.5
PHY-3002 : Step(639): len = 175663, overlap = 142.75
PHY-3002 : Step(640): len = 172387, overlap = 138.75
PHY-3002 : Step(641): len = 170700, overlap = 136.75
PHY-3002 : Step(642): len = 171531, overlap = 126
PHY-3002 : Step(643): len = 169830, overlap = 112
PHY-3002 : Step(644): len = 167374, overlap = 107.75
PHY-3002 : Step(645): len = 166776, overlap = 103.75
PHY-3002 : Step(646): len = 164713, overlap = 99.25
PHY-3002 : Step(647): len = 162345, overlap = 98.5
PHY-3002 : Step(648): len = 160217, overlap = 101
PHY-3002 : Step(649): len = 158774, overlap = 98.25
PHY-3002 : Step(650): len = 157310, overlap = 101.25
PHY-3002 : Step(651): len = 156344, overlap = 99
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.68616e-06
PHY-3002 : Step(652): len = 155566, overlap = 99.25
PHY-3002 : Step(653): len = 155408, overlap = 99.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032868s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (142.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 260456, over cnt = 1057(3%), over = 2376, worst = 12
PHY-1002 : len = 287632, over cnt = 853(2%), over = 1511, worst = 8
PHY-1002 : len = 344208, over cnt = 287(0%), over = 475, worst = 5
PHY-1002 : len = 363576, over cnt = 82(0%), over = 131, worst = 5
PHY-1002 : len = 368552, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 368368, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 368192, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  1.167515s wall, 1.265625s user + 0.234375s system = 1.500000s CPU (128.5%)

PHY-3001 : End congestion estimation;  1.690812s wall, 1.812500s user + 0.343750s system = 2.156250s CPU (127.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.908459s wall, 0.906250s user + 0.140625s system = 1.046875s CPU (115.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.41368e-07
PHY-3002 : Step(654): len = 156321, overlap = 133.75
PHY-3002 : Step(655): len = 155619, overlap = 132.5
PHY-3002 : Step(656): len = 154196, overlap = 133.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.68274e-06
PHY-3002 : Step(657): len = 151336, overlap = 133.25
PHY-3002 : Step(658): len = 150943, overlap = 133.5
PHY-3002 : Step(659): len = 149740, overlap = 134
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.36547e-06
PHY-3002 : Step(660): len = 149362, overlap = 135.25
PHY-3002 : Step(661): len = 149362, overlap = 135.25
PHY-3002 : Step(662): len = 148846, overlap = 133
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.14818e-06
PHY-3002 : Step(663): len = 150141, overlap = 127.5
PHY-3002 : Step(664): len = 151131, overlap = 125
PHY-3002 : Step(665): len = 152542, overlap = 120.25
PHY-3002 : Step(666): len = 158688, overlap = 111.75
PHY-3002 : Step(667): len = 161457, overlap = 103.25
PHY-3002 : Step(668): len = 162184, overlap = 93.5
PHY-3002 : Step(669): len = 163569, overlap = 90.5
PHY-3002 : Step(670): len = 164105, overlap = 90.25
PHY-3002 : Step(671): len = 164452, overlap = 91.5
PHY-3002 : Step(672): len = 164536, overlap = 97
PHY-3002 : Step(673): len = 164623, overlap = 99.75
PHY-3002 : Step(674): len = 164307, overlap = 100
PHY-3002 : Step(675): len = 164053, overlap = 103.25
PHY-3002 : Step(676): len = 163875, overlap = 104
PHY-3002 : Step(677): len = 163181, overlap = 102
PHY-3002 : Step(678): len = 162790, overlap = 100.75
PHY-3002 : Step(679): len = 162340, overlap = 100
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.22964e-05
PHY-3002 : Step(680): len = 162096, overlap = 98
PHY-3002 : Step(681): len = 162183, overlap = 97.5
PHY-3002 : Step(682): len = 163564, overlap = 93
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.45927e-05
PHY-3002 : Step(683): len = 164965, overlap = 88.25
PHY-3002 : Step(684): len = 168320, overlap = 85
PHY-3002 : Step(685): len = 190680, overlap = 52
PHY-3002 : Step(686): len = 193941, overlap = 47.25
PHY-3002 : Step(687): len = 194485, overlap = 45.5
PHY-3002 : Step(688): len = 197612, overlap = 53.25
PHY-3002 : Step(689): len = 197415, overlap = 53.5
PHY-3002 : Step(690): len = 197187, overlap = 48.25
PHY-3002 : Step(691): len = 197587, overlap = 45
PHY-3002 : Step(692): len = 198789, overlap = 39.75
PHY-3002 : Step(693): len = 197418, overlap = 39.25
PHY-3002 : Step(694): len = 197037, overlap = 41.25
PHY-3002 : Step(695): len = 196970, overlap = 47.25
PHY-3002 : Step(696): len = 197318, overlap = 45.75
PHY-3002 : Step(697): len = 198622, overlap = 42.25
PHY-3002 : Step(698): len = 198605, overlap = 40.5
PHY-3002 : Step(699): len = 198727, overlap = 42
PHY-3002 : Step(700): len = 198687, overlap = 43
PHY-3002 : Step(701): len = 198312, overlap = 47
PHY-3002 : Step(702): len = 198237, overlap = 49
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.91855e-05
PHY-3002 : Step(703): len = 200582, overlap = 44
PHY-3002 : Step(704): len = 203396, overlap = 40.25
PHY-3002 : Step(705): len = 214643, overlap = 31.25
PHY-3002 : Step(706): len = 217023, overlap = 32.5
PHY-3002 : Step(707): len = 219156, overlap = 34.5
PHY-3002 : Step(708): len = 222514, overlap = 36.5
PHY-3002 : Step(709): len = 221582, overlap = 33.75
PHY-3002 : Step(710): len = 221837, overlap = 32.75
PHY-3002 : Step(711): len = 221487, overlap = 27.75
PHY-3002 : Step(712): len = 220610, overlap = 27.5
PHY-3002 : Step(713): len = 219750, overlap = 28.75
PHY-3002 : Step(714): len = 219170, overlap = 32.25
PHY-3002 : Step(715): len = 219392, overlap = 34.5
PHY-3002 : Step(716): len = 220114, overlap = 32.75
PHY-3002 : Step(717): len = 220454, overlap = 34
PHY-3002 : Step(718): len = 220641, overlap = 33
PHY-3002 : Step(719): len = 220825, overlap = 34.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.83709e-05
PHY-3002 : Step(720): len = 228010, overlap = 26.75
PHY-3002 : Step(721): len = 233094, overlap = 24.75
PHY-3002 : Step(722): len = 235584, overlap = 22.75
PHY-3002 : Step(723): len = 236241, overlap = 22.25
PHY-3002 : Step(724): len = 236661, overlap = 20.75
PHY-3002 : Step(725): len = 237072, overlap = 20
PHY-3002 : Step(726): len = 238147, overlap = 19
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000192453
PHY-3002 : Step(727): len = 246440, overlap = 16.25
PHY-3002 : Step(728): len = 254548, overlap = 13.25
PHY-3002 : Step(729): len = 260402, overlap = 10.75
PHY-3002 : Step(730): len = 264253, overlap = 9.25
PHY-3002 : Step(731): len = 262990, overlap = 8.5
PHY-3002 : Step(732): len = 262527, overlap = 8.5
PHY-3002 : Step(733): len = 260761, overlap = 8.75
PHY-3002 : Step(734): len = 260038, overlap = 9.5
PHY-3002 : Step(735): len = 259406, overlap = 10
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000350083
PHY-3002 : Step(736): len = 269197, overlap = 7
PHY-3002 : Step(737): len = 276647, overlap = 6
PHY-3002 : Step(738): len = 279691, overlap = 5.25
PHY-3002 : Step(739): len = 281057, overlap = 5
PHY-3002 : Step(740): len = 281946, overlap = 5.25
PHY-3002 : Step(741): len = 282747, overlap = 6
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000691115
PHY-3002 : Step(742): len = 290496, overlap = 5
PHY-3002 : Step(743): len = 293455, overlap = 4
PHY-3002 : Step(744): len = 297281, overlap = 4
PHY-3002 : Step(745): len = 300249, overlap = 4.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00138223
PHY-3002 : Step(746): len = 306176, overlap = 4
PHY-3002 : Step(747): len = 311716, overlap = 4
PHY-3002 : Step(748): len = 315028, overlap = 3.75
PHY-3002 : Step(749): len = 317625, overlap = 3.75
PHY-3002 : Step(750): len = 320058, overlap = 3.25
PHY-3002 : Step(751): len = 321282, overlap = 3
PHY-3002 : Step(752): len = 322201, overlap = 2.75
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00276446
PHY-3002 : Step(753): len = 325554, overlap = 2.75
PHY-3002 : Step(754): len = 327538, overlap = 2.75
PHY-3002 : Step(755): len = 329437, overlap = 2.75
PHY-3002 : Step(756): len = 332359, overlap = 2.25
PHY-3002 : Step(757): len = 334271, overlap = 2.25
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.00552892
PHY-3002 : Step(758): len = 336059, overlap = 2.25
PHY-3002 : Step(759): len = 337527, overlap = 2
PHY-3002 : Step(760): len = 340119, overlap = 2
PHY-3002 : Step(761): len = 341793, overlap = 1.5
PHY-3002 : Step(762): len = 342490, overlap = 1.5
PHY-3002 : Step(763): len = 342676, overlap = 1.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 487328, over cnt = 304(0%), over = 435, worst = 4
PHY-1002 : len = 489984, over cnt = 172(0%), over = 238, worst = 4
PHY-1002 : len = 490976, over cnt = 83(0%), over = 112, worst = 3
PHY-1002 : len = 491704, over cnt = 35(0%), over = 45, worst = 2
PHY-1002 : len = 491760, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 491760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.330618s wall, 0.531250s user + 0.093750s system = 0.625000s CPU (189.0%)

PHY-3001 : End congestion estimation;  0.728067s wall, 0.953125s user + 0.125000s system = 1.078125s CPU (148.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.985937s wall, 0.984375s user + 0.171875s system = 1.156250s CPU (117.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000416629
PHY-3002 : Step(764): len = 317934, overlap = 38
PHY-3002 : Step(765): len = 311946, overlap = 41.75
PHY-3002 : Step(766): len = 307333, overlap = 35.25
PHY-3002 : Step(767): len = 302904, overlap = 36.25
PHY-3002 : Step(768): len = 300760, overlap = 32.5
PHY-3002 : Step(769): len = 299292, overlap = 32.75
PHY-3002 : Step(770): len = 297983, overlap = 32.75
PHY-3002 : Step(771): len = 297319, overlap = 29.75
PHY-3002 : Step(772): len = 296170, overlap = 33.5
PHY-3002 : Step(773): len = 295760, overlap = 33.25
PHY-3002 : Step(774): len = 295347, overlap = 32
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000829346
PHY-3002 : Step(775): len = 304452, overlap = 31.5
PHY-3002 : Step(776): len = 307002, overlap = 30.25
PHY-3002 : Step(777): len = 309784, overlap = 27.75
PHY-3002 : Step(778): len = 310259, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00165869
PHY-3002 : Step(779): len = 317128, overlap = 27
PHY-3002 : Step(780): len = 319164, overlap = 26
PHY-3002 : Step(781): len = 322600, overlap = 26
PHY-3002 : Step(782): len = 324008, overlap = 26.75
PHY-3002 : Step(783): len = 323065, overlap = 25.25
PHY-3002 : Step(784): len = 322578, overlap = 23.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00282249
PHY-3002 : Step(785): len = 327208, overlap = 23
PHY-3002 : Step(786): len = 328019, overlap = 22.5
PHY-3002 : Step(787): len = 329826, overlap = 21.25
PHY-3002 : Step(788): len = 331528, overlap = 20.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00564499
PHY-3002 : Step(789): len = 333792, overlap = 20.75
PHY-3002 : Step(790): len = 334890, overlap = 21.25
PHY-3002 : Step(791): len = 336528, overlap = 20.75
PHY-3002 : Step(792): len = 337394, overlap = 20.75
PHY-3002 : Step(793): len = 338199, overlap = 20.25
PHY-3002 : Step(794): len = 339403, overlap = 21.75
PHY-3002 : Step(795): len = 339931, overlap = 21.5
PHY-3002 : Step(796): len = 340682, overlap = 21
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00989546
PHY-3002 : Step(797): len = 341851, overlap = 21.25
PHY-3002 : Step(798): len = 342800, overlap = 21.5
PHY-3002 : Step(799): len = 343595, overlap = 21.5
PHY-3002 : Step(800): len = 344229, overlap = 22
PHY-3002 : Step(801): len = 344705, overlap = 22
PHY-3002 : Step(802): len = 345165, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.742824s wall, 4.671875s user + 3.890625s system = 8.562500s CPU (180.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 527560, over cnt = 121(0%), over = 150, worst = 3
PHY-1002 : len = 527888, over cnt = 79(0%), over = 92, worst = 2
PHY-1002 : len = 528176, over cnt = 27(0%), over = 31, worst = 2
PHY-1002 : len = 528216, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 528208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.319983s wall, 0.390625s user + 0.062500s system = 0.453125s CPU (141.6%)

PHY-3001 : End congestion estimation;  0.733576s wall, 0.843750s user + 0.140625s system = 0.984375s CPU (134.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.993602s wall, 1.015625s user + 0.171875s system = 1.187500s CPU (119.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000562048
PHY-3002 : Step(803): len = 330998, overlap = 5.5
PHY-3002 : Step(804): len = 329459, overlap = 6.75
PHY-3002 : Step(805): len = 326268, overlap = 10.5
PHY-3002 : Step(806): len = 325091, overlap = 14
PHY-3002 : Step(807): len = 325248, overlap = 12.5
PHY-3002 : Step(808): len = 325396, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091982s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (84.9%)

PHY-3001 : Legalized: Len = 328900, Over = 0
PHY-3001 : Final: Len = 328900, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493168, over cnt = 122(0%), over = 154, worst = 3
PHY-1002 : len = 493976, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 493920, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 494112, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 494040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.324875s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (153.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3562 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3586 instances, 3558 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23531, tnet num: 7405, tinst num: 3586, tnode num: 24213, tedge num: 41333.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.822017s wall, 1.843750s user + 0.281250s system = 2.125000s CPU (116.6%)

RUN-1004 : used memory is 835 MB, reserved memory is 910 MB, peak memory is 1112 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.446634s wall, 2.500000s user + 0.390625s system = 2.890625s CPU (118.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 328900
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(809): len = 328900, overlap = 0
PHY-3002 : Step(810): len = 328900, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012497s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493168, over cnt = 122(0%), over = 154, worst = 3
PHY-1002 : len = 493976, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 493920, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 494112, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 494040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.387633s wall, 0.468750s user + 0.109375s system = 0.578125s CPU (149.1%)

PHY-3001 : End congestion estimation;  0.802559s wall, 0.906250s user + 0.187500s system = 1.093750s CPU (136.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.996332s wall, 1.015625s user + 0.171875s system = 1.187500s CPU (119.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(811): len = 328900, overlap = 0
PHY-3002 : Step(812): len = 328900, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493168, over cnt = 122(0%), over = 154, worst = 3
PHY-1002 : len = 493976, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 493920, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 494112, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 494040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.316175s wall, 0.421875s user + 0.125000s system = 0.546875s CPU (173.0%)

PHY-3001 : End congestion estimation;  0.711463s wall, 0.828125s user + 0.187500s system = 1.015625s CPU (142.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.980764s wall, 1.000000s user + 0.218750s system = 1.218750s CPU (124.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(813): len = 328900, overlap = 0
PHY-3002 : Step(814): len = 328900, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018658s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (251.2%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493168, over cnt = 122(0%), over = 154, worst = 3
PHY-1002 : len = 493976, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 493920, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 494112, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 494040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.326126s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (138.9%)

PHY-3001 : End congestion estimation;  0.737752s wall, 0.796875s user + 0.156250s system = 0.953125s CPU (129.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.008627s wall, 1.062500s user + 0.140625s system = 1.203125s CPU (119.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(815): len = 328900, overlap = 0
PHY-3002 : Step(816): len = 328900, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019759s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (158.2%)

PHY-3001 : Legalized: Len = 328900, Over = 0
PHY-3001 : Final: Len = 328900, Over = 0
RUN-1003 : finish command "place -eco" in  8.740105s wall, 9.625000s user + 1.671875s system = 11.296875s CPU (129.3%)

RUN-1004 : used memory is 861 MB, reserved memory is 938 MB, peak memory is 1112 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  57.337428s wall, 94.093750s user + 23.203125s system = 117.296875s CPU (204.6%)

RUN-1004 : used memory is 860 MB, reserved memory is 936 MB, peak memory is 1112 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 3992 to 3105
PHY-1001 : Pin misalignment score is improved from 3105 to 3067
PHY-1001 : Pin misalignment score is improved from 3067 to 3068
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3588 instances
RUN-1001 : 1779 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7407 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3092 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 493168, over cnt = 122(0%), over = 154, worst = 3
PHY-1002 : len = 493976, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 493920, over cnt = 24(0%), over = 26, worst = 2
PHY-1002 : len = 494112, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 494040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.330438s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (170.2%)

PHY-1001 : End global routing;  1.072546s wall, 1.187500s user + 0.218750s system = 1.406250s CPU (131.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057991s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 706216, over cnt = 23(0%), over = 23, worst = 1
PHY-1001 : End Routed; 24.168176s wall, 41.312500s user + 4.843750s system = 46.156250s CPU (191.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 706072, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 1; 0.115283s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 706152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 706152
PHY-1001 : End DR Iter 2; 0.377321s wall, 0.390625s user + 0.078125s system = 0.468750s CPU (124.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  31.561694s wall, 48.265625s user + 6.468750s system = 54.734375s CPU (173.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  64.270146s wall, 81.468750s user + 11.968750s system = 93.437500s CPU (145.4%)

RUN-1004 : used memory is 903 MB, reserved memory is 979 MB, peak memory is 1120 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7114   out of  19600   36.30%
#reg                  266   out of  19600    1.36%
#le                  7114
  #lut only          6848   out of   7114   96.26%
  #reg only             0   out of   7114    0.00%
  #lut&reg            266   out of   7114    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.789218s wall, 4.265625s user + 1.312500s system = 5.578125s CPU (116.5%)

RUN-1004 : used memory is 903 MB, reserved memory is 979 MB, peak memory is 1120 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3588
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7407, pip num: 53221
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2920 valid insts, and 189712 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.291354s wall, 63.187500s user + 3.578125s system = 66.765625s CPU (346.1%)

RUN-1004 : used memory is 902 MB, reserved memory is 978 MB, peak memory is 1120 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.166110s wall, 4.062500s user + 0.671875s system = 4.734375s CPU (113.6%)

RUN-1004 : used memory is 985 MB, reserved memory is 1053 MB, peak memory is 1120 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.044758s wall, 0.593750s user + 1.296875s system = 1.890625s CPU (26.8%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1083 MB, peak memory is 1120 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.090287s wall, 5.015625s user + 2.140625s system = 7.156250s CPU (59.2%)

RUN-1004 : used memory is 972 MB, reserved memory is 1041 MB, peak memory is 1120 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.132181s wall, 4.078125s user + 0.687500s system = 4.765625s CPU (115.3%)

RUN-1004 : used memory is 945 MB, reserved memory is 1075 MB, peak memory is 1120 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.107608s wall, 0.750000s user + 1.296875s system = 2.046875s CPU (28.8%)

RUN-1004 : used memory is 954 MB, reserved memory is 1085 MB, peak memory is 1120 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.097368s wall, 5.171875s user + 2.171875s system = 7.343750s CPU (60.7%)

RUN-1004 : used memory is 912 MB, reserved memory is 1043 MB, peak memory is 1120 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-5007 WARNING: instantiate unknown module de_code_hp in Top.v(195)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-8007 ERROR: de_code_hp is a black box
RUN-1003 : finish command "elaborate -top Top" in  1.505126s wall, 1.546875s user + 0.328125s system = 1.875000s CPU (124.6%)

RUN-1004 : used memory is 799 MB, reserved memory is 922 MB, peak memory is 1120 MB
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.633959s wall, 1.671875s user + 0.359375s system = 2.031250s CPU (124.3%)

RUN-1004 : used memory is 802 MB, reserved memory is 927 MB, peak memory is 1120 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9493/822 useful/useless nets, 5441/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 502 instances.
SYN-1015 : Optimize round 1, 1500 better
SYN-1014 : Optimize round 2
SYN-1032 : 8734/336 useful/useless nets, 4858/134 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     reg0_b13
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1902 better
SYN-1014 : Optimize round 3
SYN-1032 : 5386/1698 useful/useless nets, 3102/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5376/9 useful/useless nets, 3097/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5366/9 useful/useless nets, 3092/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5356/9 useful/useless nets, 3087/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5346/9 useful/useless nets, 3082/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5336/9 useful/useless nets, 3077/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5326/9 useful/useless nets, 3072/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5316/9 useful/useless nets, 3067/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.769390s wall, 6.953125s user + 1.187500s system = 8.140625s CPU (120.3%)

RUN-1004 : used memory is 804 MB, reserved memory is 928 MB, peak memory is 1120 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2519
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                111
  #bufif1               0
  #MX21              2116
  #FADD                 0
  #DFF                282
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2237   |282    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.392139s wall, 2.109375s user + 0.687500s system = 2.796875s CPU (116.9%)

RUN-1004 : used memory is 805 MB, reserved memory is 929 MB, peak memory is 1120 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5366/14 useful/useless nets, 3085/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5366/0 useful/useless nets, 3085/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5441/12 useful/useless nets, 3178/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5438/0 useful/useless nets, 3175/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10401/94 useful/useless nets, 8138/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2942 (2.99), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.53 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2667 instances into 2996 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10724/0 useful/useless nets, 8461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 266 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3024 LUT to BLE ...
SYN-4008 : Packed 3024 LUT and 234 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2760 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3024/5101 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7114   out of  19600   36.30%
#reg                  266   out of  19600    1.36%
#le                  7114
  #lut only          6848   out of   7114   96.26%
  #reg only             0   out of   7114    0.00%
  #lut&reg            266   out of   7114    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7114  |7114  |266   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.839065s wall, 11.843750s user + 2.187500s system = 14.031250s CPU (118.5%)

RUN-1004 : used memory is 823 MB, reserved memory is 949 MB, peak memory is 1120 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.700300s wall, 4.250000s user + 1.218750s system = 5.468750s CPU (116.3%)

RUN-1004 : used memory is 824 MB, reserved memory is 950 MB, peak memory is 1120 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3588 instances
RUN-1001 : 1779 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7407 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3092 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3586 instances, 3558 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23531, tnet num: 7405, tinst num: 3586, tnode num: 24213, tedge num: 41333.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.779125s wall, 1.796875s user + 0.312500s system = 2.109375s CPU (118.6%)

RUN-1004 : used memory is 827 MB, reserved memory is 953 MB, peak memory is 1120 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.418132s wall, 2.453125s user + 0.421875s system = 2.875000s CPU (118.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.15976e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(817): len = 1.47995e+06, overlap = 10
PHY-3002 : Step(818): len = 1.12025e+06, overlap = 51.5
PHY-3002 : Step(819): len = 927597, overlap = 86.75
PHY-3002 : Step(820): len = 787272, overlap = 118.5
PHY-3002 : Step(821): len = 663971, overlap = 146.5
PHY-3002 : Step(822): len = 573045, overlap = 168.5
PHY-3002 : Step(823): len = 497352, overlap = 181
PHY-3002 : Step(824): len = 438895, overlap = 190
PHY-3002 : Step(825): len = 398358, overlap = 195.75
PHY-3002 : Step(826): len = 347773, overlap = 209
PHY-3002 : Step(827): len = 312763, overlap = 219
PHY-3002 : Step(828): len = 285806, overlap = 216.75
PHY-3002 : Step(829): len = 247557, overlap = 222.5
PHY-3002 : Step(830): len = 229668, overlap = 222.5
PHY-3002 : Step(831): len = 213861, overlap = 230.75
PHY-3002 : Step(832): len = 193716, overlap = 232.25
PHY-3002 : Step(833): len = 179662, overlap = 235
PHY-3002 : Step(834): len = 167698, overlap = 235.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98428e-06
PHY-3002 : Step(835): len = 162827, overlap = 238
PHY-3002 : Step(836): len = 164202, overlap = 229.5
PHY-3002 : Step(837): len = 157466, overlap = 224.5
PHY-3002 : Step(838): len = 154225, overlap = 217.25
PHY-3002 : Step(839): len = 153401, overlap = 213.5
PHY-3002 : Step(840): len = 153136, overlap = 185.5
PHY-3002 : Step(841): len = 156446, overlap = 187.75
PHY-3002 : Step(842): len = 153955, overlap = 180
PHY-3002 : Step(843): len = 155872, overlap = 171.5
PHY-3002 : Step(844): len = 154792, overlap = 161.5
PHY-3002 : Step(845): len = 157260, overlap = 149.75
PHY-3002 : Step(846): len = 153067, overlap = 150
PHY-3002 : Step(847): len = 152679, overlap = 146.75
PHY-3002 : Step(848): len = 150868, overlap = 146.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.96856e-06
PHY-3002 : Step(849): len = 150391, overlap = 145.5
PHY-3002 : Step(850): len = 150387, overlap = 145.5
PHY-3002 : Step(851): len = 153880, overlap = 134
PHY-3002 : Step(852): len = 161338, overlap = 120.75
PHY-3002 : Step(853): len = 160334, overlap = 109
PHY-3002 : Step(854): len = 158958, overlap = 105.25
PHY-3002 : Step(855): len = 157684, overlap = 106.25
PHY-3002 : Step(856): len = 157900, overlap = 110.75
PHY-3002 : Step(857): len = 156108, overlap = 109
PHY-3002 : Step(858): len = 154699, overlap = 107.5
PHY-3002 : Step(859): len = 154930, overlap = 107
PHY-3002 : Step(860): len = 154520, overlap = 104.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.93711e-06
PHY-3002 : Step(861): len = 154675, overlap = 103.25
PHY-3002 : Step(862): len = 155460, overlap = 103.75
PHY-3002 : Step(863): len = 155874, overlap = 98.5
PHY-3002 : Step(864): len = 161272, overlap = 90
PHY-3002 : Step(865): len = 171010, overlap = 71.5
PHY-3002 : Step(866): len = 166176, overlap = 69
PHY-3002 : Step(867): len = 165277, overlap = 68.5
PHY-3002 : Step(868): len = 164803, overlap = 67.5
PHY-3002 : Step(869): len = 164774, overlap = 68.25
PHY-3002 : Step(870): len = 164149, overlap = 71
PHY-3002 : Step(871): len = 163945, overlap = 76
PHY-3002 : Step(872): len = 163725, overlap = 83.75
PHY-3002 : Step(873): len = 163404, overlap = 84
PHY-3002 : Step(874): len = 163642, overlap = 87.25
PHY-3002 : Step(875): len = 164399, overlap = 90.75
PHY-3002 : Step(876): len = 163042, overlap = 90.75
PHY-3002 : Step(877): len = 162844, overlap = 89.5
PHY-3002 : Step(878): len = 163467, overlap = 87.5
PHY-3002 : Step(879): len = 163317, overlap = 87
PHY-3002 : Step(880): len = 163406, overlap = 88.75
PHY-3002 : Step(881): len = 162924, overlap = 87.75
PHY-3002 : Step(882): len = 162486, overlap = 87
PHY-3002 : Step(883): len = 162849, overlap = 87.5
PHY-3002 : Step(884): len = 162608, overlap = 87.25
PHY-3002 : Step(885): len = 162670, overlap = 86.25
PHY-3002 : Step(886): len = 162121, overlap = 82
PHY-3002 : Step(887): len = 161298, overlap = 84.75
PHY-3002 : Step(888): len = 161203, overlap = 83.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.58742e-05
PHY-3002 : Step(889): len = 161327, overlap = 79.25
PHY-3002 : Step(890): len = 161778, overlap = 79
PHY-3002 : Step(891): len = 163708, overlap = 75.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026752s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (116.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 261888, over cnt = 872(2%), over = 1694, worst = 7
PHY-1002 : len = 281336, over cnt = 536(1%), over = 839, worst = 6
PHY-1002 : len = 303104, over cnt = 180(0%), over = 260, worst = 5
PHY-1002 : len = 313488, over cnt = 25(0%), over = 37, worst = 2
PHY-1002 : len = 312560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 312560, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 312560, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.503880s wall, 0.703125s user + 0.140625s system = 0.843750s CPU (167.5%)

PHY-3001 : End congestion estimation;  1.205815s wall, 1.421875s user + 0.343750s system = 1.765625s CPU (146.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.912340s wall, 0.937500s user + 0.156250s system = 1.093750s CPU (119.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.27093e-06
PHY-3002 : Step(892): len = 163493, overlap = 111.5
PHY-3002 : Step(893): len = 163193, overlap = 117.25
PHY-3002 : Step(894): len = 162986, overlap = 117.25
PHY-3002 : Step(895): len = 161871, overlap = 123.5
PHY-3002 : Step(896): len = 159984, overlap = 126.75
PHY-3002 : Step(897): len = 158101, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.54186e-06
PHY-3002 : Step(898): len = 156658, overlap = 128.5
PHY-3002 : Step(899): len = 156416, overlap = 129
PHY-3002 : Step(900): len = 155670, overlap = 130
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.08371e-06
PHY-3002 : Step(901): len = 156021, overlap = 127.5
PHY-3002 : Step(902): len = 156021, overlap = 127.5
PHY-3002 : Step(903): len = 156002, overlap = 125.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 256400, over cnt = 910(2%), over = 1958, worst = 8
PHY-1002 : len = 277208, over cnt = 598(1%), over = 1083, worst = 8
PHY-1002 : len = 308104, over cnt = 251(0%), over = 435, worst = 6
PHY-1002 : len = 317384, over cnt = 165(0%), over = 263, worst = 6
PHY-1002 : len = 325344, over cnt = 18(0%), over = 25, worst = 2
PHY-1002 : len = 325216, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 325208, over cnt = 19(0%), over = 25, worst = 2
PHY-1002 : len = 325056, over cnt = 19(0%), over = 25, worst = 2
PHY-1001 : End global iterations;  2.845259s wall, 2.984375s user + 0.531250s system = 3.515625s CPU (123.6%)

PHY-3001 : End congestion estimation;  3.197550s wall, 3.375000s user + 0.562500s system = 3.937500s CPU (123.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.892902s wall, 0.937500s user + 0.187500s system = 1.125000s CPU (126.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57812e-05
PHY-3002 : Step(904): len = 155560, overlap = 186.25
PHY-3002 : Step(905): len = 157307, overlap = 176
PHY-3002 : Step(906): len = 159695, overlap = 165.5
PHY-3002 : Step(907): len = 162078, overlap = 153.5
PHY-3002 : Step(908): len = 163457, overlap = 147.25
PHY-3002 : Step(909): len = 164448, overlap = 144.25
PHY-3002 : Step(910): len = 164365, overlap = 148.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.15624e-05
PHY-3002 : Step(911): len = 168053, overlap = 138.25
PHY-3002 : Step(912): len = 170050, overlap = 133.25
PHY-3002 : Step(913): len = 172553, overlap = 129
PHY-3002 : Step(914): len = 174819, overlap = 129.5
PHY-3002 : Step(915): len = 179948, overlap = 127.25
PHY-3002 : Step(916): len = 179907, overlap = 126
PHY-3002 : Step(917): len = 179914, overlap = 126.75
PHY-3002 : Step(918): len = 179592, overlap = 130
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.31249e-05
PHY-3002 : Step(919): len = 186671, overlap = 114.5
PHY-3002 : Step(920): len = 194509, overlap = 100
PHY-3002 : Step(921): len = 203549, overlap = 89
PHY-3002 : Step(922): len = 207789, overlap = 94
PHY-3002 : Step(923): len = 207544, overlap = 90.75
PHY-3002 : Step(924): len = 207031, overlap = 92
PHY-3002 : Step(925): len = 207374, overlap = 90.5
PHY-3002 : Step(926): len = 206443, overlap = 93.75
PHY-3002 : Step(927): len = 206573, overlap = 87.75
PHY-3002 : Step(928): len = 207316, overlap = 90.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00012625
PHY-3002 : Step(929): len = 217375, overlap = 73.75
PHY-3002 : Step(930): len = 225985, overlap = 65.25
PHY-3002 : Step(931): len = 234511, overlap = 63
PHY-3002 : Step(932): len = 237479, overlap = 58.75
PHY-3002 : Step(933): len = 238100, overlap = 68
PHY-3002 : Step(934): len = 240936, overlap = 70.5
PHY-3002 : Step(935): len = 245495, overlap = 63.25
PHY-3002 : Step(936): len = 248736, overlap = 58.5
PHY-3002 : Step(937): len = 249753, overlap = 63
PHY-3002 : Step(938): len = 250780, overlap = 61
PHY-3002 : Step(939): len = 251476, overlap = 59
PHY-3002 : Step(940): len = 253470, overlap = 56
PHY-3002 : Step(941): len = 254849, overlap = 53
PHY-3002 : Step(942): len = 255985, overlap = 53.75
PHY-3002 : Step(943): len = 256215, overlap = 56.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0002525
PHY-3002 : Step(944): len = 268354, overlap = 49.25
PHY-3002 : Step(945): len = 274081, overlap = 46.5
PHY-3002 : Step(946): len = 279806, overlap = 40.5
PHY-3002 : Step(947): len = 283290, overlap = 37.5
PHY-3002 : Step(948): len = 284951, overlap = 39.25
PHY-3002 : Step(949): len = 286380, overlap = 42.75
PHY-3002 : Step(950): len = 288550, overlap = 39.75
PHY-3002 : Step(951): len = 290758, overlap = 37.5
PHY-3002 : Step(952): len = 292373, overlap = 41.25
PHY-3002 : Step(953): len = 291468, overlap = 38.25
PHY-3002 : Step(954): len = 290082, overlap = 39.75
PHY-3002 : Step(955): len = 289857, overlap = 40.5
PHY-3002 : Step(956): len = 290037, overlap = 38.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000499662
PHY-3002 : Step(957): len = 301460, overlap = 34.75
PHY-3002 : Step(958): len = 305628, overlap = 31.25
PHY-3002 : Step(959): len = 309288, overlap = 31
PHY-3002 : Step(960): len = 310988, overlap = 29.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000999324
PHY-3002 : Step(961): len = 318932, overlap = 29.75
PHY-3002 : Step(962): len = 322655, overlap = 27.5
PHY-3002 : Step(963): len = 328168, overlap = 30.75
PHY-3002 : Step(964): len = 329455, overlap = 31.25
PHY-3002 : Step(965): len = 328051, overlap = 31.75
PHY-3002 : Step(966): len = 328273, overlap = 31
PHY-3002 : Step(967): len = 330494, overlap = 30
PHY-3002 : Step(968): len = 331223, overlap = 31
PHY-3002 : Step(969): len = 330378, overlap = 32.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00192332
PHY-3002 : Step(970): len = 336251, overlap = 32.5
PHY-3002 : Step(971): len = 337754, overlap = 31.5
PHY-3002 : Step(972): len = 341232, overlap = 32.5
PHY-3002 : Step(973): len = 342747, overlap = 32.75
PHY-3002 : Step(974): len = 343246, overlap = 30.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00365055
PHY-3002 : Step(975): len = 346953, overlap = 30.5
PHY-3002 : Step(976): len = 347950, overlap = 30.75
PHY-3002 : Step(977): len = 349937, overlap = 28
PHY-3002 : Step(978): len = 351215, overlap = 29
PHY-3002 : Step(979): len = 351284, overlap = 27.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.490699s wall, 4.312500s user + 3.812500s system = 8.125000s CPU (180.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 547408, over cnt = 125(0%), over = 162, worst = 3
PHY-1002 : len = 547984, over cnt = 66(0%), over = 79, worst = 3
PHY-1002 : len = 548296, over cnt = 38(0%), over = 44, worst = 2
PHY-1002 : len = 548648, over cnt = 12(0%), over = 13, worst = 2
PHY-1002 : len = 548360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.348806s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (179.2%)

PHY-3001 : End congestion estimation;  0.802928s wall, 1.015625s user + 0.203125s system = 1.218750s CPU (151.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.003939s wall, 1.000000s user + 0.187500s system = 1.187500s CPU (118.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000554237
PHY-3002 : Step(980): len = 335811, overlap = 7.5
PHY-3002 : Step(981): len = 333560, overlap = 9.75
PHY-3002 : Step(982): len = 331065, overlap = 13
PHY-3002 : Step(983): len = 329663, overlap = 14
PHY-3002 : Step(984): len = 329114, overlap = 14
PHY-3002 : Step(985): len = 329041, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.079458s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (118.0%)

PHY-3001 : Legalized: Len = 331760, Over = 0
PHY-3001 : Final: Len = 331760, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 515624, over cnt = 165(0%), over = 204, worst = 3
PHY-1002 : len = 516824, over cnt = 74(0%), over = 88, worst = 3
PHY-1002 : len = 516840, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 516944, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 516616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.349058s wall, 0.531250s user + 0.078125s system = 0.609375s CPU (174.6%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3562 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3586 instances, 3558 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23531, tnet num: 7405, tinst num: 3586, tnode num: 24213, tedge num: 41333.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.818277s wall, 1.828125s user + 0.312500s system = 2.140625s CPU (117.7%)

RUN-1004 : used memory is 868 MB, reserved memory is 997 MB, peak memory is 1120 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 351 clock pins, and constraint 682 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.469847s wall, 2.468750s user + 0.406250s system = 2.875000s CPU (116.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 331760
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(986): len = 331760, overlap = 0
PHY-3002 : Step(987): len = 331760, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010487s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 515624, over cnt = 165(0%), over = 204, worst = 3
PHY-1002 : len = 516824, over cnt = 74(0%), over = 88, worst = 3
PHY-1002 : len = 516840, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 516944, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 516616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.347708s wall, 0.484375s user + 0.062500s system = 0.546875s CPU (157.3%)

PHY-3001 : End congestion estimation;  0.756131s wall, 0.921875s user + 0.140625s system = 1.062500s CPU (140.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.656869s wall, 1.656250s user + 0.250000s system = 1.906250s CPU (115.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(988): len = 331760, overlap = 0
PHY-3002 : Step(989): len = 331760, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 515624, over cnt = 165(0%), over = 204, worst = 3
PHY-1002 : len = 516824, over cnt = 74(0%), over = 88, worst = 3
PHY-1002 : len = 516840, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 516944, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 516616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.338868s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (166.0%)

PHY-3001 : End congestion estimation;  0.740010s wall, 0.890625s user + 0.125000s system = 1.015625s CPU (137.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975173s wall, 1.031250s user + 0.187500s system = 1.218750s CPU (125.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(990): len = 331760, overlap = 0
PHY-3002 : Step(991): len = 331760, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020479s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 515624, over cnt = 165(0%), over = 204, worst = 3
PHY-1002 : len = 516824, over cnt = 74(0%), over = 88, worst = 3
PHY-1002 : len = 516840, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 516944, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 516616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.364175s wall, 0.406250s user + 0.140625s system = 0.546875s CPU (150.2%)

PHY-3001 : End congestion estimation;  0.825943s wall, 0.859375s user + 0.250000s system = 1.109375s CPU (134.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7405 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.997606s wall, 1.031250s user + 0.187500s system = 1.218750s CPU (122.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(992): len = 331760, overlap = 0
PHY-3002 : Step(993): len = 331760, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023194s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.4%)

PHY-3001 : Legalized: Len = 331760, Over = 0
PHY-3001 : Final: Len = 331760, Over = 0
RUN-1003 : finish command "place -eco" in  9.464565s wall, 10.125000s user + 1.890625s system = 12.015625s CPU (127.0%)

RUN-1004 : used memory is 888 MB, reserved memory is 1016 MB, peak memory is 1120 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  54.692148s wall, 84.937500s user + 20.828125s system = 105.765625s CPU (193.4%)

RUN-1004 : used memory is 887 MB, reserved memory is 1015 MB, peak memory is 1120 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4062 to 3103
PHY-1001 : Pin misalignment score is improved from 3103 to 3057
PHY-1001 : Pin misalignment score is improved from 3057 to 3056
PHY-1001 : Pin misalignment score is improved from 3056 to 3054
PHY-1001 : Pin misalignment score is improved from 3054 to 3054
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3588 instances
RUN-1001 : 1779 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7407 nets
RUN-1001 : 4161 nets have 2 pins
RUN-1001 : 3092 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 515624, over cnt = 165(0%), over = 204, worst = 3
PHY-1002 : len = 516824, over cnt = 74(0%), over = 88, worst = 3
PHY-1002 : len = 516840, over cnt = 33(0%), over = 38, worst = 2
PHY-1002 : len = 516944, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 516616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.332214s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (159.9%)

PHY-1001 : End global routing;  1.037570s wall, 1.187500s user + 0.187500s system = 1.375000s CPU (132.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.054680s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (171.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000105s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 722016, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 28.825917s wall, 47.140625s user + 6.437500s system = 53.578125s CPU (185.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 721864, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.119037s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (144.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 721808, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 721808
PHY-1001 : End DR Iter 2; 0.106736s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (87.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  36.126160s wall, 54.046875s user + 8.171875s system = 62.218750s CPU (172.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.390872s wall, 111.531250s user + 19.312500s system = 130.843750s CPU (140.1%)

RUN-1004 : used memory is 924 MB, reserved memory is 1055 MB, peak memory is 1157 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7114   out of  19600   36.30%
#reg                  266   out of  19600    1.36%
#le                  7114
  #lut only          6848   out of   7114   96.26%
  #reg only             0   out of   7114    0.00%
  #lut&reg            266   out of   7114    3.74%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.881669s wall, 4.312500s user + 1.625000s system = 5.937500s CPU (121.6%)

RUN-1004 : used memory is 924 MB, reserved memory is 1055 MB, peak memory is 1157 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3588
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7407, pip num: 53739
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2955 valid insts, and 190742 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.709956s wall, 63.828125s user + 4.046875s system = 67.875000s CPU (344.4%)

RUN-1004 : used memory is 925 MB, reserved memory is 1054 MB, peak memory is 1157 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.334552s wall, 4.187500s user + 0.750000s system = 4.937500s CPU (113.9%)

RUN-1004 : used memory is 978 MB, reserved memory is 1108 MB, peak memory is 1157 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.137639s wall, 0.890625s user + 1.578125s system = 2.468750s CPU (34.6%)

RUN-1004 : used memory is 1007 MB, reserved memory is 1138 MB, peak memory is 1157 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.335682s wall, 5.437500s user + 2.656250s system = 8.093750s CPU (65.6%)

RUN-1004 : used memory is 966 MB, reserved memory is 1096 MB, peak memory is 1157 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-5007 WARNING: net 'adc_vla_view' does not have a driver in Top.v(178)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.363277s wall, 1.406250s user + 0.234375s system = 1.640625s CPU (120.3%)

RUN-1004 : used memory is 914 MB, reserved memory is 1087 MB, peak memory is 1157 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-5013 WARNING: Undriven net: model "Top" / net "adc_vla_view" in Top.v(178)
SYN-5014 WARNING: the net's pin: pin "dat[0]" in Top.v(177)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8327/563 useful/useless nets, 4767/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 501 instances.
SYN-1015 : Optimize round 1, 1037 better
SYN-1014 : Optimize round 2
SYN-1032 : 7608/297 useful/useless nets, 4235/134 useful/useless insts
SYN-1019 : Optimized 1445 mux instances.
SYN-1016 : Merged 81 instances.
SYN-1015 : Optimize round 2, 1781 better
SYN-1014 : Optimize round 3
SYN-1032 : 4598/1571 useful/useless nets, 2652/32 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 67 instances.
SYN-1015 : Optimize round 3, 146 better
SYN-1014 : Optimize round 4
SYN-1032 : 4456/88 useful/useless nets, 2573/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 65 instances.
SYN-1015 : Optimize round 4, 97 better
SYN-1014 : Optimize round 5
SYN-1032 : 4318/85 useful/useless nets, 2496/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 65 instances.
SYN-1015 : Optimize round 5, 96 better
SYN-1014 : Optimize round 6
SYN-1032 : 4180/84 useful/useless nets, 2419/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1016 : Merged 65 instances.
SYN-1015 : Optimize round 6, 97 better
SYN-1014 : Optimize round 7
SYN-1032 : 4042/85 useful/useless nets, 2342/0 useful/useless insts
SYN-1019 : Optimized 10 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 65 instances.
SYN-1015 : Optimize round 7, 105 better
SYN-1014 : Optimize round 8
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 3905/86 useful/useless nets, 2266/0 useful/useless insts
SYN-1019 : Optimized 9 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 8, 106 better
SYN-1014 : Optimize round 9
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 3777/79 useful/useless nets, 2193/0 useful/useless insts
SYN-1019 : Optimized 7 mux instances.
SYN-1016 : Merged 46 instances.
SYN-1015 : Optimize round 9, 82 better
SYN-1014 : Optimize round 10
SYN-1032 : 3676/63 useful/useless nets, 2134/0 useful/useless insts
SYN-1019 : Optimized 14 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 44 instances.
SYN-1015 : Optimize round 10, 82 better
RUN-1003 : finish command "optimize_rtl" in  12.891626s wall, 12.984375s user + 2.046875s system = 15.031250s CPU (116.6%)

RUN-1004 : used memory is 914 MB, reserved memory is 1087 MB, peak memory is 1157 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         1668
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                 64
  #bufif1               0
  #MX21              1353
  #FADD                 0
  #DFF                241
  #LATCH                0
#MACRO_ADD            121
#MACRO_EQ              10
#MACRO_MULT             1
#MACRO_MUX            276

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |1427   |241    |133    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  1.986733s wall, 1.734375s user + 0.609375s system = 2.343750s CPU (118.0%)

RUN-1004 : used memory is 914 MB, reserved memory is 1087 MB, peak memory is 1157 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 3641/13 useful/useless nets, 2104/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 13 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 3641/0 useful/useless nets, 2104/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 3726/0 useful/useless nets, 2207/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 93 better
SYN-2501 : Optimize round 2
SYN-1032 : 3723/0 useful/useless nets, 2204/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 122 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 7 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 7 instances into 0 LUTs, name keeping = 0%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 14 ROM instances
SYN-1032 : 7098/48 useful/useless nets, 5579/48 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2142 (2.97), #lev = 18 (7.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.33 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1863 instances into 2188 LUTs, name keeping = 72%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7417/0 useful/useless nets, 5898/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 237 DFF/LATCH to SEQ ...
SYN-4009 : Pack 55 carry chain into lslice
SYN-4007 : Packing 1854 adder to BLE ...
SYN-4008 : Packed 1854 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2201 LUT to BLE ...
SYN-4008 : Packed 2201 LUT and 205 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 1966 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 2201/3595 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 4927   out of  19600   25.14%
#reg                  237   out of  19600    1.21%
#le                  4927
  #lut only          4690   out of   4927   95.19%
  #reg only             0   out of   4927    0.00%
  #lut&reg            237   out of   4927    4.81%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |4927  |4927  |237   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  8.346214s wall, 8.359375s user + 1.703125s system = 10.062500s CPU (120.6%)

RUN-1004 : used memory is 909 MB, reserved memory is 1081 MB, peak memory is 1157 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  3.508527s wall, 3.046875s user + 1.031250s system = 4.078125s CPU (116.2%)

RUN-1004 : used memory is 909 MB, reserved memory is 1081 MB, peak memory is 1157 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2493 instances
RUN-1001 : 1233 mslices, 1232 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5143 nets
RUN-1001 : 2696 nets have 2 pins
RUN-1001 : 2364 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2491 instances, 2465 slices, 122 macros(1363 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 16445, tnet num: 5141, tinst num: 2491, tnode num: 17023, tedge num: 28792.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.532247s wall, 1.546875s user + 0.281250s system = 1.828125s CPU (119.3%)

RUN-1004 : used memory is 909 MB, reserved memory is 1081 MB, peak memory is 1157 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 289 clock pins, and constraint 578 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.056892s wall, 2.125000s user + 0.437500s system = 2.562500s CPU (124.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.48532e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(994): len = 946572, overlap = 4.75
PHY-3002 : Step(995): len = 669690, overlap = 11
PHY-3002 : Step(996): len = 534232, overlap = 38.25
PHY-3002 : Step(997): len = 426962, overlap = 69.5
PHY-3002 : Step(998): len = 344262, overlap = 98.25
PHY-3002 : Step(999): len = 273264, overlap = 123.25
PHY-3002 : Step(1000): len = 227750, overlap = 145.5
PHY-3002 : Step(1001): len = 182040, overlap = 157
PHY-3002 : Step(1002): len = 162582, overlap = 160.25
PHY-3002 : Step(1003): len = 144621, overlap = 165.25
PHY-3002 : Step(1004): len = 130092, overlap = 176.25
PHY-3002 : Step(1005): len = 123163, overlap = 172.25
PHY-3002 : Step(1006): len = 113551, overlap = 180
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72915e-06
PHY-3002 : Step(1007): len = 110884, overlap = 177.25
PHY-3002 : Step(1008): len = 110497, overlap = 170.75
PHY-3002 : Step(1009): len = 108014, overlap = 164.75
PHY-3002 : Step(1010): len = 103486, overlap = 144.75
PHY-3002 : Step(1011): len = 105243, overlap = 138.75
PHY-3002 : Step(1012): len = 101516, overlap = 113
PHY-3002 : Step(1013): len = 102029, overlap = 110
PHY-3002 : Step(1014): len = 100156, overlap = 102.75
PHY-3002 : Step(1015): len = 100847, overlap = 102
PHY-3002 : Step(1016): len = 101499, overlap = 95
PHY-3002 : Step(1017): len = 101925, overlap = 87.75
PHY-3002 : Step(1018): len = 102558, overlap = 81.25
PHY-3002 : Step(1019): len = 102722, overlap = 82.5
PHY-3002 : Step(1020): len = 103413, overlap = 78.25
PHY-3002 : Step(1021): len = 102114, overlap = 78.5
PHY-3002 : Step(1022): len = 101811, overlap = 77.5
PHY-3002 : Step(1023): len = 101298, overlap = 76.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.4583e-06
PHY-3002 : Step(1024): len = 101000, overlap = 76.25
PHY-3002 : Step(1025): len = 100983, overlap = 76.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.8687e-06
PHY-3002 : Step(1026): len = 101383, overlap = 74.5
PHY-3002 : Step(1027): len = 102199, overlap = 72.5
PHY-3002 : Step(1028): len = 105840, overlap = 64
PHY-3002 : Step(1029): len = 110486, overlap = 55.25
PHY-3002 : Step(1030): len = 110866, overlap = 57.25
PHY-3002 : Step(1031): len = 111028, overlap = 56.5
PHY-3002 : Step(1032): len = 111704, overlap = 52
PHY-3002 : Step(1033): len = 110672, overlap = 52.25
PHY-3002 : Step(1034): len = 110329, overlap = 52.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.97374e-05
PHY-3002 : Step(1035): len = 110425, overlap = 51.5
PHY-3002 : Step(1036): len = 110593, overlap = 51
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.67035e-07
PHY-3002 : Step(1037): len = 111215, overlap = 77.5
PHY-3002 : Step(1038): len = 110512, overlap = 77.75
PHY-3002 : Step(1039): len = 107429, overlap = 76.5
PHY-3002 : Step(1040): len = 105256, overlap = 88.25
PHY-3002 : Step(1041): len = 103404, overlap = 96
PHY-3002 : Step(1042): len = 99408.9, overlap = 100.25
PHY-3002 : Step(1043): len = 96518.3, overlap = 103.75
PHY-3002 : Step(1044): len = 94155, overlap = 113.5
PHY-3002 : Step(1045): len = 90871.8, overlap = 120.5
PHY-3002 : Step(1046): len = 88763.3, overlap = 120.25
PHY-3002 : Step(1047): len = 86789, overlap = 120.75
PHY-3002 : Step(1048): len = 84133.5, overlap = 119.75
PHY-3002 : Step(1049): len = 83436.3, overlap = 115.75
PHY-3002 : Step(1050): len = 82170, overlap = 119
PHY-3002 : Step(1051): len = 80618.8, overlap = 122.5
PHY-3002 : Step(1052): len = 80433.8, overlap = 123
PHY-3002 : Step(1053): len = 78952.2, overlap = 129.5
PHY-3002 : Step(1054): len = 78326.5, overlap = 131
PHY-3002 : Step(1055): len = 78453.3, overlap = 134.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93407e-06
PHY-3002 : Step(1056): len = 77323.1, overlap = 134.25
PHY-3002 : Step(1057): len = 77455.7, overlap = 133.75
PHY-3002 : Step(1058): len = 77997.3, overlap = 133.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86814e-06
PHY-3002 : Step(1059): len = 79624, overlap = 121.75
PHY-3002 : Step(1060): len = 80821.4, overlap = 119
PHY-3002 : Step(1061): len = 82520.6, overlap = 99.75
PHY-3002 : Step(1062): len = 86707.9, overlap = 95
PHY-3002 : Step(1063): len = 87161.7, overlap = 88.75
PHY-3002 : Step(1064): len = 86827.4, overlap = 88.5
PHY-3002 : Step(1065): len = 87279.3, overlap = 89.75
PHY-3002 : Step(1066): len = 87758.7, overlap = 90.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.73628e-06
PHY-3002 : Step(1067): len = 87845.5, overlap = 92
PHY-3002 : Step(1068): len = 88733.3, overlap = 90.5
PHY-3002 : Step(1069): len = 93709.7, overlap = 83.75
PHY-3002 : Step(1070): len = 100547, overlap = 67.75
PHY-3002 : Step(1071): len = 99555.1, overlap = 72.25
PHY-3002 : Step(1072): len = 99519.3, overlap = 71.25
PHY-3002 : Step(1073): len = 99598.9, overlap = 72.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.54726e-05
PHY-3002 : Step(1074): len = 99330.3, overlap = 69.75
PHY-3002 : Step(1075): len = 99490.9, overlap = 69.75
PHY-3002 : Step(1076): len = 103047, overlap = 68.75
PHY-3002 : Step(1077): len = 106050, overlap = 60.5
PHY-3002 : Step(1078): len = 104863, overlap = 58
PHY-3002 : Step(1079): len = 104886, overlap = 61.5
PHY-3002 : Step(1080): len = 105327, overlap = 61
PHY-3002 : Step(1081): len = 106466, overlap = 54
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.09451e-05
PHY-3002 : Step(1082): len = 107409, overlap = 41.5
PHY-3002 : Step(1083): len = 113162, overlap = 34.25
PHY-3002 : Step(1084): len = 118549, overlap = 28.25
PHY-3002 : Step(1085): len = 119713, overlap = 24.25
PHY-3002 : Step(1086): len = 121313, overlap = 23.25
PHY-3002 : Step(1087): len = 121545, overlap = 26.5
PHY-3002 : Step(1088): len = 121724, overlap = 26.75
PHY-3002 : Step(1089): len = 122856, overlap = 24.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.18902e-05
PHY-3002 : Step(1090): len = 129352, overlap = 14.25
PHY-3002 : Step(1091): len = 133002, overlap = 11.75
PHY-3002 : Step(1092): len = 134813, overlap = 12.75
PHY-3002 : Step(1093): len = 137669, overlap = 14.25
PHY-3002 : Step(1094): len = 142014, overlap = 10.5
PHY-3002 : Step(1095): len = 142256, overlap = 11.25
PHY-3002 : Step(1096): len = 142708, overlap = 12
PHY-3002 : Step(1097): len = 143663, overlap = 12.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00012378
PHY-3002 : Step(1098): len = 154395, overlap = 11.75
PHY-3002 : Step(1099): len = 161998, overlap = 8.25
PHY-3002 : Step(1100): len = 167902, overlap = 7.5
PHY-3002 : Step(1101): len = 174866, overlap = 5
PHY-3002 : Step(1102): len = 174964, overlap = 4.75
PHY-3002 : Step(1103): len = 174169, overlap = 4.5
PHY-3002 : Step(1104): len = 172844, overlap = 6
PHY-3002 : Step(1105): len = 172412, overlap = 4.5
PHY-3002 : Step(1106): len = 172791, overlap = 4.75
PHY-3002 : Step(1107): len = 173541, overlap = 4.5
PHY-3002 : Step(1108): len = 173910, overlap = 5.25
PHY-3002 : Step(1109): len = 173843, overlap = 6.75
PHY-3002 : Step(1110): len = 173934, overlap = 6
PHY-3002 : Step(1111): len = 173187, overlap = 7
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000247561
PHY-3002 : Step(1112): len = 185183, overlap = 8.25
PHY-3002 : Step(1113): len = 190689, overlap = 7.5
PHY-3002 : Step(1114): len = 194812, overlap = 6
PHY-3002 : Step(1115): len = 198655, overlap = 6.25
PHY-3002 : Step(1116): len = 199532, overlap = 7
PHY-3002 : Step(1117): len = 199116, overlap = 5.75
PHY-3002 : Step(1118): len = 197772, overlap = 6.75
PHY-3002 : Step(1119): len = 196834, overlap = 7.25
PHY-3002 : Step(1120): len = 198167, overlap = 7.5
PHY-3002 : Step(1121): len = 200034, overlap = 6.25
PHY-3002 : Step(1122): len = 199524, overlap = 5.5
PHY-3002 : Step(1123): len = 198466, overlap = 4.25
PHY-3002 : Step(1124): len = 197654, overlap = 5
PHY-3002 : Step(1125): len = 197434, overlap = 6.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000495122
PHY-3002 : Step(1126): len = 208309, overlap = 6
PHY-3002 : Step(1127): len = 212748, overlap = 5
PHY-3002 : Step(1128): len = 216181, overlap = 5
PHY-3002 : Step(1129): len = 217376, overlap = 5
PHY-3002 : Step(1130): len = 216642, overlap = 4.25
PHY-3002 : Step(1131): len = 215743, overlap = 4.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00091784
PHY-3002 : Step(1132): len = 223300, overlap = 4.25
PHY-3002 : Step(1133): len = 227071, overlap = 3.75
PHY-3002 : Step(1134): len = 229508, overlap = 2.75
PHY-3002 : Step(1135): len = 231816, overlap = 1
PHY-3002 : Step(1136): len = 233118, overlap = 1
PHY-3002 : Step(1137): len = 233472, overlap = 0.75
PHY-3002 : Step(1138): len = 232400, overlap = 1
PHY-3002 : Step(1139): len = 231616, overlap = 0.75
PHY-3002 : Step(1140): len = 231580, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000231083
PHY-3002 : Step(1141): len = 223669, overlap = 38.75
PHY-3002 : Step(1142): len = 212683, overlap = 34.25
PHY-3002 : Step(1143): len = 203746, overlap = 30.25
PHY-3002 : Step(1144): len = 199387, overlap = 27
PHY-3002 : Step(1145): len = 198766, overlap = 25.5
PHY-3002 : Step(1146): len = 197961, overlap = 23
PHY-3002 : Step(1147): len = 196862, overlap = 23.75
PHY-3002 : Step(1148): len = 195106, overlap = 25.25
PHY-3002 : Step(1149): len = 193993, overlap = 25.75
PHY-3002 : Step(1150): len = 193167, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000462165
PHY-3002 : Step(1151): len = 204965, overlap = 23.5
PHY-3002 : Step(1152): len = 208150, overlap = 23.5
PHY-3002 : Step(1153): len = 211426, overlap = 21
PHY-3002 : Step(1154): len = 213301, overlap = 20.5
PHY-3002 : Step(1155): len = 212587, overlap = 22.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00092433
PHY-3002 : Step(1156): len = 221067, overlap = 22
PHY-3002 : Step(1157): len = 225143, overlap = 21.5
PHY-3002 : Step(1158): len = 229377, overlap = 19.75
PHY-3002 : Step(1159): len = 231698, overlap = 18.5
PHY-3002 : Step(1160): len = 231900, overlap = 18
PHY-3002 : Step(1161): len = 231649, overlap = 16.25
PHY-3002 : Step(1162): len = 231912, overlap = 16
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00183617
PHY-3002 : Step(1163): len = 238179, overlap = 16.5
PHY-3002 : Step(1164): len = 239907, overlap = 16.5
PHY-3002 : Step(1165): len = 242707, overlap = 16.5
PHY-3002 : Step(1166): len = 244765, overlap = 15.75
PHY-3002 : Step(1167): len = 245294, overlap = 14.5
PHY-3002 : Step(1168): len = 245659, overlap = 16.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00356736
PHY-3002 : Step(1169): len = 248668, overlap = 17.25
PHY-3002 : Step(1170): len = 249443, overlap = 17.5
PHY-3002 : Step(1171): len = 250811, overlap = 17.75
PHY-3002 : Step(1172): len = 251947, overlap = 17.75
PHY-3002 : Step(1173): len = 253312, overlap = 16.25
PHY-3002 : Step(1174): len = 254330, overlap = 16
PHY-3002 : Step(1175): len = 254997, overlap = 14.25
PHY-3002 : Step(1176): len = 255453, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00662205
PHY-3002 : Step(1177): len = 256830, overlap = 13.25
PHY-3002 : Step(1178): len = 257666, overlap = 13.5
PHY-3002 : Step(1179): len = 258646, overlap = 13.75
PHY-3002 : Step(1180): len = 259252, overlap = 13.75
PHY-3002 : Step(1181): len = 260011, overlap = 13.75
PHY-3002 : Step(1182): len = 260507, overlap = 13.5
PHY-3002 : Step(1183): len = 261111, overlap = 13.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0109945
PHY-3002 : Step(1184): len = 261795, overlap = 13.25
PHY-3002 : Step(1185): len = 262736, overlap = 13
PHY-3002 : Step(1186): len = 263183, overlap = 13
PHY-3002 : Step(1187): len = 263856, overlap = 13
PHY-3002 : Step(1188): len = 264197, overlap = 12.75
PHY-3002 : Step(1189): len = 264824, overlap = 12.25
PHY-3002 : Step(1190): len = 265127, overlap = 12.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.556236s wall, 3.562500s user + 3.046875s system = 6.609375s CPU (185.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00057084
PHY-3002 : Step(1191): len = 251446, overlap = 3
PHY-3002 : Step(1192): len = 244032, overlap = 4.5
PHY-3002 : Step(1193): len = 239305, overlap = 7.5
PHY-3002 : Step(1194): len = 236902, overlap = 7.5
PHY-3002 : Step(1195): len = 236367, overlap = 6.25
PHY-3002 : Step(1196): len = 236318, overlap = 6.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081811s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (152.8%)

PHY-3001 : Legalized: Len = 237975, Over = 0
PHY-3001 : Final: Len = 237975, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 359248, over cnt = 75(0%), over = 93, worst = 2
PHY-1002 : len = 359712, over cnt = 40(0%), over = 46, worst = 2
PHY-1002 : len = 359768, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 359880, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 359968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.200691s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (210.2%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 2467 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 2491 instances, 2465 slices, 122 macros(1363 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 16445, tnet num: 5141, tinst num: 2491, tnode num: 17023, tedge num: 28792.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.476623s wall, 1.468750s user + 0.250000s system = 1.718750s CPU (116.4%)

RUN-1004 : used memory is 909 MB, reserved memory is 1081 MB, peak memory is 1157 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 289 clock pins, and constraint 578 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.896993s wall, 1.921875s user + 0.328125s system = 2.250000s CPU (118.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 237975
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1197): len = 237975, overlap = 0
PHY-3002 : Step(1198): len = 237975, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012040s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (129.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1199): len = 237975, overlap = 0
PHY-3002 : Step(1200): len = 237975, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1201): len = 237975, overlap = 0
PHY-3002 : Step(1202): len = 237975, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022810s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (274.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%, beta_incr = 0.849082
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1203): len = 237975, overlap = 0
PHY-3002 : Step(1204): len = 237975, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018174s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.0%)

PHY-3001 : Legalized: Len = 237975, Over = 0
PHY-3001 : Final: Len = 237975, Over = 0
RUN-1003 : finish command "place -eco" in  2.840665s wall, 3.093750s user + 0.828125s system = 3.921875s CPU (138.1%)

RUN-1004 : used memory is 909 MB, reserved memory is 1081 MB, peak memory is 1157 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  40.250653s wall, 68.937500s user + 20.375000s system = 89.312500s CPU (221.9%)

RUN-1004 : used memory is 909 MB, reserved memory is 1081 MB, peak memory is 1157 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 2657 to 2025
PHY-1001 : Pin misalignment score is improved from 2025 to 1998
PHY-1001 : Pin misalignment score is improved from 1998 to 1998
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 2493 instances
RUN-1001 : 1233 mslices, 1232 lslices, 20 pads, 0 brams, 2 dsps
RUN-1001 : There are total 5143 nets
RUN-1001 : 2696 nets have 2 pins
RUN-1001 : 2364 nets have [3 - 5] pins
RUN-1001 : 24 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 48 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 359248, over cnt = 75(0%), over = 93, worst = 2
PHY-1002 : len = 359712, over cnt = 40(0%), over = 46, worst = 2
PHY-1002 : len = 359768, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 359880, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 359968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.193900s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (177.3%)

PHY-1001 : End global routing;  0.698713s wall, 0.828125s user + 0.093750s system = 0.921875s CPU (131.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.047591s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (197.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 75% nets.
PHY-1002 : len = 497640, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End Routed; 10.603652s wall, 21.671875s user + 2.359375s system = 24.031250s CPU (226.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 497544, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.077971s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (160.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 497504, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 497504
PHY-1001 : End DR Iter 2; 0.073446s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (127.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.340059s wall, 27.093750s user + 3.765625s system = 30.859375s CPU (188.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  32.325679s wall, 43.125000s user + 6.656250s system = 49.781250s CPU (154.0%)

RUN-1004 : used memory is 935 MB, reserved memory is 1107 MB, peak memory is 1157 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 4927   out of  19600   25.14%
#reg                  237   out of  19600    1.21%
#le                  4927
  #lut only          4690   out of   4927   95.19%
  #reg only             0   out of   4927    0.00%
  #lut&reg            237   out of   4927    4.81%
#dsp                    2   out of     29    6.90%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  3.588914s wall, 3.203125s user + 0.968750s system = 4.171875s CPU (116.2%)

RUN-1004 : used memory is 935 MB, reserved memory is 1107 MB, peak memory is 1157 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 2493
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 5143, pip num: 37312
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2780 valid insts, and 129981 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  17.183403s wall, 55.750000s user + 3.031250s system = 58.781250s CPU (342.1%)

RUN-1004 : used memory is 935 MB, reserved memory is 1107 MB, peak memory is 1157 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.321567s wall, 4.250000s user + 0.750000s system = 5.000000s CPU (115.7%)

RUN-1004 : used memory is 970 MB, reserved memory is 1141 MB, peak memory is 1157 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.189184s wall, 0.703125s user + 1.375000s system = 2.078125s CPU (28.9%)

RUN-1004 : used memory is 978 MB, reserved memory is 1150 MB, peak memory is 1157 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.377113s wall, 5.265625s user + 2.406250s system = 7.671875s CPU (62.0%)

RUN-1004 : used memory is 936 MB, reserved memory is 1108 MB, peak memory is 1157 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.575085s wall, 1.531250s user + 0.296875s system = 1.828125s CPU (116.1%)

RUN-1004 : used memory is 848 MB, reserved memory is 1053 MB, peak memory is 1157 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/822 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 500 instances.
SYN-1015 : Optimize round 1, 1482 better
SYN-1014 : Optimize round 2
SYN-1032 : 8720/304 useful/useless nets, 4844/134 useful/useless insts
SYN-1019 : Optimized 1680 mux instances.
SYN-1020 : Optimized 4 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1903 better
SYN-1014 : Optimize round 3
SYN-1032 : 5375/1698 useful/useless nets, 3091/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5365/9 useful/useless nets, 3086/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5355/9 useful/useless nets, 3081/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5345/9 useful/useless nets, 3076/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5335/9 useful/useless nets, 3071/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5325/9 useful/useless nets, 3066/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5315/9 useful/useless nets, 3061/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5305/9 useful/useless nets, 3056/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.767321s wall, 6.890625s user + 1.218750s system = 8.109375s CPU (119.8%)

RUN-1004 : used memory is 849 MB, reserved memory is 1054 MB, peak memory is 1157 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2508
  #and                 11
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                112
  #bufif1               0
  #MX21              2116
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2239   |269    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.699015s wall, 2.359375s user + 0.890625s system = 3.250000s CPU (120.4%)

RUN-1004 : used memory is 850 MB, reserved memory is 1055 MB, peak memory is 1157 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5355/14 useful/useless nets, 3074/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5355/0 useful/useless nets, 3074/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5430/12 useful/useless nets, 3167/12 useful/useless insts
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 115 better
SYN-2501 : Optimize round 2
SYN-1032 : 5426/0 useful/useless nets, 3163/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10389/94 useful/useless nets, 8126/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2930 (2.98), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.61 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2668 instances into 2983 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10698/0 useful/useless nets, 8435/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3011 LUT to BLE ...
SYN-4008 : Packed 3011 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2760 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3011/5088 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7101   out of  19600   36.23%
#reg                  253   out of  19600    1.29%
#le                  7101
  #lut only          6848   out of   7101   96.44%
  #reg only             0   out of   7101    0.00%
  #lut&reg            253   out of   7101    3.56%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7101  |7101  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  18.358058s wall, 15.578125s user + 2.750000s system = 18.328125s CPU (99.8%)

RUN-1004 : used memory is 861 MB, reserved memory is 1066 MB, peak memory is 1157 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  13.872711s wall, 6.187500s user + 1.281250s system = 7.468750s CPU (53.8%)

RUN-1004 : used memory is 863 MB, reserved memory is 1066 MB, peak memory is 1157 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3582 instances
RUN-1001 : 1776 mslices, 1776 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7381 nets
RUN-1001 : 4135 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3580 instances, 3552 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23427, tnet num: 7379, tinst num: 3580, tnode num: 24057, tedge num: 41164.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  4.074343s wall, 2.328125s user + 0.140625s system = 2.468750s CPU (60.6%)

RUN-1004 : used memory is 863 MB, reserved memory is 1066 MB, peak memory is 1157 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  5.791327s wall, 3.406250s user + 0.187500s system = 3.593750s CPU (62.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.12253e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1205): len = 1.45219e+06, overlap = 9.75
PHY-3002 : Step(1206): len = 1.10672e+06, overlap = 46.5
PHY-3002 : Step(1207): len = 917268, overlap = 80
PHY-3002 : Step(1208): len = 768132, overlap = 122.75
PHY-3002 : Step(1209): len = 644726, overlap = 145.25
PHY-3002 : Step(1210): len = 557888, overlap = 164.25
PHY-3002 : Step(1211): len = 493488, overlap = 180.75
PHY-3002 : Step(1212): len = 442075, overlap = 185.5
PHY-3002 : Step(1213): len = 387869, overlap = 193.75
PHY-3002 : Step(1214): len = 348383, overlap = 200.75
PHY-3002 : Step(1215): len = 319427, overlap = 210.25
PHY-3002 : Step(1216): len = 268941, overlap = 218
PHY-3002 : Step(1217): len = 248966, overlap = 227.5
PHY-3002 : Step(1218): len = 232243, overlap = 229.5
PHY-3002 : Step(1219): len = 209872, overlap = 237.25
PHY-3002 : Step(1220): len = 189565, overlap = 236
PHY-3002 : Step(1221): len = 176373, overlap = 242
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.93048e-06
PHY-3002 : Step(1222): len = 172763, overlap = 239.75
PHY-3002 : Step(1223): len = 167461, overlap = 240.5
PHY-3002 : Step(1224): len = 161313, overlap = 234.75
PHY-3002 : Step(1225): len = 159389, overlap = 214.25
PHY-3002 : Step(1226): len = 168051, overlap = 185.75
PHY-3002 : Step(1227): len = 163557, overlap = 184.5
PHY-3002 : Step(1228): len = 160384, overlap = 176.25
PHY-3002 : Step(1229): len = 156907, overlap = 167.5
PHY-3002 : Step(1230): len = 157831, overlap = 159
PHY-3002 : Step(1231): len = 152347, overlap = 162.5
PHY-3002 : Step(1232): len = 149890, overlap = 155.75
PHY-3002 : Step(1233): len = 147749, overlap = 150.75
PHY-3002 : Step(1234): len = 145776, overlap = 151
PHY-3002 : Step(1235): len = 145501, overlap = 145.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.86097e-06
PHY-3002 : Step(1236): len = 144778, overlap = 140.5
PHY-3002 : Step(1237): len = 145547, overlap = 140.25
PHY-3002 : Step(1238): len = 152436, overlap = 133.75
PHY-3002 : Step(1239): len = 151817, overlap = 133
PHY-3002 : Step(1240): len = 151179, overlap = 129
PHY-3002 : Step(1241): len = 156840, overlap = 110
PHY-3002 : Step(1242): len = 167067, overlap = 81
PHY-3002 : Step(1243): len = 161801, overlap = 80.25
PHY-3002 : Step(1244): len = 158959, overlap = 79
PHY-3002 : Step(1245): len = 158087, overlap = 81
PHY-3002 : Step(1246): len = 157825, overlap = 80.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.72194e-06
PHY-3002 : Step(1247): len = 157836, overlap = 77.75
PHY-3002 : Step(1248): len = 157888, overlap = 77.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.044786s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (139.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782531
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 247976, over cnt = 1052(2%), over = 2259, worst = 9
PHY-1002 : len = 269128, over cnt = 834(2%), over = 1450, worst = 8
PHY-1002 : len = 322312, over cnt = 280(0%), over = 438, worst = 7
PHY-1002 : len = 338584, over cnt = 53(0%), over = 71, worst = 4
PHY-1002 : len = 339424, over cnt = 10(0%), over = 13, worst = 2
PHY-1002 : len = 339328, over cnt = 10(0%), over = 11, worst = 2
PHY-1002 : len = 338864, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End global iterations;  1.937844s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (100.0%)

PHY-3001 : End congestion estimation;  2.480763s wall, 2.437500s user + 0.046875s system = 2.484375s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.139654s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (91.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31929e-06
PHY-3002 : Step(1249): len = 160338, overlap = 116.75
PHY-3002 : Step(1250): len = 160539, overlap = 117.75
PHY-3002 : Step(1251): len = 159112, overlap = 118.25
PHY-3002 : Step(1252): len = 157284, overlap = 119.25
PHY-3002 : Step(1253): len = 153948, overlap = 117.25
PHY-3002 : Step(1254): len = 148280, overlap = 118.5
PHY-3002 : Step(1255): len = 145325, overlap = 125.5
PHY-3002 : Step(1256): len = 141929, overlap = 130
PHY-3002 : Step(1257): len = 140357, overlap = 132.25
PHY-3002 : Step(1258): len = 138263, overlap = 135.25
PHY-3002 : Step(1259): len = 135132, overlap = 139.25
PHY-3002 : Step(1260): len = 133094, overlap = 141.25
PHY-3002 : Step(1261): len = 130569, overlap = 144.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63859e-06
PHY-3002 : Step(1262): len = 129807, overlap = 146
PHY-3002 : Step(1263): len = 129911, overlap = 142.25
PHY-3002 : Step(1264): len = 129911, overlap = 142.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.27717e-06
PHY-3002 : Step(1265): len = 130834, overlap = 135.25
PHY-3002 : Step(1266): len = 131355, overlap = 135
PHY-3002 : Step(1267): len = 133557, overlap = 132.25
PHY-3002 : Step(1268): len = 136242, overlap = 130.75
PHY-3002 : Step(1269): len = 139059, overlap = 114.75
PHY-3002 : Step(1270): len = 145457, overlap = 107.75
PHY-3002 : Step(1271): len = 147395, overlap = 101.5
PHY-3002 : Step(1272): len = 148123, overlap = 105.5
PHY-3002 : Step(1273): len = 149272, overlap = 102.75
PHY-3002 : Step(1274): len = 151025, overlap = 91
PHY-3002 : Step(1275): len = 151936, overlap = 90
PHY-3002 : Step(1276): len = 151891, overlap = 89.5
PHY-3002 : Step(1277): len = 152386, overlap = 85.75
PHY-3002 : Step(1278): len = 152831, overlap = 79.75
PHY-3002 : Step(1279): len = 151653, overlap = 84.25
PHY-3002 : Step(1280): len = 150613, overlap = 85.75
PHY-3002 : Step(1281): len = 150110, overlap = 84.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.05543e-05
PHY-3002 : Step(1282): len = 150017, overlap = 84.5
PHY-3002 : Step(1283): len = 150017, overlap = 84.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.73442e-05
PHY-3002 : Step(1284): len = 152706, overlap = 83.25
PHY-3002 : Step(1285): len = 154017, overlap = 81.5
PHY-3002 : Step(1286): len = 156354, overlap = 83.5
PHY-3002 : Step(1287): len = 159521, overlap = 79.75
PHY-3002 : Step(1288): len = 169745, overlap = 65.25
PHY-3002 : Step(1289): len = 170531, overlap = 62.75
PHY-3002 : Step(1290): len = 171845, overlap = 66.75
PHY-3002 : Step(1291): len = 173301, overlap = 68
PHY-3002 : Step(1292): len = 171344, overlap = 70.75
PHY-3002 : Step(1293): len = 170407, overlap = 72.25
PHY-3002 : Step(1294): len = 170074, overlap = 69.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.46883e-05
PHY-3002 : Step(1295): len = 171699, overlap = 64.5
PHY-3002 : Step(1296): len = 175245, overlap = 59
PHY-3002 : Step(1297): len = 186213, overlap = 43.5
PHY-3002 : Step(1298): len = 193321, overlap = 33.75
PHY-3002 : Step(1299): len = 199321, overlap = 34
PHY-3002 : Step(1300): len = 201171, overlap = 32.75
PHY-3002 : Step(1301): len = 203106, overlap = 30.75
PHY-3002 : Step(1302): len = 201901, overlap = 31
PHY-3002 : Step(1303): len = 201283, overlap = 32.25
PHY-3002 : Step(1304): len = 201918, overlap = 31.5
PHY-3002 : Step(1305): len = 200856, overlap = 29.5
PHY-3002 : Step(1306): len = 200807, overlap = 29.25
PHY-3002 : Step(1307): len = 200962, overlap = 28.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.93766e-05
PHY-3002 : Step(1308): len = 206242, overlap = 22
PHY-3002 : Step(1309): len = 211931, overlap = 17.5
PHY-3002 : Step(1310): len = 216431, overlap = 16.25
PHY-3002 : Step(1311): len = 220269, overlap = 14.5
PHY-3002 : Step(1312): len = 223428, overlap = 13.5
PHY-3002 : Step(1313): len = 224360, overlap = 12
PHY-3002 : Step(1314): len = 224282, overlap = 12.75
PHY-3002 : Step(1315): len = 223365, overlap = 13.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000138753
PHY-3002 : Step(1316): len = 231668, overlap = 8
PHY-3002 : Step(1317): len = 237489, overlap = 7.25
PHY-3002 : Step(1318): len = 238120, overlap = 6.75
PHY-3002 : Step(1319): len = 238679, overlap = 6
PHY-3002 : Step(1320): len = 239476, overlap = 6
PHY-3002 : Step(1321): len = 240369, overlap = 6
PHY-3002 : Step(1322): len = 241129, overlap = 6.5
PHY-3002 : Step(1323): len = 241078, overlap = 5.5
PHY-3002 : Step(1324): len = 241235, overlap = 5.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000277507
PHY-3002 : Step(1325): len = 251015, overlap = 5.75
PHY-3002 : Step(1326): len = 255337, overlap = 6
PHY-3002 : Step(1327): len = 259013, overlap = 5.75
PHY-3002 : Step(1328): len = 262528, overlap = 6.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000555013
PHY-3002 : Step(1329): len = 268683, overlap = 6.5
PHY-3002 : Step(1330): len = 274782, overlap = 5.75
PHY-3002 : Step(1331): len = 279960, overlap = 6.75
PHY-3002 : Step(1332): len = 279843, overlap = 6.25
PHY-3002 : Step(1333): len = 278764, overlap = 5.5
PHY-3002 : Step(1334): len = 278317, overlap = 6.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782531
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 391240, over cnt = 444(1%), over = 601, worst = 3
PHY-1002 : len = 396368, over cnt = 189(0%), over = 256, worst = 3
PHY-1002 : len = 398200, over cnt = 75(0%), over = 97, worst = 2
PHY-1002 : len = 398832, over cnt = 24(0%), over = 31, worst = 2
PHY-1002 : len = 398864, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 398848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.319851s wall, 0.468750s user + 0.125000s system = 0.593750s CPU (185.6%)

PHY-3001 : End congestion estimation;  0.719158s wall, 0.859375s user + 0.203125s system = 1.062500s CPU (147.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.935030s wall, 0.921875s user + 0.171875s system = 1.093750s CPU (117.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000239585
PHY-3002 : Step(1335): len = 268823, overlap = 50.25
PHY-3002 : Step(1336): len = 271517, overlap = 45.25
PHY-3002 : Step(1337): len = 271844, overlap = 36.5
PHY-3002 : Step(1338): len = 271437, overlap = 36
PHY-3002 : Step(1339): len = 269032, overlap = 35.75
PHY-3002 : Step(1340): len = 267390, overlap = 34.75
PHY-3002 : Step(1341): len = 266754, overlap = 36
PHY-3002 : Step(1342): len = 266914, overlap = 36
PHY-3002 : Step(1343): len = 266126, overlap = 37
PHY-3002 : Step(1344): len = 265712, overlap = 35.5
PHY-3002 : Step(1345): len = 265265, overlap = 35.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000475545
PHY-3002 : Step(1346): len = 277702, overlap = 27.75
PHY-3002 : Step(1347): len = 280974, overlap = 27
PHY-3002 : Step(1348): len = 283467, overlap = 25.25
PHY-3002 : Step(1349): len = 284020, overlap = 25.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000951091
PHY-3002 : Step(1350): len = 293611, overlap = 21.25
PHY-3002 : Step(1351): len = 296260, overlap = 19.75
PHY-3002 : Step(1352): len = 299641, overlap = 19.25
PHY-3002 : Step(1353): len = 300300, overlap = 19.5
PHY-3002 : Step(1354): len = 298829, overlap = 20.75
PHY-3002 : Step(1355): len = 298265, overlap = 22.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00172458
PHY-3002 : Step(1356): len = 305573, overlap = 21.25
PHY-3002 : Step(1357): len = 306770, overlap = 21
PHY-3002 : Step(1358): len = 309638, overlap = 21.25
PHY-3002 : Step(1359): len = 311877, overlap = 21
PHY-3002 : Step(1360): len = 312850, overlap = 22.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00343889
PHY-3002 : Step(1361): len = 317072, overlap = 21
PHY-3002 : Step(1362): len = 317685, overlap = 21
PHY-3002 : Step(1363): len = 318713, overlap = 21.75
PHY-3002 : Step(1364): len = 319559, overlap = 22.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.422899s wall, 4.218750s user + 3.734375s system = 7.953125s CPU (179.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782531
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 486056, over cnt = 133(0%), over = 171, worst = 3
PHY-1002 : len = 486744, over cnt = 67(0%), over = 83, worst = 2
PHY-1002 : len = 486824, over cnt = 30(0%), over = 39, worst = 2
PHY-1002 : len = 486808, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 486648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.299013s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (193.3%)

PHY-3001 : End congestion estimation;  0.697295s wall, 0.890625s user + 0.140625s system = 1.031250s CPU (147.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.996435s wall, 0.968750s user + 0.234375s system = 1.203125s CPU (120.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000590951
PHY-3002 : Step(1365): len = 306938, overlap = 10.75
PHY-3002 : Step(1366): len = 305608, overlap = 11.75
PHY-3002 : Step(1367): len = 302936, overlap = 13
PHY-3002 : Step(1368): len = 302199, overlap = 11.75
PHY-3002 : Step(1369): len = 302268, overlap = 12.25
PHY-3002 : Step(1370): len = 302343, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058000s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (107.8%)

PHY-3001 : Legalized: Len = 305844, Over = 0
PHY-3001 : Final: Len = 305844, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 451792, over cnt = 162(0%), over = 187, worst = 2
PHY-1002 : len = 452656, over cnt = 86(0%), over = 96, worst = 2
PHY-1002 : len = 452872, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 453144, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 453080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.305197s wall, 0.484375s user + 0.093750s system = 0.578125s CPU (189.4%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3556 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3580 instances, 3552 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23427, tnet num: 7379, tinst num: 3580, tnode num: 24057, tedge num: 41164.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.920530s wall, 1.937500s user + 0.375000s system = 2.312500s CPU (120.4%)

RUN-1004 : used memory is 868 MB, reserved memory is 1064 MB, peak memory is 1157 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 325 clock pins, and constraint 630 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.524710s wall, 2.546875s user + 0.484375s system = 3.031250s CPU (120.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 305844
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782531
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1371): len = 305844, overlap = 0
PHY-3002 : Step(1372): len = 305844, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782531
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 451792, over cnt = 162(0%), over = 187, worst = 2
PHY-1002 : len = 452656, over cnt = 86(0%), over = 96, worst = 2
PHY-1002 : len = 452872, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 453144, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 453080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.299137s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (177.6%)

PHY-3001 : End congestion estimation;  0.695021s wall, 0.843750s user + 0.140625s system = 0.984375s CPU (141.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.971480s wall, 1.015625s user + 0.187500s system = 1.203125s CPU (123.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1373): len = 305844, overlap = 0
PHY-3002 : Step(1374): len = 305844, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782531
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 451792, over cnt = 162(0%), over = 187, worst = 2
PHY-1002 : len = 452656, over cnt = 86(0%), over = 96, worst = 2
PHY-1002 : len = 452872, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 453144, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 453080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.300683s wall, 0.531250s user + 0.109375s system = 0.640625s CPU (213.1%)

PHY-3001 : End congestion estimation;  0.738210s wall, 1.031250s user + 0.187500s system = 1.218750s CPU (165.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.961331s wall, 1.000000s user + 0.171875s system = 1.171875s CPU (121.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1375): len = 305844, overlap = 0
PHY-3002 : Step(1376): len = 305844, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023033s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.8%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782531
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 451792, over cnt = 162(0%), over = 187, worst = 2
PHY-1002 : len = 452656, over cnt = 86(0%), over = 96, worst = 2
PHY-1002 : len = 452872, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 453144, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 453080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.285556s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (186.0%)

PHY-3001 : End congestion estimation;  0.722114s wall, 0.875000s user + 0.218750s system = 1.093750s CPU (151.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7379 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.982991s wall, 0.984375s user + 0.218750s system = 1.203125s CPU (122.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1377): len = 305844, overlap = 0
PHY-3002 : Step(1378): len = 305844, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018825s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (332.0%)

PHY-3001 : Legalized: Len = 305844, Over = 0
PHY-3001 : Final: Len = 305844, Over = 0
RUN-1003 : finish command "place -eco" in  8.677028s wall, 9.921875s user + 1.937500s system = 11.859375s CPU (136.7%)

RUN-1004 : used memory is 888 MB, reserved memory is 1085 MB, peak memory is 1157 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  72.731763s wall, 90.343750s user + 20.234375s system = 110.578125s CPU (152.0%)

RUN-1004 : used memory is 887 MB, reserved memory is 1084 MB, peak memory is 1157 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4023 to 3075
PHY-1001 : Pin misalignment score is improved from 3075 to 3032
PHY-1001 : Pin misalignment score is improved from 3032 to 3032
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3582 instances
RUN-1001 : 1776 mslices, 1776 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7381 nets
RUN-1001 : 4135 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 451792, over cnt = 162(0%), over = 187, worst = 2
PHY-1002 : len = 452656, over cnt = 86(0%), over = 96, worst = 2
PHY-1002 : len = 452872, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 453144, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 453080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270275s wall, 0.375000s user + 0.078125s system = 0.453125s CPU (167.7%)

PHY-1001 : End global routing;  0.920867s wall, 1.000000s user + 0.171875s system = 1.171875s CPU (127.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.050975s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 647576, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End Routed; 17.665084s wall, 33.031250s user + 3.468750s system = 36.500000s CPU (206.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 647376, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 1; 0.111516s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (126.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 647424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 647424
PHY-1001 : End DR Iter 2; 0.110323s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (127.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  27.714567s wall, 42.531250s user + 5.750000s system = 48.281250s CPU (174.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  60.693522s wall, 75.781250s user + 12.171875s system = 87.953125s CPU (144.9%)

RUN-1004 : used memory is 938 MB, reserved memory is 1138 MB, peak memory is 1174 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7101   out of  19600   36.23%
#reg                  253   out of  19600    1.29%
#le                  7101
  #lut only          6848   out of   7101   96.44%
  #reg only             0   out of   7101    0.00%
  #lut&reg            253   out of   7101    3.56%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.714822s wall, 4.265625s user + 1.265625s system = 5.531250s CPU (117.3%)

RUN-1004 : used memory is 938 MB, reserved memory is 1138 MB, peak memory is 1174 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3582
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7381, pip num: 51790
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2915 valid insts, and 186708 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.843073s wall, 62.218750s user + 1.750000s system = 63.968750s CPU (339.5%)

RUN-1004 : used memory is 943 MB, reserved memory is 1141 MB, peak memory is 1174 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.254741s wall, 4.125000s user + 0.703125s system = 4.828125s CPU (113.5%)

RUN-1004 : used memory is 975 MB, reserved memory is 1202 MB, peak memory is 1174 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.077197s wall, 0.671875s user + 1.359375s system = 2.031250s CPU (28.7%)

RUN-1004 : used memory is 1004 MB, reserved memory is 1233 MB, peak memory is 1174 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.143195s wall, 5.078125s user + 2.265625s system = 7.343750s CPU (60.5%)

RUN-1004 : used memory is 962 MB, reserved memory is 1191 MB, peak memory is 1174 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.524574s wall, 1.593750s user + 0.218750s system = 1.812500s CPU (118.9%)

RUN-1004 : used memory is 958 MB, reserved memory is 1185 MB, peak memory is 1174 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/822 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 500 instances.
SYN-1015 : Optimize round 1, 1482 better
SYN-1014 : Optimize round 2
SYN-1032 : 8720/304 useful/useless nets, 4844/134 useful/useless insts
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1901 better
SYN-1014 : Optimize round 3
SYN-1032 : 5373/1698 useful/useless nets, 3089/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5363/9 useful/useless nets, 3084/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5353/9 useful/useless nets, 3079/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5343/9 useful/useless nets, 3074/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5333/9 useful/useless nets, 3069/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5323/9 useful/useless nets, 3064/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5313/9 useful/useless nets, 3059/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5303/9 useful/useless nets, 3054/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.756147s wall, 6.921875s user + 1.171875s system = 8.093750s CPU (119.8%)

RUN-1004 : used memory is 957 MB, reserved memory is 1184 MB, peak memory is 1174 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2506
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                111
  #bufif1               0
  #MX21              2116
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2237   |269    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.385733s wall, 2.078125s user + 0.734375s system = 2.812500s CPU (117.9%)

RUN-1004 : used memory is 957 MB, reserved memory is 1184 MB, peak memory is 1174 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5353/14 useful/useless nets, 3072/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5353/0 useful/useless nets, 3072/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5428/12 useful/useless nets, 3165/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5425/0 useful/useless nets, 3162/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 28 ROM instances
SYN-1032 : 10388/94 useful/useless nets, 8125/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2942 (2.99), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2667 instances into 2996 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10711/0 useful/useless nets, 8448/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3024 LUT to BLE ...
SYN-4008 : Packed 3024 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2773 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3024/5101 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7114   out of  19600   36.30%
#reg                  253   out of  19600    1.29%
#le                  7114
  #lut only          6861   out of   7114   96.44%
  #reg only             0   out of   7114    0.00%
  #lut&reg            253   out of   7114    3.56%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7114  |7114  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.937842s wall, 11.937500s user + 2.312500s system = 14.250000s CPU (119.4%)

RUN-1004 : used memory is 960 MB, reserved memory is 1186 MB, peak memory is 1174 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.633190s wall, 4.187500s user + 1.140625s system = 5.328125s CPU (115.0%)

RUN-1004 : used memory is 960 MB, reserved memory is 1186 MB, peak memory is 1174 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3587 instances
RUN-1001 : 1778 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7394 nets
RUN-1001 : 4147 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3585 instances, 3557 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23477, tnet num: 7392, tinst num: 3585, tnode num: 24105, tedge num: 41239.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.816877s wall, 1.859375s user + 0.312500s system = 2.171875s CPU (119.5%)

RUN-1004 : used memory is 960 MB, reserved memory is 1186 MB, peak memory is 1174 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 323 clock pins, and constraint 628 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.409709s wall, 2.453125s user + 0.437500s system = 2.890625s CPU (120.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.20234e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1379): len = 1.50122e+06, overlap = 9.5
PHY-3002 : Step(1380): len = 1.08573e+06, overlap = 47.75
PHY-3002 : Step(1381): len = 891535, overlap = 79.25
PHY-3002 : Step(1382): len = 774462, overlap = 101.75
PHY-3002 : Step(1383): len = 661258, overlap = 132
PHY-3002 : Step(1384): len = 551541, overlap = 151.5
PHY-3002 : Step(1385): len = 487322, overlap = 167.75
PHY-3002 : Step(1386): len = 424478, overlap = 186.25
PHY-3002 : Step(1387): len = 383445, overlap = 201.25
PHY-3002 : Step(1388): len = 340976, overlap = 210.5
PHY-3002 : Step(1389): len = 304259, overlap = 217.75
PHY-3002 : Step(1390): len = 278709, overlap = 220.25
PHY-3002 : Step(1391): len = 248204, overlap = 232.75
PHY-3002 : Step(1392): len = 224054, overlap = 235
PHY-3002 : Step(1393): len = 211832, overlap = 238.5
PHY-3002 : Step(1394): len = 192497, overlap = 244
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5519e-06
PHY-3002 : Step(1395): len = 187284, overlap = 239.75
PHY-3002 : Step(1396): len = 186650, overlap = 222.75
PHY-3002 : Step(1397): len = 183799, overlap = 213.5
PHY-3002 : Step(1398): len = 180708, overlap = 194.5
PHY-3002 : Step(1399): len = 179274, overlap = 183.5
PHY-3002 : Step(1400): len = 175203, overlap = 179.75
PHY-3002 : Step(1401): len = 175625, overlap = 171.25
PHY-3002 : Step(1402): len = 183594, overlap = 143.25
PHY-3002 : Step(1403): len = 181930, overlap = 139.75
PHY-3002 : Step(1404): len = 179101, overlap = 133.5
PHY-3002 : Step(1405): len = 176704, overlap = 128.75
PHY-3002 : Step(1406): len = 173298, overlap = 125.5
PHY-3002 : Step(1407): len = 167638, overlap = 125.5
PHY-3002 : Step(1408): len = 167244, overlap = 119.5
PHY-3002 : Step(1409): len = 164965, overlap = 101.75
PHY-3002 : Step(1410): len = 165262, overlap = 101.5
PHY-3002 : Step(1411): len = 163587, overlap = 103
PHY-3002 : Step(1412): len = 162860, overlap = 98
PHY-3002 : Step(1413): len = 160534, overlap = 96.5
PHY-3002 : Step(1414): len = 159389, overlap = 96.25
PHY-3002 : Step(1415): len = 155622, overlap = 100.25
PHY-3002 : Step(1416): len = 154758, overlap = 99.25
PHY-3002 : Step(1417): len = 152771, overlap = 99.5
PHY-3002 : Step(1418): len = 151060, overlap = 99.25
PHY-3002 : Step(1419): len = 149746, overlap = 99.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.10379e-06
PHY-3002 : Step(1420): len = 149029, overlap = 98.25
PHY-3002 : Step(1421): len = 149087, overlap = 97.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.38214e-06
PHY-3002 : Step(1422): len = 148843, overlap = 96.5
PHY-3002 : Step(1423): len = 149191, overlap = 94.5
PHY-3002 : Step(1424): len = 151153, overlap = 81.5
PHY-3002 : Step(1425): len = 165164, overlap = 71
PHY-3002 : Step(1426): len = 164199, overlap = 69.25
PHY-3002 : Step(1427): len = 162883, overlap = 71.25
PHY-3002 : Step(1428): len = 162599, overlap = 74.5
PHY-3002 : Step(1429): len = 161603, overlap = 75.25
PHY-3002 : Step(1430): len = 160492, overlap = 76.5
PHY-3002 : Step(1431): len = 159537, overlap = 81.5
PHY-3002 : Step(1432): len = 159402, overlap = 81.75
PHY-3002 : Step(1433): len = 159269, overlap = 82.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.84735e-05
PHY-3002 : Step(1434): len = 159058, overlap = 82.5
PHY-3002 : Step(1435): len = 163719, overlap = 80.5
PHY-3002 : Step(1436): len = 166632, overlap = 79
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.68304e-05
PHY-3002 : Step(1437): len = 165605, overlap = 79
PHY-3002 : Step(1438): len = 182819, overlap = 65.75
PHY-3002 : Step(1439): len = 211163, overlap = 53
PHY-3002 : Step(1440): len = 199904, overlap = 48
PHY-3002 : Step(1441): len = 198909, overlap = 47.75
PHY-3002 : Step(1442): len = 198294, overlap = 47.75
PHY-3002 : Step(1443): len = 196881, overlap = 54.75
PHY-3002 : Step(1444): len = 196388, overlap = 55.5
PHY-3002 : Step(1445): len = 196581, overlap = 51
PHY-3002 : Step(1446): len = 194466, overlap = 52.25
PHY-3002 : Step(1447): len = 194278, overlap = 51.25
PHY-3002 : Step(1448): len = 194403, overlap = 50.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.1732e-05
PHY-3002 : Step(1449): len = 195022, overlap = 49.25
PHY-3002 : Step(1450): len = 208903, overlap = 43
PHY-3002 : Step(1451): len = 231307, overlap = 29
PHY-3002 : Step(1452): len = 225242, overlap = 32.25
PHY-3002 : Step(1453): len = 221025, overlap = 31.75
PHY-3002 : Step(1454): len = 218253, overlap = 33.25
PHY-3002 : Step(1455): len = 216224, overlap = 35.75
PHY-3002 : Step(1456): len = 216061, overlap = 40
PHY-3002 : Step(1457): len = 214587, overlap = 40
PHY-3002 : Step(1458): len = 214665, overlap = 38.5
PHY-3002 : Step(1459): len = 215339, overlap = 37
PHY-3002 : Step(1460): len = 214912, overlap = 35.5
PHY-3002 : Step(1461): len = 215240, overlap = 35.5
PHY-3002 : Step(1462): len = 215947, overlap = 36
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000112224
PHY-3002 : Step(1463): len = 218057, overlap = 34
PHY-3002 : Step(1464): len = 235202, overlap = 21.75
PHY-3002 : Step(1465): len = 252315, overlap = 18.5
PHY-3002 : Step(1466): len = 253016, overlap = 19
PHY-3002 : Step(1467): len = 251225, overlap = 16.75
PHY-3002 : Step(1468): len = 245902, overlap = 19
PHY-3002 : Step(1469): len = 243579, overlap = 18.75
PHY-3002 : Step(1470): len = 242976, overlap = 19.25
PHY-3002 : Step(1471): len = 242105, overlap = 18.25
PHY-3002 : Step(1472): len = 241354, overlap = 18.25
PHY-3002 : Step(1473): len = 240564, overlap = 19.25
PHY-3002 : Step(1474): len = 240322, overlap = 19.5
PHY-3002 : Step(1475): len = 240687, overlap = 22
PHY-3002 : Step(1476): len = 240887, overlap = 22.25
PHY-3002 : Step(1477): len = 241301, overlap = 22.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000214603
PHY-3002 : Step(1478): len = 245153, overlap = 18.5
PHY-3002 : Step(1479): len = 252505, overlap = 17.75
PHY-3002 : Step(1480): len = 256136, overlap = 17.75
PHY-3002 : Step(1481): len = 257052, overlap = 18.25
PHY-3002 : Step(1482): len = 257621, overlap = 17.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000416159
PHY-3002 : Step(1483): len = 263521, overlap = 15.5
PHY-3002 : Step(1484): len = 278578, overlap = 13
PHY-3002 : Step(1485): len = 282101, overlap = 11.75
PHY-3002 : Step(1486): len = 279036, overlap = 11.25
PHY-3002 : Step(1487): len = 278249, overlap = 9.75
PHY-3002 : Step(1488): len = 279029, overlap = 10
PHY-3002 : Step(1489): len = 281360, overlap = 11
PHY-3002 : Step(1490): len = 282327, overlap = 11
PHY-3002 : Step(1491): len = 283680, overlap = 11
PHY-3002 : Step(1492): len = 283811, overlap = 11
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000832318
PHY-3002 : Step(1493): len = 290081, overlap = 11
PHY-3002 : Step(1494): len = 293291, overlap = 10.75
PHY-3002 : Step(1495): len = 298571, overlap = 10.75
PHY-3002 : Step(1496): len = 298602, overlap = 10.75
PHY-3002 : Step(1497): len = 298095, overlap = 10.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00151035
PHY-3002 : Step(1498): len = 299544, overlap = 11.25
PHY-3002 : Step(1499): len = 301501, overlap = 11.25
PHY-3002 : Step(1500): len = 302699, overlap = 11.25
PHY-3002 : Step(1501): len = 305262, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029336s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 456352, over cnt = 373(1%), over = 493, worst = 4
PHY-1002 : len = 459680, over cnt = 189(0%), over = 234, worst = 3
PHY-1002 : len = 460696, over cnt = 73(0%), over = 91, worst = 3
PHY-1002 : len = 460560, over cnt = 40(0%), over = 50, worst = 3
PHY-1002 : len = 460896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.299750s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (166.8%)

PHY-3001 : End congestion estimation;  0.719816s wall, 0.875000s user + 0.125000s system = 1.000000s CPU (138.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.951103s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (119.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.07686e-05
PHY-3002 : Step(1502): len = 279000, overlap = 16.5
PHY-3002 : Step(1503): len = 268556, overlap = 23.5
PHY-3002 : Step(1504): len = 261087, overlap = 31
PHY-3002 : Step(1505): len = 255689, overlap = 32.5
PHY-3002 : Step(1506): len = 253635, overlap = 33.75
PHY-3002 : Step(1507): len = 252002, overlap = 32.75
PHY-3002 : Step(1508): len = 250161, overlap = 32.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000181537
PHY-3002 : Step(1509): len = 260703, overlap = 29
PHY-3002 : Step(1510): len = 266901, overlap = 25
PHY-3002 : Step(1511): len = 267897, overlap = 24
PHY-3002 : Step(1512): len = 268985, overlap = 23.5
PHY-3002 : Step(1513): len = 270373, overlap = 20
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000326802
PHY-3002 : Step(1514): len = 277976, overlap = 17.25
PHY-3002 : Step(1515): len = 284555, overlap = 12.25
PHY-3002 : Step(1516): len = 289017, overlap = 9
PHY-3002 : Step(1517): len = 290063, overlap = 8.25
PHY-3002 : Step(1518): len = 288821, overlap = 7.75
PHY-3002 : Step(1519): len = 287258, overlap = 8.5
PHY-3002 : Step(1520): len = 286450, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000603479
PHY-3002 : Step(1521): len = 295857, overlap = 6.25
PHY-3002 : Step(1522): len = 298749, overlap = 6
PHY-3002 : Step(1523): len = 300636, overlap = 4.75
PHY-3002 : Step(1524): len = 301830, overlap = 3
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00118889
PHY-3002 : Step(1525): len = 306628, overlap = 2.5
PHY-3002 : Step(1526): len = 310223, overlap = 1.5
PHY-3002 : Step(1527): len = 313195, overlap = 1.25
PHY-3002 : Step(1528): len = 314090, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 460576, over cnt = 329(0%), over = 472, worst = 4
PHY-1002 : len = 464664, over cnt = 131(0%), over = 176, worst = 3
PHY-1002 : len = 465528, over cnt = 46(0%), over = 64, worst = 2
PHY-1002 : len = 465392, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 465384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.323589s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (159.3%)

PHY-3001 : End congestion estimation;  1.152423s wall, 1.296875s user + 0.218750s system = 1.515625s CPU (131.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.954249s wall, 0.968750s user + 0.156250s system = 1.125000s CPU (117.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000265181
PHY-3002 : Step(1529): len = 304346, overlap = 46.5
PHY-3002 : Step(1530): len = 301215, overlap = 37.25
PHY-3002 : Step(1531): len = 299500, overlap = 31
PHY-3002 : Step(1532): len = 298138, overlap = 31.5
PHY-3002 : Step(1533): len = 296609, overlap = 30.75
PHY-3002 : Step(1534): len = 295328, overlap = 32
PHY-3002 : Step(1535): len = 293454, overlap = 35.5
PHY-3002 : Step(1536): len = 292932, overlap = 35.25
PHY-3002 : Step(1537): len = 292255, overlap = 34.75
PHY-3002 : Step(1538): len = 291248, overlap = 33.75
PHY-3002 : Step(1539): len = 290454, overlap = 36.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000530361
PHY-3002 : Step(1540): len = 300990, overlap = 27.25
PHY-3002 : Step(1541): len = 304415, overlap = 25.25
PHY-3002 : Step(1542): len = 306692, overlap = 24
PHY-3002 : Step(1543): len = 307465, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00106072
PHY-3002 : Step(1544): len = 315768, overlap = 22.5
PHY-3002 : Step(1545): len = 318671, overlap = 19.75
PHY-3002 : Step(1546): len = 322723, overlap = 19.5
PHY-3002 : Step(1547): len = 323398, overlap = 19.25
PHY-3002 : Step(1548): len = 322956, overlap = 20
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00208502
PHY-3002 : Step(1549): len = 329259, overlap = 19.25
PHY-3002 : Step(1550): len = 329918, overlap = 20.25
PHY-3002 : Step(1551): len = 332369, overlap = 19.75
PHY-3002 : Step(1552): len = 335963, overlap = 18.25
PHY-3002 : Step(1553): len = 335965, overlap = 17.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00417005
PHY-3002 : Step(1554): len = 338673, overlap = 18.75
PHY-3002 : Step(1555): len = 339866, overlap = 18.5
PHY-3002 : Step(1556): len = 342230, overlap = 19.75
PHY-3002 : Step(1557): len = 343932, overlap = 19.75
PHY-3002 : Step(1558): len = 344125, overlap = 20.5
PHY-3002 : Step(1559): len = 343932, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.723362s wall, 4.640625s user + 3.796875s system = 8.437500s CPU (178.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 549440, over cnt = 126(0%), over = 168, worst = 5
PHY-1002 : len = 550296, over cnt = 64(0%), over = 79, worst = 2
PHY-1002 : len = 550272, over cnt = 28(0%), over = 35, worst = 2
PHY-1002 : len = 550200, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 550176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.368094s wall, 0.593750s user + 0.125000s system = 0.718750s CPU (195.3%)

PHY-3001 : End congestion estimation;  0.786844s wall, 1.000000s user + 0.203125s system = 1.203125s CPU (152.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.997484s wall, 1.000000s user + 0.187500s system = 1.187500s CPU (119.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000552031
PHY-3002 : Step(1560): len = 330924, overlap = 9.5
PHY-3002 : Step(1561): len = 329747, overlap = 9.75
PHY-3002 : Step(1562): len = 327274, overlap = 12.25
PHY-3002 : Step(1563): len = 326728, overlap = 15.5
PHY-3002 : Step(1564): len = 326720, overlap = 17.5
PHY-3002 : Step(1565): len = 326488, overlap = 15.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061128s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (153.4%)

PHY-3001 : Legalized: Len = 329271, Over = 0
PHY-3001 : Final: Len = 329271, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 511712, over cnt = 151(0%), over = 189, worst = 3
PHY-1002 : len = 512736, over cnt = 71(0%), over = 82, worst = 2
PHY-1002 : len = 513120, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 513144, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 513184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.348333s wall, 0.484375s user + 0.125000s system = 0.609375s CPU (174.9%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3561 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3585 instances, 3557 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23477, tnet num: 7392, tinst num: 3585, tnode num: 24105, tedge num: 41239.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.886829s wall, 1.921875s user + 0.281250s system = 2.203125s CPU (116.8%)

RUN-1004 : used memory is 961 MB, reserved memory is 1186 MB, peak memory is 1174 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 323 clock pins, and constraint 628 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.521027s wall, 2.578125s user + 0.421875s system = 3.000000s CPU (119.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 329271
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782224
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1566): len = 329271, overlap = 0
PHY-3002 : Step(1567): len = 329271, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012809s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 511712, over cnt = 151(0%), over = 189, worst = 3
PHY-1002 : len = 512736, over cnt = 71(0%), over = 82, worst = 2
PHY-1002 : len = 513120, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 513144, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 513184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.334108s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (177.7%)

PHY-3001 : End congestion estimation;  0.784048s wall, 1.000000s user + 0.187500s system = 1.187500s CPU (151.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.621681s wall, 1.656250s user + 0.250000s system = 1.906250s CPU (117.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1568): len = 329271, overlap = 0
PHY-3002 : Step(1569): len = 329271, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 511712, over cnt = 151(0%), over = 189, worst = 3
PHY-1002 : len = 512736, over cnt = 71(0%), over = 82, worst = 2
PHY-1002 : len = 513120, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 513144, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 513184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.396819s wall, 0.531250s user + 0.062500s system = 0.593750s CPU (149.6%)

PHY-3001 : End congestion estimation;  0.849225s wall, 1.000000s user + 0.156250s system = 1.156250s CPU (136.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.033945s wall, 1.046875s user + 0.203125s system = 1.250000s CPU (120.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1570): len = 329271, overlap = 0
PHY-3002 : Step(1571): len = 329271, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036795s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (84.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782224
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 511712, over cnt = 151(0%), over = 189, worst = 3
PHY-1002 : len = 512736, over cnt = 71(0%), over = 82, worst = 2
PHY-1002 : len = 513120, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 513144, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 513184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.353795s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (154.6%)

PHY-3001 : End congestion estimation;  0.842119s wall, 0.968750s user + 0.156250s system = 1.125000s CPU (133.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7392 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.100217s wall, 1.078125s user + 0.234375s system = 1.312500s CPU (119.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1572): len = 329271, overlap = 0
PHY-3002 : Step(1573): len = 329271, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017457s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.5%)

PHY-3001 : Legalized: Len = 329271, Over = 0
PHY-3001 : Final: Len = 329271, Over = 0
RUN-1003 : finish command "place -eco" in  10.010794s wall, 11.093750s user + 2.125000s system = 13.218750s CPU (132.0%)

RUN-1004 : used memory is 961 MB, reserved memory is 1187 MB, peak memory is 1174 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  55.523796s wall, 90.062500s user + 21.906250s system = 111.968750s CPU (201.7%)

RUN-1004 : used memory is 960 MB, reserved memory is 1186 MB, peak memory is 1174 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4025 to 3119
PHY-1001 : Pin misalignment score is improved from 3119 to 3060
PHY-1001 : Pin misalignment score is improved from 3060 to 3060
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3587 instances
RUN-1001 : 1778 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7394 nets
RUN-1001 : 4147 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 511712, over cnt = 151(0%), over = 189, worst = 3
PHY-1002 : len = 512736, over cnt = 71(0%), over = 82, worst = 2
PHY-1002 : len = 513120, over cnt = 21(0%), over = 26, worst = 2
PHY-1002 : len = 513144, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 513184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.328453s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (147.5%)

PHY-1001 : End global routing;  1.159220s wall, 1.312500s user + 0.187500s system = 1.500000s CPU (129.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.048593s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (128.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000071s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 747304, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End Routed; 34.751827s wall, 50.218750s user + 6.953125s system = 57.171875s CPU (164.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 747200, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 1; 0.116238s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (134.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 747144, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.113075s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (152.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 747144, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 747144
PHY-1001 : End DR Iter 3; 0.096423s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (97.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  42.100009s wall, 57.031250s user + 8.687500s system = 65.718750s CPU (156.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  75.854327s wall, 90.953125s user + 15.171875s system = 106.125000s CPU (139.9%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1244 MB, peak memory is 1237 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7114   out of  19600   36.30%
#reg                  253   out of  19600    1.29%
#le                  7114
  #lut only          6861   out of   7114   96.44%
  #reg only             0   out of   7114    0.00%
  #lut&reg            253   out of   7114    3.56%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.756353s wall, 4.062500s user + 1.421875s system = 5.484375s CPU (115.3%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1244 MB, peak memory is 1237 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3587
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7394, pip num: 53634
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2917 valid insts, and 190555 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  19.324502s wall, 63.921875s user + 1.515625s system = 65.437500s CPU (338.6%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1243 MB, peak memory is 1237 MB
RUN-1002 : start command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1354, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit eglm35.bit" in  4.174745s wall, 4.093750s user + 0.718750s system = 4.812500s CPU (115.3%)

RUN-1004 : used memory is 1040 MB, reserved memory is 1282 MB, peak memory is 1237 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.152600s wall, 0.656250s user + 1.531250s system = 2.187500s CPU (30.6%)

RUN-1004 : used memory is 1069 MB, reserved memory is 1313 MB, peak memory is 1237 MB
RUN-1003 : finish command "download -bit eglm35.bit -mode jtag -spd 6 -sec 64 -cable 0" in  12.171851s wall, 5.046875s user + 2.421875s system = 7.468750s CPU (61.4%)

RUN-1004 : used memory is 1027 MB, reserved memory is 1271 MB, peak memory is 1237 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
HDL-1007 : analyze verilog file nitu_dre.v
HDL-1007 : analyze verilog file de_code.v
HDL-1007 : analyze verilog file data_handling.v
HDL-1007 : analyze verilog file al_ip/lm35_adc.v
HDL-1007 : analyze verilog file al_ip/adc_clk_pll.v
HDL-1007 : analyze verilog file de_code_seg_dp.v
HDL-1007 : analyze verilog file ../../rtl/rs04_dri.v
HDL-1007 : analyze verilog file Top.v
HDL-5007 WARNING: data object 'del_cnt_max' is already declared in Top.v(98)
HDL-1007 : previous declaration of 'del_cnt_max' is from here in Top.v(49)
HDL-5007 WARNING: second declaration of 'del_cnt_max' ignored in Top.v(98)
RUN-1002 : start command "elaborate -top Top"
HDL-1007 : elaborate module Top in Top.v(1)
HDL-5007 WARNING: using initial value of 'soc' since it is never assigned in Top.v(19)
HDL-1007 : elaborate module rs04_dri in ../../rtl/rs04_dri.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'dis' in Top.v(45)
HDL-5007 WARNING: module instantiation should have an instance name in Top.v(80)
HDL-1007 : elaborate module adc_clk_pll in al_ip/adc_clk_pll.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/FPGA_ANLU/arch/eagle_macro.v(81)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="24.000",REFCLK_DIV=2,CLKC0_DIV=83,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=82,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(986)
HDL-1007 : elaborate module lm35_adcch1 in al_ip/lm35_adc.v(14)
HDL-1007 : elaborate module EG_PHY_ADC(CH1="ENABLE") in D:/FPGA_ANLU/arch/eagle_macro.v(1114)
HDL-1007 : elaborate module data_handling in data_handling.v(1)
HDL-5007 WARNING: actual bit length 64 differs from formal bit length 16 for port 'dat' in Top.v(178)
HDL-1007 : elaborate module de_code in de_code.v(6)
HDL-1007 : elaborate module de_code_p in de_code_seg_dp.v(1)
HDL-1007 : elaborate module nitu_dre in nitu_dre.v(1)
HDL-1200 : Current top model is Top
HDL-1100 : Inferred 0 RAMs.
RUN-1003 : finish command "elaborate -top Top" in  1.509905s wall, 1.531250s user + 0.265625s system = 1.796875s CPU (119.0%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1257 MB, peak memory is 1237 MB
RUN-1002 : start command "read_adc port.adc"
RUN-1002 : start command "set_pin_assignment  beep   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = K14; "
RUN-1002 : start command "set_pin_assignment  echo   LOCATION = N12; "
RUN-1002 : start command "set_pin_assignment  led[0]   LOCATION = M4; "
RUN-1002 : start command "set_pin_assignment  led[1]   LOCATION = M3; "
RUN-1002 : start command "set_pin_assignment  relay_out   LOCATION = R16; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = H14; "
RUN-1002 : start command "set_pin_assignment  seg[0]   LOCATION = E3; "
RUN-1002 : start command "set_pin_assignment  seg[1]   LOCATION = B3; "
RUN-1002 : start command "set_pin_assignment  seg[2]   LOCATION = F4; "
RUN-1002 : start command "set_pin_assignment  seg[3]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  seg[4]   LOCATION = F5; "
RUN-1002 : start command "set_pin_assignment  seg[5]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  seg[6]   LOCATION = B2; "
RUN-1002 : start command "set_pin_assignment  seg[7]   LOCATION = A2; "
RUN-1002 : start command "set_pin_assignment  sel[0]   LOCATION = B1; "
RUN-1002 : start command "set_pin_assignment  sel[1]   LOCATION = C3; "
RUN-1002 : start command "set_pin_assignment  sel[2]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  sel[3]   LOCATION = F3; "
RUN-1002 : start command "set_pin_assignment  trig   LOCATION = P12; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Top"
SYN-1012 : SanityCheck: Model "data_handling"
SYN-1012 : SanityCheck: Model "de_code"
SYN-1012 : SanityCheck: Model "de_code_p"
SYN-1012 : SanityCheck: Model "nitu_dre"
SYN-1012 : SanityCheck: Model "rs04_dri"
SYN-1012 : SanityCheck: Model "adc_clk_pll"
SYN-1012 : SanityCheck: Model "lm35_adcch1"
ARC-1002 : Mark IO location M10 as dedicated.
SYN-1043 : Mark adc_clk_pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model Top
SYN-1011 : Flatten model data_handling
SYN-1011 : Flatten model de_code
SYN-1011 : Flatten model de_code_p
SYN-1011 : Flatten model nitu_dre
SYN-1011 : Flatten model rs04_dri
SYN-1011 : Flatten model adc_clk_pll
SYN-1011 : Flatten model lm35_adcch1
SYN-1016 : Merged 17 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 9461/822 useful/useless nets, 5409/192 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1021 : Optimized 15 onehot mux instances.
SYN-1020 : Optimized 130 distributor mux.
SYN-1016 : Merged 500 instances.
SYN-1015 : Optimize round 1, 1482 better
SYN-1014 : Optimize round 2
SYN-1032 : 8720/304 useful/useless nets, 4844/134 useful/useless insts
SYN-1019 : Optimized 1679 mux instances.
SYN-1020 : Optimized 3 distributor mux.
SYN-1016 : Merged 37 instances.
SYN-1015 : Optimize round 2, 1901 better
SYN-1014 : Optimize round 3
SYN-1032 : 5373/1698 useful/useless nets, 3089/57 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 3, 91 better
SYN-1014 : Optimize round 4
SYN-1032 : 5363/9 useful/useless nets, 3084/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 4, 13 better
SYN-1014 : Optimize round 5
SYN-1032 : 5353/9 useful/useless nets, 3079/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 5, 13 better
SYN-1014 : Optimize round 6
SYN-1032 : 5343/9 useful/useless nets, 3074/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 6, 13 better
SYN-1014 : Optimize round 7
SYN-1032 : 5333/9 useful/useless nets, 3069/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 7, 13 better
SYN-1014 : Optimize round 8
SYN-1032 : 5323/9 useful/useless nets, 3064/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 8, 13 better
SYN-1014 : Optimize round 9
SYN-1032 : 5313/9 useful/useless nets, 3059/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 9, 13 better
SYN-1014 : Optimize round 10
SYN-1032 : 5303/9 useful/useless nets, 3054/0 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 3 instances.
SYN-1015 : Optimize round 10, 13 better
RUN-1003 : finish command "optimize_rtl" in  6.852270s wall, 6.984375s user + 1.171875s system = 8.156250s CPU (119.0%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1257 MB, peak memory is 1237 MB
RUN-1002 : start command "report_area -file eglm35_rtl.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Gate Statistics
#Basic gates         2506
  #and                 10
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                111
  #bufif1               0
  #MX21              2116
  #FADD                 0
  #DFF                269
  #LATCH                0
#MACRO_ADD            215
#MACRO_EQ              10
#MACRO_MULT             3
#MACRO_MUX            310

RUN-1001 : 
Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Top    |2237   |269    |229    |
+-----------------------------------------+

RUN-1002 : start command "export_db eglm35_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_rtl.db" in  2.362786s wall, 2.281250s user + 0.546875s system = 2.828125s CPU (119.7%)

RUN-1004 : used memory is 1014 MB, reserved memory is 1257 MB, peak memory is 1237 MB
RUN-1002 : start command "optimize_gate -packarea eglm35_gate.area"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Map 3 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5353/14 useful/useless nets, 3072/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 14 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5353/0 useful/useless nets, 3072/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 5428/12 useful/useless nets, 3165/12 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2501 : Optimize round 1, 114 better
SYN-2501 : Optimize round 2
SYN-1032 : 5425/0 useful/useless nets, 3162/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 216 macro adder
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Mapper mapped 15 instances into 1 LUTs, name keeping = 100%.
SYN-2501 : Inferred 29 ROM instances
SYN-1032 : 10374/94 useful/useless nets, 8111/94 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 2942 (2.99), #lev = 18 (6.80)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.56 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2652 instances into 2996 LUTs, name keeping = 79%.
SYN-1001 : Packing model "Top" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 10712/0 useful/useless nets, 8449/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 253 DFF/LATCH to SEQ ...
SYN-4009 : Pack 101 carry chain into lslice
SYN-4007 : Packing 2756 adder to BLE ...
SYN-4008 : Packed 2756 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3025 LUT to BLE ...
SYN-4008 : Packed 3025 LUT and 221 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (32 nodes)...
SYN-4004 : #1: Packed 32 SEQ (32 nodes)...
SYN-4005 : Packed 32 SEQ with LUT/SLICE
SYN-4006 : 2774 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Top" (AL_USER_NORMAL) with 3025/5102 primitive instances ...
RUN-1002 : start command "report_area -file eglm35_gate.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7115   out of  19600   36.30%
#reg                  253   out of  19600    1.29%
#le                  7115
  #lut only          6862   out of   7115   96.44%
  #reg only             0   out of   7115    0.00%
  #lut&reg            253   out of   7115    3.56%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 
Report Hierarchy Area:
+--------------------------------------+
|Instance |Module |le    |lut   |seq   |
+--------------------------------------+
|top      |Top    |7115  |7115  |253   |
+--------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea eglm35_gate.area" in  11.619533s wall, 11.859375s user + 2.218750s system = 14.078125s CPU (121.2%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1257 MB, peak memory is 1237 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Top
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db eglm35_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_gate.db" in  4.952176s wall, 4.343750s user + 1.703125s system = 6.046875s CPU (122.1%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1257 MB, peak memory is 1237 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4016 : Net clk0_out driven by BUFG (1 clock/control pins, 1 other pins).
SYN-4019 : Net clk_pad is refclk of pll i25/pll_inst.
SYN-4020 : Net clk_pad is fbclk of pll i25/pll_inst.
SYN-4025 : Tag rtl::Net clk0_out as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 3588 instances
RUN-1001 : 1779 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7395 nets
RUN-1001 : 4148 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3586 instances, 3558 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23480, tnet num: 7393, tinst num: 3586, tnode num: 24108, tedge num: 41243.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.919307s wall, 1.984375s user + 0.421875s system = 2.406250s CPU (125.4%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1257 MB, peak memory is 1237 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 323 clock pins, and constraint 628 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.631481s wall, 2.734375s user + 0.546875s system = 3.281250s CPU (124.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.19778e+06
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1574): len = 1.51577e+06, overlap = 10.75
PHY-3002 : Step(1575): len = 1.10806e+06, overlap = 41
PHY-3002 : Step(1576): len = 908045, overlap = 74.75
PHY-3002 : Step(1577): len = 782464, overlap = 103.75
PHY-3002 : Step(1578): len = 668780, overlap = 137.25
PHY-3002 : Step(1579): len = 548627, overlap = 159.75
PHY-3002 : Step(1580): len = 495106, overlap = 176.75
PHY-3002 : Step(1581): len = 442289, overlap = 191.75
PHY-3002 : Step(1582): len = 392773, overlap = 202.5
PHY-3002 : Step(1583): len = 355249, overlap = 216.5
PHY-3002 : Step(1584): len = 313194, overlap = 225
PHY-3002 : Step(1585): len = 286502, overlap = 229.25
PHY-3002 : Step(1586): len = 256747, overlap = 234.5
PHY-3002 : Step(1587): len = 230838, overlap = 235.5
PHY-3002 : Step(1588): len = 216466, overlap = 242
PHY-3002 : Step(1589): len = 198294, overlap = 241.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.12474e-06
PHY-3002 : Step(1590): len = 193957, overlap = 241.5
PHY-3002 : Step(1591): len = 192753, overlap = 233
PHY-3002 : Step(1592): len = 186990, overlap = 227.5
PHY-3002 : Step(1593): len = 178066, overlap = 215.75
PHY-3002 : Step(1594): len = 177336, overlap = 198
PHY-3002 : Step(1595): len = 179756, overlap = 168.75
PHY-3002 : Step(1596): len = 180337, overlap = 161.5
PHY-3002 : Step(1597): len = 176609, overlap = 163.25
PHY-3002 : Step(1598): len = 176627, overlap = 154.5
PHY-3002 : Step(1599): len = 168210, overlap = 148.75
PHY-3002 : Step(1600): len = 165462, overlap = 147.75
PHY-3002 : Step(1601): len = 159971, overlap = 143.25
PHY-3002 : Step(1602): len = 158543, overlap = 136.25
PHY-3002 : Step(1603): len = 162091, overlap = 121.75
PHY-3002 : Step(1604): len = 157466, overlap = 119.75
PHY-3002 : Step(1605): len = 156278, overlap = 120.5
PHY-3002 : Step(1606): len = 154503, overlap = 119.5
PHY-3002 : Step(1607): len = 153163, overlap = 118.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.24949e-06
PHY-3002 : Step(1608): len = 152497, overlap = 118.25
PHY-3002 : Step(1609): len = 152483, overlap = 118.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025247s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (371.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 280184, over cnt = 1137(3%), over = 2607, worst = 9
PHY-1002 : len = 305304, over cnt = 934(2%), over = 1681, worst = 9
PHY-1002 : len = 389272, over cnt = 365(1%), over = 505, worst = 6
PHY-1002 : len = 416848, over cnt = 154(0%), over = 196, worst = 3
PHY-1002 : len = 425504, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 425360, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 424952, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End global iterations;  1.678186s wall, 1.828125s user + 0.328125s system = 2.156250s CPU (128.5%)

PHY-3001 : End congestion estimation;  2.123268s wall, 2.265625s user + 0.421875s system = 2.687500s CPU (126.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.928898s wall, 0.937500s user + 0.171875s system = 1.109375s CPU (119.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.5112e-07
PHY-3002 : Step(1610): len = 156745, overlap = 155
PHY-3002 : Step(1611): len = 154989, overlap = 153.5
PHY-3002 : Step(1612): len = 153102, overlap = 155.75
PHY-3002 : Step(1613): len = 149148, overlap = 156.75
PHY-3002 : Step(1614): len = 147376, overlap = 157.75
PHY-3002 : Step(1615): len = 143793, overlap = 160
PHY-3002 : Step(1616): len = 141455, overlap = 159.5
PHY-3002 : Step(1617): len = 137761, overlap = 159.75
PHY-3002 : Step(1618): len = 133967, overlap = 167.75
PHY-3002 : Step(1619): len = 131412, overlap = 172.5
PHY-3002 : Step(1620): len = 129542, overlap = 177.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.70224e-06
PHY-3002 : Step(1621): len = 127806, overlap = 178
PHY-3002 : Step(1622): len = 127601, overlap = 177
PHY-3002 : Step(1623): len = 127604, overlap = 177
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.40448e-06
PHY-3002 : Step(1624): len = 127872, overlap = 176
PHY-3002 : Step(1625): len = 128262, overlap = 173.75
PHY-3002 : Step(1626): len = 132853, overlap = 156.5
PHY-3002 : Step(1627): len = 138488, overlap = 149.25
PHY-3002 : Step(1628): len = 138210, overlap = 141
PHY-3002 : Step(1629): len = 137674, overlap = 140.25
PHY-3002 : Step(1630): len = 137937, overlap = 138.5
PHY-3002 : Step(1631): len = 137494, overlap = 135.25
PHY-3002 : Step(1632): len = 139028, overlap = 131.25
PHY-3002 : Step(1633): len = 139550, overlap = 125.25
PHY-3002 : Step(1634): len = 141606, overlap = 121.25
PHY-3002 : Step(1635): len = 143696, overlap = 117
PHY-3002 : Step(1636): len = 143140, overlap = 117
PHY-3002 : Step(1637): len = 143098, overlap = 117.25
PHY-3002 : Step(1638): len = 143176, overlap = 122.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.80896e-06
PHY-3002 : Step(1639): len = 143275, overlap = 121
PHY-3002 : Step(1640): len = 143997, overlap = 121
PHY-3002 : Step(1641): len = 144928, overlap = 119.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.36179e-05
PHY-3002 : Step(1642): len = 146978, overlap = 118
PHY-3002 : Step(1643): len = 151325, overlap = 115.5
PHY-3002 : Step(1644): len = 169267, overlap = 90
PHY-3002 : Step(1645): len = 171986, overlap = 80.75
PHY-3002 : Step(1646): len = 173371, overlap = 82
PHY-3002 : Step(1647): len = 177923, overlap = 82.75
PHY-3002 : Step(1648): len = 178031, overlap = 79.5
PHY-3002 : Step(1649): len = 176647, overlap = 82.5
PHY-3002 : Step(1650): len = 176461, overlap = 82
PHY-3002 : Step(1651): len = 176506, overlap = 77.25
PHY-3002 : Step(1652): len = 177711, overlap = 75.75
PHY-3002 : Step(1653): len = 179360, overlap = 76.5
PHY-3002 : Step(1654): len = 179579, overlap = 74.75
PHY-3002 : Step(1655): len = 180167, overlap = 78.5
PHY-3002 : Step(1656): len = 181410, overlap = 81.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.72358e-05
PHY-3002 : Step(1657): len = 183144, overlap = 76.75
PHY-3002 : Step(1658): len = 186441, overlap = 72.25
PHY-3002 : Step(1659): len = 190200, overlap = 62.5
PHY-3002 : Step(1660): len = 193361, overlap = 60.75
PHY-3002 : Step(1661): len = 195783, overlap = 59.5
PHY-3002 : Step(1662): len = 197876, overlap = 58.5
PHY-3002 : Step(1663): len = 200482, overlap = 59.5
PHY-3002 : Step(1664): len = 203618, overlap = 60
PHY-3002 : Step(1665): len = 205851, overlap = 59.75
PHY-3002 : Step(1666): len = 207624, overlap = 59
PHY-3002 : Step(1667): len = 208281, overlap = 57.75
PHY-3002 : Step(1668): len = 209085, overlap = 57
PHY-3002 : Step(1669): len = 209898, overlap = 56.5
PHY-3002 : Step(1670): len = 209228, overlap = 55.75
PHY-3002 : Step(1671): len = 208664, overlap = 56.25
PHY-3002 : Step(1672): len = 208182, overlap = 57.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.44717e-05
PHY-3002 : Step(1673): len = 212072, overlap = 53
PHY-3002 : Step(1674): len = 215775, overlap = 51.25
PHY-3002 : Step(1675): len = 221902, overlap = 44.75
PHY-3002 : Step(1676): len = 223567, overlap = 42.5
PHY-3002 : Step(1677): len = 225266, overlap = 41.25
PHY-3002 : Step(1678): len = 226879, overlap = 39.5
PHY-3002 : Step(1679): len = 227992, overlap = 41
PHY-3002 : Step(1680): len = 228743, overlap = 39.75
PHY-3002 : Step(1681): len = 229382, overlap = 37.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000108943
PHY-3002 : Step(1682): len = 235603, overlap = 33.25
PHY-3002 : Step(1683): len = 241940, overlap = 27.5
PHY-3002 : Step(1684): len = 245978, overlap = 25.5
PHY-3002 : Step(1685): len = 249099, overlap = 23
PHY-3002 : Step(1686): len = 251409, overlap = 23.25
PHY-3002 : Step(1687): len = 252469, overlap = 24.5
PHY-3002 : Step(1688): len = 252690, overlap = 23.25
PHY-3002 : Step(1689): len = 252665, overlap = 23.5
PHY-3002 : Step(1690): len = 252551, overlap = 23.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000217887
PHY-3002 : Step(1691): len = 261744, overlap = 17.25
PHY-3002 : Step(1692): len = 267963, overlap = 14.5
PHY-3002 : Step(1693): len = 270859, overlap = 13.5
PHY-3002 : Step(1694): len = 270894, overlap = 13
PHY-3002 : Step(1695): len = 271046, overlap = 12.75
PHY-3002 : Step(1696): len = 271606, overlap = 11.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000395699
PHY-3002 : Step(1697): len = 279577, overlap = 9.75
PHY-3002 : Step(1698): len = 284294, overlap = 9
PHY-3002 : Step(1699): len = 287409, overlap = 7.5
PHY-3002 : Step(1700): len = 290715, overlap = 8.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 431664, over cnt = 429(1%), over = 622, worst = 4
PHY-1002 : len = 437016, over cnt = 191(0%), over = 268, worst = 3
PHY-1002 : len = 438848, over cnt = 55(0%), over = 72, worst = 3
PHY-1002 : len = 439592, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 439536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.308113s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (172.4%)

PHY-3001 : End congestion estimation;  0.685845s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (139.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.954641s wall, 0.937500s user + 0.203125s system = 1.140625s CPU (119.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000213453
PHY-3002 : Step(1701): len = 282718, overlap = 44.25
PHY-3002 : Step(1702): len = 283204, overlap = 34
PHY-3002 : Step(1703): len = 284190, overlap = 34.25
PHY-3002 : Step(1704): len = 283534, overlap = 32.75
PHY-3002 : Step(1705): len = 281693, overlap = 33.5
PHY-3002 : Step(1706): len = 278268, overlap = 34.25
PHY-3002 : Step(1707): len = 276526, overlap = 34.75
PHY-3002 : Step(1708): len = 275534, overlap = 36.75
PHY-3002 : Step(1709): len = 275041, overlap = 36.5
PHY-3002 : Step(1710): len = 274148, overlap = 36.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000426804
PHY-3002 : Step(1711): len = 285150, overlap = 29.75
PHY-3002 : Step(1712): len = 289190, overlap = 29.5
PHY-3002 : Step(1713): len = 292467, overlap = 27
PHY-3002 : Step(1714): len = 294479, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000853608
PHY-3002 : Step(1715): len = 301997, overlap = 27.25
PHY-3002 : Step(1716): len = 304975, overlap = 26.25
PHY-3002 : Step(1717): len = 309040, overlap = 28.5
PHY-3002 : Step(1718): len = 310227, overlap = 28.75
PHY-3002 : Step(1719): len = 309418, overlap = 26.25
PHY-3002 : Step(1720): len = 308983, overlap = 26
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.248582s wall, 4.375000s user + 3.734375s system = 8.109375s CPU (190.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 509832, over cnt = 127(0%), over = 159, worst = 3
PHY-1002 : len = 510504, over cnt = 66(0%), over = 76, worst = 2
PHY-1002 : len = 510624, over cnt = 29(0%), over = 31, worst = 2
PHY-1002 : len = 510816, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 510904, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 510824, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.374616s wall, 0.562500s user + 0.062500s system = 0.625000s CPU (166.8%)

PHY-3001 : End congestion estimation;  0.773527s wall, 1.000000s user + 0.125000s system = 1.125000s CPU (145.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.976375s wall, 0.953125s user + 0.156250s system = 1.109375s CPU (113.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000398678
PHY-3002 : Step(1721): len = 306639, overlap = 12.5
PHY-3002 : Step(1722): len = 305994, overlap = 13.5
PHY-3002 : Step(1723): len = 304481, overlap = 17
PHY-3002 : Step(1724): len = 302954, overlap = 21.75
PHY-3002 : Step(1725): len = 302604, overlap = 22.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061945s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.9%)

PHY-3001 : Legalized: Len = 305995, Over = 0
PHY-3001 : Final: Len = 305995, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478304, over cnt = 144(0%), over = 181, worst = 3
PHY-1002 : len = 479208, over cnt = 59(0%), over = 65, worst = 2
PHY-1002 : len = 479528, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 478376, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 478352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.394104s wall, 0.515625s user + 0.140625s system = 0.656250s CPU (166.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3562 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3586 instances, 3558 slices, 216 macros(2045 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Top.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 23480, tnet num: 7393, tinst num: 3586, tnode num: 24108, tedge num: 41243.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 1497 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.848444s wall, 1.890625s user + 0.343750s system = 2.234375s CPU (120.9%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1257 MB, peak memory is 1237 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 323 clock pins, and constraint 628 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.564355s wall, 2.640625s user + 0.453125s system = 3.093750s CPU (120.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 305995
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%, beta_incr = 0.782163
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1726): len = 305995, overlap = 0
PHY-3002 : Step(1727): len = 305995, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011020s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478304, over cnt = 144(0%), over = 181, worst = 3
PHY-1002 : len = 479208, over cnt = 59(0%), over = 65, worst = 2
PHY-1002 : len = 479528, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 478376, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 478352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.381828s wall, 0.546875s user + 0.109375s system = 0.656250s CPU (171.9%)

PHY-3001 : End congestion estimation;  0.767566s wall, 0.953125s user + 0.187500s system = 1.140625s CPU (148.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975985s wall, 0.968750s user + 0.171875s system = 1.140625s CPU (116.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1728): len = 305995, overlap = 0
PHY-3002 : Step(1729): len = 305995, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478304, over cnt = 144(0%), over = 181, worst = 3
PHY-1002 : len = 479208, over cnt = 59(0%), over = 65, worst = 2
PHY-1002 : len = 479528, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 478376, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 478352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.303638s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (175.0%)

PHY-3001 : End congestion estimation;  0.668438s wall, 0.859375s user + 0.140625s system = 1.000000s CPU (149.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.970403s wall, 0.984375s user + 0.171875s system = 1.156250s CPU (119.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1730): len = 305995, overlap = 0
PHY-3002 : Step(1731): len = 305995, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020477s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%, beta_incr = 0.782163
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478304, over cnt = 144(0%), over = 181, worst = 3
PHY-1002 : len = 479208, over cnt = 59(0%), over = 65, worst = 2
PHY-1002 : len = 479528, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 478376, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 478352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.395308s wall, 0.468750s user + 0.125000s system = 0.593750s CPU (150.2%)

PHY-3001 : End congestion estimation;  0.811078s wall, 0.875000s user + 0.218750s system = 1.093750s CPU (134.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7393 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.996343s wall, 0.984375s user + 0.156250s system = 1.140625s CPU (114.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1732): len = 305995, overlap = 0
PHY-3002 : Step(1733): len = 305995, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016830s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.8%)

PHY-3001 : Legalized: Len = 305995, Over = 0
PHY-3001 : Final: Len = 305995, Over = 0
RUN-1003 : finish command "place -eco" in  8.838361s wall, 9.906250s user + 1.828125s system = 11.734375s CPU (132.8%)

RUN-1004 : used memory is 1016 MB, reserved memory is 1258 MB, peak memory is 1237 MB
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  49.366496s wall, 76.609375s user + 19.437500s system = 96.046875s CPU (194.6%)

RUN-1004 : used memory is 1015 MB, reserved memory is 1257 MB, peak memory is 1237 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/FPGA_ANLU/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 4071 to 3130
PHY-1001 : Pin misalignment score is improved from 3130 to 3071
PHY-1001 : Pin misalignment score is improved from 3071 to 3071
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 3588 instances
RUN-1001 : 1779 mslices, 1779 lslices, 20 pads, 0 brams, 4 dsps
RUN-1001 : There are total 7395 nets
RUN-1001 : 4148 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 30 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 61 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 478304, over cnt = 144(0%), over = 181, worst = 3
PHY-1002 : len = 479208, over cnt = 59(0%), over = 65, worst = 2
PHY-1002 : len = 479528, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 478376, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 478352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.318442s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (157.0%)

PHY-1001 : End global routing;  1.088243s wall, 1.218750s user + 0.203125s system = 1.421875s CPU (130.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057885s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (189.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 74% nets.
PHY-1002 : len = 693912, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End Routed; 26.704836s wall, 41.109375s user + 5.171875s system = 46.281250s CPU (173.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 693608, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 1; 0.113673s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (137.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 693376, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 693376
PHY-1001 : End DR Iter 2; 0.103562s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (150.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk0_out will be merged with clock i25/clk0_buf
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  34.706019s wall, 48.750000s user + 7.078125s system = 55.828125s CPU (160.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  68.158272s wall, 82.796875s user + 13.343750s system = 96.140625s CPU (141.1%)

RUN-1004 : used memory is 1077 MB, reserved memory is 1321 MB, peak memory is 1293 MB
RUN-1002 : start command "report_area -io_info -file eglm35_phy.area"
RUN-1001 : standard
***Report Model: Top***

IO Statistics
#IO                    20
  #input                3
  #output              17
  #inout                0

Utilization Statistics
#lut                 7115   out of  19600   36.30%
#reg                  253   out of  19600    1.29%
#le                  7115
  #lut only          6862   out of   7115   96.44%
  #reg only             0   out of   7115    0.00%
  #lut&reg            253   out of   7115    3.56%
#dsp                    4   out of     29   13.79%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#adc                    1   out of      1  100.00%
#pad                   20   out of    187   10.70%
  #ireg                 0
  #oreg                 4
  #treg                 0
#pll                    1   out of      4   25.00%

RUN-1001 : 

RUN-1002 : start command "export_db eglm35_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db eglm35_pr.db" in  4.784498s wall, 4.328125s user + 1.203125s system = 5.531250s CPU (115.6%)

RUN-1004 : used memory is 1077 MB, reserved memory is 1321 MB, peak memory is 1293 MB
RUN-1002 : start command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 4 threads.
BIT-1002 : Init instances completely, inst num: 3588
BIT-1002 : Init pips with 4 threads.
BIT-1002 : Init pips completely, net num: 7395, pip num: 52665
BIT-1003 : Multithreading accelaration with 4 threads.
BIT-1003 : Generate bitstream completely, there are 2875 valid insts, and 188646 bits set as '1'.
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file eglm35.bit.
RUN-1003 : finish command "bitgen -bit eglm35.bit -version 0X00 -g ucode:00000000000000000000000000000000" in  18.288049s wall, 61.968750s user + 1.812500s system = 63.781250s CPU (348.8%)

RUN-1004 : used memory is 1078 MB, reserved memory is 1321 MB, peak memory is 1293 MB
