// Seed: 4283519372
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input logic id_4
    , id_14,
    input id_5,
    output id_6,
    output id_7,
    input id_8,
    output logic id_9,
    output id_10,
    input id_11,
    output id_12,
    input id_13
);
  initial id_9 = 1;
  logic id_15;
  assign id_12 = 1;
  type_25(
      1 + ~id_0, id_5, 1'b0
  );
  logic id_16;
  assign id_10 = id_0 ? 1'b0 : id_15;
  logic id_17;
  always @(posedge !id_14) begin
    id_12 = id_11 + 1;
  end
  logic id_18 = 1;
  logic id_19;
endmodule
