// Seed: 1314118528
module module_0 (
    input wor id_0
);
  wire id_2;
  assign {1, -1, -1, id_0, id_0, -1, -1, id_2} = & -1;
  assign module_1._id_8 = 0;
  logic id_3;
endmodule
module module_1 #(
    parameter id_18 = 32'd37,
    parameter id_8  = 32'd89
) (
    input wand id_0,
    input tri id_1,
    input wire id_2,
    output supply0 id_3,
    output wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input tri1 _id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri id_12,
    input wire id_13,
    input wire id_14[id_8  .  id_18 : -1 'b0]
    , id_20,
    input wire id_15,
    output wire id_16,
    input supply0 id_17#(.id_21(1)),
    output supply0 _id_18
    , id_22
);
  module_0 modCall_1 (id_15);
endmodule
