{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 18:37:43 2013 " "Info: Processing started: Tue Sep 24 18:37:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Complete_Clock -c Complete_Clock " "Info: Command: quartus_sta Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_Clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Complete_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " "Info: create_clock -period 1.000 -name top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU2\|Q\[3\] Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " "Info: create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU2\|Q\[3\] Divided_Frequency:U0\|counter10:DU2\|Q\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cp:TIM\|out cp:TIM\|out " "Info: create_clock -period 1.000 -name cp:TIM\|out cp:TIM\|out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP CP " "Info: create_clock -period 1.000 -name CP CP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.733 " "Info: Worst-case setup slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733       -28.576 CP  " "Info:    -2.733       -28.576 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987       -15.301 cp:TIM\|out  " "Info:    -1.987       -15.301 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919       -15.401 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:    -1.919       -15.401 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.942        -2.670 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.942        -2.670 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.518 " "Info: Worst-case hold slack is -0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.518        -0.970 cp:TIM\|out  " "Info:    -0.518        -0.970 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.318        -0.318 CP  " "Info:    -0.318        -0.318 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270        -0.377 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.270        -0.377 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:     0.454         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.490 " "Info: Worst-case setup slack is -2.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.490       -24.443 CP  " "Info:    -2.490       -24.443 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.831       -13.633 cp:TIM\|out  " "Info:    -1.831       -13.633 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.618       -12.986 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:    -1.618       -12.986 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.763        -1.900 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.763        -1.900 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.499 " "Info: Worst-case hold slack is -0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499        -0.916 cp:TIM\|out  " "Info:    -0.499        -0.916 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -0.397 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.269        -0.397 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -0.214 CP  " "Info:    -0.214        -0.214 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:     0.402         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.499 " "Info: Worst-case setup slack is -0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499        -2.558 CP  " "Info:    -0.499        -2.558 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264        -0.809 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:    -0.264        -0.809 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248        -0.897 cp:TIM\|out  " "Info:    -0.248        -0.897 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:     0.194         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.330 " "Info: Worst-case hold slack is -0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.330        -0.575 cp:TIM\|out  " "Info:    -0.330        -0.575 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.214        -0.214 CP  " "Info:    -0.214        -0.214 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117        -0.150 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.117        -0.150 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:     0.187         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 79 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 18:37:47 2013 " "Info: Processing ended: Tue Sep 24 18:37:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
