Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Thu Dec 20 17:28:09 2018
| Host             : LAPTOP-9JDU4L02 running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.738 |
| Dynamic (W)              | 1.607 |
| Device Static (W)        | 0.131 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.0  |
| Junction Temperature (C) | 45.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.033 |        4 |       --- |             --- |
| Slice Logic             |     0.016 |    24079 |       --- |             --- |
|   LUT as Logic          |     0.013 |     7728 |     17600 |           43.91 |
|   Register              |     0.002 |    10571 |     35200 |           30.03 |
|   CARRY4                |     0.001 |     1139 |      4400 |           25.89 |
|   F7/F8 Muxes           |    <0.001 |      314 |     17600 |            1.78 |
|   LUT as Shift Register |    <0.001 |      492 |      6000 |            8.20 |
|   Others                |     0.000 |     1627 |       --- |             --- |
| Signals                 |     0.021 |    16182 |       --- |             --- |
| I/O                     |     0.006 |       36 |       100 |           36.00 |
| PS7                     |     1.530 |        1 |       --- |             --- |
| Static Power            |     0.131 |          |           |                 |
| Total                   |     1.738 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.077 |       0.070 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.749 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------+-----------+
| Name                                                                            | Power (W) |
+---------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                  |     1.607 |
|   ja_tri_iobuf_0                                                                |    <0.001 |
|   ja_tri_iobuf_1                                                                |    <0.001 |
|   ja_tri_iobuf_2                                                                |    <0.001 |
|   ja_tri_iobuf_3                                                                |    <0.001 |
|   ja_tri_iobuf_4                                                                |    <0.001 |
|   ja_tri_iobuf_5                                                                |    <0.001 |
|   ja_tri_iobuf_6                                                                |    <0.001 |
|   ja_tri_iobuf_7                                                                |    <0.001 |
|   jb_tri_iobuf_0                                                                |    <0.001 |
|   jb_tri_iobuf_1                                                                |    <0.001 |
|   jb_tri_iobuf_2                                                                |    <0.001 |
|   jb_tri_iobuf_3                                                                |    <0.001 |
|   jb_tri_iobuf_4                                                                |    <0.001 |
|   jb_tri_iobuf_5                                                                |    <0.001 |
|   system_i                                                                      |     1.600 |
|     Motor_Ctrl_L                                                                |     0.022 |
|       inst                                                                      |     0.022 |
|         Motor_Ctrl_v1_0_S_AXIL_inst                                             |     0.022 |
|           U_Motor_Ctrl                                                          |     0.020 |
|             U_PID                                                               |     0.001 |
|               Mul_KD                                                            |    <0.001 |
|                 U0                                                              |    <0.001 |
|                   i_mult                                                        |    <0.001 |
|                     gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|               Mul_KI                                                            |    <0.001 |
|                 U0                                                              |    <0.001 |
|                   i_mult                                                        |    <0.001 |
|                     gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|               Mul_KP                                                            |    <0.001 |
|                 U0                                                              |    <0.001 |
|                   i_mult                                                        |    <0.001 |
|                     gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|             U_SpeedDetector                                                     |     0.018 |
|               U_Timer_0                                                         |    <0.001 |
|               U_diveider                                                        |     0.018 |
|                 U0                                                              |     0.018 |
|                   i_synth                                                       |     0.018 |
|                     i_nd_to_rdy                                                 |    <0.001 |
|                     i_nonzero_fract.i_synth                                     |     0.018 |
|                       i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.018 |
|                         i_sdivider.divider_blk                                  |     0.018 |
|                           div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[10].num_stages.numerator_gen.del_numer       |    <0.001 |
|                           div_loop[11].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[11].num_stages.numerator_gen.del_numer       |    <0.001 |
|                           div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[12].num_stages.numerator_gen.del_numer       |    <0.001 |
|                           div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[13].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[14].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[15].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[16].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[16].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[17].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[17].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[18].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[18].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[18].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[19].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[1].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[20].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[20].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[20].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[21].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[21].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[21].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[22].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[22].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[22].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[23].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[23].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[23].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[24].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[24].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[24].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[25].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[25].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[25].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[26].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[26].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[26].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[27].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[27].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[27].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[28].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[28].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[28].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[29].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[29].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[29].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[30].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[30].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[30].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[31].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[31].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[31].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[32].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[33].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[34].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[35].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[36].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[37].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[38].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[39].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[3].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[40].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[41].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[42].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[43].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[44].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[45].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[46].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[47].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[4].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[5].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[6].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[6].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[8].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[9].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           reg_quot_out.reg_quot                                 |    <0.001 |
|                         i_sdivider.i_r2_div_by_zero.i_divide_by_zero_del        |    <0.001 |
|             U_motor_PWMGennerator                                               |    <0.001 |
|     Motor_Ctrl_R                                                                |     0.008 |
|       inst                                                                      |     0.008 |
|         Motor_Ctrl_v1_0_S_AXIL_inst                                             |     0.008 |
|           U_Motor_Ctrl                                                          |     0.006 |
|             U_PID                                                               |     0.002 |
|               Mul_KD                                                            |    <0.001 |
|                 U0                                                              |    <0.001 |
|                   i_mult                                                        |    <0.001 |
|                     gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|               Mul_KI                                                            |    <0.001 |
|                 U0                                                              |    <0.001 |
|                   i_mult                                                        |    <0.001 |
|                     gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|               Mul_KP                                                            |    <0.001 |
|                 U0                                                              |    <0.001 |
|                   i_mult                                                        |    <0.001 |
|                     gLUT.gLUT_speed.iLUT                                        |    <0.001 |
|             U_SpeedDetector                                                     |     0.005 |
|               U_Timer_0                                                         |    <0.001 |
|               U_diveider                                                        |     0.004 |
|                 U0                                                              |     0.004 |
|                   i_synth                                                       |     0.004 |
|                     i_nd_to_rdy                                                 |    <0.001 |
|                     i_nonzero_fract.i_synth                                     |     0.004 |
|                       i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     0.004 |
|                         i_sdivider.divider_blk                                  |     0.004 |
|                           div_loop[0].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[0].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[10].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[10].num_stages.numerator_gen.del_numer       |    <0.001 |
|                           div_loop[11].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[11].num_stages.numerator_gen.del_numer       |    <0.001 |
|                           div_loop[12].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[12].num_stages.numerator_gen.del_numer       |    <0.001 |
|                           div_loop[13].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[13].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[14].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[14].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[15].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[15].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[16].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[16].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[17].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[17].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[17].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[18].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[18].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[18].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[19].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[19].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[1].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[1].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[20].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[20].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[20].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[21].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[21].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[21].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[22].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[22].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[22].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[23].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[23].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[23].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[24].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[24].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[24].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[25].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[25].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[25].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[25].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[26].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[26].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[26].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[27].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[27].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[27].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[28].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[28].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[28].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[29].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[29].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[29].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[2].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[2].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[30].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[30].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[30].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[30].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[31].adder_gen.reg_req.adsu_mod               |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[31].divisor_gen.divisor_dc1.del_divisor_msbs |    <0.001 |
|                           div_loop[31].num_stages.numerator_gen.del_numer       |     0.000 |
|                           div_loop[31].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[32].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[33].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[34].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[35].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[36].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[37].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[38].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[39].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[3].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[3].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[40].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[41].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[42].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[43].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[44].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[45].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[46].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[47].quot_gen.quot_reg.i_div1.quot_out        |    <0.001 |
|                           div_loop[4].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[4].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[5].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[5].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[6].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[6].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[7].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[7].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[8].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[8].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           div_loop[9].adder_gen.reg_req.adsu_mod                |    <0.001 |
|                             add1                                                |    <0.001 |
|                               no_pipelining.the_addsub                          |    <0.001 |
|                                 i_q_simple.qreg                                 |    <0.001 |
|                           div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |    <0.001 |
|                           div_loop[9].num_stages.numerator_gen.del_numer        |    <0.001 |
|                           reg_quot_out.reg_quot                                 |    <0.001 |
|                         i_sdivider.i_r2_div_by_zero.i_divide_by_zero_del        |    <0.001 |
|             U_motor_PWMGennerator                                               |    <0.001 |
|     axi_gpio_0                                                                  |    <0.001 |
|       U0                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|             I_DECODER                                                           |    <0.001 |
|         gpio_core_1                                                             |    <0.001 |
|     axi_gpio_1                                                                  |    <0.001 |
|       U0                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|             I_DECODER                                                           |    <0.001 |
|         gpio_core_1                                                             |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                               |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                               |    <0.001 |
|     optical                                                                     |    <0.001 |
|       U0                                                                        |    <0.001 |
|         AXI_LITE_IPIF_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                    |    <0.001 |
|             I_DECODER                                                           |    <0.001 |
|         INTR_CTRLR_GEN.INTERRUPT_CONTROL_I                                      |    <0.001 |
|         gpio_core_1                                                             |    <0.001 |
|     processing_system7_0                                                        |     1.533 |
|       inst                                                                      |     1.533 |
|     processing_system7_0_axi_periph                                             |     0.034 |
|       m00_couplers                                                              |     0.004 |
|         auto_pc                                                                 |     0.004 |
|           inst                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.004 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.001 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m01_couplers                                                              |     0.003 |
|         auto_pc                                                                 |     0.003 |
|           inst                                                                  |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.003 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.001 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m02_couplers                                                              |     0.003 |
|         auto_pc                                                                 |     0.003 |
|           inst                                                                  |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.003 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.001 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m03_couplers                                                              |     0.003 |
|         auto_pc                                                                 |     0.003 |
|           inst                                                                  |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.003 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.001 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m04_couplers                                                              |     0.004 |
|         auto_pc                                                                 |     0.004 |
|           inst                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.004 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.002 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m05_couplers                                                              |     0.003 |
|         auto_pc                                                                 |     0.003 |
|           inst                                                                  |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.003 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.001 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       m06_couplers                                                              |     0.004 |
|         auto_pc                                                                 |     0.004 |
|           inst                                                                  |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                |     0.004 |
|               RD.ar_channel_0                                                   |    <0.001 |
|                 ar_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               RD.r_channel_0                                                    |    <0.001 |
|                 rd_data_fifo_0                                                  |    <0.001 |
|                 transaction_fifo_0                                              |    <0.001 |
|               SI_REG                                                            |     0.001 |
|                 ar_pipe                                                         |    <0.001 |
|                 aw_pipe                                                         |    <0.001 |
|                 b_pipe                                                          |    <0.001 |
|                 r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                   |    <0.001 |
|                 aw_cmd_fsm_0                                                    |    <0.001 |
|                 cmd_translator_0                                                |    <0.001 |
|                   incr_cmd_0                                                    |    <0.001 |
|                   wrap_cmd_0                                                    |    <0.001 |
|               WR.b_channel_0                                                    |    <0.001 |
|                 bid_fifo_0                                                      |    <0.001 |
|                 bresp_fifo_0                                                    |    <0.001 |
|       s00_couplers                                                              |     0.000 |
|         auto_pc                                                                 |     0.000 |
|       xbar                                                                      |     0.009 |
|         inst                                                                    |     0.009 |
|           gen_samd.crossbar_samd                                                |     0.009 |
|             addr_arbiter_ar                                                     |    <0.001 |
|             addr_arbiter_aw                                                     |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                  |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[7].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_master_slots[8].reg_slice_mi                                    |    <0.001 |
|               b_pipe                                                            |    <0.001 |
|               r_pipe                                                            |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                     |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                    |     0.002 |
|               gen_multi_thread.arbiter_resp_inst                                |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                      |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                      |    <0.001 |
|               wrouter_aw_fifo                                                   |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                  |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                  |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                  |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1                                  |    <0.001 |
|             splitter_aw_mi                                                      |    <0.001 |
|     rst_processing_system7_0_100M                                               |    <0.001 |
|       U0                                                                        |    <0.001 |
|         EXT_LPF                                                                 |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                             |    <0.001 |
|         SEQ                                                                     |    <0.001 |
|           SEQ_COUNTER                                                           |    <0.001 |
|     ultrasonic_0                                                                |     0.002 |
|       inst                                                                      |     0.002 |
|         ultrasonic_v1_0_S00_AXI_inst                                            |     0.002 |
|           label[0].echo_inst                                                    |    <0.001 |
|           label[1].echo_inst                                                    |    <0.001 |
|           label[2].echo_inst                                                    |    <0.001 |
|           nolabel_line464                                                       |    <0.001 |
|           trig_inst                                                             |    <0.001 |
|     xlconcat_0                                                                  |     0.000 |
|     zcar_servo_v1_0_0                                                           |    <0.001 |
|       inst                                                                      |    <0.001 |
|         zcar_servo_v1_0_S00_AXI_inst                                            |    <0.001 |
+---------------------------------------------------------------------------------+-----------+


