{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651827999905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651827999910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 06 17:06:39 2022 " "Processing started: Fri May 06 17:06:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651827999910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827999910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651827999910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651828000246 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1651828000246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 open_risc_v_soc " "Found entity 1: open_risc_v_soc" {  } { { "../tb/open_risc_v_soc.v" "" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/utils/dual_ram.v 2 2 " "Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/utils/dual_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_ram " "Found entity 1: dual_ram" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008854 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_ram_template " "Found entity 2: dual_ram_template" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/utils/dff_set.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/utils/dff_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_set " "Found entity 1: dff_set" {  } { { "../utils/dff_set.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dff_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/uart_debug.v 3 3 " "Found 3 design units, including 3 entities, in source file /bz_riscv/phase4_debug_led/rtl/uart_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_debug " "Found entity 1: uart_debug" {  } { { "../rtl/uart_debug.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008858 ""} { "Info" "ISGN_ENTITY_NAME" "2 write2rom " "Found entity 2: write2rom" {  } { { "../rtl/uart_debug.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008858 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_recv " "Found entity 3: uart_recv" {  } { { "../rtl/uart_debug.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/rom.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Found entity 1: regs" {  } { { "../rtl/regs.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/regs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../rtl/pc_reg.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/pc_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/open_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/open_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 open_risc_v " "Found entity 1: open_risc_v" {  } { { "../rtl/open_risc_v.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../rtl/id_ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id_ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /bz_riscv/phase4_debug_led/rtl/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_button_debounce " "Found entity 1: debug_button_debounce" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008884 ""} { "Info" "ISGN_ENTITY_NAME" "2 key_debounce " "Found entity 2: key_debounce" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/bz_riscv/phase4_debug_led/rtl/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /bz_riscv/phase4_debug_led/rtl/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../rtl/ctrl.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828008886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "open_risc_v_soc " "Elaborating entity \"open_risc_v_soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651828008936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_button_debounce debug_button_debounce:debug_button_debounce_inst " "Elaborating entity \"debug_button_debounce\" for hierarchy \"debug_button_debounce:debug_button_debounce_inst\"" {  } { { "../tb/open_risc_v_soc.v" "debug_button_debounce_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_debounce debug_button_debounce:debug_button_debounce_inst\|key_debounce:key_debounce_inst1 " "Elaborating entity \"key_debounce\" for hierarchy \"debug_button_debounce:debug_button_debounce_inst\|key_debounce:key_debounce_inst1\"" {  } { { "../rtl/debug_button_debounce.v" "key_debounce_inst1" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "open_risc_v open_risc_v:open_risc_v_inst " "Elaborating entity \"open_risc_v\" for hierarchy \"open_risc_v:open_risc_v_inst\"" {  } { { "../tb/open_risc_v_soc.v" "open_risc_v_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg open_risc_v:open_risc_v_inst\|pc_reg:pc_reg_inst " "Elaborating entity \"pc_reg\" for hierarchy \"open_risc_v:open_risc_v_inst\|pc_reg:pc_reg_inst\"" {  } { { "../rtl/open_risc_v.v" "pc_reg_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id open_risc_v:open_risc_v_inst\|if_id:if_id_inst " "Elaborating entity \"if_id\" for hierarchy \"open_risc_v:open_risc_v_inst\|if_id:if_id_inst\"" {  } { { "../rtl/open_risc_v.v" "if_id_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|dff_set:dff2 " "Elaborating entity \"dff_set\" for hierarchy \"open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|dff_set:dff2\"" {  } { { "../rtl/if_id.v" "dff2" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id open_risc_v:open_risc_v_inst\|id:id_inst " "Elaborating entity \"id\" for hierarchy \"open_risc_v:open_risc_v_inst\|id:id_inst\"" {  } { { "../rtl/open_risc_v.v" "id_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func7 id.v(36) " "Verilog HDL or VHDL warning at id.v(36): object \"func7\" assigned a value but never read" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "base_addr_o id.v(54) " "Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable \"base_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_offset_o id.v(54) " "Verilog HDL Always Construct warning at id.v(54): inferring latch(es) for variable \"addr_offset_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[0\] id.v(54) " "Inferred latch for \"addr_offset_o\[0\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[1\] id.v(54) " "Inferred latch for \"addr_offset_o\[1\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[2\] id.v(54) " "Inferred latch for \"addr_offset_o\[2\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[3\] id.v(54) " "Inferred latch for \"addr_offset_o\[3\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[4\] id.v(54) " "Inferred latch for \"addr_offset_o\[4\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[5\] id.v(54) " "Inferred latch for \"addr_offset_o\[5\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008974 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[6\] id.v(54) " "Inferred latch for \"addr_offset_o\[6\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[7\] id.v(54) " "Inferred latch for \"addr_offset_o\[7\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[8\] id.v(54) " "Inferred latch for \"addr_offset_o\[8\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[9\] id.v(54) " "Inferred latch for \"addr_offset_o\[9\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[10\] id.v(54) " "Inferred latch for \"addr_offset_o\[10\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[11\] id.v(54) " "Inferred latch for \"addr_offset_o\[11\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[12\] id.v(54) " "Inferred latch for \"addr_offset_o\[12\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[13\] id.v(54) " "Inferred latch for \"addr_offset_o\[13\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[14\] id.v(54) " "Inferred latch for \"addr_offset_o\[14\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[15\] id.v(54) " "Inferred latch for \"addr_offset_o\[15\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[16\] id.v(54) " "Inferred latch for \"addr_offset_o\[16\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[17\] id.v(54) " "Inferred latch for \"addr_offset_o\[17\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[18\] id.v(54) " "Inferred latch for \"addr_offset_o\[18\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[19\] id.v(54) " "Inferred latch for \"addr_offset_o\[19\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[20\] id.v(54) " "Inferred latch for \"addr_offset_o\[20\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[21\] id.v(54) " "Inferred latch for \"addr_offset_o\[21\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[22\] id.v(54) " "Inferred latch for \"addr_offset_o\[22\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[23\] id.v(54) " "Inferred latch for \"addr_offset_o\[23\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[24\] id.v(54) " "Inferred latch for \"addr_offset_o\[24\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[25\] id.v(54) " "Inferred latch for \"addr_offset_o\[25\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[26\] id.v(54) " "Inferred latch for \"addr_offset_o\[26\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[27\] id.v(54) " "Inferred latch for \"addr_offset_o\[27\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[28\] id.v(54) " "Inferred latch for \"addr_offset_o\[28\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[29\] id.v(54) " "Inferred latch for \"addr_offset_o\[29\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[30\] id.v(54) " "Inferred latch for \"addr_offset_o\[30\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_offset_o\[31\] id.v(54) " "Inferred latch for \"addr_offset_o\[31\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[0\] id.v(54) " "Inferred latch for \"base_addr_o\[0\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[1\] id.v(54) " "Inferred latch for \"base_addr_o\[1\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[2\] id.v(54) " "Inferred latch for \"base_addr_o\[2\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[3\] id.v(54) " "Inferred latch for \"base_addr_o\[3\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[4\] id.v(54) " "Inferred latch for \"base_addr_o\[4\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[5\] id.v(54) " "Inferred latch for \"base_addr_o\[5\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[6\] id.v(54) " "Inferred latch for \"base_addr_o\[6\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[7\] id.v(54) " "Inferred latch for \"base_addr_o\[7\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[8\] id.v(54) " "Inferred latch for \"base_addr_o\[8\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[9\] id.v(54) " "Inferred latch for \"base_addr_o\[9\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[10\] id.v(54) " "Inferred latch for \"base_addr_o\[10\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[11\] id.v(54) " "Inferred latch for \"base_addr_o\[11\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[12\] id.v(54) " "Inferred latch for \"base_addr_o\[12\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[13\] id.v(54) " "Inferred latch for \"base_addr_o\[13\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[14\] id.v(54) " "Inferred latch for \"base_addr_o\[14\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008975 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[15\] id.v(54) " "Inferred latch for \"base_addr_o\[15\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[16\] id.v(54) " "Inferred latch for \"base_addr_o\[16\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[17\] id.v(54) " "Inferred latch for \"base_addr_o\[17\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[18\] id.v(54) " "Inferred latch for \"base_addr_o\[18\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[19\] id.v(54) " "Inferred latch for \"base_addr_o\[19\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[20\] id.v(54) " "Inferred latch for \"base_addr_o\[20\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[21\] id.v(54) " "Inferred latch for \"base_addr_o\[21\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[22\] id.v(54) " "Inferred latch for \"base_addr_o\[22\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[23\] id.v(54) " "Inferred latch for \"base_addr_o\[23\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[24\] id.v(54) " "Inferred latch for \"base_addr_o\[24\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[25\] id.v(54) " "Inferred latch for \"base_addr_o\[25\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[26\] id.v(54) " "Inferred latch for \"base_addr_o\[26\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[27\] id.v(54) " "Inferred latch for \"base_addr_o\[27\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[28\] id.v(54) " "Inferred latch for \"base_addr_o\[28\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[29\] id.v(54) " "Inferred latch for \"base_addr_o\[29\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[30\] id.v(54) " "Inferred latch for \"base_addr_o\[30\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "base_addr_o\[31\] id.v(54) " "Inferred latch for \"base_addr_o\[31\]\" at id.v(54)" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828008976 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|id:id_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs open_risc_v:open_risc_v_inst\|regs:regs_inst " "Elaborating entity \"regs\" for hierarchy \"open_risc_v:open_risc_v_inst\|regs:regs_inst\"" {  } { { "../rtl/open_risc_v.v" "regs_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst " "Elaborating entity \"id_ex\" for hierarchy \"open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\"" {  } { { "../rtl/open_risc_v.v" "id_ex_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff5 " "Elaborating entity \"dff_set\" for hierarchy \"open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff5\"" {  } { { "../rtl/id_ex.v" "dff5" { Text "F:/bz_riscv/phase4_debug_led/rtl/id_ex.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_set open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff6 " "Elaborating entity \"dff_set\" for hierarchy \"open_risc_v:open_risc_v_inst\|id_ex:id_ex_inst\|dff_set:dff6\"" {  } { { "../rtl/id_ex.v" "dff6" { Text "F:/bz_riscv/phase4_debug_led/rtl/id_ex.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex open_risc_v:open_risc_v_inst\|ex:ex_inst " "Elaborating entity \"ex\" for hierarchy \"open_risc_v:open_risc_v_inst\|ex:ex_inst\"" {  } { { "../rtl/open_risc_v.v" "ex_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828008996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ex.v(33) " "Verilog HDL or VHDL warning at ex.v(33): object \"rd\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651828008999 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 ex.v(35) " "Verilog HDL or VHDL warning at ex.v(35): object \"rs1\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651828008999 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 ex.v(36) " "Verilog HDL or VHDL warning at ex.v(36): object \"rs2\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651828008999 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "imm ex.v(38) " "Verilog HDL or VHDL warning at ex.v(38): object \"imm\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651828008999 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shamt ex.v(39) " "Verilog HDL or VHDL warning at ex.v(39): object \"shamt\" assigned a value but never read" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651828008999 "|open_risc_v_soc|open_risc_v:open_risc_v_inst|ex:ex_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl open_risc_v:open_risc_v_inst\|ctrl:ctrl_inst " "Elaborating entity \"ctrl\" for hierarchy \"open_risc_v:open_risc_v_inst\|ctrl:ctrl_inst\"" {  } { { "../rtl/open_risc_v.v" "ctrl_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/open_risc_v.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_inst " "Elaborating entity \"ram\" for hierarchy \"ram:ram_inst\"" {  } { { "../tb/open_risc_v_soc.v" "ram_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram ram:ram_inst\|dual_ram:ram_byte0 " "Elaborating entity \"dual_ram\" for hierarchy \"ram:ram_inst\|dual_ram:ram_byte0\"" {  } { { "../rtl/ram.v" "ram_byte0" { Text "F:/bz_riscv/phase4_debug_led/rtl/ram.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram_template ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt " "Elaborating entity \"dual_ram_template\" for hierarchy \"ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\"" {  } { { "../utils/dual_ram.v" "dual_ram_template_isnt" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom_inst " "Elaborating entity \"rom\" for hierarchy \"rom:rom_inst\"" {  } { { "../tb/open_risc_v_soc.v" "rom_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram rom:rom_inst\|dual_ram:rom_32bit " "Elaborating entity \"dual_ram\" for hierarchy \"rom:rom_inst\|dual_ram:rom_32bit\"" {  } { { "../rtl/rom.v" "rom_32bit" { Text "F:/bz_riscv/phase4_debug_led/rtl/rom.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_ram_template rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt " "Elaborating entity \"dual_ram_template\" for hierarchy \"rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\"" {  } { { "../utils/dual_ram.v" "dual_ram_template_isnt" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_debug uart_debug:uart_debug_inst " "Elaborating entity \"uart_debug\" for hierarchy \"uart_debug:uart_debug_inst\"" {  } { { "../tb/open_risc_v_soc.v" "uart_debug_inst" { Text "F:/bz_riscv/phase4_debug_led/tb/open_risc_v_soc.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_recv uart_debug:uart_debug_inst\|uart_recv:uart_recv_inst " "Elaborating entity \"uart_recv\" for hierarchy \"uart_debug:uart_debug_inst\|uart_recv:uart_recv_inst\"" {  } { { "../rtl/uart_debug.v" "uart_recv_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write2rom uart_debug:uart_debug_inst\|write2rom:write2rom_inst " "Elaborating entity \"write2rom\" for hierarchy \"uart_debug:uart_debug_inst\|write2rom:write2rom_inst\"" {  } { { "../rtl/uart_debug.v" "write2rom_inst" { Text "F:/bz_riscv/phase4_debug_led/rtl/uart_debug.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828009017 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred RAM node \"rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651828009985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651828009985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_inst\|dual_ram:ram_byte2\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_inst\|dual_ram:ram_byte2\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651828009985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_inst\|dual_ram:ram_byte3\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_inst\|dual_ram:ram_byte3\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651828009985 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_inst\|dual_ram:ram_byte1\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_inst\|dual_ram:ram_byte1\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1651828009986 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_inst\|dual_ram:ram_byte2\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_inst\|dual_ram:ram_byte2\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_inst\|dual_ram:ram_byte3\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_inst\|dual_ram:ram_byte3\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_inst\|dual_ram:ram_byte1\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_inst\|dual_ram:ram_byte1\|dual_ram_template:dual_ram_template_isnt\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1651828012147 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1651828012147 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651828012147 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "open_risc_v:open_risc_v_inst\|ex:ex_inst\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"open_risc_v:open_risc_v_inst\|ex:ex_inst\|Add0\"" {  } { { "../rtl/ex.v" "Add0" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 72 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1651828012149 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1651828012149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828012198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"rom:rom_inst\|dual_ram:rom_32bit\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012198 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651828012198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_66h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_66h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_66h1 " "Found entity 1: altsyncram_66h1" {  } { { "db/altsyncram_66h1.tdf" "" { Text "F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_66h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828012242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828012242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828012253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:ram_inst\|dual_ram:ram_byte0\|dual_ram_template:dual_ram_template_isnt\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651828012253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_20e1 " "Found entity 1: altsyncram_20e1" {  } { { "db/altsyncram_20e1.tdf" "" { Text "F:/bz_riscv/phase4_debug_led/quartus_prj/db/altsyncram_20e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828012291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828012291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "open_risc_v:open_risc_v_inst\|ex:ex_inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"open_risc_v:open_risc_v_inst\|ex:ex_inst\|lpm_add_sub:Add0\"" {  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828012346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "open_risc_v:open_risc_v_inst\|ex:ex_inst\|lpm_add_sub:Add0 " "Instantiated megafunction \"open_risc_v:open_risc_v_inst\|ex:ex_inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012346 ""}  } { { "../rtl/ex.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/ex.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651828012346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pvi " "Found entity 1: add_sub_pvi" {  } { { "db/add_sub_pvi.tdf" "" { Text "F:/bz_riscv/phase4_debug_led/quartus_prj/db/add_sub_pvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651828012384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828012384 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[31\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[31\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[30\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[30\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[29\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[29\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[28\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[28\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[27\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[27\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[26\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[26\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[25\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[25\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[24\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[24\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[23\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[23\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[22\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[22\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[21\] open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Duplicate LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[21\]\" merged with LATCH primitive \"open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\]\"" {  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1651828012998 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1651828012998 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[0\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[0\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[1\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[1\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[2\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[2\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[3\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013001 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[3\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[4\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[4\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[5\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[5\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[6\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[6\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[7\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[7\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[8\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[8\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[9\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[9\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[10\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013002 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[10\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[11\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[11\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[12\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[12\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[13\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[13\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[14\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[14\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[15\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013003 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[15\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[16\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[16\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[17\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[17\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[18\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[18\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[19\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag " "Ports D and ENA on the latch are fed by the same signal rom:rom_inst\|dual_ram:rom_32bit\|rd_equ_wr_flag" {  } { { "../utils/dual_ram.v" "" { Text "F:/bz_riscv/phase4_debug_led/utils/dual_ram.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[19\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|addr_offset_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[20\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[21\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[22\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[23\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[24\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013004 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[25\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[26\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[27\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[28\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[29\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[30\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[31\] " "Latch open_risc_v:open_risc_v_inst\|id:id_inst\|base_addr_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag " "Ports D and ENA on the latch are fed by the same signal open_risc_v:open_risc_v_inst\|if_id:if_id_inst\|rom_flag" {  } { { "../rtl/if_id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/if_id.v" 13 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651828013005 ""}  } { { "../rtl/id.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/id.v" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651828013005 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 40 -1 0 } } { "../rtl/debug_button_debounce.v" "" { Text "F:/bz_riscv/phase4_debug_led/rtl/debug_button_debounce.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651828013017 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651828013018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1651828017107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651828020804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651828021361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651828021361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4980 " "Implemented 4980 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651828021606 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651828021606 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4910 " "Implemented 4910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651828021606 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651828021606 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651828021606 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651828021919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 06 17:07:01 2022 " "Processing ended: Fri May 06 17:07:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651828021919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651828021919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651828021919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651828021919 ""}
