// Seed: 1598951011
module module_0 (
    input wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input wand id_3,
    input tri id_4,
    output tri1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    input tri id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12,
    output tri1 id_13
    , id_32,
    input supply1 id_14,
    output tri1 id_15,
    input wire id_16,
    input wor id_17,
    input wire id_18,
    input uwire id_19,
    input wand id_20,
    input wand id_21,
    input uwire id_22,
    output wand id_23,
    input supply1 id_24,
    input uwire id_25,
    input uwire id_26,
    input tri0 id_27,
    output wand id_28,
    input wire id_29,
    output tri id_30
);
  assign id_32 = id_24 ? -1 : -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout  wire  id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wor   id_7
);
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_0,
      id_5,
      id_4,
      id_7,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0,
      id_7,
      id_4,
      id_3,
      id_0,
      id_2,
      id_6,
      id_1,
      id_5,
      id_2,
      id_2,
      id_2,
      id_7,
      id_2,
      id_0,
      id_3,
      id_6,
      id_4,
      id_0,
      id_7
  );
endmodule
