<module name="PRU_ICSS_0_UART" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_UART_RBR_THR_REGISTERS" acronym="PRUSS_UART_RBR_THR_REGISTERS" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="Read: Read Receive Buffer RegisterWrite: Write Transmitter Holding Register ." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_INTERRUPT_ENABLE_REGISTER" acronym="PRUSS_UART_INTERRUPT_ENABLE_REGISTER" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EDSSI" width="1" begin="3" end="3" resetval="0x0" description="Enable Modem Status Interrupt" range="" rwaccess="RW"/>
    <bitfield id="ELSI" width="1" begin="2" end="2" resetval="0x0" description="Receiver line status interrupt enable." range="" rwaccess="RW"/>
    <bitfield id="ETBEI" width="1" begin="1" end="1" resetval="0x0" description="Transmitter holding register empty interrupt enable." range="" rwaccess="RW"/>
    <bitfield id="ERBI" width="1" begin="0" end="0" resetval="0x0" description="Receiver data available interrupt and character timeout indication interrupt enable." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_INTERRUPT_IDENTIFICATION_REGISTER_FIFO_CONTROL_REGISTER" acronym="PRUSS_UART_INTERRUPT_IDENTIFICATION_REGISTER_FIFO_CONTROL_REGISTER" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FIFOEN_RXFIFTL" width="2" begin="7" end="6" resetval="0x0" description="Read: FIFOs enabled. 0h: Non-FIFO modeWrite: Receiver FIFO trigger level. RXFIFTL sets the trigger level for the receiver FIFO. When the trigger level is reached, a receiver data-ready interrupt is generated (if the interrupt request is enabled). Once the FIFO drops below the trigger level, the interrupt is cleared. 0h: 1 byte ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="5" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTID" width="3" begin="3" end="1" resetval="0x0" description="Read: Interrupt type. See . 0h: ReservedWrite: Bit 3: DMAMODE1: DMA MODE1 enable if FIFOs are enabled. Always write 1 to DMAMODE1. After a hardware reset, change DMAMODE1 from 0 to 1. DMAMODE1 = 1 is a requirement for proper communication between the UART and the EDMA controller. 0h: DMA MODE1 is disabled.Bit 2: TXCLR: Transmitter FIFO clear. Write a 1 to TXCLR to clear the bit. 0h: No effect.Bit 1: RXCLR: Receiver FIFO clear. Write a 1 to RXCLR to clear the bit. 0h: No effect. ." range="" rwaccess="RW"/>
    <bitfield id="IPEND_FIFOEN" width="1" begin="0" end="0" resetval="0x1" description="Read: Interrupt pending. When any UART interrupt is generated and is enabled in IER, IPEND is forced to 0. IPEND remains 0 until all pending interrupts are cleared or until a hardware reset occurs. If no interrupts are enabled, IPEND is never forced to 0. 0h: Interrupts pending.Write: Transmitter and receiver FIFOs mode enable. FIFOEN must be set before other FCR bits are written to or the FCR bits are not programmed. Clearing this bit clears the FIFO counters. 0h: Non-FIFO mode. The transmitter and receiver FIFOs are disabled, and the FIFO pointers are cleared. ." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_LINE_CONTROL_REGISTER" acronym="PRUSS_UART_LINE_CONTROL_REGISTER" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLAB" width="1" begin="7" end="7" resetval="0x0" description="Divisor latch access bit. The divisor latch registers (DLL and DLH) can be accessed at dedicated addresses or at addresses shared by RBR, THR, and IER. Using the shared addresses requires toggling DLAB to change which registers are selected. If you use the dedicated addresses, you can keep DLAB = 0." range="" rwaccess="RW"/>
    <bitfield id="BC" width="1" begin="6" end="6" resetval="0x0" description="Break Control." range="" rwaccess="RW"/>
    <bitfield id="SP" width="1" begin="5" end="5" resetval="0x0" description="Stick parity. The SP bit works in conjunction with the EPS and PEN bits. The relationship between the SP, EPS, and PEN bits is summarized in" range="" rwaccess="RW"/>
    <bitfield id="EPS" width="1" begin="4" end="4" resetval="0x0" description="Even parity select. Selects the parity when parity is enabled (PEN = 1). The EPS bit works in conjunction with the SP and PEN bits. The relationship between the SP, EPS, and PEN bits is summarized in" range="" rwaccess="RW"/>
    <bitfield id="PEN" width="1" begin="3" end="3" resetval="0x0" description="Parity enable. The PEN bit works in conjunction with the SP and EPS bits. The relationship between the SP, EPS, and PEN bits is summarized in" range="" rwaccess="RW"/>
    <bitfield id="STB" width="1" begin="2" end="2" resetval="0x0" description="Number of STOP bits generated. STB specifies 1, 1.5, or 2 STOP bits in each transmitted character. When STB = 1, the WLS bit determines the number of STOP bits. The receiver clocks only the first STOP bit, regardless of the number of STOP bits selected. The number of STOP bits generated is summarized in" range="" rwaccess="RW"/>
    <bitfield id="WLS" width="2" begin="1" end="0" resetval="0x0" description="Word length select. Number of bits in each transmitted or received serial character. When STB = 1, the WLS bit determines the number of STOP bits." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_MODEM_CONTROL_REGISTER" acronym="PRUSS_UART_MODEM_CONTROL_REGISTER" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AFE" width="1" begin="5" end="5" resetval="0x0" description="Autoflow control enable. Autoflow control allows the" range="" rwaccess="RW"/>
    <bitfield id="LOOP" width="1" begin="4" end="4" resetval="0x0" description="Loop back mode enable. LOOP is used for the diagnostic testing using the loop back feature." range="" rwaccess="RW"/>
    <bitfield id="OUT2" width="1" begin="3" end="3" resetval="0x0" description="OUT2 Control Bit" range="" rwaccess="RW"/>
    <bitfield id="OUT1" width="1" begin="2" end="2" resetval="0x0" description="OUT1 Control Bit" range="" rwaccess="RW"/>
    <bitfield id="RTS" width="1" begin="1" end="1" resetval="0x0" description="RTS control. When AFE = 1, the RTS bit determines the autoflow control enabled. Note that all UARTs do not support this feature, see your device-specific data manual for supported features. If this feature is not available, this bit is reserved in this device and should be cleared to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_UART_LINE_STATUS_REGISTER" acronym="PRUSS_UART_LINE_STATUS_REGISTER" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RXFIFOE" width="1" begin="7" end="7" resetval="0x0" description="Receiver FIFO error. ." range="" rwaccess="R"/>
    <bitfield id="TEMT" width="1" begin="6" end="6" resetval="0x1" description="Transmitter empty (TEMT) indicator. ." range="" rwaccess="R"/>
    <bitfield id="THRE" width="1" begin="5" end="5" resetval="0x1" description="Transmitter holding register empty (THRE) indicator. If the THRE bit is set and the corresponding interrupt enable bit is set (ETBEI = 1 in IER), an interrupt request is generated. ." range="" rwaccess="R"/>
    <bitfield id="BI" width="1" begin="4" end="4" resetval="0x0" description="Break indicator. The BI bit is set whenever the receive data input (UARTn_RXD) was held low for longer than a full-word transmission time. A full-word transmission time is defined as the total time to transmit the START, data, PARITY, and STOP bits. If the BI bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated. ." range="" rwaccess="R"/>
    <bitfield id="FE" width="1" begin="3" end="3" resetval="0x0" description="Framing error (FE) indicator. A framing error occurs when the received character does not have a valid STOP bit. In response to a framing error, the UART sets the FE bit and waits until the signal on the RX pin goes high. Once the RX signal goes high, the receiver is ready to detect a new START bit and receive new data. If the FE bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated. ." range="" rwaccess="R"/>
    <bitfield id="PE" width="1" begin="2" end="2" resetval="0x0" description="Parity error (PE) indicator. A parity error occurs when the parity of the received character does not match the parity selected with the EPS bit in the line control register (LCR). If the PE bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated. ." range="" rwaccess="R"/>
    <bitfield id="OE" width="1" begin="1" end="1" resetval="0x0" description="Overrun error (OE) indicator. An overrun error in the non-FIFO mode is different from an overrun error in the FIFO mode. If the OE bit is set and the corresponding interrupt enable bit is set (ELSI = 1 in IER), an interrupt request is generated. ." range="" rwaccess="R"/>
    <bitfield id="DR" width="1" begin="0" end="0" resetval="0x0" description="Data-ready (DR) indicator for the receiver. If the DR bit is set and the corresponding interrupt enable bit is set (ERBI = 1 in IER), an interrupt request is generated. ." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_UART_MODEM_STATUS_REGISTER" acronym="PRUSS_UART_MODEM_STATUS_REGISTER" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CD" width="1" begin="7" end="7" resetval="0x0" description="Complement of the Carrier Detect input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 3 (OUT2).." range="" rwaccess="R"/>
    <bitfield id="RI" width="1" begin="6" end="6" resetval="0x0" description="Complement of the Ring Indicator input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 2 (OUT1)." range="" rwaccess="R"/>
    <bitfield id="DSR" width="1" begin="5" end="5" resetval="0x0" description="Complement of the Data Set Ready input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 0 (DTR)." range="" rwaccess="R"/>
    <bitfield id="CTS" width="1" begin="4" end="4" resetval="0x0" description="Complement of the Clear To Send input. When the UART is in the diagnostic test mode (loopback mode MCR[4] = 1), this bit is equal to the MCR bit 1 (RTS)." range="" rwaccess="R"/>
    <bitfield id="DCD" width="1" begin="3" end="3" resetval="0x0" description="Change in DCD indicator bit. DCD indicates that the DCD input has changed state since the last time it was read by the CPU. When DCD is set and the modem status interrupt is enabled, a modem status interrupt is generated." range="" rwaccess="R"/>
    <bitfield id="TERI" width="1" begin="2" end="2" resetval="0x0" description="Trailing edge of RI (TERI) indicator bit. TERI indicates that the RI input has changed from a low to a high. When TERI is set and the modem status interrupt is enabled, a modem status interrupt is generated." range="" rwaccess="R"/>
    <bitfield id="DDSR" width="1" begin="1" end="1" resetval="0x0" description="Change in DSR indicator bit. DDSR indicates that the DSR input has changed state since the last time it was read by the CPU. When DDSR is set and the modem status interrupt is enabled, a modem status interrupt is generated." range="" rwaccess="R"/>
    <bitfield id="DCTS" width="1" begin="0" end="0" resetval="0x0" description="Change in CTS indicator bit. DCTS indicates that the CTS input has changed state since the last time it was read by the CPU. When DCTS is set (autoflow control is not enabled and the modem status interrupt is enabled), a modem status interrupt is generated. When autoflow control is enabled, no interrupt is generated." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_UART_SCRATCH_REGISTER" acronym="PRUSS_UART_SCRATCH_REGISTER" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DATA" width="8" begin="7" end="0" resetval="0x0" description="These bits are intended for the programmer's use as a scratch pad in the sense that it temporarily holds the programmer's data without affecting any other UART operation." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_DIVISOR_REGISTER_LSB_" acronym="PRUSS_UART_DIVISOR_REGISTER_LSB_" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLL" width="8" begin="7" end="0" resetval="0x0" description="The 8 least-significant bits (LSBs) of the 16-bit divisor for generation of the baud clock in the baud rate generator." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_DIVISOR_REGISTER_MSB_" acronym="PRUSS_UART_DIVISOR_REGISTER_MSB_" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DLH" width="8" begin="7" end="0" resetval="0x0" description="The 8 most-significant bits (MSBs) of the 16-bit divisor for generation of the baud clock in the baud rate generator." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_PERIPHERAL_ID_REGISTER" acronym="PRUSS_UART_PERIPHERAL_ID_REGISTER" offset="0x28" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x44141102" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_UART_POWERMANAGEMENT_AND_EMULATION_REGISTER" acronym="PRUSS_UART_POWERMANAGEMENT_AND_EMULATION_REGISTER" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reserved. This bit must always be written with a 0." range="" rwaccess="RW"/>
    <bitfield id="UTRST" width="1" begin="14" end="14" resetval="0x0" description="UART transmitter reset. Resets and enables the transmitter." range="" rwaccess="RW"/>
    <bitfield id="URRST" width="1" begin="13" end="13" resetval="0x0" description="UART receiver reset. Resets and enables the receiver." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="12" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Free-running enable mode bit. This bit determines the emulation mode functionality of the UART. When halted, the UART can handle register read/write requests, but does not generate any transmission/reception, interrupts or events." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_UART_MODE_DEFINITION_REGISTER" acronym="PRUSS_UART_MODE_DEFINITION_REGISTER" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OSM_SEL" width="1" begin="0" end="0" resetval="0x0" description="Over-Sampling Mode Select." range="" rwaccess="RW"/>
  </register>
</module>
