

================================================================
== Vivado HLS Report for 'get3DImageIndex'
================================================================
* Date:           Mon Feb 15 16:12:20 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        window_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.350 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       93|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        0|       93|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|        0|    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_116_p2  |     +    |      0|  0|  20|          16|          16|
    |add_ln15_fu_110_p2    |     +    |      0|  0|  20|          13|          16|
    |ap_return             |     +    |      0|  0|  20|          16|          16|
    |sub_ln15_1_fu_100_p2  |     -    |      0|  0|  13|          13|          13|
    |sub_ln15_fu_72_p2     |     -    |      0|  0|  20|          16|          16|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  93|          74|          77|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-----------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------+-----+-----+------------+-----------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs | get3DImageIndex | return value |
|ap_return  | out |   16| ap_ctrl_hs | get3DImageIndex | return value |
|layer      |  in |    4|   ap_none  |      layer      |    scalar    |
|roll       |  in |   11|   ap_none  |       roll      |    scalar    |
|strip      |  in |   11|   ap_none  |      strip      |    scalar    |
+-----------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%strip_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %strip) nounwind" [firmware/nnet_utils/nnet_digi2win.h:9]   --->   Operation 2 'read' 'strip_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%roll_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %roll) nounwind" [firmware/nnet_utils/nnet_digi2win.h:9]   --->   Operation 3 'read' 'roll_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %layer) nounwind" [firmware/nnet_utils/nnet_digi2win.h:9]   --->   Operation 4 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i4 %layer_read to i3" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 5 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = call i15 @_ssdm_op_BitConcatenate.i15.i3.i12(i3 %trunc_ln15, i12 0)" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i15 %shl_ln to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 7 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln15_1 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %trunc_ln15, i10 0)" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 8 'bitconcatenate' 'shl_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i13 %shl_ln15_1 to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 9 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln15 = sub i16 %zext_ln15, %zext_ln15_1" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 10 'sub' 'sub_ln15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%trunc_ln15_1 = trunc i11 %roll_read to i4" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 11 'trunc' 'trunc_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%shl_ln15_2 = call i13 @_ssdm_op_BitConcatenate.i13.i4.i9(i4 %trunc_ln15_1, i9 0)" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 12 'bitconcatenate' 'shl_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%shl_ln15 = shl i11 %roll_read, 7" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 13 'shl' 'shl_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_1)   --->   "%zext_ln15_2 = zext i11 %shl_ln15 to i13" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 14 'zext' 'zext_ln15_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln15_1 = sub i13 %shl_ln15_2, %zext_ln15_2" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 15 'sub' 'sub_ln15_1' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i13 %sub_ln15_1 to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 16 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln15 = add i16 -3457, %sub_ln15" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 17 'add' 'add_ln15' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15_1 = add i16 %sext_ln15, %add_ln15" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 18 'add' 'add_ln15_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i11 %strip_read to i16" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 19 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln15_2 = add i16 %add_ln15_1, %zext_ln15_3" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 20 'add' 'add_ln15_2' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret i16 %add_ln15_2" [firmware/nnet_utils/nnet_digi2win.h:15]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ roll]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ strip]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
strip_read   (read          ) [ 00]
roll_read    (read          ) [ 00]
layer_read   (read          ) [ 00]
trunc_ln15   (trunc         ) [ 00]
shl_ln       (bitconcatenate) [ 00]
zext_ln15    (zext          ) [ 00]
shl_ln15_1   (bitconcatenate) [ 00]
zext_ln15_1  (zext          ) [ 00]
sub_ln15     (sub           ) [ 00]
trunc_ln15_1 (trunc         ) [ 00]
shl_ln15_2   (bitconcatenate) [ 00]
shl_ln15     (shl           ) [ 00]
zext_ln15_2  (zext          ) [ 00]
sub_ln15_1   (sub           ) [ 00]
sext_ln15    (sext          ) [ 00]
add_ln15     (add           ) [ 00]
add_ln15_1   (add           ) [ 00]
zext_ln15_3  (zext          ) [ 00]
add_ln15_2   (add           ) [ 00]
ret_ln15     (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="roll">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="roll"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="strip">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strip"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i3.i12"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i4.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="strip_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="11" slack="0"/>
<pin id="28" dir="0" index="1" bw="11" slack="0"/>
<pin id="29" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="strip_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="roll_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="11" slack="0"/>
<pin id="34" dir="0" index="1" bw="11" slack="0"/>
<pin id="35" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="roll_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="layer_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="trunc_ln15_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="shl_ln_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="15" slack="0"/>
<pin id="50" dir="0" index="1" bw="3" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln15_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="15" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="shl_ln15_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="13" slack="0"/>
<pin id="62" dir="0" index="1" bw="3" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="zext_ln15_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="13" slack="0"/>
<pin id="70" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sub_ln15_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="15" slack="0"/>
<pin id="74" dir="0" index="1" bw="13" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln15_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="shl_ln15_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln15_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shl_ln15_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln15/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="zext_ln15_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sub_ln15_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln15_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln15_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="13" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln15_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="13" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln15_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln15_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln15_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="38" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="44" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="71"><net_src comp="60" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="56" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="68" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="32" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="32" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="82" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="96" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="72" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="106" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="110" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="26" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="116" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="122" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: get3DImageIndex : layer | {1 }
	Port: get3DImageIndex : roll | {1 }
	Port: get3DImageIndex : strip | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		zext_ln15 : 2
		shl_ln15_1 : 1
		zext_ln15_1 : 2
		sub_ln15 : 3
		shl_ln15_2 : 1
		sub_ln15_1 : 1
		sext_ln15 : 2
		add_ln15 : 4
		add_ln15_1 : 5
		add_ln15_2 : 6
		ret_ln15 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    add_ln15_fu_110    |    0    |    20   |
|    add   |   add_ln15_1_fu_116   |    0    |    20   |
|          |   add_ln15_2_fu_126   |    0    |    20   |
|----------|-----------------------|---------|---------|
|    sub   |     sub_ln15_fu_72    |    0    |    20   |
|          |   sub_ln15_1_fu_100   |    0    |    13   |
|----------|-----------------------|---------|---------|
|          | strip_read_read_fu_26 |    0    |    0    |
|   read   |  roll_read_read_fu_32 |    0    |    0    |
|          | layer_read_read_fu_38 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |    trunc_ln15_fu_44   |    0    |    0    |
|          |   trunc_ln15_1_fu_78  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      shl_ln_fu_48     |    0    |    0    |
|bitconcatenate|    shl_ln15_1_fu_60   |    0    |    0    |
|          |    shl_ln15_2_fu_82   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln15_fu_56    |    0    |    0    |
|   zext   |   zext_ln15_1_fu_68   |    0    |    0    |
|          |   zext_ln15_2_fu_96   |    0    |    0    |
|          |   zext_ln15_3_fu_122  |    0    |    0    |
|----------|-----------------------|---------|---------|
|    shl   |     shl_ln15_fu_90    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |    sext_ln15_fu_106   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    93   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   93   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   93   |
+-----------+--------+--------+
