

================================================================
== Vitis HLS Report for 'operator_mul'
================================================================
* Date:           Sun Feb  5 17:05:01 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  41.403 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_operator_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2_fu_96  |operator_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       18|       18|         1|          -|          -|    18|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      37|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|      136|     502|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     142|    -|
|Register             |        -|     -|      139|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|      275|     681|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |mul_32ns_32ns_64_1_1_U4403                                     |mul_32ns_32ns_64_1_1                                 |        0|   3|    0|   20|    0|
    |grp_operator_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2_fu_96  |operator_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2  |        0|   8|  136|  482|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                     |        0|  11|  136|  502|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |empty_1287_fu_153_p2  |         +|   0|  0|  12|           5|           1|
    |exitcond13_fu_159_p2  |      icmp|   0|  0|   9|           5|           5|
    |empty_1286_fu_131_p2  |       shl|   0|  0|  16|           4|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          14|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  31|          6|    1|          6|
    |loop_index_i_fu_52  |   9|          2|    5|         10|
    |tmp35_address0      |  20|          4|    4|         16|
    |tmp35_ce0           |  14|          3|    1|          3|
    |tmp35_d0            |  20|          4|   64|        256|
    |tmp35_we0           |  20|          4|    8|         32|
    |tmp_address0        |  14|          3|    4|         12|
    |tmp_ce0             |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 142|         29|   88|        338|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   5|   0|    5|          0|
    |bound_reg_228                                                               |  64|   0|   64|          0|
    |empty_1290_reg_217                                                          |  32|   0|   32|          0|
    |grp_operator_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |loop_index_i_fu_52                                                          |   5|   0|    5|          0|
    |trunc_ln_reg_222                                                            |  32|   0|   32|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 139|   0|  139|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     operator*|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     operator*|  return value|
|tmp35_address0  |  out|    4|   ap_memory|         tmp35|         array|
|tmp35_ce0       |  out|    1|   ap_memory|         tmp35|         array|
|tmp35_we0       |  out|    8|   ap_memory|         tmp35|         array|
|tmp35_d0        |  out|   64|   ap_memory|         tmp35|         array|
|tmp_address0    |  out|    4|   ap_memory|           tmp|         array|
|tmp_ce0         |  out|    1|   ap_memory|           tmp|         array|
|tmp_q0          |   in|   64|   ap_memory|           tmp|         array|
|p_read          |   in|   64|     ap_none|        p_read|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

