//# Basic AXI features.
//# index:1
// AXI DMA controller (master or slave) can be attached to an array.

@axi_master
ram m int[16]

@axi_slave
ram s int[16]

process main() {
  // Waits for the slave interface to be accessed.
  s.waitAccess()
  // Burst (length=16) load and store from with AXI DMA.
  m.load(0x80000000, 16, 0)
  m[0] += s[0]
  m.store(0x80000040, 16, 0)
}
