(module "Opti-UPS Expansion Slot:SP3232_Module_1CH" (layer F.Cu) (tedit 655F6C20)
  (fp_text reference U6 (at 1.27 -5.08) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SP3232_Module (at 1.27 7.62) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user VCC (at -5.08 -2.54) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user GND (at -5.08 0) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user GND (at 7.62 3.81) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user "TTL Tx" (at -3.937 2.667) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user "TTL Rx" (at -3.81 5.08) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user "RS-232 Rx" (at 5.08 -1.27) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user "RS-232 Tx" (at 5.08 1.27) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -9.23 -7.23) (end 11.77 -7.23) (layer F.SilkS) (width 0.1))
  (fp_line (start 11.77 -7.23) (end 11.77 9.77) (layer F.SilkS) (width 0.1))
  (fp_line (start 11.77 9.77) (end -9.23 9.77) (layer F.SilkS) (width 0.1))
  (fp_line (start -9.23 9.77) (end -9.23 -7.23) (layer F.SilkS) (width 0.1))
  (fp_line (start -6.985 0) (end -1.27 0) (layer F.Cu) (width 0.1))
  (fp_line (start 9.398 3.81) (end 3.81 3.81) (layer F.Cu) (width 0.1))
  (fp_line (start -1.27 0) (end 3.81 3.81) (layer F.Cu) (width 0.1))
  (pad 1 thru_hole rect (at -7.62 -2.54) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 3 thru_hole rect (at -7.62 2.54) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 4 thru_hole rect (at -7.62 5.08) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 6 thru_hole rect (at 10.16 1.27) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 7 thru_hole rect (at 10.16 -1.27) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask))
  (pad 2 thru_hole rect (at -7.62 0) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
    (zone_connect 0))
  (pad 5 thru_hole rect (at 10.16 3.81) (size 1.524 1.524) (drill 0.762) (layers *.Cu *.Mask)
    (zone_connect 0))
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz 7 5 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz 3 5 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz -1 5 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz -5 5 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz -5 -7 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz -1 -7 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz 3 -7 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0805_2012Metric.step
    (offset (xyz 7 -7 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
  (model ${KISYS3DMOD}/Housings_SOIC.3dshapes/SOIC-14_3.9x8.7mm_Pitch1.27mm.step
    (offset (xyz 1 -1 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 90))
  )
)
