$date
	Thu Nov 19 10:20:32 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mi_primera_funcion_tb $end
$var wire 1 ! outY $end
$var reg 2 " inS [1:0] $end
$scope module EJR $end
$var wire 2 # S [1:0] $end
$var reg 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
1!
$end
#2000
b1 "
b1 #
#4000
0!
b10 "
b10 #
#6000
1!
b11 "
b11 #
#8000
