#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan 24 13:10:08 2025
# Process ID: 14132
# Current directory: D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1804 D:\FPGA_Learning_Journey\Pro\VGA_rom_display\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.xprupdate_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
launch_simulation
source _vga_rom_image_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/_vga_rom_image_tb/vga_rom_image_inst/vga_image_gen_inst}} 
current_wave_config {Untitled 1}
add_wave {{/_vga_rom_image_tb/vga_rom_image_inst/vga_timing_ctrl_inst}} 
run 20 ms
run 20 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property -dict [list CONFIG.Coe_File {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/image.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property -dict [list CONFIG.Coe_File {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/image_bmp.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/image.coe] -no_script -reset -force -quiet
remove_files  D:/FPGA_Learning_Journey/Pro/VGA_rom_display/image.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
export_ip_user_files -of_objects  [get_files d:/FPGA_Learning_Journey/Pro/VGA_rom_display/image_bmp.coe] -no_script -reset -force -quiet
remove_files  d:/FPGA_Learning_Journey/Pro/VGA_rom_display/image_bmp.coe
set_property -dict [list CONFIG.Coe_File {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/image_bmp.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property -dict [list CONFIG.Coe_File {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/bmp.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.runs/impl_1/vga_rom_image.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
export_ip_user_files -of_objects  [get_files d:/FPGA_Learning_Journey/Pro/VGA_rom_display/bmp.coe] -no_script -reset -force -quiet
remove_files  d:/FPGA_Learning_Journey/Pro/VGA_rom_display/bmp.coe
set_property -dict [list CONFIG.Coe_File {D:/FPGA_Learning_Journey/Pro/VGA_rom_display/image.coe}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files -ipstatic_source_dir D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/modelsim} {questa=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/questa} {riviera=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/riviera} {activehdl=D:/FPGA_Learning_Journey/Pro/VGA_rom_display/project/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source _vga_rom_image_tb.tcl
restart
current_wave_config {Untitled 2}
add_wave {{/_vga_rom_image_tb/vga_rom_image_inst/vga_image_gen_inst}} 
current_wave_config {Untitled 2}
add_wave {{/_vga_rom_image_tb/vga_rom_image_inst/vga_timing_ctrl_inst}} 
run 30 ms
run 30 ms
close_sim
