

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:04:49 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.365 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       14|       14| 70.000 ns | 70.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_11_6_s_fu_225  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_230  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_235  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_240  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_245  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_250  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_255  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_260  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_265  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_270  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_275  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_280  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_285  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_290  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_295  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_300  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_11_6_s_fu_305  |generic_sincos_11_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     21|        -|        -|    -|
|Expression           |        -|     19|        0|     1381|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     34|     7242|    32096|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1977|      352|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     74|     9219|    33865|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      3|        1|        8|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_11_6_s_fu_225  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_230  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_235  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_240  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_245  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_250  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_255  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_260  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_265  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_270  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_275  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_280  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_285  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_290  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_295  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_300  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    |grp_generic_sincos_11_6_s_fu_305  |generic_sincos_11_6_s  |        0|      2|  426|  1888|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+
    |Total                             |                       |        0|     34| 7242| 32096|    0|
    +----------------------------------+-----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+--------------+
    |                   Instance                   |                  Module                  |  Expression  |
    +----------------------------------------------+------------------------------------------+--------------+
    |myproject_mac_mul_sub_12s_7s_12s_18_1_1_U18   |myproject_mac_mul_sub_12s_7s_12s_18_1_1   | i0 * i1 - i2 |
    |myproject_mac_muladd_11s_7s_16s_18_1_1_U21    |myproject_mac_muladd_11s_7s_16s_18_1_1    | i0 + i1 * i2 |
    |myproject_mac_muladd_13s_7s_20s_21_1_1_U27    |myproject_mac_muladd_13s_7s_20s_21_1_1    | i0 + i1 * i2 |
    |myproject_mac_muladd_18s_11s_21ns_21_1_1_U14  |myproject_mac_muladd_18s_11s_21ns_21_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_6ns_11s_16s_16_1_1_U9    |myproject_mac_muladd_6ns_11s_16s_16_1_1   | i0 + i1 * i2 |
    |myproject_mac_muladd_6s_16s_21ns_21_1_1_U22   |myproject_mac_muladd_6s_16s_21ns_21_1_1   | i0 + i1 * i2 |
    |myproject_mac_muladd_8ns_11s_11ns_16_1_1_U11  |myproject_mac_muladd_8ns_11s_11ns_16_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_8ns_11s_14ns_18_1_1_U12  |myproject_mac_muladd_8ns_11s_14ns_18_1_1  | i0 + i1 * i2 |
    |myproject_mac_muladd_8ns_11s_9ns_16_1_1_U13   |myproject_mac_muladd_8ns_11s_9ns_16_1_1   | i0 + i1 * i2 |
    |myproject_mac_muladd_9ns_11s_16ns_16_1_1_U8   |myproject_mac_muladd_9ns_11s_16ns_16_1_1  | i0 + i1 * i2 |
    |myproject_mac_mulsub_11s_11s_16s_21_1_1_U19   |myproject_mac_mulsub_11s_11s_16s_21_1_1   | i0 - i1 * i2 |
    |myproject_mac_mulsub_13s_13s_16ns_16_1_1_U10  |myproject_mac_mulsub_13s_13s_16ns_16_1_1  | i0 - i1 * i1 |
    |myproject_mac_mulsub_22s_18s_31ns_31_1_1_U24  |myproject_mac_mulsub_22s_18s_31ns_31_1_1  | i0 - i1 * i2 |
    |myproject_mul_mul_11s_11s_22_1_1_U15          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_11s_11s_22_1_1_U20          |myproject_mul_mul_11s_11s_22_1_1          |    i0 * i0   |
    |myproject_mul_mul_13s_13s_26_1_1_U16          |myproject_mul_mul_13s_13s_26_1_1          |    i0 * i0   |
    |myproject_mul_mul_16s_14s_30_1_1_U26          |myproject_mul_mul_16s_14s_30_1_1          |    i0 * i1   |
    |myproject_mul_mul_18s_14s_32_1_1_U23          |myproject_mul_mul_18s_14s_32_1_1          |    i0 * i1   |
    |myproject_mul_mul_21s_14s_35_1_1_U25          |myproject_mul_mul_21s_14s_35_1_1          |    i0 * i1   |
    |myproject_mul_mul_6s_11s_16_1_1_U7            |myproject_mul_mul_6s_11s_16_1_1           |    i0 * i1   |
    |myproject_mul_mul_6s_11s_16_1_1_U17           |myproject_mul_mul_6s_11s_16_1_1           |    i0 * i1   |
    +----------------------------------------------+------------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_2_fu_1247_p2                |     *    |      2|  0|  27|          39|           7|
    |mul_ln1192_3_fu_1280_p2                |     *    |      2|  0|  29|          41|           7|
    |mul_ln1192_5_fu_1259_p2                |     *    |      3|  0|  17|          45|          14|
    |mul_ln1192_7_fu_1271_p2                |     *    |      2|  0|  20|          44|          14|
    |mul_ln700_2_fu_877_p2                  |     *    |      2|  0|  50|          26|          22|
    |mul_ln700_3_fu_999_p2                  |     *    |      2|  0|  29|          41|          14|
    |r_V_15_fu_1159_p2                      |     *    |      2|  0|  20|          32|           7|
    |r_V_25_fu_886_p2                       |     *    |      0|  0|  33|           7|           7|
    |r_V_26_fu_895_p2                       |     *    |      0|  0|  40|           8|           8|
    |r_V_29_fu_1172_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_30_fu_1185_p2                      |     *    |      2|  0|  23|          35|          14|
    |r_V_32_fu_1199_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_33_fu_1068_p2                      |     *    |      0|  0|  40|           8|           8|
    |r_V_35_fu_1077_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_38_fu_1208_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_39_fu_1221_p2                      |     *    |      2|  0|  30|          30|          14|
    |r_V_43_fu_1235_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_49_fu_1120_p2                      |     *    |      0|  0|  33|           7|           7|
    |r_V_53_fu_838_p2                       |     *    |      0|  0|  33|           7|           7|
    |add_ln1192_21_fu_599_p2                |     +    |      0|  0|  16|          16|          16|
    |add_ln1192_fu_946_p2                   |     +    |      0|  0|  16|          12|          13|
    |grp_generic_sincos_11_6_s_fu_245_in_V  |     +    |      0|  0|  18|           5|          11|
    |grp_generic_sincos_11_6_s_fu_260_in_V  |     +    |      0|  0|  18|          11|          11|
    |grp_generic_sincos_11_6_s_fu_290_in_V  |     +    |      0|  0|  16|           4|          11|
    |grp_generic_sincos_11_6_s_fu_295_in_V  |     +    |      0|  0|  18|           3|          11|
    |r_V_44_fu_711_p2                       |     +    |      0|  0|  21|          14|          14|
    |r_V_45_fu_731_p2                       |     +    |      0|  0|  21|          14|          14|
    |ret_V_12_fu_673_p2                     |     +    |      0|  0|  20|           5|          13|
    |ret_V_14_fu_481_p2                     |     +    |      0|  0|  20|           5|          13|
    |ret_V_17_fu_691_p2                     |     +    |      0|  0|  15|           4|           8|
    |ret_V_19_fu_1049_p2                    |     +    |      0|  0|  28|          16|          21|
    |ret_V_24_fu_915_p2                     |     +    |      0|  0|  15|           4|           8|
    |ret_V_30_fu_765_p2                     |     +    |      0|  0|  20|          13|          13|
    |ret_V_32_fu_405_p2                     |     +    |      0|  0|  23|          10|          16|
    |ret_V_33_fu_1138_p2                    |     +    |      0|  0|  28|          21|          21|
    |ret_V_35_fu_1315_p2                    |     +    |      0|  0|  48|          36|          41|
    |ret_V_39_fu_1033_p2                    |     +    |      0|  0|  16|          41|          41|
    |ret_V_43_fu_1285_p2                    |     +    |      0|  0|  58|          46|          51|
    |ret_V_46_fu_605_p2                     |     +    |      0|  0|  16|           9|          16|
    |ret_V_47_fu_1300_p2                    |     +    |      0|  0|  53|          42|          46|
    |ret_V_8_fu_967_p2                      |     +    |      0|  0|  21|          14|          14|
    |ret_V_fu_792_p2                        |     +    |      0|  0|  16|           7|          12|
    |grp_generic_sincos_11_6_s_fu_235_in_V  |     -    |      0|  0|  18|          11|          11|
    |r_V_50_fu_777_p2                       |     -    |      0|  0|  19|           1|          12|
    |r_V_51_fu_448_p2                       |     -    |      0|  0|  23|          16|          16|
    |r_V_52_fu_829_p2                       |     -    |      0|  0|  15|           1|           8|
    |r_V_55_fu_566_p2                       |     -    |      0|  0|  23|          16|          16|
    |r_V_56_fu_593_p2                       |     -    |      0|  0|  23|          16|          16|
    |ret_V_29_fu_745_p2                     |     -    |      0|  0|  22|          15|          15|
    |ret_V_31_fu_941_p2                     |     -    |      0|  0|  16|          13|          13|
    |ret_V_34_fu_786_p2                     |     -    |      0|  0|  16|          12|          12|
    |ret_V_36_fu_664_p2                     |     -    |      0|  0|  19|          12|          12|
    |ret_V_37_fu_471_p2                     |     -    |      0|  0|  19|          12|          12|
    |sub_ln700_1_fu_1011_p2                 |     -    |      0|  0|  16|          41|          41|
    |sub_ln703_fu_621_p2                    |     -    |      0|  0|  16|          11|          11|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |     19|  0|1381|         937|         819|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  176|        352|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  179|        358|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln1192_reg_1757               |   12|   0|   13|          1|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |lhs_V_3_reg_1588                  |   12|   0|   12|          0|
    |mul_ln1192_1_reg_1536             |   16|   0|   16|          0|
    |mul_ln1192_2_reg_1837             |   41|   0|   41|          0|
    |mul_ln1192_3_reg_1852             |   41|   0|   41|          0|
    |mul_ln1192_5_reg_1842             |   51|   0|   51|          0|
    |mul_ln1192_7_reg_1847             |   46|   0|   46|          0|
    |mul_ln700_2_reg_1732              |   41|   0|   41|          0|
    |mul_ln728_reg_1681                |   16|   0|   16|          0|
    |outcos_V_10_reg_1659              |    7|   0|    7|          0|
    |outcos_V_2_reg_1654               |    7|   0|    7|          0|
    |outcos_V_4_reg_1665               |    7|   0|    7|          0|
    |outcos_V_5_reg_1787               |    7|   0|    7|          0|
    |outcos_V_7_reg_1797               |    7|   0|    7|          0|
    |outcos_V_9_reg_1649               |    7|   0|    7|          0|
    |outsin_V_1_reg_1762               |    7|   0|    7|          0|
    |outsin_V_5_reg_1772               |    7|   0|    7|          0|
    |outsin_V_6_reg_1812               |    7|   0|    7|          0|
    |outsin_V_9_reg_1752               |    7|   0|    7|          0|
    |outsin_V_reg_1643                 |    7|   0|    7|          0|
    |p_Val2_12_reg_1489                |   11|   0|   11|          0|
    |p_Val2_23_reg_1551                |   11|   0|   11|          0|
    |p_Val2_2_reg_1521                 |   11|   0|   11|          0|
    |p_Val2_4_reg_1509                 |   11|   0|   11|          0|
    |p_Val2_5_reg_1500                 |   11|   0|   11|          0|
    |r_V_14_reg_1767                   |   32|   0|   32|          0|
    |r_V_15_reg_1807                   |   39|   0|   39|          0|
    |r_V_17_reg_1717                   |   22|   0|   22|          0|
    |r_V_21_reg_1671                   |   22|   0|   22|          0|
    |r_V_23_reg_1676                   |   26|   0|   26|          0|
    |r_V_25_reg_1737                   |   14|   0|   14|          0|
    |r_V_27_reg_1782                   |   35|   0|   35|          0|
    |r_V_30_reg_1817                   |   45|   0|   45|          0|
    |r_V_32_reg_1822                   |   14|   0|   14|          0|
    |r_V_36_reg_1792                   |   30|   0|   30|          0|
    |r_V_39_reg_1827                   |   44|   0|   44|          0|
    |r_V_43_reg_1832                   |   14|   0|   14|          0|
    |r_V_46_reg_1613                   |   11|   0|   12|          1|
    |r_V_52_reg_1706                   |    8|   0|    8|          0|
    |r_V_53_reg_1711                   |   14|   0|   14|          0|
    |ret_V_10_reg_1722                 |   18|   0|   18|          0|
    |ret_V_17_reg_1686                 |    8|   0|    8|          0|
    |ret_V_21_reg_1603                 |   18|   0|   18|          0|
    |ret_V_24_reg_1747                 |    8|   0|    8|          0|
    |ret_V_29_reg_1691                 |   15|   0|   15|          0|
    |ret_V_29_reg_1691_pp0_iter10_reg  |   15|   0|   15|          0|
    |ret_V_30_reg_1696                 |   12|   0|   13|          1|
    |ret_V_40_reg_1742                 |   21|   0|   21|          0|
    |ret_V_7_reg_1701                  |   18|   0|   18|          0|
    |sext_ln1118_6_reg_1578            |   12|   0|   16|          4|
    |sext_ln728_reg_1531               |   16|   0|   16|          0|
    |sub_ln700_2_reg_1727              |   21|   0|   21|          0|
    |trunc_ln708_10_reg_1628           |   11|   0|   11|          0|
    |trunc_ln708_11_reg_1862           |   11|   0|   11|          0|
    |trunc_ln708_1_reg_1802            |   11|   0|   11|          0|
    |trunc_ln708_4_reg_1593            |   11|   0|   11|          0|
    |trunc_ln708_5_reg_1777            |   11|   0|   11|          0|
    |trunc_ln708_6_reg_1598            |   11|   0|   11|          0|
    |trunc_ln708_7_reg_1623            |   11|   0|   11|          0|
    |trunc_ln708_8_reg_1857            |   11|   0|   11|          0|
    |trunc_ln708_9_reg_1563            |   11|   0|   11|          0|
    |trunc_ln708_s_reg_1608            |   11|   0|   11|          0|
    |trunc_ln_reg_1568                 |   11|   0|   11|          0|
    |x_V_ap_vld_preg                   |    1|   0|    1|          0|
    |x_V_preg                          |  176|   0|  176|          0|
    |lhs_V_3_reg_1588                  |   64|  32|   12|          0|
    |outcos_V_4_reg_1665               |   64|  32|    7|          0|
    |p_Val2_12_reg_1489                |   64|  32|   11|          0|
    |p_Val2_23_reg_1551                |   64|  32|   11|          0|
    |p_Val2_2_reg_1521                 |   64|  32|   11|          0|
    |p_Val2_4_reg_1509                 |   64|  32|   11|          0|
    |p_Val2_5_reg_1500                 |   64|  32|   11|          0|
    |r_V_46_reg_1613                   |   64|  32|   12|          1|
    |sext_ln728_reg_1531               |   64|  32|   16|          0|
    |trunc_ln708_1_reg_1802            |   64|  32|   11|          0|
    |trunc_ln708_5_reg_1777            |   64|  32|   11|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1977| 352| 1404|          8|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  176|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   11|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   11|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   11|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   11|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   11|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.30>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_V_read = call i176 @_ssdm_op_Read.ap_vld.i176P(i176* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 16 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Val2_12 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 154, i32 164)" [firmware/myproject.cpp:50]   --->   Operation 17 'partselect' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i11 %p_Val2_12 to i16" [firmware/myproject.cpp:54]   --->   Operation 18 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 44, i32 54)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 165, i32 175)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 22, i32 32)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [9/9] (3.56ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 22 'call' 'call_ret_i' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i11 %p_Val2_4 to i16" [firmware/myproject.cpp:53]   --->   Operation 23 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_1 = mul i16 -22, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 24 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i176 %x_V_read to i11" [firmware/myproject.cpp:51]   --->   Operation 25 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [9/9] (3.56ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 26 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%sub_ln703_1 = sub i11 %p_Val2_12, %p_Val2_5" [firmware/myproject.cpp:51]   --->   Operation 27 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [9/9] (3.56ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 28 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_23 = call i11 @_ssdm_op_PartSelect.i11.i176.i32.i32(i176 %x_V_read, i32 33, i32 43)" [firmware/myproject.cpp:51]   --->   Operation 29 'partselect' 'p_Val2_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [9/9] (3.56ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 30 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln700_5 = mul i16 156, %sext_ln700" [firmware/myproject.cpp:54]   --->   Operation 31 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_23, i5 0)" [firmware/myproject.cpp:54]   --->   Operation 32 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i16 %rhs_V_7, %mul_ln700_5" [firmware/myproject.cpp:54]   --->   Operation 33 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_44, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 34 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %p_Val2_12 to i18" [firmware/myproject.cpp:53]   --->   Operation 35 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [8/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 36 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i11 %p_Val2_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 37 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_2)   --->   "%mul_ln1192 = mul i16 22, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 38 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_2 = add i16 %mul_ln1192_1, %mul_ln1192" [firmware/myproject.cpp:50]   --->   Operation 39 'add' 'add_ln1192_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (0.78ns)   --->   "%ret_V_32 = add i16 800, %add_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 40 'add' 'ret_V_32' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_32, i32 5, i32 15)" [firmware/myproject.cpp:50]   --->   Operation 41 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [8/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 42 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [8/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 43 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.73ns)   --->   "%add_ln703_2 = add i11 -13, %p_Val2_2" [firmware/myproject.cpp:51]   --->   Operation 44 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [9/9] (3.56ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 45 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_4, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 46 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i15 %shl_ln1118_5 to i16" [firmware/myproject.cpp:51]   --->   Operation 47 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_4, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 48 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i13 %shl_ln1118_6 to i16" [firmware/myproject.cpp:51]   --->   Operation 49 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.77ns)   --->   "%r_V_51 = sub i16 %sext_ln1118_6, %sext_ln1118_7" [firmware/myproject.cpp:51]   --->   Operation 50 'sub' 'r_V_51' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %r_V_51, i32 5, i32 15)" [firmware/myproject.cpp:51]   --->   Operation 51 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [9/9] (3.56ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 52 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [8/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 53 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i11 %p_Val2_12 to i12" [firmware/myproject.cpp:52]   --->   Operation 54 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i11 %p_Val2_23 to i12" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.73ns)   --->   "%ret_V_37 = sub i12 %lhs_V_3, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 56 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i12 %ret_V_37 to i13" [firmware/myproject.cpp:52]   --->   Operation 57 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.74ns)   --->   "%ret_V_14 = add nsw i13 22, %lhs_V_5" [firmware/myproject.cpp:52]   --->   Operation 58 'add' 'ret_V_14' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %ret_V_14 to i16" [firmware/myproject.cpp:52]   --->   Operation 59 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_2, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 60 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.49ns) (grouped into DSP with root node ret_V_38)   --->   "%mul_ln1193 = mul i16 %sext_ln1118_12, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 61 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_38 = sub i16 %lhs_V_6, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 62 'sub' 'ret_V_38' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_38, i32 5, i32 15)" [firmware/myproject.cpp:52]   --->   Operation 63 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i11 %p_Val2_23 to i16" [firmware/myproject.cpp:53]   --->   Operation 64 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1192_4 = mul i16 75, %sext_ln1118_14" [firmware/myproject.cpp:53]   --->   Operation 65 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i16 864, %mul_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 66 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_41, i32 5, i32 15)" [firmware/myproject.cpp:53]   --->   Operation 67 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.49ns) (grouped into DSP with root node ret_V_21)   --->   "%mul_ln703_1 = mul i18 75, %sext_ln703" [firmware/myproject.cpp:53]   --->   Operation 68 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_21 = add i18 4512, %mul_ln703_1" [firmware/myproject.cpp:53]   --->   Operation 69 'add' 'ret_V_21' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [9/9] (3.56ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 70 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln1192_6 = mul i16 91, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 71 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i16 160, %mul_ln1192_6" [firmware/myproject.cpp:54]   --->   Operation 72 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_45, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 73 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%r_V_46 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_Val2_4, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 74 'bitconcatenate' 'r_V_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i12 %r_V_46 to i16" [firmware/myproject.cpp:50]   --->   Operation 75 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [7/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 76 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.73ns)   --->   "%add_ln703 = add i11 %p_Val2_4, %p_Val2_5" [firmware/myproject.cpp:50]   --->   Operation 77 'add' 'add_ln703' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [9/9] (3.56ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 78 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [9/9] (3.56ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 79 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [7/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 80 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [7/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 81 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 82 [8/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 82 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [8/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 83 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [7/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 84 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 85 [9/9] (3.56ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 85 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 86 [9/9] (3.56ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 86 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 87 [9/9] (3.56ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 87 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i11 %p_Val2_12 to i21" [firmware/myproject.cpp:53]   --->   Operation 88 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln700_10 = sext i18 %ret_V_21 to i21" [firmware/myproject.cpp:53]   --->   Operation 89 'sext' 'sext_ln700_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln700_4 = mul i21 %sext_ln700_10, %sext_ln700_9" [firmware/myproject.cpp:53]   --->   Operation 90 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i21 @_ssdm_op_BitConcatenate.i21.i11.i10(i11 %p_Val2_23, i10 0)" [firmware/myproject.cpp:53]   --->   Operation 91 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i21 %rhs_V_6, %mul_ln700_4" [firmware/myproject.cpp:53]   --->   Operation 92 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_42, i32 10, i32 20)" [firmware/myproject.cpp:53]   --->   Operation 93 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [8/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 94 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 95 [9/9] (3.56ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 95 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 96 [1/1] (0.77ns)   --->   "%r_V_55 = sub i16 %sext_ln1118_6, %sext_ln1118_4" [firmware/myproject.cpp:54]   --->   Operation 96 'sub' 'r_V_55' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %p_Val2_23, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 97 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i15 %shl_ln1118_7 to i16" [firmware/myproject.cpp:54]   --->   Operation 98 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %p_Val2_23, i1 false)" [firmware/myproject.cpp:54]   --->   Operation 99 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i12 %shl_ln1118_8 to i16" [firmware/myproject.cpp:54]   --->   Operation 100 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.77ns)   --->   "%r_V_56 = sub i16 %sext_ln1118_18, %sext_ln1118_19" [firmware/myproject.cpp:54]   --->   Operation 101 'sub' 'r_V_56' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_21 = add i16 %r_V_55, %r_V_56" [firmware/myproject.cpp:54]   --->   Operation 102 'add' 'add_ln1192_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 103 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_46 = add i16 384, %add_ln1192_21" [firmware/myproject.cpp:54]   --->   Operation 103 'add' 'ret_V_46' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %ret_V_46, i32 5, i32 15)" [firmware/myproject.cpp:54]   --->   Operation 104 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.34>
ST_4 : Operation 105 [6/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 105 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [8/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 106 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [8/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 107 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i11 %p_Val2_12, %p_Val2_2" [firmware/myproject.cpp:50]   --->   Operation 108 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i11 9, %sub_ln703" [firmware/myproject.cpp:50]   --->   Operation 109 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [9/9] (3.56ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 110 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 111 [6/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 111 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 112 [6/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 112 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 113 [7/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 114 [7/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [6/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [8/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [1/1] (0.73ns)   --->   "%add_ln703_3 = add i11 -2, %p_Val2_23" [firmware/myproject.cpp:51]   --->   Operation 117 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [9/9] (3.56ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 118 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 119 [8/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 119 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 120 [8/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 120 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 121 [9/9] (3.56ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 121 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 122 [7/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 122 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 123 [8/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 123 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 124 [9/9] (3.56ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 124 'call' 'call_ret_i16' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 125 [5/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 125 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 126 [7/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 126 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [7/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 127 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [8/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [5/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 129 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [5/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [6/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [6/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [5/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [7/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [8/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [7/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 136 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [7/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 137 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 138 [8/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 139 [6/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 139 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 140 [7/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 140 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 141 [8/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 142 [4/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 142 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [6/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 143 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 144 [6/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 144 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 145 [7/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 146 [4/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 146 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 147 [4/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 148 [5/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 149 [5/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 150 [4/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 151 [6/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [7/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [6/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 153 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [6/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 154 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [7/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 156 [5/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 156 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 157 [6/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 157 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 158 [7/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 159 [3/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 159 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 160 [5/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 160 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 161 [5/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 161 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 162 [6/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 163 [3/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 163 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 164 [3/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 164 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 165 [4/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 166 [4/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 167 [3/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 168 [5/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 169 [6/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 170 [5/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 170 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 171 [5/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 171 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 172 [6/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 172 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 173 [4/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 173 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 174 [5/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 174 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 175 [6/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 176 [2/9] (4.21ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 176 'call' 'call_ret_i' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 177 [4/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 177 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 178 [4/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 178 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 179 [5/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 179 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 180 [2/9] (4.21ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 180 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 181 [2/9] (4.21ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 181 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 182 [3/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 182 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 183 [3/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 183 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 184 [2/9] (4.21ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 184 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 185 [4/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 185 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 186 [5/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 186 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 187 [4/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 187 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 188 [4/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 188 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 189 [5/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 189 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [3/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 190 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 191 [4/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 191 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 192 [5/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 192 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 193 [1/9] (2.09ns)   --->   "%call_ret_i = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 193 'call' 'call_ret_i' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i7, i7 } %call_ret_i, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 194 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [3/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 195 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [3/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 196 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 197 [4/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 197 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [1/9] (2.09ns)   --->   "%call_ret_i4 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 198 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i7, i7 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 199 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/9] (2.09ns)   --->   "%call_ret_i5 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 200 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i7, i7 } %call_ret_i5, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 201 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [2/9] (4.21ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 202 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 203 [2/9] (4.21ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 203 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 204 [1/9] (2.09ns)   --->   "%call_ret_i8 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_23)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 204 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%outcos_V_10 = extractvalue { i7, i7 } %call_ret_i8, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 205 'extractvalue' 'outcos_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [3/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 206 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [4/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 207 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i7, i7 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 208 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%r_V_20 = sext i11 %p_Val2_23 to i22" [firmware/myproject.cpp:52]   --->   Operation 209 'sext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_21 = mul i22 %r_V_20, %r_V_20" [firmware/myproject.cpp:52]   --->   Operation 210 'mul' 'r_V_21' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i11 %p_Val2_5 to i12" [firmware/myproject.cpp:52]   --->   Operation 211 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.73ns)   --->   "%ret_V_36 = sub i12 %lhs_V_3, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 212 'sub' 'ret_V_36' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i12 %ret_V_36 to i13" [firmware/myproject.cpp:52]   --->   Operation 213 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.74ns)   --->   "%ret_V_12 = add nsw i13 17, %lhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 214 'add' 'ret_V_12' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%r_V_22 = sext i13 %ret_V_12 to i26" [firmware/myproject.cpp:52]   --->   Operation 215 'sext' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i26 %r_V_22, %r_V_22" [firmware/myproject.cpp:52]   --->   Operation 216 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 217 [3/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 217 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 218 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i16 -21, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 218 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%outsin_V_13 = extractvalue { i7, i7 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 219 'extractvalue' 'outsin_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%sext_ln703_16 = sext i7 %outsin_V_13 to i8" [firmware/myproject.cpp:53]   --->   Operation 220 'sext' 'sext_ln703_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (0.70ns) (out node of the LUT)   --->   "%ret_V_17 = add i8 13, %sext_ln703_16" [firmware/myproject.cpp:53]   --->   Operation 221 'add' 'ret_V_17' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [3/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 222 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 223 [4/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 223 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 224 [2/9] (4.21ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 224 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 225 [3/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 225 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 226 [4/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 226 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %p_Val2_12 to i14" [firmware/myproject.cpp:50]   --->   Operation 227 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_12, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 228 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:50]   --->   Operation 229 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.75ns)   --->   "%r_V_44 = add i14 %sext_ln1118_1, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 230 'add' 'r_V_44' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %p_Val2_5 to i14" [firmware/myproject.cpp:50]   --->   Operation 231 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %p_Val2_5, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 232 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %shl_ln1118_1 to i14" [firmware/myproject.cpp:50]   --->   Operation 233 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.75ns)   --->   "%r_V_45 = add i14 %sext_ln1118_3, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 234 'add' 'r_V_45' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i14 %r_V_44 to i15" [firmware/myproject.cpp:50]   --->   Operation 235 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i14 %r_V_45 to i15" [firmware/myproject.cpp:50]   --->   Operation 236 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.76ns)   --->   "%ret_V_29 = sub i15 %sext_ln703_1, %sext_ln703_2" [firmware/myproject.cpp:50]   --->   Operation 237 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_47 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %outsin_V, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 238 'bitconcatenate' 'r_V_47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i12 %r_V_46 to i13" [firmware/myproject.cpp:50]   --->   Operation 239 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i8 %r_V_47 to i13" [firmware/myproject.cpp:50]   --->   Operation 240 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.74ns)   --->   "%ret_V_30 = add i13 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:50]   --->   Operation 241 'add' 'ret_V_30' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 242 [2/9] (4.21ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 242 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%r_V_16 = sext i11 %p_Val2_2 to i22" [firmware/myproject.cpp:50]   --->   Operation 243 'sext' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [2/9] (4.21ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 244 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 245 [3/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 245 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%r_V_7 = sext i11 %p_Val2_4 to i12" [firmware/myproject.cpp:51]   --->   Operation 246 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.73ns)   --->   "%r_V_50 = sub i12 0, %r_V_7" [firmware/myproject.cpp:51]   --->   Operation 247 'sub' 'r_V_50' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i7 %outcos_V_9 to i12" [firmware/myproject.cpp:51]   --->   Operation 248 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_34 = sub i12 %r_V_50, %sext_ln703_7" [firmware/myproject.cpp:51]   --->   Operation 249 'sub' 'ret_V_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V = add i12 103, %ret_V_34" [firmware/myproject.cpp:51]   --->   Operation 250 'add' 'ret_V' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i12 %ret_V to i18" [firmware/myproject.cpp:51]   --->   Operation 251 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln703_9 = sext i7 %outcos_V_2 to i18" [firmware/myproject.cpp:51]   --->   Operation 252 'sext' 'sext_ln703_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.49ns) (grouped into DSP with root node ret_V_7)   --->   "%mul_ln703 = mul i18 %sext_ln703_8, %sext_ln703_9" [firmware/myproject.cpp:51]   --->   Operation 253 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 254 [1/9] (2.09ns)   --->   "%call_ret_i6 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 254 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%outsin_V_10 = extractvalue { i7, i7 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 255 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %outsin_V_10, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 256 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i12 %rhs_V_1 to i18" [firmware/myproject.cpp:51]   --->   Operation 257 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_7 = sub i18 %mul_ln703, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 258 'sub' 'ret_V_7' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 259 [1/9] (2.09ns)   --->   "%call_ret_i7 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 259 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node r_V_52)   --->   "%outsin_V_11 = extractvalue { i7, i7 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 260 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node r_V_52)   --->   "%r_V_10 = sext i7 %outsin_V_11 to i8" [firmware/myproject.cpp:51]   --->   Operation 261 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.70ns) (out node of the LUT)   --->   "%r_V_52 = sub i8 0, %r_V_10" [firmware/myproject.cpp:51]   --->   Operation 262 'sub' 'r_V_52' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%r_V_12 = sext i7 %outcos_V_10 to i14" [firmware/myproject.cpp:51]   --->   Operation 263 'sext' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (1.27ns)   --->   "%r_V_53 = mul i14 %r_V_12, %r_V_12" [firmware/myproject.cpp:51]   --->   Operation 264 'mul' 'r_V_53' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [2/9] (4.21ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 265 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 266 [3/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 266 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i11 %p_Val2_4 to i21" [firmware/myproject.cpp:52]   --->   Operation 267 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %p_Val2_4 to i21" [firmware/myproject.cpp:52]   --->   Operation 268 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %p_Val2_4, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 269 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i16 %rhs_V_8 to i21" [firmware/myproject.cpp:52]   --->   Operation 270 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700_2)   --->   "%mul_ln1192_8 = mul i21 %sext_ln1118_13, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 271 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_17 = mul i22 %r_V_16, %r_V_16" [firmware/myproject.cpp:52]   --->   Operation 272 'mul' 'r_V_17' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%r_V_18 = sext i11 %p_Val2_5 to i18" [firmware/myproject.cpp:52]   --->   Operation 273 'sext' 'r_V_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i7 %outcos_V_4 to i18" [firmware/myproject.cpp:52]   --->   Operation 274 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.49ns) (grouped into DSP with root node ret_V_10)   --->   "%r_V_54 = mul i18 %r_V_18, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 275 'mul' 'r_V_54' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i16 %rhs_V_8 to i18" [firmware/myproject.cpp:52]   --->   Operation 276 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_10 = add i18 %sext_ln728_4, %r_V_54" [firmware/myproject.cpp:52]   --->   Operation 277 'add' 'ret_V_10' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 278 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700_2 = sub i21 %sext_ln1192_8, %mul_ln1192_8" [firmware/myproject.cpp:52]   --->   Operation 278 'sub' 'sub_ln700_2' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i22 %r_V_21 to i41" [firmware/myproject.cpp:52]   --->   Operation 279 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i26 %r_V_23 to i41" [firmware/myproject.cpp:52]   --->   Operation 280 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (2.73ns)   --->   "%mul_ln700_2 = mul i41 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 281 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.73> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%r_V_24 = sext i7 %outsin_V to i14" [firmware/myproject.cpp:52]   --->   Operation 282 'sext' 'r_V_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (1.27ns)   --->   "%r_V_25 = mul i14 %r_V_24, %r_V_24" [firmware/myproject.cpp:52]   --->   Operation 283 'mul' 'r_V_25' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [2/9] (4.21ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 284 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i8 %ret_V_17 to i16" [firmware/myproject.cpp:53]   --->   Operation 285 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 286 [1/1] (1.55ns)   --->   "%r_V_26 = mul i16 %sext_ln1116_6, %sext_ln1116_6" [firmware/myproject.cpp:53]   --->   Operation 286 'mul' 'r_V_26' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln703_17 = sext i16 %r_V_26 to i21" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'sext_ln703_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %mul_ln728, i5 0)" [firmware/myproject.cpp:53]   --->   Operation 288 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.49ns) (grouped into DSP with root node ret_V_40)   --->   "%mul_ln1193_1 = mul i21 -21, %sext_ln703_17" [firmware/myproject.cpp:53]   --->   Operation 289 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 290 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_40 = add i21 %lhs_V_7, %mul_ln1193_1" [firmware/myproject.cpp:53]   --->   Operation 290 'add' 'ret_V_40' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 291 [2/9] (4.21ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 291 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 292 [3/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 292 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln703_18 = sext i7 %outcos_V_10 to i8" [firmware/myproject.cpp:54]   --->   Operation 293 'sext' 'sext_ln703_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.70ns)   --->   "%ret_V_24 = add i8 15, %sext_ln703_18" [firmware/myproject.cpp:54]   --->   Operation 294 'add' 'ret_V_24' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/9] (2.09ns)   --->   "%call_ret_i14 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 295 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i7, i7 } %call_ret_i14, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 296 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [2/9] (4.21ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 297 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 298 [3/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 298 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.21>
ST_11 : Operation 299 [1/9] (2.09ns)   --->   "%call_ret_i1 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 299 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i7, i7 } %call_ret_i1, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 300 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%r_V_48 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %outcos_V, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 301 'bitconcatenate' 'r_V_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i8 %r_V_48 to i13" [firmware/myproject.cpp:50]   --->   Operation 302 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_31 = sub i13 %ret_V_30, %sext_ln703_5" [firmware/myproject.cpp:50]   --->   Operation 303 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 304 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i13 -1248, %ret_V_31" [firmware/myproject.cpp:50]   --->   Operation 304 'add' 'add_ln1192' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 305 [1/9] (2.09ns)   --->   "%call_ret_i2 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 305 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i7, i7 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 306 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [2/9] (4.21ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 307 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %r_V_52, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 308 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i13 %lhs_V_1 to i14" [firmware/myproject.cpp:51]   --->   Operation 309 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.76ns)   --->   "%ret_V_8 = add i14 %sext_ln728_3, %r_V_53" [firmware/myproject.cpp:51]   --->   Operation 310 'add' 'ret_V_8' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %ret_V_7 to i32" [firmware/myproject.cpp:51]   --->   Operation 311 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i14 %ret_V_8 to i32" [firmware/myproject.cpp:51]   --->   Operation 312 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_14 = mul i32 %sext_ln1116, %sext_ln1118_8" [firmware/myproject.cpp:51]   --->   Operation 313 'mul' 'r_V_14' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 314 [1/9] (2.09ns)   --->   "%call_ret_i9 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %p_Val2_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 314 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i7, i7 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 315 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [2/9] (4.21ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 316 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i22 %r_V_17 to i31" [firmware/myproject.cpp:52]   --->   Operation 317 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i18 %ret_V_10 to i31" [firmware/myproject.cpp:52]   --->   Operation 318 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.49ns) (grouped into DSP with root node sub_ln700)   --->   "%mul_ln700_1 = mul i31 %sext_ln700_4, %sext_ln700_5" [firmware/myproject.cpp:52]   --->   Operation 319 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1 = call i31 @_ssdm_op_BitConcatenate.i31.i21.i10(i21 %sub_ln700_2, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 320 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln700 = sub i31 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 321 'sub' 'sub_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i14 %r_V_25 to i41" [firmware/myproject.cpp:52]   --->   Operation 322 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (3.45ns)   --->   "%mul_ln700_3 = mul i41 %mul_ln700_2, %sext_ln700_8" [firmware/myproject.cpp:52]   --->   Operation 323 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i41 @_ssdm_op_BitConcatenate.i41.i31.i10(i31 %sub_ln700, i10 0)" [firmware/myproject.cpp:52]   --->   Operation 324 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i41 %shl_ln700_1, %mul_ln700_3" [firmware/myproject.cpp:52]   --->   Operation 325 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 326 [1/9] (2.09ns)   --->   "%call_ret_i11 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 326 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%outsin_V_12 = extractvalue { i7, i7 } %call_ret_i11, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 327 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i37 @_ssdm_op_BitConcatenate.i37.i7.i30(i7 %outsin_V_12, i30 0)" [firmware/myproject.cpp:52]   --->   Operation 328 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i37 %rhs_V_5 to i41" [firmware/myproject.cpp:52]   --->   Operation 329 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.76ns) (root node of TernaryAdder)   --->   "%ret_V_39 = add i41 %sext_ln728_5, %sub_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 330 'add' 'ret_V_39' <Predicate = true> <Delay = 0.76> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i11 @_ssdm_op_PartSelect.i11.i41.i32.i32(i41 %ret_V_39, i32 30, i32 40)" [firmware/myproject.cpp:52]   --->   Operation 331 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.81ns)   --->   "%ret_V_19 = add i21 54272, %ret_V_40" [firmware/myproject.cpp:53]   --->   Operation 332 'add' 'ret_V_19' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i21 %ret_V_19 to i35" [firmware/myproject.cpp:53]   --->   Operation 333 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %r_V_53 to i35" [firmware/myproject.cpp:53]   --->   Operation 334 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_27 = mul i35 %sext_ln1118_20, %sext_ln1118_21" [firmware/myproject.cpp:53]   --->   Operation 335 'mul' 'r_V_27' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 336 [1/9] (2.09ns)   --->   "%call_ret_i12 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 336 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i7, i7 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 337 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 338 [2/9] (4.21ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 338 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i8 %ret_V_24 to i16" [firmware/myproject.cpp:54]   --->   Operation 339 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 340 [1/1] (1.55ns)   --->   "%r_V_33 = mul i16 %sext_ln1116_11, %sext_ln1116_11" [firmware/myproject.cpp:54]   --->   Operation 340 'mul' 'r_V_33' <Predicate = true> <Delay = 1.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%r_V_34 = sext i7 %outsin_V_9 to i14" [firmware/myproject.cpp:54]   --->   Operation 341 'sext' 'r_V_34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (1.27ns)   --->   "%r_V_35 = mul i14 %r_V_34, %r_V_34" [firmware/myproject.cpp:54]   --->   Operation 342 'mul' 'r_V_35' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i16 %r_V_33 to i30" [firmware/myproject.cpp:54]   --->   Operation 343 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i14 %r_V_35 to i30" [firmware/myproject.cpp:54]   --->   Operation 344 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 345 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_36 = mul i30 %sext_ln1116_13, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 345 'mul' 'r_V_36' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 346 [1/9] (2.09ns)   --->   "%call_ret_i15 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 346 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%outcos_V_7 = extractvalue { i7, i7 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 347 'extractvalue' 'outcos_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 348 [2/9] (4.21ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 348 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.36>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i13 %add_ln1192 to i20" [firmware/myproject.cpp:50]   --->   Operation 349 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i7 %outsin_V_1 to i20" [firmware/myproject.cpp:50]   --->   Operation 350 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i20 %sext_ln700_1, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 351 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 352 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_11 = sext i20 %mul_ln700 to i21" [firmware/myproject.cpp:50]   --->   Operation 352 'sext' 'sext_ln700_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%lhs_V = call i20 @_ssdm_op_BitConcatenate.i20.i15.i5(i15 %ret_V_29, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 353 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i20 %lhs_V to i21" [firmware/myproject.cpp:50]   --->   Operation 354 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i21 %sext_ln700_3, %sext_ln700_11" [firmware/myproject.cpp:50]   --->   Operation 355 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 356 [1/9] (2.09ns)   --->   "%call_ret_i3 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 356 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%outsin_V_2 = extractvalue { i7, i7 } %call_ret_i3, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 357 'extractvalue' 'outsin_V_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%r_V = sext i7 %outsin_V_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 358 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (1.27ns)   --->   "%r_V_49 = mul i14 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 359 'mul' 'r_V_49' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %r_V_49, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 360 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i19 %rhs_V to i21" [firmware/myproject.cpp:50]   --->   Operation 361 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.81ns)   --->   "%ret_V_33 = add i21 %sext_ln728_1, %add_ln700" [firmware/myproject.cpp:50]   --->   Operation 362 'add' 'ret_V_33' <Predicate = true> <Delay = 0.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i11 @_ssdm_op_PartSelect.i11.i21.i32.i32(i21 %ret_V_33, i32 10, i32 20)" [firmware/myproject.cpp:50]   --->   Operation 363 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %r_V_14 to i39" [firmware/myproject.cpp:51]   --->   Operation 364 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i7 %outsin_V_5 to i39" [firmware/myproject.cpp:51]   --->   Operation 365 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (3.17ns)   --->   "%r_V_15 = mul i39 %sext_ln1116_1, %sext_ln1118_9" [firmware/myproject.cpp:51]   --->   Operation 366 'mul' 'r_V_15' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/9] (2.09ns)   --->   "%call_ret_i10 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 367 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%outsin_V_6 = extractvalue { i7, i7 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 368 'extractvalue' 'outsin_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%r_V_28 = sext i7 %outcos_V_5 to i14" [firmware/myproject.cpp:53]   --->   Operation 369 'sext' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (1.27ns)   --->   "%r_V_29 = mul i14 %r_V_28, %r_V_28" [firmware/myproject.cpp:53]   --->   Operation 370 'mul' 'r_V_29' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i35 %r_V_27 to i45" [firmware/myproject.cpp:53]   --->   Operation 371 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i14 %r_V_29 to i45" [firmware/myproject.cpp:53]   --->   Operation 372 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (3.09ns)   --->   "%r_V_30 = mul i45 %sext_ln1116_9, %sext_ln1118_15" [firmware/myproject.cpp:53]   --->   Operation 373 'mul' 'r_V_30' <Predicate = true> <Delay = 3.09> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/9] (2.09ns)   --->   "%call_ret_i13 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 374 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i7, i7 } %call_ret_i13, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 375 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%r_V_31 = sext i7 %outcos_V_6 to i14" [firmware/myproject.cpp:53]   --->   Operation 376 'sext' 'r_V_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (1.27ns)   --->   "%r_V_32 = mul i14 %r_V_31, %r_V_31" [firmware/myproject.cpp:53]   --->   Operation 377 'mul' 'r_V_32' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%r_V_37 = sext i7 %outcos_V_7 to i14" [firmware/myproject.cpp:54]   --->   Operation 378 'sext' 'r_V_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (1.27ns)   --->   "%r_V_38 = mul i14 %r_V_37, %r_V_37" [firmware/myproject.cpp:54]   --->   Operation 379 'mul' 'r_V_38' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i30 %r_V_36 to i44" [firmware/myproject.cpp:54]   --->   Operation 380 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i14 %r_V_38 to i44" [firmware/myproject.cpp:54]   --->   Operation 381 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (3.02ns)   --->   "%r_V_39 = mul i44 %sext_ln1116_15, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 382 'mul' 'r_V_39' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [1/9] (2.09ns)   --->   "%call_ret_i16 = call fastcc { i7, i7 } @"generic_sincos<11, 6>"(i11 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 383 'call' 'call_ret_i16' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i7, i7 } %call_ret_i16, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 384 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%r_V_42 = sext i7 %outcos_V_8 to i14" [firmware/myproject.cpp:54]   --->   Operation 385 'sext' 'r_V_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (1.27ns)   --->   "%r_V_43 = mul i14 %r_V_42, %r_V_42" [firmware/myproject.cpp:54]   --->   Operation 386 'mul' 'r_V_43' <Predicate = true> <Delay = 1.27> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.76>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i39 %r_V_15 to i41" [firmware/myproject.cpp:51]   --->   Operation 387 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i7 %outsin_V_6 to i41" [firmware/myproject.cpp:51]   --->   Operation 388 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (3.31ns)   --->   "%mul_ln1192_2 = mul i41 %sext_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 389 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i45 %r_V_30 to i51" [firmware/myproject.cpp:53]   --->   Operation 390 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i14 %r_V_32 to i51" [firmware/myproject.cpp:53]   --->   Operation 391 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 392 [1/1] (3.76ns)   --->   "%mul_ln1192_5 = mul i51 %sext_ln1192_4, %sext_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 392 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 3.76> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i44 %r_V_39 to i46" [firmware/myproject.cpp:54]   --->   Operation 393 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i14 %r_V_43 to i46" [firmware/myproject.cpp:54]   --->   Operation 394 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 395 [1/1] (3.68ns)   --->   "%mul_ln1192_7 = mul i46 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 395 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i7 %outcos_V_4 to i41" [firmware/myproject.cpp:51]   --->   Operation 396 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (3.45ns)   --->   "%mul_ln1192_3 = mul i41 %mul_ln1192_2, %sext_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 397 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 3.45> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 398 [1/1] (0.97ns)   --->   "%ret_V_43 = add i51 -34084860461056, %mul_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 398 'add' 'ret_V_43' <Predicate = true> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i11 @_ssdm_op_PartSelect.i11.i51.i32.i32(i51 %ret_V_43, i32 40, i32 50)" [firmware/myproject.cpp:53]   --->   Operation 399 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.95ns)   --->   "%ret_V_47 = add i46 -1099511627776, %mul_ln1192_7" [firmware/myproject.cpp:54]   --->   Operation 400 'add' 'ret_V_47' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i11 @_ssdm_op_PartSelect.i11.i46.i32.i32(i46 %ret_V_47, i32 35, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 401 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.96>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_4_V), !map !260"   --->   Operation 402 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_3_V), !map !266"   --->   Operation 403 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_2_V), !map !272"   --->   Operation 404 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_1_V), !map !278"   --->   Operation 405 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i11* %y_0_V), !map !284"   --->   Operation 406 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %x_V), !map !290"   --->   Operation 407 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 408 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 409 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %y_0_V, i11* %y_1_V, i11* %y_2_V, i11* %y_3_V, i11* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 410 'specinterface' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 411 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 412 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_0_V, i11 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 412 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 413 [1/1] (0.96ns)   --->   "%ret_V_35 = add i41 -30064771072, %mul_ln1192_3" [firmware/myproject.cpp:51]   --->   Operation 413 'add' 'ret_V_35' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i11 @_ssdm_op_PartSelect.i11.i41.i32.i32(i41 %ret_V_35, i32 30, i32 40)" [firmware/myproject.cpp:51]   --->   Operation 414 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_1_V, i11 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 415 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_2_V, i11 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 416 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_3_V, i11 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 417 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i11P(i11* %y_4_V, i11 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 418 'write' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 419 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000000000]
p_Val2_12          (partselect    ) [ 0111111111110000]
sext_ln700         (sext          ) [ 0000000000000000]
p_Val2_5           (partselect    ) [ 0111111111100000]
p_Val2_4           (partselect    ) [ 0111111111100000]
p_Val2_2           (partselect    ) [ 0111111111100000]
sext_ln728         (sext          ) [ 0111111111000000]
mul_ln1192_1       (mul           ) [ 0110000000000000]
trunc_ln51         (trunc         ) [ 0111111111000000]
sub_ln703_1        (sub           ) [ 0111111111000000]
p_Val2_23          (partselect    ) [ 0111111111000000]
mul_ln700_5        (mul           ) [ 0000000000000000]
rhs_V_7            (bitconcatenate) [ 0000000000000000]
ret_V_44           (add           ) [ 0000000000000000]
trunc_ln708_9      (partselect    ) [ 0111111111100000]
sext_ln703         (sext          ) [ 0000000000000000]
sext_ln1192        (sext          ) [ 0000000000000000]
mul_ln1192         (mul           ) [ 0000000000000000]
add_ln1192_2       (add           ) [ 0000000000000000]
ret_V_32           (add           ) [ 0000000000000000]
trunc_ln           (partselect    ) [ 0101111111110000]
add_ln703_2        (add           ) [ 0101111111100000]
shl_ln1118_5       (bitconcatenate) [ 0000000000000000]
sext_ln1118_6      (sext          ) [ 0101000000000000]
shl_ln1118_6       (bitconcatenate) [ 0000000000000000]
sext_ln1118_7      (sext          ) [ 0000000000000000]
r_V_51             (sub           ) [ 0000000000000000]
trunc_ln708_2      (partselect    ) [ 0101111111100000]
lhs_V_3            (sext          ) [ 0101111111000000]
rhs_V_4            (sext          ) [ 0000000000000000]
ret_V_37           (sub           ) [ 0000000000000000]
lhs_V_5            (sext          ) [ 0000000000000000]
ret_V_14           (add           ) [ 0000000000000000]
sext_ln1118_12     (sext          ) [ 0000000000000000]
lhs_V_6            (bitconcatenate) [ 0000000000000000]
mul_ln1193         (mul           ) [ 0000000000000000]
ret_V_38           (sub           ) [ 0000000000000000]
trunc_ln708_4      (partselect    ) [ 0101111111110000]
sext_ln1118_14     (sext          ) [ 0000000000000000]
mul_ln1192_4       (mul           ) [ 0000000000000000]
ret_V_41           (add           ) [ 0000000000000000]
trunc_ln708_6      (partselect    ) [ 0101111111110000]
mul_ln703_1        (mul           ) [ 0000000000000000]
ret_V_21           (add           ) [ 0101000000000000]
mul_ln1192_6       (mul           ) [ 0000000000000000]
ret_V_45           (add           ) [ 0000000000000000]
trunc_ln708_s      (partselect    ) [ 0101111111110000]
r_V_46             (bitconcatenate) [ 0100111111100000]
sext_ln1118_4      (sext          ) [ 0000000000000000]
add_ln703          (add           ) [ 0100111111110000]
sext_ln700_9       (sext          ) [ 0000000000000000]
sext_ln700_10      (sext          ) [ 0000000000000000]
mul_ln700_4        (mul           ) [ 0000000000000000]
rhs_V_6            (bitconcatenate) [ 0000000000000000]
ret_V_42           (add           ) [ 0000000000000000]
trunc_ln708_7      (partselect    ) [ 0100111111111000]
r_V_55             (sub           ) [ 0000000000000000]
shl_ln1118_7       (bitconcatenate) [ 0000000000000000]
sext_ln1118_18     (sext          ) [ 0000000000000000]
shl_ln1118_8       (bitconcatenate) [ 0000000000000000]
sext_ln1118_19     (sext          ) [ 0000000000000000]
r_V_56             (sub           ) [ 0000000000000000]
add_ln1192_21      (add           ) [ 0000000000000000]
ret_V_46           (add           ) [ 0000000000000000]
trunc_ln708_10     (partselect    ) [ 0100111111111000]
sub_ln703          (sub           ) [ 0000000000000000]
add_ln703_1        (add           ) [ 0100011111111000]
add_ln703_3        (add           ) [ 0100011111111000]
call_ret_i         (call          ) [ 0000000000000000]
outsin_V           (extractvalue  ) [ 0100000000100000]
call_ret_i4        (call          ) [ 0000000000000000]
outcos_V_9         (extractvalue  ) [ 0100000000100000]
call_ret_i5        (call          ) [ 0000000000000000]
outcos_V_2         (extractvalue  ) [ 0100000000100000]
call_ret_i8        (call          ) [ 0000000000000000]
outcos_V_10        (extractvalue  ) [ 0100000000100000]
outcos_V_4         (extractvalue  ) [ 0100000000111110]
r_V_20             (sext          ) [ 0000000000000000]
r_V_21             (mul           ) [ 0100000000100000]
rhs_V_3            (sext          ) [ 0000000000000000]
ret_V_36           (sub           ) [ 0000000000000000]
lhs_V_4            (sext          ) [ 0000000000000000]
ret_V_12           (add           ) [ 0000000000000000]
r_V_22             (sext          ) [ 0000000000000000]
r_V_23             (mul           ) [ 0100000000100000]
mul_ln728          (mul           ) [ 0100000000100000]
outsin_V_13        (extractvalue  ) [ 0000000000000000]
sext_ln703_16      (sext          ) [ 0000000000000000]
ret_V_17           (add           ) [ 0100000000100000]
sext_ln1118        (sext          ) [ 0000000000000000]
shl_ln             (bitconcatenate) [ 0000000000000000]
sext_ln1118_1      (sext          ) [ 0000000000000000]
r_V_44             (add           ) [ 0000000000000000]
sext_ln1118_2      (sext          ) [ 0000000000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000000000]
sext_ln1118_3      (sext          ) [ 0000000000000000]
r_V_45             (add           ) [ 0000000000000000]
sext_ln703_1       (sext          ) [ 0000000000000000]
sext_ln703_2       (sext          ) [ 0000000000000000]
ret_V_29           (sub           ) [ 0100000000011000]
r_V_47             (bitconcatenate) [ 0000000000000000]
sext_ln703_3       (sext          ) [ 0000000000000000]
sext_ln703_4       (sext          ) [ 0000000000000000]
ret_V_30           (add           ) [ 0100000000010000]
r_V_16             (sext          ) [ 0000000000000000]
r_V_7              (sext          ) [ 0000000000000000]
r_V_50             (sub           ) [ 0000000000000000]
sext_ln703_7       (sext          ) [ 0000000000000000]
ret_V_34           (sub           ) [ 0000000000000000]
ret_V              (add           ) [ 0000000000000000]
sext_ln703_8       (sext          ) [ 0000000000000000]
sext_ln703_9       (sext          ) [ 0000000000000000]
mul_ln703          (mul           ) [ 0000000000000000]
call_ret_i6        (call          ) [ 0000000000000000]
outsin_V_10        (extractvalue  ) [ 0000000000000000]
rhs_V_1            (bitconcatenate) [ 0000000000000000]
sext_ln728_2       (sext          ) [ 0000000000000000]
ret_V_7            (sub           ) [ 0100000000010000]
call_ret_i7        (call          ) [ 0000000000000000]
outsin_V_11        (extractvalue  ) [ 0000000000000000]
r_V_10             (sext          ) [ 0000000000000000]
r_V_52             (sub           ) [ 0100000000010000]
r_V_12             (sext          ) [ 0000000000000000]
r_V_53             (mul           ) [ 0100000000010000]
sext_ln1118_10     (sext          ) [ 0000000000000000]
sext_ln1118_13     (sext          ) [ 0000000000000000]
rhs_V_8            (bitconcatenate) [ 0000000000000000]
sext_ln1192_8      (sext          ) [ 0000000000000000]
mul_ln1192_8       (mul           ) [ 0000000000000000]
r_V_17             (mul           ) [ 0100000000010000]
r_V_18             (sext          ) [ 0000000000000000]
sext_ln1118_11     (sext          ) [ 0000000000000000]
r_V_54             (mul           ) [ 0000000000000000]
sext_ln728_4       (sext          ) [ 0000000000000000]
ret_V_10           (add           ) [ 0100000000010000]
sub_ln700_2        (sub           ) [ 0100000000010000]
sext_ln700_6       (sext          ) [ 0000000000000000]
sext_ln700_7       (sext          ) [ 0000000000000000]
mul_ln700_2        (mul           ) [ 0100000000010000]
r_V_24             (sext          ) [ 0000000000000000]
r_V_25             (mul           ) [ 0100000000010000]
sext_ln1116_6      (sext          ) [ 0000000000000000]
r_V_26             (mul           ) [ 0000000000000000]
sext_ln703_17      (sext          ) [ 0000000000000000]
lhs_V_7            (bitconcatenate) [ 0000000000000000]
mul_ln1193_1       (mul           ) [ 0000000000000000]
ret_V_40           (add           ) [ 0100000000010000]
sext_ln703_18      (sext          ) [ 0000000000000000]
ret_V_24           (add           ) [ 0100000000010000]
call_ret_i14       (call          ) [ 0000000000000000]
outsin_V_9         (extractvalue  ) [ 0100000000010000]
call_ret_i1        (call          ) [ 0000000000000000]
outcos_V           (extractvalue  ) [ 0000000000000000]
r_V_48             (bitconcatenate) [ 0000000000000000]
sext_ln703_5       (sext          ) [ 0000000000000000]
ret_V_31           (sub           ) [ 0000000000000000]
add_ln1192         (add           ) [ 0100000000001000]
call_ret_i2        (call          ) [ 0000000000000000]
outsin_V_1         (extractvalue  ) [ 0100000000001000]
lhs_V_1            (bitconcatenate) [ 0000000000000000]
sext_ln728_3       (sext          ) [ 0000000000000000]
ret_V_8            (add           ) [ 0000000000000000]
sext_ln1116        (sext          ) [ 0000000000000000]
sext_ln1118_8      (sext          ) [ 0000000000000000]
r_V_14             (mul           ) [ 0100000000001000]
call_ret_i9        (call          ) [ 0000000000000000]
outsin_V_5         (extractvalue  ) [ 0100000000001000]
sext_ln700_4       (sext          ) [ 0000000000000000]
sext_ln700_5       (sext          ) [ 0000000000000000]
mul_ln700_1        (mul           ) [ 0000000000000000]
shl_ln1            (bitconcatenate) [ 0000000000000000]
sub_ln700          (sub           ) [ 0000000000000000]
sext_ln700_8       (sext          ) [ 0000000000000000]
mul_ln700_3        (mul           ) [ 0000000000000000]
shl_ln700_1        (bitconcatenate) [ 0000000000000000]
sub_ln700_1        (sub           ) [ 0000000000000000]
call_ret_i11       (call          ) [ 0000000000000000]
outsin_V_12        (extractvalue  ) [ 0000000000000000]
rhs_V_5            (bitconcatenate) [ 0000000000000000]
sext_ln728_5       (sext          ) [ 0000000000000000]
ret_V_39           (add           ) [ 0000000000000000]
trunc_ln708_5      (partselect    ) [ 0100000000001111]
ret_V_19           (add           ) [ 0000000000000000]
sext_ln1118_20     (sext          ) [ 0000000000000000]
sext_ln1118_21     (sext          ) [ 0000000000000000]
r_V_27             (mul           ) [ 0100000000001000]
call_ret_i12       (call          ) [ 0000000000000000]
outcos_V_5         (extractvalue  ) [ 0100000000001000]
sext_ln1116_11     (sext          ) [ 0000000000000000]
r_V_33             (mul           ) [ 0000000000000000]
r_V_34             (sext          ) [ 0000000000000000]
r_V_35             (mul           ) [ 0000000000000000]
sext_ln1116_13     (sext          ) [ 0000000000000000]
sext_ln1118_16     (sext          ) [ 0000000000000000]
r_V_36             (mul           ) [ 0100000000001000]
call_ret_i15       (call          ) [ 0000000000000000]
outcos_V_7         (extractvalue  ) [ 0100000000001000]
sext_ln700_1       (sext          ) [ 0000000000000000]
sext_ln700_2       (sext          ) [ 0000000000000000]
mul_ln700          (mul           ) [ 0000000000000000]
sext_ln700_11      (sext          ) [ 0000000000000000]
lhs_V              (bitconcatenate) [ 0000000000000000]
sext_ln700_3       (sext          ) [ 0000000000000000]
add_ln700          (add           ) [ 0000000000000000]
call_ret_i3        (call          ) [ 0000000000000000]
outsin_V_2         (extractvalue  ) [ 0000000000000000]
r_V                (sext          ) [ 0000000000000000]
r_V_49             (mul           ) [ 0000000000000000]
rhs_V              (bitconcatenate) [ 0000000000000000]
sext_ln728_1       (sext          ) [ 0000000000000000]
ret_V_33           (add           ) [ 0000000000000000]
trunc_ln708_1      (partselect    ) [ 0100000000000111]
sext_ln1116_1      (sext          ) [ 0000000000000000]
sext_ln1118_9      (sext          ) [ 0000000000000000]
r_V_15             (mul           ) [ 0100000000000100]
call_ret_i10       (call          ) [ 0000000000000000]
outsin_V_6         (extractvalue  ) [ 0100000000000100]
r_V_28             (sext          ) [ 0000000000000000]
r_V_29             (mul           ) [ 0000000000000000]
sext_ln1116_9      (sext          ) [ 0000000000000000]
sext_ln1118_15     (sext          ) [ 0000000000000000]
r_V_30             (mul           ) [ 0100000000000100]
call_ret_i13       (call          ) [ 0000000000000000]
outcos_V_6         (extractvalue  ) [ 0000000000000000]
r_V_31             (sext          ) [ 0000000000000000]
r_V_32             (mul           ) [ 0100000000000100]
r_V_37             (sext          ) [ 0000000000000000]
r_V_38             (mul           ) [ 0000000000000000]
sext_ln1116_15     (sext          ) [ 0000000000000000]
sext_ln1118_17     (sext          ) [ 0000000000000000]
r_V_39             (mul           ) [ 0100000000000100]
call_ret_i16       (call          ) [ 0000000000000000]
outcos_V_8         (extractvalue  ) [ 0000000000000000]
r_V_42             (sext          ) [ 0000000000000000]
r_V_43             (mul           ) [ 0100000000000100]
sext_ln1192_1      (sext          ) [ 0000000000000000]
sext_ln1192_2      (sext          ) [ 0000000000000000]
mul_ln1192_2       (mul           ) [ 0100000000000010]
sext_ln1192_4      (sext          ) [ 0000000000000000]
sext_ln1192_5      (sext          ) [ 0000000000000000]
mul_ln1192_5       (mul           ) [ 0100000000000010]
sext_ln1192_6      (sext          ) [ 0000000000000000]
sext_ln1192_7      (sext          ) [ 0000000000000000]
mul_ln1192_7       (mul           ) [ 0100000000000010]
sext_ln1192_3      (sext          ) [ 0000000000000000]
mul_ln1192_3       (mul           ) [ 0100000000000001]
ret_V_43           (add           ) [ 0000000000000000]
trunc_ln708_8      (partselect    ) [ 0100000000000001]
ret_V_47           (add           ) [ 0000000000000000]
trunc_ln708_11     (partselect    ) [ 0100000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000000]
specinterface_ln32 (specinterface ) [ 0000000000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000000000]
write_ln50         (write         ) [ 0000000000000000]
ret_V_35           (add           ) [ 0000000000000000]
trunc_ln708_3      (partselect    ) [ 0000000000000000]
write_ln51         (write         ) [ 0000000000000000]
write_ln52         (write         ) [ 0000000000000000]
write_ln53         (write         ) [ 0000000000000000]
write_ln54         (write         ) [ 0000000000000000]
ret_ln56           (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i176P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i176.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<11, 6>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i11.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i21.i10"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i31.i10"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i7.i30"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i15.i5"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i51.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i11P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1004" name="x_V_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="176" slack="0"/>
<pin id="186" dir="0" index="1" bw="176" slack="0"/>
<pin id="187" dir="1" index="2" bw="176" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="write_ln50_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="0" index="2" bw="11" slack="3"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/15 "/>
</bind>
</comp>

<comp id="197" class="1004" name="write_ln51_write_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="0" index="2" bw="11" slack="0"/>
<pin id="201" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/15 "/>
</bind>
</comp>

<comp id="204" class="1004" name="write_ln52_write_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="0" index="2" bw="11" slack="4"/>
<pin id="208" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/15 "/>
</bind>
</comp>

<comp id="211" class="1004" name="write_ln53_write_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="0" slack="0"/>
<pin id="213" dir="0" index="1" bw="11" slack="0"/>
<pin id="214" dir="0" index="2" bw="11" slack="1"/>
<pin id="215" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/15 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln54_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="1"/>
<pin id="222" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/15 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_generic_sincos_11_6_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_generic_sincos_11_6_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_generic_sincos_11_6_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="14" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_generic_sincos_11_6_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="14" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_generic_sincos_11_6_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="14" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="0"/>
<pin id="248" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_generic_sincos_11_6_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="0"/>
<pin id="252" dir="0" index="1" bw="11" slack="0"/>
<pin id="253" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_generic_sincos_11_6_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="14" slack="0"/>
<pin id="257" dir="0" index="1" bw="11" slack="1"/>
<pin id="258" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_generic_sincos_11_6_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_generic_sincos_11_6_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="11" slack="1"/>
<pin id="268" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_generic_sincos_11_6_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="14" slack="0"/>
<pin id="272" dir="0" index="1" bw="11" slack="2"/>
<pin id="273" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_generic_sincos_11_6_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="14" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="1"/>
<pin id="278" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_generic_sincos_11_6_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="11" slack="1"/>
<pin id="283" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_generic_sincos_11_6_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="1"/>
<pin id="288" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_generic_sincos_11_6_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="14" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_generic_sincos_11_6_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="14" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="0"/>
<pin id="298" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_generic_sincos_11_6_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="1"/>
<pin id="303" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_generic_sincos_11_6_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="14" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="1"/>
<pin id="308" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i16/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Val2_12_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="11" slack="0"/>
<pin id="312" dir="0" index="1" bw="176" slack="0"/>
<pin id="313" dir="0" index="2" bw="9" slack="0"/>
<pin id="314" dir="0" index="3" bw="9" slack="0"/>
<pin id="315" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_12/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln700_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Val2_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="11" slack="0"/>
<pin id="326" dir="0" index="1" bw="176" slack="0"/>
<pin id="327" dir="0" index="2" bw="7" slack="0"/>
<pin id="328" dir="0" index="3" bw="7" slack="0"/>
<pin id="329" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Val2_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="176" slack="0"/>
<pin id="337" dir="0" index="2" bw="9" slack="0"/>
<pin id="338" dir="0" index="3" bw="9" slack="0"/>
<pin id="339" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Val2_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="11" slack="0"/>
<pin id="346" dir="0" index="1" bw="176" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="7" slack="0"/>
<pin id="349" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln728_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln51_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="176" slack="0"/>
<pin id="361" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln703_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Val2_23_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="0" index="1" bw="176" slack="0"/>
<pin id="374" dir="0" index="2" bw="7" slack="0"/>
<pin id="375" dir="0" index="3" bw="7" slack="0"/>
<pin id="376" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_23/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="rhs_V_7_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln708_9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln703_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="1"/>
<pin id="401" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln1192_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="1"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ret_V_32_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="11" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="11" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="0" index="3" bw="5" slack="0"/>
<pin id="415" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln703_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="11" slack="1"/>
<pin id="423" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln1118_5_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="0"/>
<pin id="428" dir="0" index="1" bw="11" slack="1"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sext_ln1118_6_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="15" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="shl_ln1118_6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="13" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln1118_7_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="13" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="r_V_51_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="0" index="1" bw="13" slack="0"/>
<pin id="451" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_51/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="trunc_ln708_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="0" index="1" bw="16" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="0" index="3" bw="5" slack="0"/>
<pin id="459" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="lhs_V_3_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="1"/>
<pin id="467" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="rhs_V_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="1"/>
<pin id="470" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="ret_V_37_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="lhs_V_5_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="ret_V_14_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="0" index="1" bw="12" slack="0"/>
<pin id="484" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln1118_12_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="13" slack="0"/>
<pin id="489" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="lhs_V_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="16" slack="0"/>
<pin id="493" dir="0" index="1" bw="11" slack="1"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln708_4_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="4" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln1118_14_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="11" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln708_6_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="4" slack="0"/>
<pin id="514" dir="0" index="3" bw="5" slack="0"/>
<pin id="515" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln708_s_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="0" index="2" bw="4" slack="0"/>
<pin id="523" dir="0" index="3" bw="5" slack="0"/>
<pin id="524" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="528" class="1004" name="r_V_46_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="12" slack="0"/>
<pin id="530" dir="0" index="1" bw="11" slack="2"/>
<pin id="531" dir="0" index="2" bw="1" slack="0"/>
<pin id="532" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_46/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln1118_4_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="0"/>
<pin id="537" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln703_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="11" slack="2"/>
<pin id="541" dir="0" index="1" bw="11" slack="2"/>
<pin id="542" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln700_9_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="11" slack="2"/>
<pin id="546" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sext_ln700_10_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="18" slack="1"/>
<pin id="549" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_10/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="rhs_V_6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="21" slack="0"/>
<pin id="552" dir="0" index="1" bw="11" slack="2"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="trunc_ln708_7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="11" slack="0"/>
<pin id="559" dir="0" index="1" bw="21" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="0" index="3" bw="6" slack="0"/>
<pin id="562" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="r_V_55_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="15" slack="1"/>
<pin id="568" dir="0" index="1" bw="12" slack="0"/>
<pin id="569" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_55/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="shl_ln1118_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="0" index="1" bw="11" slack="2"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln1118_18_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="shl_ln1118_8_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="0" index="1" bw="11" slack="2"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sext_ln1118_19_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="r_V_56_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="0"/>
<pin id="595" dir="0" index="1" bw="12" slack="0"/>
<pin id="596" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_56/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln1192_21_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_21/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="ret_V_46_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_46/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln708_10_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="11" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="0"/>
<pin id="614" dir="0" index="2" bw="4" slack="0"/>
<pin id="615" dir="0" index="3" bw="5" slack="0"/>
<pin id="616" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln703_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="11" slack="3"/>
<pin id="623" dir="0" index="1" bw="11" slack="3"/>
<pin id="624" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln703_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="0" index="1" bw="11" slack="0"/>
<pin id="628" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln703_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="0" index="1" bw="11" slack="3"/>
<pin id="635" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="outsin_V_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="14" slack="0"/>
<pin id="640" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/9 "/>
</bind>
</comp>

<comp id="642" class="1004" name="outcos_V_9_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="0"/>
<pin id="644" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="outcos_V_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="0"/>
<pin id="648" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="outcos_V_10_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="0"/>
<pin id="652" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_10/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="outcos_V_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="0"/>
<pin id="656" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/9 "/>
</bind>
</comp>

<comp id="658" class="1004" name="r_V_20_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="8"/>
<pin id="660" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_20/9 "/>
</bind>
</comp>

<comp id="661" class="1004" name="rhs_V_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="11" slack="8"/>
<pin id="663" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="ret_V_36_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="11" slack="7"/>
<pin id="666" dir="0" index="1" bw="11" slack="0"/>
<pin id="667" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_36/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="lhs_V_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="12" slack="0"/>
<pin id="671" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="ret_V_12_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="0"/>
<pin id="675" dir="0" index="1" bw="12" slack="0"/>
<pin id="676" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="r_V_22_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="13" slack="0"/>
<pin id="681" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_22/9 "/>
</bind>
</comp>

<comp id="683" class="1004" name="outsin_V_13_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="14" slack="0"/>
<pin id="685" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_13/9 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sext_ln703_16_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="0"/>
<pin id="689" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_16/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="ret_V_17_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="0"/>
<pin id="693" dir="0" index="1" bw="7" slack="0"/>
<pin id="694" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_17/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln1118_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="11" slack="9"/>
<pin id="699" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="700" class="1004" name="shl_ln_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="13" slack="0"/>
<pin id="702" dir="0" index="1" bw="11" slack="9"/>
<pin id="703" dir="0" index="2" bw="1" slack="0"/>
<pin id="704" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="sext_ln1118_1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="13" slack="0"/>
<pin id="709" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="r_V_44_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="13" slack="0"/>
<pin id="713" dir="0" index="1" bw="11" slack="0"/>
<pin id="714" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_44/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="sext_ln1118_2_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="11" slack="9"/>
<pin id="719" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="720" class="1004" name="shl_ln1118_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="13" slack="0"/>
<pin id="722" dir="0" index="1" bw="11" slack="9"/>
<pin id="723" dir="0" index="2" bw="1" slack="0"/>
<pin id="724" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/10 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sext_ln1118_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="13" slack="0"/>
<pin id="729" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/10 "/>
</bind>
</comp>

<comp id="731" class="1004" name="r_V_45_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="13" slack="0"/>
<pin id="733" dir="0" index="1" bw="11" slack="0"/>
<pin id="734" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_45/10 "/>
</bind>
</comp>

<comp id="737" class="1004" name="sext_ln703_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sext_ln703_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="14" slack="0"/>
<pin id="743" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/10 "/>
</bind>
</comp>

<comp id="745" class="1004" name="ret_V_29_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="0"/>
<pin id="747" dir="0" index="1" bw="14" slack="0"/>
<pin id="748" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/10 "/>
</bind>
</comp>

<comp id="751" class="1004" name="r_V_47_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="0" index="1" bw="7" slack="1"/>
<pin id="754" dir="0" index="2" bw="1" slack="0"/>
<pin id="755" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_47/10 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln703_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="12" slack="7"/>
<pin id="760" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/10 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln703_4_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="8" slack="0"/>
<pin id="763" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/10 "/>
</bind>
</comp>

<comp id="765" class="1004" name="ret_V_30_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="12" slack="0"/>
<pin id="767" dir="0" index="1" bw="8" slack="0"/>
<pin id="768" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/10 "/>
</bind>
</comp>

<comp id="771" class="1004" name="r_V_16_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="11" slack="9"/>
<pin id="773" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_16/10 "/>
</bind>
</comp>

<comp id="774" class="1004" name="r_V_7_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="9"/>
<pin id="776" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/10 "/>
</bind>
</comp>

<comp id="777" class="1004" name="r_V_50_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="11" slack="0"/>
<pin id="780" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_50/10 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln703_7_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="7" slack="1"/>
<pin id="785" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="ret_V_34_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="12" slack="0"/>
<pin id="788" dir="0" index="1" bw="7" slack="0"/>
<pin id="789" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_34/10 "/>
</bind>
</comp>

<comp id="792" class="1004" name="ret_V_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="12" slack="0"/>
<pin id="795" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="sext_ln703_8_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="12" slack="0"/>
<pin id="800" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="sext_ln703_9_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="1"/>
<pin id="804" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_9/10 "/>
</bind>
</comp>

<comp id="805" class="1004" name="outsin_V_10_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="14" slack="0"/>
<pin id="807" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="rhs_V_1_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="12" slack="0"/>
<pin id="811" dir="0" index="1" bw="7" slack="0"/>
<pin id="812" dir="0" index="2" bw="1" slack="0"/>
<pin id="813" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/10 "/>
</bind>
</comp>

<comp id="817" class="1004" name="sext_ln728_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="0"/>
<pin id="819" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/10 "/>
</bind>
</comp>

<comp id="821" class="1004" name="outsin_V_11_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="14" slack="0"/>
<pin id="823" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/10 "/>
</bind>
</comp>

<comp id="825" class="1004" name="r_V_10_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="7" slack="0"/>
<pin id="827" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10/10 "/>
</bind>
</comp>

<comp id="829" class="1004" name="r_V_52_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="7" slack="0"/>
<pin id="832" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_52/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="r_V_12_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="1"/>
<pin id="837" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_12/10 "/>
</bind>
</comp>

<comp id="838" class="1004" name="r_V_53_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="7" slack="0"/>
<pin id="840" dir="0" index="1" bw="7" slack="0"/>
<pin id="841" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_53/10 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln1118_10_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="11" slack="9"/>
<pin id="846" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/10 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln1118_13_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="11" slack="9"/>
<pin id="849" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/10 "/>
</bind>
</comp>

<comp id="850" class="1004" name="rhs_V_8_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="0"/>
<pin id="852" dir="0" index="1" bw="11" slack="9"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/10 "/>
</bind>
</comp>

<comp id="857" class="1004" name="sext_ln1192_8_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/10 "/>
</bind>
</comp>

<comp id="861" class="1004" name="r_V_18_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="11" slack="9"/>
<pin id="863" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln1118_11_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="1"/>
<pin id="866" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln728_4_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/10 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln700_6_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="22" slack="1"/>
<pin id="873" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/10 "/>
</bind>
</comp>

<comp id="874" class="1004" name="sext_ln700_7_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="26" slack="1"/>
<pin id="876" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="mul_ln700_2_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="26" slack="0"/>
<pin id="879" dir="0" index="1" bw="22" slack="0"/>
<pin id="880" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="r_V_24_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="1"/>
<pin id="885" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_24/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="r_V_25_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="7" slack="0"/>
<pin id="888" dir="0" index="1" bw="7" slack="0"/>
<pin id="889" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_25/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln1116_6_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="1"/>
<pin id="894" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_6/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="r_V_26_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="8" slack="0"/>
<pin id="898" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln703_17_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_17/10 "/>
</bind>
</comp>

<comp id="905" class="1004" name="lhs_V_7_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="21" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="1"/>
<pin id="908" dir="0" index="2" bw="1" slack="0"/>
<pin id="909" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/10 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln703_18_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="7" slack="1"/>
<pin id="914" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_18/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="ret_V_24_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="5" slack="0"/>
<pin id="917" dir="0" index="1" bw="7" slack="0"/>
<pin id="918" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_24/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="outsin_V_9_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="14" slack="0"/>
<pin id="923" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="outcos_V_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="0"/>
<pin id="927" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/11 "/>
</bind>
</comp>

<comp id="929" class="1004" name="r_V_48_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="8" slack="0"/>
<pin id="931" dir="0" index="1" bw="7" slack="0"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_48/11 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln703_5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="0"/>
<pin id="939" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="ret_V_31_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="13" slack="1"/>
<pin id="943" dir="0" index="1" bw="8" slack="0"/>
<pin id="944" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/11 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln1192_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="12" slack="0"/>
<pin id="948" dir="0" index="1" bw="13" slack="0"/>
<pin id="949" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/11 "/>
</bind>
</comp>

<comp id="952" class="1004" name="outsin_V_1_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="14" slack="0"/>
<pin id="954" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/11 "/>
</bind>
</comp>

<comp id="956" class="1004" name="lhs_V_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="13" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="1"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/11 "/>
</bind>
</comp>

<comp id="963" class="1004" name="sext_ln728_3_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="13" slack="0"/>
<pin id="965" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/11 "/>
</bind>
</comp>

<comp id="967" class="1004" name="ret_V_8_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="13" slack="0"/>
<pin id="969" dir="0" index="1" bw="14" slack="1"/>
<pin id="970" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/11 "/>
</bind>
</comp>

<comp id="972" class="1004" name="sext_ln1116_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="18" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/11 "/>
</bind>
</comp>

<comp id="975" class="1004" name="sext_ln1118_8_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="14" slack="0"/>
<pin id="977" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/11 "/>
</bind>
</comp>

<comp id="979" class="1004" name="outsin_V_5_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="14" slack="0"/>
<pin id="981" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/11 "/>
</bind>
</comp>

<comp id="983" class="1004" name="sext_ln700_4_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="22" slack="1"/>
<pin id="985" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/11 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln700_5_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="18" slack="1"/>
<pin id="988" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/11 "/>
</bind>
</comp>

<comp id="989" class="1004" name="shl_ln1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="31" slack="0"/>
<pin id="991" dir="0" index="1" bw="21" slack="1"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln700_8_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="14" slack="1"/>
<pin id="998" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/11 "/>
</bind>
</comp>

<comp id="999" class="1004" name="mul_ln700_3_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="41" slack="1"/>
<pin id="1001" dir="0" index="1" bw="14" slack="0"/>
<pin id="1002" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/11 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="shl_ln700_1_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="41" slack="0"/>
<pin id="1006" dir="0" index="1" bw="31" slack="0"/>
<pin id="1007" dir="0" index="2" bw="1" slack="0"/>
<pin id="1008" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/11 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sub_ln700_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="41" slack="0"/>
<pin id="1013" dir="0" index="1" bw="41" slack="0"/>
<pin id="1014" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/11 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="outsin_V_12_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="14" slack="0"/>
<pin id="1019" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/11 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="rhs_V_5_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="37" slack="0"/>
<pin id="1023" dir="0" index="1" bw="7" slack="0"/>
<pin id="1024" dir="0" index="2" bw="1" slack="0"/>
<pin id="1025" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/11 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln728_5_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="37" slack="0"/>
<pin id="1031" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/11 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="ret_V_39_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="37" slack="0"/>
<pin id="1035" dir="0" index="1" bw="41" slack="0"/>
<pin id="1036" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/11 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="trunc_ln708_5_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="11" slack="0"/>
<pin id="1041" dir="0" index="1" bw="41" slack="0"/>
<pin id="1042" dir="0" index="2" bw="6" slack="0"/>
<pin id="1043" dir="0" index="3" bw="7" slack="0"/>
<pin id="1044" dir="1" index="4" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/11 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="ret_V_19_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="17" slack="0"/>
<pin id="1051" dir="0" index="1" bw="21" slack="1"/>
<pin id="1052" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_19/11 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sext_ln1118_20_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="21" slack="0"/>
<pin id="1056" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sext_ln1118_21_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="14" slack="1"/>
<pin id="1060" dir="1" index="1" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/11 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="outcos_V_5_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="14" slack="0"/>
<pin id="1063" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/11 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sext_ln1116_11_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="1"/>
<pin id="1067" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_11/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="r_V_33_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="0"/>
<pin id="1070" dir="0" index="1" bw="8" slack="0"/>
<pin id="1071" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/11 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="r_V_34_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="1"/>
<pin id="1076" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_34/11 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="r_V_35_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="7" slack="0"/>
<pin id="1079" dir="0" index="1" bw="7" slack="0"/>
<pin id="1080" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_35/11 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="sext_ln1116_13_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="16" slack="0"/>
<pin id="1085" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_13/11 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sext_ln1118_16_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="14" slack="0"/>
<pin id="1089" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/11 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="outcos_V_7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="14" slack="0"/>
<pin id="1093" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_7/11 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sext_ln700_1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="13" slack="1"/>
<pin id="1097" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/12 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sext_ln700_2_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="7" slack="1"/>
<pin id="1100" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="lhs_V_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="20" slack="0"/>
<pin id="1103" dir="0" index="1" bw="15" slack="2"/>
<pin id="1104" dir="0" index="2" bw="1" slack="0"/>
<pin id="1105" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/12 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln700_3_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="20" slack="0"/>
<pin id="1110" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/12 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="outsin_V_2_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="14" slack="0"/>
<pin id="1114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_2/12 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="r_V_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="7" slack="0"/>
<pin id="1118" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="r_V_49_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="7" slack="0"/>
<pin id="1122" dir="0" index="1" bw="7" slack="0"/>
<pin id="1123" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_49/12 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="rhs_V_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="19" slack="0"/>
<pin id="1128" dir="0" index="1" bw="14" slack="0"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/12 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="sext_ln728_1_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="19" slack="0"/>
<pin id="1136" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/12 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="ret_V_33_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="19" slack="0"/>
<pin id="1140" dir="0" index="1" bw="21" slack="0"/>
<pin id="1141" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/12 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="trunc_ln708_1_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="11" slack="0"/>
<pin id="1145" dir="0" index="1" bw="21" slack="0"/>
<pin id="1146" dir="0" index="2" bw="5" slack="0"/>
<pin id="1147" dir="0" index="3" bw="6" slack="0"/>
<pin id="1148" dir="1" index="4" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/12 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln1116_1_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="1"/>
<pin id="1155" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/12 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln1118_9_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="7" slack="1"/>
<pin id="1158" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/12 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="r_V_15_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="32" slack="0"/>
<pin id="1161" dir="0" index="1" bw="7" slack="0"/>
<pin id="1162" dir="1" index="2" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/12 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="outsin_V_6_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="14" slack="0"/>
<pin id="1167" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_6/12 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="r_V_28_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="7" slack="1"/>
<pin id="1171" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_28/12 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="r_V_29_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="7" slack="0"/>
<pin id="1174" dir="0" index="1" bw="7" slack="0"/>
<pin id="1175" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="sext_ln1116_9_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="35" slack="1"/>
<pin id="1180" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/12 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="sext_ln1118_15_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="14" slack="0"/>
<pin id="1183" dir="1" index="1" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="r_V_30_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="35" slack="0"/>
<pin id="1187" dir="0" index="1" bw="14" slack="0"/>
<pin id="1188" dir="1" index="2" bw="45" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/12 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="outcos_V_6_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="14" slack="0"/>
<pin id="1193" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/12 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="r_V_31_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="7" slack="0"/>
<pin id="1197" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_31/12 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="r_V_32_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="7" slack="0"/>
<pin id="1201" dir="0" index="1" bw="7" slack="0"/>
<pin id="1202" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_32/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="r_V_37_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="7" slack="1"/>
<pin id="1207" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_37/12 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="r_V_38_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="7" slack="0"/>
<pin id="1210" dir="0" index="1" bw="7" slack="0"/>
<pin id="1211" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_38/12 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="sext_ln1116_15_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="30" slack="1"/>
<pin id="1216" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_15/12 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln1118_17_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="14" slack="0"/>
<pin id="1219" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/12 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="r_V_39_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="30" slack="0"/>
<pin id="1223" dir="0" index="1" bw="14" slack="0"/>
<pin id="1224" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/12 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="outcos_V_8_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="14" slack="0"/>
<pin id="1229" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/12 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="r_V_42_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="7" slack="0"/>
<pin id="1233" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_42/12 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="r_V_43_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="7" slack="0"/>
<pin id="1237" dir="0" index="1" bw="7" slack="0"/>
<pin id="1238" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/12 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sext_ln1192_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="39" slack="1"/>
<pin id="1243" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/13 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sext_ln1192_2_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="7" slack="1"/>
<pin id="1246" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/13 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="mul_ln1192_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="39" slack="0"/>
<pin id="1249" dir="0" index="1" bw="7" slack="0"/>
<pin id="1250" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/13 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="sext_ln1192_4_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="45" slack="1"/>
<pin id="1255" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/13 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="sext_ln1192_5_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="14" slack="1"/>
<pin id="1258" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/13 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="mul_ln1192_5_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="45" slack="0"/>
<pin id="1261" dir="0" index="1" bw="14" slack="0"/>
<pin id="1262" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/13 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="sext_ln1192_6_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="44" slack="1"/>
<pin id="1267" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/13 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="sext_ln1192_7_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="14" slack="1"/>
<pin id="1270" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/13 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="mul_ln1192_7_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="44" slack="0"/>
<pin id="1273" dir="0" index="1" bw="14" slack="0"/>
<pin id="1274" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/13 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="sext_ln1192_3_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="7" slack="5"/>
<pin id="1279" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/14 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="mul_ln1192_3_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="41" slack="1"/>
<pin id="1282" dir="0" index="1" bw="7" slack="0"/>
<pin id="1283" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/14 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="ret_V_43_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="46" slack="0"/>
<pin id="1287" dir="0" index="1" bw="51" slack="1"/>
<pin id="1288" dir="1" index="2" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/14 "/>
</bind>
</comp>

<comp id="1290" class="1004" name="trunc_ln708_8_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="11" slack="0"/>
<pin id="1292" dir="0" index="1" bw="51" slack="0"/>
<pin id="1293" dir="0" index="2" bw="7" slack="0"/>
<pin id="1294" dir="0" index="3" bw="7" slack="0"/>
<pin id="1295" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/14 "/>
</bind>
</comp>

<comp id="1300" class="1004" name="ret_V_47_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="41" slack="0"/>
<pin id="1302" dir="0" index="1" bw="46" slack="1"/>
<pin id="1303" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_47/14 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="trunc_ln708_11_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="11" slack="0"/>
<pin id="1307" dir="0" index="1" bw="46" slack="0"/>
<pin id="1308" dir="0" index="2" bw="7" slack="0"/>
<pin id="1309" dir="0" index="3" bw="7" slack="0"/>
<pin id="1310" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/14 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="ret_V_35_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="36" slack="0"/>
<pin id="1317" dir="0" index="1" bw="41" slack="1"/>
<pin id="1318" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_35/15 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="trunc_ln708_3_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="11" slack="0"/>
<pin id="1322" dir="0" index="1" bw="41" slack="0"/>
<pin id="1323" dir="0" index="2" bw="6" slack="0"/>
<pin id="1324" dir="0" index="3" bw="7" slack="0"/>
<pin id="1325" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/15 "/>
</bind>
</comp>

<comp id="1331" class="1007" name="mul_ln1192_1_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="0"/>
<pin id="1333" dir="0" index="1" bw="11" slack="0"/>
<pin id="1334" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="1337" class="1007" name="grp_fu_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="16" slack="0"/>
<pin id="1339" dir="0" index="1" bw="11" slack="0"/>
<pin id="1340" dir="0" index="2" bw="16" slack="0"/>
<pin id="1341" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_5/1 ret_V_44/1 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="grp_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="0"/>
<pin id="1348" dir="0" index="1" bw="11" slack="0"/>
<pin id="1349" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="1350" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/2 add_ln1192_2/2 "/>
</bind>
</comp>

<comp id="1354" class="1007" name="grp_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="13" slack="0"/>
<pin id="1356" dir="0" index="1" bw="13" slack="0"/>
<pin id="1357" dir="0" index="2" bw="16" slack="0"/>
<pin id="1358" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/2 ret_V_38/2 "/>
</bind>
</comp>

<comp id="1363" class="1007" name="grp_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="0"/>
<pin id="1365" dir="0" index="1" bw="11" slack="0"/>
<pin id="1366" dir="0" index="2" bw="16" slack="0"/>
<pin id="1367" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/2 ret_V_41/2 "/>
</bind>
</comp>

<comp id="1372" class="1007" name="grp_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="18" slack="0"/>
<pin id="1374" dir="0" index="1" bw="11" slack="0"/>
<pin id="1375" dir="0" index="2" bw="18" slack="0"/>
<pin id="1376" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/2 ret_V_21/2 "/>
</bind>
</comp>

<comp id="1380" class="1007" name="grp_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="16" slack="0"/>
<pin id="1382" dir="0" index="1" bw="11" slack="0"/>
<pin id="1383" dir="0" index="2" bw="16" slack="0"/>
<pin id="1384" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/2 ret_V_45/2 "/>
</bind>
</comp>

<comp id="1389" class="1007" name="grp_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="18" slack="0"/>
<pin id="1391" dir="0" index="1" bw="11" slack="0"/>
<pin id="1392" dir="0" index="2" bw="21" slack="0"/>
<pin id="1393" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/3 ret_V_42/3 "/>
</bind>
</comp>

<comp id="1398" class="1007" name="r_V_21_fu_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="11" slack="0"/>
<pin id="1400" dir="0" index="1" bw="11" slack="0"/>
<pin id="1401" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_21/9 "/>
</bind>
</comp>

<comp id="1404" class="1007" name="r_V_23_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="13" slack="0"/>
<pin id="1406" dir="0" index="1" bw="13" slack="0"/>
<pin id="1407" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/9 "/>
</bind>
</comp>

<comp id="1410" class="1007" name="mul_ln728_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="16" slack="0"/>
<pin id="1412" dir="0" index="1" bw="11" slack="8"/>
<pin id="1413" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/9 "/>
</bind>
</comp>

<comp id="1415" class="1007" name="grp_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="12" slack="0"/>
<pin id="1417" dir="0" index="1" bw="7" slack="0"/>
<pin id="1418" dir="0" index="2" bw="12" slack="0"/>
<pin id="1419" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703/10 ret_V_7/10 "/>
</bind>
</comp>

<comp id="1423" class="1007" name="grp_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="11" slack="0"/>
<pin id="1425" dir="0" index="1" bw="11" slack="0"/>
<pin id="1426" dir="0" index="2" bw="16" slack="0"/>
<pin id="1427" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1192_8/10 sub_ln700_2/10 "/>
</bind>
</comp>

<comp id="1431" class="1007" name="r_V_17_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="11" slack="0"/>
<pin id="1433" dir="0" index="1" bw="11" slack="0"/>
<pin id="1434" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/10 "/>
</bind>
</comp>

<comp id="1437" class="1007" name="grp_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="11" slack="0"/>
<pin id="1439" dir="0" index="1" bw="7" slack="0"/>
<pin id="1440" dir="0" index="2" bw="16" slack="0"/>
<pin id="1441" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_54/10 ret_V_10/10 "/>
</bind>
</comp>

<comp id="1445" class="1007" name="grp_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="21" slack="0"/>
<pin id="1447" dir="0" index="1" bw="16" slack="0"/>
<pin id="1448" dir="0" index="2" bw="21" slack="0"/>
<pin id="1449" dir="1" index="3" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/10 ret_V_40/10 "/>
</bind>
</comp>

<comp id="1453" class="1007" name="r_V_14_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="18" slack="0"/>
<pin id="1455" dir="0" index="1" bw="14" slack="0"/>
<pin id="1456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/11 "/>
</bind>
</comp>

<comp id="1459" class="1007" name="grp_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="22" slack="0"/>
<pin id="1461" dir="0" index="1" bw="18" slack="0"/>
<pin id="1462" dir="0" index="2" bw="31" slack="0"/>
<pin id="1463" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln700_1/11 sub_ln700/11 "/>
</bind>
</comp>

<comp id="1468" class="1007" name="r_V_27_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="21" slack="0"/>
<pin id="1470" dir="0" index="1" bw="14" slack="0"/>
<pin id="1471" dir="1" index="2" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/11 "/>
</bind>
</comp>

<comp id="1474" class="1007" name="r_V_36_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="16" slack="0"/>
<pin id="1476" dir="0" index="1" bw="14" slack="0"/>
<pin id="1477" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/11 "/>
</bind>
</comp>

<comp id="1480" class="1007" name="grp_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="13" slack="0"/>
<pin id="1482" dir="0" index="1" bw="7" slack="0"/>
<pin id="1483" dir="0" index="2" bw="20" slack="0"/>
<pin id="1484" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700/12 sext_ln700_11/12 add_ln700/12 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="p_Val2_12_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="11" slack="1"/>
<pin id="1491" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_12 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="p_Val2_5_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="11" slack="2"/>
<pin id="1502" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="p_Val2_4_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="11" slack="1"/>
<pin id="1511" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1521" class="1005" name="p_Val2_2_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="11" slack="1"/>
<pin id="1523" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="sext_ln728_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="16" slack="8"/>
<pin id="1533" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="mul_ln1192_1_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="16" slack="1"/>
<pin id="1538" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_1 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="trunc_ln51_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="11" slack="1"/>
<pin id="1543" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="sub_ln703_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="11" slack="1"/>
<pin id="1548" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_Val2_23_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="11" slack="1"/>
<pin id="1553" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="trunc_ln708_9_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="11" slack="1"/>
<pin id="1565" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="trunc_ln_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="11" slack="1"/>
<pin id="1570" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1573" class="1005" name="add_ln703_2_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="11" slack="1"/>
<pin id="1575" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="sext_ln1118_6_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="16" slack="1"/>
<pin id="1580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_6 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="trunc_ln708_2_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="11" slack="1"/>
<pin id="1585" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="lhs_V_3_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="12" slack="7"/>
<pin id="1590" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="trunc_ln708_4_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="11" slack="1"/>
<pin id="1595" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="trunc_ln708_6_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="11" slack="1"/>
<pin id="1600" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="ret_V_21_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="18" slack="1"/>
<pin id="1605" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_21 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="trunc_ln708_s_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="11" slack="1"/>
<pin id="1610" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1613" class="1005" name="r_V_46_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="12" slack="7"/>
<pin id="1615" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="r_V_46 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="add_ln703_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="11" slack="1"/>
<pin id="1620" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="trunc_ln708_7_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="11" slack="1"/>
<pin id="1625" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="trunc_ln708_10_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="11" slack="1"/>
<pin id="1630" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="add_ln703_1_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="11" slack="1"/>
<pin id="1635" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="add_ln703_3_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="11" slack="1"/>
<pin id="1640" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1643" class="1005" name="outsin_V_reg_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="7" slack="1"/>
<pin id="1645" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1649" class="1005" name="outcos_V_9_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="7" slack="1"/>
<pin id="1651" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_9 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="outcos_V_2_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="7" slack="1"/>
<pin id="1656" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="outcos_V_10_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="7" slack="1"/>
<pin id="1661" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_10 "/>
</bind>
</comp>

<comp id="1665" class="1005" name="outcos_V_4_reg_1665">
<pin_list>
<pin id="1666" dir="0" index="0" bw="7" slack="1"/>
<pin id="1667" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_4 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="r_V_21_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="22" slack="1"/>
<pin id="1673" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_21 "/>
</bind>
</comp>

<comp id="1676" class="1005" name="r_V_23_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="26" slack="1"/>
<pin id="1678" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="mul_ln728_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="16" slack="1"/>
<pin id="1683" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="ret_V_17_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="8" slack="1"/>
<pin id="1688" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_17 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="ret_V_29_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="15" slack="2"/>
<pin id="1693" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_29 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="ret_V_30_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="13" slack="1"/>
<pin id="1698" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="ret_V_7_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="18" slack="1"/>
<pin id="1703" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="r_V_52_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="8" slack="1"/>
<pin id="1708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_V_52 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="r_V_53_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="14" slack="1"/>
<pin id="1713" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_53 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="r_V_17_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="22" slack="1"/>
<pin id="1719" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1722" class="1005" name="ret_V_10_reg_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="18" slack="1"/>
<pin id="1724" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_10 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="sub_ln700_2_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="21" slack="1"/>
<pin id="1729" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700_2 "/>
</bind>
</comp>

<comp id="1732" class="1005" name="mul_ln700_2_reg_1732">
<pin_list>
<pin id="1733" dir="0" index="0" bw="41" slack="1"/>
<pin id="1734" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1737" class="1005" name="r_V_25_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="14" slack="1"/>
<pin id="1739" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_25 "/>
</bind>
</comp>

<comp id="1742" class="1005" name="ret_V_40_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="21" slack="1"/>
<pin id="1744" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_40 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="ret_V_24_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="8" slack="1"/>
<pin id="1749" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_24 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="outsin_V_9_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="7" slack="1"/>
<pin id="1754" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1757" class="1005" name="add_ln1192_reg_1757">
<pin_list>
<pin id="1758" dir="0" index="0" bw="13" slack="1"/>
<pin id="1759" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1762" class="1005" name="outsin_V_1_reg_1762">
<pin_list>
<pin id="1763" dir="0" index="0" bw="7" slack="1"/>
<pin id="1764" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1767" class="1005" name="r_V_14_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="1"/>
<pin id="1769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1772" class="1005" name="outsin_V_5_reg_1772">
<pin_list>
<pin id="1773" dir="0" index="0" bw="7" slack="1"/>
<pin id="1774" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1777" class="1005" name="trunc_ln708_5_reg_1777">
<pin_list>
<pin id="1778" dir="0" index="0" bw="11" slack="4"/>
<pin id="1779" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1782" class="1005" name="r_V_27_reg_1782">
<pin_list>
<pin id="1783" dir="0" index="0" bw="35" slack="1"/>
<pin id="1784" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1787" class="1005" name="outcos_V_5_reg_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="7" slack="1"/>
<pin id="1789" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_5 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="r_V_36_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="30" slack="1"/>
<pin id="1794" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="outcos_V_7_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="7" slack="1"/>
<pin id="1799" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_7 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="trunc_ln708_1_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="11" slack="3"/>
<pin id="1804" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="r_V_15_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="39" slack="1"/>
<pin id="1809" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="outsin_V_6_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="7" slack="1"/>
<pin id="1814" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1817" class="1005" name="r_V_30_reg_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="45" slack="1"/>
<pin id="1819" dir="1" index="1" bw="45" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1822" class="1005" name="r_V_32_reg_1822">
<pin_list>
<pin id="1823" dir="0" index="0" bw="14" slack="1"/>
<pin id="1824" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_32 "/>
</bind>
</comp>

<comp id="1827" class="1005" name="r_V_39_reg_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="44" slack="1"/>
<pin id="1829" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_39 "/>
</bind>
</comp>

<comp id="1832" class="1005" name="r_V_43_reg_1832">
<pin_list>
<pin id="1833" dir="0" index="0" bw="14" slack="1"/>
<pin id="1834" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_43 "/>
</bind>
</comp>

<comp id="1837" class="1005" name="mul_ln1192_2_reg_1837">
<pin_list>
<pin id="1838" dir="0" index="0" bw="41" slack="1"/>
<pin id="1839" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1842" class="1005" name="mul_ln1192_5_reg_1842">
<pin_list>
<pin id="1843" dir="0" index="0" bw="51" slack="1"/>
<pin id="1844" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_5 "/>
</bind>
</comp>

<comp id="1847" class="1005" name="mul_ln1192_7_reg_1847">
<pin_list>
<pin id="1848" dir="0" index="0" bw="46" slack="1"/>
<pin id="1849" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1852" class="1005" name="mul_ln1192_3_reg_1852">
<pin_list>
<pin id="1853" dir="0" index="0" bw="41" slack="1"/>
<pin id="1854" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1857" class="1005" name="trunc_ln708_8_reg_1857">
<pin_list>
<pin id="1858" dir="0" index="0" bw="11" slack="1"/>
<pin id="1859" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1862" class="1005" name="trunc_ln708_11_reg_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="11" slack="1"/>
<pin id="1864" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="188"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="180" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="180" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="180" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="180" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="180" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="184" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="184" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="184" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="24" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="184" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="28" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="354"><net_src comp="344" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="358"><net_src comp="334" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="184" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="368"><net_src comp="310" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="324" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="364" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="377"><net_src comp="14" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="184" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="36" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="38" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="381"><net_src comp="371" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="371" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="44" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="396"><net_src comp="46" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="48" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="409"><net_src comp="54" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="420" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="431"><net_src comp="58" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="436"><net_src comp="426" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="433" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="46" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="48" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="50" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="464"><net_src comp="454" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="66" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="42" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="46" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="506"><net_src comp="50" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="516"><net_src comp="46" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="48" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="527"><net_src comp="50" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="533"><net_src comp="80" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="528" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="539" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="555"><net_src comp="84" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="86" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="563"><net_src comp="88" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="564"><net_src comp="90" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="92" pin="0"/><net_sink comp="557" pin=3"/></net>

<net id="570"><net_src comp="535" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="80" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="82" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="582" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="578" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="566" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="94" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="46" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="48" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="50" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="629"><net_src comp="96" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="631"><net_src comp="625" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="632" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="641"><net_src comp="225" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="230" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="235" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="240" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="225" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="677"><net_src comp="100" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="669" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="673" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="240" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="683" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="705"><net_src comp="62" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="64" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="700" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="697" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="725"><net_src comp="62" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="64" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="730"><net_src comp="720" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="727" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="717" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="711" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="731" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="737" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="106" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="757"><net_src comp="82" pin="0"/><net_sink comp="751" pin=2"/></net>

<net id="764"><net_src comp="751" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="758" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="761" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="781"><net_src comp="108" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="790"><net_src comp="777" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="110" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="808"><net_src comp="245" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="814"><net_src comp="112" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="44" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="824"><net_src comp="250" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="114" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="825" pin="1"/><net_sink comp="829" pin=1"/></net>

<net id="842"><net_src comp="835" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="855"><net_src comp="42" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="44" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="860"><net_src comp="850" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="870"><net_src comp="850" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="871" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="116" pin="0"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="44" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="919"><net_src comp="120" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="912" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="255" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="260" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="106" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="925" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="82" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="940"><net_src comp="929" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="122" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="941" pin="2"/><net_sink comp="946" pin=1"/></net>

<net id="955"><net_src comp="265" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="961"><net_src comp="124" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="44" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="966"><net_src comp="956" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="971"><net_src comp="963" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="978"><net_src comp="967" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="270" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="994"><net_src comp="126" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="86" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1003"><net_src comp="996" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="128" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1010"><net_src comp="86" pin="0"/><net_sink comp="1004" pin=2"/></net>

<net id="1015"><net_src comp="1004" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="999" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1020"><net_src comp="275" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1026"><net_src comp="130" pin="0"/><net_sink comp="1021" pin=0"/></net>

<net id="1027"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=1"/></net>

<net id="1028"><net_src comp="132" pin="0"/><net_sink comp="1021" pin=2"/></net>

<net id="1032"><net_src comp="1021" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1011" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1045"><net_src comp="134" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1033" pin="2"/><net_sink comp="1039" pin=1"/></net>

<net id="1047"><net_src comp="136" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1048"><net_src comp="138" pin="0"/><net_sink comp="1039" pin=3"/></net>

<net id="1053"><net_src comp="140" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1049" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1064"><net_src comp="280" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1072"><net_src comp="1065" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="1065" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="1068" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1077" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="285" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1106"><net_src comp="142" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="44" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1111"><net_src comp="1101" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1115"><net_src comp="290" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="1112" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1124"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=1"/></net>

<net id="1131"><net_src comp="144" pin="0"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="1120" pin="2"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="44" pin="0"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="1126" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1142"><net_src comp="1134" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1149"><net_src comp="88" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1150"><net_src comp="1138" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1151"><net_src comp="90" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1152"><net_src comp="92" pin="0"/><net_sink comp="1143" pin=3"/></net>

<net id="1163"><net_src comp="1153" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1156" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="295" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1176"><net_src comp="1169" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1184"><net_src comp="1172" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1189"><net_src comp="1178" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1181" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1194"><net_src comp="300" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1212"><net_src comp="1205" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1205" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1220"><net_src comp="1208" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1225"><net_src comp="1214" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1226"><net_src comp="1217" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1230"><net_src comp="305" pin="2"/><net_sink comp="1227" pin=0"/></net>

<net id="1234"><net_src comp="1227" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1239"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1231" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1251"><net_src comp="1241" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1244" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1263"><net_src comp="1253" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1256" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1275"><net_src comp="1265" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="1268" pin="1"/><net_sink comp="1271" pin=1"/></net>

<net id="1284"><net_src comp="1277" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1289"><net_src comp="146" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1296"><net_src comp="148" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1297"><net_src comp="1285" pin="2"/><net_sink comp="1290" pin=1"/></net>

<net id="1298"><net_src comp="138" pin="0"/><net_sink comp="1290" pin=2"/></net>

<net id="1299"><net_src comp="150" pin="0"/><net_sink comp="1290" pin=3"/></net>

<net id="1304"><net_src comp="152" pin="0"/><net_sink comp="1300" pin=0"/></net>

<net id="1311"><net_src comp="154" pin="0"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="1300" pin="2"/><net_sink comp="1305" pin=1"/></net>

<net id="1313"><net_src comp="156" pin="0"/><net_sink comp="1305" pin=2"/></net>

<net id="1314"><net_src comp="158" pin="0"/><net_sink comp="1305" pin=3"/></net>

<net id="1319"><net_src comp="182" pin="0"/><net_sink comp="1315" pin=0"/></net>

<net id="1326"><net_src comp="134" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1327"><net_src comp="1315" pin="2"/><net_sink comp="1320" pin=1"/></net>

<net id="1328"><net_src comp="136" pin="0"/><net_sink comp="1320" pin=2"/></net>

<net id="1329"><net_src comp="138" pin="0"/><net_sink comp="1320" pin=3"/></net>

<net id="1330"><net_src comp="1320" pin="4"/><net_sink comp="197" pin=2"/></net>

<net id="1335"><net_src comp="34" pin="0"/><net_sink comp="1331" pin=0"/></net>

<net id="1336"><net_src comp="355" pin="1"/><net_sink comp="1331" pin=1"/></net>

<net id="1342"><net_src comp="40" pin="0"/><net_sink comp="1337" pin=0"/></net>

<net id="1343"><net_src comp="320" pin="1"/><net_sink comp="1337" pin=1"/></net>

<net id="1344"><net_src comp="382" pin="3"/><net_sink comp="1337" pin=2"/></net>

<net id="1345"><net_src comp="1337" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="1351"><net_src comp="52" pin="0"/><net_sink comp="1346" pin=0"/></net>

<net id="1352"><net_src comp="402" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1353"><net_src comp="1346" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="1359"><net_src comp="487" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1360"><net_src comp="487" pin="1"/><net_sink comp="1354" pin=1"/></net>

<net id="1361"><net_src comp="491" pin="3"/><net_sink comp="1354" pin=2"/></net>

<net id="1362"><net_src comp="1354" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="1368"><net_src comp="68" pin="0"/><net_sink comp="1363" pin=0"/></net>

<net id="1369"><net_src comp="507" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1370"><net_src comp="70" pin="0"/><net_sink comp="1363" pin=2"/></net>

<net id="1371"><net_src comp="1363" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="1377"><net_src comp="72" pin="0"/><net_sink comp="1372" pin=0"/></net>

<net id="1378"><net_src comp="399" pin="1"/><net_sink comp="1372" pin=1"/></net>

<net id="1379"><net_src comp="74" pin="0"/><net_sink comp="1372" pin=2"/></net>

<net id="1385"><net_src comp="76" pin="0"/><net_sink comp="1380" pin=0"/></net>

<net id="1386"><net_src comp="507" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1387"><net_src comp="78" pin="0"/><net_sink comp="1380" pin=2"/></net>

<net id="1388"><net_src comp="1380" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="1394"><net_src comp="547" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1395"><net_src comp="544" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1396"><net_src comp="550" pin="3"/><net_sink comp="1389" pin=2"/></net>

<net id="1397"><net_src comp="1389" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="1402"><net_src comp="658" pin="1"/><net_sink comp="1398" pin=0"/></net>

<net id="1403"><net_src comp="658" pin="1"/><net_sink comp="1398" pin=1"/></net>

<net id="1408"><net_src comp="679" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="679" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1414"><net_src comp="102" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1420"><net_src comp="798" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1421"><net_src comp="802" pin="1"/><net_sink comp="1415" pin=1"/></net>

<net id="1422"><net_src comp="817" pin="1"/><net_sink comp="1415" pin=2"/></net>

<net id="1428"><net_src comp="847" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1429"><net_src comp="844" pin="1"/><net_sink comp="1423" pin=1"/></net>

<net id="1430"><net_src comp="857" pin="1"/><net_sink comp="1423" pin=2"/></net>

<net id="1435"><net_src comp="771" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1436"><net_src comp="771" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1442"><net_src comp="861" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1443"><net_src comp="864" pin="1"/><net_sink comp="1437" pin=1"/></net>

<net id="1444"><net_src comp="867" pin="1"/><net_sink comp="1437" pin=2"/></net>

<net id="1450"><net_src comp="118" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="901" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="905" pin="3"/><net_sink comp="1445" pin=2"/></net>

<net id="1457"><net_src comp="972" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="975" pin="1"/><net_sink comp="1453" pin=1"/></net>

<net id="1464"><net_src comp="983" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1465"><net_src comp="986" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1466"><net_src comp="989" pin="3"/><net_sink comp="1459" pin=2"/></net>

<net id="1467"><net_src comp="1459" pin="3"/><net_sink comp="1004" pin=1"/></net>

<net id="1472"><net_src comp="1054" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1473"><net_src comp="1058" pin="1"/><net_sink comp="1468" pin=1"/></net>

<net id="1478"><net_src comp="1083" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1479"><net_src comp="1087" pin="1"/><net_sink comp="1474" pin=1"/></net>

<net id="1485"><net_src comp="1095" pin="1"/><net_sink comp="1480" pin=0"/></net>

<net id="1486"><net_src comp="1098" pin="1"/><net_sink comp="1480" pin=1"/></net>

<net id="1487"><net_src comp="1108" pin="1"/><net_sink comp="1480" pin=2"/></net>

<net id="1488"><net_src comp="1480" pin="3"/><net_sink comp="1138" pin=1"/></net>

<net id="1492"><net_src comp="310" pin="4"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1495"><net_src comp="1489" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1496"><net_src comp="1489" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="1497"><net_src comp="1489" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1498"><net_src comp="1489" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1499"><net_src comp="1489" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1503"><net_src comp="324" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1506"><net_src comp="1500" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1507"><net_src comp="1500" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1508"><net_src comp="1500" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1512"><net_src comp="334" pin="4"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1515"><net_src comp="1509" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1516"><net_src comp="1509" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1517"><net_src comp="1509" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1518"><net_src comp="1509" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1519"><net_src comp="1509" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1520"><net_src comp="1509" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1524"><net_src comp="344" pin="4"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1526"><net_src comp="1521" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1527"><net_src comp="1521" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="1528"><net_src comp="1521" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1529"><net_src comp="1521" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1530"><net_src comp="1521" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1534"><net_src comp="355" pin="1"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1410" pin=1"/></net>

<net id="1539"><net_src comp="1331" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1544"><net_src comp="359" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="1549"><net_src comp="364" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1554"><net_src comp="371" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1556"><net_src comp="1551" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1557"><net_src comp="1551" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1558"><net_src comp="1551" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1559"><net_src comp="1551" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1560"><net_src comp="1551" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1561"><net_src comp="1551" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="1562"><net_src comp="1551" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1566"><net_src comp="390" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1571"><net_src comp="410" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1576"><net_src comp="420" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1581"><net_src comp="433" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1586"><net_src comp="454" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1591"><net_src comp="465" pin="1"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="1596"><net_src comp="498" pin="4"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1601"><net_src comp="510" pin="4"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1606"><net_src comp="1372" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="1611"><net_src comp="519" pin="4"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1616"><net_src comp="528" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1621"><net_src comp="539" pin="2"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1626"><net_src comp="557" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1631"><net_src comp="611" pin="4"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1636"><net_src comp="625" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1641"><net_src comp="632" pin="2"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1646"><net_src comp="638" pin="1"/><net_sink comp="1643" pin=0"/></net>

<net id="1647"><net_src comp="1643" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="1648"><net_src comp="1643" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1652"><net_src comp="642" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1657"><net_src comp="646" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1662"><net_src comp="650" pin="1"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1664"><net_src comp="1659" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1668"><net_src comp="654" pin="1"/><net_sink comp="1665" pin=0"/></net>

<net id="1669"><net_src comp="1665" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1670"><net_src comp="1665" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1674"><net_src comp="1398" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1679"><net_src comp="1404" pin="2"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1684"><net_src comp="1410" pin="2"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="1689"><net_src comp="691" pin="2"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1694"><net_src comp="745" pin="2"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1699"><net_src comp="765" pin="2"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1704"><net_src comp="1415" pin="3"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1709"><net_src comp="829" pin="2"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1714"><net_src comp="838" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1716"><net_src comp="1711" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1720"><net_src comp="1431" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1721"><net_src comp="1717" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1725"><net_src comp="1437" pin="3"/><net_sink comp="1722" pin=0"/></net>

<net id="1726"><net_src comp="1722" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="1730"><net_src comp="1423" pin="3"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1735"><net_src comp="877" pin="2"/><net_sink comp="1732" pin=0"/></net>

<net id="1736"><net_src comp="1732" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1740"><net_src comp="886" pin="2"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1745"><net_src comp="1445" pin="3"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="1049" pin=1"/></net>

<net id="1750"><net_src comp="915" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1755"><net_src comp="921" pin="1"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1760"><net_src comp="946" pin="2"/><net_sink comp="1757" pin=0"/></net>

<net id="1761"><net_src comp="1757" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1765"><net_src comp="952" pin="1"/><net_sink comp="1762" pin=0"/></net>

<net id="1766"><net_src comp="1762" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1770"><net_src comp="1453" pin="2"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1775"><net_src comp="979" pin="1"/><net_sink comp="1772" pin=0"/></net>

<net id="1776"><net_src comp="1772" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1780"><net_src comp="1039" pin="4"/><net_sink comp="1777" pin=0"/></net>

<net id="1781"><net_src comp="1777" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1785"><net_src comp="1468" pin="2"/><net_sink comp="1782" pin=0"/></net>

<net id="1786"><net_src comp="1782" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1790"><net_src comp="1061" pin="1"/><net_sink comp="1787" pin=0"/></net>

<net id="1791"><net_src comp="1787" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1795"><net_src comp="1474" pin="2"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1800"><net_src comp="1091" pin="1"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1805"><net_src comp="1143" pin="4"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1810"><net_src comp="1159" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1815"><net_src comp="1165" pin="1"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1820"><net_src comp="1185" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1821"><net_src comp="1817" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1825"><net_src comp="1199" pin="2"/><net_sink comp="1822" pin=0"/></net>

<net id="1826"><net_src comp="1822" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1830"><net_src comp="1221" pin="2"/><net_sink comp="1827" pin=0"/></net>

<net id="1831"><net_src comp="1827" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1835"><net_src comp="1235" pin="2"/><net_sink comp="1832" pin=0"/></net>

<net id="1836"><net_src comp="1832" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1840"><net_src comp="1247" pin="2"/><net_sink comp="1837" pin=0"/></net>

<net id="1841"><net_src comp="1837" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1845"><net_src comp="1259" pin="2"/><net_sink comp="1842" pin=0"/></net>

<net id="1846"><net_src comp="1842" pin="1"/><net_sink comp="1285" pin=1"/></net>

<net id="1850"><net_src comp="1271" pin="2"/><net_sink comp="1847" pin=0"/></net>

<net id="1851"><net_src comp="1847" pin="1"/><net_sink comp="1300" pin=1"/></net>

<net id="1855"><net_src comp="1280" pin="2"/><net_sink comp="1852" pin=0"/></net>

<net id="1856"><net_src comp="1852" pin="1"/><net_sink comp="1315" pin=1"/></net>

<net id="1860"><net_src comp="1290" pin="4"/><net_sink comp="1857" pin=0"/></net>

<net id="1861"><net_src comp="1857" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="1865"><net_src comp="1305" pin="4"/><net_sink comp="1862" pin=0"/></net>

<net id="1866"><net_src comp="1862" pin="1"/><net_sink comp="218" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {15 }
	Port: y_1_V | {15 }
	Port: y_2_V | {15 }
	Port: y_3_V | {15 }
	Port: y_4_V | {15 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln700 : 1
		call_ret_i : 1
		sext_ln728 : 1
		mul_ln1192_1 : 2
		call_ret_i4 : 1
		sub_ln703_1 : 1
		call_ret_i5 : 2
		call_ret_i8 : 1
		mul_ln700_5 : 2
		rhs_V_7 : 1
		ret_V_44 : 3
		trunc_ln708_9 : 4
	State 2
		mul_ln1192 : 1
		add_ln1192_2 : 2
		ret_V_32 : 3
		trunc_ln : 4
		call_ret_i6 : 1
		sext_ln1118_6 : 1
		sext_ln1118_7 : 1
		r_V_51 : 2
		trunc_ln708_2 : 3
		call_ret_i7 : 4
		ret_V_37 : 1
		lhs_V_5 : 2
		ret_V_14 : 3
		sext_ln1118_12 : 4
		mul_ln1193 : 5
		ret_V_38 : 6
		trunc_ln708_4 : 7
		mul_ln1192_4 : 1
		ret_V_41 : 2
		trunc_ln708_6 : 3
		mul_ln703_1 : 1
		ret_V_21 : 2
		mul_ln1192_6 : 1
		ret_V_45 : 2
		trunc_ln708_s : 3
	State 3
		sext_ln1118_4 : 1
		call_ret_i1 : 1
		mul_ln700_4 : 1
		ret_V_42 : 2
		trunc_ln708_7 : 3
		r_V_55 : 2
		sext_ln1118_18 : 1
		sext_ln1118_19 : 1
		r_V_56 : 2
		add_ln1192_21 : 3
		ret_V_46 : 4
		trunc_ln708_10 : 5
	State 4
		add_ln703_1 : 1
		call_ret_i3 : 2
		call_ret_i10 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		outsin_V : 1
		outcos_V_9 : 1
		outcos_V_2 : 1
		outcos_V_10 : 1
		outcos_V_4 : 1
		r_V_21 : 1
		ret_V_36 : 1
		lhs_V_4 : 2
		ret_V_12 : 3
		r_V_22 : 4
		r_V_23 : 5
		outsin_V_13 : 1
		sext_ln703_16 : 2
		ret_V_17 : 3
	State 10
		sext_ln1118_1 : 1
		r_V_44 : 2
		sext_ln1118_3 : 1
		r_V_45 : 2
		sext_ln703_1 : 3
		sext_ln703_2 : 3
		ret_V_29 : 4
		sext_ln703_4 : 1
		ret_V_30 : 2
		r_V_50 : 1
		ret_V_34 : 2
		ret_V : 3
		sext_ln703_8 : 4
		mul_ln703 : 5
		outsin_V_10 : 1
		rhs_V_1 : 2
		sext_ln728_2 : 3
		ret_V_7 : 6
		outsin_V_11 : 1
		r_V_10 : 2
		r_V_52 : 3
		r_V_53 : 1
		sext_ln1192_8 : 1
		mul_ln1192_8 : 1
		r_V_17 : 1
		r_V_54 : 1
		sext_ln728_4 : 1
		ret_V_10 : 2
		sub_ln700_2 : 2
		mul_ln700_2 : 1
		r_V_25 : 1
		r_V_26 : 1
		sext_ln703_17 : 2
		mul_ln1193_1 : 3
		ret_V_40 : 4
		ret_V_24 : 1
		outsin_V_9 : 1
	State 11
		outcos_V : 1
		r_V_48 : 2
		sext_ln703_5 : 3
		ret_V_31 : 4
		add_ln1192 : 5
		outsin_V_1 : 1
		sext_ln728_3 : 1
		ret_V_8 : 2
		sext_ln1118_8 : 3
		r_V_14 : 4
		outsin_V_5 : 1
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_3 : 1
		shl_ln700_1 : 3
		sub_ln700_1 : 4
		outsin_V_12 : 1
		rhs_V_5 : 2
		sext_ln728_5 : 3
		ret_V_39 : 5
		trunc_ln708_5 : 6
		sext_ln1118_20 : 1
		r_V_27 : 2
		outcos_V_5 : 1
		r_V_33 : 1
		r_V_35 : 1
		sext_ln1116_13 : 2
		sext_ln1118_16 : 2
		r_V_36 : 3
		outcos_V_7 : 1
	State 12
		mul_ln700 : 1
		sext_ln700_11 : 2
		sext_ln700_3 : 1
		add_ln700 : 3
		outsin_V_2 : 1
		r_V : 2
		r_V_49 : 3
		rhs_V : 4
		sext_ln728_1 : 5
		ret_V_33 : 6
		trunc_ln708_1 : 7
		r_V_15 : 1
		outsin_V_6 : 1
		r_V_29 : 1
		sext_ln1118_15 : 2
		r_V_30 : 3
		outcos_V_6 : 1
		r_V_31 : 2
		r_V_32 : 3
		r_V_38 : 1
		sext_ln1118_17 : 2
		r_V_39 : 3
		outcos_V_8 : 1
		r_V_42 : 2
		r_V_43 : 3
	State 13
		mul_ln1192_2 : 1
		mul_ln1192_5 : 1
		mul_ln1192_7 : 1
	State 14
		mul_ln1192_3 : 1
		trunc_ln708_8 : 1
		trunc_ln708_11 : 1
	State 15
		trunc_ln708_3 : 1
		write_ln51 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_11_6_s_fu_225 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_230 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_235 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_240 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_245 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_250 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_255 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_260 |    2    |   196   |   1864  |
|   call   | grp_generic_sincos_11_6_s_fu_265 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_270 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_275 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_280 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_285 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_290 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_295 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_300 |    2    |   196   |   1864  |
|          | grp_generic_sincos_11_6_s_fu_305 |    2    |   196   |   1864  |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_53_fu_838          |    0    |    0    |    33   |
|          |        mul_ln700_2_fu_877        |    2    |    0    |    50   |
|          |           r_V_25_fu_886          |    0    |    0    |    33   |
|          |           r_V_26_fu_895          |    0    |    0    |    40   |
|          |        mul_ln700_3_fu_999        |    2    |    0    |    29   |
|          |          r_V_33_fu_1068          |    0    |    0    |    40   |
|          |          r_V_35_fu_1077          |    0    |    0    |    33   |
|          |          r_V_49_fu_1120          |    0    |    0    |    33   |
|          |          r_V_15_fu_1159          |    2    |    0    |    20   |
|          |          r_V_29_fu_1172          |    0    |    0    |    33   |
|          |          r_V_30_fu_1185          |    2    |    0    |    23   |
|          |          r_V_32_fu_1199          |    0    |    0    |    33   |
|          |          r_V_38_fu_1208          |    0    |    0    |    33   |
|    mul   |          r_V_39_fu_1221          |    2    |    0    |    30   |
|          |          r_V_43_fu_1235          |    0    |    0    |    33   |
|          |       mul_ln1192_2_fu_1247       |    2    |    0    |    27   |
|          |       mul_ln1192_5_fu_1259       |    3    |    0    |    17   |
|          |       mul_ln1192_7_fu_1271       |    2    |    0    |    20   |
|          |       mul_ln1192_3_fu_1280       |    2    |    0    |    29   |
|          |       mul_ln1192_1_fu_1331       |    1    |    0    |    0    |
|          |          r_V_21_fu_1398          |    1    |    0    |    0    |
|          |          r_V_23_fu_1404          |    1    |    0    |    0    |
|          |         mul_ln728_fu_1410        |    1    |    0    |    0    |
|          |          r_V_17_fu_1431          |    1    |    0    |    0    |
|          |          r_V_14_fu_1453          |    1    |    0    |    0    |
|          |          r_V_27_fu_1468          |    1    |    0    |    0    |
|          |          r_V_36_fu_1474          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          ret_V_32_fu_405         |    0    |    0    |    23   |
|          |        add_ln703_2_fu_420        |    0    |    0    |    18   |
|          |          ret_V_14_fu_481         |    0    |    0    |    19   |
|          |         add_ln703_fu_539         |    0    |    0    |    18   |
|          |       add_ln1192_21_fu_599       |    0    |    0    |    16   |
|          |          ret_V_46_fu_605         |    0    |    0    |    16   |
|          |        add_ln703_1_fu_625        |    0    |    0    |    16   |
|          |        add_ln703_3_fu_632        |    0    |    0    |    18   |
|          |          ret_V_12_fu_673         |    0    |    0    |    19   |
|          |          ret_V_17_fu_691         |    0    |    0    |    15   |
|          |           r_V_44_fu_711          |    0    |    0    |    20   |
|    add   |           r_V_45_fu_731          |    0    |    0    |    20   |
|          |          ret_V_30_fu_765         |    0    |    0    |    19   |
|          |           ret_V_fu_792           |    0    |    0    |    16   |
|          |          ret_V_24_fu_915         |    0    |    0    |    15   |
|          |         add_ln1192_fu_946        |    0    |    0    |    16   |
|          |          ret_V_8_fu_967          |    0    |    0    |    21   |
|          |         ret_V_39_fu_1033         |    0    |    0    |    16   |
|          |         ret_V_19_fu_1049         |    0    |    0    |    28   |
|          |         ret_V_33_fu_1138         |    0    |    0    |    28   |
|          |         ret_V_43_fu_1285         |    0    |    0    |    58   |
|          |         ret_V_47_fu_1300         |    0    |    0    |    53   |
|          |         ret_V_35_fu_1315         |    0    |    0    |    48   |
|----------|----------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_364        |    0    |    0    |    18   |
|          |           r_V_51_fu_448          |    0    |    0    |    22   |
|          |          ret_V_37_fu_471         |    0    |    0    |    18   |
|          |           r_V_55_fu_566          |    0    |    0    |    22   |
|          |           r_V_56_fu_593          |    0    |    0    |    22   |
|          |         sub_ln703_fu_621         |    0    |    0    |    16   |
|    sub   |          ret_V_36_fu_664         |    0    |    0    |    18   |
|          |          ret_V_29_fu_745         |    0    |    0    |    21   |
|          |           r_V_50_fu_777          |    0    |    0    |    18   |
|          |          ret_V_34_fu_786         |    0    |    0    |    16   |
|          |           r_V_52_fu_829          |    0    |    0    |    15   |
|          |          ret_V_31_fu_941         |    0    |    0    |    16   |
|          |        sub_ln700_1_fu_1011       |    0    |    0    |    16   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1337           |    1    |    0    |    0    |
|          |            grp_fu_1346           |    1    |    0    |    0    |
|          |            grp_fu_1363           |    1    |    0    |    0    |
|          |            grp_fu_1372           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1380           |    1    |    0    |    0    |
|          |            grp_fu_1389           |    1    |    0    |    0    |
|          |            grp_fu_1437           |    1    |    0    |    0    |
|          |            grp_fu_1445           |    1    |    0    |    0    |
|          |            grp_fu_1480           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1354           |    1    |    0    |    0    |
|  mulsub  |            grp_fu_1423           |    1    |    0    |    0    |
|          |            grp_fu_1459           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mul_sub |            grp_fu_1415           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_184       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_190     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_197     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_204     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_211     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_218     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         p_Val2_12_fu_310         |    0    |    0    |    0    |
|          |          p_Val2_5_fu_324         |    0    |    0    |    0    |
|          |          p_Val2_4_fu_334         |    0    |    0    |    0    |
|          |          p_Val2_2_fu_344         |    0    |    0    |    0    |
|          |         p_Val2_23_fu_371         |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_390       |    0    |    0    |    0    |
|          |          trunc_ln_fu_410         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_454       |    0    |    0    |    0    |
|partselect|       trunc_ln708_4_fu_498       |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_510       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_519       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_557       |    0    |    0    |    0    |
|          |       trunc_ln708_10_fu_611      |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_1039      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_1143      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_1290      |    0    |    0    |    0    |
|          |      trunc_ln708_11_fu_1305      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1320      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         sext_ln700_fu_320        |    0    |    0    |    0    |
|          |         sext_ln728_fu_355        |    0    |    0    |    0    |
|          |         sext_ln703_fu_399        |    0    |    0    |    0    |
|          |        sext_ln1192_fu_402        |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_433       |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_444       |    0    |    0    |    0    |
|          |          lhs_V_3_fu_465          |    0    |    0    |    0    |
|          |          rhs_V_4_fu_468          |    0    |    0    |    0    |
|          |          lhs_V_5_fu_477          |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_487      |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_507      |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_535       |    0    |    0    |    0    |
|          |        sext_ln700_9_fu_544       |    0    |    0    |    0    |
|          |       sext_ln700_10_fu_547       |    0    |    0    |    0    |
|          |       sext_ln1118_18_fu_578      |    0    |    0    |    0    |
|          |       sext_ln1118_19_fu_589      |    0    |    0    |    0    |
|          |           r_V_20_fu_658          |    0    |    0    |    0    |
|          |          rhs_V_3_fu_661          |    0    |    0    |    0    |
|          |          lhs_V_4_fu_669          |    0    |    0    |    0    |
|          |           r_V_22_fu_679          |    0    |    0    |    0    |
|          |       sext_ln703_16_fu_687       |    0    |    0    |    0    |
|          |        sext_ln1118_fu_697        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_707       |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_717       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_727       |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_737       |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_741       |    0    |    0    |    0    |
|          |        sext_ln703_3_fu_758       |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_761       |    0    |    0    |    0    |
|          |           r_V_16_fu_771          |    0    |    0    |    0    |
|          |           r_V_7_fu_774           |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_783       |    0    |    0    |    0    |
|          |        sext_ln703_8_fu_798       |    0    |    0    |    0    |
|          |        sext_ln703_9_fu_802       |    0    |    0    |    0    |
|          |        sext_ln728_2_fu_817       |    0    |    0    |    0    |
|          |           r_V_10_fu_825          |    0    |    0    |    0    |
|          |           r_V_12_fu_835          |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_844      |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_847      |    0    |    0    |    0    |
|          |       sext_ln1192_8_fu_857       |    0    |    0    |    0    |
|          |           r_V_18_fu_861          |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_864      |    0    |    0    |    0    |
|   sext   |        sext_ln728_4_fu_867       |    0    |    0    |    0    |
|          |        sext_ln700_6_fu_871       |    0    |    0    |    0    |
|          |        sext_ln700_7_fu_874       |    0    |    0    |    0    |
|          |           r_V_24_fu_883          |    0    |    0    |    0    |
|          |       sext_ln1116_6_fu_892       |    0    |    0    |    0    |
|          |       sext_ln703_17_fu_901       |    0    |    0    |    0    |
|          |       sext_ln703_18_fu_912       |    0    |    0    |    0    |
|          |        sext_ln703_5_fu_937       |    0    |    0    |    0    |
|          |        sext_ln728_3_fu_963       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_972        |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_975       |    0    |    0    |    0    |
|          |        sext_ln700_4_fu_983       |    0    |    0    |    0    |
|          |        sext_ln700_5_fu_986       |    0    |    0    |    0    |
|          |        sext_ln700_8_fu_996       |    0    |    0    |    0    |
|          |       sext_ln728_5_fu_1029       |    0    |    0    |    0    |
|          |      sext_ln1118_20_fu_1054      |    0    |    0    |    0    |
|          |      sext_ln1118_21_fu_1058      |    0    |    0    |    0    |
|          |      sext_ln1116_11_fu_1065      |    0    |    0    |    0    |
|          |          r_V_34_fu_1074          |    0    |    0    |    0    |
|          |      sext_ln1116_13_fu_1083      |    0    |    0    |    0    |
|          |      sext_ln1118_16_fu_1087      |    0    |    0    |    0    |
|          |       sext_ln700_1_fu_1095       |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_1098       |    0    |    0    |    0    |
|          |       sext_ln700_3_fu_1108       |    0    |    0    |    0    |
|          |            r_V_fu_1116           |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_1134       |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_1153      |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_1156      |    0    |    0    |    0    |
|          |          r_V_28_fu_1169          |    0    |    0    |    0    |
|          |       sext_ln1116_9_fu_1178      |    0    |    0    |    0    |
|          |      sext_ln1118_15_fu_1181      |    0    |    0    |    0    |
|          |          r_V_31_fu_1195          |    0    |    0    |    0    |
|          |          r_V_37_fu_1205          |    0    |    0    |    0    |
|          |      sext_ln1116_15_fu_1214      |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1217      |    0    |    0    |    0    |
|          |          r_V_42_fu_1231          |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_1241      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_1244      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1253      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1256      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1265      |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_1268      |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_1277      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln51_fu_359        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          rhs_V_7_fu_382          |    0    |    0    |    0    |
|          |        shl_ln1118_5_fu_426       |    0    |    0    |    0    |
|          |        shl_ln1118_6_fu_437       |    0    |    0    |    0    |
|          |          lhs_V_6_fu_491          |    0    |    0    |    0    |
|          |           r_V_46_fu_528          |    0    |    0    |    0    |
|          |          rhs_V_6_fu_550          |    0    |    0    |    0    |
|          |        shl_ln1118_7_fu_571       |    0    |    0    |    0    |
|          |        shl_ln1118_8_fu_582       |    0    |    0    |    0    |
|          |           shl_ln_fu_700          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_720       |    0    |    0    |    0    |
|bitconcatenate|           r_V_47_fu_751          |    0    |    0    |    0    |
|          |          rhs_V_1_fu_809          |    0    |    0    |    0    |
|          |          rhs_V_8_fu_850          |    0    |    0    |    0    |
|          |          lhs_V_7_fu_905          |    0    |    0    |    0    |
|          |           r_V_48_fu_929          |    0    |    0    |    0    |
|          |          lhs_V_1_fu_956          |    0    |    0    |    0    |
|          |          shl_ln1_fu_989          |    0    |    0    |    0    |
|          |        shl_ln700_1_fu_1004       |    0    |    0    |    0    |
|          |          rhs_V_5_fu_1021         |    0    |    0    |    0    |
|          |           lhs_V_fu_1101          |    0    |    0    |    0    |
|          |           rhs_V_fu_1126          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          outsin_V_fu_638         |    0    |    0    |    0    |
|          |         outcos_V_9_fu_642        |    0    |    0    |    0    |
|          |         outcos_V_2_fu_646        |    0    |    0    |    0    |
|          |        outcos_V_10_fu_650        |    0    |    0    |    0    |
|          |         outcos_V_4_fu_654        |    0    |    0    |    0    |
|          |        outsin_V_13_fu_683        |    0    |    0    |    0    |
|          |        outsin_V_10_fu_805        |    0    |    0    |    0    |
|          |        outsin_V_11_fu_821        |    0    |    0    |    0    |
|          |         outsin_V_9_fu_921        |    0    |    0    |    0    |
|extractvalue|          outcos_V_fu_925         |    0    |    0    |    0    |
|          |         outsin_V_1_fu_952        |    0    |    0    |    0    |
|          |         outsin_V_5_fu_979        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_1017       |    0    |    0    |    0    |
|          |        outcos_V_5_fu_1061        |    0    |    0    |    0    |
|          |        outcos_V_7_fu_1091        |    0    |    0    |    0    |
|          |        outsin_V_2_fu_1112        |    0    |    0    |    0    |
|          |        outsin_V_6_fu_1165        |    0    |    0    |    0    |
|          |        outcos_V_6_fu_1191        |    0    |    0    |    0    |
|          |        outcos_V_8_fu_1227        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    74   |   3332  |  33051  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln1192_reg_1757  |   13   |
|  add_ln703_1_reg_1633 |   11   |
|  add_ln703_2_reg_1573 |   11   |
|  add_ln703_3_reg_1638 |   11   |
|   add_ln703_reg_1618  |   11   |
|    lhs_V_3_reg_1588   |   12   |
| mul_ln1192_1_reg_1536 |   16   |
| mul_ln1192_2_reg_1837 |   41   |
| mul_ln1192_3_reg_1852 |   41   |
| mul_ln1192_5_reg_1842 |   51   |
| mul_ln1192_7_reg_1847 |   46   |
|  mul_ln700_2_reg_1732 |   41   |
|   mul_ln728_reg_1681  |   16   |
|  outcos_V_10_reg_1659 |    7   |
|  outcos_V_2_reg_1654  |    7   |
|  outcos_V_4_reg_1665  |    7   |
|  outcos_V_5_reg_1787  |    7   |
|  outcos_V_7_reg_1797  |    7   |
|  outcos_V_9_reg_1649  |    7   |
|  outsin_V_1_reg_1762  |    7   |
|  outsin_V_5_reg_1772  |    7   |
|  outsin_V_6_reg_1812  |    7   |
|  outsin_V_9_reg_1752  |    7   |
|   outsin_V_reg_1643   |    7   |
|   p_Val2_12_reg_1489  |   11   |
|   p_Val2_23_reg_1551  |   11   |
|   p_Val2_2_reg_1521   |   11   |
|   p_Val2_4_reg_1509   |   11   |
|   p_Val2_5_reg_1500   |   11   |
|    r_V_14_reg_1767    |   32   |
|    r_V_15_reg_1807    |   39   |
|    r_V_17_reg_1717    |   22   |
|    r_V_21_reg_1671    |   22   |
|    r_V_23_reg_1676    |   26   |
|    r_V_25_reg_1737    |   14   |
|    r_V_27_reg_1782    |   35   |
|    r_V_30_reg_1817    |   45   |
|    r_V_32_reg_1822    |   14   |
|    r_V_36_reg_1792    |   30   |
|    r_V_39_reg_1827    |   44   |
|    r_V_43_reg_1832    |   14   |
|    r_V_46_reg_1613    |   12   |
|    r_V_52_reg_1706    |    8   |
|    r_V_53_reg_1711    |   14   |
|   ret_V_10_reg_1722   |   18   |
|   ret_V_17_reg_1686   |    8   |
|   ret_V_21_reg_1603   |   18   |
|   ret_V_24_reg_1747   |    8   |
|   ret_V_29_reg_1691   |   15   |
|   ret_V_30_reg_1696   |   13   |
|   ret_V_40_reg_1742   |   21   |
|    ret_V_7_reg_1701   |   18   |
| sext_ln1118_6_reg_1578|   16   |
|  sext_ln728_reg_1531  |   16   |
|  sub_ln700_2_reg_1727 |   21   |
|  sub_ln703_1_reg_1546 |   11   |
|  trunc_ln51_reg_1541  |   11   |
|trunc_ln708_10_reg_1628|   11   |
|trunc_ln708_11_reg_1862|   11   |
| trunc_ln708_1_reg_1802|   11   |
| trunc_ln708_2_reg_1583|   11   |
| trunc_ln708_4_reg_1593|   11   |
| trunc_ln708_5_reg_1777|   11   |
| trunc_ln708_6_reg_1598|   11   |
| trunc_ln708_7_reg_1623|   11   |
| trunc_ln708_8_reg_1857|   11   |
| trunc_ln708_9_reg_1563|   11   |
| trunc_ln708_s_reg_1608|   11   |
|   trunc_ln_reg_1568   |   11   |
+-----------------------+--------+
|         Total         |  1150  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_11_6_s_fu_225 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_230 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_235 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_240 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_245 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_250 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_260 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_290 |  p1  |   2  |  11  |   22   ||    9    |
| grp_generic_sincos_11_6_s_fu_295 |  p1  |   2  |  11  |   22   ||    9    |
|            grp_fu_1346           |  p0  |   2  |  16  |   32   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   230  ||   6.03  ||    90   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   74   |    -   |  3332  |  33051 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   90   |
|  Register |    -   |    -   |  1150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   74   |    6   |  4482  |  33141 |
+-----------+--------+--------+--------+--------+
