instruction fetch:

MAR <- PC
MBR <- M[MAR], PC<-PC+1
IR_Op <-MBR, MAR<-PC
MBR <- M[MAR], PC<-PC+1
IR_Addr<-MBR

MAR <- PC
MBR <- M[MAR], PC.MAR<-PC+1
IR_Op <- MBR, MBR <- M[MAR], PC <- PC+1
IR_Addr <- MBR

instruction set:
NOP 

LDA 
STR

ADD
SUB
AND
OR
NOT
SHL
SHR

BEQ
BNE

JMP

4bit opcode + immediate mode bit

A  B  M ALU    LDs    rw
01 xx x 000000 000010 1
01 xx 1 000100 010110 1
01 xx 1 000100 010101 1
11 xx x 000000 001000 1