INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorenzo/Desktop/Labo_3/codigo/Taller_ALU/project_1.sim/sim_1/synth/func/xsim/sum_completo_bit_test_func_synth.vhd" into library xil_defaultlib
