# rv32i
## 1. Project: RISC-V RV32I
This project is to undertand few instructions in single cycle using RISC-V ISA. Here we use 32-bit RISC-V processor with 32-bit General Purpose Registers (GPR's) so all the instructions are 32-bit wide. 

## 2. BLOCK DIAGRAM OF RISC-V RV32I

<img width="527" alt="image" src="https://github.com/nkrvlsi/VSDSquadron_Labs/assets/170950241/4963f044-89eb-426d-a05d-dd212cb7ed00">

## 3. INSTRUCTION SET OF RISC-V RV32I

Instructions we use here are classified in 5 types.
1. <slt>Arithmetic type</slt>  
   - i) **ADD**-addition, 2) **SUB**-subtraction, 3) **AND**-logical and, 4) **OR** -logical or, 5) **XOR** - logical xor 6) **SLT** - set less than  
2. <slt>Immediate Type</slt>
   - i) **ADDI**-add immediate, 2) **SUBI**-subtract immediate , 3) **ANDI**-local and immediate, 4) **ORI**-logical or immediate 5) **XORI**-logical xor immediate         
3. <slt>Memory type</slt>
   - i) **LW**-load word  2) **SW**-store word  
4. <slt>Branch Type</slt>  
   - i) **BEQ**-Branch if quals to 2) **BNE**-Brnach if not equals to  
5. <slt>Shift type</slt>  
   - i) **SLL**-Shift left logic 2) **SRL**-Shift right logic
  
<img width="412" alt="image" src="https://github.com/nkrvlsi/VSDSquadron_Labs/assets/170950241/857af80f-7751-48ef-a793-61651805cd85">



