0.7
2020.2
May  7 2023
15:24:31
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/alu.v,1688420682,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/arm_cpu.v,,alu,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/arm_reg_file.v,1691682281,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/basic_alu.v,,arm_reg_file,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/basic_alu.v,1688417172,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/carry_lookahead_adder.v,,basic_alu,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/carry_lookahead_adder.v,1687752184,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/carry_lookahead_adder_block.v,,carry_lookahead_adder,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/carry_lookahead_adder_block.v,1687752506,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/condcheck.v,,carry_lookahead_adder_block,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/decoder_4_16.v,1691683285,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/full_adder.v,,decoder_4_16,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/full_adder.v,1687751762,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/instr_mem.v,,full_adder,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/mux16x1.v,1691686709,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/mux2x1.v,,mux16x1,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/mux2x1.v,1687781272,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/mux4x1.v,,mux2x1,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/mux4x1.v,1688452058,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/register.v,,mux4x1,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/register.v,1688471820,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/ripple_carry_adder.v,,register,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/ripple_carry_adder.v,1687750190,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/sign_extender.v,,ripple_carry_adder,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/sign_extender.v,1691679700,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/top.v,,sign_extender,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/arm_cpu.v,1691641377,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/arm_reg_file.v,,arm_cpu,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/condcheck.v,1691687032,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/condlogic.v,,condcheck,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/condlogic.v,1691650360,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/controller.v,,condlogic,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/controller.v,1691642059,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/data_mem.v,,controller,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/data_mem.v,1691687061,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/datapath.v,,data_mem,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/datapath.v,1691686671,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/decoder.v,,datapath,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/decoder.v,1691647790,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/decoder_4_16.v,,decoder,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/instr_mem.v,1691707677,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/building_blocks/mux16x1.v,,instr_mem,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/pynq_z2/armCPU_AXIIP/armCPU_AXIIP.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/top.v,1691684400,verilog,,C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/top_tb.v,,top,,,,,,,,
C:/Users/jhihyang_wu/Documents/Projects/Computer From Scratch/armCPUonFPGA/single_cycle/top_tb.v,1691706346,verilog,,,,top_tb,,,,,,,,
