{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650703834787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650703834787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 23 10:50:34 2022 " "Processing started: Sat Apr 23 10:50:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650703834787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703834787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bbqm_pro -c Bbqm_pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bbqm_pro -c Bbqm_pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703834787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650703835053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650703835053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bbqm_pro.v(11) " "Verilog HDL information at Bbqm_pro.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650703841088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bbqm_pro.v(76) " "Verilog HDL information at Bbqm_pro.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1650703841088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbqm_pro.v 6 6 " "Found 6 design units, including 6 entities, in source file bbqm_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650703841089 ""} { "Info" "ISGN_ENTITY_NAME" "2 BBQM_counter " "Found entity 2: BBQM_counter" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650703841089 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_7seg " "Found entity 3: decoder_7seg" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650703841089 ""} { "Info" "ISGN_ENTITY_NAME" "4 Wtime_bbqm " "Found entity 4: Wtime_bbqm" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650703841089 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_flip_flop " "Found entity 5: D_flip_flop" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650703841089 ""} { "Info" "ISGN_ENTITY_NAME" "6 Bbqm_pro " "Found entity 6: Bbqm_pro" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650703841089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bbqm_pro " "Elaborating entity \"Bbqm_pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650703841110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cl " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cl\"" {  } { { "Bbqm_pro.v" "cl" { Text "E:/Bbqm_pro/Bbqm_pro.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650703841118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Bbqm_pro.v(21) " "Verilog HDL assignment warning at Bbqm_pro.v(21): truncated value with size 32 to match size of target (25)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650703841119 "|Bbqm_pro|clock_divider:cl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:inpt1 " "Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:inpt1\"" {  } { { "Bbqm_pro.v" "inpt1" { Text "E:/Bbqm_pro/Bbqm_pro.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650703841123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BBQM_counter BBQM_counter:count " "Elaborating entity \"BBQM_counter\" for hierarchy \"BBQM_counter:count\"" {  } { { "Bbqm_pro.v" "count" { Text "E:/Bbqm_pro/Bbqm_pro.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650703841126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bbqm_pro.v(46) " "Verilog HDL assignment warning at Bbqm_pro.v(46): truncated value with size 32 to match size of target (4)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650703841126 "|Bbqm_pro|BBQM_counter:count"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bbqm_pro.v(51) " "Verilog HDL assignment warning at Bbqm_pro.v(51): truncated value with size 32 to match size of target (4)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650703841127 "|Bbqm_pro|BBQM_counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wtime_bbqm Wtime_bbqm:rom " "Elaborating entity \"Wtime_bbqm\" for hierarchy \"Wtime_bbqm:rom\"" {  } { { "Bbqm_pro.v" "rom" { Text "E:/Bbqm_pro/Bbqm_pro.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650703841130 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wtime1 Bbqm_pro.v(76) " "Verilog HDL Always Construct warning at Bbqm_pro.v(76): inferring latch(es) for variable \"wtime1\", which holds its previous value in one or more paths through the always construct" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650703841131 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wtime2 Bbqm_pro.v(76) " "Verilog HDL Always Construct warning at Bbqm_pro.v(76): inferring latch(es) for variable \"wtime2\", which holds its previous value in one or more paths through the always construct" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1650703841131 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime2\[0\] Bbqm_pro.v(76) " "Inferred latch for \"wtime2\[0\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841132 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime2\[1\] Bbqm_pro.v(76) " "Inferred latch for \"wtime2\[1\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841132 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime2\[2\] Bbqm_pro.v(76) " "Inferred latch for \"wtime2\[2\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841133 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime2\[3\] Bbqm_pro.v(76) " "Inferred latch for \"wtime2\[3\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841133 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime1\[0\] Bbqm_pro.v(76) " "Inferred latch for \"wtime1\[0\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841133 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime1\[1\] Bbqm_pro.v(76) " "Inferred latch for \"wtime1\[1\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841133 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime1\[2\] Bbqm_pro.v(76) " "Inferred latch for \"wtime1\[2\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841133 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wtime1\[3\] Bbqm_pro.v(76) " "Inferred latch for \"wtime1\[3\]\" at Bbqm_pro.v(76)" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841133 "|Bbqm_pro|Wtime_bbqm:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:pcount_7seg " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:pcount_7seg\"" {  } { { "Bbqm_pro.v" "pcount_7seg" { Text "E:/Bbqm_pro/Bbqm_pro.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650703841138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime1\[3\] " "Latch Wtime_bbqm:rom\|wtime1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[1\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime1\[0\] " "Latch Wtime_bbqm:rom\|wtime1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[0\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime1\[1\] " "Latch Wtime_bbqm:rom\|wtime1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[0\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime1\[2\] " "Latch Wtime_bbqm:rom\|wtime1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[1\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime2\[1\] " "Latch Wtime_bbqm:rom\|wtime2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[2\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime2\[0\] " "Latch Wtime_bbqm:rom\|wtime2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[1\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Wtime_bbqm:rom\|wtime2\[2\] " "Latch Wtime_bbqm:rom\|wtime2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BBQM_counter:count\|count\[0\] " "Ports D and ENA on the latch are fed by the same signal BBQM_counter:count\|count\[0\]" {  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650703841389 ""}  } { { "Bbqm_pro.v" "" { Text "E:/Bbqm_pro/Bbqm_pro.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650703841389 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650703841466 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Bbqm_pro/output_files/Bbqm_pro.map.smsg " "Generated suppressed messages file E:/Bbqm_pro/output_files/Bbqm_pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650703841832 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650703841832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650703841854 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650703841854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Implemented 89 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650703841854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650703841854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650703841869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 23 10:50:41 2022 " "Processing ended: Sat Apr 23 10:50:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650703841869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650703841869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650703841869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650703841869 ""}
