// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition"

// DATE "04/23/2013 15:23:01"

// 
// Device: Altera EP2C50F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RSAinput (
	addr1,
	addr2,
	clk,
	dataoutl,
	dataouth);
input 	[6:0] addr1;
input 	[6:0] addr2;
input 	clk;
output 	[31:0] dataoutl;
output 	[31:0] dataouth;

// Design Ports Information
// addr2[0]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr2[1]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr2[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr2[3]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr2[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr2[5]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr2[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// dataoutl[0]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[1]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[2]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[3]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[4]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[5]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[6]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[7]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[8]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[9]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[10]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[11]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[12]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[13]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[14]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[16]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[18]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[19]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[20]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[21]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[22]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[23]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[24]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[25]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[26]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[27]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[28]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[29]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[30]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataoutl[31]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[0]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[1]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[2]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[3]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[4]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[5]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[6]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[7]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[8]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[9]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[10]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[11]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[12]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[13]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[14]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[15]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[16]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[17]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[18]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[19]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[20]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[21]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[22]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[23]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[24]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[25]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[26]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[27]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[28]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[29]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[30]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dataouth[31]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[1]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[2]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[3]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[4]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[5]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr1[6]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RSAinput_v.sdo");
// synopsys translate_on

wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~dataout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~0 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~1 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~2 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~3 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~0 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~1 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~2 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~3 ;
wire \multiplier0|Mult0|auto_generated|add9_result[0]~0_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[2]~4_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[5]~10_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[10]~20_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[14]~28_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[16]~32_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~dataout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~0 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~1 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~2 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~3 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~4 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~5 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~6 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~7 ;
wire \multiplier0|Mult0|auto_generated|add9_result[18]~36_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[21]~42_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[24]~48_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[28]~56_combout ;
wire \multiplier0|Mult0|auto_generated|add9_result[31]~63 ;
wire \multiplier0|Mult0|auto_generated|add9_result[32]~64_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \~GND~combout ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~dataout ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \multiplier0|dataoutl[0]~feeder_combout ;
wire \multiplier0|dataoutl[1]~feeder_combout ;
wire \multiplier0|dataoutl[2]~feeder_combout ;
wire \multiplier0|dataoutl[3]~feeder_combout ;
wire \multiplier0|dataoutl[4]~feeder_combout ;
wire \multiplier0|dataoutl[7]~feeder_combout ;
wire \multiplier0|dataoutl[8]~feeder_combout ;
wire \multiplier0|dataoutl[9]~feeder_combout ;
wire \multiplier0|dataoutl[11]~feeder_combout ;
wire \multiplier0|dataoutl[12]~feeder_combout ;
wire \multiplier0|dataoutl[13]~feeder_combout ;
wire \multiplier0|dataoutl[16]~feeder_combout ;
wire \multiplier0|dataoutl[17]~feeder_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \multiplier0|dataoutl[18]~14_combout ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~dataout ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~0 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult5~3 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~dataout ;
wire \multiplier0|Mult0|auto_generated|add9_result[0]~1 ;
wire \multiplier0|Mult0|auto_generated|add9_result[1]~2_combout ;
wire \multiplier0|dataoutl[18]~15 ;
wire \multiplier0|dataoutl[19]~16_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \multiplier0|dataoutl[19]~17 ;
wire \multiplier0|dataoutl[20]~18_combout ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~dataout ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~0 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult3~3 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|add9_result[1]~3 ;
wire \multiplier0|Mult0|auto_generated|add9_result[2]~5 ;
wire \multiplier0|Mult0|auto_generated|add9_result[3]~6_combout ;
wire \multiplier0|dataoutl[20]~19 ;
wire \multiplier0|dataoutl[21]~20_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|add9_result[3]~7 ;
wire \multiplier0|Mult0|auto_generated|add9_result[4]~8_combout ;
wire \multiplier0|dataoutl[21]~21 ;
wire \multiplier0|dataoutl[22]~22_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \multiplier0|dataoutl[22]~23 ;
wire \multiplier0|dataoutl[23]~24_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|add9_result[4]~9 ;
wire \multiplier0|Mult0|auto_generated|add9_result[5]~11 ;
wire \multiplier0|Mult0|auto_generated|add9_result[6]~12_combout ;
wire \multiplier0|dataoutl[23]~25 ;
wire \multiplier0|dataoutl[24]~26_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|add9_result[6]~13 ;
wire \multiplier0|Mult0|auto_generated|add9_result[7]~14_combout ;
wire \multiplier0|dataoutl[24]~27 ;
wire \multiplier0|dataoutl[25]~28_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|add9_result[7]~15 ;
wire \multiplier0|Mult0|auto_generated|add9_result[8]~16_combout ;
wire \multiplier0|dataoutl[25]~29 ;
wire \multiplier0|dataoutl[26]~30_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|add9_result[8]~17 ;
wire \multiplier0|Mult0|auto_generated|add9_result[9]~18_combout ;
wire \multiplier0|dataoutl[26]~31 ;
wire \multiplier0|dataoutl[27]~32_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \multiplier0|dataoutl[27]~33 ;
wire \multiplier0|dataoutl[28]~34_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|add9_result[9]~19 ;
wire \multiplier0|Mult0|auto_generated|add9_result[10]~21 ;
wire \multiplier0|Mult0|auto_generated|add9_result[11]~22_combout ;
wire \multiplier0|dataoutl[28]~35 ;
wire \multiplier0|dataoutl[29]~36_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|add9_result[11]~23 ;
wire \multiplier0|Mult0|auto_generated|add9_result[12]~24_combout ;
wire \multiplier0|dataoutl[29]~37 ;
wire \multiplier0|dataoutl[30]~38_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|add9_result[12]~25 ;
wire \multiplier0|Mult0|auto_generated|add9_result[13]~26_combout ;
wire \multiplier0|dataoutl[30]~39 ;
wire \multiplier0|dataoutl[31]~40_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \multiplier0|dataoutl[31]~41 ;
wire \multiplier0|dataouth[0]~32_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \multiplier0|Mult0|auto_generated|add9_result[13]~27 ;
wire \multiplier0|Mult0|auto_generated|add9_result[14]~29 ;
wire \multiplier0|Mult0|auto_generated|add9_result[15]~30_combout ;
wire \multiplier0|dataouth[0]~33 ;
wire \multiplier0|dataouth[1]~34_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \multiplier0|dataouth[1]~35 ;
wire \multiplier0|dataouth[2]~36_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \multiplier0|Mult0|auto_generated|add9_result[15]~31 ;
wire \multiplier0|Mult0|auto_generated|add9_result[16]~33 ;
wire \multiplier0|Mult0|auto_generated|add9_result[17]~34_combout ;
wire \multiplier0|dataouth[2]~37 ;
wire \multiplier0|dataouth[3]~38_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \multiplier0|dataouth[3]~39 ;
wire \multiplier0|dataouth[4]~40_combout ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~dataout ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~0 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~1 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~2 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~3 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~4 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~5 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~6 ;
wire \multiplier0|Mult0|auto_generated|mac_mult7~7 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \multiplier0|Mult0|auto_generated|add9_result[17]~35 ;
wire \multiplier0|Mult0|auto_generated|add9_result[18]~37 ;
wire \multiplier0|Mult0|auto_generated|add9_result[19]~38_combout ;
wire \multiplier0|dataouth[4]~41 ;
wire \multiplier0|dataouth[5]~42_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \multiplier0|Mult0|auto_generated|add9_result[19]~39 ;
wire \multiplier0|Mult0|auto_generated|add9_result[20]~40_combout ;
wire \multiplier0|dataouth[5]~43 ;
wire \multiplier0|dataouth[6]~44_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \multiplier0|dataouth[6]~45 ;
wire \multiplier0|dataouth[7]~46_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \multiplier0|Mult0|auto_generated|add9_result[20]~41 ;
wire \multiplier0|Mult0|auto_generated|add9_result[21]~43 ;
wire \multiplier0|Mult0|auto_generated|add9_result[22]~44_combout ;
wire \multiplier0|dataouth[7]~47 ;
wire \multiplier0|dataouth[8]~48_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \multiplier0|Mult0|auto_generated|add9_result[22]~45 ;
wire \multiplier0|Mult0|auto_generated|add9_result[23]~46_combout ;
wire \multiplier0|dataouth[8]~49 ;
wire \multiplier0|dataouth[9]~50_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \multiplier0|dataouth[9]~51 ;
wire \multiplier0|dataouth[10]~52_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \multiplier0|Mult0|auto_generated|add9_result[23]~47 ;
wire \multiplier0|Mult0|auto_generated|add9_result[24]~49 ;
wire \multiplier0|Mult0|auto_generated|add9_result[25]~50_combout ;
wire \multiplier0|dataouth[10]~53 ;
wire \multiplier0|dataouth[11]~54_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \multiplier0|Mult0|auto_generated|add9_result[25]~51 ;
wire \multiplier0|Mult0|auto_generated|add9_result[26]~52_combout ;
wire \multiplier0|dataouth[11]~55 ;
wire \multiplier0|dataouth[12]~56_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \multiplier0|Mult0|auto_generated|add9_result[26]~53 ;
wire \multiplier0|Mult0|auto_generated|add9_result[27]~54_combout ;
wire \multiplier0|dataouth[12]~57 ;
wire \multiplier0|dataouth[13]~58_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \multiplier0|dataouth[13]~59 ;
wire \multiplier0|dataouth[14]~60_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \multiplier0|Mult0|auto_generated|add9_result[27]~55 ;
wire \multiplier0|Mult0|auto_generated|add9_result[28]~57 ;
wire \multiplier0|Mult0|auto_generated|add9_result[29]~58_combout ;
wire \multiplier0|dataouth[14]~61 ;
wire \multiplier0|dataouth[15]~62_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \multiplier0|Mult0|auto_generated|add9_result[29]~59 ;
wire \multiplier0|Mult0|auto_generated|add9_result[30]~60_combout ;
wire \multiplier0|dataouth[15]~63 ;
wire \multiplier0|dataouth[16]~64_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \multiplier0|Mult0|auto_generated|add9_result[30]~61 ;
wire \multiplier0|Mult0|auto_generated|add9_result[31]~62_combout ;
wire \multiplier0|dataouth[16]~65 ;
wire \multiplier0|dataouth[17]~66_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \multiplier0|dataouth[17]~67 ;
wire \multiplier0|dataouth[18]~68_combout ;
wire \multiplier0|dataouth[18]~69 ;
wire \multiplier0|dataouth[19]~70_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \multiplier0|dataouth[19]~71 ;
wire \multiplier0|dataouth[20]~72_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \multiplier0|dataouth[20]~73 ;
wire \multiplier0|dataouth[21]~74_combout ;
wire \multiplier0|dataouth[21]~75 ;
wire \multiplier0|dataouth[22]~76_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \multiplier0|dataouth[22]~77 ;
wire \multiplier0|dataouth[23]~78_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \multiplier0|dataouth[23]~79 ;
wire \multiplier0|dataouth[24]~80_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \multiplier0|dataouth[24]~81 ;
wire \multiplier0|dataouth[25]~82_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \multiplier0|dataouth[25]~83 ;
wire \multiplier0|dataouth[26]~84_combout ;
wire \multiplier0|dataouth[26]~85 ;
wire \multiplier0|dataouth[27]~86_combout ;
wire \multiplier0|dataouth[27]~87 ;
wire \multiplier0|dataouth[28]~88_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \multiplier0|dataouth[28]~89 ;
wire \multiplier0|dataouth[29]~90_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \multiplier0|dataouth[29]~91 ;
wire \multiplier0|dataouth[30]~92_combout ;
wire \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \multiplier0|dataouth[30]~93 ;
wire \multiplier0|dataouth[31]~94_combout ;
wire [64:0] \multiplier0|Mult0|auto_generated|w513w ;
wire [31:0] \mem_m0|ram|sram|ram_block|auto_generated|q_a ;
wire [31:0] \mem_e0|ram|sram|ram_block|auto_generated|q_a ;
wire [31:0] \multiplier0|dataoutl ;
wire [31:0] \multiplier0|dataouth ;
wire [6:0] \addr1~combout ;

wire [35:0] \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [17:0] \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [9:0] \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [17:0] \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ;

assign \multiplier0|Mult0|auto_generated|w513w [0] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|w513w [1] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|w513w [2] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|w513w [3] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|w513w [4] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|w513w [5] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|w513w [6] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|w513w [7] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|w513w [8] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|w513w [9] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|w513w [10] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|w513w [11] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|w513w [12] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|w513w [13] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|w513w [14] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|w513w [15] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|w513w [16] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|w513w [17] = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT28  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT30  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT32  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT34  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35  = \multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_out4~0  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_out4~1  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_out4~2  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_out4~3  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_out4~dataout  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT28  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT30  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31  = \multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_out6~0  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_out6~1  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_out6~2  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_out6~3  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_out6~dataout  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT28  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT30  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31  = \multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_out8~0  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_out8~1  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_out8~2  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_out8~3  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_out8~4  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_out8~5  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_out8~6  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_out8~7  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_out8~dataout  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_out8~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_mult1~dataout  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT28  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT29  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT30  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT31  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT32  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT33  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT34  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT35  = \multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_mult3~0  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_mult3~1  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_mult3~2  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_mult3~3  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_mult3~dataout  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT28  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT29  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT30  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT31  = \multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_mult5~0  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_mult5~1  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_mult5~2  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_mult5~3  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_mult5~dataout  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT28  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT29  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT30  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT31  = \multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \multiplier0|Mult0|auto_generated|mac_mult7~0  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \multiplier0|Mult0|auto_generated|mac_mult7~1  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \multiplier0|Mult0|auto_generated|mac_mult7~2  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \multiplier0|Mult0|auto_generated|mac_mult7~3  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \multiplier0|Mult0|auto_generated|mac_mult7~4  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \multiplier0|Mult0|auto_generated|mac_mult7~5  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \multiplier0|Mult0|auto_generated|mac_mult7~6  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \multiplier0|Mult0|auto_generated|mac_mult7~7  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \multiplier0|Mult0|auto_generated|mac_mult7~dataout  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT1  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT2  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT3  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT4  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT5  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT6  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT7  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT8  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT9  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT10  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT11  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT12  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT13  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT14  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT15  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT16  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT17  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT18  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT19  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT20  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT21  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT22  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT23  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT24  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT25  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT26  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT27  = \multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [0] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [1] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [2] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [3] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [4] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [5] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [6] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [7] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [8] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [9] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [10] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [11] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [12] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [13] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [14] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [15] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [16] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [17] = \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [0] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [1] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [2] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [3] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [4] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [5] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [6] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [7] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [8] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [9] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [10] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [11] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [12] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [13] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [14] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [15] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [16] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [17] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [18] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [19] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [20] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [21] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [22] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [23] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [5];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [24] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [6];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [25] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [7];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [26] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [8];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [27] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [9];

assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [28] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [29] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [30] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [2];
assign \mem_e0|ram|sram|ram_block|auto_generated|q_a [31] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [3];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [18] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [4];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [19] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [5];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [20] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [6];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [21] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [7];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [22] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [8];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [23] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [9];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [24] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [10];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [25] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [11];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [26] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [12];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [27] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [13];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [28] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [14];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [29] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [15];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [30] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [16];
assign \mem_m0|ram|sram|ram_block|auto_generated|q_a [31] = \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus [17];

// Location: DSPOUT_X30_Y4_N2
cycloneii_mac_out \multiplier0|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\multiplier0|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\multiplier0|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \multiplier0|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X30_Y3_N2
cycloneii_mac_out \multiplier0|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT28 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\multiplier0|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\multiplier0|Mult0|auto_generated|mac_mult3~dataout ,
\multiplier0|Mult0|auto_generated|mac_mult3~3 ,\multiplier0|Mult0|auto_generated|mac_mult3~2 ,\multiplier0|Mult0|auto_generated|mac_mult3~1 ,\multiplier0|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \multiplier0|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X30_Y2_N2
cycloneii_mac_out \multiplier0|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT28 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT27 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT16 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT4 ,
\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\multiplier0|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\multiplier0|Mult0|auto_generated|mac_mult5~dataout ,
\multiplier0|Mult0|auto_generated|mac_mult5~3 ,\multiplier0|Mult0|auto_generated|mac_mult5~2 ,\multiplier0|Mult0|auto_generated|mac_mult5~1 ,\multiplier0|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \multiplier0|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N16
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[0]~0 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[0]~0_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~dataout  & (\multiplier0|Mult0|auto_generated|mac_out6~dataout  $ (VCC))) # (!\multiplier0|Mult0|auto_generated|mac_out4~dataout  & 
// (\multiplier0|Mult0|auto_generated|mac_out6~dataout  & VCC))
// \multiplier0|Mult0|auto_generated|add9_result[0]~1  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~dataout  & \multiplier0|Mult0|auto_generated|mac_out6~dataout ))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~dataout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[0]~0_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[0]~1 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[0]~0 .lut_mask = 16'h6688;
defparam \multiplier0|Mult0|auto_generated|add9_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N20
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[2]~4 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[2]~4_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\multiplier0|Mult0|auto_generated|add9_result[1]~3 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[2]~5  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\multiplier0|Mult0|auto_generated|add9_result[1]~3 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT2  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT2  & !\multiplier0|Mult0|auto_generated|add9_result[1]~3 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[1]~3 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[2]~4_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[2]~5 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[2]~4 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N26
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[5]~10 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[5]~10_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5  & (\multiplier0|Mult0|auto_generated|add9_result[4]~9  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\multiplier0|Mult0|auto_generated|add9_result[4]~9 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[4]~9 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\multiplier0|Mult0|auto_generated|add9_result[4]~9 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[5]~11  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5  & !\multiplier0|Mult0|auto_generated|add9_result[4]~9 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5  & ((!\multiplier0|Mult0|auto_generated|add9_result[4]~9 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[4]~9 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[5]~10_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[5]~11 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[5]~10 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N4
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[10]~20 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[10]~20_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT10  $ (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\multiplier0|Mult0|auto_generated|add9_result[9]~19 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[10]~21  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT10  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\multiplier0|Mult0|auto_generated|add9_result[9]~19 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT10  & (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT10  & !\multiplier0|Mult0|auto_generated|add9_result[9]~19 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[9]~19 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[10]~20_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[10]~21 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[10]~20 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N12
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[14]~28 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[14]~28_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT14  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT14  $ (!\multiplier0|Mult0|auto_generated|add9_result[13]~27 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[14]~29  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT14  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT14 ) # (!\multiplier0|Mult0|auto_generated|add9_result[13]~27 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT14  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT14  & !\multiplier0|Mult0|auto_generated|add9_result[13]~27 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[13]~27 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[14]~28_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[14]~29 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[14]~28 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N16
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[16]~32 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[16]~32_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT16  $ (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT16  $ (!\multiplier0|Mult0|auto_generated|add9_result[15]~31 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[16]~33  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT16  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT16 ) # (!\multiplier0|Mult0|auto_generated|add9_result[15]~31 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT16  & (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT16  & !\multiplier0|Mult0|auto_generated|add9_result[15]~31 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[15]~31 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[16]~32_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[16]~33 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[16]~32 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X30_Y1_N2
cycloneii_mac_out \multiplier0|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT27 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT26 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT25 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT24 ,
\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT23 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT22 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT21 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT20 ,
\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT19 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT17 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT16 ,
\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT15 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT12 ,
\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT11 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT8 ,
\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT4 ,
\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\multiplier0|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\multiplier0|Mult0|auto_generated|mac_mult7~dataout ,
\multiplier0|Mult0|auto_generated|mac_mult7~7 ,\multiplier0|Mult0|auto_generated|mac_mult7~6 ,\multiplier0|Mult0|auto_generated|mac_mult7~5 ,\multiplier0|Mult0|auto_generated|mac_mult7~4 ,\multiplier0|Mult0|auto_generated|mac_mult7~3 ,
\multiplier0|Mult0|auto_generated|mac_mult7~2 ,\multiplier0|Mult0|auto_generated|mac_mult7~1 ,\multiplier0|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \multiplier0|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N20
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[18]~36 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[18]~36_combout  = ((\multiplier0|Mult0|auto_generated|mac_out8~dataout  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT18  $ (!\multiplier0|Mult0|auto_generated|add9_result[17]~35 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[18]~37  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~dataout  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT18 ) # (!\multiplier0|Mult0|auto_generated|add9_result[17]~35 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~dataout  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT18  & !\multiplier0|Mult0|auto_generated|add9_result[17]~35 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[17]~35 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[18]~36_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[18]~37 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[18]~36 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N26
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[21]~42 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[21]~42_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21  & (\multiplier0|Mult0|auto_generated|add9_result[20]~41  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\multiplier0|Mult0|auto_generated|add9_result[20]~41 )))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[20]~41 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\multiplier0|Mult0|auto_generated|add9_result[20]~41 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[21]~43  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21  & !\multiplier0|Mult0|auto_generated|add9_result[20]~41 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3  & ((!\multiplier0|Mult0|auto_generated|add9_result[20]~41 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[20]~41 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[21]~42_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[21]~43 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[21]~42 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N0
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[24]~48 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[24]~48_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT6  $ (!\multiplier0|Mult0|auto_generated|add9_result[23]~47 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[24]~49  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\multiplier0|Mult0|auto_generated|add9_result[23]~47 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT24  & (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT6  & !\multiplier0|Mult0|auto_generated|add9_result[23]~47 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[23]~47 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[24]~48_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[24]~49 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[24]~48 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N8
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[28]~56 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[28]~56_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT28  $ (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT10  $ (!\multiplier0|Mult0|auto_generated|add9_result[27]~55 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[28]~57  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT28  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT10 ) # (!\multiplier0|Mult0|auto_generated|add9_result[27]~55 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT28  & (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT10  & !\multiplier0|Mult0|auto_generated|add9_result[27]~55 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[27]~55 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[28]~56_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[28]~57 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[28]~56 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N14
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[31]~62 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[31]~62_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31  & (\multiplier0|Mult0|auto_generated|add9_result[30]~61  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\multiplier0|Mult0|auto_generated|add9_result[30]~61 )))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[30]~61 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31  & ((\multiplier0|Mult0|auto_generated|add9_result[30]~61 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[31]~63  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31  & !\multiplier0|Mult0|auto_generated|add9_result[30]~61 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13  & ((!\multiplier0|Mult0|auto_generated|add9_result[30]~61 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[30]~61 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[31]~63 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[31]~62 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y1_N16
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[32]~64 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[32]~64_combout  = !\multiplier0|Mult0|auto_generated|add9_result[31]~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[31]~63 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[32]~64_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[32]~64 .lut_mask = 16'h0F0F;
defparam \multiplier0|Mult0|auto_generated|add9_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y2_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[0]));
// synopsys translate_off
defparam \addr1[0]~I .input_async_reset = "none";
defparam \addr1[0]~I .input_power_up = "low";
defparam \addr1[0]~I .input_register_mode = "none";
defparam \addr1[0]~I .input_sync_reset = "none";
defparam \addr1[0]~I .oe_async_reset = "none";
defparam \addr1[0]~I .oe_power_up = "low";
defparam \addr1[0]~I .oe_register_mode = "none";
defparam \addr1[0]~I .oe_sync_reset = "none";
defparam \addr1[0]~I .operation_mode = "input";
defparam \addr1[0]~I .output_async_reset = "none";
defparam \addr1[0]~I .output_power_up = "low";
defparam \addr1[0]~I .output_register_mode = "none";
defparam \addr1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[1]));
// synopsys translate_off
defparam \addr1[1]~I .input_async_reset = "none";
defparam \addr1[1]~I .input_power_up = "low";
defparam \addr1[1]~I .input_register_mode = "none";
defparam \addr1[1]~I .input_sync_reset = "none";
defparam \addr1[1]~I .oe_async_reset = "none";
defparam \addr1[1]~I .oe_power_up = "low";
defparam \addr1[1]~I .oe_register_mode = "none";
defparam \addr1[1]~I .oe_sync_reset = "none";
defparam \addr1[1]~I .operation_mode = "input";
defparam \addr1[1]~I .output_async_reset = "none";
defparam \addr1[1]~I .output_power_up = "low";
defparam \addr1[1]~I .output_register_mode = "none";
defparam \addr1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[2]));
// synopsys translate_off
defparam \addr1[2]~I .input_async_reset = "none";
defparam \addr1[2]~I .input_power_up = "low";
defparam \addr1[2]~I .input_register_mode = "none";
defparam \addr1[2]~I .input_sync_reset = "none";
defparam \addr1[2]~I .oe_async_reset = "none";
defparam \addr1[2]~I .oe_power_up = "low";
defparam \addr1[2]~I .oe_register_mode = "none";
defparam \addr1[2]~I .oe_sync_reset = "none";
defparam \addr1[2]~I .operation_mode = "input";
defparam \addr1[2]~I .output_async_reset = "none";
defparam \addr1[2]~I .output_power_up = "low";
defparam \addr1[2]~I .output_register_mode = "none";
defparam \addr1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[3]));
// synopsys translate_off
defparam \addr1[3]~I .input_async_reset = "none";
defparam \addr1[3]~I .input_power_up = "low";
defparam \addr1[3]~I .input_register_mode = "none";
defparam \addr1[3]~I .input_sync_reset = "none";
defparam \addr1[3]~I .oe_async_reset = "none";
defparam \addr1[3]~I .oe_power_up = "low";
defparam \addr1[3]~I .oe_register_mode = "none";
defparam \addr1[3]~I .oe_sync_reset = "none";
defparam \addr1[3]~I .operation_mode = "input";
defparam \addr1[3]~I .output_async_reset = "none";
defparam \addr1[3]~I .output_power_up = "low";
defparam \addr1[3]~I .output_register_mode = "none";
defparam \addr1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[4]));
// synopsys translate_off
defparam \addr1[4]~I .input_async_reset = "none";
defparam \addr1[4]~I .input_power_up = "low";
defparam \addr1[4]~I .input_register_mode = "none";
defparam \addr1[4]~I .input_sync_reset = "none";
defparam \addr1[4]~I .oe_async_reset = "none";
defparam \addr1[4]~I .oe_power_up = "low";
defparam \addr1[4]~I .oe_register_mode = "none";
defparam \addr1[4]~I .oe_sync_reset = "none";
defparam \addr1[4]~I .operation_mode = "input";
defparam \addr1[4]~I .output_async_reset = "none";
defparam \addr1[4]~I .output_power_up = "low";
defparam \addr1[4]~I .output_register_mode = "none";
defparam \addr1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[5]));
// synopsys translate_off
defparam \addr1[5]~I .input_async_reset = "none";
defparam \addr1[5]~I .input_power_up = "low";
defparam \addr1[5]~I .input_register_mode = "none";
defparam \addr1[5]~I .input_sync_reset = "none";
defparam \addr1[5]~I .oe_async_reset = "none";
defparam \addr1[5]~I .oe_power_up = "low";
defparam \addr1[5]~I .oe_register_mode = "none";
defparam \addr1[5]~I .oe_sync_reset = "none";
defparam \addr1[5]~I .operation_mode = "input";
defparam \addr1[5]~I .output_async_reset = "none";
defparam \addr1[5]~I .output_power_up = "low";
defparam \addr1[5]~I .output_register_mode = "none";
defparam \addr1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr1[6]));
// synopsys translate_off
defparam \addr1[6]~I .input_async_reset = "none";
defparam \addr1[6]~I .input_power_up = "low";
defparam \addr1[6]~I .input_register_mode = "none";
defparam \addr1[6]~I .input_sync_reset = "none";
defparam \addr1[6]~I .oe_async_reset = "none";
defparam \addr1[6]~I .oe_power_up = "low";
defparam \addr1[6]~I .oe_register_mode = "none";
defparam \addr1[6]~I .oe_sync_reset = "none";
defparam \addr1[6]~I .operation_mode = "input";
defparam \addr1[6]~I .output_async_reset = "none";
defparam \addr1[6]~I .output_power_up = "low";
defparam \addr1[6]~I .output_register_mode = "none";
defparam \addr1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: M4K_X43_Y2
cycloneii_ram_block \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\addr1~combout [6],\addr1~combout [5],\addr1~combout [4],\addr1~combout [3],\addr1~combout [2],\addr1~combout [1],\addr1~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .init_file = "mem_m.mif";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "mem_m:mem_m0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_kg91:auto_generated|ALTSYNCRAM";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 256'h6D1DB1D03205AA2284EA90233DBEEA39D656976D6D5124F4992B01747B896C0C;
defparam \mem_m0|ram|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'hF75AF341AF6DA0A1545F8E95EE0FB4E7E97CC23313ABF703B3A5197345B79BEB87F652C110115E42070111BC35B269AF4E1AD0D012927AF9BF02F6EA09008EE6BE9643F37FC0D49257755C5390BD0AD084F25B79FAD5DB0FC4C5F42E18BA3355C475BABA41262CE01A419999F63FCAE8CC861A1B7B729CAA37ECCDF5D594121DA11B5EF1E27417E1FD9285F3B2D7C689350B7FEB6D185A82B0B3EA5C4ECD060E7113E48A8A2996A8FE507FA3E3F364B23385E6BE04C5013D8C9355FFB2431EB4D43FBC0014E01B62F2E3D5836E38D0F09630BB92A88D93CF2359FBAC575A23986A290C8DFCA4B605DB9C41F838440869003E3588543D150201BCA16AF5E4898F;
// synopsys translate_on

// Location: M4K_X43_Y2
cycloneii_ram_block \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\addr1~combout [6],\addr1~combout [5],\addr1~combout [4],\addr1~combout [3],\addr1~combout [2],\addr1~combout [1],\addr1~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .init_file = "mem_e.mif";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ALTSYNCRAM";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 256'hCC28329235E63DDD9E7F8E7A8F4BCC820E7FAF081195CB50FD08B9C66AEFBD86;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'hCD4DD505AF0816A1CCBF59BA028B7C2DC4E042078A8F27BBB27F7C92DBEC4BCA9F72C214FFDCE97D8C3BF2E7037F3379CC290D8178E9EA33283C5A78B23FBC7DEB035988A075F3D5C00872ADC76E434CE5CD4164037C2EEC168729E4ADA2004FD8399A38BDED346240DB3CE1188D9605E6CEF4D8A3B209D2739CE18C2416B1CB9204F3BCEEC2FCF6561A1B5885BDBC8F2C058363014EDACBEC6D212E59CDCDAC7CE29BC9D974592C04C3E24E06B3ED8EB062A2040BBB7CF008620DA6425561985F82E8728B4196FD278D29B84499347FB4E7997470AB155F363CD488F6F4BB5B7824468B573C99F826654E58FE8C5CF97FDEBD3BF8804343D380933601476D1D;
// synopsys translate_on

// Location: DSPMULT_X30_Y4_N0
cycloneii_mac_mult \multiplier0|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem_m0|ram|sram|ram_block|auto_generated|q_a [17],\mem_m0|ram|sram|ram_block|auto_generated|q_a [16],\mem_m0|ram|sram|ram_block|auto_generated|q_a [15],\mem_m0|ram|sram|ram_block|auto_generated|q_a [14],\mem_m0|ram|sram|ram_block|auto_generated|q_a [13],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [12],\mem_m0|ram|sram|ram_block|auto_generated|q_a [11],\mem_m0|ram|sram|ram_block|auto_generated|q_a [10],\mem_m0|ram|sram|ram_block|auto_generated|q_a [9],\mem_m0|ram|sram|ram_block|auto_generated|q_a [8],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [7],\mem_m0|ram|sram|ram_block|auto_generated|q_a [6],\mem_m0|ram|sram|ram_block|auto_generated|q_a [5],\mem_m0|ram|sram|ram_block|auto_generated|q_a [4],\mem_m0|ram|sram|ram_block|auto_generated|q_a [3],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [2],\mem_m0|ram|sram|ram_block|auto_generated|q_a [1],\mem_m0|ram|sram|ram_block|auto_generated|q_a [0]}),
	.datab({\mem_e0|ram|sram|ram_block|auto_generated|q_a [17],\mem_e0|ram|sram|ram_block|auto_generated|q_a [16],\mem_e0|ram|sram|ram_block|auto_generated|q_a [15],\mem_e0|ram|sram|ram_block|auto_generated|q_a [14],\mem_e0|ram|sram|ram_block|auto_generated|q_a [13],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [12],\mem_e0|ram|sram|ram_block|auto_generated|q_a [11],\mem_e0|ram|sram|ram_block|auto_generated|q_a [10],\mem_e0|ram|sram|ram_block|auto_generated|q_a [9],\mem_e0|ram|sram|ram_block|auto_generated|q_a [8],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [7],\mem_e0|ram|sram|ram_block|auto_generated|q_a [6],\mem_e0|ram|sram|ram_block|auto_generated|q_a [5],\mem_e0|ram|sram|ram_block|auto_generated|q_a [4],\mem_e0|ram|sram|ram_block|auto_generated|q_a [3],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [2],\mem_e0|ram|sram|ram_block|auto_generated|q_a [1],\mem_e0|ram|sram|ram_block|auto_generated|q_a [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y4_N8
cycloneii_lcell_comb \multiplier0|dataoutl[0]~feeder (
// Equation(s):
// \multiplier0|dataoutl[0]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [0]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[0]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N9
cycloneii_lcell_ff \multiplier0|dataoutl[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [0]));

// Location: LCCOMB_X31_Y4_N2
cycloneii_lcell_comb \multiplier0|dataoutl[1]~feeder (
// Equation(s):
// \multiplier0|dataoutl[1]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [1]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[1]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N3
cycloneii_lcell_ff \multiplier0|dataoutl[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [1]));

// Location: LCCOMB_X38_Y4_N28
cycloneii_lcell_comb \multiplier0|dataoutl[2]~feeder (
// Equation(s):
// \multiplier0|dataoutl[2]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [2]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[2]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y4_N29
cycloneii_lcell_ff \multiplier0|dataoutl[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [2]));

// Location: LCCOMB_X31_Y4_N24
cycloneii_lcell_comb \multiplier0|dataoutl[3]~feeder (
// Equation(s):
// \multiplier0|dataoutl[3]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [3]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[3]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N25
cycloneii_lcell_ff \multiplier0|dataoutl[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [3]));

// Location: LCCOMB_X31_Y4_N6
cycloneii_lcell_comb \multiplier0|dataoutl[4]~feeder (
// Equation(s):
// \multiplier0|dataoutl[4]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [4]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[4]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N7
cycloneii_lcell_ff \multiplier0|dataoutl[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [4]));

// Location: LCFF_X31_Y4_N29
cycloneii_lcell_ff \multiplier0|dataoutl[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multiplier0|Mult0|auto_generated|w513w [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [5]));

// Location: LCFF_X37_Y4_N25
cycloneii_lcell_ff \multiplier0|dataoutl[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multiplier0|Mult0|auto_generated|w513w [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [6]));

// Location: LCCOMB_X31_Y4_N18
cycloneii_lcell_comb \multiplier0|dataoutl[7]~feeder (
// Equation(s):
// \multiplier0|dataoutl[7]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [7]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[7]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N19
cycloneii_lcell_ff \multiplier0|dataoutl[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [7]));

// Location: LCCOMB_X31_Y4_N16
cycloneii_lcell_comb \multiplier0|dataoutl[8]~feeder (
// Equation(s):
// \multiplier0|dataoutl[8]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [8]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[8]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N17
cycloneii_lcell_ff \multiplier0|dataoutl[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [8]));

// Location: LCCOMB_X29_Y4_N12
cycloneii_lcell_comb \multiplier0|dataoutl[9]~feeder (
// Equation(s):
// \multiplier0|dataoutl[9]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [9]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[9]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y4_N13
cycloneii_lcell_ff \multiplier0|dataoutl[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [9]));

// Location: LCFF_X31_Y4_N27
cycloneii_lcell_ff \multiplier0|dataoutl[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multiplier0|Mult0|auto_generated|w513w [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [10]));

// Location: LCCOMB_X31_Y4_N20
cycloneii_lcell_comb \multiplier0|dataoutl[11]~feeder (
// Equation(s):
// \multiplier0|dataoutl[11]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [11]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[11]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N21
cycloneii_lcell_ff \multiplier0|dataoutl[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [11]));

// Location: LCCOMB_X31_Y4_N10
cycloneii_lcell_comb \multiplier0|dataoutl[12]~feeder (
// Equation(s):
// \multiplier0|dataoutl[12]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [12]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[12]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y4_N11
cycloneii_lcell_ff \multiplier0|dataoutl[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [12]));

// Location: LCCOMB_X29_Y4_N10
cycloneii_lcell_comb \multiplier0|dataoutl[13]~feeder (
// Equation(s):
// \multiplier0|dataoutl[13]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [13]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[13]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y4_N11
cycloneii_lcell_ff \multiplier0|dataoutl[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [13]));

// Location: LCFF_X31_Y4_N13
cycloneii_lcell_ff \multiplier0|dataoutl[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multiplier0|Mult0|auto_generated|w513w [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [14]));

// Location: LCFF_X31_Y4_N23
cycloneii_lcell_ff \multiplier0|dataoutl[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\multiplier0|Mult0|auto_generated|w513w [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [15]));

// Location: LCCOMB_X29_Y4_N20
cycloneii_lcell_comb \multiplier0|dataoutl[16]~feeder (
// Equation(s):
// \multiplier0|dataoutl[16]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [16]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[16]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y4_N21
cycloneii_lcell_ff \multiplier0|dataoutl[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [16]));

// Location: LCCOMB_X29_Y4_N6
cycloneii_lcell_comb \multiplier0|dataoutl[17]~feeder (
// Equation(s):
// \multiplier0|dataoutl[17]~feeder_combout  = \multiplier0|Mult0|auto_generated|w513w [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|w513w [17]),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataoutl[17]~feeder .lut_mask = 16'hFF00;
defparam \multiplier0|dataoutl[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y4_N7
cycloneii_lcell_ff \multiplier0|dataoutl[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [17]));

// Location: LCCOMB_X28_Y3_N2
cycloneii_lcell_comb \multiplier0|dataoutl[18]~14 (
// Equation(s):
// \multiplier0|dataoutl[18]~14_combout  = (\multiplier0|Mult0|auto_generated|add9_result[0]~0_combout  & (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\multiplier0|Mult0|auto_generated|add9_result[0]~0_combout  & 
// (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \multiplier0|dataoutl[18]~15  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[0]~0_combout  & \multiplier0|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[0]~0_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\multiplier0|dataoutl[18]~14_combout ),
	.cout(\multiplier0|dataoutl[18]~15 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[18]~14 .lut_mask = 16'h6688;
defparam \multiplier0|dataoutl[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y3_N3
cycloneii_lcell_ff \multiplier0|dataoutl[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[18]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [18]));

// Location: M4K_X43_Y3
cycloneii_ram_block \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\addr1~combout [6],\addr1~combout [5],\addr1~combout [4],\addr1~combout [3],\addr1~combout [2],\addr1~combout [1],\addr1~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .init_file = "mem_e.mif";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .logical_ram_name = "mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ALTSYNCRAM";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_address_width = 7;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock1";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_data_width = 18;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_first_bit_number = 18;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_last_address = 127;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 128;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_b_address_width = 7;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .port_b_data_width = 18;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .mem_init1 = 256'h44C40FF8847FE305BEC10D80EE873F54111FDE39C553A120B6B142F18F35DF20;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a28 .mem_init0 = 2048'h84F50565EE51F440DD9EF330308D11331901770B71A32E44656708CFF8B57DA2A60EB11CDFB01CA19991DD52C54C6E732BC95527E798A45A276D00649626C6A1656D54D0375F09269D6204D0F0E54CCAD8DED647AE5D5EF7AEF7B2AC3975F3201B453349BA3ED9C70221323211773C8A8332AF647F03FF8B77F46374825DB63B227E623A805D7BABA3D41E9BE1A312AA8C2913B6E8E65D6225A71E4FAFD8F27CF5F580460E12678B4EDB88C5D770E6EB89E289333107150203267EDA33A1B2024F2B2BCAE70A5AE99303940125F669D65FEEC1D928ED04A4EFB02C87782601E4EBB941F57B5EDB592BDD7076157129E871D251BA0E08A6A9EC9C17C162257FB4;
// synopsys translate_on

// Location: DSPMULT_X30_Y2_N0
cycloneii_mac_mult \multiplier0|Mult0|auto_generated|mac_mult5 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem_e0|ram|sram|ram_block|auto_generated|q_a [17],\mem_e0|ram|sram|ram_block|auto_generated|q_a [16],\mem_e0|ram|sram|ram_block|auto_generated|q_a [15],\mem_e0|ram|sram|ram_block|auto_generated|q_a [14],\mem_e0|ram|sram|ram_block|auto_generated|q_a [13],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [12],\mem_e0|ram|sram|ram_block|auto_generated|q_a [11],\mem_e0|ram|sram|ram_block|auto_generated|q_a [10],\mem_e0|ram|sram|ram_block|auto_generated|q_a [9],\mem_e0|ram|sram|ram_block|auto_generated|q_a [8],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [7],\mem_e0|ram|sram|ram_block|auto_generated|q_a [6],\mem_e0|ram|sram|ram_block|auto_generated|q_a [5],\mem_e0|ram|sram|ram_block|auto_generated|q_a [4],\mem_e0|ram|sram|ram_block|auto_generated|q_a [3],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [2],\mem_e0|ram|sram|ram_block|auto_generated|q_a [1],\mem_e0|ram|sram|ram_block|auto_generated|q_a [0]}),
	.datab({\mem_m0|ram|sram|ram_block|auto_generated|q_a [31],\mem_m0|ram|sram|ram_block|auto_generated|q_a [30],\mem_m0|ram|sram|ram_block|auto_generated|q_a [29],\mem_m0|ram|sram|ram_block|auto_generated|q_a [28],\mem_m0|ram|sram|ram_block|auto_generated|q_a [27],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [26],\mem_m0|ram|sram|ram_block|auto_generated|q_a [25],\mem_m0|ram|sram|ram_block|auto_generated|q_a [24],\mem_m0|ram|sram|ram_block|auto_generated|q_a [23],\mem_m0|ram|sram|ram_block|auto_generated|q_a [22],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [21],\mem_m0|ram|sram|ram_block|auto_generated|q_a [20],\mem_m0|ram|sram|ram_block|auto_generated|q_a [19],\mem_m0|ram|sram|ram_block|auto_generated|q_a [18],gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N18
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[1]~2 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[1]~2_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1  & (\multiplier0|Mult0|auto_generated|add9_result[0]~1  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\multiplier0|Mult0|auto_generated|add9_result[0]~1 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[0]~1 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\multiplier0|Mult0|auto_generated|add9_result[0]~1 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[1]~3  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1  & !\multiplier0|Mult0|auto_generated|add9_result[0]~1 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\multiplier0|Mult0|auto_generated|add9_result[0]~1 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[0]~1 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[1]~3 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[1]~2 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N4
cycloneii_lcell_comb \multiplier0|dataoutl[19]~16 (
// Equation(s):
// \multiplier0|dataoutl[19]~16_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout  & (\multiplier0|dataoutl[18]~15  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout  & (!\multiplier0|dataoutl[18]~15 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout  & (!\multiplier0|dataoutl[18]~15 
// )) # (!\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout  & ((\multiplier0|dataoutl[18]~15 ) # (GND)))))
// \multiplier0|dataoutl[19]~17  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout  & !\multiplier0|dataoutl[18]~15 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((!\multiplier0|dataoutl[18]~15 ) # (!\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[1]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[18]~15 ),
	.combout(\multiplier0|dataoutl[19]~16_combout ),
	.cout(\multiplier0|dataoutl[19]~17 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[19]~16 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[19]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N5
cycloneii_lcell_ff \multiplier0|dataoutl[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[19]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [19]));

// Location: LCCOMB_X28_Y3_N6
cycloneii_lcell_comb \multiplier0|dataoutl[20]~18 (
// Equation(s):
// \multiplier0|dataoutl[20]~18_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[2]~4_combout  $ (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT20  $ (!\multiplier0|dataoutl[19]~17 )))) # (GND)
// \multiplier0|dataoutl[20]~19  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[2]~4_combout  & ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT20 ) # (!\multiplier0|dataoutl[19]~17 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[2]~4_combout  & (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT20  & !\multiplier0|dataoutl[19]~17 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[2]~4_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[19]~17 ),
	.combout(\multiplier0|dataoutl[20]~18_combout ),
	.cout(\multiplier0|dataoutl[20]~19 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[20]~18 .lut_mask = 16'h698E;
defparam \multiplier0|dataoutl[20]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N7
cycloneii_lcell_ff \multiplier0|dataoutl[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[20]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [20]));

// Location: M4K_X43_Y3
cycloneii_ram_block \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\addr1~combout [6],\addr1~combout [5],\addr1~combout [4],\addr1~combout [3],\addr1~combout [2],\addr1~combout [1],\addr1~combout [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .init_file = "mem_e.mif";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .logical_ram_name = "mem_e:mem_e0|lpm_ram_dq:ram|altram:sram|altsyncram:ram_block|altsyncram_cg91:auto_generated|ALTSYNCRAM";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_address_width = 7;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock1";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_data_width = 10;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_last_address = 127;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 128;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_b_address_width = 7;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .port_b_data_width = 10;
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \mem_e0|ram|sram|ram_block|auto_generated|ram_block1a18 .mem_init0 = 1280'h898277A1AB1D851F0DFD5F1FDE6186CF648CA5282D603244FACEA9916A670FE85A5F9B4396ACC83F86FA64D5F5B5D4F105E87EA2FA4070FDD7E66E452605C17989F3D9A4A1C627E00E6B06AF4EDFEEE2293E9F8BE6560A3346B0DE7B456C2BC5B83369FA05D7FCE6E98A346AD1AF3B6F8C9431558ABAC95DF99D1C24ABF3EB1419431A978F439C3A35209CE7699CA710EDA574426C16D72F112399AA5BC5D0B2;
// synopsys translate_on

// Location: DSPMULT_X30_Y3_N0
cycloneii_mac_mult \multiplier0|Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem_m0|ram|sram|ram_block|auto_generated|q_a [17],\mem_m0|ram|sram|ram_block|auto_generated|q_a [16],\mem_m0|ram|sram|ram_block|auto_generated|q_a [15],\mem_m0|ram|sram|ram_block|auto_generated|q_a [14],\mem_m0|ram|sram|ram_block|auto_generated|q_a [13],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [12],\mem_m0|ram|sram|ram_block|auto_generated|q_a [11],\mem_m0|ram|sram|ram_block|auto_generated|q_a [10],\mem_m0|ram|sram|ram_block|auto_generated|q_a [9],\mem_m0|ram|sram|ram_block|auto_generated|q_a [8],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [7],\mem_m0|ram|sram|ram_block|auto_generated|q_a [6],\mem_m0|ram|sram|ram_block|auto_generated|q_a [5],\mem_m0|ram|sram|ram_block|auto_generated|q_a [4],\mem_m0|ram|sram|ram_block|auto_generated|q_a [3],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [2],\mem_m0|ram|sram|ram_block|auto_generated|q_a [1],\mem_m0|ram|sram|ram_block|auto_generated|q_a [0]}),
	.datab({\mem_e0|ram|sram|ram_block|auto_generated|q_a [31],\mem_e0|ram|sram|ram_block|auto_generated|q_a [30],\mem_e0|ram|sram|ram_block|auto_generated|q_a [29],\mem_e0|ram|sram|ram_block|auto_generated|q_a [28],\mem_e0|ram|sram|ram_block|auto_generated|q_a [27],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [26],\mem_e0|ram|sram|ram_block|auto_generated|q_a [25],\mem_e0|ram|sram|ram_block|auto_generated|q_a [24],\mem_e0|ram|sram|ram_block|auto_generated|q_a [23],\mem_e0|ram|sram|ram_block|auto_generated|q_a [22],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [21],\mem_e0|ram|sram|ram_block|auto_generated|q_a [20],\mem_e0|ram|sram|ram_block|auto_generated|q_a [19],\mem_e0|ram|sram|ram_block|auto_generated|q_a [18],gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y3_N22
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[3]~6 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[3]~6_combout  = (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3  & (\multiplier0|Mult0|auto_generated|add9_result[2]~5  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\multiplier0|Mult0|auto_generated|add9_result[2]~5 )))) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[2]~5 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\multiplier0|Mult0|auto_generated|add9_result[2]~5 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[3]~7  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3  & !\multiplier0|Mult0|auto_generated|add9_result[2]~5 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3  & ((!\multiplier0|Mult0|auto_generated|add9_result[2]~5 ) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[2]~5 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[3]~7 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[3]~6 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N8
cycloneii_lcell_comb \multiplier0|dataoutl[21]~20 (
// Equation(s):
// \multiplier0|dataoutl[21]~20_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout  & (\multiplier0|dataoutl[20]~19  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout  & (!\multiplier0|dataoutl[20]~19 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout  & (!\multiplier0|dataoutl[20]~19 
// )) # (!\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout  & ((\multiplier0|dataoutl[20]~19 ) # (GND)))))
// \multiplier0|dataoutl[21]~21  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout  & !\multiplier0|dataoutl[20]~19 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\multiplier0|dataoutl[20]~19 ) # (!\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[3]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[20]~19 ),
	.combout(\multiplier0|dataoutl[21]~20_combout ),
	.cout(\multiplier0|dataoutl[21]~21 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[21]~20 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[21]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N9
cycloneii_lcell_ff \multiplier0|dataoutl[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[21]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [21]));

// Location: LCCOMB_X29_Y3_N24
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[4]~8 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[4]~8_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT4  $ (!\multiplier0|Mult0|auto_generated|add9_result[3]~7 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[4]~9  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT4 ) # (!\multiplier0|Mult0|auto_generated|add9_result[3]~7 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT4  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT4  & !\multiplier0|Mult0|auto_generated|add9_result[3]~7 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[3]~7 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[4]~8_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[4]~9 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[4]~8 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N10
cycloneii_lcell_comb \multiplier0|dataoutl[22]~22 (
// Equation(s):
// \multiplier0|dataoutl[22]~22_combout  = ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT22  $ (\multiplier0|Mult0|auto_generated|add9_result[4]~8_combout  $ (!\multiplier0|dataoutl[21]~21 )))) # (GND)
// \multiplier0|dataoutl[22]~23  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT22  & ((\multiplier0|Mult0|auto_generated|add9_result[4]~8_combout ) # (!\multiplier0|dataoutl[21]~21 ))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT22  & 
// (\multiplier0|Mult0|auto_generated|add9_result[4]~8_combout  & !\multiplier0|dataoutl[21]~21 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[4]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[21]~21 ),
	.combout(\multiplier0|dataoutl[22]~22_combout ),
	.cout(\multiplier0|dataoutl[22]~23 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[22]~22 .lut_mask = 16'h698E;
defparam \multiplier0|dataoutl[22]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N11
cycloneii_lcell_ff \multiplier0|dataoutl[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[22]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [22]));

// Location: LCCOMB_X28_Y3_N12
cycloneii_lcell_comb \multiplier0|dataoutl[23]~24 (
// Equation(s):
// \multiplier0|dataoutl[23]~24_combout  = (\multiplier0|Mult0|auto_generated|add9_result[5]~10_combout  & ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23  & (\multiplier0|dataoutl[22]~23  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\multiplier0|dataoutl[22]~23 )))) # (!\multiplier0|Mult0|auto_generated|add9_result[5]~10_combout  & ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\multiplier0|dataoutl[22]~23 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\multiplier0|dataoutl[22]~23 ) # (GND)))))
// \multiplier0|dataoutl[23]~25  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[5]~10_combout  & (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23  & !\multiplier0|dataoutl[22]~23 )) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[5]~10_combout  & ((!\multiplier0|dataoutl[22]~23 ) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[5]~10_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[22]~23 ),
	.combout(\multiplier0|dataoutl[23]~24_combout ),
	.cout(\multiplier0|dataoutl[23]~25 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[23]~24 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[23]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N13
cycloneii_lcell_ff \multiplier0|dataoutl[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[23]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [23]));

// Location: LCCOMB_X29_Y3_N28
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[6]~12 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[6]~12_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT6  $ (!\multiplier0|Mult0|auto_generated|add9_result[5]~11 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[6]~13  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT6 ) # (!\multiplier0|Mult0|auto_generated|add9_result[5]~11 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT6  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT6  & !\multiplier0|Mult0|auto_generated|add9_result[5]~11 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[5]~11 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[6]~12_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[6]~13 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[6]~12 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N14
cycloneii_lcell_comb \multiplier0|dataoutl[24]~26 (
// Equation(s):
// \multiplier0|dataoutl[24]~26_combout  = ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT24  $ (\multiplier0|Mult0|auto_generated|add9_result[6]~12_combout  $ (!\multiplier0|dataoutl[23]~25 )))) # (GND)
// \multiplier0|dataoutl[24]~27  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT24  & ((\multiplier0|Mult0|auto_generated|add9_result[6]~12_combout ) # (!\multiplier0|dataoutl[23]~25 ))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT24  & 
// (\multiplier0|Mult0|auto_generated|add9_result[6]~12_combout  & !\multiplier0|dataoutl[23]~25 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[6]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[23]~25 ),
	.combout(\multiplier0|dataoutl[24]~26_combout ),
	.cout(\multiplier0|dataoutl[24]~27 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[24]~26 .lut_mask = 16'h698E;
defparam \multiplier0|dataoutl[24]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N15
cycloneii_lcell_ff \multiplier0|dataoutl[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[24]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [24]));

// Location: LCCOMB_X29_Y3_N30
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[7]~14 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[7]~14_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7  & (\multiplier0|Mult0|auto_generated|add9_result[6]~13  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\multiplier0|Mult0|auto_generated|add9_result[6]~13 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[6]~13 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\multiplier0|Mult0|auto_generated|add9_result[6]~13 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[7]~15  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7  & !\multiplier0|Mult0|auto_generated|add9_result[6]~13 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\multiplier0|Mult0|auto_generated|add9_result[6]~13 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[6]~13 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[7]~15 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[7]~14 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N16
cycloneii_lcell_comb \multiplier0|dataoutl[25]~28 (
// Equation(s):
// \multiplier0|dataoutl[25]~28_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout  & (\multiplier0|dataoutl[24]~27  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout  & (!\multiplier0|dataoutl[24]~27 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout  & 
// (!\multiplier0|dataoutl[24]~27 )) # (!\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout  & ((\multiplier0|dataoutl[24]~27 ) # (GND)))))
// \multiplier0|dataoutl[25]~29  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout  & !\multiplier0|dataoutl[24]~27 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((!\multiplier0|dataoutl[24]~27 ) # (!\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[7]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[24]~27 ),
	.combout(\multiplier0|dataoutl[25]~28_combout ),
	.cout(\multiplier0|dataoutl[25]~29 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[25]~28 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[25]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N17
cycloneii_lcell_ff \multiplier0|dataoutl[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[25]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [25]));

// Location: LCCOMB_X29_Y2_N0
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[8]~16 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[8]~16_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\multiplier0|Mult0|auto_generated|add9_result[7]~15 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[8]~17  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\multiplier0|Mult0|auto_generated|add9_result[7]~15 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT8  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT8  & !\multiplier0|Mult0|auto_generated|add9_result[7]~15 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[7]~15 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[8]~16_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[8]~17 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[8]~16 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N18
cycloneii_lcell_comb \multiplier0|dataoutl[26]~30 (
// Equation(s):
// \multiplier0|dataoutl[26]~30_combout  = ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\multiplier0|Mult0|auto_generated|add9_result[8]~16_combout  $ (!\multiplier0|dataoutl[25]~29 )))) # (GND)
// \multiplier0|dataoutl[26]~31  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\multiplier0|Mult0|auto_generated|add9_result[8]~16_combout ) # (!\multiplier0|dataoutl[25]~29 ))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (\multiplier0|Mult0|auto_generated|add9_result[8]~16_combout  & !\multiplier0|dataoutl[25]~29 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[8]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[25]~29 ),
	.combout(\multiplier0|dataoutl[26]~30_combout ),
	.cout(\multiplier0|dataoutl[26]~31 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[26]~30 .lut_mask = 16'h698E;
defparam \multiplier0|dataoutl[26]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N19
cycloneii_lcell_ff \multiplier0|dataoutl[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[26]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [26]));

// Location: LCCOMB_X29_Y2_N2
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[9]~18 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[9]~18_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9  & (\multiplier0|Mult0|auto_generated|add9_result[8]~17  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\multiplier0|Mult0|auto_generated|add9_result[8]~17 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[8]~17 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\multiplier0|Mult0|auto_generated|add9_result[8]~17 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[9]~19  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9  & !\multiplier0|Mult0|auto_generated|add9_result[8]~17 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9  & ((!\multiplier0|Mult0|auto_generated|add9_result[8]~17 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[8]~17 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[9]~19 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[9]~18 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N20
cycloneii_lcell_comb \multiplier0|dataoutl[27]~32 (
// Equation(s):
// \multiplier0|dataoutl[27]~32_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout  & (\multiplier0|dataoutl[26]~31  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout  & (!\multiplier0|dataoutl[26]~31 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout  & 
// (!\multiplier0|dataoutl[26]~31 )) # (!\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout  & ((\multiplier0|dataoutl[26]~31 ) # (GND)))))
// \multiplier0|dataoutl[27]~33  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout  & !\multiplier0|dataoutl[26]~31 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\multiplier0|dataoutl[26]~31 ) # (!\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[9]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[26]~31 ),
	.combout(\multiplier0|dataoutl[27]~32_combout ),
	.cout(\multiplier0|dataoutl[27]~33 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[27]~32 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[27]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N21
cycloneii_lcell_ff \multiplier0|dataoutl[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[27]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [27]));

// Location: LCCOMB_X28_Y3_N22
cycloneii_lcell_comb \multiplier0|dataoutl[28]~34 (
// Equation(s):
// \multiplier0|dataoutl[28]~34_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[10]~20_combout  $ (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\multiplier0|dataoutl[27]~33 )))) # (GND)
// \multiplier0|dataoutl[28]~35  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[10]~20_combout  & ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\multiplier0|dataoutl[27]~33 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[10]~20_combout  & (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT28  & !\multiplier0|dataoutl[27]~33 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[10]~20_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[27]~33 ),
	.combout(\multiplier0|dataoutl[28]~34_combout ),
	.cout(\multiplier0|dataoutl[28]~35 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[28]~34 .lut_mask = 16'h698E;
defparam \multiplier0|dataoutl[28]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N23
cycloneii_lcell_ff \multiplier0|dataoutl[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[28]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [28]));

// Location: LCCOMB_X29_Y2_N6
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[11]~22 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[11]~22_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11  & (\multiplier0|Mult0|auto_generated|add9_result[10]~21  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\multiplier0|Mult0|auto_generated|add9_result[10]~21 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[10]~21 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\multiplier0|Mult0|auto_generated|add9_result[10]~21 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[11]~23  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11  & !\multiplier0|Mult0|auto_generated|add9_result[10]~21 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11  & ((!\multiplier0|Mult0|auto_generated|add9_result[10]~21 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[10]~21 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[11]~23 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[11]~22 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N24
cycloneii_lcell_comb \multiplier0|dataoutl[29]~36 (
// Equation(s):
// \multiplier0|dataoutl[29]~36_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout  & (\multiplier0|dataoutl[28]~35  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout  & (!\multiplier0|dataoutl[28]~35 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout  & 
// (!\multiplier0|dataoutl[28]~35 )) # (!\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout  & ((\multiplier0|dataoutl[28]~35 ) # (GND)))))
// \multiplier0|dataoutl[29]~37  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout  & !\multiplier0|dataoutl[28]~35 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\multiplier0|dataoutl[28]~35 ) # (!\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[11]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[28]~35 ),
	.combout(\multiplier0|dataoutl[29]~36_combout ),
	.cout(\multiplier0|dataoutl[29]~37 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[29]~36 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[29]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N25
cycloneii_lcell_ff \multiplier0|dataoutl[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[29]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [29]));

// Location: LCCOMB_X29_Y2_N8
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[12]~24 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[12]~24_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\multiplier0|Mult0|auto_generated|add9_result[11]~23 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[12]~25  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\multiplier0|Mult0|auto_generated|add9_result[11]~23 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT12  & (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT12  & !\multiplier0|Mult0|auto_generated|add9_result[11]~23 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[11]~23 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[12]~24_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[12]~25 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[12]~24 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N26
cycloneii_lcell_comb \multiplier0|dataoutl[30]~38 (
// Equation(s):
// \multiplier0|dataoutl[30]~38_combout  = ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\multiplier0|Mult0|auto_generated|add9_result[12]~24_combout  $ (!\multiplier0|dataoutl[29]~37 )))) # (GND)
// \multiplier0|dataoutl[30]~39  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\multiplier0|Mult0|auto_generated|add9_result[12]~24_combout ) # (!\multiplier0|dataoutl[29]~37 ))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT30  
// & (\multiplier0|Mult0|auto_generated|add9_result[12]~24_combout  & !\multiplier0|dataoutl[29]~37 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[12]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[29]~37 ),
	.combout(\multiplier0|dataoutl[30]~38_combout ),
	.cout(\multiplier0|dataoutl[30]~39 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[30]~38 .lut_mask = 16'h698E;
defparam \multiplier0|dataoutl[30]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N27
cycloneii_lcell_ff \multiplier0|dataoutl[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[30]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [30]));

// Location: LCCOMB_X29_Y2_N10
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[13]~26 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[13]~26_combout  = (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13  & (\multiplier0|Mult0|auto_generated|add9_result[12]~25  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\multiplier0|Mult0|auto_generated|add9_result[12]~25 )))) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[12]~25 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\multiplier0|Mult0|auto_generated|add9_result[12]~25 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[13]~27  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13  & !\multiplier0|Mult0|auto_generated|add9_result[12]~25 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13  & ((!\multiplier0|Mult0|auto_generated|add9_result[12]~25 ) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[12]~25 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[13]~27 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[13]~26 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y3_N28
cycloneii_lcell_comb \multiplier0|dataoutl[31]~40 (
// Equation(s):
// \multiplier0|dataoutl[31]~40_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout  & (\multiplier0|dataoutl[30]~39  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout  & (!\multiplier0|dataoutl[30]~39 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout  & 
// (!\multiplier0|dataoutl[30]~39 )) # (!\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout  & ((\multiplier0|dataoutl[30]~39 ) # (GND)))))
// \multiplier0|dataoutl[31]~41  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout  & !\multiplier0|dataoutl[30]~39 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31  & 
// ((!\multiplier0|dataoutl[30]~39 ) # (!\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[13]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[30]~39 ),
	.combout(\multiplier0|dataoutl[31]~40_combout ),
	.cout(\multiplier0|dataoutl[31]~41 ));
// synopsys translate_off
defparam \multiplier0|dataoutl[31]~40 .lut_mask = 16'h9617;
defparam \multiplier0|dataoutl[31]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N29
cycloneii_lcell_ff \multiplier0|dataoutl[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataoutl[31]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataoutl [31]));

// Location: LCCOMB_X28_Y3_N30
cycloneii_lcell_comb \multiplier0|dataouth[0]~32 (
// Equation(s):
// \multiplier0|dataouth[0]~32_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[14]~28_combout  $ (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT32  $ (!\multiplier0|dataoutl[31]~41 )))) # (GND)
// \multiplier0|dataouth[0]~33  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[14]~28_combout  & ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT32 ) # (!\multiplier0|dataoutl[31]~41 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[14]~28_combout  & (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT32  & !\multiplier0|dataoutl[31]~41 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[14]~28_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataoutl[31]~41 ),
	.combout(\multiplier0|dataouth[0]~32_combout ),
	.cout(\multiplier0|dataouth[0]~33 ));
// synopsys translate_off
defparam \multiplier0|dataouth[0]~32 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[0]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y3_N31
cycloneii_lcell_ff \multiplier0|dataouth[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[0]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [0]));

// Location: LCCOMB_X29_Y2_N14
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[15]~30 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[15]~30_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15  & (\multiplier0|Mult0|auto_generated|add9_result[14]~29  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\multiplier0|Mult0|auto_generated|add9_result[14]~29 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[14]~29 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\multiplier0|Mult0|auto_generated|add9_result[14]~29 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[15]~31  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15  & !\multiplier0|Mult0|auto_generated|add9_result[14]~29 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\multiplier0|Mult0|auto_generated|add9_result[14]~29 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[14]~29 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[15]~31 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[15]~30 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N0
cycloneii_lcell_comb \multiplier0|dataouth[1]~34 (
// Equation(s):
// \multiplier0|dataouth[1]~34_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout  & (\multiplier0|dataouth[0]~33  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout  & (!\multiplier0|dataouth[0]~33 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout  & 
// (!\multiplier0|dataouth[0]~33 )) # (!\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout  & ((\multiplier0|dataouth[0]~33 ) # (GND)))))
// \multiplier0|dataouth[1]~35  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout  & !\multiplier0|dataouth[0]~33 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// ((!\multiplier0|dataouth[0]~33 ) # (!\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[15]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[0]~33 ),
	.combout(\multiplier0|dataouth[1]~34_combout ),
	.cout(\multiplier0|dataouth[1]~35 ));
// synopsys translate_off
defparam \multiplier0|dataouth[1]~34 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N1
cycloneii_lcell_ff \multiplier0|dataouth[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[1]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [1]));

// Location: LCCOMB_X28_Y2_N2
cycloneii_lcell_comb \multiplier0|dataouth[2]~36 (
// Equation(s):
// \multiplier0|dataouth[2]~36_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[16]~32_combout  $ (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT34  $ (!\multiplier0|dataouth[1]~35 )))) # (GND)
// \multiplier0|dataouth[2]~37  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[16]~32_combout  & ((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT34 ) # (!\multiplier0|dataouth[1]~35 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[16]~32_combout  & (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT34  & !\multiplier0|dataouth[1]~35 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[16]~32_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[1]~35 ),
	.combout(\multiplier0|dataouth[2]~36_combout ),
	.cout(\multiplier0|dataouth[2]~37 ));
// synopsys translate_off
defparam \multiplier0|dataouth[2]~36 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N3
cycloneii_lcell_ff \multiplier0|dataouth[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[2]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [2]));

// Location: LCCOMB_X29_Y2_N18
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[17]~34 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[17]~34_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17  & (\multiplier0|Mult0|auto_generated|add9_result[16]~33  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\multiplier0|Mult0|auto_generated|add9_result[16]~33 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[16]~33 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\multiplier0|Mult0|auto_generated|add9_result[16]~33 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[17]~35  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17  & !\multiplier0|Mult0|auto_generated|add9_result[16]~33 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17  & ((!\multiplier0|Mult0|auto_generated|add9_result[16]~33 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[16]~33 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[17]~35 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[17]~34 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N4
cycloneii_lcell_comb \multiplier0|dataouth[3]~38 (
// Equation(s):
// \multiplier0|dataouth[3]~38_combout  = (\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout  & (\multiplier0|dataouth[2]~37  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout  & (!\multiplier0|dataouth[2]~37 )))) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout  & 
// (!\multiplier0|dataouth[2]~37 )) # (!\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout  & ((\multiplier0|dataouth[2]~37 ) # (GND)))))
// \multiplier0|dataouth[3]~39  = CARRY((\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout  & !\multiplier0|dataouth[2]~37 )) # (!\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35  & 
// ((!\multiplier0|dataouth[2]~37 ) # (!\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[17]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[2]~37 ),
	.combout(\multiplier0|dataouth[3]~38_combout ),
	.cout(\multiplier0|dataouth[3]~39 ));
// synopsys translate_off
defparam \multiplier0|dataouth[3]~38 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N5
cycloneii_lcell_ff \multiplier0|dataouth[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[3]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [3]));

// Location: LCCOMB_X28_Y2_N6
cycloneii_lcell_comb \multiplier0|dataouth[4]~40 (
// Equation(s):
// \multiplier0|dataouth[4]~40_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[18]~36_combout  $ (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT18  $ (!\multiplier0|dataouth[3]~39 )))) # (GND)
// \multiplier0|dataouth[4]~41  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[18]~36_combout  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT18 ) # (!\multiplier0|dataouth[3]~39 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[18]~36_combout  & (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT18  & !\multiplier0|dataouth[3]~39 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[18]~36_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[3]~39 ),
	.combout(\multiplier0|dataouth[4]~40_combout ),
	.cout(\multiplier0|dataouth[4]~41 ));
// synopsys translate_off
defparam \multiplier0|dataouth[4]~40 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N7
cycloneii_lcell_ff \multiplier0|dataouth[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[4]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [4]));

// Location: DSPMULT_X30_Y1_N0
cycloneii_mac_mult \multiplier0|Mult0|auto_generated|mac_mult7 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\mem_m0|ram|sram|ram_block|auto_generated|q_a [31],\mem_m0|ram|sram|ram_block|auto_generated|q_a [30],\mem_m0|ram|sram|ram_block|auto_generated|q_a [29],\mem_m0|ram|sram|ram_block|auto_generated|q_a [28],\mem_m0|ram|sram|ram_block|auto_generated|q_a [27],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [26],\mem_m0|ram|sram|ram_block|auto_generated|q_a [25],\mem_m0|ram|sram|ram_block|auto_generated|q_a [24],\mem_m0|ram|sram|ram_block|auto_generated|q_a [23],\mem_m0|ram|sram|ram_block|auto_generated|q_a [22],
\mem_m0|ram|sram|ram_block|auto_generated|q_a [21],\mem_m0|ram|sram|ram_block|auto_generated|q_a [20],\mem_m0|ram|sram|ram_block|auto_generated|q_a [19],\mem_m0|ram|sram|ram_block|auto_generated|q_a [18],gnd,gnd,gnd,gnd}),
	.datab({\mem_e0|ram|sram|ram_block|auto_generated|q_a [31],\mem_e0|ram|sram|ram_block|auto_generated|q_a [30],\mem_e0|ram|sram|ram_block|auto_generated|q_a [29],\mem_e0|ram|sram|ram_block|auto_generated|q_a [28],\mem_e0|ram|sram|ram_block|auto_generated|q_a [27],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [26],\mem_e0|ram|sram|ram_block|auto_generated|q_a [25],\mem_e0|ram|sram|ram_block|auto_generated|q_a [24],\mem_e0|ram|sram|ram_block|auto_generated|q_a [23],\mem_e0|ram|sram|ram_block|auto_generated|q_a [22],
\mem_e0|ram|sram|ram_block|auto_generated|q_a [21],\mem_e0|ram|sram|ram_block|auto_generated|q_a [20],\mem_e0|ram|sram|ram_block|auto_generated|q_a [19],\mem_e0|ram|sram|ram_block|auto_generated|q_a [18],gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\multiplier0|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|mac_mult7 .dataa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult7 .datab_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \multiplier0|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \multiplier0|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y2_N22
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[19]~38 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[19]~38_combout  = (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1  & (\multiplier0|Mult0|auto_generated|add9_result[18]~37  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\multiplier0|Mult0|auto_generated|add9_result[18]~37 )))) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[18]~37 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\multiplier0|Mult0|auto_generated|add9_result[18]~37 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[19]~39  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1  & !\multiplier0|Mult0|auto_generated|add9_result[18]~37 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\multiplier0|Mult0|auto_generated|add9_result[18]~37 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[18]~37 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[19]~39 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[19]~38 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N8
cycloneii_lcell_comb \multiplier0|dataouth[5]~42 (
// Equation(s):
// \multiplier0|dataouth[5]~42_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout  & (\multiplier0|dataouth[4]~41  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout  & (!\multiplier0|dataouth[4]~41 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout  & 
// (!\multiplier0|dataouth[4]~41 )) # (!\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout  & ((\multiplier0|dataouth[4]~41 ) # (GND)))))
// \multiplier0|dataouth[5]~43  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout  & !\multiplier0|dataouth[4]~41 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// ((!\multiplier0|dataouth[4]~41 ) # (!\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[19]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[4]~41 ),
	.combout(\multiplier0|dataouth[5]~42_combout ),
	.cout(\multiplier0|dataouth[5]~43 ));
// synopsys translate_off
defparam \multiplier0|dataouth[5]~42 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N9
cycloneii_lcell_ff \multiplier0|dataouth[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[5]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [5]));

// Location: LCCOMB_X29_Y2_N24
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[20]~40 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[20]~40_combout  = ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT2  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT20  $ (!\multiplier0|Mult0|auto_generated|add9_result[19]~39 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[20]~41  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT2  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT20 ) # (!\multiplier0|Mult0|auto_generated|add9_result[19]~39 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT2  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT20  & !\multiplier0|Mult0|auto_generated|add9_result[19]~39 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[19]~39 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[20]~40_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[20]~41 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[20]~40 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N10
cycloneii_lcell_comb \multiplier0|dataouth[6]~44 (
// Equation(s):
// \multiplier0|dataouth[6]~44_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT20  $ (\multiplier0|Mult0|auto_generated|add9_result[20]~40_combout  $ (!\multiplier0|dataouth[5]~43 )))) # (GND)
// \multiplier0|dataouth[6]~45  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT20  & ((\multiplier0|Mult0|auto_generated|add9_result[20]~40_combout ) # (!\multiplier0|dataouth[5]~43 ))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT20  & 
// (\multiplier0|Mult0|auto_generated|add9_result[20]~40_combout  & !\multiplier0|dataouth[5]~43 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[20]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[5]~43 ),
	.combout(\multiplier0|dataouth[6]~44_combout ),
	.cout(\multiplier0|dataouth[6]~45 ));
// synopsys translate_off
defparam \multiplier0|dataouth[6]~44 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N11
cycloneii_lcell_ff \multiplier0|dataouth[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[6]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [6]));

// Location: LCCOMB_X28_Y2_N12
cycloneii_lcell_comb \multiplier0|dataouth[7]~46 (
// Equation(s):
// \multiplier0|dataouth[7]~46_combout  = (\multiplier0|Mult0|auto_generated|add9_result[21]~42_combout  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21  & (\multiplier0|dataouth[6]~45  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\multiplier0|dataouth[6]~45 )))) # (!\multiplier0|Mult0|auto_generated|add9_result[21]~42_combout  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\multiplier0|dataouth[6]~45 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\multiplier0|dataouth[6]~45 ) # (GND)))))
// \multiplier0|dataouth[7]~47  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[21]~42_combout  & (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21  & !\multiplier0|dataouth[6]~45 )) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[21]~42_combout  & ((!\multiplier0|dataouth[6]~45 ) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21 ))))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[21]~42_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[6]~45 ),
	.combout(\multiplier0|dataouth[7]~46_combout ),
	.cout(\multiplier0|dataouth[7]~47 ));
// synopsys translate_off
defparam \multiplier0|dataouth[7]~46 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N13
cycloneii_lcell_ff \multiplier0|dataouth[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[7]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [7]));

// Location: LCCOMB_X29_Y2_N28
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[22]~44 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[22]~44_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT22  $ (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT4  $ (!\multiplier0|Mult0|auto_generated|add9_result[21]~43 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[22]~45  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT22  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT4 ) # (!\multiplier0|Mult0|auto_generated|add9_result[21]~43 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT22  & (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT4  & !\multiplier0|Mult0|auto_generated|add9_result[21]~43 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[21]~43 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[22]~44_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[22]~45 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[22]~44 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N14
cycloneii_lcell_comb \multiplier0|dataouth[8]~48 (
// Equation(s):
// \multiplier0|dataouth[8]~48_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT22  $ (\multiplier0|Mult0|auto_generated|add9_result[22]~44_combout  $ (!\multiplier0|dataouth[7]~47 )))) # (GND)
// \multiplier0|dataouth[8]~49  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT22  & ((\multiplier0|Mult0|auto_generated|add9_result[22]~44_combout ) # (!\multiplier0|dataouth[7]~47 ))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT22  & 
// (\multiplier0|Mult0|auto_generated|add9_result[22]~44_combout  & !\multiplier0|dataouth[7]~47 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[22]~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[7]~47 ),
	.combout(\multiplier0|dataouth[8]~48_combout ),
	.cout(\multiplier0|dataouth[8]~49 ));
// synopsys translate_off
defparam \multiplier0|dataouth[8]~48 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N15
cycloneii_lcell_ff \multiplier0|dataouth[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[8]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [8]));

// Location: LCCOMB_X29_Y2_N30
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[23]~46 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[23]~46_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23  & (\multiplier0|Mult0|auto_generated|add9_result[22]~45  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23  & (!\multiplier0|Mult0|auto_generated|add9_result[22]~45 )))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[22]~45 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\multiplier0|Mult0|auto_generated|add9_result[22]~45 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[23]~47  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23  & !\multiplier0|Mult0|auto_generated|add9_result[22]~45 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5  & ((!\multiplier0|Mult0|auto_generated|add9_result[22]~45 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[22]~45 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[23]~47 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[23]~46 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N16
cycloneii_lcell_comb \multiplier0|dataouth[9]~50 (
// Equation(s):
// \multiplier0|dataouth[9]~50_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout  & (\multiplier0|dataouth[8]~49  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout  & (!\multiplier0|dataouth[8]~49 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout  & 
// (!\multiplier0|dataouth[8]~49 )) # (!\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout  & ((\multiplier0|dataouth[8]~49 ) # (GND)))))
// \multiplier0|dataouth[9]~51  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23  & (!\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout  & !\multiplier0|dataouth[8]~49 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23  & 
// ((!\multiplier0|dataouth[8]~49 ) # (!\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[23]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[8]~49 ),
	.combout(\multiplier0|dataouth[9]~50_combout ),
	.cout(\multiplier0|dataouth[9]~51 ));
// synopsys translate_off
defparam \multiplier0|dataouth[9]~50 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N17
cycloneii_lcell_ff \multiplier0|dataouth[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[9]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [9]));

// Location: LCCOMB_X28_Y2_N18
cycloneii_lcell_comb \multiplier0|dataouth[10]~52 (
// Equation(s):
// \multiplier0|dataouth[10]~52_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[24]~48_combout  $ (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT24  $ (!\multiplier0|dataouth[9]~51 )))) # (GND)
// \multiplier0|dataouth[10]~53  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[24]~48_combout  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT24 ) # (!\multiplier0|dataouth[9]~51 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[24]~48_combout  & (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT24  & !\multiplier0|dataouth[9]~51 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[24]~48_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[9]~51 ),
	.combout(\multiplier0|dataouth[10]~52_combout ),
	.cout(\multiplier0|dataouth[10]~53 ));
// synopsys translate_off
defparam \multiplier0|dataouth[10]~52 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N19
cycloneii_lcell_ff \multiplier0|dataouth[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[10]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [10]));

// Location: LCCOMB_X29_Y1_N2
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[25]~50 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[25]~50_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25  & (\multiplier0|Mult0|auto_generated|add9_result[24]~49  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\multiplier0|Mult0|auto_generated|add9_result[24]~49 )))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[24]~49 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\multiplier0|Mult0|auto_generated|add9_result[24]~49 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[25]~51  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25  & !\multiplier0|Mult0|auto_generated|add9_result[24]~49 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7  & ((!\multiplier0|Mult0|auto_generated|add9_result[24]~49 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[24]~49 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[25]~51 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[25]~50 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N20
cycloneii_lcell_comb \multiplier0|dataouth[11]~54 (
// Equation(s):
// \multiplier0|dataouth[11]~54_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout  & (\multiplier0|dataouth[10]~53  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout  & (!\multiplier0|dataouth[10]~53 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout  & 
// (!\multiplier0|dataouth[10]~53 )) # (!\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout  & ((\multiplier0|dataouth[10]~53 ) # (GND)))))
// \multiplier0|dataouth[11]~55  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout  & !\multiplier0|dataouth[10]~53 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25  & 
// ((!\multiplier0|dataouth[10]~53 ) # (!\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[25]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[10]~53 ),
	.combout(\multiplier0|dataouth[11]~54_combout ),
	.cout(\multiplier0|dataouth[11]~55 ));
// synopsys translate_off
defparam \multiplier0|dataouth[11]~54 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N21
cycloneii_lcell_ff \multiplier0|dataouth[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[11]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [11]));

// Location: LCCOMB_X29_Y1_N4
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[26]~52 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[26]~52_combout  = ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT26  $ (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT8  $ (!\multiplier0|Mult0|auto_generated|add9_result[25]~51 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[26]~53  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT26  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT8 ) # (!\multiplier0|Mult0|auto_generated|add9_result[25]~51 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT26  & (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT8  & !\multiplier0|Mult0|auto_generated|add9_result[25]~51 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[25]~51 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[26]~52_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[26]~53 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[26]~52 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N22
cycloneii_lcell_comb \multiplier0|dataouth[12]~56 (
// Equation(s):
// \multiplier0|dataouth[12]~56_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT26  $ (\multiplier0|Mult0|auto_generated|add9_result[26]~52_combout  $ (!\multiplier0|dataouth[11]~55 )))) # (GND)
// \multiplier0|dataouth[12]~57  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT26  & ((\multiplier0|Mult0|auto_generated|add9_result[26]~52_combout ) # (!\multiplier0|dataouth[11]~55 ))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT26  
// & (\multiplier0|Mult0|auto_generated|add9_result[26]~52_combout  & !\multiplier0|dataouth[11]~55 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[26]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[11]~55 ),
	.combout(\multiplier0|dataouth[12]~56_combout ),
	.cout(\multiplier0|dataouth[12]~57 ));
// synopsys translate_off
defparam \multiplier0|dataouth[12]~56 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N23
cycloneii_lcell_ff \multiplier0|dataouth[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[12]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [12]));

// Location: LCCOMB_X29_Y1_N6
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[27]~54 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[27]~54_combout  = (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9  & (\multiplier0|Mult0|auto_generated|add9_result[26]~53  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\multiplier0|Mult0|auto_generated|add9_result[26]~53 )))) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[26]~53 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\multiplier0|Mult0|auto_generated|add9_result[26]~53 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[27]~55  = CARRY((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9  & !\multiplier0|Mult0|auto_generated|add9_result[26]~53 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27  & ((!\multiplier0|Mult0|auto_generated|add9_result[26]~53 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[26]~53 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[27]~55 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[27]~54 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N24
cycloneii_lcell_comb \multiplier0|dataouth[13]~58 (
// Equation(s):
// \multiplier0|dataouth[13]~58_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout  & (\multiplier0|dataouth[12]~57  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout  & (!\multiplier0|dataouth[12]~57 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout  & 
// (!\multiplier0|dataouth[12]~57 )) # (!\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout  & ((\multiplier0|dataouth[12]~57 ) # (GND)))))
// \multiplier0|dataouth[13]~59  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27  & (!\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout  & !\multiplier0|dataouth[12]~57 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27  & 
// ((!\multiplier0|dataouth[12]~57 ) # (!\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[27]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[12]~57 ),
	.combout(\multiplier0|dataouth[13]~58_combout ),
	.cout(\multiplier0|dataouth[13]~59 ));
// synopsys translate_off
defparam \multiplier0|dataouth[13]~58 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N25
cycloneii_lcell_ff \multiplier0|dataouth[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[13]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [13]));

// Location: LCCOMB_X28_Y2_N26
cycloneii_lcell_comb \multiplier0|dataouth[14]~60 (
// Equation(s):
// \multiplier0|dataouth[14]~60_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[28]~56_combout  $ (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT28  $ (!\multiplier0|dataouth[13]~59 )))) # (GND)
// \multiplier0|dataouth[14]~61  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[28]~56_combout  & ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT28 ) # (!\multiplier0|dataouth[13]~59 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[28]~56_combout  & (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT28  & !\multiplier0|dataouth[13]~59 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[28]~56_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[13]~59 ),
	.combout(\multiplier0|dataouth[14]~60_combout ),
	.cout(\multiplier0|dataouth[14]~61 ));
// synopsys translate_off
defparam \multiplier0|dataouth[14]~60 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N27
cycloneii_lcell_ff \multiplier0|dataouth[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[14]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [14]));

// Location: LCCOMB_X29_Y1_N10
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[29]~58 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[29]~58_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29  & (\multiplier0|Mult0|auto_generated|add9_result[28]~57  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29  & (!\multiplier0|Mult0|auto_generated|add9_result[28]~57 )))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29  & 
// (!\multiplier0|Mult0|auto_generated|add9_result[28]~57 )) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29  & ((\multiplier0|Mult0|auto_generated|add9_result[28]~57 ) # (GND)))))
// \multiplier0|Mult0|auto_generated|add9_result[29]~59  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29  & !\multiplier0|Mult0|auto_generated|add9_result[28]~57 )) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11  & ((!\multiplier0|Mult0|auto_generated|add9_result[28]~57 ) # (!\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29 ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[28]~57 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[29]~59 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[29]~58 .lut_mask = 16'h9617;
defparam \multiplier0|Mult0|auto_generated|add9_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N28
cycloneii_lcell_comb \multiplier0|dataouth[15]~62 (
// Equation(s):
// \multiplier0|dataouth[15]~62_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout  & (\multiplier0|dataouth[14]~61  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout  & (!\multiplier0|dataouth[14]~61 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout  & 
// (!\multiplier0|dataouth[14]~61 )) # (!\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout  & ((\multiplier0|dataouth[14]~61 ) # (GND)))))
// \multiplier0|dataouth[15]~63  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout  & !\multiplier0|dataouth[14]~61 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29  & 
// ((!\multiplier0|dataouth[14]~61 ) # (!\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[29]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[14]~61 ),
	.combout(\multiplier0|dataouth[15]~62_combout ),
	.cout(\multiplier0|dataouth[15]~63 ));
// synopsys translate_off
defparam \multiplier0|dataouth[15]~62 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N29
cycloneii_lcell_ff \multiplier0|dataouth[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[15]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [15]));

// Location: LCCOMB_X29_Y1_N12
cycloneii_lcell_comb \multiplier0|Mult0|auto_generated|add9_result[30]~60 (
// Equation(s):
// \multiplier0|Mult0|auto_generated|add9_result[30]~60_combout  = ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT12  $ (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT30  $ (!\multiplier0|Mult0|auto_generated|add9_result[29]~59 )))) # (GND)
// \multiplier0|Mult0|auto_generated|add9_result[30]~61  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT12  & ((\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT30 ) # (!\multiplier0|Mult0|auto_generated|add9_result[29]~59 ))) # 
// (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT12  & (\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT30  & !\multiplier0|Mult0|auto_generated|add9_result[29]~59 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|Mult0|auto_generated|add9_result[29]~59 ),
	.combout(\multiplier0|Mult0|auto_generated|add9_result[30]~60_combout ),
	.cout(\multiplier0|Mult0|auto_generated|add9_result[30]~61 ));
// synopsys translate_off
defparam \multiplier0|Mult0|auto_generated|add9_result[30]~60 .lut_mask = 16'h698E;
defparam \multiplier0|Mult0|auto_generated|add9_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y2_N30
cycloneii_lcell_comb \multiplier0|dataouth[16]~64 (
// Equation(s):
// \multiplier0|dataouth[16]~64_combout  = ((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT30  $ (\multiplier0|Mult0|auto_generated|add9_result[30]~60_combout  $ (!\multiplier0|dataouth[15]~63 )))) # (GND)
// \multiplier0|dataouth[16]~65  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT30  & ((\multiplier0|Mult0|auto_generated|add9_result[30]~60_combout ) # (!\multiplier0|dataouth[15]~63 ))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT30  
// & (\multiplier0|Mult0|auto_generated|add9_result[30]~60_combout  & !\multiplier0|dataouth[15]~63 )))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[30]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[15]~63 ),
	.combout(\multiplier0|dataouth[16]~64_combout ),
	.cout(\multiplier0|dataouth[16]~65 ));
// synopsys translate_off
defparam \multiplier0|dataouth[16]~64 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y2_N31
cycloneii_lcell_ff \multiplier0|dataouth[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[16]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [16]));

// Location: LCCOMB_X28_Y1_N0
cycloneii_lcell_comb \multiplier0|dataouth[17]~66 (
// Equation(s):
// \multiplier0|dataouth[17]~66_combout  = (\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout  & (\multiplier0|dataouth[16]~65  & VCC)) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout  & (!\multiplier0|dataouth[16]~65 )))) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout  & 
// (!\multiplier0|dataouth[16]~65 )) # (!\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout  & ((\multiplier0|dataouth[16]~65 ) # (GND)))))
// \multiplier0|dataouth[17]~67  = CARRY((\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout  & !\multiplier0|dataouth[16]~65 )) # (!\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31  & 
// ((!\multiplier0|dataouth[16]~65 ) # (!\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout ))))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datab(\multiplier0|Mult0|auto_generated|add9_result[31]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[16]~65 ),
	.combout(\multiplier0|dataouth[17]~66_combout ),
	.cout(\multiplier0|dataouth[17]~67 ));
// synopsys translate_off
defparam \multiplier0|dataouth[17]~66 .lut_mask = 16'h9617;
defparam \multiplier0|dataouth[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N1
cycloneii_lcell_ff \multiplier0|dataouth[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[17]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [17]));

// Location: LCCOMB_X28_Y1_N2
cycloneii_lcell_comb \multiplier0|dataouth[18]~68 (
// Equation(s):
// \multiplier0|dataouth[18]~68_combout  = ((\multiplier0|Mult0|auto_generated|add9_result[32]~64_combout  $ (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT14  $ (!\multiplier0|dataouth[17]~67 )))) # (GND)
// \multiplier0|dataouth[18]~69  = CARRY((\multiplier0|Mult0|auto_generated|add9_result[32]~64_combout  & ((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT14 ) # (!\multiplier0|dataouth[17]~67 ))) # 
// (!\multiplier0|Mult0|auto_generated|add9_result[32]~64_combout  & (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT14  & !\multiplier0|dataouth[17]~67 )))

	.dataa(\multiplier0|Mult0|auto_generated|add9_result[32]~64_combout ),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[17]~67 ),
	.combout(\multiplier0|dataouth[18]~68_combout ),
	.cout(\multiplier0|dataouth[18]~69 ));
// synopsys translate_off
defparam \multiplier0|dataouth[18]~68 .lut_mask = 16'h698E;
defparam \multiplier0|dataouth[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N3
cycloneii_lcell_ff \multiplier0|dataouth[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[18]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [18]));

// Location: LCCOMB_X28_Y1_N4
cycloneii_lcell_comb \multiplier0|dataouth[19]~70 (
// Equation(s):
// \multiplier0|dataouth[19]~70_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT15  & (!\multiplier0|dataouth[18]~69 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\multiplier0|dataouth[18]~69 ) # (GND)))
// \multiplier0|dataouth[19]~71  = CARRY((!\multiplier0|dataouth[18]~69 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT15 ))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[18]~69 ),
	.combout(\multiplier0|dataouth[19]~70_combout ),
	.cout(\multiplier0|dataouth[19]~71 ));
// synopsys translate_off
defparam \multiplier0|dataouth[19]~70 .lut_mask = 16'h5A5F;
defparam \multiplier0|dataouth[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N5
cycloneii_lcell_ff \multiplier0|dataouth[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[19]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [19]));

// Location: LCCOMB_X28_Y1_N6
cycloneii_lcell_comb \multiplier0|dataouth[20]~72 (
// Equation(s):
// \multiplier0|dataouth[20]~72_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT16  & (\multiplier0|dataouth[19]~71  $ (GND))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT16  & (!\multiplier0|dataouth[19]~71  & VCC))
// \multiplier0|dataouth[20]~73  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT16  & !\multiplier0|dataouth[19]~71 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[19]~71 ),
	.combout(\multiplier0|dataouth[20]~72_combout ),
	.cout(\multiplier0|dataouth[20]~73 ));
// synopsys translate_off
defparam \multiplier0|dataouth[20]~72 .lut_mask = 16'hC30C;
defparam \multiplier0|dataouth[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N7
cycloneii_lcell_ff \multiplier0|dataouth[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[20]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [20]));

// Location: LCCOMB_X28_Y1_N8
cycloneii_lcell_comb \multiplier0|dataouth[21]~74 (
// Equation(s):
// \multiplier0|dataouth[21]~74_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT17  & (!\multiplier0|dataouth[20]~73 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT17  & ((\multiplier0|dataouth[20]~73 ) # (GND)))
// \multiplier0|dataouth[21]~75  = CARRY((!\multiplier0|dataouth[20]~73 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT17 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[20]~73 ),
	.combout(\multiplier0|dataouth[21]~74_combout ),
	.cout(\multiplier0|dataouth[21]~75 ));
// synopsys translate_off
defparam \multiplier0|dataouth[21]~74 .lut_mask = 16'h3C3F;
defparam \multiplier0|dataouth[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N9
cycloneii_lcell_ff \multiplier0|dataouth[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[21]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [21]));

// Location: LCCOMB_X28_Y1_N10
cycloneii_lcell_comb \multiplier0|dataouth[22]~76 (
// Equation(s):
// \multiplier0|dataouth[22]~76_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT18  & (\multiplier0|dataouth[21]~75  $ (GND))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT18  & (!\multiplier0|dataouth[21]~75  & VCC))
// \multiplier0|dataouth[22]~77  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT18  & !\multiplier0|dataouth[21]~75 ))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[21]~75 ),
	.combout(\multiplier0|dataouth[22]~76_combout ),
	.cout(\multiplier0|dataouth[22]~77 ));
// synopsys translate_off
defparam \multiplier0|dataouth[22]~76 .lut_mask = 16'hA50A;
defparam \multiplier0|dataouth[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N11
cycloneii_lcell_ff \multiplier0|dataouth[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[22]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [22]));

// Location: LCCOMB_X28_Y1_N12
cycloneii_lcell_comb \multiplier0|dataouth[23]~78 (
// Equation(s):
// \multiplier0|dataouth[23]~78_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\multiplier0|dataouth[22]~77 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT19  & ((\multiplier0|dataouth[22]~77 ) # (GND)))
// \multiplier0|dataouth[23]~79  = CARRY((!\multiplier0|dataouth[22]~77 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT19 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[22]~77 ),
	.combout(\multiplier0|dataouth[23]~78_combout ),
	.cout(\multiplier0|dataouth[23]~79 ));
// synopsys translate_off
defparam \multiplier0|dataouth[23]~78 .lut_mask = 16'h3C3F;
defparam \multiplier0|dataouth[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N13
cycloneii_lcell_ff \multiplier0|dataouth[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[23]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [23]));

// Location: LCCOMB_X28_Y1_N14
cycloneii_lcell_comb \multiplier0|dataouth[24]~80 (
// Equation(s):
// \multiplier0|dataouth[24]~80_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT20  & (\multiplier0|dataouth[23]~79  $ (GND))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT20  & (!\multiplier0|dataouth[23]~79  & VCC))
// \multiplier0|dataouth[24]~81  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT20  & !\multiplier0|dataouth[23]~79 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[23]~79 ),
	.combout(\multiplier0|dataouth[24]~80_combout ),
	.cout(\multiplier0|dataouth[24]~81 ));
// synopsys translate_off
defparam \multiplier0|dataouth[24]~80 .lut_mask = 16'hC30C;
defparam \multiplier0|dataouth[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N15
cycloneii_lcell_ff \multiplier0|dataouth[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[24]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [24]));

// Location: LCCOMB_X28_Y1_N16
cycloneii_lcell_comb \multiplier0|dataouth[25]~82 (
// Equation(s):
// \multiplier0|dataouth[25]~82_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\multiplier0|dataouth[24]~81 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT21  & ((\multiplier0|dataouth[24]~81 ) # (GND)))
// \multiplier0|dataouth[25]~83  = CARRY((!\multiplier0|dataouth[24]~81 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT21 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[24]~81 ),
	.combout(\multiplier0|dataouth[25]~82_combout ),
	.cout(\multiplier0|dataouth[25]~83 ));
// synopsys translate_off
defparam \multiplier0|dataouth[25]~82 .lut_mask = 16'h3C3F;
defparam \multiplier0|dataouth[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N17
cycloneii_lcell_ff \multiplier0|dataouth[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[25]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [25]));

// Location: LCCOMB_X28_Y1_N18
cycloneii_lcell_comb \multiplier0|dataouth[26]~84 (
// Equation(s):
// \multiplier0|dataouth[26]~84_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT22  & (\multiplier0|dataouth[25]~83  $ (GND))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT22  & (!\multiplier0|dataouth[25]~83  & VCC))
// \multiplier0|dataouth[26]~85  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT22  & !\multiplier0|dataouth[25]~83 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[25]~83 ),
	.combout(\multiplier0|dataouth[26]~84_combout ),
	.cout(\multiplier0|dataouth[26]~85 ));
// synopsys translate_off
defparam \multiplier0|dataouth[26]~84 .lut_mask = 16'hC30C;
defparam \multiplier0|dataouth[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N19
cycloneii_lcell_ff \multiplier0|dataouth[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[26]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [26]));

// Location: LCCOMB_X28_Y1_N20
cycloneii_lcell_comb \multiplier0|dataouth[27]~86 (
// Equation(s):
// \multiplier0|dataouth[27]~86_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\multiplier0|dataouth[26]~85 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT23  & ((\multiplier0|dataouth[26]~85 ) # (GND)))
// \multiplier0|dataouth[27]~87  = CARRY((!\multiplier0|dataouth[26]~85 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT23 ))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[26]~85 ),
	.combout(\multiplier0|dataouth[27]~86_combout ),
	.cout(\multiplier0|dataouth[27]~87 ));
// synopsys translate_off
defparam \multiplier0|dataouth[27]~86 .lut_mask = 16'h5A5F;
defparam \multiplier0|dataouth[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N21
cycloneii_lcell_ff \multiplier0|dataouth[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[27]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [27]));

// Location: LCCOMB_X28_Y1_N22
cycloneii_lcell_comb \multiplier0|dataouth[28]~88 (
// Equation(s):
// \multiplier0|dataouth[28]~88_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT24  & (\multiplier0|dataouth[27]~87  $ (GND))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT24  & (!\multiplier0|dataouth[27]~87  & VCC))
// \multiplier0|dataouth[28]~89  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT24  & !\multiplier0|dataouth[27]~87 ))

	.dataa(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[27]~87 ),
	.combout(\multiplier0|dataouth[28]~88_combout ),
	.cout(\multiplier0|dataouth[28]~89 ));
// synopsys translate_off
defparam \multiplier0|dataouth[28]~88 .lut_mask = 16'hA50A;
defparam \multiplier0|dataouth[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N23
cycloneii_lcell_ff \multiplier0|dataouth[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[28]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [28]));

// Location: LCCOMB_X28_Y1_N24
cycloneii_lcell_comb \multiplier0|dataouth[29]~90 (
// Equation(s):
// \multiplier0|dataouth[29]~90_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT25  & (!\multiplier0|dataouth[28]~89 )) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT25  & ((\multiplier0|dataouth[28]~89 ) # (GND)))
// \multiplier0|dataouth[29]~91  = CARRY((!\multiplier0|dataouth[28]~89 ) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT25 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[28]~89 ),
	.combout(\multiplier0|dataouth[29]~90_combout ),
	.cout(\multiplier0|dataouth[29]~91 ));
// synopsys translate_off
defparam \multiplier0|dataouth[29]~90 .lut_mask = 16'h3C3F;
defparam \multiplier0|dataouth[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N25
cycloneii_lcell_ff \multiplier0|dataouth[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[29]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [29]));

// Location: LCCOMB_X28_Y1_N26
cycloneii_lcell_comb \multiplier0|dataouth[30]~92 (
// Equation(s):
// \multiplier0|dataouth[30]~92_combout  = (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT26  & (\multiplier0|dataouth[29]~91  $ (GND))) # (!\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT26  & (!\multiplier0|dataouth[29]~91  & VCC))
// \multiplier0|dataouth[30]~93  = CARRY((\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT26  & !\multiplier0|dataouth[29]~91 ))

	.dataa(vcc),
	.datab(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\multiplier0|dataouth[29]~91 ),
	.combout(\multiplier0|dataouth[30]~92_combout ),
	.cout(\multiplier0|dataouth[30]~93 ));
// synopsys translate_off
defparam \multiplier0|dataouth[30]~92 .lut_mask = 16'hC30C;
defparam \multiplier0|dataouth[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N27
cycloneii_lcell_ff \multiplier0|dataouth[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[30]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [30]));

// Location: LCCOMB_X28_Y1_N28
cycloneii_lcell_comb \multiplier0|dataouth[31]~94 (
// Equation(s):
// \multiplier0|dataouth[31]~94_combout  = \multiplier0|dataouth[30]~93  $ (\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT27 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\multiplier0|Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.cin(\multiplier0|dataouth[30]~93 ),
	.combout(\multiplier0|dataouth[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \multiplier0|dataouth[31]~94 .lut_mask = 16'h0FF0;
defparam \multiplier0|dataouth[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y1_N29
cycloneii_lcell_ff \multiplier0|dataouth[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\multiplier0|dataouth[31]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\multiplier0|dataouth [31]));

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[0]));
// synopsys translate_off
defparam \addr2[0]~I .input_async_reset = "none";
defparam \addr2[0]~I .input_power_up = "low";
defparam \addr2[0]~I .input_register_mode = "none";
defparam \addr2[0]~I .input_sync_reset = "none";
defparam \addr2[0]~I .oe_async_reset = "none";
defparam \addr2[0]~I .oe_power_up = "low";
defparam \addr2[0]~I .oe_register_mode = "none";
defparam \addr2[0]~I .oe_sync_reset = "none";
defparam \addr2[0]~I .operation_mode = "input";
defparam \addr2[0]~I .output_async_reset = "none";
defparam \addr2[0]~I .output_power_up = "low";
defparam \addr2[0]~I .output_register_mode = "none";
defparam \addr2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[1]));
// synopsys translate_off
defparam \addr2[1]~I .input_async_reset = "none";
defparam \addr2[1]~I .input_power_up = "low";
defparam \addr2[1]~I .input_register_mode = "none";
defparam \addr2[1]~I .input_sync_reset = "none";
defparam \addr2[1]~I .oe_async_reset = "none";
defparam \addr2[1]~I .oe_power_up = "low";
defparam \addr2[1]~I .oe_register_mode = "none";
defparam \addr2[1]~I .oe_sync_reset = "none";
defparam \addr2[1]~I .operation_mode = "input";
defparam \addr2[1]~I .output_async_reset = "none";
defparam \addr2[1]~I .output_power_up = "low";
defparam \addr2[1]~I .output_register_mode = "none";
defparam \addr2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[2]));
// synopsys translate_off
defparam \addr2[2]~I .input_async_reset = "none";
defparam \addr2[2]~I .input_power_up = "low";
defparam \addr2[2]~I .input_register_mode = "none";
defparam \addr2[2]~I .input_sync_reset = "none";
defparam \addr2[2]~I .oe_async_reset = "none";
defparam \addr2[2]~I .oe_power_up = "low";
defparam \addr2[2]~I .oe_register_mode = "none";
defparam \addr2[2]~I .oe_sync_reset = "none";
defparam \addr2[2]~I .operation_mode = "input";
defparam \addr2[2]~I .output_async_reset = "none";
defparam \addr2[2]~I .output_power_up = "low";
defparam \addr2[2]~I .output_register_mode = "none";
defparam \addr2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[3]));
// synopsys translate_off
defparam \addr2[3]~I .input_async_reset = "none";
defparam \addr2[3]~I .input_power_up = "low";
defparam \addr2[3]~I .input_register_mode = "none";
defparam \addr2[3]~I .input_sync_reset = "none";
defparam \addr2[3]~I .oe_async_reset = "none";
defparam \addr2[3]~I .oe_power_up = "low";
defparam \addr2[3]~I .oe_register_mode = "none";
defparam \addr2[3]~I .oe_sync_reset = "none";
defparam \addr2[3]~I .operation_mode = "input";
defparam \addr2[3]~I .output_async_reset = "none";
defparam \addr2[3]~I .output_power_up = "low";
defparam \addr2[3]~I .output_register_mode = "none";
defparam \addr2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[4]));
// synopsys translate_off
defparam \addr2[4]~I .input_async_reset = "none";
defparam \addr2[4]~I .input_power_up = "low";
defparam \addr2[4]~I .input_register_mode = "none";
defparam \addr2[4]~I .input_sync_reset = "none";
defparam \addr2[4]~I .oe_async_reset = "none";
defparam \addr2[4]~I .oe_power_up = "low";
defparam \addr2[4]~I .oe_register_mode = "none";
defparam \addr2[4]~I .oe_sync_reset = "none";
defparam \addr2[4]~I .operation_mode = "input";
defparam \addr2[4]~I .output_async_reset = "none";
defparam \addr2[4]~I .output_power_up = "low";
defparam \addr2[4]~I .output_register_mode = "none";
defparam \addr2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[5]));
// synopsys translate_off
defparam \addr2[5]~I .input_async_reset = "none";
defparam \addr2[5]~I .input_power_up = "low";
defparam \addr2[5]~I .input_register_mode = "none";
defparam \addr2[5]~I .input_sync_reset = "none";
defparam \addr2[5]~I .oe_async_reset = "none";
defparam \addr2[5]~I .oe_power_up = "low";
defparam \addr2[5]~I .oe_register_mode = "none";
defparam \addr2[5]~I .oe_sync_reset = "none";
defparam \addr2[5]~I .operation_mode = "input";
defparam \addr2[5]~I .output_async_reset = "none";
defparam \addr2[5]~I .output_power_up = "low";
defparam \addr2[5]~I .output_register_mode = "none";
defparam \addr2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr2[6]));
// synopsys translate_off
defparam \addr2[6]~I .input_async_reset = "none";
defparam \addr2[6]~I .input_power_up = "low";
defparam \addr2[6]~I .input_register_mode = "none";
defparam \addr2[6]~I .input_sync_reset = "none";
defparam \addr2[6]~I .oe_async_reset = "none";
defparam \addr2[6]~I .oe_power_up = "low";
defparam \addr2[6]~I .oe_register_mode = "none";
defparam \addr2[6]~I .oe_sync_reset = "none";
defparam \addr2[6]~I .operation_mode = "input";
defparam \addr2[6]~I .output_async_reset = "none";
defparam \addr2[6]~I .output_power_up = "low";
defparam \addr2[6]~I .output_register_mode = "none";
defparam \addr2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[0]~I (
	.datain(\multiplier0|dataoutl [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[0]));
// synopsys translate_off
defparam \dataoutl[0]~I .input_async_reset = "none";
defparam \dataoutl[0]~I .input_power_up = "low";
defparam \dataoutl[0]~I .input_register_mode = "none";
defparam \dataoutl[0]~I .input_sync_reset = "none";
defparam \dataoutl[0]~I .oe_async_reset = "none";
defparam \dataoutl[0]~I .oe_power_up = "low";
defparam \dataoutl[0]~I .oe_register_mode = "none";
defparam \dataoutl[0]~I .oe_sync_reset = "none";
defparam \dataoutl[0]~I .operation_mode = "output";
defparam \dataoutl[0]~I .output_async_reset = "none";
defparam \dataoutl[0]~I .output_power_up = "low";
defparam \dataoutl[0]~I .output_register_mode = "none";
defparam \dataoutl[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[1]~I (
	.datain(\multiplier0|dataoutl [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[1]));
// synopsys translate_off
defparam \dataoutl[1]~I .input_async_reset = "none";
defparam \dataoutl[1]~I .input_power_up = "low";
defparam \dataoutl[1]~I .input_register_mode = "none";
defparam \dataoutl[1]~I .input_sync_reset = "none";
defparam \dataoutl[1]~I .oe_async_reset = "none";
defparam \dataoutl[1]~I .oe_power_up = "low";
defparam \dataoutl[1]~I .oe_register_mode = "none";
defparam \dataoutl[1]~I .oe_sync_reset = "none";
defparam \dataoutl[1]~I .operation_mode = "output";
defparam \dataoutl[1]~I .output_async_reset = "none";
defparam \dataoutl[1]~I .output_power_up = "low";
defparam \dataoutl[1]~I .output_register_mode = "none";
defparam \dataoutl[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[2]~I (
	.datain(\multiplier0|dataoutl [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[2]));
// synopsys translate_off
defparam \dataoutl[2]~I .input_async_reset = "none";
defparam \dataoutl[2]~I .input_power_up = "low";
defparam \dataoutl[2]~I .input_register_mode = "none";
defparam \dataoutl[2]~I .input_sync_reset = "none";
defparam \dataoutl[2]~I .oe_async_reset = "none";
defparam \dataoutl[2]~I .oe_power_up = "low";
defparam \dataoutl[2]~I .oe_register_mode = "none";
defparam \dataoutl[2]~I .oe_sync_reset = "none";
defparam \dataoutl[2]~I .operation_mode = "output";
defparam \dataoutl[2]~I .output_async_reset = "none";
defparam \dataoutl[2]~I .output_power_up = "low";
defparam \dataoutl[2]~I .output_register_mode = "none";
defparam \dataoutl[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[3]~I (
	.datain(\multiplier0|dataoutl [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[3]));
// synopsys translate_off
defparam \dataoutl[3]~I .input_async_reset = "none";
defparam \dataoutl[3]~I .input_power_up = "low";
defparam \dataoutl[3]~I .input_register_mode = "none";
defparam \dataoutl[3]~I .input_sync_reset = "none";
defparam \dataoutl[3]~I .oe_async_reset = "none";
defparam \dataoutl[3]~I .oe_power_up = "low";
defparam \dataoutl[3]~I .oe_register_mode = "none";
defparam \dataoutl[3]~I .oe_sync_reset = "none";
defparam \dataoutl[3]~I .operation_mode = "output";
defparam \dataoutl[3]~I .output_async_reset = "none";
defparam \dataoutl[3]~I .output_power_up = "low";
defparam \dataoutl[3]~I .output_register_mode = "none";
defparam \dataoutl[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[4]~I (
	.datain(\multiplier0|dataoutl [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[4]));
// synopsys translate_off
defparam \dataoutl[4]~I .input_async_reset = "none";
defparam \dataoutl[4]~I .input_power_up = "low";
defparam \dataoutl[4]~I .input_register_mode = "none";
defparam \dataoutl[4]~I .input_sync_reset = "none";
defparam \dataoutl[4]~I .oe_async_reset = "none";
defparam \dataoutl[4]~I .oe_power_up = "low";
defparam \dataoutl[4]~I .oe_register_mode = "none";
defparam \dataoutl[4]~I .oe_sync_reset = "none";
defparam \dataoutl[4]~I .operation_mode = "output";
defparam \dataoutl[4]~I .output_async_reset = "none";
defparam \dataoutl[4]~I .output_power_up = "low";
defparam \dataoutl[4]~I .output_register_mode = "none";
defparam \dataoutl[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[5]~I (
	.datain(\multiplier0|dataoutl [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[5]));
// synopsys translate_off
defparam \dataoutl[5]~I .input_async_reset = "none";
defparam \dataoutl[5]~I .input_power_up = "low";
defparam \dataoutl[5]~I .input_register_mode = "none";
defparam \dataoutl[5]~I .input_sync_reset = "none";
defparam \dataoutl[5]~I .oe_async_reset = "none";
defparam \dataoutl[5]~I .oe_power_up = "low";
defparam \dataoutl[5]~I .oe_register_mode = "none";
defparam \dataoutl[5]~I .oe_sync_reset = "none";
defparam \dataoutl[5]~I .operation_mode = "output";
defparam \dataoutl[5]~I .output_async_reset = "none";
defparam \dataoutl[5]~I .output_power_up = "low";
defparam \dataoutl[5]~I .output_register_mode = "none";
defparam \dataoutl[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[6]~I (
	.datain(\multiplier0|dataoutl [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[6]));
// synopsys translate_off
defparam \dataoutl[6]~I .input_async_reset = "none";
defparam \dataoutl[6]~I .input_power_up = "low";
defparam \dataoutl[6]~I .input_register_mode = "none";
defparam \dataoutl[6]~I .input_sync_reset = "none";
defparam \dataoutl[6]~I .oe_async_reset = "none";
defparam \dataoutl[6]~I .oe_power_up = "low";
defparam \dataoutl[6]~I .oe_register_mode = "none";
defparam \dataoutl[6]~I .oe_sync_reset = "none";
defparam \dataoutl[6]~I .operation_mode = "output";
defparam \dataoutl[6]~I .output_async_reset = "none";
defparam \dataoutl[6]~I .output_power_up = "low";
defparam \dataoutl[6]~I .output_register_mode = "none";
defparam \dataoutl[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[7]~I (
	.datain(\multiplier0|dataoutl [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[7]));
// synopsys translate_off
defparam \dataoutl[7]~I .input_async_reset = "none";
defparam \dataoutl[7]~I .input_power_up = "low";
defparam \dataoutl[7]~I .input_register_mode = "none";
defparam \dataoutl[7]~I .input_sync_reset = "none";
defparam \dataoutl[7]~I .oe_async_reset = "none";
defparam \dataoutl[7]~I .oe_power_up = "low";
defparam \dataoutl[7]~I .oe_register_mode = "none";
defparam \dataoutl[7]~I .oe_sync_reset = "none";
defparam \dataoutl[7]~I .operation_mode = "output";
defparam \dataoutl[7]~I .output_async_reset = "none";
defparam \dataoutl[7]~I .output_power_up = "low";
defparam \dataoutl[7]~I .output_register_mode = "none";
defparam \dataoutl[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[8]~I (
	.datain(\multiplier0|dataoutl [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[8]));
// synopsys translate_off
defparam \dataoutl[8]~I .input_async_reset = "none";
defparam \dataoutl[8]~I .input_power_up = "low";
defparam \dataoutl[8]~I .input_register_mode = "none";
defparam \dataoutl[8]~I .input_sync_reset = "none";
defparam \dataoutl[8]~I .oe_async_reset = "none";
defparam \dataoutl[8]~I .oe_power_up = "low";
defparam \dataoutl[8]~I .oe_register_mode = "none";
defparam \dataoutl[8]~I .oe_sync_reset = "none";
defparam \dataoutl[8]~I .operation_mode = "output";
defparam \dataoutl[8]~I .output_async_reset = "none";
defparam \dataoutl[8]~I .output_power_up = "low";
defparam \dataoutl[8]~I .output_register_mode = "none";
defparam \dataoutl[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[9]~I (
	.datain(\multiplier0|dataoutl [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[9]));
// synopsys translate_off
defparam \dataoutl[9]~I .input_async_reset = "none";
defparam \dataoutl[9]~I .input_power_up = "low";
defparam \dataoutl[9]~I .input_register_mode = "none";
defparam \dataoutl[9]~I .input_sync_reset = "none";
defparam \dataoutl[9]~I .oe_async_reset = "none";
defparam \dataoutl[9]~I .oe_power_up = "low";
defparam \dataoutl[9]~I .oe_register_mode = "none";
defparam \dataoutl[9]~I .oe_sync_reset = "none";
defparam \dataoutl[9]~I .operation_mode = "output";
defparam \dataoutl[9]~I .output_async_reset = "none";
defparam \dataoutl[9]~I .output_power_up = "low";
defparam \dataoutl[9]~I .output_register_mode = "none";
defparam \dataoutl[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[10]~I (
	.datain(\multiplier0|dataoutl [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[10]));
// synopsys translate_off
defparam \dataoutl[10]~I .input_async_reset = "none";
defparam \dataoutl[10]~I .input_power_up = "low";
defparam \dataoutl[10]~I .input_register_mode = "none";
defparam \dataoutl[10]~I .input_sync_reset = "none";
defparam \dataoutl[10]~I .oe_async_reset = "none";
defparam \dataoutl[10]~I .oe_power_up = "low";
defparam \dataoutl[10]~I .oe_register_mode = "none";
defparam \dataoutl[10]~I .oe_sync_reset = "none";
defparam \dataoutl[10]~I .operation_mode = "output";
defparam \dataoutl[10]~I .output_async_reset = "none";
defparam \dataoutl[10]~I .output_power_up = "low";
defparam \dataoutl[10]~I .output_register_mode = "none";
defparam \dataoutl[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[11]~I (
	.datain(\multiplier0|dataoutl [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[11]));
// synopsys translate_off
defparam \dataoutl[11]~I .input_async_reset = "none";
defparam \dataoutl[11]~I .input_power_up = "low";
defparam \dataoutl[11]~I .input_register_mode = "none";
defparam \dataoutl[11]~I .input_sync_reset = "none";
defparam \dataoutl[11]~I .oe_async_reset = "none";
defparam \dataoutl[11]~I .oe_power_up = "low";
defparam \dataoutl[11]~I .oe_register_mode = "none";
defparam \dataoutl[11]~I .oe_sync_reset = "none";
defparam \dataoutl[11]~I .operation_mode = "output";
defparam \dataoutl[11]~I .output_async_reset = "none";
defparam \dataoutl[11]~I .output_power_up = "low";
defparam \dataoutl[11]~I .output_register_mode = "none";
defparam \dataoutl[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[12]~I (
	.datain(\multiplier0|dataoutl [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[12]));
// synopsys translate_off
defparam \dataoutl[12]~I .input_async_reset = "none";
defparam \dataoutl[12]~I .input_power_up = "low";
defparam \dataoutl[12]~I .input_register_mode = "none";
defparam \dataoutl[12]~I .input_sync_reset = "none";
defparam \dataoutl[12]~I .oe_async_reset = "none";
defparam \dataoutl[12]~I .oe_power_up = "low";
defparam \dataoutl[12]~I .oe_register_mode = "none";
defparam \dataoutl[12]~I .oe_sync_reset = "none";
defparam \dataoutl[12]~I .operation_mode = "output";
defparam \dataoutl[12]~I .output_async_reset = "none";
defparam \dataoutl[12]~I .output_power_up = "low";
defparam \dataoutl[12]~I .output_register_mode = "none";
defparam \dataoutl[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[13]~I (
	.datain(\multiplier0|dataoutl [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[13]));
// synopsys translate_off
defparam \dataoutl[13]~I .input_async_reset = "none";
defparam \dataoutl[13]~I .input_power_up = "low";
defparam \dataoutl[13]~I .input_register_mode = "none";
defparam \dataoutl[13]~I .input_sync_reset = "none";
defparam \dataoutl[13]~I .oe_async_reset = "none";
defparam \dataoutl[13]~I .oe_power_up = "low";
defparam \dataoutl[13]~I .oe_register_mode = "none";
defparam \dataoutl[13]~I .oe_sync_reset = "none";
defparam \dataoutl[13]~I .operation_mode = "output";
defparam \dataoutl[13]~I .output_async_reset = "none";
defparam \dataoutl[13]~I .output_power_up = "low";
defparam \dataoutl[13]~I .output_register_mode = "none";
defparam \dataoutl[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[14]~I (
	.datain(\multiplier0|dataoutl [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[14]));
// synopsys translate_off
defparam \dataoutl[14]~I .input_async_reset = "none";
defparam \dataoutl[14]~I .input_power_up = "low";
defparam \dataoutl[14]~I .input_register_mode = "none";
defparam \dataoutl[14]~I .input_sync_reset = "none";
defparam \dataoutl[14]~I .oe_async_reset = "none";
defparam \dataoutl[14]~I .oe_power_up = "low";
defparam \dataoutl[14]~I .oe_register_mode = "none";
defparam \dataoutl[14]~I .oe_sync_reset = "none";
defparam \dataoutl[14]~I .operation_mode = "output";
defparam \dataoutl[14]~I .output_async_reset = "none";
defparam \dataoutl[14]~I .output_power_up = "low";
defparam \dataoutl[14]~I .output_register_mode = "none";
defparam \dataoutl[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[15]~I (
	.datain(\multiplier0|dataoutl [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[15]));
// synopsys translate_off
defparam \dataoutl[15]~I .input_async_reset = "none";
defparam \dataoutl[15]~I .input_power_up = "low";
defparam \dataoutl[15]~I .input_register_mode = "none";
defparam \dataoutl[15]~I .input_sync_reset = "none";
defparam \dataoutl[15]~I .oe_async_reset = "none";
defparam \dataoutl[15]~I .oe_power_up = "low";
defparam \dataoutl[15]~I .oe_register_mode = "none";
defparam \dataoutl[15]~I .oe_sync_reset = "none";
defparam \dataoutl[15]~I .operation_mode = "output";
defparam \dataoutl[15]~I .output_async_reset = "none";
defparam \dataoutl[15]~I .output_power_up = "low";
defparam \dataoutl[15]~I .output_register_mode = "none";
defparam \dataoutl[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[16]~I (
	.datain(\multiplier0|dataoutl [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[16]));
// synopsys translate_off
defparam \dataoutl[16]~I .input_async_reset = "none";
defparam \dataoutl[16]~I .input_power_up = "low";
defparam \dataoutl[16]~I .input_register_mode = "none";
defparam \dataoutl[16]~I .input_sync_reset = "none";
defparam \dataoutl[16]~I .oe_async_reset = "none";
defparam \dataoutl[16]~I .oe_power_up = "low";
defparam \dataoutl[16]~I .oe_register_mode = "none";
defparam \dataoutl[16]~I .oe_sync_reset = "none";
defparam \dataoutl[16]~I .operation_mode = "output";
defparam \dataoutl[16]~I .output_async_reset = "none";
defparam \dataoutl[16]~I .output_power_up = "low";
defparam \dataoutl[16]~I .output_register_mode = "none";
defparam \dataoutl[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[17]~I (
	.datain(\multiplier0|dataoutl [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[17]));
// synopsys translate_off
defparam \dataoutl[17]~I .input_async_reset = "none";
defparam \dataoutl[17]~I .input_power_up = "low";
defparam \dataoutl[17]~I .input_register_mode = "none";
defparam \dataoutl[17]~I .input_sync_reset = "none";
defparam \dataoutl[17]~I .oe_async_reset = "none";
defparam \dataoutl[17]~I .oe_power_up = "low";
defparam \dataoutl[17]~I .oe_register_mode = "none";
defparam \dataoutl[17]~I .oe_sync_reset = "none";
defparam \dataoutl[17]~I .operation_mode = "output";
defparam \dataoutl[17]~I .output_async_reset = "none";
defparam \dataoutl[17]~I .output_power_up = "low";
defparam \dataoutl[17]~I .output_register_mode = "none";
defparam \dataoutl[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[18]~I (
	.datain(\multiplier0|dataoutl [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[18]));
// synopsys translate_off
defparam \dataoutl[18]~I .input_async_reset = "none";
defparam \dataoutl[18]~I .input_power_up = "low";
defparam \dataoutl[18]~I .input_register_mode = "none";
defparam \dataoutl[18]~I .input_sync_reset = "none";
defparam \dataoutl[18]~I .oe_async_reset = "none";
defparam \dataoutl[18]~I .oe_power_up = "low";
defparam \dataoutl[18]~I .oe_register_mode = "none";
defparam \dataoutl[18]~I .oe_sync_reset = "none";
defparam \dataoutl[18]~I .operation_mode = "output";
defparam \dataoutl[18]~I .output_async_reset = "none";
defparam \dataoutl[18]~I .output_power_up = "low";
defparam \dataoutl[18]~I .output_register_mode = "none";
defparam \dataoutl[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[19]~I (
	.datain(\multiplier0|dataoutl [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[19]));
// synopsys translate_off
defparam \dataoutl[19]~I .input_async_reset = "none";
defparam \dataoutl[19]~I .input_power_up = "low";
defparam \dataoutl[19]~I .input_register_mode = "none";
defparam \dataoutl[19]~I .input_sync_reset = "none";
defparam \dataoutl[19]~I .oe_async_reset = "none";
defparam \dataoutl[19]~I .oe_power_up = "low";
defparam \dataoutl[19]~I .oe_register_mode = "none";
defparam \dataoutl[19]~I .oe_sync_reset = "none";
defparam \dataoutl[19]~I .operation_mode = "output";
defparam \dataoutl[19]~I .output_async_reset = "none";
defparam \dataoutl[19]~I .output_power_up = "low";
defparam \dataoutl[19]~I .output_register_mode = "none";
defparam \dataoutl[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[20]~I (
	.datain(\multiplier0|dataoutl [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[20]));
// synopsys translate_off
defparam \dataoutl[20]~I .input_async_reset = "none";
defparam \dataoutl[20]~I .input_power_up = "low";
defparam \dataoutl[20]~I .input_register_mode = "none";
defparam \dataoutl[20]~I .input_sync_reset = "none";
defparam \dataoutl[20]~I .oe_async_reset = "none";
defparam \dataoutl[20]~I .oe_power_up = "low";
defparam \dataoutl[20]~I .oe_register_mode = "none";
defparam \dataoutl[20]~I .oe_sync_reset = "none";
defparam \dataoutl[20]~I .operation_mode = "output";
defparam \dataoutl[20]~I .output_async_reset = "none";
defparam \dataoutl[20]~I .output_power_up = "low";
defparam \dataoutl[20]~I .output_register_mode = "none";
defparam \dataoutl[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[21]~I (
	.datain(\multiplier0|dataoutl [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[21]));
// synopsys translate_off
defparam \dataoutl[21]~I .input_async_reset = "none";
defparam \dataoutl[21]~I .input_power_up = "low";
defparam \dataoutl[21]~I .input_register_mode = "none";
defparam \dataoutl[21]~I .input_sync_reset = "none";
defparam \dataoutl[21]~I .oe_async_reset = "none";
defparam \dataoutl[21]~I .oe_power_up = "low";
defparam \dataoutl[21]~I .oe_register_mode = "none";
defparam \dataoutl[21]~I .oe_sync_reset = "none";
defparam \dataoutl[21]~I .operation_mode = "output";
defparam \dataoutl[21]~I .output_async_reset = "none";
defparam \dataoutl[21]~I .output_power_up = "low";
defparam \dataoutl[21]~I .output_register_mode = "none";
defparam \dataoutl[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[22]~I (
	.datain(\multiplier0|dataoutl [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[22]));
// synopsys translate_off
defparam \dataoutl[22]~I .input_async_reset = "none";
defparam \dataoutl[22]~I .input_power_up = "low";
defparam \dataoutl[22]~I .input_register_mode = "none";
defparam \dataoutl[22]~I .input_sync_reset = "none";
defparam \dataoutl[22]~I .oe_async_reset = "none";
defparam \dataoutl[22]~I .oe_power_up = "low";
defparam \dataoutl[22]~I .oe_register_mode = "none";
defparam \dataoutl[22]~I .oe_sync_reset = "none";
defparam \dataoutl[22]~I .operation_mode = "output";
defparam \dataoutl[22]~I .output_async_reset = "none";
defparam \dataoutl[22]~I .output_power_up = "low";
defparam \dataoutl[22]~I .output_register_mode = "none";
defparam \dataoutl[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[23]~I (
	.datain(\multiplier0|dataoutl [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[23]));
// synopsys translate_off
defparam \dataoutl[23]~I .input_async_reset = "none";
defparam \dataoutl[23]~I .input_power_up = "low";
defparam \dataoutl[23]~I .input_register_mode = "none";
defparam \dataoutl[23]~I .input_sync_reset = "none";
defparam \dataoutl[23]~I .oe_async_reset = "none";
defparam \dataoutl[23]~I .oe_power_up = "low";
defparam \dataoutl[23]~I .oe_register_mode = "none";
defparam \dataoutl[23]~I .oe_sync_reset = "none";
defparam \dataoutl[23]~I .operation_mode = "output";
defparam \dataoutl[23]~I .output_async_reset = "none";
defparam \dataoutl[23]~I .output_power_up = "low";
defparam \dataoutl[23]~I .output_register_mode = "none";
defparam \dataoutl[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[24]~I (
	.datain(\multiplier0|dataoutl [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[24]));
// synopsys translate_off
defparam \dataoutl[24]~I .input_async_reset = "none";
defparam \dataoutl[24]~I .input_power_up = "low";
defparam \dataoutl[24]~I .input_register_mode = "none";
defparam \dataoutl[24]~I .input_sync_reset = "none";
defparam \dataoutl[24]~I .oe_async_reset = "none";
defparam \dataoutl[24]~I .oe_power_up = "low";
defparam \dataoutl[24]~I .oe_register_mode = "none";
defparam \dataoutl[24]~I .oe_sync_reset = "none";
defparam \dataoutl[24]~I .operation_mode = "output";
defparam \dataoutl[24]~I .output_async_reset = "none";
defparam \dataoutl[24]~I .output_power_up = "low";
defparam \dataoutl[24]~I .output_register_mode = "none";
defparam \dataoutl[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[25]~I (
	.datain(\multiplier0|dataoutl [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[25]));
// synopsys translate_off
defparam \dataoutl[25]~I .input_async_reset = "none";
defparam \dataoutl[25]~I .input_power_up = "low";
defparam \dataoutl[25]~I .input_register_mode = "none";
defparam \dataoutl[25]~I .input_sync_reset = "none";
defparam \dataoutl[25]~I .oe_async_reset = "none";
defparam \dataoutl[25]~I .oe_power_up = "low";
defparam \dataoutl[25]~I .oe_register_mode = "none";
defparam \dataoutl[25]~I .oe_sync_reset = "none";
defparam \dataoutl[25]~I .operation_mode = "output";
defparam \dataoutl[25]~I .output_async_reset = "none";
defparam \dataoutl[25]~I .output_power_up = "low";
defparam \dataoutl[25]~I .output_register_mode = "none";
defparam \dataoutl[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[26]~I (
	.datain(\multiplier0|dataoutl [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[26]));
// synopsys translate_off
defparam \dataoutl[26]~I .input_async_reset = "none";
defparam \dataoutl[26]~I .input_power_up = "low";
defparam \dataoutl[26]~I .input_register_mode = "none";
defparam \dataoutl[26]~I .input_sync_reset = "none";
defparam \dataoutl[26]~I .oe_async_reset = "none";
defparam \dataoutl[26]~I .oe_power_up = "low";
defparam \dataoutl[26]~I .oe_register_mode = "none";
defparam \dataoutl[26]~I .oe_sync_reset = "none";
defparam \dataoutl[26]~I .operation_mode = "output";
defparam \dataoutl[26]~I .output_async_reset = "none";
defparam \dataoutl[26]~I .output_power_up = "low";
defparam \dataoutl[26]~I .output_register_mode = "none";
defparam \dataoutl[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[27]~I (
	.datain(\multiplier0|dataoutl [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[27]));
// synopsys translate_off
defparam \dataoutl[27]~I .input_async_reset = "none";
defparam \dataoutl[27]~I .input_power_up = "low";
defparam \dataoutl[27]~I .input_register_mode = "none";
defparam \dataoutl[27]~I .input_sync_reset = "none";
defparam \dataoutl[27]~I .oe_async_reset = "none";
defparam \dataoutl[27]~I .oe_power_up = "low";
defparam \dataoutl[27]~I .oe_register_mode = "none";
defparam \dataoutl[27]~I .oe_sync_reset = "none";
defparam \dataoutl[27]~I .operation_mode = "output";
defparam \dataoutl[27]~I .output_async_reset = "none";
defparam \dataoutl[27]~I .output_power_up = "low";
defparam \dataoutl[27]~I .output_register_mode = "none";
defparam \dataoutl[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[28]~I (
	.datain(\multiplier0|dataoutl [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[28]));
// synopsys translate_off
defparam \dataoutl[28]~I .input_async_reset = "none";
defparam \dataoutl[28]~I .input_power_up = "low";
defparam \dataoutl[28]~I .input_register_mode = "none";
defparam \dataoutl[28]~I .input_sync_reset = "none";
defparam \dataoutl[28]~I .oe_async_reset = "none";
defparam \dataoutl[28]~I .oe_power_up = "low";
defparam \dataoutl[28]~I .oe_register_mode = "none";
defparam \dataoutl[28]~I .oe_sync_reset = "none";
defparam \dataoutl[28]~I .operation_mode = "output";
defparam \dataoutl[28]~I .output_async_reset = "none";
defparam \dataoutl[28]~I .output_power_up = "low";
defparam \dataoutl[28]~I .output_register_mode = "none";
defparam \dataoutl[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[29]~I (
	.datain(\multiplier0|dataoutl [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[29]));
// synopsys translate_off
defparam \dataoutl[29]~I .input_async_reset = "none";
defparam \dataoutl[29]~I .input_power_up = "low";
defparam \dataoutl[29]~I .input_register_mode = "none";
defparam \dataoutl[29]~I .input_sync_reset = "none";
defparam \dataoutl[29]~I .oe_async_reset = "none";
defparam \dataoutl[29]~I .oe_power_up = "low";
defparam \dataoutl[29]~I .oe_register_mode = "none";
defparam \dataoutl[29]~I .oe_sync_reset = "none";
defparam \dataoutl[29]~I .operation_mode = "output";
defparam \dataoutl[29]~I .output_async_reset = "none";
defparam \dataoutl[29]~I .output_power_up = "low";
defparam \dataoutl[29]~I .output_register_mode = "none";
defparam \dataoutl[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[30]~I (
	.datain(\multiplier0|dataoutl [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[30]));
// synopsys translate_off
defparam \dataoutl[30]~I .input_async_reset = "none";
defparam \dataoutl[30]~I .input_power_up = "low";
defparam \dataoutl[30]~I .input_register_mode = "none";
defparam \dataoutl[30]~I .input_sync_reset = "none";
defparam \dataoutl[30]~I .oe_async_reset = "none";
defparam \dataoutl[30]~I .oe_power_up = "low";
defparam \dataoutl[30]~I .oe_register_mode = "none";
defparam \dataoutl[30]~I .oe_sync_reset = "none";
defparam \dataoutl[30]~I .operation_mode = "output";
defparam \dataoutl[30]~I .output_async_reset = "none";
defparam \dataoutl[30]~I .output_power_up = "low";
defparam \dataoutl[30]~I .output_register_mode = "none";
defparam \dataoutl[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataoutl[31]~I (
	.datain(\multiplier0|dataoutl [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataoutl[31]));
// synopsys translate_off
defparam \dataoutl[31]~I .input_async_reset = "none";
defparam \dataoutl[31]~I .input_power_up = "low";
defparam \dataoutl[31]~I .input_register_mode = "none";
defparam \dataoutl[31]~I .input_sync_reset = "none";
defparam \dataoutl[31]~I .oe_async_reset = "none";
defparam \dataoutl[31]~I .oe_power_up = "low";
defparam \dataoutl[31]~I .oe_register_mode = "none";
defparam \dataoutl[31]~I .oe_sync_reset = "none";
defparam \dataoutl[31]~I .operation_mode = "output";
defparam \dataoutl[31]~I .output_async_reset = "none";
defparam \dataoutl[31]~I .output_power_up = "low";
defparam \dataoutl[31]~I .output_register_mode = "none";
defparam \dataoutl[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[0]~I (
	.datain(\multiplier0|dataouth [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[0]));
// synopsys translate_off
defparam \dataouth[0]~I .input_async_reset = "none";
defparam \dataouth[0]~I .input_power_up = "low";
defparam \dataouth[0]~I .input_register_mode = "none";
defparam \dataouth[0]~I .input_sync_reset = "none";
defparam \dataouth[0]~I .oe_async_reset = "none";
defparam \dataouth[0]~I .oe_power_up = "low";
defparam \dataouth[0]~I .oe_register_mode = "none";
defparam \dataouth[0]~I .oe_sync_reset = "none";
defparam \dataouth[0]~I .operation_mode = "output";
defparam \dataouth[0]~I .output_async_reset = "none";
defparam \dataouth[0]~I .output_power_up = "low";
defparam \dataouth[0]~I .output_register_mode = "none";
defparam \dataouth[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[1]~I (
	.datain(\multiplier0|dataouth [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[1]));
// synopsys translate_off
defparam \dataouth[1]~I .input_async_reset = "none";
defparam \dataouth[1]~I .input_power_up = "low";
defparam \dataouth[1]~I .input_register_mode = "none";
defparam \dataouth[1]~I .input_sync_reset = "none";
defparam \dataouth[1]~I .oe_async_reset = "none";
defparam \dataouth[1]~I .oe_power_up = "low";
defparam \dataouth[1]~I .oe_register_mode = "none";
defparam \dataouth[1]~I .oe_sync_reset = "none";
defparam \dataouth[1]~I .operation_mode = "output";
defparam \dataouth[1]~I .output_async_reset = "none";
defparam \dataouth[1]~I .output_power_up = "low";
defparam \dataouth[1]~I .output_register_mode = "none";
defparam \dataouth[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[2]~I (
	.datain(\multiplier0|dataouth [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[2]));
// synopsys translate_off
defparam \dataouth[2]~I .input_async_reset = "none";
defparam \dataouth[2]~I .input_power_up = "low";
defparam \dataouth[2]~I .input_register_mode = "none";
defparam \dataouth[2]~I .input_sync_reset = "none";
defparam \dataouth[2]~I .oe_async_reset = "none";
defparam \dataouth[2]~I .oe_power_up = "low";
defparam \dataouth[2]~I .oe_register_mode = "none";
defparam \dataouth[2]~I .oe_sync_reset = "none";
defparam \dataouth[2]~I .operation_mode = "output";
defparam \dataouth[2]~I .output_async_reset = "none";
defparam \dataouth[2]~I .output_power_up = "low";
defparam \dataouth[2]~I .output_register_mode = "none";
defparam \dataouth[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[3]~I (
	.datain(\multiplier0|dataouth [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[3]));
// synopsys translate_off
defparam \dataouth[3]~I .input_async_reset = "none";
defparam \dataouth[3]~I .input_power_up = "low";
defparam \dataouth[3]~I .input_register_mode = "none";
defparam \dataouth[3]~I .input_sync_reset = "none";
defparam \dataouth[3]~I .oe_async_reset = "none";
defparam \dataouth[3]~I .oe_power_up = "low";
defparam \dataouth[3]~I .oe_register_mode = "none";
defparam \dataouth[3]~I .oe_sync_reset = "none";
defparam \dataouth[3]~I .operation_mode = "output";
defparam \dataouth[3]~I .output_async_reset = "none";
defparam \dataouth[3]~I .output_power_up = "low";
defparam \dataouth[3]~I .output_register_mode = "none";
defparam \dataouth[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[4]~I (
	.datain(\multiplier0|dataouth [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[4]));
// synopsys translate_off
defparam \dataouth[4]~I .input_async_reset = "none";
defparam \dataouth[4]~I .input_power_up = "low";
defparam \dataouth[4]~I .input_register_mode = "none";
defparam \dataouth[4]~I .input_sync_reset = "none";
defparam \dataouth[4]~I .oe_async_reset = "none";
defparam \dataouth[4]~I .oe_power_up = "low";
defparam \dataouth[4]~I .oe_register_mode = "none";
defparam \dataouth[4]~I .oe_sync_reset = "none";
defparam \dataouth[4]~I .operation_mode = "output";
defparam \dataouth[4]~I .output_async_reset = "none";
defparam \dataouth[4]~I .output_power_up = "low";
defparam \dataouth[4]~I .output_register_mode = "none";
defparam \dataouth[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[5]~I (
	.datain(\multiplier0|dataouth [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[5]));
// synopsys translate_off
defparam \dataouth[5]~I .input_async_reset = "none";
defparam \dataouth[5]~I .input_power_up = "low";
defparam \dataouth[5]~I .input_register_mode = "none";
defparam \dataouth[5]~I .input_sync_reset = "none";
defparam \dataouth[5]~I .oe_async_reset = "none";
defparam \dataouth[5]~I .oe_power_up = "low";
defparam \dataouth[5]~I .oe_register_mode = "none";
defparam \dataouth[5]~I .oe_sync_reset = "none";
defparam \dataouth[5]~I .operation_mode = "output";
defparam \dataouth[5]~I .output_async_reset = "none";
defparam \dataouth[5]~I .output_power_up = "low";
defparam \dataouth[5]~I .output_register_mode = "none";
defparam \dataouth[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[6]~I (
	.datain(\multiplier0|dataouth [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[6]));
// synopsys translate_off
defparam \dataouth[6]~I .input_async_reset = "none";
defparam \dataouth[6]~I .input_power_up = "low";
defparam \dataouth[6]~I .input_register_mode = "none";
defparam \dataouth[6]~I .input_sync_reset = "none";
defparam \dataouth[6]~I .oe_async_reset = "none";
defparam \dataouth[6]~I .oe_power_up = "low";
defparam \dataouth[6]~I .oe_register_mode = "none";
defparam \dataouth[6]~I .oe_sync_reset = "none";
defparam \dataouth[6]~I .operation_mode = "output";
defparam \dataouth[6]~I .output_async_reset = "none";
defparam \dataouth[6]~I .output_power_up = "low";
defparam \dataouth[6]~I .output_register_mode = "none";
defparam \dataouth[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[7]~I (
	.datain(\multiplier0|dataouth [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[7]));
// synopsys translate_off
defparam \dataouth[7]~I .input_async_reset = "none";
defparam \dataouth[7]~I .input_power_up = "low";
defparam \dataouth[7]~I .input_register_mode = "none";
defparam \dataouth[7]~I .input_sync_reset = "none";
defparam \dataouth[7]~I .oe_async_reset = "none";
defparam \dataouth[7]~I .oe_power_up = "low";
defparam \dataouth[7]~I .oe_register_mode = "none";
defparam \dataouth[7]~I .oe_sync_reset = "none";
defparam \dataouth[7]~I .operation_mode = "output";
defparam \dataouth[7]~I .output_async_reset = "none";
defparam \dataouth[7]~I .output_power_up = "low";
defparam \dataouth[7]~I .output_register_mode = "none";
defparam \dataouth[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[8]~I (
	.datain(\multiplier0|dataouth [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[8]));
// synopsys translate_off
defparam \dataouth[8]~I .input_async_reset = "none";
defparam \dataouth[8]~I .input_power_up = "low";
defparam \dataouth[8]~I .input_register_mode = "none";
defparam \dataouth[8]~I .input_sync_reset = "none";
defparam \dataouth[8]~I .oe_async_reset = "none";
defparam \dataouth[8]~I .oe_power_up = "low";
defparam \dataouth[8]~I .oe_register_mode = "none";
defparam \dataouth[8]~I .oe_sync_reset = "none";
defparam \dataouth[8]~I .operation_mode = "output";
defparam \dataouth[8]~I .output_async_reset = "none";
defparam \dataouth[8]~I .output_power_up = "low";
defparam \dataouth[8]~I .output_register_mode = "none";
defparam \dataouth[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[9]~I (
	.datain(\multiplier0|dataouth [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[9]));
// synopsys translate_off
defparam \dataouth[9]~I .input_async_reset = "none";
defparam \dataouth[9]~I .input_power_up = "low";
defparam \dataouth[9]~I .input_register_mode = "none";
defparam \dataouth[9]~I .input_sync_reset = "none";
defparam \dataouth[9]~I .oe_async_reset = "none";
defparam \dataouth[9]~I .oe_power_up = "low";
defparam \dataouth[9]~I .oe_register_mode = "none";
defparam \dataouth[9]~I .oe_sync_reset = "none";
defparam \dataouth[9]~I .operation_mode = "output";
defparam \dataouth[9]~I .output_async_reset = "none";
defparam \dataouth[9]~I .output_power_up = "low";
defparam \dataouth[9]~I .output_register_mode = "none";
defparam \dataouth[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[10]~I (
	.datain(\multiplier0|dataouth [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[10]));
// synopsys translate_off
defparam \dataouth[10]~I .input_async_reset = "none";
defparam \dataouth[10]~I .input_power_up = "low";
defparam \dataouth[10]~I .input_register_mode = "none";
defparam \dataouth[10]~I .input_sync_reset = "none";
defparam \dataouth[10]~I .oe_async_reset = "none";
defparam \dataouth[10]~I .oe_power_up = "low";
defparam \dataouth[10]~I .oe_register_mode = "none";
defparam \dataouth[10]~I .oe_sync_reset = "none";
defparam \dataouth[10]~I .operation_mode = "output";
defparam \dataouth[10]~I .output_async_reset = "none";
defparam \dataouth[10]~I .output_power_up = "low";
defparam \dataouth[10]~I .output_register_mode = "none";
defparam \dataouth[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[11]~I (
	.datain(\multiplier0|dataouth [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[11]));
// synopsys translate_off
defparam \dataouth[11]~I .input_async_reset = "none";
defparam \dataouth[11]~I .input_power_up = "low";
defparam \dataouth[11]~I .input_register_mode = "none";
defparam \dataouth[11]~I .input_sync_reset = "none";
defparam \dataouth[11]~I .oe_async_reset = "none";
defparam \dataouth[11]~I .oe_power_up = "low";
defparam \dataouth[11]~I .oe_register_mode = "none";
defparam \dataouth[11]~I .oe_sync_reset = "none";
defparam \dataouth[11]~I .operation_mode = "output";
defparam \dataouth[11]~I .output_async_reset = "none";
defparam \dataouth[11]~I .output_power_up = "low";
defparam \dataouth[11]~I .output_register_mode = "none";
defparam \dataouth[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[12]~I (
	.datain(\multiplier0|dataouth [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[12]));
// synopsys translate_off
defparam \dataouth[12]~I .input_async_reset = "none";
defparam \dataouth[12]~I .input_power_up = "low";
defparam \dataouth[12]~I .input_register_mode = "none";
defparam \dataouth[12]~I .input_sync_reset = "none";
defparam \dataouth[12]~I .oe_async_reset = "none";
defparam \dataouth[12]~I .oe_power_up = "low";
defparam \dataouth[12]~I .oe_register_mode = "none";
defparam \dataouth[12]~I .oe_sync_reset = "none";
defparam \dataouth[12]~I .operation_mode = "output";
defparam \dataouth[12]~I .output_async_reset = "none";
defparam \dataouth[12]~I .output_power_up = "low";
defparam \dataouth[12]~I .output_register_mode = "none";
defparam \dataouth[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[13]~I (
	.datain(\multiplier0|dataouth [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[13]));
// synopsys translate_off
defparam \dataouth[13]~I .input_async_reset = "none";
defparam \dataouth[13]~I .input_power_up = "low";
defparam \dataouth[13]~I .input_register_mode = "none";
defparam \dataouth[13]~I .input_sync_reset = "none";
defparam \dataouth[13]~I .oe_async_reset = "none";
defparam \dataouth[13]~I .oe_power_up = "low";
defparam \dataouth[13]~I .oe_register_mode = "none";
defparam \dataouth[13]~I .oe_sync_reset = "none";
defparam \dataouth[13]~I .operation_mode = "output";
defparam \dataouth[13]~I .output_async_reset = "none";
defparam \dataouth[13]~I .output_power_up = "low";
defparam \dataouth[13]~I .output_register_mode = "none";
defparam \dataouth[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[14]~I (
	.datain(\multiplier0|dataouth [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[14]));
// synopsys translate_off
defparam \dataouth[14]~I .input_async_reset = "none";
defparam \dataouth[14]~I .input_power_up = "low";
defparam \dataouth[14]~I .input_register_mode = "none";
defparam \dataouth[14]~I .input_sync_reset = "none";
defparam \dataouth[14]~I .oe_async_reset = "none";
defparam \dataouth[14]~I .oe_power_up = "low";
defparam \dataouth[14]~I .oe_register_mode = "none";
defparam \dataouth[14]~I .oe_sync_reset = "none";
defparam \dataouth[14]~I .operation_mode = "output";
defparam \dataouth[14]~I .output_async_reset = "none";
defparam \dataouth[14]~I .output_power_up = "low";
defparam \dataouth[14]~I .output_register_mode = "none";
defparam \dataouth[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[15]~I (
	.datain(\multiplier0|dataouth [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[15]));
// synopsys translate_off
defparam \dataouth[15]~I .input_async_reset = "none";
defparam \dataouth[15]~I .input_power_up = "low";
defparam \dataouth[15]~I .input_register_mode = "none";
defparam \dataouth[15]~I .input_sync_reset = "none";
defparam \dataouth[15]~I .oe_async_reset = "none";
defparam \dataouth[15]~I .oe_power_up = "low";
defparam \dataouth[15]~I .oe_register_mode = "none";
defparam \dataouth[15]~I .oe_sync_reset = "none";
defparam \dataouth[15]~I .operation_mode = "output";
defparam \dataouth[15]~I .output_async_reset = "none";
defparam \dataouth[15]~I .output_power_up = "low";
defparam \dataouth[15]~I .output_register_mode = "none";
defparam \dataouth[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[16]~I (
	.datain(\multiplier0|dataouth [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[16]));
// synopsys translate_off
defparam \dataouth[16]~I .input_async_reset = "none";
defparam \dataouth[16]~I .input_power_up = "low";
defparam \dataouth[16]~I .input_register_mode = "none";
defparam \dataouth[16]~I .input_sync_reset = "none";
defparam \dataouth[16]~I .oe_async_reset = "none";
defparam \dataouth[16]~I .oe_power_up = "low";
defparam \dataouth[16]~I .oe_register_mode = "none";
defparam \dataouth[16]~I .oe_sync_reset = "none";
defparam \dataouth[16]~I .operation_mode = "output";
defparam \dataouth[16]~I .output_async_reset = "none";
defparam \dataouth[16]~I .output_power_up = "low";
defparam \dataouth[16]~I .output_register_mode = "none";
defparam \dataouth[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[17]~I (
	.datain(\multiplier0|dataouth [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[17]));
// synopsys translate_off
defparam \dataouth[17]~I .input_async_reset = "none";
defparam \dataouth[17]~I .input_power_up = "low";
defparam \dataouth[17]~I .input_register_mode = "none";
defparam \dataouth[17]~I .input_sync_reset = "none";
defparam \dataouth[17]~I .oe_async_reset = "none";
defparam \dataouth[17]~I .oe_power_up = "low";
defparam \dataouth[17]~I .oe_register_mode = "none";
defparam \dataouth[17]~I .oe_sync_reset = "none";
defparam \dataouth[17]~I .operation_mode = "output";
defparam \dataouth[17]~I .output_async_reset = "none";
defparam \dataouth[17]~I .output_power_up = "low";
defparam \dataouth[17]~I .output_register_mode = "none";
defparam \dataouth[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[18]~I (
	.datain(\multiplier0|dataouth [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[18]));
// synopsys translate_off
defparam \dataouth[18]~I .input_async_reset = "none";
defparam \dataouth[18]~I .input_power_up = "low";
defparam \dataouth[18]~I .input_register_mode = "none";
defparam \dataouth[18]~I .input_sync_reset = "none";
defparam \dataouth[18]~I .oe_async_reset = "none";
defparam \dataouth[18]~I .oe_power_up = "low";
defparam \dataouth[18]~I .oe_register_mode = "none";
defparam \dataouth[18]~I .oe_sync_reset = "none";
defparam \dataouth[18]~I .operation_mode = "output";
defparam \dataouth[18]~I .output_async_reset = "none";
defparam \dataouth[18]~I .output_power_up = "low";
defparam \dataouth[18]~I .output_register_mode = "none";
defparam \dataouth[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[19]~I (
	.datain(\multiplier0|dataouth [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[19]));
// synopsys translate_off
defparam \dataouth[19]~I .input_async_reset = "none";
defparam \dataouth[19]~I .input_power_up = "low";
defparam \dataouth[19]~I .input_register_mode = "none";
defparam \dataouth[19]~I .input_sync_reset = "none";
defparam \dataouth[19]~I .oe_async_reset = "none";
defparam \dataouth[19]~I .oe_power_up = "low";
defparam \dataouth[19]~I .oe_register_mode = "none";
defparam \dataouth[19]~I .oe_sync_reset = "none";
defparam \dataouth[19]~I .operation_mode = "output";
defparam \dataouth[19]~I .output_async_reset = "none";
defparam \dataouth[19]~I .output_power_up = "low";
defparam \dataouth[19]~I .output_register_mode = "none";
defparam \dataouth[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[20]~I (
	.datain(\multiplier0|dataouth [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[20]));
// synopsys translate_off
defparam \dataouth[20]~I .input_async_reset = "none";
defparam \dataouth[20]~I .input_power_up = "low";
defparam \dataouth[20]~I .input_register_mode = "none";
defparam \dataouth[20]~I .input_sync_reset = "none";
defparam \dataouth[20]~I .oe_async_reset = "none";
defparam \dataouth[20]~I .oe_power_up = "low";
defparam \dataouth[20]~I .oe_register_mode = "none";
defparam \dataouth[20]~I .oe_sync_reset = "none";
defparam \dataouth[20]~I .operation_mode = "output";
defparam \dataouth[20]~I .output_async_reset = "none";
defparam \dataouth[20]~I .output_power_up = "low";
defparam \dataouth[20]~I .output_register_mode = "none";
defparam \dataouth[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[21]~I (
	.datain(\multiplier0|dataouth [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[21]));
// synopsys translate_off
defparam \dataouth[21]~I .input_async_reset = "none";
defparam \dataouth[21]~I .input_power_up = "low";
defparam \dataouth[21]~I .input_register_mode = "none";
defparam \dataouth[21]~I .input_sync_reset = "none";
defparam \dataouth[21]~I .oe_async_reset = "none";
defparam \dataouth[21]~I .oe_power_up = "low";
defparam \dataouth[21]~I .oe_register_mode = "none";
defparam \dataouth[21]~I .oe_sync_reset = "none";
defparam \dataouth[21]~I .operation_mode = "output";
defparam \dataouth[21]~I .output_async_reset = "none";
defparam \dataouth[21]~I .output_power_up = "low";
defparam \dataouth[21]~I .output_register_mode = "none";
defparam \dataouth[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[22]~I (
	.datain(\multiplier0|dataouth [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[22]));
// synopsys translate_off
defparam \dataouth[22]~I .input_async_reset = "none";
defparam \dataouth[22]~I .input_power_up = "low";
defparam \dataouth[22]~I .input_register_mode = "none";
defparam \dataouth[22]~I .input_sync_reset = "none";
defparam \dataouth[22]~I .oe_async_reset = "none";
defparam \dataouth[22]~I .oe_power_up = "low";
defparam \dataouth[22]~I .oe_register_mode = "none";
defparam \dataouth[22]~I .oe_sync_reset = "none";
defparam \dataouth[22]~I .operation_mode = "output";
defparam \dataouth[22]~I .output_async_reset = "none";
defparam \dataouth[22]~I .output_power_up = "low";
defparam \dataouth[22]~I .output_register_mode = "none";
defparam \dataouth[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[23]~I (
	.datain(\multiplier0|dataouth [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[23]));
// synopsys translate_off
defparam \dataouth[23]~I .input_async_reset = "none";
defparam \dataouth[23]~I .input_power_up = "low";
defparam \dataouth[23]~I .input_register_mode = "none";
defparam \dataouth[23]~I .input_sync_reset = "none";
defparam \dataouth[23]~I .oe_async_reset = "none";
defparam \dataouth[23]~I .oe_power_up = "low";
defparam \dataouth[23]~I .oe_register_mode = "none";
defparam \dataouth[23]~I .oe_sync_reset = "none";
defparam \dataouth[23]~I .operation_mode = "output";
defparam \dataouth[23]~I .output_async_reset = "none";
defparam \dataouth[23]~I .output_power_up = "low";
defparam \dataouth[23]~I .output_register_mode = "none";
defparam \dataouth[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[24]~I (
	.datain(\multiplier0|dataouth [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[24]));
// synopsys translate_off
defparam \dataouth[24]~I .input_async_reset = "none";
defparam \dataouth[24]~I .input_power_up = "low";
defparam \dataouth[24]~I .input_register_mode = "none";
defparam \dataouth[24]~I .input_sync_reset = "none";
defparam \dataouth[24]~I .oe_async_reset = "none";
defparam \dataouth[24]~I .oe_power_up = "low";
defparam \dataouth[24]~I .oe_register_mode = "none";
defparam \dataouth[24]~I .oe_sync_reset = "none";
defparam \dataouth[24]~I .operation_mode = "output";
defparam \dataouth[24]~I .output_async_reset = "none";
defparam \dataouth[24]~I .output_power_up = "low";
defparam \dataouth[24]~I .output_register_mode = "none";
defparam \dataouth[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[25]~I (
	.datain(\multiplier0|dataouth [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[25]));
// synopsys translate_off
defparam \dataouth[25]~I .input_async_reset = "none";
defparam \dataouth[25]~I .input_power_up = "low";
defparam \dataouth[25]~I .input_register_mode = "none";
defparam \dataouth[25]~I .input_sync_reset = "none";
defparam \dataouth[25]~I .oe_async_reset = "none";
defparam \dataouth[25]~I .oe_power_up = "low";
defparam \dataouth[25]~I .oe_register_mode = "none";
defparam \dataouth[25]~I .oe_sync_reset = "none";
defparam \dataouth[25]~I .operation_mode = "output";
defparam \dataouth[25]~I .output_async_reset = "none";
defparam \dataouth[25]~I .output_power_up = "low";
defparam \dataouth[25]~I .output_register_mode = "none";
defparam \dataouth[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[26]~I (
	.datain(\multiplier0|dataouth [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[26]));
// synopsys translate_off
defparam \dataouth[26]~I .input_async_reset = "none";
defparam \dataouth[26]~I .input_power_up = "low";
defparam \dataouth[26]~I .input_register_mode = "none";
defparam \dataouth[26]~I .input_sync_reset = "none";
defparam \dataouth[26]~I .oe_async_reset = "none";
defparam \dataouth[26]~I .oe_power_up = "low";
defparam \dataouth[26]~I .oe_register_mode = "none";
defparam \dataouth[26]~I .oe_sync_reset = "none";
defparam \dataouth[26]~I .operation_mode = "output";
defparam \dataouth[26]~I .output_async_reset = "none";
defparam \dataouth[26]~I .output_power_up = "low";
defparam \dataouth[26]~I .output_register_mode = "none";
defparam \dataouth[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[27]~I (
	.datain(\multiplier0|dataouth [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[27]));
// synopsys translate_off
defparam \dataouth[27]~I .input_async_reset = "none";
defparam \dataouth[27]~I .input_power_up = "low";
defparam \dataouth[27]~I .input_register_mode = "none";
defparam \dataouth[27]~I .input_sync_reset = "none";
defparam \dataouth[27]~I .oe_async_reset = "none";
defparam \dataouth[27]~I .oe_power_up = "low";
defparam \dataouth[27]~I .oe_register_mode = "none";
defparam \dataouth[27]~I .oe_sync_reset = "none";
defparam \dataouth[27]~I .operation_mode = "output";
defparam \dataouth[27]~I .output_async_reset = "none";
defparam \dataouth[27]~I .output_power_up = "low";
defparam \dataouth[27]~I .output_register_mode = "none";
defparam \dataouth[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[28]~I (
	.datain(\multiplier0|dataouth [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[28]));
// synopsys translate_off
defparam \dataouth[28]~I .input_async_reset = "none";
defparam \dataouth[28]~I .input_power_up = "low";
defparam \dataouth[28]~I .input_register_mode = "none";
defparam \dataouth[28]~I .input_sync_reset = "none";
defparam \dataouth[28]~I .oe_async_reset = "none";
defparam \dataouth[28]~I .oe_power_up = "low";
defparam \dataouth[28]~I .oe_register_mode = "none";
defparam \dataouth[28]~I .oe_sync_reset = "none";
defparam \dataouth[28]~I .operation_mode = "output";
defparam \dataouth[28]~I .output_async_reset = "none";
defparam \dataouth[28]~I .output_power_up = "low";
defparam \dataouth[28]~I .output_register_mode = "none";
defparam \dataouth[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[29]~I (
	.datain(\multiplier0|dataouth [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[29]));
// synopsys translate_off
defparam \dataouth[29]~I .input_async_reset = "none";
defparam \dataouth[29]~I .input_power_up = "low";
defparam \dataouth[29]~I .input_register_mode = "none";
defparam \dataouth[29]~I .input_sync_reset = "none";
defparam \dataouth[29]~I .oe_async_reset = "none";
defparam \dataouth[29]~I .oe_power_up = "low";
defparam \dataouth[29]~I .oe_register_mode = "none";
defparam \dataouth[29]~I .oe_sync_reset = "none";
defparam \dataouth[29]~I .operation_mode = "output";
defparam \dataouth[29]~I .output_async_reset = "none";
defparam \dataouth[29]~I .output_power_up = "low";
defparam \dataouth[29]~I .output_register_mode = "none";
defparam \dataouth[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[30]~I (
	.datain(\multiplier0|dataouth [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[30]));
// synopsys translate_off
defparam \dataouth[30]~I .input_async_reset = "none";
defparam \dataouth[30]~I .input_power_up = "low";
defparam \dataouth[30]~I .input_register_mode = "none";
defparam \dataouth[30]~I .input_sync_reset = "none";
defparam \dataouth[30]~I .oe_async_reset = "none";
defparam \dataouth[30]~I .oe_power_up = "low";
defparam \dataouth[30]~I .oe_register_mode = "none";
defparam \dataouth[30]~I .oe_sync_reset = "none";
defparam \dataouth[30]~I .operation_mode = "output";
defparam \dataouth[30]~I .output_async_reset = "none";
defparam \dataouth[30]~I .output_power_up = "low";
defparam \dataouth[30]~I .output_register_mode = "none";
defparam \dataouth[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dataouth[31]~I (
	.datain(\multiplier0|dataouth [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dataouth[31]));
// synopsys translate_off
defparam \dataouth[31]~I .input_async_reset = "none";
defparam \dataouth[31]~I .input_power_up = "low";
defparam \dataouth[31]~I .input_register_mode = "none";
defparam \dataouth[31]~I .input_sync_reset = "none";
defparam \dataouth[31]~I .oe_async_reset = "none";
defparam \dataouth[31]~I .oe_power_up = "low";
defparam \dataouth[31]~I .oe_register_mode = "none";
defparam \dataouth[31]~I .oe_sync_reset = "none";
defparam \dataouth[31]~I .operation_mode = "output";
defparam \dataouth[31]~I .output_async_reset = "none";
defparam \dataouth[31]~I .output_power_up = "low";
defparam \dataouth[31]~I .output_register_mode = "none";
defparam \dataouth[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
