<meta http-equiv="content-type" content="text/html; charset=ISO-8859-1" /><br>Title: Making Use of All Solutions to Measure to Progress of Formal Chip Design Verification</br><br>Author: Stefan Heinz, ZIB, Division Scientific Computing Department Optimization, heinz@zib.de</br><br>Year: 2008</br><br>Abstract: We present an application in the field of formal chip design verification for which it is essential to count all solutions of a constraint integer program (CIP) model. The CIP model is a MIP enriched by additional non-linear constraints. For this task we  extended the CIP framework SCIP (http://scip.zib.de) and developed problem specific techniques to speed-up the counting process. Some of these methods are generalized to be applicable for arbitrary CIPs.</br>