# Sample configs for SPI Flash, EEPROMs and FRAMs with Nucleo-F103RB

# This is for using the onboard STLINK/V2
source [find interface/stlink.cfg]

transport select hla_swd

set WORKAREASIZE 0x5000

source [find target/stm32f1x.cfg]

# W25Q128
flash bank $_CHIPNAME.w25q128 cmspi 0x90000000 0 0 0 $_TARGETNAME \
	0x3FC 0x4001100C  0 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# W25Q256
flash bank $_CHIPNAME.w25q256 cmspi 0x91000000 0 0 0 $_TARGETNAME \
	0x3FC 0x4001080C  4 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# M95640
flash bank $_CHIPNAME.m95640 cmspi 0x93000000 0 0 0 $_TARGETNAME \
	0x3FC 0x4001080C  8 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# M95M02
flash bank $_CHIPNAME.m95m02 cmspi 0x93002000 0 0 0 $_TARGETNAME \
	0x3FC 0x4001080C 10 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# M95512
flash bank $_CHIPNAME.m95512 cmspi 0x93042000 0 0 0 $_TARGETNAME \
	0x3FC 0x40010C0C  0 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# FM25W256
flash bank $_CHIPNAME.fm25w256 cmspi 0x93052000 0 0 0 $_TARGETNAME \
	0x3FC 0x40010C0C  3 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# MB85RS64
flash bank $_CHIPNAME.mb85rs64 cmspi 0x9305A000 0 0 0 $_TARGETNAME \
	0x3FC 0x40010C0C  4 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# FM25V02
#
# MOSI and MISO pins *both* connected to PC01, hence exor mask
# for MISO is 0x00000000 rather than 0x000000B0
#
flash bank $_CHIPNAME.fm25v02 cmspi 0x9305C000 0 0 0 $_TARGETNAME \
	0x3FC 0x40010C0C  5 0x4001080C  0 \
	0x4001100C  1 0x3F4 0x3F4 0x00000000 0x4001100C  1 0x3F4 0x3F4 0x000000B0

# FM25V05
flash bank $_CHIPNAME.fm25v05 cmspi 0x93064000 0 0 0 $_TARGETNAME \
	0x3FC 0x40010C0C 10 0x4001080C  0 \
	0x4001080C  1 0x3F4 0x3F4 0x000000B0 0x4001100C  1 0x3F4 0x3F4 0x000000B0

proc cmspi_init { } {
	# RCC_APB2ENR |= IOPGEN|IOPFEN|IOPEEN|IOPDEN|IOPCEN|IOPBEN|IOPAEN|AFIOEN
	mmw 0x40021018 0x000001FD 0

	mmw 0x40010004 0x02000000 0x05000000	;# AFIO_MAPR: SWJ_CFG = 0x2, release PB03 and PB04
	mww 0x40022000 0x00000012				;# FLASH_ACR: PRFTBE=1, LATENCY=2
	mww 0x40021004 0x00382000				;# 64 MHz: RCC_CFGR: MCO=none, Mul=16, SRC=HSI/2, APB1=/2, APB2=/1
	mmw 0x40021000 0x01000000 0x00000000	;# RCC_CR: PLL on
	sleep 1
	mmw 0x40021004 0x00000002 0x00000001	;# RCC_CFGR: SW=PLL
	sleep 1

	adapter_khz 4000

	# W25Q128, A5=NCS: PC00, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA01:INUP:V, PA00:PP:V, PC01:INUP:V, PC00:PPUP:H
	# Port A: PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C    ;# CRL
	mmw 0x4001080C 0x00000002 0x00000000    ;# ODR/PUPDR
	# Port C: PC01:INPUP:V, PC00:PPUP:H
	mmw 0x40011000 0x00000081 0x0000007E    ;# CRL
	mmw 0x4001100C 0x00000003 0x00000000    ;# ODR/PUPDR

	# W25Q256, A2=NCS: PA04, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA04:PPUP:H, PA01:INPUP:V, PA00:PP:V, PC01:INPUP:V
	# Port A: PA04:PPUP:H, PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00010083 0x000E007C    ;# CRL
	mmw 0x4001080C 0x00000012 0x00000000    ;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070    ;# CRL
	mmw 0x4001100C 0x00000002 0x00000000    ;# ODR/PUPDR

	# M95640, D7=NCS: PA08, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA08:PPUP:H, PA01:INPUP:V, PA00:PP:V, PC01:INPUP:V
	# Port A: PA08:PPUP:H, PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x40010804 0x00000001 0x0000000E	;# CRH
	mmw 0x4001080C 0x00000102 0x00000000	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	# M95M02, D2=NCS: PA10, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA10:PPUP:H, PA01:INPUP:V, PA00:PP:V, PC01:INPUP:V
	# Port A: PA10:PPUP:H, PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x40010804 0x00000100 0x00000E00	;# CRH
	mmw 0x4001080C 0x00000402 0x00000000	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	# M95512, A3=NCS: PB00, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA01:INPUP:V, PA00:PP:V, PB00:PPUP:H, PC01:INPUP:V
	# Port A: PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x4001080C 0x00000002 0x00000000	;# ODR/PUPDR
	# Port B: PB00:PPUP:H
	mmw 0x40010C00 0x00000001 0x0000000E	;# CRL
	mmw 0x40010C0C 0x00000001 0x00000000	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	# FM25W256, D3=NCS: PB03, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA01:INPUP:V, PA00:PP:V, PB03:PPUP:H, PC01:INPUP:V
	# Port A: PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x4001080C 0x00000002 0x00000000	;# ODR/PUPDR
	# Port B: PB03:PPUP:H
	mmw 0x40010C00 0x00001000 0x0000E000	;# CRL
	mmw 0x40010C0C 0x00000008 0x00000000	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	# MB85RS64, D5=NCS: PB04, A0=SCLK: PA00, A1=IO01/MISO: PC01, A4=IO00/MOSI: PC01
	# PA01:INPUP:V, PA00:PP:V, PB04:PPUP:H, PC01:INPUP:V
	# Port A: PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x4001080C 0x00000002 0x00000000	;# ODR/PUPDR
	# Port B: PB04:PPUP:H
	mmw 0x40010C00 0x00010000 0x000E0000	;# CRL
	mmw 0x40010C0C 0x00000010 0x00000000	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	# FM25V02, D4=NCS: PB05, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	#
	# MOSI and MISO pins *both* connected to PC01, hence PA01 actually not used
	#
	# PA01:INPUP:V, PA00:PP:V, PB05:PPUP:H, PC01:INPUP:V
	# Port A: PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x4001080C 0x00000002 0x00000000	;# ODR/PUPDR
	# Port B: PB05:PPUP:H
	mmw 0x40010C00 0x00100000 0x00E00000	;# CRL
	mmw 0x40010C0C 0x00000020 0x00000000	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	# FM25V05, D6=NCS: PB10, A0=SCLK: PA00, A1=IO01/MISO: PA01, A4=IO00/MOSI: PC01
	# PA01:INPUP:V, PA00:PP:V, PB10:PPUP:H, PC01:INPUP:V
	# Port A: PA01:INPUP:V, PA00:PP:V
	mmw 0x40010800 0x00000083 0x0000007C	;# CRL
	mmw 0x4001080C 0x00000002 0x00000000	;# ODR/PUPDR
	# Port B: PB10:PPUP:H
	mmw 0x40010C04 0x00000100 0x00000E00	;# CRH
	mmw 0x40010C0C 0x00000400 0x00000000 	;# ODR/PUPDR
	# Port C: PC01:INPUP:V
	mmw 0x40011000 0x00000080 0x00000070	;# CRL
	mmw 0x4001100C 0x00000002 0x00000000	;# ODR/PUPDR

	#cmspi set 1 w25q128 0x1000000 0x100 0x03 0x00 0x02 0xC7 0x10000 0xD8
	#cmspi set 2 w25q256fv 0x2000000 0x100 0x03 0x00 0x02 0xC7 0x10000 0xD8
	cmspi cmd 2 1 0x15; cmspi cmd 2 0 0xB7; cmspi cmd 2 1 0x15
	cmspi set 3 m95640 0x2000 0x20 0x03 0x00 0x02
	cmspi set 4 m95m02 0x40000 0x100 0x03 0x00 0x02
	cmspi set 5 m95512 0x10000 0x80 0x03 0x00 0x02
	cmspi set 6 fm25w256 0x8000 0x100 0x03 0x00 0x02
	#cmspi set 7 mb85rs64 0x2000 0x100 0x03 0x00 0x02
	#cmspi set 8 fm25v02 0x8000 0x100 0x03 0x00 0x02
	#cmspi set 9 fm25v05 0x10000 0x100 0x03 0x00 0x02
}

$_TARGETNAME configure -event reset-init {
	cmspi_init
}
