BCMA_RES_4314_MACPHY_RET	,	V_60
BCMA_CC_PMU6_4706_PROC_P2DIV_SHIFT	,	V_127
bcma_err	,	F_13
BCMA_CC_PPL_P1_MASK	,	V_109
BCMA_RES_4314_PMU_BG_PU	,	V_48
"Workarounds unknown or not needed for device 0x%04X\n"	,	L_4
BCMA_CC_PMU_XTAL_FREQ_MEASURE_SHIFT	,	V_18
BCMA_RES_4314_WL_PWRSW_PU	,	V_56
BCMA_CC_PPL_MDIV_MASK	,	V_115
BCMA_CC_PMU_CAP	,	V_78
BCMA_CC_PLLCTL_ADDR	,	V_4
BCMA_CC_REGCTL_DATA	,	V_12
BCMA_RES_4314_OTP_PU	,	V_55
enable	,	V_62
tmp	,	V_101
BCMA_CC_PPL_P1_SHIFT	,	V_110
pmu	,	V_39
BCMA_CHIP_ID_BCM43460	,	V_94
BCMA_CC_PPL_P2_MASK	,	V_111
id	,	V_28
BCMA_CC_PMU6_4706_PROCPLL_OFF	,	V_121
BCMA_CHIP_ID_BCM4360	,	V_96
BCMA_CC_CHIPST_4360_XTAL_40MZ	,	V_98
val	,	V_63
BCMA_CCTRL_43224B0_12MA_LED_DRIVE	,	V_76
bcma_chipco_pll_maskset	,	F_5
BCMA_RES_4314_LOGIC_RET	,	V_58
BCMA_RES_4314_MACPHY_CLK_AVAIL	,	V_34
bcma_chipco_chipctl_maskset	,	F_7
"Unknown TGT frequency for xtalfreq %d\n"	,	L_1
bcma_pmu_spuravoid_pllupdate	,	F_33
BCMA_CC_PMU_CAP_REVISION	,	V_79
BCMA_CC_PMU6_4706_PROC_NDIV_INT_MASK	,	V_122
BCMA_CC_PMU6_4706_PROC_P1DIV_SHIFT	,	V_125
BCMA_CC_PMU5_MAINPLL_CPU	,	V_135
BCMA_CC_PMU15_PLL_PC0_FREQTGT_SHIFT	,	V_32
bcma_pmu_get_alp_clock	,	F_25
BCMA_CC_PMU1_PLL0_PC0_P1DIV_SHIFT	,	V_142
"Target TGT frequency already set\n"	,	L_2
BCMA_CHIP_ID_BCM4352	,	V_95
bcma_pmu_get_bus_clock	,	F_30
bcma_cc_write32	,	F_2
BCMA_RES_4314_LPLDO_PU	,	V_46
bcma_cc_set32	,	F_17
phypll_offset	,	V_137
status	,	V_97
alp_hz	,	V_14
BCMA_CLKCTLST_HAVEHT	,	V_38
bcma_pmu_workarounds	,	F_22
bcma_pmu_pll_clock_bcm4706	,	F_29
BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_MASK	,	V_144
BCMA_CHIP_ID_BCM5357	,	V_89
BCMA_CHIP_ID_BCM5356	,	V_93
BCMA_CC_PMU_HT_CLOCK	,	V_133
BCMA_CHIP_ID_BCM43431	,	V_71
BCMA_CC_PPL_M14_OFF	,	V_113
bcma_cc_mask32	,	F_15
BCMA_CC_PPL_MDIV_WIDTH	,	V_114
usleep_range	,	F_11
BCMA_CC_PMU_ALP_CLOCK	,	V_99
BCMA_CC_PMU5_MAINPLL_SSB	,	V_129
BCMA_CHIP_ID_BCM4706	,	V_92
ndiv	,	V_102
BCMA_CC_CHIPST_4706_PKG_OPTION	,	V_128
bcma_chipco_bcm4331_ext_pa_lines_ctl	,	F_21
bcma_pmu_init	,	F_24
BCMA_CC_PMU_XTAL_FREQ	,	V_17
bcma_debug	,	F_14
bcma_cc_read32	,	F_3
freq_tgt_current	,	V_25
bcma_wait_value	,	F_16
bcm5357_bcm43236_p1div	,	V_138
BCMA_CC_PMU_MINRES_MSK	,	V_35
BCMA_RES_4314_CLDO_PU	,	V_51
bcma_pmu_pll_init	,	F_18
BCMA_CC_PMU4716_MAINPLL_PLL0	,	V_106
cc	,	V_2
BCMA_RES_4314_HT_AVAIL	,	V_33
BCMA_CC_PPL_P1P2_OFF	,	V_108
set	,	V_8
bcma_pmu_early_init	,	F_23
u8	,	T_2
BCMA_CC_PMU15_PLL_PLLCTL0	,	V_30
BCMA_CHIP_ID_BCM43421	,	V_73
bcma_pmu_get_cpu_clock	,	F_31
bcma_bus	,	V_21
"Found rev %u PMU (capabilities 0x%08X)\n"	,	L_5
BCMA_CC_PMU6_4706_PROC_NDIV_INT_SHIFT	,	V_123
BCMA_RES_4314_WL_PMU_PU	,	V_53
spuravoid	,	V_136
m	,	V_100
bcma_chipco_pll_read	,	F_1
BCMA_CHIP_ID_BCM43428	,	V_84
BCMA_CLKCTLST	,	V_37
BCMA_CHIPCTL_4331_EXTPA_EN	,	V_65
BCMA_CC_PMU_CTL_PLL_UPD	,	V_42
p1div	,	V_119
BCMA_RES_4314_WL_CORE_READY	,	V_61
BCMA_CC_PMU4706_MAINPLL_PLL0	,	V_132
pll0	,	V_26
BCMA_CC_PMU5357_MAINPLL_PLL0	,	V_131
min_msk	,	V_43
BCMA_RES_4314_LDO3P3_PU	,	V_54
BCMA_CCTRL_43224A0_12MA_LED_DRIVE	,	V_75
bcma_pmu_resources_init	,	F_19
max_msk	,	V_44
BCMA_CC_PMU_PLL_CTL4	,	V_148
bus	,	V_22
BCMA_CC_PMU_PLL_CTL5	,	V_149
BCMA_CC_PPL_NDIV_SHIFT	,	V_118
BCMA_CC_PMU_PLL_CTL0	,	V_140
BCMA_CC_PMU_PLL_CTL1	,	V_146
mdelay	,	F_20
BCMA_CC_PMU_PLL_CTL2	,	V_143
"No bus clock specified for %04X device, pmu rev. %d, using default %d Hz\n"	,	L_7
BCMA_CC_PMU_PLL_CTL3	,	V_147
BCMA_CC_PMU15_PLL_PC0_FREQTGT_MASK	,	V_31
bcma_chipco_pll_write	,	F_4
BCMA_CHIPCTL_4331_EXTPA_EN2	,	V_68
BCMA_CHIP_ID_BCM53572	,	V_90
u32	,	T_1
BCMA_RES_4314_MEM_SLEEP	,	V_59
xtalfreq	,	V_20
ilp_ctl	,	V_13
BCMA_CHIP_ID_BCM43142	,	V_29
rev	,	V_40
BCMA_RES_4314_CBUCK_PFM_PU	,	V_50
offset	,	V_3
BCMA_CC_PPL_NM5_OFF	,	V_116
freq_tgt_target	,	V_24
BCMA_CHIP_ID_BCM4313	,	V_45
bcma_pmu2_pll_init0	,	F_12
BCMA_CHIP_ID_BCM4716	,	V_85
BCMA_CC_PMU1_PLL0_PC0_P1DIV_MASK	,	V_141
core	,	V_23
bcm5357_bcm43236_ndiv	,	V_139
"PMU resource config unknown or not needed for device 0x%04X\n"	,	L_3
BCMA_CC_PMU6_4706_PROC_P1DIV_MASK	,	V_124
BCMA_RES_4314_CBUCK_LPOM_PU	,	V_49
bcma_warn	,	F_26
BCMA_CC_PMU1_PLL0_PC2_NDIV_INT_SHIFT	,	V_145
BCMA_CC_CHIPCTL_DATA	,	V_10
bcma_drv_cc	,	V_1
fc	,	V_105
p1	,	V_103
p2	,	V_104
BCMA_CC_REGCTL_ADDR	,	V_11
BCMA_CC_CHIPCTL	,	V_64
BCMA_CC_CHIPSTAT	,	V_107
BUG_ON	,	F_28
bcma_cc_maskset32	,	F_6
bcma_pmu_xtalfreq	,	F_9
BCMA_RES_4314_LQ_AVAIL	,	V_57
bcma_pmu_pll_clock	,	F_27
BCMA_CHIP_ID_BCM4748	,	V_87
pkg	,	V_66
BCMA_CHIP_ID_BCM4749	,	V_88
BCMA_CC_PPL_P2_SHIFT	,	V_112
p2div	,	V_120
"Unknown spuravoidance settings for chip 0x%04X, not changing PLL\n"	,	L_8
BCMA_CC_PLLCTL_DATA	,	V_5
BCMA_CC_PMU_MAXRES_MSK	,	V_36
BCMA_RES_4314_PMU_SLEEP_DIS	,	V_47
BCMA_RES_4314_LPLDO2_LVM	,	V_52
BCMA_CC_PMU_XTAL_FREQ_ILPCTL_MASK	,	V_19
BCMA_CC_PMU_CTL_NOILPONW	,	V_80
bcma_pmu_spuravoid_pll_write	,	F_32
value	,	V_6
BCMA_CC_PMU_CTL	,	V_41
chipinfo	,	V_27
mask	,	V_7
BCMA_CHIP_ID_BCM47162	,	V_86
BCMA_CHIP_ID_BCM6362	,	V_91
BCMA_CHIP_ID_BCM43224	,	V_72
BCMA_CHIP_ID_BCM43225	,	V_81
BCMA_CC_CHIPCTL_ADDR	,	V_9
BCMA_CC_PMU_STAT	,	V_15
BCMA_CHIP_ID_BCM43227	,	V_82
BCMA_CCTRL_4313_12MA_LED_DRIVE	,	V_69
"No ALP clock specified for %04X device, pmu rev. %d, using default %d Hz\n"	,	L_6
BCMA_CCTRL_43224_GPIO_TOGGLE	,	V_74
BIT	,	F_10
BCMA_CHIP_ID_BCM43228	,	V_83
bcma_chipco_regctl_maskset	,	F_8
pmucap	,	V_77
BCMA_CC_PMU_STAT_EXT_LPO_AVAIL	,	V_16
BCMA_CC_PPL_NDIV_MASK	,	V_117
pll	,	V_134
BCMA_CC_PMU6_4706_PROC_P2DIV_MASK	,	V_126
BCMA_CC_PMU5356_MAINPLL_PLL0	,	V_130
BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5	,	V_67
BCMA_CHIP_ID_BCM4331	,	V_70
