{"id":266,"date":"2025-08-29T17:46:26","date_gmt":"2025-08-29T17:46:26","guid":{"rendered":"https:\/\/byteminds.in\/isvlsi\/?page_id=266"},"modified":"2025-08-30T09:04:15","modified_gmt":"2025-08-30T09:04:15","slug":"call-for-papers","status":"publish","type":"page","link":"https:\/\/byteminds.in\/isvlsi\/call-for-papers\/","title":{"rendered":"Call for Papers"},"content":{"rendered":"\n<div class=\"wp-block-columns are-vertically-aligned-top justify is-layout-flex wp-container-core-columns-is-layout-e79a657b wp-block-columns-is-layout-flex\" style=\"padding-top:0\">\n<div class=\"wp-block-column is-vertically-aligned-top is-layout-flow wp-block-column-is-layout-flow\">\n<h3 class=\"wp-block-heading\">Contributions are sought in the following tracks:<\/h3>\n\n\n\n<ul class=\"wp-block-list\">\n<li><strong>Circuits, Reliability, and Fault-Tolerance (CRT):<\/strong><br>Analog\/mixed-signal circuits design and testing, RF and communication circuits, adaptive circuits and interconnects, design for testability, online testing techniques, static and dynamic defect- and fault- recoverability, variation aware design, VLSI aspects of sensor and sensor network.<\/li>\n\n\n\n<li><strong>Computer-Aided Design and Verification (CAD):<\/strong><br>Hardware\/software co-design, logic and behavioral synthesis, simulation and formal verification, physical design, signal integrity, power and thermal analysis, statistical approaches.<\/li>\n\n\n\n<li><strong>Digital Circuits and FPGA based Designs (DCF):<\/strong><br>Digital circuits, chaos\/neural\/fuzzy-logic circuits, high speed\/low-power circuits, energy efficient circuits, near and sub-threshold circuits, memories, FPGA designs, FPGA based systems.<\/li>\n\n\n\n<li><strong>Emerging and Post-CMOS Technologies (EPT):<\/strong><br>Nanotechnology, molecular electronics, quantum devices, optical computing, spin-based computing, biologically-inspired computing, CNT, SET, RTD, QCA, reversible logic, and CAD tools for emerging technology devices and circuits.<\/li>\n\n\n\n<li><strong>System Design and Security (SDS):<\/strong><br>Structured and custom design methodologies, microprocessors\/micro-architectures for performance and low power, embedded processors, analog\/digital\/mixed-signal systems, NoC, power and temperature aware designs, hardware security, cryptography, watermarking, and IP protection, TRNG and security-oriented circuits, PUF circuits.<\/li>\n\n\n\n<li><strong>VLSI for Applied and Future Computing (AFC):<\/strong><br>Neuromorphic and brain-inspired computing, quantum computing, circuits and architectures for machine learning and artificial intelligence, methodologies for on-chip learning, deep learning acceleration techniques, applications for and use-cases of learning systems, sensor and sensor network, electronics for Internet of Things and smart medical devices.<\/li>\n<\/ul>\n\n\n\n<p><strong>Selected papers from ISVLSI 2026 will be invited for submission to special issue on&nbsp;<a href=\"https:\/\/ieee-cas.org\/publication\/tvlsi\" target=\"_blank\" rel=\"noreferrer noopener\">IEEE Transactions on Very Large Scale Integration (VLSI) Systems<\/a>. The selection process is based on reviewer feedback and quality of conference presentation.<\/strong><\/p>\n<\/div>\n<\/div>\n\n\n\n<div class=\"wp-block-columns is-layout-flex wp-container-core-columns-is-layout-f035abe7 wp-block-columns-is-layout-flex\" style=\"padding-top:0;padding-right:0;padding-bottom:0;padding-left:0px\">\n<div class=\"wp-block-column is-layout-flow wp-block-column-is-layout-flow\">\n<h2 class=\"wp-block-heading\">CALL FOR PAPERS :&nbsp;<a href=\"https:\/\/byteminds.in\/isvlsi\/wp-content\/uploads\/2025\/08\/ISVLSI2026CFPv3.pdf\" target=\"_blank\" rel=\"noreferrer noopener\">DOWNLOAD<\/a><\/h2>\n<\/div>\n<\/div>\n\n\n\n<div class=\"wp-block-columns is-layout-flex wp-container-core-columns-is-layout-28f84493 wp-block-columns-is-layout-flex\">\n<div class=\"wp-block-column is-layout-flow wp-block-column-is-layout-flow\" style=\"flex-basis:100%\">\n<div data-wp-interactive=\"core\/file\" class=\"wp-block-file\"><object data-wp-bind--hidden=\"!state.hasPdfPreview\" hidden class=\"wp-block-file__embed\" data=\"https:\/\/byteminds.in\/isvlsi\/wp-content\/uploads\/2025\/08\/ISVLSI2026CFPv3.pdf\" type=\"application\/pdf\" style=\"width:100%;height:600px\" aria-label=\"PDF embed\"><\/object><\/div>\n<\/div>\n<\/div>\n","protected":false},"excerpt":{"rendered":"<p>Contributions are sought in the following tracks: Selected papers from ISVLSI 2026 will be invited for submission to special issue [&hellip;]<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"site-sidebar-layout":"right-sidebar","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"disabled","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"class_list":["post-266","page","type-page","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/pages\/266","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/comments?post=266"}],"version-history":[{"count":17,"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/pages\/266\/revisions"}],"predecessor-version":[{"id":352,"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/pages\/266\/revisions\/352"}],"wp:attachment":[{"href":"https:\/\/byteminds.in\/isvlsi\/wp-json\/wp\/v2\/media?parent=266"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}