IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.20        Core1: 25.77        
Core2: 26.58        Core3: 27.71        
Core4: 26.12        Core5: 26.62        
Core6: 25.40        Core7: 25.55        
Core8: 26.42        Core9: 28.86        
Core10: 24.59        Core11: 27.24        
Core12: 26.73        Core13: 29.17        
Core14: 30.81        Core15: 28.86        
Core16: 29.86        Core17: 27.03        
Core18: 31.68        Core19: 29.35        
Core20: 31.46        Core21: 32.67        
Core22: 29.25        Core23: 31.62        
Core24: 28.49        Core25: 27.91        
Core26: 27.81        Core27: 25.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.88
Socket1: 28.06
DDR read Latency(ns)
Socket0: 3710303.17
Socket1: 6753102.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.81        Core1: 27.37        
Core2: 26.50        Core3: 26.65        
Core4: 28.63        Core5: 26.47        
Core6: 25.05        Core7: 25.53        
Core8: 26.26        Core9: 26.59        
Core10: 24.41        Core11: 27.30        
Core12: 27.99        Core13: 30.79        
Core14: 27.61        Core15: 27.49        
Core16: 28.24        Core17: 28.51        
Core18: 30.05        Core19: 29.22        
Core20: 29.60        Core21: 27.72        
Core22: 30.94        Core23: 30.69        
Core24: 29.63        Core25: 28.46        
Core26: 28.14        Core27: 27.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 27.83
DDR read Latency(ns)
Socket0: 4840891.21
Socket1: 7996246.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.17        Core1: 20.58        
Core2: 11.44        Core3: 24.94        
Core4: 20.29        Core5: 26.83        
Core6: 27.60        Core7: 26.35        
Core8: 27.44        Core9: 27.26        
Core10: 24.14        Core11: 28.07        
Core12: 25.96        Core13: 22.76        
Core14: 28.20        Core15: 28.91        
Core16: 30.36        Core17: 28.97        
Core18: 31.93        Core19: 29.62        
Core20: 30.76        Core21: 29.62        
Core22: 29.77        Core23: 31.70        
Core24: 26.73        Core25: 21.12        
Core26: 28.69        Core27: 27.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.15
Socket1: 25.05
DDR read Latency(ns)
Socket0: 2406458.29
Socket1: 5011474.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.42        Core1: 28.21        
Core2: 26.66        Core3: 28.33        
Core4: 28.74        Core5: 26.42        
Core6: 27.06        Core7: 28.55        
Core8: 27.84        Core9: 27.29        
Core10: 24.22        Core11: 25.70        
Core12: 26.66        Core13: 29.66        
Core14: 29.70        Core15: 28.08        
Core16: 28.23        Core17: 29.36        
Core18: 32.08        Core19: 29.27        
Core20: 31.83        Core21: 28.87        
Core22: 30.77        Core23: 32.64        
Core24: 30.75        Core25: 31.53        
Core26: 28.56        Core27: 27.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 28.65
DDR read Latency(ns)
Socket0: 4549728.11
Socket1: 7981657.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.13        Core1: 27.95        
Core2: 28.33        Core3: 27.85        
Core4: 27.76        Core5: 26.42        
Core6: 28.23        Core7: 26.00        
Core8: 27.10        Core9: 29.11        
Core10: 25.95        Core11: 28.24        
Core12: 27.88        Core13: 29.33        
Core14: 28.36        Core15: 27.76        
Core16: 29.21        Core17: 29.24        
Core18: 30.79        Core19: 29.06        
Core20: 31.10        Core21: 29.63        
Core22: 29.78        Core23: 31.17        
Core24: 29.24        Core25: 29.70        
Core26: 28.43        Core27: 28.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.87
Socket1: 28.53
DDR read Latency(ns)
Socket0: 4588293.47
Socket1: 8329181.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.69        Core1: 25.82        
Core2: 27.70        Core3: 27.22        
Core4: 25.84        Core5: 29.33        
Core6: 25.79        Core7: 26.20        
Core8: 27.15        Core9: 28.10        
Core10: 26.13        Core11: 28.56        
Core12: 27.82        Core13: 28.38        
Core14: 27.77        Core15: 28.63        
Core16: 28.55        Core17: 28.39        
Core18: 29.41        Core19: 29.01        
Core20: 30.78        Core21: 29.48        
Core22: 29.80        Core23: 28.94        
Core24: 29.12        Core25: 29.22        
Core26: 27.30        Core27: 27.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 28.15
DDR read Latency(ns)
Socket0: 4763844.18
Socket1: 6400527.49
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.33        Core1: 26.10        
Core2: 25.69        Core3: 28.56        
Core4: 26.51        Core5: 28.11        
Core6: 28.39        Core7: 26.85        
Core8: 28.27        Core9: 26.80        
Core10: 28.90        Core11: 29.51        
Core12: 29.71        Core13: 29.81        
Core14: 26.37        Core15: 29.75        
Core16: 30.90        Core17: 33.76        
Core18: 31.48        Core19: 29.00        
Core20: 32.24        Core21: 34.76        
Core22: 33.34        Core23: 33.67        
Core24: 30.09        Core25: 27.13        
Core26: 32.19        Core27: 24.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.93
Socket1: 28.70
DDR read Latency(ns)
Socket0: 3555396.39
Socket1: 6731613.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.62        Core1: 26.13        
Core2: 26.34        Core3: 27.85        
Core4: 26.50        Core5: 28.44        
Core6: 30.50        Core7: 27.64        
Core8: 28.83        Core9: 28.02        
Core10: 28.21        Core11: 28.07        
Core12: 29.76        Core13: 29.10        
Core14: 28.77        Core15: 28.82        
Core16: 27.23        Core17: 29.17        
Core18: 28.91        Core19: 29.03        
Core20: 30.63        Core21: 29.98        
Core22: 30.83        Core23: 30.34        
Core24: 30.33        Core25: 28.73        
Core26: 28.02        Core27: 28.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.80
Socket1: 28.38
DDR read Latency(ns)
Socket0: 4260243.05
Socket1: 9112627.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.54        Core1: 27.24        
Core2: 12.52        Core3: 30.01        
Core4: 27.30        Core5: 28.05        
Core6: 27.63        Core7: 27.92        
Core8: 29.84        Core9: 27.43        
Core10: 29.98        Core11: 27.51        
Core12: 29.29        Core13: 21.25        
Core14: 27.13        Core15: 30.17        
Core16: 28.44        Core17: 21.03        
Core18: 29.50        Core19: 25.36        
Core20: 30.80        Core21: 22.01        
Core22: 30.07        Core23: 28.24        
Core24: 30.82        Core25: 20.79        
Core26: 28.86        Core27: 25.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.14
Socket1: 24.34
DDR read Latency(ns)
Socket0: 2149144.02
Socket1: 5624361.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.60        Core1: 26.64        
Core2: 29.58        Core3: 29.26        
Core4: 29.63        Core5: 28.03        
Core6: 26.26        Core7: 27.91        
Core8: 30.08        Core9: 28.23        
Core10: 28.43        Core11: 27.85        
Core12: 30.02        Core13: 29.51        
Core14: 27.82        Core15: 28.82        
Core16: 28.43        Core17: 27.90        
Core18: 30.43        Core19: 27.25        
Core20: 31.34        Core21: 28.96        
Core22: 29.91        Core23: 29.30        
Core24: 26.34        Core25: 27.75        
Core26: 27.04        Core27: 25.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.13
Socket1: 28.03
DDR read Latency(ns)
Socket0: 4306154.60
Socket1: 8211286.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.29        Core1: 27.62        
Core2: 28.64        Core3: 31.29        
Core4: 28.99        Core5: 26.48        
Core6: 26.35        Core7: 28.82        
Core8: 29.37        Core9: 26.67        
Core10: 29.33        Core11: 27.65        
Core12: 30.26        Core13: 30.27        
Core14: 29.71        Core15: 32.48        
Core16: 28.55        Core17: 30.04        
Core18: 29.12        Core19: 32.38        
Core20: 29.91        Core21: 31.15        
Core22: 31.13        Core23: 30.39        
Core24: 31.18        Core25: 28.53        
Core26: 27.51        Core27: 27.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 29.10
DDR read Latency(ns)
Socket0: 4521042.02
Socket1: 8623307.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.95        Core1: 25.46        
Core2: 28.35        Core3: 27.65        
Core4: 27.85        Core5: 27.13        
Core6: 28.52        Core7: 30.42        
Core8: 28.99        Core9: 27.64        
Core10: 28.19        Core11: 29.52        
Core12: 28.16        Core13: 29.37        
Core14: 26.91        Core15: 28.85        
Core16: 27.38        Core17: 27.59        
Core18: 29.61        Core19: 28.05        
Core20: 29.75        Core21: 28.50        
Core22: 30.17        Core23: 28.88        
Core24: 29.83        Core25: 30.11        
Core26: 27.63        Core27: 26.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 28.26
DDR read Latency(ns)
Socket0: 4211066.74
Socket1: 7833856.68
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.85        Core1: 29.07        
Core2: 28.31        Core3: 28.20        
Core4: 28.92        Core5: 29.91        
Core6: 32.49        Core7: 30.05        
Core8: 29.69        Core9: 31.04        
Core10: 28.88        Core11: 29.85        
Core12: 31.75        Core13: 29.59        
Core14: 26.97        Core15: 30.49        
Core16: 29.33        Core17: 29.09        
Core18: 27.31        Core19: 31.66        
Core20: 31.79        Core21: 30.86        
Core22: 29.96        Core23: 28.82        
Core24: 32.48        Core25: 29.02        
Core26: 27.70        Core27: 24.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.46
Socket1: 29.17
DDR read Latency(ns)
Socket0: 3354352.96
Socket1: 6220299.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.82        Core1: 25.74        
Core2: 25.68        Core3: 28.94        
Core4: 26.90        Core5: 31.36        
Core6: 28.93        Core7: 29.43        
Core8: 29.10        Core9: 29.32        
Core10: 28.05        Core11: 30.70        
Core12: 28.69        Core13: 30.77        
Core14: 26.50        Core15: 31.25        
Core16: 27.32        Core17: 29.37        
Core18: 29.52        Core19: 29.55        
Core20: 29.58        Core21: 29.19        
Core22: 28.92        Core23: 30.37        
Core24: 27.94        Core25: 29.63        
Core26: 27.89        Core27: 29.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.96
Socket1: 29.57
DDR read Latency(ns)
Socket0: 4544866.22
Socket1: 8011263.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.19        Core1: 25.15        
Core2: 12.51        Core3: 30.27        
Core4: 20.88        Core5: 30.67        
Core6: 17.04        Core7: 29.90        
Core8: 30.07        Core9: 29.65        
Core10: 29.30        Core11: 28.40        
Core12: 30.45        Core13: 21.20        
Core14: 28.56        Core15: 30.18        
Core16: 29.57        Core17: 28.29        
Core18: 27.27        Core19: 29.21        
Core20: 28.55        Core21: 29.96        
Core22: 32.37        Core23: 29.11        
Core24: 29.76        Core25: 28.89        
Core26: 28.84        Core27: 25.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 27.37
DDR read Latency(ns)
Socket0: 3168249.83
Socket1: 6182734.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.76        Core1: 25.64        
Core2: 26.82        Core3: 29.82        
Core4: 29.62        Core5: 31.46        
Core6: 25.88        Core7: 30.36        
Core8: 29.32        Core9: 29.48        
Core10: 28.61        Core11: 31.81        
Core12: 31.05        Core13: 31.07        
Core14: 28.41        Core15: 31.15        
Core16: 27.39        Core17: 30.08        
Core18: 26.55        Core19: 28.31        
Core20: 28.83        Core21: 29.28        
Core22: 29.84        Core23: 29.48        
Core24: 28.83        Core25: 28.32        
Core26: 28.12        Core27: 26.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 29.26
DDR read Latency(ns)
Socket0: 4662380.25
Socket1: 8692172.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.14        Core1: 25.48        
Core2: 26.54        Core3: 28.76        
Core4: 26.82        Core5: 30.45        
Core6: 28.21        Core7: 29.28        
Core8: 29.04        Core9: 30.33        
Core10: 29.65        Core11: 30.31        
Core12: 30.63        Core13: 32.14        
Core14: 27.87        Core15: 30.91        
Core16: 27.82        Core17: 30.22        
Core18: 27.45        Core19: 29.38        
Core20: 27.89        Core21: 29.82        
Core22: 28.45        Core23: 28.74        
Core24: 29.54        Core25: 28.85        
Core26: 28.50        Core27: 26.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.88
Socket1: 29.12
DDR read Latency(ns)
Socket0: 4592187.75
Socket1: 9392376.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.34        Core1: 25.10        
Core2: 25.89        Core3: 26.76        
Core4: 26.72        Core5: 29.62        
Core6: 27.18        Core7: 30.87        
Core8: 28.80        Core9: 27.83        
Core10: 28.44        Core11: 30.68        
Core12: 28.17        Core13: 28.67        
Core14: 27.87        Core15: 28.76        
Core16: 28.89        Core17: 28.20        
Core18: 27.44        Core19: 28.86        
Core20: 30.75        Core21: 27.72        
Core22: 28.58        Core23: 27.64        
Core24: 28.19        Core25: 29.32        
Core26: 26.19        Core27: 27.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.71
Socket1: 28.22
DDR read Latency(ns)
Socket0: 4797211.38
Socket1: 8354340.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.75        Core1: 26.20        
Core2: 27.39        Core3: 29.68        
Core4: 27.08        Core5: 27.31        
Core6: 26.62        Core7: 27.07        
Core8: 29.12        Core9: 26.47        
Core10: 27.69        Core11: 27.76        
Core12: 26.75        Core13: 28.06        
Core14: 25.62        Core15: 27.66        
Core16: 28.15        Core17: 26.95        
Core18: 29.76        Core19: 29.13        
Core20: 31.02        Core21: 28.26        
Core22: 28.50        Core23: 28.07        
Core24: 29.68        Core25: 27.53        
Core26: 30.50        Core27: 24.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.23
Socket1: 27.25
DDR read Latency(ns)
Socket0: 4013843.56
Socket1: 5894752.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.65        Core1: 27.31        
Core2: 28.56        Core3: 30.06        
Core4: 29.11        Core5: 30.99        
Core6: 30.25        Core7: 27.13        
Core8: 26.59        Core9: 27.04        
Core10: 28.35        Core11: 27.20        
Core12: 27.88        Core13: 27.64        
Core14: 27.05        Core15: 27.72        
Core16: 28.28        Core17: 26.38        
Core18: 27.83        Core19: 27.90        
Core20: 29.67        Core21: 28.98        
Core22: 28.59        Core23: 29.62        
Core24: 29.51        Core25: 29.71        
Core26: 27.72        Core27: 29.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 28.20
DDR read Latency(ns)
Socket0: 4967299.73
Socket1: 7932264.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.20        Core1: 20.66        
Core2: 12.79        Core3: 24.17        
Core4: 28.69        Core5: 31.10        
Core6: 20.11        Core7: 28.54        
Core8: 27.53        Core9: 27.66        
Core10: 27.80        Core11: 25.87        
Core12: 29.85        Core13: 27.63        
Core14: 26.98        Core15: 27.99        
Core16: 30.13        Core17: 27.26        
Core18: 29.83        Core19: 28.40        
Core20: 31.55        Core21: 30.40        
Core22: 31.24        Core23: 29.76        
Core24: 28.40        Core25: 20.68        
Core26: 25.55        Core27: 21.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 24.52
DDR read Latency(ns)
Socket0: 2416074.93
Socket1: 5152812.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.37        Core1: 30.30        
Core2: 30.00        Core3: 29.84        
Core4: 27.82        Core5: 32.09        
Core6: 26.40        Core7: 28.06        
Core8: 30.32        Core9: 29.30        
Core10: 25.90        Core11: 28.24        
Core12: 28.97        Core13: 28.32        
Core14: 27.77        Core15: 26.30        
Core16: 28.96        Core17: 26.79        
Core18: 29.54        Core19: 29.04        
Core20: 30.71        Core21: 29.55        
Core22: 30.25        Core23: 28.88        
Core24: 31.75        Core25: 30.34        
Core26: 28.05        Core27: 29.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.37
Socket1: 28.93
DDR read Latency(ns)
Socket0: 4863120.82
Socket1: 7571321.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.58        Core1: 30.19        
Core2: 27.22        Core3: 26.13        
Core4: 27.19        Core5: 30.93        
Core6: 30.12        Core7: 28.82        
Core8: 30.19        Core9: 29.12        
Core10: 27.39        Core11: 26.92        
Core12: 29.37        Core13: 27.94        
Core14: 27.36        Core15: 27.41        
Core16: 29.48        Core17: 26.00        
Core18: 29.18        Core19: 28.85        
Core20: 30.31        Core21: 30.98        
Core22: 28.87        Core23: 28.83        
Core24: 29.22        Core25: 29.94        
Core26: 27.99        Core27: 27.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.15
Socket1: 28.42
DDR read Latency(ns)
Socket0: 5211133.53
Socket1: 7828280.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.81        Core1: 29.87        
Core2: 26.20        Core3: 27.09        
Core4: 27.93        Core5: 29.34        
Core6: 27.07        Core7: 27.74        
Core8: 28.41        Core9: 29.58        
Core10: 29.09        Core11: 26.58        
Core12: 30.32        Core13: 27.82        
Core14: 27.50        Core15: 26.65        
Core16: 30.43        Core17: 26.27        
Core18: 29.29        Core19: 27.73        
Core20: 30.58        Core21: 28.69        
Core22: 30.76        Core23: 27.87        
Core24: 29.29        Core25: 29.77        
Core26: 27.50        Core27: 26.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.46
Socket1: 27.88
DDR read Latency(ns)
Socket0: 4919730.77
Socket1: 7311767.11
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.59        Core1: 27.09        
Core2: 29.35        Core3: 37.88        
Core4: 26.22        Core5: 27.65        
Core6: 29.60        Core7: 27.32        
Core8: 26.32        Core9: 28.17        
Core10: 26.98        Core11: 27.80        
Core12: 27.86        Core13: 25.88        
Core14: 26.35        Core15: 27.84        
Core16: 27.62        Core17: 28.08        
Core18: 29.16        Core19: 28.86        
Core20: 28.89        Core21: 27.90        
Core22: 30.77        Core23: 29.40        
Core24: 30.09        Core25: 26.19        
Core26: 28.64        Core27: 24.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 28.00
DDR read Latency(ns)
Socket0: 3349902.52
Socket1: 6832614.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.40        Core1: 27.79        
Core2: 28.93        Core3: 28.75        
Core4: 26.82        Core5: 32.32        
Core6: 30.22        Core7: 30.51        
Core8: 28.72        Core9: 27.76        
Core10: 28.39        Core11: 28.42        
Core12: 29.09        Core13: 29.30        
Core14: 27.51        Core15: 28.67        
Core16: 28.88        Core17: 28.30        
Core18: 30.21        Core19: 27.85        
Core20: 30.89        Core21: 29.89        
Core22: 30.80        Core23: 29.19        
Core24: 29.89        Core25: 28.54        
Core26: 27.51        Core27: 29.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 29.02
DDR read Latency(ns)
Socket0: 4479933.66
Socket1: 8741604.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.27        Core1: 27.13        
Core2: 11.72        Core3: 26.92        
Core4: 18.15        Core5: 21.98        
Core6: 19.93        Core7: 29.28        
Core8: 28.36        Core9: 28.72        
Core10: 26.19        Core11: 28.43        
Core12: 31.07        Core13: 29.08        
Core14: 27.26        Core15: 28.97        
Core16: 27.27        Core17: 27.18        
Core18: 30.71        Core19: 28.59        
Core20: 33.06        Core21: 28.43        
Core22: 30.28        Core23: 30.04        
Core24: 31.91        Core25: 29.48        
Core26: 27.56        Core27: 27.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.71
Socket1: 27.18
DDR read Latency(ns)
Socket0: 3181086.94
Socket1: 6451600.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.00        Core1: 27.97        
Core2: 27.38        Core3: 30.88        
Core4: 20.66        Core5: 30.40        
Core6: 29.88        Core7: 32.77        
Core8: 19.22        Core9: 28.61        
Core10: 19.61        Core11: 29.32        
Core12: 20.26        Core13: 28.71        
Core14: 27.50        Core15: 28.44        
Core16: 28.27        Core17: 28.23        
Core18: 19.06        Core19: 28.36        
Core20: 31.25        Core21: 29.08        
Core22: 28.74        Core23: 27.62        
Core24: 32.32        Core25: 30.03        
Core26: 28.42        Core27: 28.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.58
Socket1: 29.09
DDR read Latency(ns)
Socket0: 3880920.68
Socket1: 6854298.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.97        Core1: 27.29        
Core2: 26.45        Core3: 27.93        
Core4: 28.38        Core5: 31.13        
Core6: 29.27        Core7: 31.25        
Core8: 28.79        Core9: 28.49        
Core10: 28.25        Core11: 30.59        
Core12: 29.62        Core13: 29.51        
Core14: 26.17        Core15: 28.78        
Core16: 26.73        Core17: 27.20        
Core18: 28.26        Core19: 28.51        
Core20: 29.06        Core21: 28.75        
Core22: 28.72        Core23: 28.86        
Core24: 29.75        Core25: 29.50        
Core26: 31.23        Core27: 26.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.07
Socket1: 28.72
DDR read Latency(ns)
Socket0: 4451790.55
Socket1: 8881491.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.54        Core1: 25.94        
Core2: 29.99        Core3: 28.06        
Core4: 27.69        Core5: 28.91        
Core6: 29.42        Core7: 28.62        
Core8: 27.80        Core9: 28.68        
Core10: 27.67        Core11: 29.84        
Core12: 28.70        Core13: 28.62        
Core14: 27.15        Core15: 28.87        
Core16: 26.88        Core17: 27.74        
Core18: 28.00        Core19: 28.26        
Core20: 30.21        Core21: 27.34        
Core22: 30.59        Core23: 28.00        
Core24: 31.58        Core25: 28.80        
Core26: 29.29        Core27: 27.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 28.12
DDR read Latency(ns)
Socket0: 4645685.12
Socket1: 7594240.22
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.98        Core1: 27.26        
Core2: 25.70        Core3: 26.53        
Core4: 28.11        Core5: 26.97        
Core6: 26.54        Core7: 28.85        
Core8: 26.96        Core9: 27.17        
Core10: 26.47        Core11: 31.92        
Core12: 27.05        Core13: 29.34        
Core14: 27.97        Core15: 29.71        
Core16: 27.65        Core17: 27.74        
Core18: 28.45        Core19: 29.25        
Core20: 29.30        Core21: 28.56        
Core22: 27.76        Core23: 28.56        
Core24: 30.91        Core25: 28.27        
Core26: 28.57        Core27: 26.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.90
Socket1: 28.20
DDR read Latency(ns)
Socket0: 4078838.95
Socket1: 5590854.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.50        Core1: 26.83        
Core2: 25.71        Core3: 26.99        
Core4: 28.48        Core5: 25.82        
Core6: 26.15        Core7: 27.46        
Core8: 26.16        Core9: 26.94        
Core10: 25.75        Core11: 28.29        
Core12: 27.17        Core13: 31.02        
Core14: 27.49        Core15: 28.45        
Core16: 27.46        Core17: 27.98        
Core18: 28.12        Core19: 29.33        
Core20: 28.84        Core21: 29.93        
Core22: 30.51        Core23: 29.52        
Core24: 31.02        Core25: 31.30        
Core26: 26.79        Core27: 28.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.66
Socket1: 28.43
DDR read Latency(ns)
Socket0: 4770572.08
Socket1: 7609359.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.94        Core1: 27.39        
Core2: 13.19        Core3: 26.53        
Core4: 27.11        Core5: 20.61        
Core6: 18.12        Core7: 20.45        
Core8: 26.65        Core9: 24.80        
Core10: 27.55        Core11: 20.34        
Core12: 27.00        Core13: 25.16        
Core14: 27.77        Core15: 30.63        
Core16: 25.67        Core17: 29.07        
Core18: 27.81        Core19: 30.33        
Core20: 30.92        Core21: 28.84        
Core22: 27.89        Core23: 28.55        
Core24: 28.84        Core25: 29.30        
Core26: 25.36        Core27: 28.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.10
Socket1: 24.66
DDR read Latency(ns)
Socket0: 2409692.61
Socket1: 5103958.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.46        Core1: 25.33        
Core2: 25.75        Core3: 26.18        
Core4: 26.80        Core5: 26.68        
Core6: 25.46        Core7: 28.96        
Core8: 23.94        Core9: 29.03        
Core10: 29.33        Core11: 28.73        
Core12: 28.81        Core13: 29.45        
Core14: 27.53        Core15: 29.86        
Core16: 26.74        Core17: 28.13        
Core18: 29.55        Core19: 29.89        
Core20: 30.68        Core21: 30.39        
Core22: 30.18        Core23: 29.51        
Core24: 30.43        Core25: 31.56        
Core26: 27.11        Core27: 28.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.75
Socket1: 28.74
DDR read Latency(ns)
Socket0: 5141867.48
Socket1: 7393820.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.34        Core1: 24.43        
Core2: 27.04        Core3: 27.74        
Core4: 26.37        Core5: 28.23        
Core6: 27.90        Core7: 27.78        
Core8: 25.43        Core9: 29.09        
Core10: 28.29        Core11: 27.62        
Core12: 28.07        Core13: 30.05        
Core14: 29.02        Core15: 28.36        
Core16: 28.32        Core17: 28.85        
Core18: 29.04        Core19: 28.92        
Core20: 30.27        Core21: 28.66        
Core22: 29.03        Core23: 29.51        
Core24: 30.01        Core25: 30.03        
Core26: 27.69        Core27: 28.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.05
Socket1: 28.37
DDR read Latency(ns)
Socket0: 4903522.66
Socket1: 7749048.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.60        Core1: 27.36        
Core2: 24.80        Core3: 26.64        
Core4: 26.01        Core5: 25.76        
Core6: 26.16        Core7: 26.71        
Core8: 26.28        Core9: 27.85        
Core10: 27.29        Core11: 27.70        
Core12: 28.50        Core13: 28.30        
Core14: 28.89        Core15: 28.05        
Core16: 26.64        Core17: 28.40        
Core18: 17.25        Core19: 28.44        
Core20: 21.04        Core21: 27.05        
Core22: 19.12        Core23: 28.31        
Core24: 20.16        Core25: 30.80        
Core26: 27.33        Core27: 28.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 27.81
DDR read Latency(ns)
Socket0: 4460764.75
Socket1: 7065455.43
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.07        Core1: 29.41        
Core2: 28.35        Core3: 28.97        
Core4: 28.07        Core5: 29.31        
Core6: 25.93        Core7: 34.11        
Core8: 28.40        Core9: 29.44        
Core10: 27.82        Core11: 27.37        
Core12: 27.96        Core13: 31.42        
Core14: 30.55        Core15: 30.76        
Core16: 28.23        Core17: 29.50        
Core18: 28.52        Core19: 29.01        
Core20: 31.06        Core21: 30.82        
Core22: 30.74        Core23: 30.52        
Core24: 32.76        Core25: 30.27        
Core26: 30.38        Core27: 26.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.59
Socket1: 29.65
DDR read Latency(ns)
Socket0: 4134204.10
Socket1: 5292129.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.08        Core1: 26.54        
Core2: 26.34        Core3: 28.45        
Core4: 26.57        Core5: 26.97        
Core6: 27.37        Core7: 29.41        
Core8: 26.52        Core9: 29.01        
Core10: 27.09        Core11: 29.55        
Core12: 28.65        Core13: 29.51        
Core14: 28.38        Core15: 28.80        
Core16: 26.90        Core17: 30.25        
Core18: 26.70        Core19: 27.03        
Core20: 28.78        Core21: 29.36        
Core22: 29.72        Core23: 29.36        
Core24: 28.21        Core25: 28.77        
Core26: 27.13        Core27: 29.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.19
Socket1: 28.75
DDR read Latency(ns)
Socket0: 5160716.58
Socket1: 8344381.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.08        Core1: 26.48        
Core2: 12.53        Core3: 29.13        
Core4: 18.95        Core5: 28.58        
Core6: 19.21        Core7: 28.76        
Core8: 19.51        Core9: 29.25        
Core10: 26.83        Core11: 29.35        
Core12: 27.93        Core13: 27.55        
Core14: 29.58        Core15: 29.21        
Core16: 25.41        Core17: 30.32        
Core18: 30.50        Core19: 28.36        
Core20: 30.99        Core21: 29.46        
Core22: 30.99        Core23: 32.08        
Core24: 30.09        Core25: 22.07        
Core26: 27.77        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.37
Socket1: 27.78
DDR read Latency(ns)
Socket0: 3453815.10
Socket1: 5731977.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.55        Core1: 26.97        
Core2: 27.32        Core3: 27.56        
Core4: 26.84        Core5: 29.04        
Core6: 29.35        Core7: 29.80        
Core8: 27.23        Core9: 30.65        
Core10: 26.82        Core11: 29.23        
Core12: 29.33        Core13: 29.64        
Core14: 27.00        Core15: 31.12        
Core16: 27.46        Core17: 30.42        
Core18: 28.51        Core19: 30.52        
Core20: 29.86        Core21: 31.13        
Core22: 30.37        Core23: 29.83        
Core24: 29.70        Core25: 30.03        
Core26: 27.86        Core27: 29.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 29.67
DDR read Latency(ns)
Socket0: 5021538.40
Socket1: 7345601.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.26        Core1: 24.34        
Core2: 28.03        Core3: 25.47        
Core4: 26.38        Core5: 26.94        
Core6: 34.55        Core7: 29.87        
Core8: 28.15        Core9: 28.90        
Core10: 26.32        Core11: 29.27        
Core12: 28.21        Core13: 26.21        
Core14: 27.34        Core15: 28.31        
Core16: 31.04        Core17: 31.54        
Core18: 28.26        Core19: 29.57        
Core20: 30.71        Core21: 30.79        
Core22: 31.28        Core23: 27.35        
Core24: 31.70        Core25: 31.74        
Core26: 28.51        Core27: 29.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 28.53
DDR read Latency(ns)
Socket0: 5025028.01
Socket1: 8412621.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.44        Core1: 24.92        
Core2: 26.81        Core3: 24.05        
Core4: 27.17        Core5: 27.11        
Core6: 29.70        Core7: 29.46        
Core8: 28.05        Core9: 30.32        
Core10: 29.57        Core11: 29.97        
Core12: 27.54        Core13: 29.04        
Core14: 27.25        Core15: 28.24        
Core16: 27.99        Core17: 30.16        
Core18: 27.27        Core19: 28.71        
Core20: 30.07        Core21: 29.68        
Core22: 28.01        Core23: 29.37        
Core24: 30.10        Core25: 29.10        
Core26: 29.03        Core27: 28.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.95
Socket1: 28.47
DDR read Latency(ns)
Socket0: 5235357.28
Socket1: 6671406.84
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.19        Core1: 25.68        
Core2: 26.11        Core3: 27.24        
Core4: 24.04        Core5: 32.56        
Core6: 26.31        Core7: 28.36        
Core8: 27.14        Core9: 27.33        
Core10: 27.10        Core11: 30.20        
Core12: 26.11        Core13: 29.40        
Core14: 29.16        Core15: 29.74        
Core16: 24.62        Core17: 29.25        
Core18: 28.49        Core19: 27.82        
Core20: 27.59        Core21: 29.24        
Core22: 29.14        Core23: 32.30        
Core24: 30.37        Core25: 30.33        
Core26: 27.37        Core27: 25.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 28.71
DDR read Latency(ns)
Socket0: 3477066.76
Socket1: 7692150.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.95        Core1: 25.61        
Core2: 27.40        Core3: 28.93        
Core4: 29.33        Core5: 30.77        
Core6: 27.99        Core7: 31.97        
Core8: 26.90        Core9: 26.71        
Core10: 27.30        Core11: 29.76        
Core12: 27.66        Core13: 29.44        
Core14: 27.35        Core15: 29.54        
Core16: 26.76        Core17: 30.49        
Core18: 28.20        Core19: 29.58        
Core20: 28.49        Core21: 30.98        
Core22: 27.69        Core23: 31.75        
Core24: 29.03        Core25: 31.39        
Core26: 27.15        Core27: 28.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.64
Socket1: 29.62
DDR read Latency(ns)
Socket0: 4278581.56
Socket1: 9185649.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.66        Core1: 28.03        
Core2: 13.40        Core3: 29.33        
Core4: 18.54        Core5: 22.11        
Core6: 27.72        Core7: 30.25        
Core8: 27.75        Core9: 20.57        
Core10: 26.11        Core11: 26.99        
Core12: 28.95        Core13: 29.38        
Core14: 28.52        Core15: 31.26        
Core16: 27.11        Core17: 30.26        
Core18: 28.23        Core19: 29.54        
Core20: 28.59        Core21: 28.94        
Core22: 25.67        Core23: 30.57        
Core24: 27.63        Core25: 28.70        
Core26: 25.09        Core27: 29.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.79
Socket1: 26.47
DDR read Latency(ns)
Socket0: 2403281.43
Socket1: 5835829.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.70        Core1: 28.33        
Core2: 27.64        Core3: 29.72        
Core4: 30.76        Core5: 30.50        
Core6: 27.81        Core7: 30.85        
Core8: 27.80        Core9: 26.99        
Core10: 27.86        Core11: 30.10        
Core12: 28.66        Core13: 32.12        
Core14: 24.27        Core15: 31.20        
Core16: 19.06        Core17: 32.23        
Core18: 17.20        Core19: 31.13        
Core20: 20.01        Core21: 30.33        
Core22: 19.20        Core23: 31.93        
Core24: 27.30        Core25: 31.64        
Core26: 26.28        Core27: 29.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.50
Socket1: 30.25
DDR read Latency(ns)
Socket0: 3918058.44
Socket1: 7823561.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.73        Core1: 28.59        
Core2: 27.56        Core3: 29.59        
Core4: 27.34        Core5: 29.45        
Core6: 26.77        Core7: 30.32        
Core8: 27.13        Core9: 25.99        
Core10: 27.63        Core11: 30.14        
Core12: 29.57        Core13: 29.74        
Core14: 25.98        Core15: 30.08        
Core16: 26.50        Core17: 30.05        
Core18: 28.11        Core19: 29.87        
Core20: 29.56        Core21: 31.17        
Core22: 30.65        Core23: 31.28        
Core24: 28.98        Core25: 29.92        
Core26: 28.23        Core27: 28.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.65
Socket1: 29.50
DDR read Latency(ns)
Socket0: 4590662.28
Socket1: 8607559.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.52        Core1: 23.54        
Core2: 27.23        Core3: 27.90        
Core4: 27.76        Core5: 27.94        
Core6: 26.96        Core7: 29.92        
Core8: 29.04        Core9: 26.50        
Core10: 27.64        Core11: 28.04        
Core12: 28.39        Core13: 28.36        
Core14: 29.07        Core15: 27.80        
Core16: 27.45        Core17: 29.45        
Core18: 27.96        Core19: 28.64        
Core20: 30.05        Core21: 29.21        
Core22: 29.26        Core23: 31.30        
Core24: 29.18        Core25: 28.37        
Core26: 28.10        Core27: 27.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 28.11
DDR read Latency(ns)
Socket0: 4303875.02
Socket1: 7867841.28
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.49        Core1: 28.44        
Core2: 27.45        Core3: 29.53        
Core4: 28.15        Core5: 28.85        
Core6: 25.03        Core7: 29.16        
Core8: 29.17        Core9: 28.53        
Core10: 29.49        Core11: 28.85        
Core12: 29.02        Core13: 29.29        
Core14: 28.73        Core15: 28.88        
Core16: 28.41        Core17: 28.31        
Core18: 28.32        Core19: 28.44        
Core20: 29.77        Core21: 28.61        
Core22: 29.95        Core23: 29.75        
Core24: 31.23        Core25: 31.05        
Core26: 32.65        Core27: 24.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.82
Socket1: 28.49
DDR read Latency(ns)
Socket0: 3445237.43
Socket1: 6728299.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.98        Core1: 27.42        
Core2: 29.99        Core3: 29.47        
Core4: 28.21        Core5: 30.10        
Core6: 27.62        Core7: 29.59        
Core8: 29.69        Core9: 27.38        
Core10: 27.43        Core11: 28.72        
Core12: 28.67        Core13: 27.97        
Core14: 28.20        Core15: 28.00        
Core16: 27.34        Core17: 28.86        
Core18: 25.87        Core19: 27.92        
Core20: 29.82        Core21: 28.76        
Core22: 28.48        Core23: 28.07        
Core24: 31.77        Core25: 27.84        
Core26: 29.05        Core27: 27.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.12
Socket1: 28.40
DDR read Latency(ns)
Socket0: 4351512.42
Socket1: 8482062.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.53        Core1: 29.92        
Core2: 15.14        Core3: 29.02        
Core4: 26.83        Core5: 21.05        
Core6: 28.87        Core7: 27.36        
Core8: 29.30        Core9: 20.87        
Core10: 27.53        Core11: 26.05        
Core12: 29.64        Core13: 20.08        
Core14: 28.46        Core15: 25.35        
Core16: 30.26        Core17: 28.03        
Core18: 28.63        Core19: 27.71        
Core20: 28.24        Core21: 27.19        
Core22: 30.69        Core23: 20.96        
Core24: 30.16        Core25: 27.86        
Core26: 28.28        Core27: 26.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.97
Socket1: 23.98
DDR read Latency(ns)
Socket0: 3084345.59
Socket1: 2397318.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.07        Core1: 27.23        
Core2: 27.47        Core3: 29.53        
Core4: 28.04        Core5: 28.72        
Core6: 31.08        Core7: 29.96        
Core8: 28.69        Core9: 29.54        
Core10: 28.44        Core11: 30.24        
Core12: 28.16        Core13: 29.71        
Core14: 27.15        Core15: 30.31        
Core16: 28.75        Core17: 29.03        
Core18: 28.74        Core19: 28.54        
Core20: 30.23        Core21: 27.62        
Core22: 30.11        Core23: 29.38        
Core24: 29.36        Core25: 29.93        
Core26: 29.81        Core27: 26.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.21
Socket1: 28.97
DDR read Latency(ns)
Socket0: 4196423.13
Socket1: 8975128.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.43        Core1: 28.91        
Core2: 32.55        Core3: 29.99        
Core4: 29.21        Core5: 31.19        
Core6: 30.61        Core7: 31.33        
Core8: 31.17        Core9: 28.94        
Core10: 29.40        Core11: 30.47        
Core12: 31.49        Core13: 30.72        
Core14: 29.62        Core15: 29.23        
Core16: 30.22        Core17: 31.17        
Core18: 29.56        Core19: 29.17        
Core20: 30.70        Core21: 30.74        
Core22: 30.35        Core23: 29.20        
Core24: 30.39        Core25: 28.04        
Core26: 28.58        Core27: 28.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.33
Socket1: 29.72
DDR read Latency(ns)
Socket0: 4324623.21
Socket1: 8001297.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.53        Core1: 26.93        
Core2: 27.52        Core3: 28.92        
Core4: 26.64        Core5: 29.84        
Core6: 30.65        Core7: 29.97        
Core8: 29.25        Core9: 27.49        
Core10: 27.46        Core11: 27.65        
Core12: 29.35        Core13: 27.48        
Core14: 28.61        Core15: 29.10        
Core16: 28.05        Core17: 28.98        
Core18: 28.46        Core19: 28.26        
Core20: 27.83        Core21: 28.35        
Core22: 30.39        Core23: 28.81        
Core24: 26.78        Core25: 28.69        
Core26: 28.88        Core27: 26.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.30
Socket1: 28.26
DDR read Latency(ns)
Socket0: 4194249.49
Socket1: 8089976.90
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.16        Core1: 28.38        
Core2: 26.13        Core3: 24.91        
Core4: 30.29        Core5: 27.96        
Core6: 25.41        Core7: 31.40        
Core8: 27.66        Core9: 30.55        
Core10: 25.03        Core11: 28.76        
Core12: 26.62        Core13: 28.35        
Core14: 26.62        Core15: 30.54        
Core16: 29.74        Core17: 29.33        
Core18: 19.78        Core19: 27.61        
Core20: 16.23        Core21: 28.50        
Core22: 19.21        Core23: 27.89        
Core24: 20.28        Core25: 31.54        
Core26: 29.23        Core27: 24.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.40
Socket1: 28.28
DDR read Latency(ns)
Socket0: 3516243.48
Socket1: 6143593.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.49        Core1: 27.03        
Core2: 28.42        Core3: 27.10        
Core4: 28.77        Core5: 28.53        
Core6: 25.94        Core7: 28.85        
Core8: 27.28        Core9: 29.05        
Core10: 26.47        Core11: 26.45        
Core12: 26.47        Core13: 28.23        
Core14: 25.99        Core15: 29.11        
Core16: 28.72        Core17: 30.79        
Core18: 27.72        Core19: 28.99        
Core20: 28.99        Core21: 26.06        
Core22: 29.19        Core23: 30.17        
Core24: 29.17        Core25: 29.86        
Core26: 28.72        Core27: 28.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.63
Socket1: 28.41
DDR read Latency(ns)
Socket0: 4753804.27
Socket1: 8921665.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.07        Core1: 25.82        
Core2: 10.33        Core3: 27.24        
Core4: 19.60        Core5: 28.52        
Core6: 19.46        Core7: 23.75        
Core8: 18.24        Core9: 30.02        
Core10: 19.48        Core11: 26.98        
Core12: 19.65        Core13: 27.22        
Core14: 18.32        Core15: 28.61        
Core16: 19.58        Core17: 30.32        
Core18: 28.27        Core19: 29.22        
Core20: 27.91        Core21: 26.55        
Core22: 28.40        Core23: 29.76        
Core24: 28.83        Core25: 29.57        
Core26: 28.37        Core27: 27.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.30
Socket1: 27.42
DDR read Latency(ns)
Socket0: 2004247.35
Socket1: 6231336.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.64        Core1: 27.63        
Core2: 25.72        Core3: 25.89        
Core4: 29.16        Core5: 29.99        
Core6: 31.32        Core7: 30.66        
Core8: 28.16        Core9: 28.93        
Core10: 26.10        Core11: 26.95        
Core12: 26.30        Core13: 27.54        
Core14: 25.33        Core15: 28.59        
Core16: 25.42        Core17: 29.95        
Core18: 27.49        Core19: 29.05        
Core20: 28.26        Core21: 26.62        
Core22: 30.69        Core23: 29.41        
Core24: 32.06        Core25: 31.35        
Core26: 27.64        Core27: 27.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.59
Socket1: 28.55
DDR read Latency(ns)
Socket0: 4857188.18
Socket1: 9413739.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.11        Core1: 29.42        
Core2: 26.89        Core3: 25.19        
Core4: 27.84        Core5: 31.93        
Core6: 28.05        Core7: 30.88        
Core8: 28.85        Core9: 26.65        
Core10: 28.23        Core11: 28.66        
Core12: 27.87        Core13: 29.13        
Core14: 24.93        Core15: 31.64        
Core16: 26.98        Core17: 31.96        
Core18: 26.87        Core19: 30.43        
Core20: 28.87        Core21: 27.90        
Core22: 30.18        Core23: 29.95        
Core24: 30.12        Core25: 29.36        
Core26: 29.13        Core27: 28.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.83
Socket1: 29.45
DDR read Latency(ns)
Socket0: 4638471.43
Socket1: 8438592.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 27.96        
Core2: 26.80        Core3: 24.17        
Core4: 26.00        Core5: 28.05        
Core6: 29.29        Core7: 29.91        
Core8: 28.61        Core9: 29.46        
Core10: 27.47        Core11: 26.35        
Core12: 25.65        Core13: 25.14        
Core14: 25.57        Core15: 28.16        
Core16: 27.08        Core17: 31.82        
Core18: 27.54        Core19: 26.94        
Core20: 27.81        Core21: 25.08        
Core22: 29.06        Core23: 28.91        
Core24: 28.15        Core25: 29.62        
Core26: 27.59        Core27: 26.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 27.68
DDR read Latency(ns)
Socket0: 4798904.28
Socket1: 8107831.36
