;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -100, @2
	MOV -140, @2
	SPL 104, #60
	SUB <0, @2
	SUB <-3, 2
	ADD 210, 30
	SPL 0, -36
	MOV -1, <-20
	SUB @121, 103
	ADD 10, 409
	SUB 10, @-106
	SUB -707, <120
	ADD 3, 530
	ADD 3, 530
	SUB @121, 106
	SUB @121, 106
	SUB -707, <120
	SUB @-427, -100
	CMP <-3, 2
	ADD 60, <-206
	DJN -1, @-20
	MOV <-3, 2
	ADD 60, <-206
	CMP 60, <-206
	SUB @-427, -100
	JMZ 320, @2
	SUB <-1, <-1
	SUB 121, 130
	DJN <30, 20
	MOV 320, 2
	DJN <30, 20
	MOV 320, 2
	MOV 320, 2
	MOV 320, 2
	JMN <30, 20
	SLT 121, 130
	SLT 121, 130
	SLT 121, 130
	ADD 10, 409
	MOV -100, @2
	SUB @0, 59
	JMP 3, 530
	JMP 3, 530
	SUB #-72, @-200
	SUB @0, 59
	ADD 3, 531
