I 000045 55 1476          1733159230600 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733159230601 2024.12.02 20:37:10)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code eaece1b9bebcbcfce0bdfbb0e8edeeecbcedeaeceb)
	(_ent
		(_time 1733159230597)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 2022          1733468288662 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733468288663 2024.12.06 10:28:08)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code f8a9f9a8f5aeaeeef7fee9a2fafffcfeaefff8fef9)
	(_ent
		(_time 1733468288652)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_cnst(_int Clk_Period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 99 (serialtoparallel_tb))
	(_version vef)
	(_time 1733468288689 2024.12.06 10:28:08)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 17461010154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733468292600 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733468292601 2024.12.06 10:28:12)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 5a5d5b590e0c0c4c500d4b00585d5e5c0c5d5a5c5b)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 2022          1733468292855 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733468292856 2024.12.06 10:28:12)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 54535457550202425b52450e565350520253545255)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni((_others(i 2)))))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_cnst(_int Clk_Period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 99 (serialtoparallel_tb))
	(_version vef)
	(_time 1733468292861 2024.12.06 10:28:12)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 6364646365353474676271393765366560656b6635)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 2028          1733468373779 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733468373780 2024.12.06 10:29:33)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 6d69386d3c3b3b7b626b7c376f6a696b3b6a6d6b6c)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_cnst(_int Clk_Period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 99 (serialtoparallel_tb))
	(_version vef)
	(_time 1733468373783 2024.12.06 10:29:33)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 7d792f7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733468376766 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733468376767 2024.12.06 10:29:36)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 25267421257373332f72347f272221237322252324)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 2028          1733468377014 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733468377015 2024.12.06 10:29:37)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 1f1c4f184c49490910190e451d181b1949181f191e)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2))))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_cnst(_int Clk_Period -2 0 36(_arch((ns 4621819117588971520)))))
		(_cnst(_int \Clk_Period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(Clk_Process(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)))))
			(line__60(_arch 1 0 60(_prcs(_wait_for)(_trgt(0)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 3 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733468870412 2024.12.06 10:37:50)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 6e3d696e3e3839796a6f7c343a683b686d68666b38)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733469182247 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469182248 2024.12.06 10:43:02)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 828c848c85d4d4948ed793d880858684d485828483)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(1))(_sens(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 95 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469182267 2024.12.06 10:43:02)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code a1afa0f6a5f7f6b6a5a0b3fbf5a7f4a7a2a7a9a4f7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469187059 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469187060 2024.12.06 10:43:07)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 4f19444d1c19195945185e154d484b4919484f494e)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733469187294 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469187295 2024.12.06 10:43:07)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 396f333c356f6f2f356c28633b3e3d3f6f3e393f38)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(1))(_sens(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 95 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469187306 2024.12.06 10:43:07)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 491f444b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733469362399 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469362400 2024.12.06 10:46:02)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 3e3c383b6e686828326b2f643c393a3868393e383f)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(1))(_sens(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 95 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469362416 2024.12.06 10:46:02)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 4e4c4f4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469365637 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469365638 2024.12.06 10:46:05)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code e1e0e3b2e5b7b7f7ebb6f0bbe3e6e5e7b7e6e1e7e0)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733469365885 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469365886 2024.12.06 10:46:05)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code dbdada898c8d8dcdd78eca81d9dcdfdd8ddcdbddda)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(1))(_sens(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 95 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469365900 2024.12.06 10:46:05)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code eaebecb9bebcbdfdeeebf8b0beecbfece9ece2efbc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733469454347 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469454348 2024.12.06 10:47:34)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 70252071752626667c25612a727774762677707671)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(1))(_sens(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 95 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469454372 2024.12.06 10:47:34)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 7f2a287e2c2928687b7e6d252b792a797c79777a29)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469458425 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469458426 2024.12.06 10:47:38)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 5e0a0e5d0e08084854094f045c595a5808595e585f)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733469458725 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469458726 2024.12.06 10:47:38)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 87d3d08985d1d1918bd296dd85808381d180878186)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__53(_arch 0 0 53(_assignment(_trgt(1))(_sens(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 98 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469615611 2024.12.06 10:50:15)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 61656761653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1934          1733469649011 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469649012 2024.12.06 10:50:49)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code d085d782d58686c6dc80c18ad2d7d4d686d7d0d6d1)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(1))(_read(1)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 98 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469649046 2024.12.06 10:50:49)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code ffaaffafaca9a8e8fbfeeda5abf9aaf9fcf9f7faa9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469652535 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469652536 2024.12.06 10:50:52)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 9bcf9a94cccdcd8d91cc8ac1999c9f9dcd9c9b9d9a)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1934          1733469652808 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469652809 2024.12.06 10:50:52)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code a5f1a5f2a5f3f3b3a9f5b4ffa7a2a1a3f3a2a5a3a4)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_trgt(1))(_read(1)))))
			(line__58(_arch 1 0 58(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 98 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469652814 2024.12.06 10:50:52)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code b4e0b3e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733469719539 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469719540 2024.12.06 10:51:59)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 53075850550505455f074209515457550554535552)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469719566 2024.12.06 10:51:59)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 72267e7375242565767360282674277471747a7724)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469722860 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469722861 2024.12.06 10:52:02)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 530055505505054559044209515457550554535552)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733469723126 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469723127 2024.12.06 10:52:03)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 5d0e585e0c0b0b4b51094c075f5a595b0b5a5d5b5c)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469723133 2024.12.06 10:52:03)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 5d0e5f5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469848598 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469848599 2024.12.06 10:54:08)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 7a2e797b2e2c2c6c702d6b20787d7e7c2c7d7a7c7b)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733469907543 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469907544 2024.12.06 10:55:07)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code b3e5b6e7b5e5e5a5bfe7a2e9b1b4b7b5e5b4b3b5b2)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469907547 2024.12.06 10:55:07)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code c395c196c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733469917560 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733469917561 2024.12.06 10:55:17)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code d3878481d58585c5d984c289d1d4d7d585d4d3d5d2)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733469917808 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733469917809 2024.12.06 10:55:17)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code cd999b989c9b9bdbc199dc97cfcac9cb9bcacdcbcc)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733469917812 2024.12.06 10:55:17)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code dc888d8e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733470141418 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733470141419 2024.12.06 10:59:01)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 46424d44451010504c11571c444142401041464047)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733470167659 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733470167660 2024.12.06 10:59:27)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code d0de8682d58686c6dc84c18ad2d7d4d686d7d0d6d1)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733470167665 2024.12.06 10:59:27)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code d0de8182d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733470170863 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733470170864 2024.12.06 10:59:30)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 530502505505054559044209515457550554535552)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733470171148 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733470171149 2024.12.06 10:59:31)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 6c3a3c6c3a3a3a7a60387d366e6b686a3a6b6c6a6d)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 94 (serialtoparallel_tb))
	(_version vef)
	(_time 1733470171156 2024.12.06 10:59:31)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 7c2a2b7d2a2a2b6b787d6e26287a297a7f7a74792a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733495672179 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733495672180 2024.12.06 18:04:32)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code d480de86d58282c2ded5c58ed6d3d0d282d3d4d2d5)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733495672557 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733495672558 2024.12.06 18:04:32)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 4b1f1a491c1d1d5d474c5a11494c4f4d1d4c4b4d4a)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 84 (serialtoparallel_tb))
	(_version vef)
	(_time 1733495672571 2024.12.06 18:04:32)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 5a0e0c590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel Arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1404          1733496892220 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733496892221 2024.12.06 18:24:52)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code a3a2a7f4a5f5f5b5aea2b2f9a1a4a7a5f5a4a3a5a2)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(8)(9)(5)(6)(7))(_sens(0)(1))(_read(8)(9)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000045 55 1404          1733497011140 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733497011141 2024.12.06 18:26:51)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 2c2827287a7a7a3a212d3d762e2b282a7a2b2c2a2d)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(8)(9)(5)(6)(7))(_sens(0)(1))(_read(8)(9)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733497011233 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733497011234 2024.12.06 18:26:51)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 8a8e8184dedcdc9c87da9bd0888d8e8cdc8d8a8c8b)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733497011254 2024.12.06 18:26:51)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 9a9e9695cecccd8d9e9b88c0ce9ccf9c999c929fcc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1404          1733497014571 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733497014572 2024.12.06 18:26:54)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 8a898c84dedcdc9c878b9bd0888d8e8cdc8d8a8c8b)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_simple)(_trgt(8)(9)(5)(6)(7))(_sens(0)(1))(_read(8)(9)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733497014851 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733497014852 2024.12.06 18:26:54)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code a4a7a1f3a5f2f2b2a9f4b5fea6a3a0a2f2a3a4a2a5)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733497014858 2024.12.06 18:26:54)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code b3b0b1e7b5e5e4a4b7b2a1e9e7b5e6b5b0b5bbb6e5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733497501111 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733497501112 2024.12.06 18:35:01)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 1d481c1a4c4b4b0b171c0c471f1a191b4b1a1d1b1c)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(5)(6)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(8)(9)(10))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733497631277 2024.12.06 18:37:11)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 89dfd88785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733497648171 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733497648172 2024.12.06 18:37:28)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 94c5979b95c2c28299c485ce96939092c293949295)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733497648200 2024.12.06 18:37:28)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code a3f2a7f4a5f5f4b4a7a2b1f9f7a5f6a5a0a5aba6f5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733497651621 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733497651622 2024.12.06 18:37:31)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 01505707055757170b00105b030605075706010700)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733497651895 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733497651896 2024.12.06 18:37:31)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 1a4b4f1d4e4c4c0c174a0b40181d1e1c4c1d1a1c1b)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733497651903 2024.12.06 18:37:31)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 1a4b481d4e4c4d0d1e1b08404e1c4f1c191c121f4c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733498000020 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733498000021 2024.12.06 18:43:20)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code f7f4a1a7f5a1a1e1fdf6e6adf5f0f3f1a1f0f7f1f6)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733498000432 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733498000433 2024.12.06 18:43:20)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 8e8c8d80ded8d89883de9fd48c898a88d8898e888f)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733498000464 2024.12.06 18:43:20)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code adafa9fafcfbfabaa9acbff7f9abf8abaeaba5a8fb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733498173993 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733498173994 2024.12.06 18:46:13)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 88d98d8685dede9e828999d28a8f8c8ede8f888e89)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733498174289 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733498174290 2024.12.06 18:46:14)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code b1e0b5e5b5e7e7a7bce1a0ebb3b6b5b7e7b6b1b7b0)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733498174293 2024.12.06 18:46:14)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code b1e0b2e5b5e7e6a6b5b0a3ebe5b7e4b7b2b7b9b4e7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733498619549 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733498619550 2024.12.06 18:53:39)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 03570305055555150f011259010407055504030502)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 87 (serialtoparallel_tb))
	(_version vef)
	(_time 1733498619567 2024.12.06 18:53:39)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 1246151515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733498622764 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733498622765 2024.12.06 18:53:42)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 95c1c09a95c3c3839f9484cf97929193c392959394)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733498623002 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733498623003 2024.12.06 18:53:43)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 80d3838e85d6d6968c8291da82878486d687808681)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 87 (serialtoparallel_tb))
	(_version vef)
	(_time 1733498623008 2024.12.06 18:53:43)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 80d3848e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733498768317 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733498768318 2024.12.06 18:56:08)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 20272b24257676362c22317a222724267627202621)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 87 (serialtoparallel_tb))
	(_version vef)
	(_time 1733498768321 2024.12.06 18:56:08)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 20272c24257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733498771613 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733498771614 2024.12.06 18:56:11)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 01070707055757170b00105b030605075706010700)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 46(_scalar (_to i 0 i 8))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733498771938 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733498771939 2024.12.06 18:56:11)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 494f4c4b451f1f5f454b58134b4e4d4f1f4e494f48)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 87 (serialtoparallel_tb))
	(_version vef)
	(_time 1733498771947 2024.12.06 18:56:11)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 494f4b4b451f1e5e4d485b131d4f1c4f4a4f414c1f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733499083467 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733499083468 2024.12.06 19:01:23)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 25762121257373332f2b347f272221237322252324)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733499186243 2024.12.06 19:03:06)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code a2a3aef5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733499200868 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499200869 2024.12.06 19:03:20)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code c395c196c59595d5ce93d299c1c4c7c595c4c3c5c2)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733499200872 2024.12.06 19:03:20)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code c395c696c59594d4c7c2d19997c596c5c0c5cbc695)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733499203706 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733499203707 2024.12.06 19:03:23)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code cf999f9a9c9999d9c5c1de95cdc8cbc999c8cfc9ce)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733499203984 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499203985 2024.12.06 19:03:23)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code e9bfbebae5bfbfffe4b9f8b3ebeeedefbfeee9efe8)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733499203988 2024.12.06 19:03:23)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code e9bfb9bae5bfbefeede8fbb3bdefbcefeaefe1ecbf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733499304497 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 44))
	(_version vef)
	(_time 1733499304498 2024.12.06 19:05:04)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 8c888982dadada9a86829dd68e8b888ada8b8c8a8d)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 45(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 45(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 46(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 46(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 47(_arch(_uni((i 2))))))
		(_prcs
			(line__49(_arch 0 0 49(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733499304847 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499304848 2024.12.06 19:05:04)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code f4f0f0a4f5a2a2e2f9a4e5aef6f3f0f2a2f3f4f2f5)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733499304872 2024.12.06 19:05:04)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 03070f0505555414070211595705560500050b0655)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733499668883 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 18))
	(_version vef)
	(_time 1733499668884 2024.12.06 19:11:08)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code f3a7f5a3f5a5a5e5f9a4e2a9f1f4f7f5a5f4f3f5f2)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 19(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 20(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 20(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733499751592 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499751593 2024.12.06 19:12:31)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 02050804055454140f521358000506045405020403)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733499751596 2024.12.06 19:12:31)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 12151f1515444505161300484614471411141a1744)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000045 55 1476          1733499754956 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 18))
	(_version vef)
	(_time 1733499754957 2024.12.06 19:12:34)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 31373434356767273b66206b333635376736313730)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 19(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 20(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 20(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
I 000056 55 1940          1733499755195 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733499755196 2024.12.06 19:12:35)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 1b1d1f1c4c4d4d0d164b0a41191c1f1d4d1c1b1d1a)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733499755199 2024.12.06 19:12:35)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 1b1d181c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
I 000056 55 1940          1733500024113 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500024114 2024.12.06 19:17:04)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 9591979a95c3c38398c584cf97929193c392959394)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733500024119 2024.12.06 19:17:04)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 9591909a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
V 000045 55 1476          1733500029157 Arch
(_unit VHDL(serialtoparallel 0 31(arch 0 18))
	(_version vef)
	(_time 1733500029158 2024.12.06 19:17:09)
	(_source(\../src/Converter.vhd\))
	(_parameters tan)
	(_code 3c3f3a396a6a6a2a36322d663e3b383a6a3b3c3a3d)
	(_ent
		(_time 1733159230596)
	)
	(_object
		(_port(_int Reset -1 0 33(_ent(_in)(_event))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int DataIn -1 0 35(_ent(_in))))
		(_port(_int Start -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int Pattern 0 0 37(_ent(_in))))
		(_port(_int DataOut 0 0 38(_ent(_out))))
		(_port(_int Valid -1 0 39(_ent(_out))))
		(_port(_int Found -1 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19(_array -1((_dto i 7 i 0)))))
		(_sig(_int ShiftReg 1 0 19(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~7~13 0 20(_scalar (_to i 0 i 7))))
		(_sig(_int BitCount 2 0 20(_arch(_uni((i 0))))))
		(_sig(_int Active -1 0 21(_arch(_uni((i 2))))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(8)(9)(10)(5)(6)(7))(_sens(0)(1)(8)(9)(10)(2)(3)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . Arch 1 -1)
)
V 000056 55 1940          1733500029435 TB_ARCHITECTURE
(_unit VHDL(serialtoparallel_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1733500029436 2024.12.06 19:17:09)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 56555355550000405b06470c545152500051565057)
	(_ent
		(_time 1733468288651)
	)
	(_comp
		(SerialToParallel
			(_object
				(_port(_int Reset -1 0 14(_ent (_in))))
				(_port(_int Clk -1 0 15(_ent (_in))))
				(_port(_int DataIn -1 0 16(_ent (_in))))
				(_port(_int Start -1 0 17(_ent (_in))))
				(_port(_int Pattern 0 0 18(_ent (_in))))
				(_port(_int DataOut 0 0 19(_ent (_out))))
				(_port(_int Valid -1 0 20(_ent (_out))))
				(_port(_int Found -1 0 21(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 40(_comp SerialToParallel)
		(_port
			((Reset)(Reset))
			((Clk)(Clk))
			((DataIn)(DataIn))
			((Start)(Start))
			((Pattern)(Pattern))
			((DataOut)(DataOut))
			((Valid)(Valid))
			((Found)(Found))
		)
		(_use(_ent . SerialToParallel)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_sig(_int Reset -1 0 25(_arch(_uni((i 2))))))
		(_sig(_int Clk -1 0 26(_arch(_uni((i 2)))(_event))))
		(_sig(_int DataIn -1 0 27(_arch(_uni((i 2))))))
		(_sig(_int Start -1 0 28(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29(_array -1((_dto i 7 i 0)))))
		(_sig(_int Pattern 1 0 29(_arch(_uni(_string \"10101010"\)))))
		(_sig(_int DataOut 1 0 31(_arch(_uni))))
		(_sig(_int Valid -1 0 32(_arch(_uni))))
		(_sig(_int Found -1 0 33(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_trgt(1))(_sens(1)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(2)(3))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000049 55 428 0 testbench_for_serialtoparallel
(_configuration VHDL (testbench_for_serialtoparallel 0 82 (serialtoparallel_tb))
	(_version vef)
	(_time 1733500029439 2024.12.06 19:17:09)
	(_source(\../src/TestBench/serialtoparallel_TB.vhd\))
	(_parameters tan)
	(_code 56555455550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SerialToParallel arch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
)
