{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1457795889765 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1457795889767 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1457795889767 ""}
{ "Info" "" "" "2016.03.12.16:19:01 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2016.03.12.16:19:01 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1457795941031 ""}
{ "Info" "" "" "2016.03.12.16:19:01 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2016.03.12.16:19:01 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1457795941041 ""}
{ "Info" "soc_system_generation.rpt\n2016.03.12.16:19:53 Info: Starting: Create simulation model" "" "2016.03.12.16:19:53 Info: Saving generation log to /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2016.03.12.16:19:53 Info: Saving generation log to /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1457795993788 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA5F31C6" "" "2016.03.12.16:19:53 Info: qsys-generate /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system.qsys --simulation=VERILOG --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2016.03.12.16:19:53 Info: qsys-generate /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system.qsys --simulation=VERILOG --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1457795993814 ""}
{ "Info" "soc_system.qsys" "" "2016.03.12.16:19:53 Info: Loading fpga-rtl" {  } {  } 0 0 "2016.03.12.16:19:53 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1457795993883 ""}
{ "Info" "" "" "2016.03.12.16:19:53 Info: Reading input file" {  } {  } 0 0 "2016.03.12.16:19:53 Info: Reading input file" 0 0 "Shell" 0 -1 1457795993914 ""}
{ "Info" "" "" "2016.03.12.16:19:53 Info: Adding clk_0 \[clock_source 15.1\]\n2016.03.12.16:19:53 Info: Parameterizing module clk_0\n2016.03.12.16:19:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:19:53 Info: Parameterizing module fpga_only_master\n2016.03.12.16:19:53 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.03.12.16:19:53 Info: Adding clk_0 \[clock_source 15.1\]\n2016.03.12.16:19:53 Info: Parameterizing module clk_0\n2016.03.12.16:19:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:19:53 Info: Parameterizing module fpga_only_master\n2016.03.12.16:19:53 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1457795993957 ""}
{ "Info" "" "" "2016.03.12.16:19:53 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.03.12.16:19:53 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1457795993970 ""}
{ "Info" "" "" "2016.03.12.16:19:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module hps_only_master\n2016.03.12.16:19:54 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]\n2016.03.12.16:19:54 Info: Parameterizing module intr_capturer_0\n2016.03.12.16:19:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module jtag_uart\n2016.03.12.16:19:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module onchip_memory2_0\n2016.03.12.16:19:54 Info: Adding pio_led \[altera_avalon_pio 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module pio_led\n2016.03.12.16:19:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.03.12.16:19:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module hps_only_master\n2016.03.12.16:19:54 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]\n2016.03.12.16:19:54 Info: Parameterizing module intr_capturer_0\n2016.03.12.16:19:54 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module jtag_uart\n2016.03.12.16:19:54 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module onchip_memory2_0\n2016.03.12.16:19:54 Info: Adding pio_led \[altera_avalon_pio 15.1\]\n2016.03.12.16:19:54 Info: Parameterizing module pio_led\n2016.03.12.16:19:54 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1457795994020 ""}
{ "Info" "" "" "2016.03.12.16:19:54 Info: Parameterizing module sysid_qsys\n2016.03.12.16:19:54 Info: Building connections\n2016.03.12.16:19:54 Info: Parameterizing connections" {  } {  } 0 0 "2016.03.12.16:19:54 Info: Parameterizing module sysid_qsys\n2016.03.12.16:19:54 Info: Building connections\n2016.03.12.16:19:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1457795994027 ""}
{ "Info" "" "" "2016.03.12.16:19:54 Info: Validating" {  } {  } 0 0 "2016.03.12.16:19:54 Info: Validating" 0 0 "Shell" 0 -1 1457795994047 ""}
{ "Info" "" "" "2016.03.12.16:20:05 Info: Done reading input file" {  } {  } 0 0 "2016.03.12.16:20:05 Info: Done reading input file" 0 0 "Shell" 0 -1 1457796005415 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2016.03.12.16:20:08 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2016.03.12.16:20:08 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.\n2016.03.12.16:20:08 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2016.03.12.16:20:08 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." "" "2016.03.12.16:20:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.03.12.16:20:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.03.12.16:20:08 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.03.12.16:20:08 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.03.12.16:20:08 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.03.12.16:20:08 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1457796008710 ""}
{ "Info" "" "" "2016.03.12.16:20:13 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2016.03.12.16:20:13 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1457796013305 ""}
{ "Info" "" "" "2016.03.12.16:20:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.03.12.16:20:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1457796022632 ""}
{ "Warning" "" "" "2016.03.12.16:20:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender\n2016.03.12.16:20:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender\n2016.03.12.16:20:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender\n2016.03.12.16:20:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2016.03.12.16:20:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender\n2016.03.12.16:20:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender\n2016.03.12.16:20:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender\n2016.03.12.16:20:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1457796023326 ""}
{ "Info" "" "" "2016.03.12.16:20:32 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"\n2016.03.12.16:20:32 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2016.03.12.16:20:32 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"\n2016.03.12.16:20:32 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1457796032036 ""}
{ "Info" "" "" "2016.03.12.16:20:33 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.03.12.16:20:33 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1457796033133 ""}
{ "Info" "" "" "2016.03.12.16:20:33 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.03.12.16:20:33 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1457796033872 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2016.03.12.16:20:33 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2016.03.12.16:20:33 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." "" "2016.03.12.16:20:33 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2016.03.12.16:20:33 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1457796033892 ""}
{ "Info" "" "" "2016.03.12.16:20:35 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2016.03.12.16:20:35 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1457796035412 ""}
{ "Info" "" "" "2016.03.12.16:20:35 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2016.03.12.16:20:35 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1457796035419 ""}
{ "Info" "  ]" "" "2016.03.12.16:20:35 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:20:35 Info: jtag_uart:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt6872_1770010640996491192.dir/0002_jtag_uart_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6872_1770010640996491192.dir/0002_jtag_uart_gen" {  } {  } 0 0 "2016.03.12.16:20:35 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:20:35 Info: jtag_uart:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt6872_1770010640996491192.dir/0002_jtag_uart_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6872_1770010640996491192.dir/0002_jtag_uart_gen" 0 0 "Shell" 0 -1 1457796035435 ""}
{ "Info" "" "" "2016.03.12.16:20:35 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:20:35 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.03.12.16:20:35 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:20:35 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1457796035904 ""}
{ "Info" "  ]" "" "2016.03.12.16:20:35 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'\n2016.03.12.16:20:35 Info: onchip_memory2_0:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt6872_1770010640996491192.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0003_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6872_1770010640996491192.dir/0003_onchip_memory2_0_gen" {  } {  } 0 0 "2016.03.12.16:20:35 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'\n2016.03.12.16:20:35 Info: onchip_memory2_0:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt6872_1770010640996491192.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0003_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6872_1770010640996491192.dir/0003_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1457796035939 ""}
{ "Info" "" "" "2016.03.12.16:20:36 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'\n2016.03.12.16:20:36 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.03.12.16:20:36 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'\n2016.03.12.16:20:36 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1457796036457 ""}
{ "Info" "" "" "2016.03.12.16:20:36 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2016.03.12.16:20:36 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1457796036477 ""}
{ "Info" "  ]" "" "2016.03.12.16:20:36 Info: pio_led:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt6872_1770010640996491192.dir/0004_pio_led_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0004_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6872_1770010640996491192.dir/0004_pio_led_gen" {  } {  } 0 0 "2016.03.12.16:20:36 Info: pio_led:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt6872_1770010640996491192.dir/0004_pio_led_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0004_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt6872_1770010640996491192.dir/0004_pio_led_gen" 0 0 "Shell" 0 -1 1457796036477 ""}
{ "Info" "" "" "2016.03.12.16:20:36 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'\n2016.03.12.16:20:36 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2016.03.12.16:20:36 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'\n2016.03.12.16:20:36 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1457796036638 ""}
{ "Info" "" "" "2016.03.12.16:20:36 Info: sysid_qsys: Generating Verilog simulation model" {  } {  } 0 0 "2016.03.12.16:20:36 Info: sysid_qsys: Generating Verilog simulation model" 0 0 "Shell" 0 -1 1457796036660 ""}
{ "Warning" "" "" "2016.03.12.16:21:09 Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "2016.03.12.16:21:09 Warning: Parallel compilation is not licensed and has been disabled" 0 0 "Shell" 0 -1 1457796069101 ""}
{ "Info" "" "" "2016.03.12.16:21:09 Info: sysid_qsys: Generated simulation model soc_system_sysid_qsys.vo\n2016.03.12.16:21:09 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2016.03.12.16:21:09 Info: sysid_qsys: Generated simulation model soc_system_sysid_qsys.vo\n2016.03.12.16:21:09 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1457796069110 ""}
{ "Info" "" "" "2016.03.12.16:21:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:21:10 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796070184 ""}
{ "Info" "" "" "2016.03.12.16:21:10 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:21:10 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796070259 ""}
{ "Info" "" "" "2016.03.12.16:21:10 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:21:10 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796070315 ""}
{ "Info" "" "" "2016.03.12.16:21:10 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:21:10 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796070384 ""}
{ "Info" "" "" "2016.03.12.16:21:10 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:21:10 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796070462 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1457796071326 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1457796071741 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1457796071764 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1457796071782 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1457796071810 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1457796071923 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"\n2016.03.12.16:21:11 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"\n2016.03.12.16:21:11 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1457796071930 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1457796071935 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1457796071936 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1457796071939 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1457796071942 ""}
{ "Info" "" "" "2016.03.12.16:21:11 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2016.03.12.16:21:11 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1457796071947 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1457796072238 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1457796072412 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1457796072418 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1457796072442 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1457796072451 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1457796072453 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1457796072459 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1457796072477 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1457796072489 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1457796072537 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1457796072573 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1457796072601 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1457796072642 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1457796072650 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.03.12.16:21:12 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:12 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796072682 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.03.12.16:21:12 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:12 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_st_pipeline_stage.sv\n2016.03.12.16:21:12 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796072720 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1457796072749 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1457796072809 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1457796072857 ""}
{ "Info" "" "" "2016.03.12.16:21:12 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.03.12.16:21:12 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1457796072970 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:13 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073097 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:13 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073138 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1457796073234 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073239 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1457796073300 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1457796073354 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1457796073382 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1457796073413 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073459 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:13 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073590 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:13 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073719 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.03.12.16:21:13 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073762 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1457796073848 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1457796073925 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.03.12.16:21:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:13 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_merlin_burst_uncompressor.sv\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:21:13 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796073936 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1457796073958 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1457796073976 ""}
{ "Info" "" "" "2016.03.12.16:21:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.03.12.16:21:13 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1457796073999 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:14 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:14 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796074043 ""}
{ "Info" "" "" "2016.03.12.16:21:14 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.03.12.16:21:14 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1457796074078 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:21:14 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:14 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796074160 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2016.03.12.16:21:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/verbosity_pkg.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/avalon_utilities_pkg.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/avalon_mm_pkg.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_clock_source.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" {  } {  } 0 0 "2016.03.12.16:21:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/verbosity_pkg.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/avalon_utilities_pkg.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/avalon_mm_pkg.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_mm_slave_bfm.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_interrupt_sink.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules/altera_avalon_clock_source.sv\n2016.03.12.16:21:14 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1457796074406 ""}
{ "Info" "" "" "2016.03.12.16:21:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.03.12.16:21:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1457796074448 ""}
{ "Info" "" "" "2016.03.12.16:21:14 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"\n2016.03.12.16:21:14 Info: soc_system: Done \"soc_system\" with 64 modules, 104 files" {  } {  } 0 0 "2016.03.12.16:21:14 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"\n2016.03.12.16:21:14 Info: soc_system: Done \"soc_system\" with 64 modules, 104 files" 0 0 "Shell" 0 -1 1457796074456 ""}
{ "Info" " --use-relative-paths=true" "" "2016.03.12.16:21:14 Info: qsys-generate succeeded.\n2016.03.12.16:21:14 Info: Finished: Create simulation model\n2016.03.12.16:21:14 Info: Starting: Create Modelsim Project.\n2016.03.12.16:21:14 Info: sim-script-gen --spd=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2016.03.12.16:21:14 Info: qsys-generate succeeded.\n2016.03.12.16:21:14 Info: Finished: Create simulation model\n2016.03.12.16:21:14 Info: Starting: Create Modelsim Project.\n2016.03.12.16:21:14 Info: sim-script-gen --spd=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1457796074552 ""}
{ "Info" " --use-relative-paths=true" "" "2016.03.12.16:21:14 Info: Doing: ip-make-simscript --spd=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2016.03.12.16:21:14 Info: Doing: ip-make-simscript --spd=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/soc_system.spd --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1457796074594 ""}
{ "Info" " directory:" "" "2016.03.12.16:21:25 Info: Generating the following file(s) for MODELSIM simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Generating the following file(s) for MODELSIM simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1457796085725 ""}
{ "Info" "msim_setup.tcl" "" "2016.03.12.16:21:25 Info:     mentor" {  } {  } 0 0 "2016.03.12.16:21:25 Info:     mentor" 0 0 "Shell" 0 -1 1457796085731 ""}
{ "Info" "vcs_setup.sh" "" "2016.03.12.16:21:25 Info: Generating the following file(s) for VCS simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     synopsys/vcs" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Generating the following file(s) for VCS simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1457796085747 ""}
{ "Info" "vcsmx_setup.sh" "" "2016.03.12.16:21:25 Info: Generating the following file(s) for VCSMX simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     synopsys/vcsmx/synopsys_sim.setup\n2016.03.12.16:21:25 Info:     synopsys/vcsmx" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Generating the following file(s) for VCSMX simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     synopsys/vcsmx/synopsys_sim.setup\n2016.03.12.16:21:25 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1457796085805 ""}
{ "Info" "cds.lib" "" "2016.03.12.16:21:25 Info: Generating the following file(s) for NCSIM simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     cadence" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Generating the following file(s) for NCSIM simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     cadence" 0 0 "Shell" 0 -1 1457796085835 ""}
{ "Info" "hdl.var" "" "2016.03.12.16:21:25 Info:     cadence" {  } {  } 0 0 "2016.03.12.16:21:25 Info:     cadence" 0 0 "Shell" 0 -1 1457796085859 ""}
{ "Info" "ncsim_setup.sh" "" "2016.03.12.16:21:25 Info:     cadence" {  } {  } 0 0 "2016.03.12.16:21:25 Info:     cadence" 0 0 "Shell" 0 -1 1457796085860 ""}
{ "Info" ".\n2016.03.12.16:21:25 Info: Finished: Create Modelsim Project." "" "2016.03.12.16:21:25 Info:     58 .cds.lib files in cadence/cds_libs/ directory\n2016.03.12.16:21:25 Info: Generating the following file(s) for RIVIERA simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     aldec/rivierapro_setup.tcl\n2016.03.12.16:21:25 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" {  } {  } 0 0 "2016.03.12.16:21:25 Info:     58 .cds.lib files in cadence/cds_libs/ directory\n2016.03.12.16:21:25 Info: Generating the following file(s) for RIVIERA simulator in /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation/ directory:\n2016.03.12.16:21:25 Info:     aldec/rivierapro_setup.tcl\n2016.03.12.16:21:25 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/simulation" 0 0 "Shell" 0 -1 1457796085870 ""}
{ "Info" "soc_system.qsys" "" "2016.03.12.16:21:25 Info: Starting: Create block symbol file (.bsf)\n2016.03.12.16:21:25 Info: qsys-generate /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6\n2016.03.12.16:21:25 Info: Loading fpga-rtl" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Starting: Create block symbol file (.bsf)\n2016.03.12.16:21:25 Info: qsys-generate /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system.qsys --block-symbol-file --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system --family=\"Cyclone V\" --part=5CSEMA5F31C6\n2016.03.12.16:21:25 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1457796085881 ""}
{ "Info" "" "" "2016.03.12.16:21:25 Info: Reading input file\n2016.03.12.16:21:25 Info: Adding clk_0 \[clock_source 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module clk_0\n2016.03.12.16:21:25 Info: Adding fpga_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module fpga_only_master\n2016.03.12.16:21:25 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Reading input file\n2016.03.12.16:21:25 Info: Adding clk_0 \[clock_source 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module clk_0\n2016.03.12.16:21:25 Info: Adding fpga_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module fpga_only_master\n2016.03.12.16:21:25 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1457796085930 ""}
{ "Info" "" "" "2016.03.12.16:21:25 Info: Parameterizing module hps_0" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1457796085932 ""}
{ "Info" "" "" "2016.03.12.16:21:25 Info: Adding hps_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module hps_only_master\n2016.03.12.16:21:25 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]\n2016.03.12.16:21:25 Info: Parameterizing module intr_capturer_0\n2016.03.12.16:21:25 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module jtag_uart\n2016.03.12.16:21:25 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module onchip_memory2_0\n2016.03.12.16:21:25 Info: Adding pio_led \[altera_avalon_pio 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module pio_led\n2016.03.12.16:21:25 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module sysid_qsys\n2016.03.12.16:21:25 Info: Building connections\n2016.03.12.16:21:25 Info: Parameterizing connections\n2016.03.12.16:21:25 Info: Validating" {  } {  } 0 0 "2016.03.12.16:21:25 Info: Adding hps_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module hps_only_master\n2016.03.12.16:21:25 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]\n2016.03.12.16:21:25 Info: Parameterizing module intr_capturer_0\n2016.03.12.16:21:25 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module jtag_uart\n2016.03.12.16:21:25 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module onchip_memory2_0\n2016.03.12.16:21:25 Info: Adding pio_led \[altera_avalon_pio 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module pio_led\n2016.03.12.16:21:25 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]\n2016.03.12.16:21:25 Info: Parameterizing module sysid_qsys\n2016.03.12.16:21:25 Info: Building connections\n2016.03.12.16:21:25 Info: Parameterizing connections\n2016.03.12.16:21:25 Info: Validating" 0 0 "Shell" 0 -1 1457796085950 ""}
{ "Info" "" "" "2016.03.12.16:21:35 Info: Done reading input file" {  } {  } 0 0 "2016.03.12.16:21:35 Info: Done reading input file" 0 0 "Shell" 0 -1 1457796095816 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2016.03.12.16:21:39 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2016.03.12.16:21:39 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.\n2016.03.12.16:21:39 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2016.03.12.16:21:39 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." "" "2016.03.12.16:21:39 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.03.12.16:21:39 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.03.12.16:21:39 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.03.12.16:21:39 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.03.12.16:21:39 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.03.12.16:21:39 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1457796099839 ""}
{ "Info" "" "" "2016.03.12.16:21:52 Info: qsys-generate succeeded.\n2016.03.12.16:21:52 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2016.03.12.16:21:52 Info: qsys-generate succeeded.\n2016.03.12.16:21:52 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1457796112575 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA5F31C6" "" "2016.03.12.16:21:52 Info: \n2016.03.12.16:21:52 Info: Starting: Create HDL design files for synthesis\n2016.03.12.16:21:52 Info: qsys-generate /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" {  } {  } 0 0 "2016.03.12.16:21:52 Info: \n2016.03.12.16:21:52 Info: Starting: Create HDL design files for synthesis\n2016.03.12.16:21:52 Info: qsys-generate /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system.qsys --synthesis=VERILOG --output-directory=/home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system" 0 0 "Shell" 0 -1 1457796112589 ""}
{ "Info" "soc_system.qsys" "" "2016.03.12.16:21:52 Info: Loading fpga-rtl" {  } {  } 0 0 "2016.03.12.16:21:52 Info: Loading fpga-rtl" 0 0 "Shell" 0 -1 1457796112618 ""}
{ "Info" "" "" "2016.03.12.16:21:52 Info: Reading input file\n2016.03.12.16:21:52 Info: Adding clk_0 \[clock_source 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module clk_0\n2016.03.12.16:21:52 Info: Adding fpga_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module fpga_only_master\n2016.03.12.16:21:52 Info: Adding hps_0 \[altera_hps 15.1\]" {  } {  } 0 0 "2016.03.12.16:21:52 Info: Reading input file\n2016.03.12.16:21:52 Info: Adding clk_0 \[clock_source 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module clk_0\n2016.03.12.16:21:52 Info: Adding fpga_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module fpga_only_master\n2016.03.12.16:21:52 Info: Adding hps_0 \[altera_hps 15.1\]" 0 0 "Shell" 0 -1 1457796112654 ""}
{ "Info" "" "" "2016.03.12.16:21:52 Info: Parameterizing module hps_0\n2016.03.12.16:21:52 Info: Adding hps_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module hps_only_master\n2016.03.12.16:21:52 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]\n2016.03.12.16:21:52 Info: Parameterizing module intr_capturer_0\n2016.03.12.16:21:52 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module jtag_uart\n2016.03.12.16:21:52 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module onchip_memory2_0\n2016.03.12.16:21:52 Info: Adding pio_led \[altera_avalon_pio 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module pio_led\n2016.03.12.16:21:52 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" {  } {  } 0 0 "2016.03.12.16:21:52 Info: Parameterizing module hps_0\n2016.03.12.16:21:52 Info: Adding hps_only_master \[altera_jtag_avalon_master 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module hps_only_master\n2016.03.12.16:21:52 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]\n2016.03.12.16:21:52 Info: Parameterizing module intr_capturer_0\n2016.03.12.16:21:52 Info: Adding jtag_uart \[altera_avalon_jtag_uart 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module jtag_uart\n2016.03.12.16:21:52 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module onchip_memory2_0\n2016.03.12.16:21:52 Info: Adding pio_led \[altera_avalon_pio 15.1\]\n2016.03.12.16:21:52 Info: Parameterizing module pio_led\n2016.03.12.16:21:52 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 15.1\]" 0 0 "Shell" 0 -1 1457796112676 ""}
{ "Info" "" "" "2016.03.12.16:21:52 Info: Parameterizing module sysid_qsys\n2016.03.12.16:21:52 Info: Building connections\n2016.03.12.16:21:52 Info: Parameterizing connections\n2016.03.12.16:21:52 Info: Validating" {  } {  } 0 0 "2016.03.12.16:21:52 Info: Parameterizing module sysid_qsys\n2016.03.12.16:21:52 Info: Building connections\n2016.03.12.16:21:52 Info: Parameterizing connections\n2016.03.12.16:21:52 Info: Validating" 0 0 "Shell" 0 -1 1457796112684 ""}
{ "Info" "" "" "2016.03.12.16:22:03 Info: Done reading input file" {  } {  } 0 0 "2016.03.12.16:22:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1457796123807 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2016.03.12.16:22:07 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2016.03.12.16:22:07 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.\n2016.03.12.16:22:07 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID\n2016.03.12.16:22:07 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." "" "2016.03.12.16:22:07 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.03.12.16:22:07 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.03.12.16:22:07 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2016.03.12.16:22:07 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73\n2016.03.12.16:22:07 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39\n2016.03.12.16:22:07 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1457796127372 ""}
{ "Info" "" "" "2016.03.12.16:22:15 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2016.03.12.16:22:15 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1457796135283 ""}
{ "Info" "" "" "2016.03.12.16:22:23 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2016.03.12.16:22:23 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1457796143270 ""}
{ "Warning" "" "" "2016.03.12.16:22:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender\n2016.03.12.16:22:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender\n2016.03.12.16:22:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender\n2016.03.12.16:22:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2016.03.12.16:22:24 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender\n2016.03.12.16:22:24 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender\n2016.03.12.16:22:24 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender\n2016.03.12.16:22:24 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1457796144014 ""}
{ "Info" "" "" "2016.03.12.16:22:29 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"\n2016.03.12.16:22:29 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2016.03.12.16:22:29 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"\n2016.03.12.16:22:29 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1457796149609 ""}
{ "Info" "" "" "2016.03.12.16:22:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2016.03.12.16:22:30 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1457796150634 ""}
{ "Info" "" "" "2016.03.12.16:22:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2016.03.12.16:22:31 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1457796151368 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2016.03.12.16:22:31 Warning: hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz\n2016.03.12.16:22:31 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." "" "2016.03.12.16:22:31 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2016.03.12.16:22:31 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1457796151382 ""}
{ "Info" "" "" "2016.03.12.16:22:32 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"\n2016.03.12.16:22:32 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2016.03.12.16:22:32 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"\n2016.03.12.16:22:32 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1457796152332 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.12.16:22:32 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:22:32 Info: jtag_uart:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt6872_1770010640996491192.dir/0056_jtag_uart_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0056_jtag_uart_gen/" {  } {  } 0 0 "2016.03.12.16:22:32 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:22:32 Info: jtag_uart:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt6872_1770010640996491192.dir/0056_jtag_uart_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0056_jtag_uart_gen/" 0 0 "Shell" 0 -1 1457796152351 ""}
{ "Info" "" "" "2016.03.12.16:22:32 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:22:32 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2016.03.12.16:22:32 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2016.03.12.16:22:32 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1457796152708 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.12.16:22:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'\n2016.03.12.16:22:32 Info: onchip_memory2_0:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt6872_1770010640996491192.dir/0057_onchip_memory2_0_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0057_onchip_memory2_0_gen/" {  } {  } 0 0 "2016.03.12.16:22:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'\n2016.03.12.16:22:32 Info: onchip_memory2_0:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt6872_1770010640996491192.dir/0057_onchip_memory2_0_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0057_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1457796152724 ""}
{ "Info" "" "" "2016.03.12.16:22:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2016.03.12.16:22:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1457796153152 ""}
{ "Info" "" "" "2016.03.12.16:22:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2016.03.12.16:22:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1457796153153 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2016.03.12.16:22:33 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'\n2016.03.12.16:22:33 Info: pio_led:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt6872_1770010640996491192.dir/0058_pio_led_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0058_pio_led_gen/" {  } {  } 0 0 "2016.03.12.16:22:33 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'\n2016.03.12.16:22:33 Info: pio_led:   Generation command is \[exec /home/quartus/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/quartus/altera_lite/15.1/quartus/linux64/perl/lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/quartus/altera_lite/15.1/quartus/sopc_builder/bin -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/quartus/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=/tmp/alt6872_1770010640996491192.dir/0058_pio_led_gen/ --quartus_dir=/home/quartus/altera_lite/15.1/quartus --verilog --config=/tmp/alt6872_1770010640996491192.dir/0058_pio_led_gen/" 0 0 "Shell" 0 -1 1457796153160 ""}
{ "Info" "" "" "2016.03.12.16:22:33 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2016.03.12.16:22:33 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1457796153308 ""}
{ "Info" "" "" "2016.03.12.16:22:33 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2016.03.12.16:22:33 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1457796153319 ""}
{ "Info" "" "" "2016.03.12.16:22:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2016.03.12.16:22:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1457796153339 ""}
{ "Info" "" "" "2016.03.12.16:22:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:22:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796154379 ""}
{ "Info" "" "" "2016.03.12.16:22:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:22:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796154871 ""}
{ "Info" "" "" "2016.03.12.16:22:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:22:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796154953 ""}
{ "Info" "" "" "2016.03.12.16:22:35 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:22:35 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796155080 ""}
{ "Info" "" "" "2016.03.12.16:22:35 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2016.03.12.16:22:35 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1457796155133 ""}
{ "Info" "" "" "2016.03.12.16:22:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2016.03.12.16:22:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1457796155873 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1457796156286 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1457796156312 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1457796156328 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1457796156330 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1457796156336 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"\n2016.03.12.16:22:36 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"\n2016.03.12.16:22:36 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"\n2016.03.12.16:22:36 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"\n2016.03.12.16:22:36 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"\n2016.03.12.16:22:36 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"\n2016.03.12.16:22:36 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"\n2016.03.12.16:22:36 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"\n2016.03.12.16:22:36 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1457796156344 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1457796156348 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1457796156362 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1457796156538 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1457796156710 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1457796156712 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1457796156714 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1457796156716 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1457796156718 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1457796156731 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1457796156742 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1457796156774 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1457796156783 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1457796156794 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1457796156803 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1457796156810 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1457796156820 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.03.12.16:22:36 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:36 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796156827 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2016.03.12.16:22:36 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:36 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796156837 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1457796156863 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1457796156907 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1457796156927 ""}
{ "Info" "" "" "2016.03.12.16:22:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2016.03.12.16:22:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1457796156941 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796156967 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:36 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:36 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"\n2016.03.12.16:22:36 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796156980 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:37 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157039 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1457796157067 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1457796157098 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1457796157104 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1457796157116 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157133 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:37 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157164 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:37 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157178 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2016.03.12.16:22:37 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157183 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1457796157226 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2016.03.12.16:22:37 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"\n2016.03.12.16:22:37 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"\n2016.03.12.16:22:37 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157295 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1457796157347 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1457796157357 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1457796157385 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:37 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"\n2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157423 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1457796157447 ""}
{ "Info" "" "" "2016.03.12.16:22:37 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2016.03.12.16:22:37 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1457796157552 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" {  } {  } 0 0 "2016.03.12.16:22:37 Info: Reusing file /home/quartus/Projects/DE1-SoC_v.4.0.3_HWrevE_SystemCD/Demonstrations/SOC_FPGA/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1457796157552 ""}
{ "Info" "" "" "2016.03.12.16:23:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2016.03.12.16:23:26 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1457796206013 ""}
{ "Info" "" "" "2016.03.12.16:23:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2016.03.12.16:23:26 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1457796206042 ""}
{ "Info" "" "" "2016.03.12.16:23:26 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"\n2016.03.12.16:23:26 Info: soc_system: Done \"soc_system\" with 64 modules, 130 files" {  } {  } 0 0 "2016.03.12.16:23:26 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"\n2016.03.12.16:23:26 Info: soc_system: Done \"soc_system\" with 64 modules, 130 files" 0 0 "Shell" 0 -1 1457796206067 ""}
{ "Info" "" "" "2016.03.12.16:23:27 Info: qsys-generate succeeded.\n2016.03.12.16:23:27 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2016.03.12.16:23:27 Info: qsys-generate succeeded.\n2016.03.12.16:23:27 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1457796207596 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1457796214168 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1457796214168 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1457796243385 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1457796243386 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/quartus/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/quartus/altera_lite/15.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1457796262253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1374 " "Peak virtual memory: 1374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1457796262253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 12 16:24:22 2016 " "Processing ended: Sat Mar 12 16:24:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1457796262253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:34 " "Elapsed time: 00:06:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1457796262253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:11 " "Total CPU time (on all processors): 00:07:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1457796262253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1457796262253 ""}
