"FIELD NAME","REG NAME","REG ADDR","ACCESS","REG LEN","FIELD LEN","DEFAULT","BIT LOCATION","DESCRIPTION","VOLATILE"
"global.BOARD_ID","global.BOARD_ID_3","2","RW","8","32","0","24:0,25:1,26:2,27:3,28:4,29:5,30:6,31:7","","N"
"global.BOARD_ID","global.BOARD_ID_2","3","RW","8","32","0","16:0,17:1,18:2,19:3,20:4,21:5,22:6,23:7","","N"
"global.BOARD_ID","global.BOARD_ID_1","4","RW","8","32","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","N"
"global.BOARD_ID","global.BOARD_ID_0","5","RW","8","32","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","N"
"global.CARD_TYPE","global.REVISION_LETTER","6","RW","8","4","0","0:4,1:5,2:6,3:7","",""
"global.REVISION_LETTER","global.REVISION_LETTER","6","RW","8","4","0","0:0,1:1,2:2,3:3","","N"
"global.REVISION_NUMBER","global.REVISION_NUMBER","7","RW","8","8","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","N"
"global.DUT_ID","global.DUT_ID_1","8","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","N"
"global.DUT_ID","global.DUT_ID_0","9","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","N"
"EEPROM_MAP_REV","global.MAP_REV","0xA","RW","8","8","1","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH1_OFFSETCAL","global.BST_IL_PH1_OFFSETCAL_1","0xB","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH1_OFFSETCAL","global.BST_IL_PH1_OFFSETCAL_0","0xC","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH2_OFFSETCAL","global.BST_IL_PH2_OFFSETCAL_1","0xD","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH2_OFFSETCAL","global.BST_IL_PH2_OFFSETCAL_0","0xE","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH3_OFFSETCAL","global.BST_IL_PH3_OFFSETCAL_1","0xF","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH3_OFFSETCAL","global.BST_IL_PH3_OFFSETCAL_0","0x10","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH4_OFFSETCAL","global.BST_IL_PH4_OFFSETCAL_1","0x11","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH4_OFFSETCAL","global.BST_IL_PH4_OFFSETCAL_0","0x12","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH1_GAINERR","global.BST_IL_PH1_GAINERR_0","0x13","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH1_GAINERR","global.BST_IL_PH1_GAINERR_1","0x14","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH2_GAINERR","global.BST_IL_PH2_GAINERR_0","0x15","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH2_GAINERR","global.BST_IL_PH2_GAINERR_1","0x16","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH3_GAINERR","global.BST_IL_PH3_GAINERR_0","0x17","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH3_GAINERR","global.BST_IL_PH3_GAINERR_1","0x18","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.BST_IL_PH4_GAINERR","global.BST_IL_PH4_GAINERR_0","0x19","RW","8","16","0","8:0,9:1,10:2,11:3,12:4,13:5,14:6,15:7","","F"
"global.BST_IL_PH4_GAINERR","global.BST_IL_PH4_GAINERR_1","0x1A","RW","8","16","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","F"
"global.IVM_TRIM_DONE","global.TRIM_STATUS","0x1B","RW","8","2","0","0:0,1:1","",""
"global.DAC_TRIM_DONE","global.TRIM_STATUS","0x1B","RW","8","2","0","0:2,1:3","",""
"global.TOP_MARK_W","global.TOP_MARK_W","0x6A","RW","8","5","0","0:0,1:1,2:2,3:3,4:4","","N"
"global.TOP_MARK_XX","global.TOP_MARK_XX_1","0x6B","RW","8","12","0","8:0,9:1,10:2,11:3","","N"
"global.TOP_MARK_XX","global.TOP_MARK_XX_0","0x6C","RW","8","12","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","N"
"global.TOP_MARK_YY","global.TOP_MARK_YY_1","0x6D","RW","8","12","0","8:0,9:1,10:2,11:3","","N"
"global.TOP_MARK_YY","global.TOP_MARK_YY_0","0x6E","RW","8","12","0","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","","N"
"IVM.REG_TRIM0_RW.DS_AON_VBUS_OVP_TRIM","IVM.REG_TRIM0_DS_AON_VBUS_OVP_TRIM","0x20","RW","8","3","0x0","0:0,1:1,2:2","Vbus ovp trimming
011: max positive correction
000: no correction
100: max negative correction",""
"IVM.REG_TRIM0_RW.DS_VREF0P6_TRIM","IVM.REG_TRIM0_DS_VREF0P6_TRIM","0x21","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","0.6 V reference trimming. For comparators.",""
"IVM.REG_TRIM0_RW.DS_VREF_VBUSLDO_TRIM","IVM.REG_TRIM0_DS_VREF_VBUSLDO_TRIM","0x22","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Vbus ldo reference trimming.",""
"IVM.REG_TRIM0_RW.DS_VMAINBG_TRIM","IVM.REG_TRIM0_DS_VMAINBG_TRIM","0x23","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Main bandgap trimming. For hvldo and VA_LDO",""
"IVM.REG_TRIM0_RW.DS_AON_VDDSNS_OVP_TRIM","IVM.REG_TRIM0_DS_AON_VDDSNS_OVP_TRIM","0x24","RW","8","4","0x0","0:0,1:1,2:2,3:3","Vddsns ovp trimming
0111: max positive correction
0000: no correction
1000: max negative correction",""
"IVM.REG_TRIM0_RW.DS_DCO_FREQ_CAL_TRIM","IVM.REG_TRIM0_DS_DCO_FREQ_CAL_TRIM","0x25","RW","8","2","0x0","0:0,1:1","DCO frequency calibration",""
"IVM.REG_TRIM1_RW.DS_REF_TEMPCO_TRIM","IVM.REG_TRIM1_DS_REF_TEMPCO_TRIM","0x26","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Ptat trim for the bandgap, +/-3.7% in 0.116% steps at 25C, +/-150ppm/C in 4.69ppm/C steps",""
"IVM.REG_TRIM1_RW.DS_REF_TRIM","IVM.REG_TRIM1_DS_REF_TRIM","0x27","RW","8","4","0x0","0:0,1:1,2:2,3:3","Trim for Ibias, -43.75% to +50% in steps of 6.25%",""
"IVM.REG_TRIM1_RW.SPARE_R54","IVM.REG_TRIM1_SPARE_R54","0x28","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Spare",""
"IVM.REG_TRIM1_RW.TEMP_ERROR_THLD","IVM.REG_TRIM1_TEMP_ERROR_THLD","0x29","RW","8","2","0x0","0:0,1:1","Trims for Tempmon_subsys",""
"IVM.REG_TRIM1_RW.TEMP_GAIN_OTP_VAL","IVM.REG_TRIM1_TEMP_GAIN_OTP_VAL","0x2A","RW","8","5","0xF","0:0,1:1,2:2,3:3,4:4","Trims for Tempmon_subsys",""
"IVM.REG_TRIM1_RW.TEMP_OFFSET_OTP_VAL","IVM.REG_TRIM1_TEMP_OFFSET_OTP_VAL_0","0x2B","RW","8","9","0xA9","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","Trims for Tempmon_subsys",""
"IVM.REG_TRIM1_RW.TEMP_OFFSET_OTP_VAL","IVM.REG_TRIM1_TEMP_OFFSET_OTP_VAL_1","0x2C","RW","8","9","0xA9","8:00","Trims for Tempmon_subsys",""
"IVM.REG_TRIM2_RW.DS_LDO1P2_RZERO1_TRIM_B","IVM.REG_TRIM2_DS_LDO1P2_RZERO1_TRIM_B","0x30","RW","8","1","0x0","0:00","Not used",""
"IVM.REG_TRIM2_RW.DS_LDO1P2_MODE2_XTOR","IVM.REG_TRIM2_DS_LDO1P2_MODE2_XTOR","0x31","RW","8","7","0x00","0:1,1:2,2:3,3:4,4:5,5:6,6:7","Trim the size of the output PFET",""
"IVM.REG_TRIM2_RW.DS_LDO1P2_COMP_VREF_TRIM","IVM.REG_TRIM2_DS_LDO1P2_COMP_VREF_TRIM","0x32","RW","8","3","0x0","0:0,1:1,2:2","Trim comparator reference voltage",""
"IVM.REG_TRIM2_RW.DS_LDO1P2_COMP_TRIM_HYS","IVM.REG_TRIM2_DS_LDO1P2_COMP_TRIM_HYS","0x33","RW","8","3","0x0","0:0,1:1,2:2","Trim comparator hysteresis",""
"IVM.REG_TRIM2_RW.DS_LDO1P2_VREF_TRIM","IVM.REG_TRIM2_DS_LDO1P2_VREF_TRIM","0x34","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trim VDDD voltage",""
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_TRIM_GAIN_S4","IVM.REG_TRIM3_DS_PH4_INDCS_TRIM_GAIN_S4","0x35","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_TRIM_GAIN_S1","IVM.REG_TRIM3_DS_PH4_INDCS_TRIM_GAIN_S1","0x36","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_MIR_TRIM_S4","IVM.REG_TRIM3_DS_PH4_INDCS_MIR_TRIM_S4","0x37","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_MIR_TRIM_S1","IVM.REG_TRIM3_DS_PH4_INDCS_MIR_TRIM_S1","0x38","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM3_RW.SPARE_R5C","IVM.REG_TRIM3_SPARE_R5C","0x39","RW","8","4","0x0","0:0,1:1,2:2,3:3","Spare",""
"IVM.REG_TRIM3_RW.DS_PH24_INDCS_TRIM_BUF","IVM.REG_TRIM3_DS_PH24_INDCS_TRIM_BUF","0x3A","RW","8","3","0x0","0:0,1:1,2:2","Trimming buffer of 0v7
000: 700 mV
001: 707.6 mV
010: 715.2 mV
011: 722.8 mV
100: 700 mV
101: 692.4 mV
110: 684.8 mV
111: 677.2 mV",""
"IVM.REG_TRIM3_RW.DS_PH13_INDCS_TRIM_BUF","IVM.REG_TRIM3_DS_PH13_INDCS_TRIM_BUF","0x3B","RW","8","3","0x0","0:0,1:1,2:2","Trimming buffer of 0v7
000: 700 mV
001: 707.6 mV
010: 715.2 mV
011: 722.8 mV
100: 700 mV
101: 692.4 mV
110: 684.8 mV
111: 677.2 mV",""
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_FINE_ZC_S4","IVM.REG_TRIM4_DS_PH4_INDCS_TRIM_FINE_ZC_S4","0x40","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s4",""
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_FINE_ZC_S1","IVM.REG_TRIM4_DS_PH4_INDCS_TRIM_FINE_ZC_S1","0x41","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA",""
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_ZC_S4","IVM.REG_TRIM4_DS_PH4_INDCS_TRIM_ZC_S4","0x42","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_ZC_S1","IVM.REG_TRIM4_DS_PH4_INDCS_TRIM_ZC_S1","0x43","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                                110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_OFFSET_S4","IVM.REG_TRIM4_DS_PH4_INDCS_TRIM_OFFSET_S4","0x44","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_OFFSET_S1","IVM.REG_TRIM4_DS_PH4_INDCS_TRIM_OFFSET_S1","0x45","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_TRIM_GAIN_S4","IVM.REG_TRIM5_DS_PH3_INDCS_TRIM_GAIN_S4","0x46","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_TRIM_GAIN_S1","IVM.REG_TRIM5_DS_PH3_INDCS_TRIM_GAIN_S1","0x47","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_MIR_TRIM_S4","IVM.REG_TRIM5_DS_PH3_INDCS_MIR_TRIM_S4","0x48","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_MIR_TRIM_S1","IVM.REG_TRIM5_DS_PH3_INDCS_MIR_TRIM_S1","0x49","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_FINE_ZC_S4","IVM.REG_TRIM6_DS_PH3_INDCS_TRIM_FINE_ZC_S4","0x4A","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s4",""
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_FINE_ZC_S1","IVM.REG_TRIM6_DS_PH3_INDCS_TRIM_FINE_ZC_S1","0x4B","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA",""
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_ZC_S4","IVM.REG_TRIM6_DS_PH3_INDCS_TRIM_ZC_S4","0x4C","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_ZC_S1","IVM.REG_TRIM6_DS_PH3_INDCS_TRIM_ZC_S1","0x4D","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_OFFSET_S4","IVM.REG_TRIM6_DS_PH3_INDCS_TRIM_OFFSET_S4","0x4E","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_OFFSET_S1","IVM.REG_TRIM6_DS_PH3_INDCS_TRIM_OFFSET_S1","0x4F","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_TRIM_GAIN_S4","IVM.REG_TRIM7_DS_PH2_INDCS_TRIM_GAIN_S4","0x50","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_TRIM_GAIN_S1","IVM.REG_TRIM7_DS_PH2_INDCS_TRIM_GAIN_S1","0x51","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_MIR_TRIM_S4","IVM.REG_TRIM7_DS_PH2_INDCS_MIR_TRIM_S4","0x52","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_MIR_TRIM_S1","IVM.REG_TRIM7_DS_PH2_INDCS_MIR_TRIM_S1","0x53","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_FINE_ZC_S4","IVM.REG_TRIM8_DS_PH2_INDCS_TRIM_FINE_ZC_S4","0x54","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s4",""
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_FINE_ZC_S1","IVM.REG_TRIM8_DS_PH2_INDCS_TRIM_FINE_ZC_S1","0x55","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA",""
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_ZC_S4","IVM.REG_TRIM8_DS_PH2_INDCS_TRIM_ZC_S4","0x56","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_ZC_S1","IVM.REG_TRIM8_DS_PH2_INDCS_TRIM_ZC_S1","0x57","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_OFFSET_S4","IVM.REG_TRIM8_DS_PH2_INDCS_TRIM_OFFSET_S4","0x58","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_OFFSET_S1","IVM.REG_TRIM8_DS_PH2_INDCS_TRIM_OFFSET_S1","0x59","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_TRIM_GAIN_S4","IVM.REG_TRIM9_DS_PH1_INDCS_TRIM_GAIN_S4","0x60","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_TRIM_GAIN_S1","IVM.REG_TRIM9_DS_PH1_INDCS_TRIM_GAIN_S1","0x61","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011111: +31%                              111111: -31%",""
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_MIR_TRIM_S4","IVM.REG_TRIM9_DS_PH1_INDCS_MIR_TRIM_S4","0x62","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_MIR_TRIM_S1","IVM.REG_TRIM9_DS_PH1_INDCS_MIR_TRIM_S1","0x63","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%",""
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_FINE_ZC_S4","IVM.REG_TRIM10_DS_PH1_INDCS_TRIM_FINE_ZC_S4","0x64","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s4",""
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_FINE_ZC_S1","IVM.REG_TRIM10_DS_PH1_INDCS_TRIM_FINE_ZC_S1","0x65","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA",""
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_ZC_S4","IVM.REG_TRIM10_DS_PH1_INDCS_TRIM_ZC_S4","0x66","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_ZC_S1","IVM.REG_TRIM10_DS_PH1_INDCS_TRIM_ZC_S1","0x67","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA",""
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_OFFSET_S4","IVM.REG_TRIM10_DS_PH1_INDCS_TRIM_OFFSET_S4","0x68","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_OFFSET_S1","IVM.REG_TRIM10_DS_PH1_INDCS_TRIM_OFFSET_S1","0x69","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA",""
"IVM.REG_PWRUP0_RW.DS_NEGCP_EN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:00","Enable power-up for Negative Chargepump
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_IFET_EN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:01","Enable power-up for Chargepump
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_IFET_EN_DEL_DN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:02","Goes HIGH if ds_ifet_en goes HIGH, LOW if ds_ifet_en goes LOW with a programmable delay.
Power MOS enable delayed on HL transition, Set high to enable.","N"
"IVM.REG_PWRUP0_RW.DS_IFET_CP_EN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:03","Charge Pump enable","N"
"IVM.REG_PWRUP0_RW.DS_IFET_CP_PD_EN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:04","Charge Pump Output pull down enable when ds_ifet_cp_en_vddd goes low it goes high for 100 us","N"
"IVM.REG_PWRUP0_RW.DS_IFET_CP_SS_EN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:05","Charge pump soft start enable","N"
"IVM.REG_PWRUP0_RW.DS_IFET_IBUS_EN","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:06","Enable power-up for input sense (buck mode only)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_IFET_IBUS_EN_D","IVM.REG_PWRUP0_RW_0","0x70","RW","8","1","0x0","0:07","Enable IBUS SENSE with a delay of 50 us respect to ds_ifet_ibus_en.
Default value 0. ds_ifet_ibus_en goes HIGH and after 50 us, ds_ifet_en_d t goes HIGH.","N"
"IVM.REG_PWRUP0_RW.DS_HVLDO_EN","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:00","HVLDO power-up
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_AON_EN_DETACH","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:01","Detach comparator enable (VBUS-VDD_SNS)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_AON_EN_VDDSNS_OVP","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:02","Enables VDD_SNS ovp
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_AON_EN_VBUS_OVP","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:03","Enables VBUS ovp
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_SENSE_EN","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:04","Enables CFLY AFE
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_SENSE_EN_D","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:05","CFLY sense delayed enable (50 us delay).
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_EN_CHG","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:06","CFLY weak balance charge enable.
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_EN_CHG_D","IVM.REG_PWRUP0_RW_1","0x71","RW","8","1","0x0","0:07","CFLY weak balance charge delayed enable (50 us)
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_SENSE_EN","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:00","Enables CFLY AFE
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_SENSE_EN_D","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:01","CFLY sense delayed enable (50 us delay)
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_EN_CHG","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:02","CFLY weak balance charge enable
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_EN_CHG_D","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:03","CFLY weak balance charge delayed enable (50 us)
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_SENSE_EN","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:04","Enables CFLY AFE
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_SENSE_EN_D","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:05","CFLY sense delayed enable (50 us delay)
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_EN_CHG","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:06","CFLY weak balance charge enable
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_EN_CHG_D","IVM.REG_PWRUP0_RW_2","0x72","RW","8","1","0x0","0:07","CFLY weak balance charge delayed enable (50 us).
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_SENSE_EN","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:00","Enables CFLY AFE
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_SENSE_EN_D","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:01","CFLY sense delayed enable (50 us delay)
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_EN_CHG","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:02","CFLY weak balance charge enable
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_EN_CHG_D","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:03","CFLY weak balance charge delayed enable (50 us)
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_REF_PDNB","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:04","Enables bandgap power-up
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_LDO1P8_PDNB","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:05","Enables VDDA_A power-up
0: Disable
1: Enable","N"
"IVM.REG_PWRUP0_RW.DS_PH13_INDCS_EN_BUF","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:06","Enable the refence tension at 0.7volt to measure ph13. If INDCS is enabled, ds_ph13_indcs_en_buf is HIGH","N"
"IVM.REG_PWRUP0_RW.DS_PH24_INDCS_EN_BUF","IVM.REG_PWRUP0_RW_3","0x73","RW","8","1","0x0","0:07","Enable the refence tension at 0.7volt to measure ph24. If INDCS is enabled, ds_ph24_indcs_en_buf is HIGH","N"
"IVM.REG_PWRUP1_RW.DS_PH1_DRV_EN","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:00","Enables drive HiZ
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_DRV_EN_D","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:01","Power driver delayed enable (50 us)         
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_DRV_BST_EN","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:02","Enables pre charging of boostraps
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_PP_EN","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:03","Enables inductor current sense
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_PP_EN_D","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:04","INDCS delayed enable (50 us delay)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_EN_OCP","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:05","0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_EN_ZC","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:06","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_FORCE_AZ","IVM.REG_PWRUP1_RW_0","0x74","RW","8","1","0x0","0:07","Force auto-zero. Debug mode.","N"
"IVM.REG_PWRUP1_RW.DS_PH2_DRV_EN","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:00","Enables drive HiZ
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_DRV_EN_D","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:01","Power driver delayed enable (50 us)         
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_DRV_BST_EN","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:02","Enables pre charging of boostraps
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_PP_EN","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:03","Enables inductor current sense
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_PP_EN_D","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:04","INDCS delayed enable (50 us delay)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_EN_OCP","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:05","0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_EN_ZC","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:06","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_FORCE_AZ","IVM.REG_PWRUP1_RW_1","0x75","RW","8","1","0x0","0:07","Force auto-zero. Debug mode.","N"
"IVM.REG_PWRUP1_RW.DS_PH3_DRV_EN","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:00","Enables drive HiZ
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_DRV_EN_D","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:01","Power driver delayed enable (50 us)         
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_DRV_BST_EN","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:02","Enables pre charging of boostraps
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_PP_EN","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:03","Enables inductor current sense
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_PP_EN_D","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:04","INDCS delayed enable (50 us delay)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_EN_OCP","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:05","0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_EN_ZC","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:06","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_FORCE_AZ","IVM.REG_PWRUP1_RW_2","0x76","RW","8","1","0x0","0:07","Force auto-zero. Debug mode.","N"
"IVM.REG_PWRUP1_RW.DS_PH4_DRV_EN","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:00","Enables drive HiZ
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_DRV_EN_D","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:01","Power driver delayed enable (50 us)         
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_DRV_BST_EN","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:02","Enables pre charging of boostraps
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_PP_EN","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:03","Enables inductor current sense
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_PP_EN_D","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:04","INDCS delayed enable (50 us delay)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_EN_OCP","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:05","0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_EN_ZC","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:06","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable","N"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_FORCE_AZ","IVM.REG_PWRUP1_RW_3","0x77","RW","8","1","0x0","0:07","Force auto-zero. Debug mode.","N"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BST12_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:00","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together.","N"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BOOST_PRCHG_LSH_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:01","Enables level shifter for signal ds_drv_prchg_mode_sel","N"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BST12_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:02","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together.","N"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BOOST_PRCHG_LSH_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:03","Enables level shifter for signal ds_drv_prchg_mode_sel","N"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BST12_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:04","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together.","N"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BOOST_PRCHG_LSH_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:05","Enables level shifter for signal ds_drv_prchg_mode_sel","N"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BST12_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:06","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together.","N"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BOOST_PRCHG_LSH_EN","IVM.REG_PWRUP2_RW_0","0x78","RW","8","1","0x0","0:07","Enables level shifter for signal ds_drv_prchg_mode_sel","N"
"IVM.REG_PWRUP2_RW.DS_INDCS_BUCK_MODE","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x1","0:00","Selecting modes for inductor current sense
0: boost mode
1: buck mode","N"
"IVM.REG_PWRUP2_RW.DS_DRV_PRCHG_MODE_SEL","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:01","Enable S1 and S2 boostrap precharging from vddcp for startup in boost mode","N"
"IVM.REG_PWRUP2_RW.TEMP_ENABLE","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:02","Tempmon Register Enable","N"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_WPU_EN","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:03","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection","N"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_WPU_EN","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:04","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection","N"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_WPU_EN","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:05","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection","N"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_WPU_EN","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:06","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection","N"
"IVM.REG_PWRUP2_RW.DS_PH4_INDCS_REPLICA_AON","IVM.REG_PWRUP2_RW_1","0x79","RW","8","1","0x0","0:07","ds_ph4_indcs_replica_aon keeps always enabled the indcs replica FET","N"
"IVM.REG_PWRUP2_RW.DS_PH3_INDCS_REPLICA_AON","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:00","ds_ph3_indcs_replica_aon keeps always enabled the indcs replica FET","N"
"IVM.REG_PWRUP2_RW.DS_PH2_INDCS_REPLICA_AON","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:01","ds_ph2_indcs_replica_aon keeps always enabled the indcs replica FET","N"
"IVM.REG_PWRUP2_RW.DS_PH1_INDCS_REPLICA_AON","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:02","ds_ph1_indcs_replica_aon keeps always enabled the indcs replica FET","N"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BST2_POR_BOOST","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:03","","N"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BST2_POR_BOOST","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:04","","N"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BST2_POR_BOOST","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:05","","N"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BST2_POR_BOOST","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:06","","N"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BST2_WPU","IVM.REG_PWRUP2_RW_2","0x7A","RW","8","1","0x0","0:07","","N"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BST2_WPU","IVM.REG_PWRUP2_RW_3","0x7B","RW","8","1","0x0","0:00","","N"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BST2_WPU","IVM.REG_PWRUP2_RW_3","0x7B","RW","8","1","0x0","0:01","","N"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BST2_WPU","IVM.REG_PWRUP2_RW_3","0x7B","RW","8","1","0x0","0:02","","N"
"IVM.REG_PWRUP2_RW.DS_INDCS_CLR_OCP","IVM.REG_PWRUP2_RW_3","0x7B","RW","8","1","0x0","0:03","Clear ocp","N"
"IVM.REG_AON_RW.DS_AON_VDDSNS_OVP_SEL","IVM.REG_AON_RW_0","0x80","RW","8","4","0x0","0:0,1:1,2:2,3:3","Vddsns ovp selection.
Each bit representes a step of 0.05 V
0000:      4.4 V  (minimum voltage)
1010-1111: 5.15 V (maximum voltage)","N"
"IVM.REG_AON_RW.DS_AON_EN_VBUS_UVLO_B","IVM.REG_AON_RW_0","0x80","RW","8","1","0x0","0:04","Vbus uvlo comparator disable
Threshold associated with the comparator toggle is 4.2 +/-5%.
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VDDSNS_UVLO_B","IVM.REG_AON_RW_0","0x80","RW","8","1","0x0","0:05","Vddsns uvlo comparator disable 
Threshold fall associated with the comparator toggle is 2.8 +/-3%. 
Threshold rise associated with the comparator toggle is 3 +/-5%. 
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VBUSVSVDD_B","IVM.REG_AON_RW_0","0x80","RW","8","1","0x0","0:06","Vbus vs vddsns comparator disable
Threshold fall associated with the comparator toggle is vddsns+50 mV (+100 mV)
Threshold rise associated with the comparator toggle is vddsns+10 mV (+150/-50 mV)  
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VDDA_POR_B","IVM.REG_AON_RW_0","0x80","RW","8","1","0x0","0:07","Vdda POR comparator disable
Threshold associated with the comparator toggle is 1.5 +/-5%.
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VDDAON_POR_B","IVM.REG_AON_RW_1","0x81","RW","8","1","0x0","0:00","Vddaon POR comparator disable 
Threshold associated with the comparator toggle is 2.2  +/-5%.
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VDDD_POR_B","IVM.REG_AON_RW_1","0x81","RW","8","1","0x0","0:01","Vddd POR comparator disable
Threshold associated with the comparator toggle is 0.9 +/-5%.
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VDDHV_POR_B","IVM.REG_AON_RW_1","0x81","RW","8","1","0x0","0:02","Vddhv POR comparator disable  
Threshold associated with the comparator toggle is 1.9 +/-5%.
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_AON_EN_VDDIO_POR_B","IVM.REG_AON_RW_1","0x81","RW","8","1","0x0","0:03","Vddio POR comparator disable.
Threshold associated with the comparator toggle is 1.5 +/-5%.
0: Enable
1: Disable","N"
"IVM.REG_AON_RW.DS_VMAINBG_HTOL","IVM.REG_AON_RW_1","0x81","RW","8","1","0x0","0:04","Voltage reference increase of 20% for HTOL.","N"
"IVM.REG_AON_RW.DS_AON_VBUS_OVP_SEL","IVM.REG_AON_RW_1","0x81","RW","8","2","0x0","0:05,1:06","Vbus ovp selection
00: 22   V
01: 22.4 V
10: 22.8 V
11: 23   V","N"
"IVM.REG_AON_RW.DS_AON_OSC_DIS","IVM.REG_AON_RW_1","0x81","RW","8","1","0x0","0:07","Oscillator disable
0: oscillator enabled
1: oscillator disabled","N"
"IVM.REG_AON_RW.DS_AON_SPARE","IVM.REG_AON_RW_2","0x82","RW","8","2","0x0","0:0,1:1","AON spare bits","N"
"IVM.REG_AON_RW.DS_AON_EN_DUMMYLOAD","IVM.REG_AON_RW_2","0x82","RW","8","2","0x0","0:2,1:3","Ldo dummy load enable.
Bit<0> for VBUS ldo
0: dummy load disabled
1: 2 uA load enabled
Bit<1> for VDDSNS ldo
0: dummy load disabled
1: 2 uA load enabled","N"
"IVM.REG_AON_RW.DS_AON_RSTB_MASK","IVM.REG_AON_RW_2","0x82","RW","8","1","0x0","0:04","In test mode, to avoid reset due to power supply falling below POR threshold.  
0: normal mode (def)
1: POR masked","N"
"IVM.REG_AON_RW.SPARE_R24","IVM.REG_AON_RW_2","0x82","RW","8","3","0x0","0:05,1:06,2:07","Spare register","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_HIZ","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:00","If IGH, it powers down LDO and places in an HighZ output state.","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_CLAMP_PDNB","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:01","Clamp enable control
0: clamp is not enabled
0: clamp is enabled","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_DIRECTDRIVE","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:02","Not used","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_START","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:03","Provide extra current during start-up for stability (not used)","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_LPWRBIAS","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:04","Low power mode
1: Low power ON,
0: Low power OFF","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_MODE2_RES","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:05","Not used","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_CLK_MISSING","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:06","Clock missing signal (not used)","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_VIS_ENA","IVM.REG_LDOS_RW_0","0x83","RW","8","1","0x0","0:07","Analog visibility enable","N"
"IVM.REG_LDOS_RW.SPARE_R28","IVM.REG_LDOS_RW_1","0x84","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Spare","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_BUF_CUR_2X","IVM.REG_LDOS_RW_1","0x84","RW","8","1","0x0","0:06","Double the bias current for native NFET buffer
1: buffer_current 2x
0: buffer_current 1x","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_AMP_2X_BIAS_B","IVM.REG_LDOS_RW_1","0x84","RW","8","1","0x0","0:07","Double the bias current for amp
1: amp_bias 1x
0: amp_bias 2x","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_IBIAS_2X_B","IVM.REG_LDOS_RW_2","0x85","RW","8","1","0x0","0:00","Double the bias current
1: ibias 1x
0: ibias 2x","N"
"IVM.REG_LDOS_RW.DS_LDO1P2_MODE2_SWITCH","IVM.REG_LDOS_RW_2","0x85","RW","8","1","0x0","0:01","Soft start to normal mode switch
0: soft start
1: normal mode","N"
"IVM.REG_LDOS_RW.DS_LDO1P8_LOW_POW","IVM.REG_LDOS_RW_2","0x85","RW","8","1","0x0","0:02","Cuts the operating current of the LDO in half when asserted. Note - doesn't change the load dependent current","N"
"IVM.REG_LDOS_RW.DS_LDO1P8_SHUNT","IVM.REG_LDOS_RW_2","0x85","RW","8","1","0x0","0:03","Test mode to disable ldo shunt to allow external supply when VA ldo is forced off.
1b'1 dis","N"
"IVM.REG_LDOS_RW.DS_HVLDO_SPARE","IVM.REG_LDOS_RW_2","0x85","RW","8","3","0x0","0:4,1:5,2:6","HVLDO spare registers","N"
"IVM.REG_LDOS_RW.DS_HVLDO_PROG","IVM.REG_LDOS_RW_3","0x86","RW","8","4","0x8","0:0,1:01,2:02,3:03","HVLDO output value programming bus, from 2.2 V to 3.6 V in 100 mV steps
0: 2.2 V
1: 2.3 V
2: 2.4 V
3: 2.5 V
4: 2.6 V
5: 2.7 V
6: 2.8 V
7: 2.9 V
8: 3   V (def)
9: 3.1 V 
10: 3.2 V
11: 3.3 V
12: 3.4 V
13: 3.5 V
14: 3.6 V
15: 3.6 V","N"
"IVM.REG_LDOS_RW.DS_HVLDO_DUMMYLOAD_EN","IVM.REG_LDOS_RW_2","0x85","RW","8","1","0x0","0:07","HVLDO dummy load enable
0: Disable
1: Enable","N"
"IVM.REG_LDOS_RW.DS_HVLDO_DIS_CL","IVM.REG_LDOS_RW_3","0x86","RW","8","1","0x0","0:04","HVLDO current limiter disable","N"
"IVM.REG_LDOS_RW.DS_HVLDO_IBIAS_PROG","IVM.REG_LDOS_RW_3","0x86","RW","8","2","0x0","0:5,1:6","HVLDO bias current control
0: Default current
1: 0.5x current
2: 2x current
3: Default current","N"
"IVM.REG_LDOS_RW.DS_HVLDO_PULLDOWN_DISCH_DIS","IVM.REG_LDOS_RW_3","0x86","RW","8","1","0x0","0:07","HVLDO pulldown discharge disable. If HIGH pulldown is disabled while HVLDO is turn off.","N"
"IVM.REG_DCO_RW.DS_DCO_POLE_SHIFT","IVM.REG_DCO_RW_0","0x87","RW","8","2","0x0","0:0,1:1","DCO pole shift","N"
"IVM.REG_DCO_RW.DS_DCO_CTRL_LSB","IVM.REG_DCO_RW_1","0x88","RW","8","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","DCO lsb control","N"
"IVM.REG_DCO_RW.DS_DCO_CTRL","IVM.REG_DCO_RW_2","0x89","RW","8","6","0x12","0:0,1:1,2:2,3:3,4:4,5:5","DCO control","N"
"IVM.REG_DCO_RW.DS_DCO_KVCO_TUNE","IVM.REG_DCO_RW_2","0x89","RW","8","2","0x0","0:6,1:7","DCO gain","N"
"IVM.REG_DCO_RW.DS_DCO_STEER_PDNB","IVM.REG_DCO_RW_3","0x8A","RW","8","1","0x0","0:00","Current steer mode enable","N"
"IVM.REG_DCO_RW.SPARE_R2C","IVM.REG_DCO_RW_3","0x8A","RW","8","5","0x00","0:1,1:2,2:3,3:4,4:5","Spare","N"
"IVM.REG_CFLY_RW.DS_CFLY_CURR","IVM.REG_CFLY_RW","0x8B","RW","8","2","0x2","0:0,1:1","Select the current mirror option                                                                             
00: 4/5 uA                                                                                              
01: 4/3 uA                                                                                              
10: 1 uA (def)                                                                                          
11: 2 uA","N"
"IVM.REG_CFLY_RW.DS_CFLY_CHG_SEL","IVM.REG_CFLY_RW","0x8B","RW","8","2","0x2","0:2,1:3","Select the charging current for CFLY
2'b0x:  50 mA 
2'b10: 100 mA (def)
2'b11: 150 mA","N"
"IVM.REG_CFLY_RW.DS_CFLY_DISCHG_SEL","IVM.REG_CFLY_RW","0x8B","RW","8","2","0x2","0:4,1:5","Select the discharging current for CFLY
2'b0x:  50 mA 
2'b10: 100 mA (def)
2'b11: 150 mA","N"
"IVM.REG_CFLY_RW.DS_CFLY_LSH_PULSE_SEL","IVM.REG_CFLY_RW","0x8B","RW","8","1","0x0","0:06","Dynamic level shifters delay control.
Selects how long the current pulse for level shifters lasts.
0: 6 ns (def)
1: 3 ns","N"
"IVM.REG_CFLY_RW.SPARE_R30","IVM.REG_CFLY_RW_spare0","0x8C","RW","8","9","0x000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","Spare","N"
"IVM.REG_CFLY_RW.SPARE_R30","IVM.REG_CFLY_RW_spare1","0x8D","RW","8","9","0x000","8:00","Spare","N"
"IVM.REG_DRV_INDCS_RW.DS_DRV_SLEW","IVM.REG_DRV_INDCS_RW_0","0x90","RW","8","2","0x0","0:0,1:1","Programming bits for slew rate control
0: 3 V/ns
1: 6 V/ns
2: 9 V/ns
3: 12 V/ns","N"
"IVM.REG_DRV_INDCS_RW.DS_DRV_LSH_PULSE_SEL","IVM.REG_DRV_INDCS_RW_0","0x90","RW","8","1","0x0","0:02","Selects how long the current pulse for level shifters lasts
0: 6 ns
1: 3 ns","N"
"IVM.REG_DRV_INDCS_RW.DS_DRV_OC_MASK","IVM.REG_DRV_INDCS_RW_0","0x90","RW","8","1","0x0","0:04","ds_drv_oc_mask masks the over current signal in case of the over current circuit should not work.","N"
"IVM.REG_DRV_INDCS_RW.SPARE_R34","IVM.REG_DRV_INDCS_RW_1","0x91","RW","8","6","0x00","0:0,1:1,2:2,3:3,4:4,5:5","Spare","N"
"IVM.REG_DRV_INDCS_RW.DS_PH1_INDCS_PROG_OCP","IVM.REG_DRV_INDCS_RW_2","0x8F","RW","8","3","0x2","0:0,1:1,2:2","Programmable ocp threshold:
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A","N"
"IVM.REG_DRV_INDCS_RW.DS_PH2_INDCS_PROG_OCP","IVM.REG_DRV_INDCS_RW_2","0x8F","RW","8","3","0x2","0:3,1:4,2:5","Programmable ocp threshold:
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A","N"
"IVM.REG_DRV_INDCS_RW.DS_PH3_INDCS_PROG_OCP","IVM.REG_DRV_INDCS_RW_3","0x92","RW","8","3","0x2","0:0,1:1,2:2","Programmable ocp threshold:
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A","N"
"IVM.REG_DRV_INDCS_RW.DS_PH4_INDCS_PROG_OCP","IVM.REG_DRV_INDCS_RW_3","0x92","RW","8","3","0x2","0:3,1:4,2:5","Programmable ocp threshold:  
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A","N"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_PP_SEL","IVM.REG_DRV_INDCS_RW_3","0x92","RW","8","2","0x0","0:6,1:7","Selecting clocks for inductor current sense
00: 20 kHz (def)
01: 10 kHz 
10:  1 kHz
11: 500 Hz","N"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_SAMPLE_DELAY","IVM.REG_DRV_INDCS_RW_4","0x93","RW","8","1","0x0","0:00","Set period of the initial sampling of the current signal
0: 20 ns (def)
1: 24 ns","N"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_LSH_SEL_LOW_PULSE","IVM.REG_DRV_INDCS_RW_4","0x93","RW","8","1","0x0","0:01","Set delay for level shifters high voltage
0: 6 ns (def)
1: 3 ns","N"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_ZC_DEG","IVM.REG_DRV_INDCS_RW_4","0x93","RW","8","1","0x0","0:02","Zero crossing deglitch. If HIGH a delay is added on the zero crossing output.
0: 0 ns (def)
1: 7 ns","N"
"IVM.REG_DRV_INDCS_RW.IL_ZC_DET_SEL","IVM.REG_DRV_INDCS_RW_4","0x93","RW","8","2","0x0","0:3,1:4","Selects which phases to send to IL_ZC_DET pad
0: ph1
1: ph2
2: ph3
3: ph4","N"
"IVM.REG_DRV_RW.DS_PH1_DRV_SPARE","IVM.REG_DRV_RW_1","0x94","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Driver spare bits","N"
"IVM.REG_DRV_RW.DS_PH2_DRV_SPARE","IVM.REG_DRV_RW_2","0x95","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Driver spare bits","N"
"IVM.REG_DRV_RW.DS_PH3_DRV_SPARE","IVM.REG_DRV_RW_3","0x96","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Driver spare bits","N"
"IVM.REG_DRV_RW.DS_PH4_DRV_SPARE","IVM.REG_DRV_RW_4","0x97","RW","8","5","0x00","0:0,1:1,2:2,3:3,4:4","Driver spare bits","N"
"IVM.REG_VBG_THERMAL_RW.DS_REF_LOWPOWERB","IVM.REG_VBG_THERMAL_RW_0","0x98","RW","8","1","0x0","0:00","VA BAND GAP Register
Unused spare input level shifter","N"
"IVM.REG_VBG_THERMAL_RW.DD_REF_CHP_LATCH","IVM.REG_VBG_THERMAL_RW_0","0x98","RW","8","1","0x0","0:01","VA BAND GAP Register
Unused spare input level shifter","N"
"IVM.REG_VBG_THERMAL_RW.DD_REF_CHP","IVM.REG_VBG_THERMAL_RW_0","0x98","RW","8","1","0x0","0:02","Can be used to flip the bandgap amp for offset debug","N"
"IVM.REG_VBG_THERMAL_RW.DS_REF_CHP_EN","IVM.REG_VBG_THERMAL_RW_0","0x98","RW","8","1","0x0","0:03","Swaps bandgap amp input devices to a smaller pair for offset debug","N"
"IVM.REG_VBG_THERMAL_RW.DS_REF_PROG_ISNS","IVM.REG_VBG_THERMAL_RW_0","0x98","RW","8","2","0x0","0:4,1:5","VA BAND GAP Register
When X1 increases iref 25% to isns adc voltage regulator reference","N"
"IVM.REG_VBG_THERMAL_RW.DS_REF_PROG_VCELL","IVM.REG_VBG_THERMAL_RW_0","0x98","RW","8","2","0x0","0:6,1:7","VA BAND GAP Register
When X1 increases iref 25% to vcell adc voltage regulator reference","N"
"IVM.REG_VBG_THERMAL_RW.DS_REF_PROG_VSNS","IVM.REG_VBG_THERMAL_RW_1","0x99","RW","8","2","0x0","0:0,1:1","VA BAND GAP Register
When X1, increases iref 25% to vsns adc voltage regulator reference","N"
"IVM.REG_VBG_THERMAL_RW.SPARE_R3C","IVM.REG_VBG_THERMAL_RW_1","0x99","RW","8","6","0x00","0:2,1:3,2:4,3:5,4:6,5:7","Spare","N"
"IVM.REG_IFET_RW.DS_NEGCP_SEL","IVM.REG_IFET_RW_0","0x9A","RW","8","2","0x0","0:0,1:1","Selecting clocks for negcp
00: clk_negcp = 200 kHz (def)
01: clk_negcp = 400 kHz
10: clk_negcp = 800 kHz
11: clk_negcp = 100 kHz","N"
"IVM.REG_IFET_RW.DS_NEGCP_PU_DIS","IVM.REG_IFET_RW_0","0x9A","RW","8","1","0x0","0:02","Set high to disable the discharge path for cpn_out","N"
"IVM.REG_IFET_RW.DS_NEGCP_EN_SOFTSTART","IVM.REG_IFET_RW_0","0x9A","RW","8","1","0x0","0:03","Enable soft start for negative charge pump","N"
"IVM.REG_IFET_RW.IFET_CP_NUM_TCK","IVM.REG_IFET_RW_0","0x9A","RW","8","1","0x0","0:05","Select how many clk_ifet_cp count for genertaring a tick:
0: 32 clock cycles
1: 64 clock cycles","N"
"IVM.REG_IFET_RW.DS_IFET_SPARE","IVM.REG_IFET_RW_0","0x9A","RW","8","2","0x0","0:6,1:7","Ifet spare bits","N"
"IVM.REG_IFET_RW.DS_IFET_CP_SS_MODE","IVM.REG_IFET_RW_1","0x9B","RW","8","1","0x0","0:00","0: Cfly can be charged when cp off
1: Cfly is not charged when cp is off","N"
"IVM.REG_IFET_RW.DS_IFET_CP_LS_PULSE_SET","IVM.REG_IFET_RW_1","0x9B","RW","8","1","0x0","0:01","Sets charge pump level shifters pulse duration. 
0: maximum
1: minimum","N"
"IVM.REG_IFET_RW.DS_IFET_CP_LEAKAGE_DIS","IVM.REG_IFET_RW_1","0x9B","RW","8","1","0x0","0:02","Currently not used anymore","N"
"IVM.REG_IFET_RW.DS_IFET_CP_DISOVER_SET","IVM.REG_IFET_RW_1","0x9B","RW","8","1","0x0","0:03","Sets charge pump dioverlap phases. 
0: maximum disoverlap (8 ns)
1: minimum disoverlap (4 ns)","N"
"IVM.REG_IFET_RW.DS_IFET_VDDAON_OFF_DIS","IVM.REG_IFET_RW_1","0x9B","RW","8","1","0x0","0:04","Vddaon domain power down disable.","N"
"IVM.REG_IFET_RW.DS_IFET_CP_SS_SET","IVM.REG_IFET_RW_1","0x9B","RW","8","2","0x0","0:5,1:6","Charge pump soft start control
00: 1 uA (def)
01: 2 uA
10: 3 uA
11: 4 uA TBC","N"
"IVM.REG_IFET_RW.SPARE0_R40","IVM.REG_IFET_RW_2","0x9C","RW","8","4","0x0","0:0,1:1,2:2,3:3","Spare bits","N"
"IVM.REG_IFET_RW.DS_IFET_CP_SEL","IVM.REG_IFET_RW_2","0x9C","RW","8","2","0x0","0:4,1:5","Selecting clocks for pos cp
00: 200 kHz (def)
01: 400 kHz
10: 800 kHz
11: 100 kHz","N"
"IVM.REG_IFET_RW.DS_IFET_IUP_SET","IVM.REG_IFET_RW_2","0x9C","RW","8","2","0x0","0:6,1:7","IFET pullup current setting
00: 1 uA (def)
01: 2 uA
10: 3 uA
11: 4 uA","N"
"IVM.REG_IFET_RW.DS_IFET_IBUS_SEL","IVM.REG_IFET_RW_3","0x9D","RW","8","2","0x0","0:0,1:1","Selecting clocks for ibus sense
00:  20 kHz (def)
01:  10 kHz
10:   1 kHz
11: 500 Hz","N"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_SCK_DRV","IVM.REG_DRIVE_STRENGTH_RW_0","0xA0","RW","8","2","0x1","0:0,1:1","SPI_SCK pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_SS_DRV","IVM.REG_DRIVE_STRENGTH_RW_0","0xA0","RW","8","2","0x1","0:2,1:3","SPI_SS pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_MOSI_DRV","IVM.REG_DRIVE_STRENGTH_RW_0","0xA0","RW","8","2","0x1","0:4,1:5","SPI_MOSI pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_MISO_DRV","IVM.REG_DRIVE_STRENGTH_RW_0","0xA0","RW","8","2","0x1","0:6,1:7","SPI_MISO pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_READY_DRV","IVM.REG_DRIVE_STRENGTH_RW_1","0xA1","RW","8","2","0x1","0:0,1:1","SPI_READY pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.DIG_CLK_IN_DRV","IVM.REG_DRIVE_STRENGTH_RW_1","0xA1","RW","8","2","0x1","0:2,1:3","DIG_CLK_IN pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.VBUS_DET_DRV","IVM.REG_DRIVE_STRENGTH_RW_1","0xA1","RW","8","2","0x2","0:4,1:5","VBUS_DET pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.ERROR_DET_B_DRV","IVM.REG_DRIVE_STRENGTH_RW_1","0xA1","RW","8","2","0x1","0:6,1:7","ERROR_DET_B pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.IL_ZC_DET_DRV","IVM.REG_DRIVE_STRENGTH_RW_2","0xA2","RW","8","2","0x1","0:0,1:1","IL_ZC_DET pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.DTEST1_DRV","IVM.REG_DRIVE_STRENGTH_RW_2","0xA2","RW","8","2","0x1","0:2,1:3","TEST1 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.DTEST2_DRV","IVM.REG_DRIVE_STRENGTH_RW_2","0xA2","RW","8","2","0x1","0:4,1:5","TEST2 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.GPIO1_DRV","IVM.REG_DRIVE_STRENGTH_RW_2","0xA2","RW","8","2","0x1","0:6,1:7","GPIO1 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_DRIVE_STRENGTH_RW.GPIO2_DRV","IVM.REG_DRIVE_STRENGTH_RW_3","0xA3","RW","8","2","0x1","0:0,1:1","GPIO2 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SCK_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:00","SPI_SCK pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SCK_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:01","SPI_SCK pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SS_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x0","0:02","SPI_SS pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SS_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:03","SPI_SS pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MOSI_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:04","SPI_MOSI pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MOSI_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:05","SPI_MOSI pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MISO_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:06","SPI_MISO pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MISO_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_0","0xA4","RW","8","1","0x1","0:07","SPI_MISO pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_READY_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:00","SPI_READY pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_READY_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:01","SPI_READY pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.DIG_CLK_IN_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:02","DIG_CLK_IN pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.DIG_CLK_IN_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:03","DIG_CLK_IN pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.VBUS_DET_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:04","VBUS_DET pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.VBUS_DET_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:05","VBUS_DET pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.ERROR_DET_B_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x0","0:06","ERROR_DET_B pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.ERROR_DET_B_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_1","0xA5","RW","8","1","0x1","0:07","ERROR_DET_B pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.IL_ZC_DET_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x1","0:00","IL_ZC_DET pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.IL_ZC_DET_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x1","0:01","IL_ZC_DET pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST1_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x1","0:02","DTEST1 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST1_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x0","0:03","DTEST1 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST2_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x1","0:04","DTEST2 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST2_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x0","0:05","DTEST2 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO1_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x1","0:06","GPIO1 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO1_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_2","0xA6","RW","8","1","0x0","0:07","GPIO1 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO2_PD_EN","IVM.REG_PULL_UP_DOWN_EN_RW_3","0xA7","RW","8","1","0x1","0:00","GPIO2 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO2_PRES_EN","IVM.REG_PULL_UP_DOWN_EN_RW_3","0xA7","RW","8","1","0x0","0:01","GPIO2 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SCK_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x1","0:00","SPI_SCK pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SCK_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x0","0:01","SPI_SCK pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SS_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x1","0:02","SPI_SS pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SS_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x0","0:03","SPI_SS pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MOSI_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x1","0:04","SPI_MISO pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MOSI_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x0","0:05","SPI_MISO pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MISO_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x0","0:06","SPI_MISO pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MISO_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_0","0xA8","RW","8","1","0x1","0:07","SPI_MISO pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_READY_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x0","0:00","SPI_READY pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_READY_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x1","0:01","SPI_READY pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DIG_CLK_IN_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x1","0:02","DIG_CLK_IN pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DIG_CLK_IN_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x0","0:03","DIG_CLK_IN pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.VBUS_DET_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x0","0:04","VBUS_DET pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.VBUS_DET_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x1","0:05","VBUS_DET pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.ERROR_DET_B_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x0","0:06","ERROR_DET_B pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.ERROR_DET_B_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_1","0xA9","RW","8","1","0x1","0:07","ERROR_DET_B pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.IL_ZC_DET_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x0","0:00","IL_ZC_DET pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.IL_ZC_DET_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x1","0:01","IL_ZC_DET pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST1_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x0","0:02","DTEST1 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST1_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x1","0:03","DTEST1 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST2_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x0","0:04","DTEST2 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST2_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x1","0:05","DTEST2 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO1_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x0","0:06","GPIO1 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO1_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_2","0xAA","RW","8","1","0x1","0:07","GPIO1 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO2_IE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_3","0xAB","RW","8","1","0x0","0:00","GPIO2 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO2_OE","IVM.REG_PULL_INPUT_OUTPUT_EN_RW_3","0xAB","RW","8","1","0x1","0:01","GPIO2 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)","N"
