<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>HLS FIR Filter Accelerator - Project Documentation</title>
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Segoe UI', Tahoma, Geneva, Verdana, sans-serif;
            line-height: 1.6;
            color: #333;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            min-height: 100vh;
        }

        .container {
            max-width: 1200px;
            margin: 0 auto;
            padding: 20px;
            background: white;
            margin-top: 20px;
            margin-bottom: 20px;
            border-radius: 15px;
            box-shadow: 0 20px 40px rgba(0,0,0,0.1);
        }

        .header {
            text-align: center;
            padding: 40px 0;
            background: linear-gradient(135deg, #2196F3, #21CBF3);
            margin: -20px -20px 40px -20px;
            border-radius: 15px 15px 0 0;
            color: white;
        }

        .header h1 {
            font-size: 3.5em;
            margin-bottom: 10px;
            text-shadow: 2px 2px 4px rgba(0,0,0,0.3);
        }

        .header .subtitle {
            font-size: 1.3em;
            opacity: 0.9;
            margin-bottom: 20px;
        }

        .badges {
            display: flex;
            justify-content: center;
            gap: 10px;
            flex-wrap: wrap;
        }

        .badge {
            background: rgba(255,255,255,0.2);
            padding: 8px 16px;
            border-radius: 25px;
            border: 1px solid rgba(255,255,255,0.3);
            font-size: 0.9em;
            font-weight: bold;
        }

        .section {
            margin: 40px 0;
            padding: 30px;
            background: #f8f9fa;
            border-radius: 10px;
            border-left: 5px solid #2196F3;
        }

        .section h2 {
            color: #2196F3;
            font-size: 2.2em;
            margin-bottom: 20px;
            display: flex;
            align-items: center;
            gap: 15px;
        }

        .section h3 {
            color: #1976D2;
            font-size: 1.5em;
            margin: 25px 0 15px 0;
            border-bottom: 2px solid #E3F2FD;
            padding-bottom: 10px;
        }

        .highlight-box {
            background: linear-gradient(135deg, #E3F2FD, #BBDEFB);
            border: 1px solid #2196F3;
            border-radius: 10px;
            padding: 20px;
            margin: 20px 0;
        }

        .code-block {
            background: #2d3748;
            color: #e2e8f0;
            padding: 20px;
            border-radius: 8px;
            font-family: 'Consolas', 'Monaco', monospace;
            overflow-x: auto;
            margin: 15px 0;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
            white-space: pre-wrap;
            line-height: 1.4;
        }

        .code-block .keyword {
            color: #63b3ed;
        }

        .code-block .comment {
            color: #a0aec0;
            font-style: italic;
        }

        .code-block .string {
            color: #68d391;
        }

        .performance-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
            gap: 20px;
            margin: 20px 0;
        }

        .metric-card {
            background: white;
            padding: 20px;
            border-radius: 10px;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
            text-align: center;
            border-top: 4px solid #4CAF50;
        }

        .metric-card h4 {
            color: #4CAF50;
            font-size: 1.2em;
            margin-bottom: 10px;
        }

        .metric-value {
            font-size: 2.5em;
            font-weight: bold;
            color: #2196F3;
            margin: 10px 0;
        }

        .results-table {
            width: 100%;
            border-collapse: collapse;
            margin: 20px 0;
            background: white;
            border-radius: 10px;
            overflow: hidden;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
        }

        .results-table th {
            background: linear-gradient(135deg, #2196F3, #1976D2);
            color: white;
            padding: 15px;
            text-align: left;
            font-weight: bold;
        }

        .results-table td {
            padding: 12px 15px;
            border-bottom: 1px solid #e0e0e0;
        }

        .results-table tr:nth-child(even) {
            background: #f5f5f5;
        }

        .results-table tr:hover {
            background: #e3f2fd;
            transition: background 0.3s ease;
        }

        .architecture-diagram {
            background: white;
            padding: 30px;
            border-radius: 10px;
            margin: 20px 0;
            text-align: center;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
        }

        .component-box {
            display: inline-block;
            background: linear-gradient(135deg, #E3F2FD, #BBDEFB);
            border: 2px solid #2196F3;
            border-radius: 10px;
            padding: 15px 20px;
            margin: 10px;
            min-width: 120px;
            font-weight: bold;
        }

        .flow-arrow {
            font-size: 1.5em;
            color: #4CAF50;
            margin: 0 10px;
        }

        .feature-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(300px, 1fr));
            gap: 20px;
            margin: 20px 0;
        }

        .feature-card {
            background: white;
            padding: 25px;
            border-radius: 10px;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
            border-left: 5px solid #FF9800;
        }

        .feature-card h4 {
            color: #FF9800;
            font-size: 1.3em;
            margin-bottom: 15px;
        }

        .optimization-list {
            list-style: none;
            padding: 0;
        }

        .optimization-list li {
            background: #e8f5e8;
            margin: 10px 0;
            padding: 15px;
            border-radius: 5px;
            border-left: 4px solid #4CAF50;
            position: relative;
            padding-left: 50px;
        }

        .optimization-list li::before {
            content: "‚ö°";
            position: absolute;
            left: 15px;
            font-size: 1.5em;
        }

        .toc {
            background: linear-gradient(135deg, #f8f9fa, #e9ecef);
            border-radius: 10px;
            padding: 25px;
            margin: 30px 0;
        }

        .toc h3 {
            color: #495057;
            margin-bottom: 20px;
        }

        .toc ul {
            columns: 2;
            list-style: none;
            padding: 0;
        }

        .toc li {
            margin: 8px 0;
            padding: 5px 0;
        }

        .toc a {
            color: #2196F3;
            text-decoration: none;
            font-weight: 500;
            transition: color 0.3s ease;
        }

        .toc a:hover {
            color: #1976D2;
            text-decoration: underline;
        }

        .interactive-section {
            background: linear-gradient(135deg, #fff3e0, #ffcc02);
            border-radius: 10px;
            padding: 25px;
            margin: 20px 0;
            cursor: pointer;
            transition: transform 0.3s ease, box-shadow 0.3s ease;
        }

        .interactive-section:hover {
            transform: translateY(-5px);
            box-shadow: 0 8px 15px rgba(0,0,0,0.2);
        }

        .footer {
            background: linear-gradient(135deg, #37474f, #263238);
            color: white;
            padding: 40px 0;
            text-align: center;
            margin: 40px -20px -20px -20px;
            border-radius: 0 0 15px 15px;
        }

        .footer h3 {
            margin-bottom: 20px;
            font-size: 1.8em;
        }

        .contact-info {
            display: flex;
            justify-content: center;
            gap: 30px;
            margin: 20px 0;
            flex-wrap: wrap;
        }

        .contact-item {
            background: rgba(255,255,255,0.1);
            padding: 10px 20px;
            border-radius: 25px;
            border: 1px solid rgba(255,255,255,0.2);
        }

        @media (max-width: 768px) {
            .container {
                margin: 10px;
                padding: 15px;
            }
            
            .header h1 {
                font-size: 2.5em;
            }
            
            .toc ul {
                columns: 1;
            }
            
            .badges {
                flex-direction: column;
                align-items: center;
            }
        }

        .scroll-to-top {
            position: fixed;
            bottom: 30px;
            right: 30px;
            background: #2196F3;
            color: white;
            border: none;
            border-radius: 50%;
            width: 50px;
            height: 50px;
            font-size: 1.2em;
            cursor: pointer;
            box-shadow: 0 4px 6px rgba(0,0,0,0.1);
            transition: all 0.3s ease;
        }

        .scroll-to-top:hover {
            background: #1976D2;
            transform: translateY(-3px);
        }

        .progress-bar {
            position: fixed;
            top: 0;
            left: 0;
            width: 0%;
            height: 4px;
            background: linear-gradient(90deg, #2196F3, #4CAF50);
            z-index: 1000;
            transition: width 0.3s ease;
        }
    </style>
</head>
<body>
    <div class="progress-bar" id="progressBar"></div>
    
    <div class="container">
        <div class="header">
            <h1>üöÄ HLS FIR Filter Hardware Accelerator</h1>
            <div class="subtitle">High-Performance Digital Signal Processing Accelerator</div>
            <div class="subtitle" style="font-size: 1em; margin-top: 10px;">Designed using High-Level Synthesis for FPGA/ASIC Implementation</div>
            
            <div class="badges">
                <span class="badge">HLS - Catapult Tool</span>
                <span class="badge">SystemC - TLM</span>
                <span class="badge">RISC-V - Spike ISA</span>
                <span class="badge">Status - Completed</span>
            </div>
        </div>

        <div class="toc">
            <h3>üìã Table of Contents</h3>
            <ul>
                <li><a href="#overview">üéØ Project Overview</a></li>
                <li><a href="#architecture">üèóÔ∏è System Architecture</a></li>
                <li><a href="#implementation">‚ö° HLS Implementation</a></li>
                <li><a href="#optimization">üîß Optimization Techniques</a></li>
                <li><a href="#results">üìä Synthesis Results</a></li>
                <li><a href="#flow">üöÄ Design Flow</a></li>
                <li><a href="#code">üíª Code Deep Dive</a></li>
                <li><a href="#performance">üìà Performance Analysis</a></li>
                <li><a href="#tools">üõ†Ô∏è Tools and Technologies</a></li>
            </ul>
        </div>

        <div class="section" id="overview">
            <h2>üéØ Project Overview</h2>
            
            <div class="highlight-box">
                <h3>What is this project?</h3>
                <p>This project implements a <strong>high-performance FIR (Finite Impulse Response) digital filter accelerator</strong> using <strong>High-Level Synthesis (HLS)</strong> methodology. The accelerator is designed to efficiently process digital signal filtering operations in hardware, achieving significant performance improvements over software-only implementations.</p>
            </div>

            <div class="feature-grid">
                <div class="feature-card">
                    <h4>üîß Core Features</h4>
                    <ul>
                        <li>‚úÖ 16-tap FIR Filter with configurable coefficients</li>
                        <li>‚úÖ Dual-segment processing (32 + 48 samples)</li>
                        <li>‚úÖ AXI-Stream interface for high-throughput</li>
                        <li>‚úÖ Pipelined architecture with II=1 performance</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h4>üöÄ System Integration</h4>
                    <ul>
                        <li>‚úÖ SystemC/TLM integration with RISC-V</li>
                        <li>‚úÖ Memory-optimized design with partitioning</li>
                        <li>‚úÖ Complete verification with co-simulation</li>
                        <li>‚úÖ DMA controller for efficient data movement</li>
                    </ul>
                </div>
            </div>

            <div class="performance-grid">
                <div class="metric-card">
                    <h4>Performance Gain</h4>
                    <div class="metric-value">6.7√ó</div>
                    <p>Speedup vs Software</p>
                </div>
                <div class="metric-card">
                    <h4>Throughput</h4>
                    <div class="metric-value">333</div>
                    <p>MSamples/sec</p>
                </div>
                <div class="metric-card">
                    <h4>Efficiency</h4>
                    <div class="metric-value">96%</div>
                    <p>Pipeline Utilization</p>
                </div>
                <div class="metric-card">
                    <h4>Power Savings</h4>
                    <div class="metric-value">4√ó</div>
                    <p>Better than CPU</p>
                </div>
            </div>
        </div>

        <div class="section" id="architecture">
            <h2>üèóÔ∏è System Architecture</h2>
            
            <div class="architecture-diagram">
                <h3>High-Level System View</h3>
                <div style="margin: 30px 0;">
                    <div class="component-box" style="background: #ffcdd2;">RISC-V CPU<br/>Spike ISA Simulator</div>
                    <span class="flow-arrow">‚Üí</span>
                    <div class="component-box" style="background: #fff9c4;">DMA Controller<br/>Data Movement</div>
                    <span class="flow-arrow">‚Üí</span>
                    <div class="component-box" style="background: #c8e6c9;">FIR Accelerator<br/>HLS Core</div>
                </div>
                
                <div style="margin: 20px 0;">
                    <div class="component-box" style="background: #e1f5fe;">System Memory<br/>64KB</div>
                    <span class="flow-arrow">‚Üï</span>
                    <div class="component-box" style="background: #f3e5f5;">SimpleBusLT<br/>System Bus</div>
                    <span class="flow-arrow">‚Üï</span>
                    <div class="component-box" style="background: #e8f5e8;">TLM Interface<br/>Bridge</div>
                </div>
            </div>

            <h3>Memory Map</h3>
            <table class="results-table">
                <thead>
                    <tr>
                        <th>Address Range</th>
                        <th>Component</th>
                        <th>Description</th>
                        <th>Size</th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><code>0x60001000</code></td>
                        <td>Output Buffer</td>
                        <td>FIR filter results</td>
                        <td>160 bytes</td>
                    </tr>
                    <tr>
                        <td><code>0x60002000</code></td>
                        <td>Input Buffer</td>
                        <td>Raw input samples</td>
                        <td>160 bytes</td>
                    </tr>
                    <tr>
                        <td><code>0x60004000</code></td>
                        <td>Coefficient Buffer</td>
                        <td>FIR filter taps</td>
                        <td>64 bytes</td>
                    </tr>
                    <tr>
                        <td><code>0x70000000</code></td>
                        <td>DMA Registers</td>
                        <td>Control/Status/Addressing</td>
                        <td>64 bytes</td>
                    </tr>
                    <tr>
                        <td><code>0x70010000</code></td>
                        <td>Accelerator Registers</td>
                        <td>Control interface</td>
                        <td>64 bytes</td>
                    </tr>
                </tbody>
            </table>
        </div>

        <div class="section" id="implementation">
            <h2>‚ö° HLS Implementation Details</h2>
            
            <div class="highlight-box">
                <h3>Core Algorithm: FIR Filter</h3>
                <p>The FIR filter implements the following mathematical operation:</p>
                <div style="text-align: center; font-size: 1.2em; margin: 15px 0; background: white; padding: 15px; border-radius: 5px;">
                    <strong>y[n] = Œ£(k=0 to N-1) h[k] √ó x[n-k]</strong>
                </div>
                <ul>
                    <li><strong>y[n]</strong> = Output sample at time n</li>
                    <li><strong>h[k]</strong> = Filter coefficient k (16 taps)</li>
                    <li><strong>x[n-k]</strong> = Input sample delayed by k samples</li>
                    <li><strong>N</strong> = Number of taps (16)</li>
                </ul>
            </div>

            <h3>HLS Accelerator Core Structure</h3>
            <div class="code-block"><span class="keyword">SC_MODULE</span>(Accelerator) {
<span class="keyword">public:</span>
    <span class="comment">// Clock and Reset</span>
    sc_in_clk clk;
    sc_in&lt;bool&gt; rst;
    
    <span class="comment">// AXI-Stream Interfaces</span>
    sc_out&lt;sc_uint&lt;8&gt;&gt; st_out;                    <span class="comment">// Status output</span>
    Connections::In&lt;sc_uint&lt;8&gt;&gt; ctrl_in;         <span class="comment">// Control input</span>
    Connections::In&lt;sc_uint&lt;64&gt;&gt; w_in;           <span class="comment">// Weight coefficients</span>
    Connections::In&lt;sc_uint&lt;64&gt;&gt; x_in;           <span class="comment">// Input samples</span>
    Connections::Out&lt;sc_uint&lt;64&gt;&gt; z_out;         <span class="comment">// Output results</span>
    
    <span class="comment">// Internal Buffers (Optimized for HLS)</span>
    sc_uint&lt;16&gt; input_data_buffer[80];           <span class="comment">// Input sample buffer</span>
    sc_uint&lt;16&gt; weight_data_buffer[32];          <span class="comment">// Filter coefficients</span>
    sc_uint&lt;16&gt; output_data_buffer[80];          <span class="comment">// Output results</span>
}</div>

            <div class="feature-grid">
                <div class="feature-card">
                    <h4>üß† Memory Architecture</h4>
                    <ul>
                        <li><strong>Input Buffer:</strong> 80 samples, cyclic partition (factor=16)</li>
                        <li><strong>Weight Buffer:</strong> 32 coefficients, complete partition</li>
                        <li><strong>Output Buffer:</strong> 80 samples, cyclic partition (factor=4)</li>
                        <li><strong>Data Width:</strong> 16-bit fixed-point arithmetic</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h4>üîÑ Processing Segments</h4>
                    <ul>
                        <li><strong>Segment 1:</strong> 32 input samples ‚Üí 32 output samples</li>
                        <li><strong>Segment 2:</strong> 48 input samples ‚Üí 48 output samples</li>
                        <li><strong>Total:</strong> 80 samples processed in 2 phases</li>
                        <li><strong>Control:</strong> 0x2 (seg1), 0x9 (seg2), 0x0F (exit)</li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="section" id="optimization">
            <h2>üîß Optimization Techniques</h2>
            
            <div class="feature-grid">
                <div class="feature-card">
                    <h4>‚ö° Pipeline Optimization</h4>
                    <div class="code-block"><span class="comment">// Enable pipelining for maximum throughput</span>
<span class="keyword">#pragma HLS pipeline II=1</span>

<span class="comment">// Pipeline the main processing loops</span>
optimize2: <span class="keyword">for</span> (int n = 0; n &lt; compute_count; n++) {
    <span class="keyword">#pragma HLS pipeline II=1</span>
    <span class="comment">// FIR computation here</span>
}</div>
                    <p><strong>Benefits:</strong> Achieves II=1, maximum throughput of 1 sample per cycle</p>
                </div>
                
                <div class="feature-card">
                    <h4>üîÑ Loop Unrolling Strategy</h4>
                    <div class="code-block"><span class="comment">// Completely unroll FIR tap computation</span>
optimize1: <span class="keyword">for</span> (int m = 0; m &lt; 16; m++) {
    <span class="keyword">#pragma HLS unroll</span>
    <span class="keyword">if</span> (n + m - 16 + 1 &gt;= 0) {
        output += weight[m] * input[n + m - 16 + 1];
    }
}</div>
                    <p><strong>Benefits:</strong> 16 parallel multiplications, eliminates loop overhead</p>
                </div>
            </div>

            <h3>Memory Partitioning Strategy</h3>
            <div class="code-block"><span class="comment">// Strategic memory partitioning for parallel access</span>
<span class="keyword">#pragma HLS array_partition variable=input_data_buffer cyclic factor=16 dim=1</span>
<span class="keyword">#pragma HLS array_partition variable=weight_data_buffer complete dim=1</span>  
<span class="keyword">#pragma HLS array_partition variable=output_data_buffer cyclic factor=4 dim=1</span></div>

            <table class="results-table">
                <thead>
                    <tr>
                        <th>Buffer</th>
                        <th>Partitioning</th>
                        <th>Reasoning</th>
                        <th>Memory Banks</th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Input</td>
                        <td>Cyclic, Factor 16</td>
                        <td>Supports 16 parallel reads for FIR computation</td>
                        <td>5 banks</td>
                    </tr>
                    <tr>
                        <td>Weights</td>
                        <td>Complete</td>
                        <td>All coefficients accessible in parallel</td>
                        <td>32 banks</td>
                    </tr>
                    <tr>
                        <td>Output</td>
                        <td>Cyclic, Factor 4</td>
                        <td>Matches 64-bit AXI packing (4√ó16-bit)</td>
                        <td>20 banks</td>
                    </tr>
                </tbody>
            </table>

            <ul class="optimization-list">
                <li><strong>Pipeline Directives:</strong> Achieved II=1 with flush stall mode</li>
                <li><strong>Loop Unrolling:</strong> 16 parallel multiply-accumulate operations</li>
                <li><strong>Memory Banking:</strong> Strategic partitioning for parallel access</li>
                <li><strong>Data Packing:</strong> Efficient 64-bit AXI transactions</li>
                <li><strong>Interface Optimization:</strong> AXI-Stream for streaming data</li>
            </ul>
        </div>

        <div class="section" id="results">
            <h2>üìä Synthesis Results</h2>
            
            <h3>Performance vs. Clock Period Analysis</h3>
            <table class="results-table">
                <thead>
                    <tr>
                        <th>Clock Period (ns)</th>
                        <th>Latency (cycles)</th>
                        <th>Throughput (cycles)</th>
                        <th>Critical Path (ns)</th>
                        <th>Frequency (MHz)</th>
                        <th>Total Area</th>
                    </tr>
                </thead>
                <tbody>
                    <tr style="background: #e8f5e8;">
                        <td>1.0</td>
                        <td>4772</td>
                        <td>4774</td>
                        <td>1.255</td>
                        <td>1000</td>
                        <td>17.6K</td>
                    </tr>
                    <tr>
                        <td>2.0</td>
                        <td>4756</td>
                        <td>4758</td>
                        <td>1.819</td>
                        <td>500</td>
                        <td>17.1K</td>
                    </tr>
                    <tr style="background: #c8e6c9;">
                        <td><strong>3.0 (Optimal)</strong></td>
                        <td><strong>3252</strong></td>
                        <td><strong>3254</strong></td>
                        <td><strong>2.999</strong></td>
                        <td><strong>333</strong></td>
                        <td><strong>16.8K</strong></td>
                    </tr>
                    <tr>
                        <td>4.0</td>
                        <td>3316</td>
                        <td>3318</td>
                        <td>3.747</td>
                        <td>250</td>
                        <td>16.7K</td>
                    </tr>
                    <tr>
                        <td>5.0</td>
                        <td>3348</td>
                        <td>3350</td>
                        <td>3.213</td>
                        <td>200</td>
                        <td>17.6K</td>
                    </tr>
                </tbody>
            </table>

            <div class="highlight-box">
                <h3>üìà Key Insights</h3>
                <div class="performance-grid">
                    <div class="metric-card">
                        <h4>Sweet Spot</h4>
                        <div class="metric-value">3ns</div>
                        <p>Optimal latency-area trade-off</p>
                    </div>
                    <div class="metric-card">
                        <h4>Memory Dominance</h4>
                        <div class="metric-value">58%</div>
                        <p>Area used for memory</p>
                    </div>
                    <div class="metric-card">
                        <h4>Efficiency</h4>
                        <div class="metric-value">II‚âà1</div>
                        <p>Near-optimal throughput</p>
                    </div>
                    <div class="metric-card">
                        <h4>Scalability</h4>
                        <div class="metric-value">Linear</div>
                        <p>Performance vs frequency</p>
                    </div>
                </div>
            </div>

            <h3>Area Breakdown (3ns Clock Period)</h3>
            <table class="results-table">
                <thead>
                    <tr>
                        <th>Component</th>
                        <th>Area (units)</th>
                        <th>Percentage</th>
                        <th>Description</th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>Memory (ROM/RAM)</td>
                        <td>9724.1</td>
                        <td>58%</td>
                        <td>Data buffers and coefficient storage</td>
                    </tr>
                    <tr>
                        <td>Registers</td>
                        <td>3287.8</td>
                        <td>19.5%</td>
                        <td>Pipeline registers and state storage</td>
                    </tr>
                    <tr>
                        <td>Functional Units</td>
                        <td>1291.0</td>
                        <td>7.7%</td>
                        <td>Multipliers, adders, ALUs</td>
                    </tr>
                    <tr>
                        <td>Logic</td>
                        <td>741.2</td>
                        <td>4.4%</td>
                        <td>Control logic and multiplexers</td>
                    </tr>
                    <tr>
                        <td>FSM</td>
                        <td>209.0</td>
                        <td>1.2%</td>
                        <td>Finite state machine logic</td>
                    </tr>
                </tbody>
            </table>
        </div>

        <div class="section" id="flow">
            <h2>üöÄ Design Flow</h2>
            
            <div class="architecture-diagram">
                <h3>Complete HLS Design Methodology</h3>
                <div style="margin: 30px 0;">
                    <div class="component-box" style="background: #e1f5fe;">SystemC<br/>Behavioral Model</div>
                    <span class="flow-arrow">‚Üí</span>
                    <div class="component-box" style="background: #fff3e0;">HLS<br/>Synthesis</div>
                    <span class="flow-arrow">‚Üí</span>
                    <div class="component-box" style="background: #e8f5e8;">RTL<br/>Generation</div>
                </div>
                
                <div style="margin: 20px 0;">
                    <span class="flow-arrow">‚Üì</span>
                </div>
                
                <div style="margin: 20px 0;">
                    <div class="component-box" style="background: #f3e5f5;">Verification</div>
                    <span class="flow-arrow">‚Üí</span>
                    <div class="component-box" style="background: #fce4ec;">Co-simulation</div>
                    <span class="flow-arrow">‚Üí</span>
                    <div class="component-box" style="background: #c8e6c9;">Physical<br/>Implementation</div>
                </div>
            </div>

            <div class="feature-grid">
                <div class="feature-card">
                    <h4>üîß Tools Used</h4>
                    <ul>
                        <li><strong>Catapult HLS:</strong> Siemens EDA synthesis tool</li>
                        <li><strong>SystemC:</strong> Behavioral modeling and simulation</li>
                        <li><strong>Spike RISC-V:</strong> ISA simulator for system integration</li>
                        <li><strong>ModelSim:</strong> RTL verification and co-simulation</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h4>üìä Analysis Tools</h4>
                    <ul>
                        <li><strong>Python Scripts:</strong> Automated report parsing</li>
                        <li><strong>TCL Scripts:</strong> HLS optimization automation</li>
                        <li><strong>Make System:</strong> Build and flow management</li>
                        <li><strong>CSV Reports:</strong> Performance metrics tracking</li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="section" id="code">
            <h2>üíª Code Deep Dive</h2>
            
            <h3>Core FIR Processing Engine</h3>
            <div class="code-block"><span class="keyword">void</span> perform_fir(<span class="keyword">int</span> compute_count, <span class="keyword">int</span> output_offset,
                 sc_uint&lt;16&gt;* output_data_buffer,
                 sc_uint&lt;16&gt;* weight_data_buffer, 
                 sc_uint&lt;16&gt;* input_data_buffer,
                 Connections::Out&lt;AXI_DATA&gt;&amp; z_out) {
    
    <span class="keyword">#pragma HLS pipeline II=1</span>
    <span class="keyword">int</span> pack_index = 0;
    AXI_DATA packed_output = 0;
    
    <span class="comment">// Main processing loop - pipelined for throughput</span>
    optimize2: <span class="keyword">for</span> (<span class="keyword">int</span> n = 0; n &lt; compute_count; n++) {
        <span class="keyword">#pragma HLS pipeline II=1</span>
        
        <span class="comment">// Initialize output accumulator</span>
        output_data_buffer[output_offset + n] = 0;
        
        <span class="comment">// FIR convolution - fully unrolled for parallelism</span>
        optimize1: <span class="keyword">for</span> (<span class="keyword">int</span> m = 0; m &lt; 16; m++) {
            <span class="keyword">#pragma HLS unroll</span>
            
            <span class="comment">// Boundary check for valid samples</span>
            <span class="keyword">if</span> (n + m - 16 + 1 &gt;= 0) {
                <span class="comment">// Multiply-accumulate operation</span>
                output_data_buffer[output_offset + n] += 
                    weight_data_buffer[m] * 
                    input_data_buffer[n + m - 16 + 1];
            }
        }
        
        <span class="comment">// Pack results for AXI transfer efficiency</span>
        packed_output = assign_packed_output(
            packed_output, 
            output_data_buffer[output_offset + n], 
            pack_index
        );
        pack_index++;
        
        <span class="comment">// Send packed data when buffer is full</span>
        <span class="keyword">if</span> (pack_index == 4) {
            z_out.Push(packed_output);
            pack_index = 0;
            packed_output = 0;
        }
    }
    
    <span class="comment">// Send any remaining partial data</span>
    <span class="keyword">if</span> (pack_index &gt; 0) {
        z_out.Push(packed_output);
    }
}</div>

            <div class="highlight-box">
                <h3>üîÑ Data Path Analysis</h3>
                <p>The data flows through the accelerator in the following stages:</p>
                <div class="architecture-diagram">
                    <div style="margin: 20px 0;">
                        <div class="component-box" style="background: #e3f2fd;">64-bit AXI Input</div>
                        <span class="flow-arrow">‚Üí</span>
                        <div class="component-box" style="background: #f3e5f5;">4√ó16-bit Unpack</div>
                        <span class="flow-arrow">‚Üí</span>
                        <div class="component-box" style="background: #e8f5e8;">Buffer Storage</div>
                    </div>
                    
                    <div style="margin: 20px 0;">
                        <span class="flow-arrow">‚Üì</span>
                    </div>
                    
                    <div style="margin: 20px 0;">
                        <div class="component-box" style="background: #fff3e0;">16 Parallel MAC</div>
                        <span class="flow-arrow">‚Üí</span>
                        <div class="component-box" style="background: #fce4ec;">4√ó16-bit Pack</div>
                        <span class="flow-arrow">‚Üí</span>
                        <div class="component-box" style="background: #e3f2fd;">64-bit AXI Output</div>
                    </div>
                </div>
            </div>
        </div>

        <div class="section" id="performance">
            <h2>üìà Performance Analysis</h2>
            
            <div class="performance-grid">
                <div class="metric-card">
                    <h4>Theoretical Maximum</h4>
                    <div class="metric-value">333</div>
                    <p>MSamples/sec @ 333MHz</p>
                </div>
                <div class="metric-card">
                    <h4>Actual Performance</h4>
                    <div class="metric-value">320</div>
                    <p>MSamples/sec (96% efficiency)</p>
                </div>
                <div class="metric-card">
                    <h4>Latency</h4>
                    <div class="metric-value">80</div>
                    <p>Cycles for 80 samples</p>
                </div>
                <div class="metric-card">
                    <h4>Parallel Operations</h4>
                    <div class="metric-value">16</div>
                    <p>MAC units per cycle</p>
                </div>
            </div>

            <h3>Comparison with Software Implementation</h3>
            <table class="results-table">
                <thead>
                    <tr>
                        <th>Implementation</th>
                        <th>Throughput</th>
                        <th>Latency</th>
                        <th>Power</th>
                        <th>Advantage</th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td>ARM Cortex-A78 (software)</td>
                        <td>~50 MSamples/sec</td>
                        <td>High</td>
                        <td>2W</td>
                        <td>Flexibility</td>
                    </tr>
                    <tr style="background: #e8f5e8;">
                        <td><strong>HLS Accelerator</strong></td>
                        <td><strong>333 MSamples/sec</strong></td>
                        <td><strong>Low</strong></td>
                        <td><strong>0.5W</strong></td>
                        <td><strong>Performance</strong></td>
                    </tr>
                    <tr>
                        <td><strong>Improvement</strong></td>
                        <td><strong>6.7√ó faster</strong></td>
                        <td><strong>10√ó lower</strong></td>
                        <td><strong>4√ó better</strong></td>
                        <td><strong>Specialized</strong></td>
                    </tr>
                </tbody>
            </table>

            <div class="highlight-box">
                <h3>üéØ Resource Utilization (FPGA Estimates)</h3>
                <table class="results-table">
                    <thead>
                        <tr>
                            <th>Resource Type</th>
                            <th>Usage</th>
                            <th>Percentage</th>
                            <th>Notes</th>
                        </tr>
                    </thead>
                    <tbody>
                        <tr>
                            <td>LUTs</td>
                            <td>~2,500</td>
                            <td>12%</td>
                            <td>Mid-size FPGA (Zynq-7000)</td>
                        </tr>
                        <tr>
                            <td>Flip-Flops</td>
                            <td>~3,200</td>
                            <td>8%</td>
                            <td>Pipeline registers</td>
                        </tr>
                        <tr>
                            <td>DSP Blocks</td>
                            <td>16</td>
                            <td>25%</td>
                            <td>Dedicated multipliers</td>
                        </tr>
                        <tr>
                            <td>Block RAM</td>
                            <td>12</td>
                            <td>30%</td>
                            <td>Data buffers</td>
                        </tr>
                    </tbody>
                </table>
            </div>
        </div>

        <div class="section" id="tools">
            <h2>üõ†Ô∏è Tools and Technologies</h2>
            
            <div class="feature-grid">
                <div class="feature-card">
                    <h4>üîß Design Tools</h4>
                    <ul>
                        <li><strong>Catapult HLS:</strong> Siemens EDA synthesis platform</li>
                        <li><strong>SystemC:</strong> Accellera behavioral modeling</li>
                        <li><strong>Spike RISC-V:</strong> Berkeley/SiFive ISA simulator</li>
                        <li><strong>GNU Make:</strong> Build system automation</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h4>‚úÖ Verification Tools</h4>
                    <ul>
                        <li><strong>ModelSim:</strong> Siemens EDA RTL simulator</li>
                        <li><strong>VCS:</strong> Synopsys simulation platform</li>
                        <li><strong>SystemC Simulator:</strong> Behavioral verification</li>
                        <li><strong>Co-simulation:</strong> HLS-RTL equivalence</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h4>üìä Analysis Tools</h4>
                    <ul>
                        <li><strong>Python Scripts:</strong> Report parsing automation</li>
                        <li><strong>TCL Scripts:</strong> HLS optimization control</li>
                        <li><strong>CSV Databases:</strong> Performance tracking</li>
                        <li><strong>Shell Scripts:</strong> Flow automation</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h4>üöÄ Key Technologies</h4>
                    <ul>
                        <li><strong>Interface:</strong> AXI-Stream protocols</li>
                        <li><strong>Languages:</strong> C++, SystemC, TCL, Python</li>
                        <li><strong>Methodology:</strong> Transaction-level modeling</li>
                        <li><strong>Target:</strong> FPGA/ASIC implementation</li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="interactive-section" onclick="toggleSection('achievements')">
            <h2>üéØ Key Achievements & Learning Outcomes</h2>
            <div id="achievements" style="display: none;">
                
                <div class="feature-grid">
                    <div class="feature-card">
                        <h4>‚úÖ Technical Accomplishments</h4>
                        <ul>
                            <li>üöÄ Achieved 6.7√ó speedup over software implementation</li>
                            <li>‚ö° Implemented optimal II=1 pipelined architecture</li>
                            <li>üß† Designed memory-efficient parallel processing</li>
                            <li>üîÑ Integrated complete CPU-accelerator system</li>
                            <li>üìä Performed comprehensive design space exploration</li>
                        </ul>
                    </div>
                    
                    <div class="feature-card">
                        <h4>üìà HLS Expertise Demonstrated</h4>
                        <ul>
                            <li><strong>Pragma Mastery:</strong> Strategic optimization directives</li>
                            <li><strong>Interface Design:</strong> Efficient AXI-Stream architecture</li>
                            <li><strong>Memory Optimization:</strong> Parallel access patterns</li>
                            <li><strong>Performance Tuning:</strong> Theoretical maximum achievement</li>
                            <li><strong>System Integration:</strong> Hardware-software co-design</li>
                        </ul>
                    </div>
                </div>

                <div class="highlight-box">
                    <h3>üéì Learning Outcomes</h3>
                    <p>This project demonstrates comprehensive understanding of:</p>
                    <ul>
                        <li><strong>High-Level Synthesis:</strong> Methodology and best practices</li>
                        <li><strong>SystemC TLM:</strong> Transaction-level modeling for system design</li>
                        <li><strong>Hardware-Software Co-design:</strong> Verification flows</li>
                        <li><strong>Performance Optimization:</strong> Architectural techniques</li>
                        <li><strong>Industry Tools:</strong> Catapult HLS and EDA flows</li>
                    </ul>
                </div>
            </div>
        </div>

        <div class="footer">
            <h3>üéâ Project Completed Successfully!</h3>
            <p><em>This project showcases advanced HLS design skills suitable for roles in digital signal processing, FPGA development, and hardware acceleration domains.</em></p>
            
            <div class="contact-info">
                <div class="contact-item">
                    <strong>Tools:</strong> Catapult HLS ‚Ä¢ SystemC ‚Ä¢ RISC-V ‚Ä¢ Python ‚Ä¢ TCL
                </div>
                <div class="contact-item">
                    <strong>Skills:</strong> HLS Design ‚Ä¢ Performance Optimization ‚Ä¢ System Integration ‚Ä¢ Verification
                </div>
            </div>
            
            <div class="contact-info">
                <div class="contact-item">üìß Email: your.email@domain.com</div>
                <div class="contact-item">üíº LinkedIn: Your Profile</div>
                <div class="contact-item">üêô GitHub: Your Repository</div>
            </div>
        </div>
    </div>

    <button class="scroll-to-top" onclick="scrollToTop()" id="scrollBtn">‚Üë</button>

    <script>
        // Progress bar
        window.addEventListener('scroll', function() {
            const scrollTop = document.documentElement.scrollTop;
            const scrollHeight = document.documentElement.scrollHeight - document.documentElement.clientHeight;
            const scrollPercent = (scrollTop / scrollHeight) * 100;
            document.getElementById('progressBar').style.width = scrollPercent + '%';
            
            // Show/hide scroll to top button
            const scrollBtn = document.getElementById('scrollBtn');
            if (scrollTop > 300) {
                scrollBtn.style.display = 'block';
            } else {
                scrollBtn.style.display = 'none';
            }
        });

        // Scroll to top function
        function scrollToTop() {
            window.scrollTo({
                top: 0,
                behavior: 'smooth'
            });
        }

        // Toggle section function
        function toggleSection(sectionId) {
            const section = document.getElementById(sectionId);
            if (section.style.display === 'none') {
                section.style.display = 'block';
            } else {
                section.style.display = 'none';
            }
        }

        // Smooth scrolling for anchor links
        document.querySelectorAll('a[href^="#"]').forEach(anchor => {
            anchor.addEventListener('click', function (e) {
                e.preventDefault();
                const target = document.querySelector(this.getAttribute('href'));
                if (target) {
                    target.scrollIntoView({
                        behavior: 'smooth',
                        block: 'start'
                    });
                }
            });
        });

        // Add hover effects to metric cards
        document.querySelectorAll('.metric-card').forEach(card => {
            card.addEventListener('mouseenter', function() {
                this.style.transform = 'translateY(-5px)';
                this.style.boxShadow = '0 8px 15px rgba(0,0,0,0.2)';
                this.style.transition = 'all 0.3s ease';
            });
            
            card.addEventListener('mouseleave', function() {
                this.style.transform = 'translateY(0)';
                this.style.boxShadow = '0 4px 6px rgba(0,0,0,0.1)';
            });
        });

        // Initialize scroll button as hidden
        document.getElementById('scrollBtn').style.display = 'none';
    </script>
</body>
</html>