v 20010722
T 500 2800 2 10 1 1 0 6
uref=U?
T 300 50 9 10 1 0 0 0
40240
T 2000 950 5 10 0 0 0 0
device=40240
T 2000 1150 5 10 0 0 0 0
footprint=None
T 2000 1350 5 10 0 0 0 0
net=VSS:10
T 2000 1550 5 10 0 0 0 0
net=VDD:20
P 0 700 200 700 1
{
T 100 750 5 8 1 1 0 0
pin1=1
T 350 700 3 8 1 1 0 0
label=OE
T 350 700 5 8 0 1 0 2
type=in
}
L 350 824 550 824 3 0 0 0 -1 -1
V 250 700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1100 300 1100 1
{
T 100 1150 5 8 1 1 0 0
pin2=8
T 350 1100 3 8 1 1 0 0
label=D4
T 350 1100 5 8 0 1 0 2
type=in
}
P 0 1500 300 1500 1
{
T 100 1550 5 8 1 1 0 0
pin3=6
T 350 1500 3 8 1 1 0 0
label=D3
T 350 1500 5 8 0 1 0 2
type=in
}
P 0 1900 300 1900 1
{
T 100 1950 5 8 1 1 0 0
pin4=4
T 350 1900 3 8 1 1 0 0
label=D2
T 350 1900 5 8 0 1 0 2
type=in
}
P 0 2300 300 2300 1
{
T 100 2350 5 8 1 1 0 0
pin5=2
T 350 2300 3 8 1 1 0 0
label=D1
T 350 2300 5 8 0 1 0 2
type=in
}
P 1600 1100 1400 1100 1
{
T 1400 1150 5 8 1 1 0 0
pin6=12
T 1250 1100 3 8 1 1 0 6
label=Q4
T 1250 1100 5 8 0 1 0 8
type=out
}
L 1057 1224 1258 1224 3 0 0 0 -1 -1
V 1350 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 1500 1400 1500 1
{
T 1400 1550 5 8 1 1 0 0
pin7=14
T 1250 1500 3 8 1 1 0 6
label=Q3
T 1250 1500 5 8 0 1 0 8
type=out
}
L 1074 1624 1266 1624 3 0 0 0 -1 -1
V 1350 1500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 1900 1400 1900 1
{
T 1400 1950 5 8 1 1 0 0
pin8=16
T 1250 1900 3 8 1 1 0 6
label=Q2
T 1250 1900 5 8 0 1 0 8
type=out
}
L 1058 2024 1258 2024 3 0 0 0 -1 -1
V 1350 1900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 2300 1400 2300 1
{
T 1400 2350 5 8 1 1 0 0
pin9=18
T 1250 2300 3 8 1 1 0 6
label=Q1
T 1250 2300 5 8 0 1 0 8
type=out
}
L 1098 2424 1250 2424 3 0 0 0 -1 -1
V 1350 2300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 300 300 1000 2400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2000 1750 5 10 0 0 0 0
slot=1
T 2000 1950 5 10 0 0 0 0
numslots=2
T 2000 2150 5 10 0 0 0 0
numslots=1,8,6,4,2,12,14,16,18
T 2000 2350 5 10 0 0 0 0
numslots=19,17,15,13,11,3,5,7,9
