
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -648.17

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.52

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.52

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3518.51    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.21    1.81    2.25 ^ gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.95    2.95   library removal time
                                  2.95   data required time
-----------------------------------------------------------------------------
                                  2.95   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 -0.70   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.15    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.85    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.10    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3518.51    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.21    1.81    2.25 ^ gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.25   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.47    1.73   library recovery time
                                  1.73   data required time
-----------------------------------------------------------------------------
                                  1.73   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.65    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.44    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.04    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   59.10    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   40.73    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   37.34    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   28.67    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   47.34    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.28    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   31.44    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.47    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.08    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    6.98    0.02    0.07    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.02    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   32.84    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.77    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    4.74    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   20.97    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20676_/A2 (NOR2_X1)
     1    3.60    0.02    0.04    1.11 ^ _20676_/ZN (NOR2_X1)
                                         _15074_ (net)
                  0.02    0.00    1.11 ^ _30214_/B (FA_X1)
     1    1.67    0.01    0.10    1.20 v _30214_/S (FA_X1)
                                         _15077_ (net)
                  0.01    0.00    1.20 v _21177_/A (INV_X1)
     1    3.86    0.01    0.02    1.22 ^ _21177_/ZN (INV_X1)
                                         _15078_ (net)
                  0.01    0.00    1.22 ^ _30215_/A (FA_X1)
     1    5.25    0.02    0.09    1.32 v _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.32 v _30218_/A (FA_X1)
     1    4.54    0.02    0.12    1.44 ^ _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.44 ^ _30223_/A (FA_X1)
     1    4.35    0.02    0.09    1.53 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.53 v _30227_/A (FA_X1)
     1    4.04    0.02    0.12    1.65 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.65 ^ _30228_/A (FA_X1)
     1    1.82    0.01    0.09    1.74 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.01    0.00    1.74 v _21504_/A (INV_X1)
     1    3.67    0.01    0.02    1.76 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.76 ^ _30540_/A (HA_X1)
     1    1.36    0.02    0.05    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    9.62    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.74    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.44    0.05    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   14.40    0.05    0.06    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.57    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.58    0.01    0.01    2.12 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.12 v _23913_/B (XOR2_X1)
     1    3.73    0.03    0.04    2.16 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.16 ^ _23914_/B (MUX2_X1)
     2    6.58    0.02    0.05    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    3.76    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    4.17    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   13.29    0.03    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   15.19    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.45 v _25166_/B (MUX2_X1)
     1    1.55    0.01    0.06    2.51 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3518.51    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.21    1.81    2.25 ^ gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.25   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[762]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.47    1.73   library recovery time
                                  1.73   data required time
-----------------------------------------------------------------------------
                                  1.73   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.07    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.65    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.44    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   39.04    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   59.10    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   40.73    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   37.34    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   28.67    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   47.34    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.28    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   31.44    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.12    0.01    0.06    0.55 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.55 v _18355_/B (MUX2_X1)
     1    1.47    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    1.08    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    6.98    0.02    0.07    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.02    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   32.84    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.77    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    4.74    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   20.97    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20676_/A2 (NOR2_X1)
     1    3.60    0.02    0.04    1.11 ^ _20676_/ZN (NOR2_X1)
                                         _15074_ (net)
                  0.02    0.00    1.11 ^ _30214_/B (FA_X1)
     1    1.67    0.01    0.10    1.20 v _30214_/S (FA_X1)
                                         _15077_ (net)
                  0.01    0.00    1.20 v _21177_/A (INV_X1)
     1    3.86    0.01    0.02    1.22 ^ _21177_/ZN (INV_X1)
                                         _15078_ (net)
                  0.01    0.00    1.22 ^ _30215_/A (FA_X1)
     1    5.25    0.02    0.09    1.32 v _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.32 v _30218_/A (FA_X1)
     1    4.54    0.02    0.12    1.44 ^ _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.44 ^ _30223_/A (FA_X1)
     1    4.35    0.02    0.09    1.53 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.53 v _30227_/A (FA_X1)
     1    4.04    0.02    0.12    1.65 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.65 ^ _30228_/A (FA_X1)
     1    1.82    0.01    0.09    1.74 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.01    0.00    1.74 v _21504_/A (INV_X1)
     1    3.67    0.01    0.02    1.76 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.76 ^ _30540_/A (HA_X1)
     1    1.36    0.02    0.05    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    9.62    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.74    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.44    0.05    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   14.40    0.05    0.06    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.57    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.58    0.01    0.01    2.12 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.12 v _23913_/B (XOR2_X1)
     1    3.73    0.03    0.04    2.16 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.16 ^ _23914_/B (MUX2_X1)
     2    6.58    0.02    0.05    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    3.76    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    4.17    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   13.29    0.03    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   15.19    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.45 v _25166_/B (MUX2_X1)
     1    1.55    0.01    0.06    2.51 v _25166_/Z (MUX2_X1)
                                         _01948_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_22217_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_27512_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22217_/ZN                             23.23   41.95  -18.72 (VIOLATED)
_27512_/ZN                             23.23   39.81  -16.58 (VIOLATED)
_22284_/ZN                             23.23   39.09  -15.86 (VIOLATED)
_19370_/ZN                             26.02   41.86  -15.85 (VIOLATED)
_22344_/ZN                             23.23   38.63  -15.40 (VIOLATED)
_27504_/ZN                             23.23   38.41  -15.17 (VIOLATED)
_20440_/ZN                             10.47   25.64  -15.17 (VIOLATED)
_22176_/ZN                             23.23   36.84  -13.60 (VIOLATED)
_27522_/ZN                             23.23   35.78  -12.55 (VIOLATED)
_22052_/ZN                             23.23   35.17  -11.94 (VIOLATED)
_17048_/Z                              25.33   37.08  -11.75 (VIOLATED)
_19731_/ZN                             26.02   37.31  -11.29 (VIOLATED)
_24776_/ZN                             16.02   26.68  -10.66 (VIOLATED)
_22089_/ZN                             23.23   33.62  -10.39 (VIOLATED)
_20328_/ZN                             16.02   26.18  -10.16 (VIOLATED)
_19924_/ZN                             25.33   35.14   -9.81 (VIOLATED)
_19183_/ZN                             26.70   36.42   -9.72 (VIOLATED)
_22133_/ZN                             23.23   32.80   -9.57 (VIOLATED)
_20319_/Z                              25.33   34.45   -9.12 (VIOLATED)
_22911_/ZN                             10.47   19.53   -9.06 (VIOLATED)
_18977_/ZN                             26.02   35.05   -9.04 (VIOLATED)
_18215_/ZN                             26.02   34.93   -8.92 (VIOLATED)
_19553_/ZN                             26.02   34.91   -8.89 (VIOLATED)
_22073_/ZN                             23.23   31.85   -8.62 (VIOLATED)
_18417_/ZN                             26.02   34.17   -8.16 (VIOLATED)
_25831_/ZN                             10.47   18.45   -7.98 (VIOLATED)
_18358_/ZN                             25.33   32.84   -7.51 (VIOLATED)
_18471_/ZN                             25.33   32.51   -7.18 (VIOLATED)
_20890_/ZN                             16.02   22.79   -6.76 (VIOLATED)
_20318_/Z                              25.33   31.79   -6.46 (VIOLATED)
_18303_/ZN                             25.33   31.75   -6.42 (VIOLATED)
_17534_/ZN                             13.81   20.19   -6.38 (VIOLATED)
_18429_/ZN                             26.02   31.65   -5.63 (VIOLATED)
_23322_/ZN                             10.47   16.05   -5.58 (VIOLATED)
_20147_/ZN                             10.47   15.81   -5.34 (VIOLATED)
_22363_/ZN                             26.05   31.33   -5.28 (VIOLATED)
_18225_/ZN                             26.02   31.18   -5.16 (VIOLATED)
_22301_/ZN                             10.47   15.61   -5.14 (VIOLATED)
_20352_/ZN                             16.02   20.46   -4.44 (VIOLATED)
_19863_/ZN                             25.33   29.61   -4.28 (VIOLATED)
_22360_/ZN                             10.47   14.49   -4.02 (VIOLATED)
_19781_/ZN                             25.33   29.26   -3.93 (VIOLATED)
_18028_/ZN                             26.02   29.95   -3.93 (VIOLATED)
_18055_/ZN                             28.99   32.36   -3.36 (VIOLATED)
_23513_/ZN                             13.81   17.01   -3.20 (VIOLATED)
_19384_/ZN                             26.70   29.77   -3.07 (VIOLATED)
_19965_/ZN                             25.33   28.26   -2.93 (VIOLATED)
_17229_/ZN                             16.02   18.69   -2.67 (VIOLATED)
_21844_/ZN                             10.47   13.09   -2.62 (VIOLATED)
_18615_/ZN                             28.99   31.60   -2.61 (VIOLATED)
_17872_/ZN                             25.33   27.81   -2.48 (VIOLATED)
_20148_/ZN                             10.47   12.72   -2.25 (VIOLATED)
_18603_/ZN                             26.02   28.06   -2.04 (VIOLATED)
_23367_/ZN                             16.02   17.84   -1.82 (VIOLATED)
_22831_/ZN                             10.47   12.27   -1.80 (VIOLATED)
_19421_/ZN                             25.33   26.89   -1.56 (VIOLATED)
_27740_/ZN                             10.47   11.87   -1.40 (VIOLATED)
_19681_/ZN                             25.33   26.50   -1.17 (VIOLATED)
_22883_/ZN                             16.02   17.07   -1.05 (VIOLATED)
_27230_/ZN                             25.33   26.36   -1.03 (VIOLATED)
_21836_/ZN                             10.47   11.38   -0.91 (VIOLATED)
_17917_/ZN                             25.33   26.03   -0.70 (VIOLATED)
_22868_/ZN                             10.47   11.14   -0.67 (VIOLATED)
_28321_/ZN                             16.02   16.23   -0.21 (VIOLATED)
_19639_/ZN                             26.05   26.25   -0.19 (VIOLATED)
_27336_/ZN                             25.33   25.34   -0.01 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.060645267367362976

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3055

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-18.72310447692871

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8059

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 66

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 2267

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1658

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.02    0.17 ^ _16517_/Z (BUF_X16)
   0.03    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.29 ^ _16566_/Z (BUF_X4)
   0.09    0.39 ^ _18246_/Z (BUF_X1)
   0.10    0.49 ^ _18247_/Z (BUF_X1)
   0.06    0.55 v _18354_/Z (MUX2_X1)
   0.06    0.61 v _18355_/Z (MUX2_X1)
   0.06    0.67 v _18356_/Z (MUX2_X1)
   0.07    0.74 v _18357_/Z (MUX2_X1)
   0.18    0.92 ^ _18358_/ZN (AOI21_X1)
   0.06    0.98 ^ _20581_/ZN (AND2_X1)
   0.02    1.00 v _20582_/ZN (AOI21_X1)
   0.06    1.06 v _20583_/Z (BUF_X1)
   0.04    1.11 ^ _20676_/ZN (NOR2_X1)
   0.10    1.20 v _30214_/S (FA_X1)
   0.02    1.22 ^ _21177_/ZN (INV_X1)
   0.09    1.32 v _30215_/S (FA_X1)
   0.12    1.44 ^ _30218_/S (FA_X1)
   0.09    1.53 v _30223_/S (FA_X1)
   0.12    1.65 ^ _30227_/S (FA_X1)
   0.09    1.74 v _30228_/S (FA_X1)
   0.02    1.76 ^ _21504_/ZN (INV_X1)
   0.05    1.81 ^ _30540_/S (HA_X1)
   0.04    1.85 ^ _23604_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.97 v _23682_/ZN (NOR2_X1)
   0.06    2.03 ^ _23683_/ZN (AOI21_X2)
   0.07    2.10 ^ _23908_/ZN (AND4_X1)
   0.01    2.12 v _23912_/ZN (NOR3_X1)
   0.04    2.16 ^ _23913_/Z (XOR2_X1)
   0.05    2.21 ^ _23914_/Z (MUX2_X1)
   0.02    2.23 v _23915_/ZN (NAND2_X1)
   0.10    2.33 ^ _23924_/ZN (AOI221_X1)
   0.06    2.39 v _23925_/ZN (AOI21_X1)
   0.06    2.45 v _24289_/Z (BUF_X1)
   0.06    2.51 v _25166_/Z (MUX2_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[701]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _20134_/ZN (NOR3_X1)
   0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.2495

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.5239

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-23.289620

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-02   1.49e-03   1.56e-04   1.32e-02  16.9%
Combinational          2.98e-02   3.44e-02   4.29e-04   6.46e-02  82.7%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-02   3.62e-02   5.85e-04   7.82e-02 100.0%
                          52.9%      46.3%       0.7%
