// megafunction wizard: %FIFO%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: dcfifo 

// ============================================================
// File Name: IP_FIFO.v
// Megafunction Name(s):
// 			dcfifo
//
// Simulation Library Files(s):
// 			
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 22.1std.2 Build 922 07/20/2023 SC Lite Edition
// ************************************************************


//Copyright (C) 2023  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//dcfifo_mixed_widths DEVICE_FAMILY="MAX 10" LPM_NUMWORDS=131072 LPM_SHOWAHEAD="OFF" LPM_WIDTH=8 LPM_WIDTH_R=8 LPM_WIDTHU=17 LPM_WIDTHU_R=17 OVERFLOW_CHECKING="ON" RDSYNC_DELAYPIPE=5 READ_ACLR_SYNCH="OFF" UNDERFLOW_CHECKING="ON" USE_EAB="ON" WRITE_ACLR_SYNCH="OFF" WRSYNC_DELAYPIPE=5 aclr data q rdclk rdempty rdreq wrclk wrempty wrfull wrreq INTENDED_DEVICE_FAMILY="MAX 10" ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
//VERSION_BEGIN 22.1 cbx_a_gray2bin 2023:07:21:07:12:21:SC cbx_a_graycounter 2023:07:21:07:12:21:SC cbx_altdpram 2023:07:21:07:12:21:SC cbx_altera_counter 2023:07:21:07:12:20:SC cbx_altera_gray_counter 2023:07:21:07:12:20:SC cbx_altera_syncram 2023:07:21:07:12:20:SC cbx_altera_syncram_nd_impl 2023:07:21:07:12:20:SC cbx_altsyncram 2023:07:21:07:12:21:SC cbx_cycloneii 2023:07:21:07:12:21:SC cbx_dcfifo 2023:07:21:07:12:21:SC cbx_fifo_common 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_lpm_counter 2023:07:21:07:12:21:SC cbx_lpm_decode 2023:07:21:07:12:20:SC cbx_lpm_mux 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_scfifo 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC cbx_stratixiii 2023:07:21:07:12:21:SC cbx_stratixv 2023:07:21:07:12:21:SC cbx_util_mgl 2023:07:21:07:12:21:SC  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//a_graycounter DEVICE_FAMILY="MAX 10" PVALUE=1 WIDTH=18 aclr clock cnt_en q
//VERSION_BEGIN 22.1 cbx_a_gray2bin 2023:07:21:07:12:21:SC cbx_a_graycounter 2023:07:21:07:12:21:SC cbx_cycloneii 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = reg 26 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"{-to counter5a[0]} POWER_UP_LEVEL=HIGH;{-to int_parity8a[0]} POWER_UP_LEVEL=HIGH"} *)
module  IP_FIFO_a_graycounter
	( 
	aclr,
	clock,
	cnt_en,
	q) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [17:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[17:0]	counter5a;
	reg	[0:0]	int_parity8a0;
	reg	[0:0]	int_parity8a1;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=HIGH"} *)
	reg	parity6;
	reg	[4:0]	sub_parity7a;
	wire  [17:0]  cntr_cout;
	wire  parity_cout;
	wire sclr;
	wire updown;

	// synopsys translate_off
	initial
		counter5a[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[0:0] <= {1{1'b1}};
		else
			if (sclr == 1'b1) counter5a[0:0] <= 1'b0;
			else  counter5a[0:0] <= ((cnt_en & (counter5a[0:0] ^ (~ parity_cout))) | ((~ cnt_en) & counter5a[0:0]));
	// synopsys translate_off
	initial
		counter5a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[1:1] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[1:1] <= 1'b0;
			else  counter5a[1:1] <= (counter5a[1:1] ^ (counter5a[0:0] & cntr_cout[0]));
	// synopsys translate_off
	initial
		counter5a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[2:2] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[2:2] <= 1'b0;
			else  counter5a[2:2] <= (counter5a[2:2] ^ (counter5a[1:1] & cntr_cout[1]));
	// synopsys translate_off
	initial
		counter5a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[3:3] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[3:3] <= 1'b0;
			else  counter5a[3:3] <= (counter5a[3:3] ^ (counter5a[2:2] & cntr_cout[2]));
	// synopsys translate_off
	initial
		counter5a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[4:4] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[4:4] <= 1'b0;
			else  counter5a[4:4] <= (counter5a[4:4] ^ (counter5a[3:3] & cntr_cout[3]));
	// synopsys translate_off
	initial
		counter5a[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[5:5] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[5:5] <= 1'b0;
			else  counter5a[5:5] <= (counter5a[5:5] ^ (counter5a[4:4] & cntr_cout[4]));
	// synopsys translate_off
	initial
		counter5a[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[6:6] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[6:6] <= 1'b0;
			else  counter5a[6:6] <= (counter5a[6:6] ^ (counter5a[5:5] & cntr_cout[5]));
	// synopsys translate_off
	initial
		counter5a[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[7:7] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[7:7] <= 1'b0;
			else  counter5a[7:7] <= (counter5a[7:7] ^ (counter5a[6:6] & cntr_cout[6]));
	// synopsys translate_off
	initial
		counter5a[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[8:8] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[8:8] <= 1'b0;
			else  counter5a[8:8] <= (counter5a[8:8] ^ (counter5a[7:7] & cntr_cout[7]));
	// synopsys translate_off
	initial
		counter5a[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[9:9] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[9:9] <= 1'b0;
			else  counter5a[9:9] <= (counter5a[9:9] ^ (counter5a[8:8] & cntr_cout[8]));
	// synopsys translate_off
	initial
		counter5a[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[10:10] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[10:10] <= 1'b0;
			else  counter5a[10:10] <= (counter5a[10:10] ^ (counter5a[9:9] & cntr_cout[9]));
	// synopsys translate_off
	initial
		counter5a[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[11:11] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[11:11] <= 1'b0;
			else  counter5a[11:11] <= (counter5a[11:11] ^ (counter5a[10:10] & cntr_cout[10]));
	// synopsys translate_off
	initial
		counter5a[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[12:12] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[12:12] <= 1'b0;
			else  counter5a[12:12] <= (counter5a[12:12] ^ (counter5a[11:11] & cntr_cout[11]));
	// synopsys translate_off
	initial
		counter5a[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[13:13] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[13:13] <= 1'b0;
			else  counter5a[13:13] <= (counter5a[13:13] ^ (counter5a[12:12] & cntr_cout[12]));
	// synopsys translate_off
	initial
		counter5a[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[14:14] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[14:14] <= 1'b0;
			else  counter5a[14:14] <= (counter5a[14:14] ^ (counter5a[13:13] & cntr_cout[13]));
	// synopsys translate_off
	initial
		counter5a[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[15:15] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[15:15] <= 1'b0;
			else  counter5a[15:15] <= (counter5a[15:15] ^ (counter5a[14:14] & cntr_cout[14]));
	// synopsys translate_off
	initial
		counter5a[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[16:16] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[16:16] <= 1'b0;
			else  counter5a[16:16] <= (counter5a[16:16] ^ (counter5a[15:15] & cntr_cout[15]));
	// synopsys translate_off
	initial
		counter5a[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter5a[17:17] <= 1'b0;
		else
			if (sclr == 1'b1) counter5a[17:17] <= 1'b0;
			else  counter5a[17:17] <= (counter5a[17:17] ^ cntr_cout[16]);
	// synopsys translate_off
	initial
		int_parity8a0 = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) int_parity8a0 <= {1{1'b1}};
		else  int_parity8a0 <= ((cnt_en & (((sub_parity7a[0] ^ sub_parity7a[1]) ^ sub_parity7a[2]) ^ sub_parity7a[3])) | ((~ cnt_en) & int_parity8a0[0:0]));
	// synopsys translate_off
	initial
		int_parity8a1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) int_parity8a1 <= 1'b0;
		else  int_parity8a1 <= ((cnt_en & sub_parity7a[4]) | ((~ cnt_en) & int_parity8a1[0:0]));
	// synopsys translate_off
	initial
		parity6 = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) parity6 <= {1{1'b1}};
		else
			if (sclr == 1'b1) parity6 <= 1'b0;
			else  parity6 <= ((cnt_en & ((~ int_parity8a0[0:0]) ^ int_parity8a1[0:0])) | ((~ cnt_en) & parity6));
	// synopsys translate_off
	initial
		sub_parity7a[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity7a[0:0] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity7a[0:0] <= 1'b0;
			else  sub_parity7a[0:0] <= ((cnt_en & (((counter5a[0] ^ counter5a[1]) ^ counter5a[2]) ^ counter5a[3])) | ((~ cnt_en) & sub_parity7a[0:0]));
	// synopsys translate_off
	initial
		sub_parity7a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity7a[1:1] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity7a[1:1] <= 1'b0;
			else  sub_parity7a[1:1] <= ((cnt_en & (((counter5a[4] ^ counter5a[5]) ^ counter5a[6]) ^ counter5a[7])) | ((~ cnt_en) & sub_parity7a[1:1]));
	// synopsys translate_off
	initial
		sub_parity7a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity7a[2:2] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity7a[2:2] <= 1'b0;
			else  sub_parity7a[2:2] <= ((cnt_en & (((counter5a[8] ^ counter5a[9]) ^ counter5a[10]) ^ counter5a[11])) | ((~ cnt_en) & sub_parity7a[2:2]));
	// synopsys translate_off
	initial
		sub_parity7a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity7a[3:3] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity7a[3:3] <= 1'b0;
			else  sub_parity7a[3:3] <= ((cnt_en & (((counter5a[12] ^ counter5a[13]) ^ counter5a[14]) ^ counter5a[15])) | ((~ cnt_en) & sub_parity7a[3:3]));
	// synopsys translate_off
	initial
		sub_parity7a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity7a[4:4] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity7a[4:4] <= 1'b0;
			else  sub_parity7a[4:4] <= ((cnt_en & (counter5a[16] ^ counter5a[17])) | ((~ cnt_en) & sub_parity7a[4:4]));
	assign
		cntr_cout = {1'b0, (cntr_cout[15] & (~ counter5a[15:15])), (cntr_cout[14] & (~ counter5a[14:14])), (cntr_cout[13] & (~ counter5a[13:13])), (cntr_cout[12] & (~ counter5a[12:12])), (cntr_cout[11] & (~ counter5a[11:11])), (cntr_cout[10] & (~ counter5a[10:10])), (cntr_cout[9] & (~ counter5a[9:9])), (cntr_cout[8] & (~ counter5a[8:8])), (cntr_cout[7] & (~ counter5a[7:7])), (cntr_cout[6] & (~ counter5a[6:6])), (cntr_cout[5] & (~ counter5a[5:5])), (cntr_cout[4] & (~ counter5a[4:4])), (cntr_cout[3] & (~ counter5a[3:3])), (cntr_cout[2] & (~ counter5a[2:2])), (cntr_cout[1] & (~ counter5a[1:1])), (cntr_cout[0] & (~ counter5a[0:0])), (cnt_en & parity_cout)},
		parity_cout = (((~ parity6) ^ updown) & cnt_en),
		q = counter5a,
		sclr = 1'b0,
		updown = 1'b1;
endmodule //IP_FIFO_a_graycounter


//a_graycounter DEVICE_FAMILY="MAX 10" PVALUE=1 WIDTH=18 aclr clock cnt_en q ALTERA_INTERNAL_OPTIONS=suppress_da_rule_internal=S102
//VERSION_BEGIN 22.1 cbx_a_gray2bin 2023:07:21:07:12:21:SC cbx_a_graycounter 2023:07:21:07:12:21:SC cbx_cycloneii 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = reg 26 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"suppress_da_rule_internal=S102;{-to counter9a[0]} POWER_UP_LEVEL=HIGH;{-to int_parity12a[0]} POWER_UP_LEVEL=HIGH"} *)
module  IP_FIFO_a_graycounter1
	( 
	aclr,
	clock,
	cnt_en,
	q) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clock;
	input   cnt_en;
	output   [17:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   cnt_en;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[17:0]	counter9a;
	reg	[0:0]	int_parity12a0;
	reg	[0:0]	int_parity12a1;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=HIGH"} *)
	reg	parity10;
	reg	[4:0]	sub_parity11a;
	wire  [17:0]  cntr_cout;
	wire  parity_cout;
	wire sclr;
	wire updown;

	// synopsys translate_off
	initial
		counter9a[0:0] = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[0:0] <= {1{1'b1}};
		else
			if (sclr == 1'b1) counter9a[0:0] <= 1'b0;
			else  counter9a[0:0] <= ((cnt_en & (counter9a[0:0] ^ (~ parity_cout))) | ((~ cnt_en) & counter9a[0:0]));
	// synopsys translate_off
	initial
		counter9a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[1:1] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[1:1] <= 1'b0;
			else  counter9a[1:1] <= (counter9a[1:1] ^ (counter9a[0:0] & cntr_cout[0]));
	// synopsys translate_off
	initial
		counter9a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[2:2] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[2:2] <= 1'b0;
			else  counter9a[2:2] <= (counter9a[2:2] ^ (counter9a[1:1] & cntr_cout[1]));
	// synopsys translate_off
	initial
		counter9a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[3:3] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[3:3] <= 1'b0;
			else  counter9a[3:3] <= (counter9a[3:3] ^ (counter9a[2:2] & cntr_cout[2]));
	// synopsys translate_off
	initial
		counter9a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[4:4] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[4:4] <= 1'b0;
			else  counter9a[4:4] <= (counter9a[4:4] ^ (counter9a[3:3] & cntr_cout[3]));
	// synopsys translate_off
	initial
		counter9a[5:5] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[5:5] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[5:5] <= 1'b0;
			else  counter9a[5:5] <= (counter9a[5:5] ^ (counter9a[4:4] & cntr_cout[4]));
	// synopsys translate_off
	initial
		counter9a[6:6] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[6:6] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[6:6] <= 1'b0;
			else  counter9a[6:6] <= (counter9a[6:6] ^ (counter9a[5:5] & cntr_cout[5]));
	// synopsys translate_off
	initial
		counter9a[7:7] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[7:7] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[7:7] <= 1'b0;
			else  counter9a[7:7] <= (counter9a[7:7] ^ (counter9a[6:6] & cntr_cout[6]));
	// synopsys translate_off
	initial
		counter9a[8:8] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[8:8] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[8:8] <= 1'b0;
			else  counter9a[8:8] <= (counter9a[8:8] ^ (counter9a[7:7] & cntr_cout[7]));
	// synopsys translate_off
	initial
		counter9a[9:9] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[9:9] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[9:9] <= 1'b0;
			else  counter9a[9:9] <= (counter9a[9:9] ^ (counter9a[8:8] & cntr_cout[8]));
	// synopsys translate_off
	initial
		counter9a[10:10] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[10:10] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[10:10] <= 1'b0;
			else  counter9a[10:10] <= (counter9a[10:10] ^ (counter9a[9:9] & cntr_cout[9]));
	// synopsys translate_off
	initial
		counter9a[11:11] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[11:11] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[11:11] <= 1'b0;
			else  counter9a[11:11] <= (counter9a[11:11] ^ (counter9a[10:10] & cntr_cout[10]));
	// synopsys translate_off
	initial
		counter9a[12:12] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[12:12] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[12:12] <= 1'b0;
			else  counter9a[12:12] <= (counter9a[12:12] ^ (counter9a[11:11] & cntr_cout[11]));
	// synopsys translate_off
	initial
		counter9a[13:13] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[13:13] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[13:13] <= 1'b0;
			else  counter9a[13:13] <= (counter9a[13:13] ^ (counter9a[12:12] & cntr_cout[12]));
	// synopsys translate_off
	initial
		counter9a[14:14] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[14:14] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[14:14] <= 1'b0;
			else  counter9a[14:14] <= (counter9a[14:14] ^ (counter9a[13:13] & cntr_cout[13]));
	// synopsys translate_off
	initial
		counter9a[15:15] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[15:15] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[15:15] <= 1'b0;
			else  counter9a[15:15] <= (counter9a[15:15] ^ (counter9a[14:14] & cntr_cout[14]));
	// synopsys translate_off
	initial
		counter9a[16:16] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[16:16] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[16:16] <= 1'b0;
			else  counter9a[16:16] <= (counter9a[16:16] ^ (counter9a[15:15] & cntr_cout[15]));
	// synopsys translate_off
	initial
		counter9a[17:17] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) counter9a[17:17] <= 1'b0;
		else
			if (sclr == 1'b1) counter9a[17:17] <= 1'b0;
			else  counter9a[17:17] <= (counter9a[17:17] ^ cntr_cout[16]);
	// synopsys translate_off
	initial
		int_parity12a0 = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) int_parity12a0 <= {1{1'b1}};
		else  int_parity12a0 <= ((cnt_en & (((sub_parity11a[0] ^ sub_parity11a[1]) ^ sub_parity11a[2]) ^ sub_parity11a[3])) | ((~ cnt_en) & int_parity12a0[0:0]));
	// synopsys translate_off
	initial
		int_parity12a1 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) int_parity12a1 <= 1'b0;
		else  int_parity12a1 <= ((cnt_en & sub_parity11a[4]) | ((~ cnt_en) & int_parity12a1[0:0]));
	// synopsys translate_off
	initial
		parity10 = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) parity10 <= {1{1'b1}};
		else
			if (sclr == 1'b1) parity10 <= 1'b0;
			else  parity10 <= ((cnt_en & ((~ int_parity12a0[0:0]) ^ int_parity12a1[0:0])) | ((~ cnt_en) & parity10));
	// synopsys translate_off
	initial
		sub_parity11a[0:0] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity11a[0:0] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity11a[0:0] <= 1'b0;
			else  sub_parity11a[0:0] <= ((cnt_en & (((counter9a[0] ^ counter9a[1]) ^ counter9a[2]) ^ counter9a[3])) | ((~ cnt_en) & sub_parity11a[0:0]));
	// synopsys translate_off
	initial
		sub_parity11a[1:1] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity11a[1:1] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity11a[1:1] <= 1'b0;
			else  sub_parity11a[1:1] <= ((cnt_en & (((counter9a[4] ^ counter9a[5]) ^ counter9a[6]) ^ counter9a[7])) | ((~ cnt_en) & sub_parity11a[1:1]));
	// synopsys translate_off
	initial
		sub_parity11a[2:2] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity11a[2:2] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity11a[2:2] <= 1'b0;
			else  sub_parity11a[2:2] <= ((cnt_en & (((counter9a[8] ^ counter9a[9]) ^ counter9a[10]) ^ counter9a[11])) | ((~ cnt_en) & sub_parity11a[2:2]));
	// synopsys translate_off
	initial
		sub_parity11a[3:3] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity11a[3:3] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity11a[3:3] <= 1'b0;
			else  sub_parity11a[3:3] <= ((cnt_en & (((counter9a[12] ^ counter9a[13]) ^ counter9a[14]) ^ counter9a[15])) | ((~ cnt_en) & sub_parity11a[3:3]));
	// synopsys translate_off
	initial
		sub_parity11a[4:4] = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) sub_parity11a[4:4] <= 1'b0;
		else
			if (sclr == 1'b1) sub_parity11a[4:4] <= 1'b0;
			else  sub_parity11a[4:4] <= ((cnt_en & (counter9a[16] ^ counter9a[17])) | ((~ cnt_en) & sub_parity11a[4:4]));
	assign
		cntr_cout = {1'b0, (cntr_cout[15] & (~ counter9a[15:15])), (cntr_cout[14] & (~ counter9a[14:14])), (cntr_cout[13] & (~ counter9a[13:13])), (cntr_cout[12] & (~ counter9a[12:12])), (cntr_cout[11] & (~ counter9a[11:11])), (cntr_cout[10] & (~ counter9a[10:10])), (cntr_cout[9] & (~ counter9a[9:9])), (cntr_cout[8] & (~ counter9a[8:8])), (cntr_cout[7] & (~ counter9a[7:7])), (cntr_cout[6] & (~ counter9a[6:6])), (cntr_cout[5] & (~ counter9a[5:5])), (cntr_cout[4] & (~ counter9a[4:4])), (cntr_cout[3] & (~ counter9a[3:3])), (cntr_cout[2] & (~ counter9a[2:2])), (cntr_cout[1] & (~ counter9a[1:1])), (cntr_cout[0] & (~ counter9a[0:0])), (cnt_en & parity_cout)},
		parity_cout = (((~ parity10) ^ updown) & cnt_en),
		q = counter9a,
		sclr = 1'b0,
		updown = 1'b1;
endmodule //IP_FIFO_a_graycounter1


//altsyncram ADDRESS_ACLR_B="CLEAR1" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_B="BYPASS" DEVICE_FAMILY="MAX 10" ENABLE_ECC="FALSE" OPERATION_MODE="DUAL_PORT" OUTDATA_ACLR_B="CLEAR1" OUTDATA_REG_B="CLOCK1" WIDTH_A=8 WIDTH_B=8 WIDTH_BYTEENA_A=1 WIDTH_ECCSTATUS=2 WIDTHAD_A=17 WIDTHAD_B=17 aclr1 address_a address_b addressstall_b clock0 clock1 clocken1 data_a q_b wren_a
//VERSION_BEGIN 22.1 cbx_altera_syncram_nd_impl 2023:07:21:07:12:20:SC cbx_altsyncram 2023:07:21:07:12:21:SC cbx_cycloneii 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_lpm_decode 2023:07:21:07:12:20:SC cbx_lpm_mux 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC cbx_stratixiii 2023:07:21:07:12:21:SC cbx_stratixv 2023:07:21:07:12:21:SC cbx_util_mgl 2023:07:21:07:12:21:SC  VERSION_END


//lpm_decode DEVICE_FAMILY="MAX 10" LPM_DECODES=16 LPM_WIDTH=4 data enable eq
//VERSION_BEGIN 22.1 cbx_cycloneii 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_lpm_decode 2023:07:21:07:12:20:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = lut 18 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  IP_FIFO_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [3:0]  data;
	input   enable;
	output   [15:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [3:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [3:0]  data_wire;
	wire  enable_wire;
	wire  [15:0]  eq_node;
	wire  [15:0]  eq_wire;
	wire  [1:0]  w_anode1466w;
	wire  [3:0]  w_anode1475w;
	wire  [3:0]  w_anode1492w;
	wire  [3:0]  w_anode1502w;
	wire  [3:0]  w_anode1512w;
	wire  [3:0]  w_anode1522w;
	wire  [3:0]  w_anode1532w;
	wire  [3:0]  w_anode1542w;
	wire  [3:0]  w_anode1552w;
	wire  [1:0]  w_anode1564w;
	wire  [3:0]  w_anode1571w;
	wire  [3:0]  w_anode1582w;
	wire  [3:0]  w_anode1592w;
	wire  [3:0]  w_anode1602w;
	wire  [3:0]  w_anode1612w;
	wire  [3:0]  w_anode1622w;
	wire  [3:0]  w_anode1632w;
	wire  [3:0]  w_anode1642w;
	wire  [2:0]  w_data1464w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[15:0],
		eq_wire = {{w_anode1642w[3], w_anode1632w[3], w_anode1622w[3], w_anode1612w[3], w_anode1602w[3], w_anode1592w[3], w_anode1582w[3], w_anode1571w[3]}, {w_anode1552w[3], w_anode1542w[3], w_anode1532w[3], w_anode1522w[3], w_anode1512w[3], w_anode1502w[3], w_anode1492w[3], w_anode1475w[3]}},
		w_anode1466w = {(w_anode1466w[0] & (~ data_wire[3])), enable_wire},
		w_anode1475w = {(w_anode1475w[2] & (~ w_data1464w[2])), (w_anode1475w[1] & (~ w_data1464w[1])), (w_anode1475w[0] & (~ w_data1464w[0])), w_anode1466w[1]},
		w_anode1492w = {(w_anode1492w[2] & (~ w_data1464w[2])), (w_anode1492w[1] & (~ w_data1464w[1])), (w_anode1492w[0] & w_data1464w[0]), w_anode1466w[1]},
		w_anode1502w = {(w_anode1502w[2] & (~ w_data1464w[2])), (w_anode1502w[1] & w_data1464w[1]), (w_anode1502w[0] & (~ w_data1464w[0])), w_anode1466w[1]},
		w_anode1512w = {(w_anode1512w[2] & (~ w_data1464w[2])), (w_anode1512w[1] & w_data1464w[1]), (w_anode1512w[0] & w_data1464w[0]), w_anode1466w[1]},
		w_anode1522w = {(w_anode1522w[2] & w_data1464w[2]), (w_anode1522w[1] & (~ w_data1464w[1])), (w_anode1522w[0] & (~ w_data1464w[0])), w_anode1466w[1]},
		w_anode1532w = {(w_anode1532w[2] & w_data1464w[2]), (w_anode1532w[1] & (~ w_data1464w[1])), (w_anode1532w[0] & w_data1464w[0]), w_anode1466w[1]},
		w_anode1542w = {(w_anode1542w[2] & w_data1464w[2]), (w_anode1542w[1] & w_data1464w[1]), (w_anode1542w[0] & (~ w_data1464w[0])), w_anode1466w[1]},
		w_anode1552w = {(w_anode1552w[2] & w_data1464w[2]), (w_anode1552w[1] & w_data1464w[1]), (w_anode1552w[0] & w_data1464w[0]), w_anode1466w[1]},
		w_anode1564w = {(w_anode1564w[0] & data_wire[3]), enable_wire},
		w_anode1571w = {(w_anode1571w[2] & (~ w_data1464w[2])), (w_anode1571w[1] & (~ w_data1464w[1])), (w_anode1571w[0] & (~ w_data1464w[0])), w_anode1564w[1]},
		w_anode1582w = {(w_anode1582w[2] & (~ w_data1464w[2])), (w_anode1582w[1] & (~ w_data1464w[1])), (w_anode1582w[0] & w_data1464w[0]), w_anode1564w[1]},
		w_anode1592w = {(w_anode1592w[2] & (~ w_data1464w[2])), (w_anode1592w[1] & w_data1464w[1]), (w_anode1592w[0] & (~ w_data1464w[0])), w_anode1564w[1]},
		w_anode1602w = {(w_anode1602w[2] & (~ w_data1464w[2])), (w_anode1602w[1] & w_data1464w[1]), (w_anode1602w[0] & w_data1464w[0]), w_anode1564w[1]},
		w_anode1612w = {(w_anode1612w[2] & w_data1464w[2]), (w_anode1612w[1] & (~ w_data1464w[1])), (w_anode1612w[0] & (~ w_data1464w[0])), w_anode1564w[1]},
		w_anode1622w = {(w_anode1622w[2] & w_data1464w[2]), (w_anode1622w[1] & (~ w_data1464w[1])), (w_anode1622w[0] & w_data1464w[0]), w_anode1564w[1]},
		w_anode1632w = {(w_anode1632w[2] & w_data1464w[2]), (w_anode1632w[1] & w_data1464w[1]), (w_anode1632w[0] & (~ w_data1464w[0])), w_anode1564w[1]},
		w_anode1642w = {(w_anode1642w[2] & w_data1464w[2]), (w_anode1642w[1] & w_data1464w[1]), (w_anode1642w[0] & w_data1464w[0]), w_anode1564w[1]},
		w_data1464w = data_wire[2:0];
endmodule //IP_FIFO_decode


//lpm_mux DEVICE_FAMILY="MAX 10" LPM_SIZE=16 LPM_WIDTH=8 LPM_WIDTHS=4 data result sel
//VERSION_BEGIN 22.1 cbx_lpm_mux 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC  VERSION_END

//synthesis_resources = lut 80 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  IP_FIFO_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [127:0]  data;
	output   [7:0]  result;
	input   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [127:0]  data;
	tri0   [3:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [7:0]  result_node;
	wire  [3:0]  sel_ffs_wire;
	wire  [3:0]  sel_node;
	wire  [15:0]  w_data1662w;
	wire  [3:0]  w_data1702w;
	wire  [3:0]  w_data1703w;
	wire  [3:0]  w_data1704w;
	wire  [3:0]  w_data1705w;
	wire  [15:0]  w_data1801w;
	wire  [3:0]  w_data1841w;
	wire  [3:0]  w_data1842w;
	wire  [3:0]  w_data1843w;
	wire  [3:0]  w_data1844w;
	wire  [15:0]  w_data1935w;
	wire  [3:0]  w_data1975w;
	wire  [3:0]  w_data1976w;
	wire  [3:0]  w_data1977w;
	wire  [3:0]  w_data1978w;
	wire  [15:0]  w_data2069w;
	wire  [3:0]  w_data2109w;
	wire  [3:0]  w_data2110w;
	wire  [3:0]  w_data2111w;
	wire  [3:0]  w_data2112w;
	wire  [15:0]  w_data2203w;
	wire  [3:0]  w_data2243w;
	wire  [3:0]  w_data2244w;
	wire  [3:0]  w_data2245w;
	wire  [3:0]  w_data2246w;
	wire  [15:0]  w_data2337w;
	wire  [3:0]  w_data2377w;
	wire  [3:0]  w_data2378w;
	wire  [3:0]  w_data2379w;
	wire  [3:0]  w_data2380w;
	wire  [15:0]  w_data2471w;
	wire  [3:0]  w_data2511w;
	wire  [3:0]  w_data2512w;
	wire  [3:0]  w_data2513w;
	wire  [3:0]  w_data2514w;
	wire  [15:0]  w_data2605w;
	wire  [3:0]  w_data2645w;
	wire  [3:0]  w_data2646w;
	wire  [3:0]  w_data2647w;
	wire  [3:0]  w_data2648w;
	wire  [1:0]  w_sel1706w;
	wire  [1:0]  w_sel1845w;
	wire  [1:0]  w_sel1979w;
	wire  [1:0]  w_sel2113w;
	wire  [1:0]  w_sel2247w;
	wire  [1:0]  w_sel2381w;
	wire  [1:0]  w_sel2515w;
	wire  [1:0]  w_sel2649w;

	assign
		result = result_node,
		result_node = {((((((w_data2646w[1] & w_sel2649w[0]) & (~ (((w_data2646w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2646w[2]))))) | ((((w_data2646w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2646w[2]))) & (w_data2646w[3] | (~ w_sel2649w[0])))) & sel_node[2]) & (~ ((((((w_data2645w[1] & w_sel2649w[0]) & (~ (((w_data2645w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2645w[2]))))) | ((((w_data2645w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2645w[2]))) & (w_data2645w[3] | (~ w_sel2649w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2647w[1] & w_sel2649w[0]) & (~ (((w_data2647w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2647w[2]))))) | ((((w_data2647w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2647w[2]))) & (w_data2647w[3] | (~ w_sel2649w[0]))))))))) | (((((((w_data2645w[1] & w_sel2649w[0]) & (~ (((w_data2645w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2645w[2]))))) | ((((w_data2645w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2645w[2]))) & (w_data2645w[3] | (~ w_sel2649w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2647w[1] & w_sel2649w[0]) & (~ (((w_data2647w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2647w[2]))))) | ((((w_data2647w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2647w[2]))) & (w_data2647w[3] | (~ w_sel2649w[0]))))))) & ((((w_data2648w[1] & w_sel2649w[0]) & (~ (((w_data2648w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2648w[2]))))) | ((((w_data2648w[0] & (~ w_sel2649w[1])) & (~ w_sel2649w[0])) | (w_sel2649w[1] & (w_sel2649w[0] | w_data2648w[2]))) & (w_data2648w[3]
 | (~ w_sel2649w[0])))) | (~ sel_node[2])))), ((((((w_data2512w[1] & w_sel2515w[0]) & (~ (((w_data2512w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2512w[2]))))) | ((((w_data2512w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2512w[2]))) & (w_data2512w[3] | (~ w_sel2515w[0])))) & sel_node[2]) & (~ ((((((w_data2511w[1] & w_sel2515w[0]) & (~ (((w_data2511w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2511w[2]))))) | ((((w_data2511w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2511w[2]))) & (w_data2511w[3] | (~ w_sel2515w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2513w[1] & w_sel2515w[0]) & (~ (((w_data2513w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2513w[2]))))) | ((((w_data2513w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2513w[2]))) & (w_data2513w[3] | (~ w_sel2515w[0]))))))))) | (((((((w_data2511w[1] & w_sel2515w[0]) & (~ (((w_data2511w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2511w[2]))))) | ((((w_data2511w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2511w[2]))) & (w_data2511w[3] | (~ w_sel2515w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2513w[1] & w_sel2515w[0]) & (~ (((w_data2513w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2513w[2]))))) | ((((w_data2513w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2513w[2]))) & (w_data2513w[3] | (~ w_sel2515w[0]))))))) & ((((w_data2514w[1] & w_sel2515w[0]) & (~ (((w_data2514w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0] | w_data2514w[2]))))) | ((((w_data2514w[0] & (~ w_sel2515w[1])) & (~ w_sel2515w[0])) | (w_sel2515w[1] & (w_sel2515w[0]
 | w_data2514w[2]))) & (w_data2514w[3] | (~ w_sel2515w[0])))) | (~ sel_node[2])))), ((((((w_data2378w[1] & w_sel2381w[0]) & (~ (((w_data2378w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2378w[2]))))) | ((((w_data2378w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2378w[2]))) & (w_data2378w[3] | (~ w_sel2381w[0])))) & sel_node[2]) & (~ ((((((w_data2377w[1] & w_sel2381w[0]) & (~ (((w_data2377w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2377w[2]))))) | ((((w_data2377w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2377w[2]))) & (w_data2377w[3] | (~ w_sel2381w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2379w[1] & w_sel2381w[0]) & (~ (((w_data2379w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2379w[2]))))) | ((((w_data2379w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2379w[2]))) & (w_data2379w[3] | (~ w_sel2381w[0]))))))))) | (((((((w_data2377w[1] & w_sel2381w[0]) & (~ (((w_data2377w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2377w[2]))))) | ((((w_data2377w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2377w[2]))) & (w_data2377w[3] | (~ w_sel2381w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2379w[1] & w_sel2381w[0]) & (~ (((w_data2379w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2379w[2]))))) | ((((w_data2379w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2379w[2]))) & (w_data2379w[3] | (~ w_sel2381w[0]))))))) & ((((w_data2380w[1] & w_sel2381w[0]) & (~ (((w_data2380w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0])) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2380w[2]))))) | ((((w_data2380w[0] & (~ w_sel2381w[1])) & (~ w_sel2381w[0]
)) | (w_sel2381w[1] & (w_sel2381w[0] | w_data2380w[2]))) & (w_data2380w[3] | (~ w_sel2381w[0])))) | (~ sel_node[2])))), ((((((w_data2244w[1] & w_sel2247w[0]) & (~ (((w_data2244w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2244w[2]))))) | ((((w_data2244w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2244w[2]))) & (w_data2244w[3] | (~ w_sel2247w[0])))) & sel_node[2]) & (~ ((((((w_data2243w[1] & w_sel2247w[0]) & (~ (((w_data2243w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2243w[2]))))) | ((((w_data2243w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2243w[2]))) & (w_data2243w[3] | (~ w_sel2247w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2245w[1] & w_sel2247w[0]) & (~ (((w_data2245w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2245w[2]))))) | ((((w_data2245w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2245w[2]))) & (w_data2245w[3] | (~ w_sel2247w[0]))))))))) | (((((((w_data2243w[1] & w_sel2247w[0]) & (~ (((w_data2243w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2243w[2]))))) | ((((w_data2243w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2243w[2]))) & (w_data2243w[3] | (~ w_sel2247w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2245w[1] & w_sel2247w[0]) & (~ (((w_data2245w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2245w[2]))))) | ((((w_data2245w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2245w[2]))) & (w_data2245w[3] | (~ w_sel2247w[0]))))))) & ((((w_data2246w[1] & w_sel2247w[0]) & (~ (((w_data2246w[0] & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2246w[2]))))) | ((((w_data2246w[0]
 & (~ w_sel2247w[1])) & (~ w_sel2247w[0])) | (w_sel2247w[1] & (w_sel2247w[0] | w_data2246w[2]))) & (w_data2246w[3] | (~ w_sel2247w[0])))) | (~ sel_node[2])))), ((((((w_data2110w[1] & w_sel2113w[0]) & (~ (((w_data2110w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2110w[2]))))) | ((((w_data2110w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2110w[2]))) & (w_data2110w[3] | (~ w_sel2113w[0])))) & sel_node[2]) & (~ ((((((w_data2109w[1] & w_sel2113w[0]) & (~ (((w_data2109w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2109w[2]))))) | ((((w_data2109w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2109w[2]))) & (w_data2109w[3] | (~ w_sel2113w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2111w[1] & w_sel2113w[0]) & (~ (((w_data2111w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2111w[2]))))) | ((((w_data2111w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2111w[2]))) & (w_data2111w[3] | (~ w_sel2113w[0]))))))))) | (((((((w_data2109w[1] & w_sel2113w[0]) & (~ (((w_data2109w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2109w[2]))))) | ((((w_data2109w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2109w[2]))) & (w_data2109w[3] | (~ w_sel2113w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data2111w[1] & w_sel2113w[0]) & (~ (((w_data2111w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2111w[2]))))) | ((((w_data2111w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2111w[2]))) & (w_data2111w[3] | (~ w_sel2113w[0]))))))) & ((((w_data2112w[1] & w_sel2113w[0]) & (~ (((w_data2112w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] |
 w_data2112w[2]))))) | ((((w_data2112w[0] & (~ w_sel2113w[1])) & (~ w_sel2113w[0])) | (w_sel2113w[1] & (w_sel2113w[0] | w_data2112w[2]))) & (w_data2112w[3] | (~ w_sel2113w[0])))) | (~ sel_node[2])))), ((((((w_data1976w[1] & w_sel1979w[0]) & (~ (((w_data1976w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1976w[2]))))) | ((((w_data1976w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1976w[2]))) & (w_data1976w[3] | (~ w_sel1979w[0])))) & sel_node[2]) & (~ ((((((w_data1975w[1] & w_sel1979w[0]) & (~ (((w_data1975w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1975w[2]))))) | ((((w_data1975w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1975w[2]))) & (w_data1975w[3] | (~ w_sel1979w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data1977w[1] & w_sel1979w[0]) & (~ (((w_data1977w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1977w[2]))))) | ((((w_data1977w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1977w[2]))) & (w_data1977w[3] | (~ w_sel1979w[0]))))))))) | (((((((w_data1975w[1] & w_sel1979w[0]) & (~ (((w_data1975w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1975w[2]))))) | ((((w_data1975w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1975w[2]))) & (w_data1975w[3] | (~ w_sel1979w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data1977w[1] & w_sel1979w[0]) & (~ (((w_data1977w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1977w[2]))))) | ((((w_data1977w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1977w[2]))) & (w_data1977w[3] | (~ w_sel1979w[0]))))))) & ((((w_data1978w[1] & w_sel1979w[0]) & (~ (((w_data1978w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0]
)) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1978w[2]))))) | ((((w_data1978w[0] & (~ w_sel1979w[1])) & (~ w_sel1979w[0])) | (w_sel1979w[1] & (w_sel1979w[0] | w_data1978w[2]))) & (w_data1978w[3] | (~ w_sel1979w[0])))) | (~ sel_node[2])))), ((((((w_data1842w[1] & w_sel1845w[0]) & (~ (((w_data1842w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1842w[2]))))) | ((((w_data1842w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1842w[2]))) & (w_data1842w[3] | (~ w_sel1845w[0])))) & sel_node[2]) & (~ ((((((w_data1841w[1] & w_sel1845w[0]) & (~ (((w_data1841w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1841w[2]))))) | ((((w_data1841w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1841w[2]))) & (w_data1841w[3] | (~ w_sel1845w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data1843w[1] & w_sel1845w[0]) & (~ (((w_data1843w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1843w[2]))))) | ((((w_data1843w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1843w[2]))) & (w_data1843w[3] | (~ w_sel1845w[0]))))))))) | (((((((w_data1841w[1] & w_sel1845w[0]) & (~ (((w_data1841w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1841w[2]))))) | ((((w_data1841w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1841w[2]))) & (w_data1841w[3] | (~ w_sel1845w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data1843w[1] & w_sel1845w[0]) & (~ (((w_data1843w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1843w[2]))))) | ((((w_data1843w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1843w[2]))) & (w_data1843w[3] | (~ w_sel1845w[0]))))))) & ((((w_data1844w[1] & w_sel1845w[0]) & (~ (((w_data1844w[0]
 & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1844w[2]))))) | ((((w_data1844w[0] & (~ w_sel1845w[1])) & (~ w_sel1845w[0])) | (w_sel1845w[1] & (w_sel1845w[0] | w_data1844w[2]))) & (w_data1844w[3] | (~ w_sel1845w[0])))) | (~ sel_node[2])))), ((((((w_data1703w[1] & w_sel1706w[0]) & (~ (((w_data1703w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1703w[2]))))) | ((((w_data1703w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1703w[2]))) & (w_data1703w[3] | (~ w_sel1706w[0])))) & sel_node[2]) & (~ ((((((w_data1702w[1] & w_sel1706w[0]) & (~ (((w_data1702w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1702w[2]))))) | ((((w_data1702w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1702w[2]))) & (w_data1702w[3] | (~ w_sel1706w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data1704w[1] & w_sel1706w[0]) & (~ (((w_data1704w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1704w[2]))))) | ((((w_data1704w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1704w[2]))) & (w_data1704w[3] | (~ w_sel1706w[0]))))))))) | (((((((w_data1702w[1] & w_sel1706w[0]) & (~ (((w_data1702w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1702w[2]))))) | ((((w_data1702w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1702w[2]))) & (w_data1702w[3] | (~ w_sel1706w[0])))) & (~ sel_node[3])) & (~ sel_node[2])) | (sel_node[3] & (sel_node[2] | (((w_data1704w[1] & w_sel1706w[0]) & (~ (((w_data1704w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1704w[2]))))) | ((((w_data1704w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1704w[2]))) & (w_data1704w[3] | (~ w_sel1706w[0]))))))) & ((((w_data1705w[1]
 & w_sel1706w[0]) & (~ (((w_data1705w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1705w[2]))))) | ((((w_data1705w[0] & (~ w_sel1706w[1])) & (~ w_sel1706w[0])) | (w_sel1706w[1] & (w_sel1706w[0] | w_data1705w[2]))) & (w_data1705w[3] | (~ w_sel1706w[0])))) | (~ sel_node[2]))))},
		sel_ffs_wire = {sel[3:0]},
		sel_node = {sel_ffs_wire[3:2], sel[1:0]},
		w_data1662w = {data[120], data[112], data[104], data[96], data[88], data[80], data[72], data[64], data[56], data[48], data[40], data[32], data[24], data[16], data[8], data[0]},
		w_data1702w = w_data1662w[3:0],
		w_data1703w = w_data1662w[7:4],
		w_data1704w = w_data1662w[11:8],
		w_data1705w = w_data1662w[15:12],
		w_data1801w = {data[121], data[113], data[105], data[97], data[89], data[81], data[73], data[65], data[57], data[49], data[41], data[33], data[25], data[17], data[9], data[1]},
		w_data1841w = w_data1801w[3:0],
		w_data1842w = w_data1801w[7:4],
		w_data1843w = w_data1801w[11:8],
		w_data1844w = w_data1801w[15:12],
		w_data1935w = {data[122], data[114], data[106], data[98], data[90], data[82], data[74], data[66], data[58], data[50], data[42], data[34], data[26], data[18], data[10], data[2]},
		w_data1975w = w_data1935w[3:0],
		w_data1976w = w_data1935w[7:4],
		w_data1977w = w_data1935w[11:8],
		w_data1978w = w_data1935w[15:12],
		w_data2069w = {data[123], data[115], data[107], data[99], data[91], data[83], data[75], data[67], data[59], data[51], data[43], data[35], data[27], data[19], data[11], data[3]},
		w_data2109w = w_data2069w[3:0],
		w_data2110w = w_data2069w[7:4],
		w_data2111w = w_data2069w[11:8],
		w_data2112w = w_data2069w[15:12],
		w_data2203w = {data[124], data[116], data[108], data[100], data[92], data[84], data[76], data[68], data[60], data[52], data[44], data[36], data[28], data[20], data[12], data[4]},
		w_data2243w = w_data2203w[3:0],
		w_data2244w = w_data2203w[7:4],
		w_data2245w = w_data2203w[11:8],
		w_data2246w = w_data2203w[15:12],
		w_data2337w = {data[125], data[117], data[109], data[101], data[93], data[85], data[77], data[69], data[61], data[53], data[45], data[37], data[29], data[21], data[13], data[5]},
		w_data2377w = w_data2337w[3:0],
		w_data2378w = w_data2337w[7:4],
		w_data2379w = w_data2337w[11:8],
		w_data2380w = w_data2337w[15:12],
		w_data2471w = {data[126], data[118], data[110], data[102], data[94], data[86], data[78], data[70], data[62], data[54], data[46], data[38], data[30], data[22], data[14], data[6]},
		w_data2511w = w_data2471w[3:0],
		w_data2512w = w_data2471w[7:4],
		w_data2513w = w_data2471w[11:8],
		w_data2514w = w_data2471w[15:12],
		w_data2605w = {data[127], data[119], data[111], data[103], data[95], data[87], data[79], data[71], data[63], data[55], data[47], data[39], data[31], data[23], data[15], data[7]},
		w_data2645w = w_data2605w[3:0],
		w_data2646w = w_data2605w[7:4],
		w_data2647w = w_data2605w[11:8],
		w_data2648w = w_data2605w[15:12],
		w_sel1706w = sel_node[1:0],
		w_sel1845w = sel_node[1:0],
		w_sel1979w = sel_node[1:0],
		w_sel2113w = sel_node[1:0],
		w_sel2247w = sel_node[1:0],
		w_sel2381w = sel_node[1:0],
		w_sel2515w = sel_node[1:0],
		w_sel2649w = sel_node[1:0];
endmodule //IP_FIFO_mux

//synthesis_resources = lut 116 M9K 128 reg 12 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  IP_FIFO_altsyncram
	( 
	aclr1,
	address_a,
	address_b,
	addressstall_b,
	clock0,
	clock1,
	clocken1,
	data_a,
	q_b,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   aclr1;
	input   [16:0]  address_a;
	input   [16:0]  address_b;
	input   addressstall_b;
	input   clock0;
	input   clock1;
	input   clocken1;
	input   [7:0]  data_a;
	output   [7:0]  q_b;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr1;
	tri1   [16:0]  address_b;
	tri0   addressstall_b;
	tri1   clock0;
	tri1   clock1;
	tri1   clocken1;
	tri1   [7:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[3:0]	addr_store_b;
	reg	[3:0]	address_reg_b;
	reg	[3:0]	out_address_reg_b;
	wire  [15:0]   wire_decode14_eq;
	wire  [15:0]   wire_wren_decode_a_eq;
	wire  [7:0]   wire_mux15_result;
	wire  [0:0]   wire_ram_block13a_0portbdataout;
	wire  [0:0]   wire_ram_block13a_1portbdataout;
	wire  [0:0]   wire_ram_block13a_2portbdataout;
	wire  [0:0]   wire_ram_block13a_3portbdataout;
	wire  [0:0]   wire_ram_block13a_4portbdataout;
	wire  [0:0]   wire_ram_block13a_5portbdataout;
	wire  [0:0]   wire_ram_block13a_6portbdataout;
	wire  [0:0]   wire_ram_block13a_7portbdataout;
	wire  [0:0]   wire_ram_block13a_8portbdataout;
	wire  [0:0]   wire_ram_block13a_9portbdataout;
	wire  [0:0]   wire_ram_block13a_10portbdataout;
	wire  [0:0]   wire_ram_block13a_11portbdataout;
	wire  [0:0]   wire_ram_block13a_12portbdataout;
	wire  [0:0]   wire_ram_block13a_13portbdataout;
	wire  [0:0]   wire_ram_block13a_14portbdataout;
	wire  [0:0]   wire_ram_block13a_15portbdataout;
	wire  [0:0]   wire_ram_block13a_16portbdataout;
	wire  [0:0]   wire_ram_block13a_17portbdataout;
	wire  [0:0]   wire_ram_block13a_18portbdataout;
	wire  [0:0]   wire_ram_block13a_19portbdataout;
	wire  [0:0]   wire_ram_block13a_20portbdataout;
	wire  [0:0]   wire_ram_block13a_21portbdataout;
	wire  [0:0]   wire_ram_block13a_22portbdataout;
	wire  [0:0]   wire_ram_block13a_23portbdataout;
	wire  [0:0]   wire_ram_block13a_24portbdataout;
	wire  [0:0]   wire_ram_block13a_25portbdataout;
	wire  [0:0]   wire_ram_block13a_26portbdataout;
	wire  [0:0]   wire_ram_block13a_27portbdataout;
	wire  [0:0]   wire_ram_block13a_28portbdataout;
	wire  [0:0]   wire_ram_block13a_29portbdataout;
	wire  [0:0]   wire_ram_block13a_30portbdataout;
	wire  [0:0]   wire_ram_block13a_31portbdataout;
	wire  [0:0]   wire_ram_block13a_32portbdataout;
	wire  [0:0]   wire_ram_block13a_33portbdataout;
	wire  [0:0]   wire_ram_block13a_34portbdataout;
	wire  [0:0]   wire_ram_block13a_35portbdataout;
	wire  [0:0]   wire_ram_block13a_36portbdataout;
	wire  [0:0]   wire_ram_block13a_37portbdataout;
	wire  [0:0]   wire_ram_block13a_38portbdataout;
	wire  [0:0]   wire_ram_block13a_39portbdataout;
	wire  [0:0]   wire_ram_block13a_40portbdataout;
	wire  [0:0]   wire_ram_block13a_41portbdataout;
	wire  [0:0]   wire_ram_block13a_42portbdataout;
	wire  [0:0]   wire_ram_block13a_43portbdataout;
	wire  [0:0]   wire_ram_block13a_44portbdataout;
	wire  [0:0]   wire_ram_block13a_45portbdataout;
	wire  [0:0]   wire_ram_block13a_46portbdataout;
	wire  [0:0]   wire_ram_block13a_47portbdataout;
	wire  [0:0]   wire_ram_block13a_48portbdataout;
	wire  [0:0]   wire_ram_block13a_49portbdataout;
	wire  [0:0]   wire_ram_block13a_50portbdataout;
	wire  [0:0]   wire_ram_block13a_51portbdataout;
	wire  [0:0]   wire_ram_block13a_52portbdataout;
	wire  [0:0]   wire_ram_block13a_53portbdataout;
	wire  [0:0]   wire_ram_block13a_54portbdataout;
	wire  [0:0]   wire_ram_block13a_55portbdataout;
	wire  [0:0]   wire_ram_block13a_56portbdataout;
	wire  [0:0]   wire_ram_block13a_57portbdataout;
	wire  [0:0]   wire_ram_block13a_58portbdataout;
	wire  [0:0]   wire_ram_block13a_59portbdataout;
	wire  [0:0]   wire_ram_block13a_60portbdataout;
	wire  [0:0]   wire_ram_block13a_61portbdataout;
	wire  [0:0]   wire_ram_block13a_62portbdataout;
	wire  [0:0]   wire_ram_block13a_63portbdataout;
	wire  [0:0]   wire_ram_block13a_64portbdataout;
	wire  [0:0]   wire_ram_block13a_65portbdataout;
	wire  [0:0]   wire_ram_block13a_66portbdataout;
	wire  [0:0]   wire_ram_block13a_67portbdataout;
	wire  [0:0]   wire_ram_block13a_68portbdataout;
	wire  [0:0]   wire_ram_block13a_69portbdataout;
	wire  [0:0]   wire_ram_block13a_70portbdataout;
	wire  [0:0]   wire_ram_block13a_71portbdataout;
	wire  [0:0]   wire_ram_block13a_72portbdataout;
	wire  [0:0]   wire_ram_block13a_73portbdataout;
	wire  [0:0]   wire_ram_block13a_74portbdataout;
	wire  [0:0]   wire_ram_block13a_75portbdataout;
	wire  [0:0]   wire_ram_block13a_76portbdataout;
	wire  [0:0]   wire_ram_block13a_77portbdataout;
	wire  [0:0]   wire_ram_block13a_78portbdataout;
	wire  [0:0]   wire_ram_block13a_79portbdataout;
	wire  [0:0]   wire_ram_block13a_80portbdataout;
	wire  [0:0]   wire_ram_block13a_81portbdataout;
	wire  [0:0]   wire_ram_block13a_82portbdataout;
	wire  [0:0]   wire_ram_block13a_83portbdataout;
	wire  [0:0]   wire_ram_block13a_84portbdataout;
	wire  [0:0]   wire_ram_block13a_85portbdataout;
	wire  [0:0]   wire_ram_block13a_86portbdataout;
	wire  [0:0]   wire_ram_block13a_87portbdataout;
	wire  [0:0]   wire_ram_block13a_88portbdataout;
	wire  [0:0]   wire_ram_block13a_89portbdataout;
	wire  [0:0]   wire_ram_block13a_90portbdataout;
	wire  [0:0]   wire_ram_block13a_91portbdataout;
	wire  [0:0]   wire_ram_block13a_92portbdataout;
	wire  [0:0]   wire_ram_block13a_93portbdataout;
	wire  [0:0]   wire_ram_block13a_94portbdataout;
	wire  [0:0]   wire_ram_block13a_95portbdataout;
	wire  [0:0]   wire_ram_block13a_96portbdataout;
	wire  [0:0]   wire_ram_block13a_97portbdataout;
	wire  [0:0]   wire_ram_block13a_98portbdataout;
	wire  [0:0]   wire_ram_block13a_99portbdataout;
	wire  [0:0]   wire_ram_block13a_100portbdataout;
	wire  [0:0]   wire_ram_block13a_101portbdataout;
	wire  [0:0]   wire_ram_block13a_102portbdataout;
	wire  [0:0]   wire_ram_block13a_103portbdataout;
	wire  [0:0]   wire_ram_block13a_104portbdataout;
	wire  [0:0]   wire_ram_block13a_105portbdataout;
	wire  [0:0]   wire_ram_block13a_106portbdataout;
	wire  [0:0]   wire_ram_block13a_107portbdataout;
	wire  [0:0]   wire_ram_block13a_108portbdataout;
	wire  [0:0]   wire_ram_block13a_109portbdataout;
	wire  [0:0]   wire_ram_block13a_110portbdataout;
	wire  [0:0]   wire_ram_block13a_111portbdataout;
	wire  [0:0]   wire_ram_block13a_112portbdataout;
	wire  [0:0]   wire_ram_block13a_113portbdataout;
	wire  [0:0]   wire_ram_block13a_114portbdataout;
	wire  [0:0]   wire_ram_block13a_115portbdataout;
	wire  [0:0]   wire_ram_block13a_116portbdataout;
	wire  [0:0]   wire_ram_block13a_117portbdataout;
	wire  [0:0]   wire_ram_block13a_118portbdataout;
	wire  [0:0]   wire_ram_block13a_119portbdataout;
	wire  [0:0]   wire_ram_block13a_120portbdataout;
	wire  [0:0]   wire_ram_block13a_121portbdataout;
	wire  [0:0]   wire_ram_block13a_122portbdataout;
	wire  [0:0]   wire_ram_block13a_123portbdataout;
	wire  [0:0]   wire_ram_block13a_124portbdataout;
	wire  [0:0]   wire_ram_block13a_125portbdataout;
	wire  [0:0]   wire_ram_block13a_126portbdataout;
	wire  [0:0]   wire_ram_block13a_127portbdataout;
	wire  [16:0]  address_a_wire;
	wire  [3:0]  address_b_sel;
	wire  [16:0]  address_b_wire;
	wire  [3:0]  w_addr_val_a396w;
	wire  [3:0]  wren_decode_addr_sel_a;

	// synopsys translate_off
	initial
		addr_store_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1 or  posedge aclr1)
		if (aclr1 == 1'b1) addr_store_b <= 4'b0;
		else if  (addressstall_b == 1'b0)   addr_store_b <= address_b_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= (((address_b_sel & {4{(~ addressstall_b)}}) | ({4{addressstall_b}} & addr_store_b)) & {4{(~ aclr1)}});
	// synopsys translate_off
	initial
		out_address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		if (clocken1 == 1'b1)   out_address_reg_b <= address_reg_b;
	IP_FIFO_decode   decode14
	( 
	.data(address_a_wire[16:13]),
	.enable(wren_a),
	.eq(wire_decode14_eq));
	IP_FIFO_decode   wren_decode_a
	( 
	.data(w_addr_val_a396w),
	.enable(wren_a),
	.eq(wire_wren_decode_a_eq));
	IP_FIFO_mux   mux15
	( 
	.data({wire_ram_block13a_127portbdataout[0], wire_ram_block13a_126portbdataout[0], wire_ram_block13a_125portbdataout[0], wire_ram_block13a_124portbdataout[0], wire_ram_block13a_123portbdataout[0], wire_ram_block13a_122portbdataout[0], wire_ram_block13a_121portbdataout[0], wire_ram_block13a_120portbdataout[0], wire_ram_block13a_119portbdataout[0], wire_ram_block13a_118portbdataout[0], wire_ram_block13a_117portbdataout[0], wire_ram_block13a_116portbdataout[0], wire_ram_block13a_115portbdataout[0], wire_ram_block13a_114portbdataout[0], wire_ram_block13a_113portbdataout[0], wire_ram_block13a_112portbdataout[0], wire_ram_block13a_111portbdataout[0], wire_ram_block13a_110portbdataout[0], wire_ram_block13a_109portbdataout[0], wire_ram_block13a_108portbdataout[0], wire_ram_block13a_107portbdataout[0], wire_ram_block13a_106portbdataout[0], wire_ram_block13a_105portbdataout[0], wire_ram_block13a_104portbdataout[0], wire_ram_block13a_103portbdataout[0], wire_ram_block13a_102portbdataout[0], wire_ram_block13a_101portbdataout[0], wire_ram_block13a_100portbdataout[0], wire_ram_block13a_99portbdataout[0], wire_ram_block13a_98portbdataout[0], wire_ram_block13a_97portbdataout[0], wire_ram_block13a_96portbdataout[0], wire_ram_block13a_95portbdataout[0], wire_ram_block13a_94portbdataout[0], wire_ram_block13a_93portbdataout[0], wire_ram_block13a_92portbdataout[0], wire_ram_block13a_91portbdataout[0], wire_ram_block13a_90portbdataout[0], wire_ram_block13a_89portbdataout[0], wire_ram_block13a_88portbdataout[0], wire_ram_block13a_87portbdataout[0], wire_ram_block13a_86portbdataout[0], wire_ram_block13a_85portbdataout[0], wire_ram_block13a_84portbdataout[0], wire_ram_block13a_83portbdataout[0], wire_ram_block13a_82portbdataout[0], wire_ram_block13a_81portbdataout[0], wire_ram_block13a_80portbdataout[0], wire_ram_block13a_79portbdataout[0], wire_ram_block13a_78portbdataout[0], wire_ram_block13a_77portbdataout[0], wire_ram_block13a_76portbdataout[0], wire_ram_block13a_75portbdataout[0], wire_ram_block13a_74portbdataout[0], wire_ram_block13a_73portbdataout[0]
, wire_ram_block13a_72portbdataout[0], wire_ram_block13a_71portbdataout[0], wire_ram_block13a_70portbdataout[0], wire_ram_block13a_69portbdataout[0], wire_ram_block13a_68portbdataout[0], wire_ram_block13a_67portbdataout[0], wire_ram_block13a_66portbdataout[0], wire_ram_block13a_65portbdataout[0], wire_ram_block13a_64portbdataout[0], wire_ram_block13a_63portbdataout[0], wire_ram_block13a_62portbdataout[0], wire_ram_block13a_61portbdataout[0], wire_ram_block13a_60portbdataout[0], wire_ram_block13a_59portbdataout[0], wire_ram_block13a_58portbdataout[0], wire_ram_block13a_57portbdataout[0], wire_ram_block13a_56portbdataout[0], wire_ram_block13a_55portbdataout[0], wire_ram_block13a_54portbdataout[0], wire_ram_block13a_53portbdataout[0], wire_ram_block13a_52portbdataout[0], wire_ram_block13a_51portbdataout[0], wire_ram_block13a_50portbdataout[0], wire_ram_block13a_49portbdataout[0], wire_ram_block13a_48portbdataout[0], wire_ram_block13a_47portbdataout[0], wire_ram_block13a_46portbdataout[0], wire_ram_block13a_45portbdataout[0], wire_ram_block13a_44portbdataout[0], wire_ram_block13a_43portbdataout[0], wire_ram_block13a_42portbdataout[0], wire_ram_block13a_41portbdataout[0], wire_ram_block13a_40portbdataout[0], wire_ram_block13a_39portbdataout[0], wire_ram_block13a_38portbdataout[0], wire_ram_block13a_37portbdataout[0], wire_ram_block13a_36portbdataout[0], wire_ram_block13a_35portbdataout[0], wire_ram_block13a_34portbdataout[0], wire_ram_block13a_33portbdataout[0], wire_ram_block13a_32portbdataout[0], wire_ram_block13a_31portbdataout[0], wire_ram_block13a_30portbdataout[0], wire_ram_block13a_29portbdataout[0], wire_ram_block13a_28portbdataout[0], wire_ram_block13a_27portbdataout[0], wire_ram_block13a_26portbdataout[0], wire_ram_block13a_25portbdataout[0], wire_ram_block13a_24portbdataout[0], wire_ram_block13a_23portbdataout[0], wire_ram_block13a_22portbdataout[0], wire_ram_block13a_21portbdataout[0], wire_ram_block13a_20portbdataout[0], wire_ram_block13a_19portbdataout[0], wire_ram_block13a_18portbdataout[0], wire_ram_block13a_17portbdataout[0]
, wire_ram_block13a_16portbdataout[0], wire_ram_block13a_15portbdataout[0], wire_ram_block13a_14portbdataout[0], wire_ram_block13a_13portbdataout[0], wire_ram_block13a_12portbdataout[0], wire_ram_block13a_11portbdataout[0], wire_ram_block13a_10portbdataout[0], wire_ram_block13a_9portbdataout[0], wire_ram_block13a_8portbdataout[0], wire_ram_block13a_7portbdataout[0], wire_ram_block13a_6portbdataout[0], wire_ram_block13a_5portbdataout[0], wire_ram_block13a_4portbdataout[0], wire_ram_block13a_3portbdataout[0], wire_ram_block13a_2portbdataout[0], wire_ram_block13a_1portbdataout[0], wire_ram_block13a_0portbdataout[0]}),
	.result(wire_mux15_result),
	.sel(out_address_reg_b));
	fiftyfivenm_ram_block   ram_block13a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_0portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_0.clk0_core_clock_enable = "ena0",
		ram_block13a_0.clk0_input_clock_enable = "none",
		ram_block13a_0.clk1_core_clock_enable = "none",
		ram_block13a_0.clk1_input_clock_enable = "none",
		ram_block13a_0.clk1_output_clock_enable = "ena1",
		ram_block13a_0.connectivity_checking = "OFF",
		ram_block13a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_0.operation_mode = "dual_port",
		ram_block13a_0.port_a_address_width = 13,
		ram_block13a_0.port_a_data_width = 1,
		ram_block13a_0.port_a_first_address = 0,
		ram_block13a_0.port_a_first_bit_number = 0,
		ram_block13a_0.port_a_last_address = 8191,
		ram_block13a_0.port_a_logical_ram_depth = 131072,
		ram_block13a_0.port_a_logical_ram_width = 8,
		ram_block13a_0.port_b_address_clear = "clear1",
		ram_block13a_0.port_b_address_clock = "clock1",
		ram_block13a_0.port_b_address_width = 13,
		ram_block13a_0.port_b_data_out_clear = "clear1",
		ram_block13a_0.port_b_data_out_clock = "clock1",
		ram_block13a_0.port_b_data_width = 1,
		ram_block13a_0.port_b_first_address = 0,
		ram_block13a_0.port_b_first_bit_number = 0,
		ram_block13a_0.port_b_last_address = 8191,
		ram_block13a_0.port_b_logical_ram_depth = 131072,
		ram_block13a_0.port_b_logical_ram_width = 8,
		ram_block13a_0.port_b_read_enable_clock = "clock1",
		ram_block13a_0.ram_block_type = "AUTO",
		ram_block13a_0.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_1portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_1.clk0_core_clock_enable = "ena0",
		ram_block13a_1.clk0_input_clock_enable = "none",
		ram_block13a_1.clk1_core_clock_enable = "none",
		ram_block13a_1.clk1_input_clock_enable = "none",
		ram_block13a_1.clk1_output_clock_enable = "ena1",
		ram_block13a_1.connectivity_checking = "OFF",
		ram_block13a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_1.operation_mode = "dual_port",
		ram_block13a_1.port_a_address_width = 13,
		ram_block13a_1.port_a_data_width = 1,
		ram_block13a_1.port_a_first_address = 0,
		ram_block13a_1.port_a_first_bit_number = 1,
		ram_block13a_1.port_a_last_address = 8191,
		ram_block13a_1.port_a_logical_ram_depth = 131072,
		ram_block13a_1.port_a_logical_ram_width = 8,
		ram_block13a_1.port_b_address_clear = "clear1",
		ram_block13a_1.port_b_address_clock = "clock1",
		ram_block13a_1.port_b_address_width = 13,
		ram_block13a_1.port_b_data_out_clear = "clear1",
		ram_block13a_1.port_b_data_out_clock = "clock1",
		ram_block13a_1.port_b_data_width = 1,
		ram_block13a_1.port_b_first_address = 0,
		ram_block13a_1.port_b_first_bit_number = 1,
		ram_block13a_1.port_b_last_address = 8191,
		ram_block13a_1.port_b_logical_ram_depth = 131072,
		ram_block13a_1.port_b_logical_ram_width = 8,
		ram_block13a_1.port_b_read_enable_clock = "clock1",
		ram_block13a_1.ram_block_type = "AUTO",
		ram_block13a_1.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_2portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_2.clk0_core_clock_enable = "ena0",
		ram_block13a_2.clk0_input_clock_enable = "none",
		ram_block13a_2.clk1_core_clock_enable = "none",
		ram_block13a_2.clk1_input_clock_enable = "none",
		ram_block13a_2.clk1_output_clock_enable = "ena1",
		ram_block13a_2.connectivity_checking = "OFF",
		ram_block13a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_2.operation_mode = "dual_port",
		ram_block13a_2.port_a_address_width = 13,
		ram_block13a_2.port_a_data_width = 1,
		ram_block13a_2.port_a_first_address = 0,
		ram_block13a_2.port_a_first_bit_number = 2,
		ram_block13a_2.port_a_last_address = 8191,
		ram_block13a_2.port_a_logical_ram_depth = 131072,
		ram_block13a_2.port_a_logical_ram_width = 8,
		ram_block13a_2.port_b_address_clear = "clear1",
		ram_block13a_2.port_b_address_clock = "clock1",
		ram_block13a_2.port_b_address_width = 13,
		ram_block13a_2.port_b_data_out_clear = "clear1",
		ram_block13a_2.port_b_data_out_clock = "clock1",
		ram_block13a_2.port_b_data_width = 1,
		ram_block13a_2.port_b_first_address = 0,
		ram_block13a_2.port_b_first_bit_number = 2,
		ram_block13a_2.port_b_last_address = 8191,
		ram_block13a_2.port_b_logical_ram_depth = 131072,
		ram_block13a_2.port_b_logical_ram_width = 8,
		ram_block13a_2.port_b_read_enable_clock = "clock1",
		ram_block13a_2.ram_block_type = "AUTO",
		ram_block13a_2.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_3portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_3.clk0_core_clock_enable = "ena0",
		ram_block13a_3.clk0_input_clock_enable = "none",
		ram_block13a_3.clk1_core_clock_enable = "none",
		ram_block13a_3.clk1_input_clock_enable = "none",
		ram_block13a_3.clk1_output_clock_enable = "ena1",
		ram_block13a_3.connectivity_checking = "OFF",
		ram_block13a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_3.operation_mode = "dual_port",
		ram_block13a_3.port_a_address_width = 13,
		ram_block13a_3.port_a_data_width = 1,
		ram_block13a_3.port_a_first_address = 0,
		ram_block13a_3.port_a_first_bit_number = 3,
		ram_block13a_3.port_a_last_address = 8191,
		ram_block13a_3.port_a_logical_ram_depth = 131072,
		ram_block13a_3.port_a_logical_ram_width = 8,
		ram_block13a_3.port_b_address_clear = "clear1",
		ram_block13a_3.port_b_address_clock = "clock1",
		ram_block13a_3.port_b_address_width = 13,
		ram_block13a_3.port_b_data_out_clear = "clear1",
		ram_block13a_3.port_b_data_out_clock = "clock1",
		ram_block13a_3.port_b_data_width = 1,
		ram_block13a_3.port_b_first_address = 0,
		ram_block13a_3.port_b_first_bit_number = 3,
		ram_block13a_3.port_b_last_address = 8191,
		ram_block13a_3.port_b_logical_ram_depth = 131072,
		ram_block13a_3.port_b_logical_ram_width = 8,
		ram_block13a_3.port_b_read_enable_clock = "clock1",
		ram_block13a_3.ram_block_type = "AUTO",
		ram_block13a_3.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_4portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_4.clk0_core_clock_enable = "ena0",
		ram_block13a_4.clk0_input_clock_enable = "none",
		ram_block13a_4.clk1_core_clock_enable = "none",
		ram_block13a_4.clk1_input_clock_enable = "none",
		ram_block13a_4.clk1_output_clock_enable = "ena1",
		ram_block13a_4.connectivity_checking = "OFF",
		ram_block13a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_4.operation_mode = "dual_port",
		ram_block13a_4.port_a_address_width = 13,
		ram_block13a_4.port_a_data_width = 1,
		ram_block13a_4.port_a_first_address = 0,
		ram_block13a_4.port_a_first_bit_number = 4,
		ram_block13a_4.port_a_last_address = 8191,
		ram_block13a_4.port_a_logical_ram_depth = 131072,
		ram_block13a_4.port_a_logical_ram_width = 8,
		ram_block13a_4.port_b_address_clear = "clear1",
		ram_block13a_4.port_b_address_clock = "clock1",
		ram_block13a_4.port_b_address_width = 13,
		ram_block13a_4.port_b_data_out_clear = "clear1",
		ram_block13a_4.port_b_data_out_clock = "clock1",
		ram_block13a_4.port_b_data_width = 1,
		ram_block13a_4.port_b_first_address = 0,
		ram_block13a_4.port_b_first_bit_number = 4,
		ram_block13a_4.port_b_last_address = 8191,
		ram_block13a_4.port_b_logical_ram_depth = 131072,
		ram_block13a_4.port_b_logical_ram_width = 8,
		ram_block13a_4.port_b_read_enable_clock = "clock1",
		ram_block13a_4.ram_block_type = "AUTO",
		ram_block13a_4.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_5portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_5.clk0_core_clock_enable = "ena0",
		ram_block13a_5.clk0_input_clock_enable = "none",
		ram_block13a_5.clk1_core_clock_enable = "none",
		ram_block13a_5.clk1_input_clock_enable = "none",
		ram_block13a_5.clk1_output_clock_enable = "ena1",
		ram_block13a_5.connectivity_checking = "OFF",
		ram_block13a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_5.operation_mode = "dual_port",
		ram_block13a_5.port_a_address_width = 13,
		ram_block13a_5.port_a_data_width = 1,
		ram_block13a_5.port_a_first_address = 0,
		ram_block13a_5.port_a_first_bit_number = 5,
		ram_block13a_5.port_a_last_address = 8191,
		ram_block13a_5.port_a_logical_ram_depth = 131072,
		ram_block13a_5.port_a_logical_ram_width = 8,
		ram_block13a_5.port_b_address_clear = "clear1",
		ram_block13a_5.port_b_address_clock = "clock1",
		ram_block13a_5.port_b_address_width = 13,
		ram_block13a_5.port_b_data_out_clear = "clear1",
		ram_block13a_5.port_b_data_out_clock = "clock1",
		ram_block13a_5.port_b_data_width = 1,
		ram_block13a_5.port_b_first_address = 0,
		ram_block13a_5.port_b_first_bit_number = 5,
		ram_block13a_5.port_b_last_address = 8191,
		ram_block13a_5.port_b_logical_ram_depth = 131072,
		ram_block13a_5.port_b_logical_ram_width = 8,
		ram_block13a_5.port_b_read_enable_clock = "clock1",
		ram_block13a_5.ram_block_type = "AUTO",
		ram_block13a_5.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_6portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_6.clk0_core_clock_enable = "ena0",
		ram_block13a_6.clk0_input_clock_enable = "none",
		ram_block13a_6.clk1_core_clock_enable = "none",
		ram_block13a_6.clk1_input_clock_enable = "none",
		ram_block13a_6.clk1_output_clock_enable = "ena1",
		ram_block13a_6.connectivity_checking = "OFF",
		ram_block13a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_6.operation_mode = "dual_port",
		ram_block13a_6.port_a_address_width = 13,
		ram_block13a_6.port_a_data_width = 1,
		ram_block13a_6.port_a_first_address = 0,
		ram_block13a_6.port_a_first_bit_number = 6,
		ram_block13a_6.port_a_last_address = 8191,
		ram_block13a_6.port_a_logical_ram_depth = 131072,
		ram_block13a_6.port_a_logical_ram_width = 8,
		ram_block13a_6.port_b_address_clear = "clear1",
		ram_block13a_6.port_b_address_clock = "clock1",
		ram_block13a_6.port_b_address_width = 13,
		ram_block13a_6.port_b_data_out_clear = "clear1",
		ram_block13a_6.port_b_data_out_clock = "clock1",
		ram_block13a_6.port_b_data_width = 1,
		ram_block13a_6.port_b_first_address = 0,
		ram_block13a_6.port_b_first_bit_number = 6,
		ram_block13a_6.port_b_last_address = 8191,
		ram_block13a_6.port_b_logical_ram_depth = 131072,
		ram_block13a_6.port_b_logical_ram_width = 8,
		ram_block13a_6.port_b_read_enable_clock = "clock1",
		ram_block13a_6.ram_block_type = "AUTO",
		ram_block13a_6.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[0]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_7portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_7.clk0_core_clock_enable = "ena0",
		ram_block13a_7.clk0_input_clock_enable = "none",
		ram_block13a_7.clk1_core_clock_enable = "none",
		ram_block13a_7.clk1_input_clock_enable = "none",
		ram_block13a_7.clk1_output_clock_enable = "ena1",
		ram_block13a_7.connectivity_checking = "OFF",
		ram_block13a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_7.operation_mode = "dual_port",
		ram_block13a_7.port_a_address_width = 13,
		ram_block13a_7.port_a_data_width = 1,
		ram_block13a_7.port_a_first_address = 0,
		ram_block13a_7.port_a_first_bit_number = 7,
		ram_block13a_7.port_a_last_address = 8191,
		ram_block13a_7.port_a_logical_ram_depth = 131072,
		ram_block13a_7.port_a_logical_ram_width = 8,
		ram_block13a_7.port_b_address_clear = "clear1",
		ram_block13a_7.port_b_address_clock = "clock1",
		ram_block13a_7.port_b_address_width = 13,
		ram_block13a_7.port_b_data_out_clear = "clear1",
		ram_block13a_7.port_b_data_out_clock = "clock1",
		ram_block13a_7.port_b_data_width = 1,
		ram_block13a_7.port_b_first_address = 0,
		ram_block13a_7.port_b_first_bit_number = 7,
		ram_block13a_7.port_b_last_address = 8191,
		ram_block13a_7.port_b_logical_ram_depth = 131072,
		ram_block13a_7.port_b_logical_ram_width = 8,
		ram_block13a_7.port_b_read_enable_clock = "clock1",
		ram_block13a_7.ram_block_type = "AUTO",
		ram_block13a_7.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_8portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_8.clk0_core_clock_enable = "ena0",
		ram_block13a_8.clk0_input_clock_enable = "none",
		ram_block13a_8.clk1_core_clock_enable = "none",
		ram_block13a_8.clk1_input_clock_enable = "none",
		ram_block13a_8.clk1_output_clock_enable = "ena1",
		ram_block13a_8.connectivity_checking = "OFF",
		ram_block13a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_8.operation_mode = "dual_port",
		ram_block13a_8.port_a_address_width = 13,
		ram_block13a_8.port_a_data_width = 1,
		ram_block13a_8.port_a_first_address = 8192,
		ram_block13a_8.port_a_first_bit_number = 0,
		ram_block13a_8.port_a_last_address = 16383,
		ram_block13a_8.port_a_logical_ram_depth = 131072,
		ram_block13a_8.port_a_logical_ram_width = 8,
		ram_block13a_8.port_b_address_clear = "clear1",
		ram_block13a_8.port_b_address_clock = "clock1",
		ram_block13a_8.port_b_address_width = 13,
		ram_block13a_8.port_b_data_out_clear = "clear1",
		ram_block13a_8.port_b_data_out_clock = "clock1",
		ram_block13a_8.port_b_data_width = 1,
		ram_block13a_8.port_b_first_address = 8192,
		ram_block13a_8.port_b_first_bit_number = 0,
		ram_block13a_8.port_b_last_address = 16383,
		ram_block13a_8.port_b_logical_ram_depth = 131072,
		ram_block13a_8.port_b_logical_ram_width = 8,
		ram_block13a_8.port_b_read_enable_clock = "clock1",
		ram_block13a_8.ram_block_type = "AUTO",
		ram_block13a_8.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_9portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_9.clk0_core_clock_enable = "ena0",
		ram_block13a_9.clk0_input_clock_enable = "none",
		ram_block13a_9.clk1_core_clock_enable = "none",
		ram_block13a_9.clk1_input_clock_enable = "none",
		ram_block13a_9.clk1_output_clock_enable = "ena1",
		ram_block13a_9.connectivity_checking = "OFF",
		ram_block13a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_9.operation_mode = "dual_port",
		ram_block13a_9.port_a_address_width = 13,
		ram_block13a_9.port_a_data_width = 1,
		ram_block13a_9.port_a_first_address = 8192,
		ram_block13a_9.port_a_first_bit_number = 1,
		ram_block13a_9.port_a_last_address = 16383,
		ram_block13a_9.port_a_logical_ram_depth = 131072,
		ram_block13a_9.port_a_logical_ram_width = 8,
		ram_block13a_9.port_b_address_clear = "clear1",
		ram_block13a_9.port_b_address_clock = "clock1",
		ram_block13a_9.port_b_address_width = 13,
		ram_block13a_9.port_b_data_out_clear = "clear1",
		ram_block13a_9.port_b_data_out_clock = "clock1",
		ram_block13a_9.port_b_data_width = 1,
		ram_block13a_9.port_b_first_address = 8192,
		ram_block13a_9.port_b_first_bit_number = 1,
		ram_block13a_9.port_b_last_address = 16383,
		ram_block13a_9.port_b_logical_ram_depth = 131072,
		ram_block13a_9.port_b_logical_ram_width = 8,
		ram_block13a_9.port_b_read_enable_clock = "clock1",
		ram_block13a_9.ram_block_type = "AUTO",
		ram_block13a_9.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_10portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_10.clk0_core_clock_enable = "ena0",
		ram_block13a_10.clk0_input_clock_enable = "none",
		ram_block13a_10.clk1_core_clock_enable = "none",
		ram_block13a_10.clk1_input_clock_enable = "none",
		ram_block13a_10.clk1_output_clock_enable = "ena1",
		ram_block13a_10.connectivity_checking = "OFF",
		ram_block13a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_10.operation_mode = "dual_port",
		ram_block13a_10.port_a_address_width = 13,
		ram_block13a_10.port_a_data_width = 1,
		ram_block13a_10.port_a_first_address = 8192,
		ram_block13a_10.port_a_first_bit_number = 2,
		ram_block13a_10.port_a_last_address = 16383,
		ram_block13a_10.port_a_logical_ram_depth = 131072,
		ram_block13a_10.port_a_logical_ram_width = 8,
		ram_block13a_10.port_b_address_clear = "clear1",
		ram_block13a_10.port_b_address_clock = "clock1",
		ram_block13a_10.port_b_address_width = 13,
		ram_block13a_10.port_b_data_out_clear = "clear1",
		ram_block13a_10.port_b_data_out_clock = "clock1",
		ram_block13a_10.port_b_data_width = 1,
		ram_block13a_10.port_b_first_address = 8192,
		ram_block13a_10.port_b_first_bit_number = 2,
		ram_block13a_10.port_b_last_address = 16383,
		ram_block13a_10.port_b_logical_ram_depth = 131072,
		ram_block13a_10.port_b_logical_ram_width = 8,
		ram_block13a_10.port_b_read_enable_clock = "clock1",
		ram_block13a_10.ram_block_type = "AUTO",
		ram_block13a_10.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_11portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_11.clk0_core_clock_enable = "ena0",
		ram_block13a_11.clk0_input_clock_enable = "none",
		ram_block13a_11.clk1_core_clock_enable = "none",
		ram_block13a_11.clk1_input_clock_enable = "none",
		ram_block13a_11.clk1_output_clock_enable = "ena1",
		ram_block13a_11.connectivity_checking = "OFF",
		ram_block13a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_11.operation_mode = "dual_port",
		ram_block13a_11.port_a_address_width = 13,
		ram_block13a_11.port_a_data_width = 1,
		ram_block13a_11.port_a_first_address = 8192,
		ram_block13a_11.port_a_first_bit_number = 3,
		ram_block13a_11.port_a_last_address = 16383,
		ram_block13a_11.port_a_logical_ram_depth = 131072,
		ram_block13a_11.port_a_logical_ram_width = 8,
		ram_block13a_11.port_b_address_clear = "clear1",
		ram_block13a_11.port_b_address_clock = "clock1",
		ram_block13a_11.port_b_address_width = 13,
		ram_block13a_11.port_b_data_out_clear = "clear1",
		ram_block13a_11.port_b_data_out_clock = "clock1",
		ram_block13a_11.port_b_data_width = 1,
		ram_block13a_11.port_b_first_address = 8192,
		ram_block13a_11.port_b_first_bit_number = 3,
		ram_block13a_11.port_b_last_address = 16383,
		ram_block13a_11.port_b_logical_ram_depth = 131072,
		ram_block13a_11.port_b_logical_ram_width = 8,
		ram_block13a_11.port_b_read_enable_clock = "clock1",
		ram_block13a_11.ram_block_type = "AUTO",
		ram_block13a_11.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_12portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_12.clk0_core_clock_enable = "ena0",
		ram_block13a_12.clk0_input_clock_enable = "none",
		ram_block13a_12.clk1_core_clock_enable = "none",
		ram_block13a_12.clk1_input_clock_enable = "none",
		ram_block13a_12.clk1_output_clock_enable = "ena1",
		ram_block13a_12.connectivity_checking = "OFF",
		ram_block13a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_12.operation_mode = "dual_port",
		ram_block13a_12.port_a_address_width = 13,
		ram_block13a_12.port_a_data_width = 1,
		ram_block13a_12.port_a_first_address = 8192,
		ram_block13a_12.port_a_first_bit_number = 4,
		ram_block13a_12.port_a_last_address = 16383,
		ram_block13a_12.port_a_logical_ram_depth = 131072,
		ram_block13a_12.port_a_logical_ram_width = 8,
		ram_block13a_12.port_b_address_clear = "clear1",
		ram_block13a_12.port_b_address_clock = "clock1",
		ram_block13a_12.port_b_address_width = 13,
		ram_block13a_12.port_b_data_out_clear = "clear1",
		ram_block13a_12.port_b_data_out_clock = "clock1",
		ram_block13a_12.port_b_data_width = 1,
		ram_block13a_12.port_b_first_address = 8192,
		ram_block13a_12.port_b_first_bit_number = 4,
		ram_block13a_12.port_b_last_address = 16383,
		ram_block13a_12.port_b_logical_ram_depth = 131072,
		ram_block13a_12.port_b_logical_ram_width = 8,
		ram_block13a_12.port_b_read_enable_clock = "clock1",
		ram_block13a_12.ram_block_type = "AUTO",
		ram_block13a_12.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_13portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_13.clk0_core_clock_enable = "ena0",
		ram_block13a_13.clk0_input_clock_enable = "none",
		ram_block13a_13.clk1_core_clock_enable = "none",
		ram_block13a_13.clk1_input_clock_enable = "none",
		ram_block13a_13.clk1_output_clock_enable = "ena1",
		ram_block13a_13.connectivity_checking = "OFF",
		ram_block13a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_13.operation_mode = "dual_port",
		ram_block13a_13.port_a_address_width = 13,
		ram_block13a_13.port_a_data_width = 1,
		ram_block13a_13.port_a_first_address = 8192,
		ram_block13a_13.port_a_first_bit_number = 5,
		ram_block13a_13.port_a_last_address = 16383,
		ram_block13a_13.port_a_logical_ram_depth = 131072,
		ram_block13a_13.port_a_logical_ram_width = 8,
		ram_block13a_13.port_b_address_clear = "clear1",
		ram_block13a_13.port_b_address_clock = "clock1",
		ram_block13a_13.port_b_address_width = 13,
		ram_block13a_13.port_b_data_out_clear = "clear1",
		ram_block13a_13.port_b_data_out_clock = "clock1",
		ram_block13a_13.port_b_data_width = 1,
		ram_block13a_13.port_b_first_address = 8192,
		ram_block13a_13.port_b_first_bit_number = 5,
		ram_block13a_13.port_b_last_address = 16383,
		ram_block13a_13.port_b_logical_ram_depth = 131072,
		ram_block13a_13.port_b_logical_ram_width = 8,
		ram_block13a_13.port_b_read_enable_clock = "clock1",
		ram_block13a_13.ram_block_type = "AUTO",
		ram_block13a_13.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_14portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_14.clk0_core_clock_enable = "ena0",
		ram_block13a_14.clk0_input_clock_enable = "none",
		ram_block13a_14.clk1_core_clock_enable = "none",
		ram_block13a_14.clk1_input_clock_enable = "none",
		ram_block13a_14.clk1_output_clock_enable = "ena1",
		ram_block13a_14.connectivity_checking = "OFF",
		ram_block13a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_14.operation_mode = "dual_port",
		ram_block13a_14.port_a_address_width = 13,
		ram_block13a_14.port_a_data_width = 1,
		ram_block13a_14.port_a_first_address = 8192,
		ram_block13a_14.port_a_first_bit_number = 6,
		ram_block13a_14.port_a_last_address = 16383,
		ram_block13a_14.port_a_logical_ram_depth = 131072,
		ram_block13a_14.port_a_logical_ram_width = 8,
		ram_block13a_14.port_b_address_clear = "clear1",
		ram_block13a_14.port_b_address_clock = "clock1",
		ram_block13a_14.port_b_address_width = 13,
		ram_block13a_14.port_b_data_out_clear = "clear1",
		ram_block13a_14.port_b_data_out_clock = "clock1",
		ram_block13a_14.port_b_data_width = 1,
		ram_block13a_14.port_b_first_address = 8192,
		ram_block13a_14.port_b_first_bit_number = 6,
		ram_block13a_14.port_b_last_address = 16383,
		ram_block13a_14.port_b_logical_ram_depth = 131072,
		ram_block13a_14.port_b_logical_ram_width = 8,
		ram_block13a_14.port_b_read_enable_clock = "clock1",
		ram_block13a_14.ram_block_type = "AUTO",
		ram_block13a_14.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[1]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_15portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_15.clk0_core_clock_enable = "ena0",
		ram_block13a_15.clk0_input_clock_enable = "none",
		ram_block13a_15.clk1_core_clock_enable = "none",
		ram_block13a_15.clk1_input_clock_enable = "none",
		ram_block13a_15.clk1_output_clock_enable = "ena1",
		ram_block13a_15.connectivity_checking = "OFF",
		ram_block13a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_15.operation_mode = "dual_port",
		ram_block13a_15.port_a_address_width = 13,
		ram_block13a_15.port_a_data_width = 1,
		ram_block13a_15.port_a_first_address = 8192,
		ram_block13a_15.port_a_first_bit_number = 7,
		ram_block13a_15.port_a_last_address = 16383,
		ram_block13a_15.port_a_logical_ram_depth = 131072,
		ram_block13a_15.port_a_logical_ram_width = 8,
		ram_block13a_15.port_b_address_clear = "clear1",
		ram_block13a_15.port_b_address_clock = "clock1",
		ram_block13a_15.port_b_address_width = 13,
		ram_block13a_15.port_b_data_out_clear = "clear1",
		ram_block13a_15.port_b_data_out_clock = "clock1",
		ram_block13a_15.port_b_data_width = 1,
		ram_block13a_15.port_b_first_address = 8192,
		ram_block13a_15.port_b_first_bit_number = 7,
		ram_block13a_15.port_b_last_address = 16383,
		ram_block13a_15.port_b_logical_ram_depth = 131072,
		ram_block13a_15.port_b_logical_ram_width = 8,
		ram_block13a_15.port_b_read_enable_clock = "clock1",
		ram_block13a_15.ram_block_type = "AUTO",
		ram_block13a_15.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_16portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_16.clk0_core_clock_enable = "ena0",
		ram_block13a_16.clk0_input_clock_enable = "none",
		ram_block13a_16.clk1_core_clock_enable = "none",
		ram_block13a_16.clk1_input_clock_enable = "none",
		ram_block13a_16.clk1_output_clock_enable = "ena1",
		ram_block13a_16.connectivity_checking = "OFF",
		ram_block13a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_16.operation_mode = "dual_port",
		ram_block13a_16.port_a_address_width = 13,
		ram_block13a_16.port_a_data_width = 1,
		ram_block13a_16.port_a_first_address = 16384,
		ram_block13a_16.port_a_first_bit_number = 0,
		ram_block13a_16.port_a_last_address = 24575,
		ram_block13a_16.port_a_logical_ram_depth = 131072,
		ram_block13a_16.port_a_logical_ram_width = 8,
		ram_block13a_16.port_b_address_clear = "clear1",
		ram_block13a_16.port_b_address_clock = "clock1",
		ram_block13a_16.port_b_address_width = 13,
		ram_block13a_16.port_b_data_out_clear = "clear1",
		ram_block13a_16.port_b_data_out_clock = "clock1",
		ram_block13a_16.port_b_data_width = 1,
		ram_block13a_16.port_b_first_address = 16384,
		ram_block13a_16.port_b_first_bit_number = 0,
		ram_block13a_16.port_b_last_address = 24575,
		ram_block13a_16.port_b_logical_ram_depth = 131072,
		ram_block13a_16.port_b_logical_ram_width = 8,
		ram_block13a_16.port_b_read_enable_clock = "clock1",
		ram_block13a_16.ram_block_type = "AUTO",
		ram_block13a_16.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_17portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_17.clk0_core_clock_enable = "ena0",
		ram_block13a_17.clk0_input_clock_enable = "none",
		ram_block13a_17.clk1_core_clock_enable = "none",
		ram_block13a_17.clk1_input_clock_enable = "none",
		ram_block13a_17.clk1_output_clock_enable = "ena1",
		ram_block13a_17.connectivity_checking = "OFF",
		ram_block13a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_17.operation_mode = "dual_port",
		ram_block13a_17.port_a_address_width = 13,
		ram_block13a_17.port_a_data_width = 1,
		ram_block13a_17.port_a_first_address = 16384,
		ram_block13a_17.port_a_first_bit_number = 1,
		ram_block13a_17.port_a_last_address = 24575,
		ram_block13a_17.port_a_logical_ram_depth = 131072,
		ram_block13a_17.port_a_logical_ram_width = 8,
		ram_block13a_17.port_b_address_clear = "clear1",
		ram_block13a_17.port_b_address_clock = "clock1",
		ram_block13a_17.port_b_address_width = 13,
		ram_block13a_17.port_b_data_out_clear = "clear1",
		ram_block13a_17.port_b_data_out_clock = "clock1",
		ram_block13a_17.port_b_data_width = 1,
		ram_block13a_17.port_b_first_address = 16384,
		ram_block13a_17.port_b_first_bit_number = 1,
		ram_block13a_17.port_b_last_address = 24575,
		ram_block13a_17.port_b_logical_ram_depth = 131072,
		ram_block13a_17.port_b_logical_ram_width = 8,
		ram_block13a_17.port_b_read_enable_clock = "clock1",
		ram_block13a_17.ram_block_type = "AUTO",
		ram_block13a_17.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_18portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_18.clk0_core_clock_enable = "ena0",
		ram_block13a_18.clk0_input_clock_enable = "none",
		ram_block13a_18.clk1_core_clock_enable = "none",
		ram_block13a_18.clk1_input_clock_enable = "none",
		ram_block13a_18.clk1_output_clock_enable = "ena1",
		ram_block13a_18.connectivity_checking = "OFF",
		ram_block13a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_18.operation_mode = "dual_port",
		ram_block13a_18.port_a_address_width = 13,
		ram_block13a_18.port_a_data_width = 1,
		ram_block13a_18.port_a_first_address = 16384,
		ram_block13a_18.port_a_first_bit_number = 2,
		ram_block13a_18.port_a_last_address = 24575,
		ram_block13a_18.port_a_logical_ram_depth = 131072,
		ram_block13a_18.port_a_logical_ram_width = 8,
		ram_block13a_18.port_b_address_clear = "clear1",
		ram_block13a_18.port_b_address_clock = "clock1",
		ram_block13a_18.port_b_address_width = 13,
		ram_block13a_18.port_b_data_out_clear = "clear1",
		ram_block13a_18.port_b_data_out_clock = "clock1",
		ram_block13a_18.port_b_data_width = 1,
		ram_block13a_18.port_b_first_address = 16384,
		ram_block13a_18.port_b_first_bit_number = 2,
		ram_block13a_18.port_b_last_address = 24575,
		ram_block13a_18.port_b_logical_ram_depth = 131072,
		ram_block13a_18.port_b_logical_ram_width = 8,
		ram_block13a_18.port_b_read_enable_clock = "clock1",
		ram_block13a_18.ram_block_type = "AUTO",
		ram_block13a_18.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_19portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_19.clk0_core_clock_enable = "ena0",
		ram_block13a_19.clk0_input_clock_enable = "none",
		ram_block13a_19.clk1_core_clock_enable = "none",
		ram_block13a_19.clk1_input_clock_enable = "none",
		ram_block13a_19.clk1_output_clock_enable = "ena1",
		ram_block13a_19.connectivity_checking = "OFF",
		ram_block13a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_19.operation_mode = "dual_port",
		ram_block13a_19.port_a_address_width = 13,
		ram_block13a_19.port_a_data_width = 1,
		ram_block13a_19.port_a_first_address = 16384,
		ram_block13a_19.port_a_first_bit_number = 3,
		ram_block13a_19.port_a_last_address = 24575,
		ram_block13a_19.port_a_logical_ram_depth = 131072,
		ram_block13a_19.port_a_logical_ram_width = 8,
		ram_block13a_19.port_b_address_clear = "clear1",
		ram_block13a_19.port_b_address_clock = "clock1",
		ram_block13a_19.port_b_address_width = 13,
		ram_block13a_19.port_b_data_out_clear = "clear1",
		ram_block13a_19.port_b_data_out_clock = "clock1",
		ram_block13a_19.port_b_data_width = 1,
		ram_block13a_19.port_b_first_address = 16384,
		ram_block13a_19.port_b_first_bit_number = 3,
		ram_block13a_19.port_b_last_address = 24575,
		ram_block13a_19.port_b_logical_ram_depth = 131072,
		ram_block13a_19.port_b_logical_ram_width = 8,
		ram_block13a_19.port_b_read_enable_clock = "clock1",
		ram_block13a_19.ram_block_type = "AUTO",
		ram_block13a_19.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_20portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_20.clk0_core_clock_enable = "ena0",
		ram_block13a_20.clk0_input_clock_enable = "none",
		ram_block13a_20.clk1_core_clock_enable = "none",
		ram_block13a_20.clk1_input_clock_enable = "none",
		ram_block13a_20.clk1_output_clock_enable = "ena1",
		ram_block13a_20.connectivity_checking = "OFF",
		ram_block13a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_20.operation_mode = "dual_port",
		ram_block13a_20.port_a_address_width = 13,
		ram_block13a_20.port_a_data_width = 1,
		ram_block13a_20.port_a_first_address = 16384,
		ram_block13a_20.port_a_first_bit_number = 4,
		ram_block13a_20.port_a_last_address = 24575,
		ram_block13a_20.port_a_logical_ram_depth = 131072,
		ram_block13a_20.port_a_logical_ram_width = 8,
		ram_block13a_20.port_b_address_clear = "clear1",
		ram_block13a_20.port_b_address_clock = "clock1",
		ram_block13a_20.port_b_address_width = 13,
		ram_block13a_20.port_b_data_out_clear = "clear1",
		ram_block13a_20.port_b_data_out_clock = "clock1",
		ram_block13a_20.port_b_data_width = 1,
		ram_block13a_20.port_b_first_address = 16384,
		ram_block13a_20.port_b_first_bit_number = 4,
		ram_block13a_20.port_b_last_address = 24575,
		ram_block13a_20.port_b_logical_ram_depth = 131072,
		ram_block13a_20.port_b_logical_ram_width = 8,
		ram_block13a_20.port_b_read_enable_clock = "clock1",
		ram_block13a_20.ram_block_type = "AUTO",
		ram_block13a_20.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_21portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_21.clk0_core_clock_enable = "ena0",
		ram_block13a_21.clk0_input_clock_enable = "none",
		ram_block13a_21.clk1_core_clock_enable = "none",
		ram_block13a_21.clk1_input_clock_enable = "none",
		ram_block13a_21.clk1_output_clock_enable = "ena1",
		ram_block13a_21.connectivity_checking = "OFF",
		ram_block13a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_21.operation_mode = "dual_port",
		ram_block13a_21.port_a_address_width = 13,
		ram_block13a_21.port_a_data_width = 1,
		ram_block13a_21.port_a_first_address = 16384,
		ram_block13a_21.port_a_first_bit_number = 5,
		ram_block13a_21.port_a_last_address = 24575,
		ram_block13a_21.port_a_logical_ram_depth = 131072,
		ram_block13a_21.port_a_logical_ram_width = 8,
		ram_block13a_21.port_b_address_clear = "clear1",
		ram_block13a_21.port_b_address_clock = "clock1",
		ram_block13a_21.port_b_address_width = 13,
		ram_block13a_21.port_b_data_out_clear = "clear1",
		ram_block13a_21.port_b_data_out_clock = "clock1",
		ram_block13a_21.port_b_data_width = 1,
		ram_block13a_21.port_b_first_address = 16384,
		ram_block13a_21.port_b_first_bit_number = 5,
		ram_block13a_21.port_b_last_address = 24575,
		ram_block13a_21.port_b_logical_ram_depth = 131072,
		ram_block13a_21.port_b_logical_ram_width = 8,
		ram_block13a_21.port_b_read_enable_clock = "clock1",
		ram_block13a_21.ram_block_type = "AUTO",
		ram_block13a_21.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_22portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_22.clk0_core_clock_enable = "ena0",
		ram_block13a_22.clk0_input_clock_enable = "none",
		ram_block13a_22.clk1_core_clock_enable = "none",
		ram_block13a_22.clk1_input_clock_enable = "none",
		ram_block13a_22.clk1_output_clock_enable = "ena1",
		ram_block13a_22.connectivity_checking = "OFF",
		ram_block13a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_22.operation_mode = "dual_port",
		ram_block13a_22.port_a_address_width = 13,
		ram_block13a_22.port_a_data_width = 1,
		ram_block13a_22.port_a_first_address = 16384,
		ram_block13a_22.port_a_first_bit_number = 6,
		ram_block13a_22.port_a_last_address = 24575,
		ram_block13a_22.port_a_logical_ram_depth = 131072,
		ram_block13a_22.port_a_logical_ram_width = 8,
		ram_block13a_22.port_b_address_clear = "clear1",
		ram_block13a_22.port_b_address_clock = "clock1",
		ram_block13a_22.port_b_address_width = 13,
		ram_block13a_22.port_b_data_out_clear = "clear1",
		ram_block13a_22.port_b_data_out_clock = "clock1",
		ram_block13a_22.port_b_data_width = 1,
		ram_block13a_22.port_b_first_address = 16384,
		ram_block13a_22.port_b_first_bit_number = 6,
		ram_block13a_22.port_b_last_address = 24575,
		ram_block13a_22.port_b_logical_ram_depth = 131072,
		ram_block13a_22.port_b_logical_ram_width = 8,
		ram_block13a_22.port_b_read_enable_clock = "clock1",
		ram_block13a_22.ram_block_type = "AUTO",
		ram_block13a_22.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[2]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[2]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_23portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_23.clk0_core_clock_enable = "ena0",
		ram_block13a_23.clk0_input_clock_enable = "none",
		ram_block13a_23.clk1_core_clock_enable = "none",
		ram_block13a_23.clk1_input_clock_enable = "none",
		ram_block13a_23.clk1_output_clock_enable = "ena1",
		ram_block13a_23.connectivity_checking = "OFF",
		ram_block13a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_23.operation_mode = "dual_port",
		ram_block13a_23.port_a_address_width = 13,
		ram_block13a_23.port_a_data_width = 1,
		ram_block13a_23.port_a_first_address = 16384,
		ram_block13a_23.port_a_first_bit_number = 7,
		ram_block13a_23.port_a_last_address = 24575,
		ram_block13a_23.port_a_logical_ram_depth = 131072,
		ram_block13a_23.port_a_logical_ram_width = 8,
		ram_block13a_23.port_b_address_clear = "clear1",
		ram_block13a_23.port_b_address_clock = "clock1",
		ram_block13a_23.port_b_address_width = 13,
		ram_block13a_23.port_b_data_out_clear = "clear1",
		ram_block13a_23.port_b_data_out_clock = "clock1",
		ram_block13a_23.port_b_data_width = 1,
		ram_block13a_23.port_b_first_address = 16384,
		ram_block13a_23.port_b_first_bit_number = 7,
		ram_block13a_23.port_b_last_address = 24575,
		ram_block13a_23.port_b_logical_ram_depth = 131072,
		ram_block13a_23.port_b_logical_ram_width = 8,
		ram_block13a_23.port_b_read_enable_clock = "clock1",
		ram_block13a_23.ram_block_type = "AUTO",
		ram_block13a_23.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_24portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_24.clk0_core_clock_enable = "ena0",
		ram_block13a_24.clk0_input_clock_enable = "none",
		ram_block13a_24.clk1_core_clock_enable = "none",
		ram_block13a_24.clk1_input_clock_enable = "none",
		ram_block13a_24.clk1_output_clock_enable = "ena1",
		ram_block13a_24.connectivity_checking = "OFF",
		ram_block13a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_24.operation_mode = "dual_port",
		ram_block13a_24.port_a_address_width = 13,
		ram_block13a_24.port_a_data_width = 1,
		ram_block13a_24.port_a_first_address = 24576,
		ram_block13a_24.port_a_first_bit_number = 0,
		ram_block13a_24.port_a_last_address = 32767,
		ram_block13a_24.port_a_logical_ram_depth = 131072,
		ram_block13a_24.port_a_logical_ram_width = 8,
		ram_block13a_24.port_b_address_clear = "clear1",
		ram_block13a_24.port_b_address_clock = "clock1",
		ram_block13a_24.port_b_address_width = 13,
		ram_block13a_24.port_b_data_out_clear = "clear1",
		ram_block13a_24.port_b_data_out_clock = "clock1",
		ram_block13a_24.port_b_data_width = 1,
		ram_block13a_24.port_b_first_address = 24576,
		ram_block13a_24.port_b_first_bit_number = 0,
		ram_block13a_24.port_b_last_address = 32767,
		ram_block13a_24.port_b_logical_ram_depth = 131072,
		ram_block13a_24.port_b_logical_ram_width = 8,
		ram_block13a_24.port_b_read_enable_clock = "clock1",
		ram_block13a_24.ram_block_type = "AUTO",
		ram_block13a_24.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_25portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_25.clk0_core_clock_enable = "ena0",
		ram_block13a_25.clk0_input_clock_enable = "none",
		ram_block13a_25.clk1_core_clock_enable = "none",
		ram_block13a_25.clk1_input_clock_enable = "none",
		ram_block13a_25.clk1_output_clock_enable = "ena1",
		ram_block13a_25.connectivity_checking = "OFF",
		ram_block13a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_25.operation_mode = "dual_port",
		ram_block13a_25.port_a_address_width = 13,
		ram_block13a_25.port_a_data_width = 1,
		ram_block13a_25.port_a_first_address = 24576,
		ram_block13a_25.port_a_first_bit_number = 1,
		ram_block13a_25.port_a_last_address = 32767,
		ram_block13a_25.port_a_logical_ram_depth = 131072,
		ram_block13a_25.port_a_logical_ram_width = 8,
		ram_block13a_25.port_b_address_clear = "clear1",
		ram_block13a_25.port_b_address_clock = "clock1",
		ram_block13a_25.port_b_address_width = 13,
		ram_block13a_25.port_b_data_out_clear = "clear1",
		ram_block13a_25.port_b_data_out_clock = "clock1",
		ram_block13a_25.port_b_data_width = 1,
		ram_block13a_25.port_b_first_address = 24576,
		ram_block13a_25.port_b_first_bit_number = 1,
		ram_block13a_25.port_b_last_address = 32767,
		ram_block13a_25.port_b_logical_ram_depth = 131072,
		ram_block13a_25.port_b_logical_ram_width = 8,
		ram_block13a_25.port_b_read_enable_clock = "clock1",
		ram_block13a_25.ram_block_type = "AUTO",
		ram_block13a_25.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_26portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_26.clk0_core_clock_enable = "ena0",
		ram_block13a_26.clk0_input_clock_enable = "none",
		ram_block13a_26.clk1_core_clock_enable = "none",
		ram_block13a_26.clk1_input_clock_enable = "none",
		ram_block13a_26.clk1_output_clock_enable = "ena1",
		ram_block13a_26.connectivity_checking = "OFF",
		ram_block13a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_26.operation_mode = "dual_port",
		ram_block13a_26.port_a_address_width = 13,
		ram_block13a_26.port_a_data_width = 1,
		ram_block13a_26.port_a_first_address = 24576,
		ram_block13a_26.port_a_first_bit_number = 2,
		ram_block13a_26.port_a_last_address = 32767,
		ram_block13a_26.port_a_logical_ram_depth = 131072,
		ram_block13a_26.port_a_logical_ram_width = 8,
		ram_block13a_26.port_b_address_clear = "clear1",
		ram_block13a_26.port_b_address_clock = "clock1",
		ram_block13a_26.port_b_address_width = 13,
		ram_block13a_26.port_b_data_out_clear = "clear1",
		ram_block13a_26.port_b_data_out_clock = "clock1",
		ram_block13a_26.port_b_data_width = 1,
		ram_block13a_26.port_b_first_address = 24576,
		ram_block13a_26.port_b_first_bit_number = 2,
		ram_block13a_26.port_b_last_address = 32767,
		ram_block13a_26.port_b_logical_ram_depth = 131072,
		ram_block13a_26.port_b_logical_ram_width = 8,
		ram_block13a_26.port_b_read_enable_clock = "clock1",
		ram_block13a_26.ram_block_type = "AUTO",
		ram_block13a_26.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_27portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_27.clk0_core_clock_enable = "ena0",
		ram_block13a_27.clk0_input_clock_enable = "none",
		ram_block13a_27.clk1_core_clock_enable = "none",
		ram_block13a_27.clk1_input_clock_enable = "none",
		ram_block13a_27.clk1_output_clock_enable = "ena1",
		ram_block13a_27.connectivity_checking = "OFF",
		ram_block13a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_27.operation_mode = "dual_port",
		ram_block13a_27.port_a_address_width = 13,
		ram_block13a_27.port_a_data_width = 1,
		ram_block13a_27.port_a_first_address = 24576,
		ram_block13a_27.port_a_first_bit_number = 3,
		ram_block13a_27.port_a_last_address = 32767,
		ram_block13a_27.port_a_logical_ram_depth = 131072,
		ram_block13a_27.port_a_logical_ram_width = 8,
		ram_block13a_27.port_b_address_clear = "clear1",
		ram_block13a_27.port_b_address_clock = "clock1",
		ram_block13a_27.port_b_address_width = 13,
		ram_block13a_27.port_b_data_out_clear = "clear1",
		ram_block13a_27.port_b_data_out_clock = "clock1",
		ram_block13a_27.port_b_data_width = 1,
		ram_block13a_27.port_b_first_address = 24576,
		ram_block13a_27.port_b_first_bit_number = 3,
		ram_block13a_27.port_b_last_address = 32767,
		ram_block13a_27.port_b_logical_ram_depth = 131072,
		ram_block13a_27.port_b_logical_ram_width = 8,
		ram_block13a_27.port_b_read_enable_clock = "clock1",
		ram_block13a_27.ram_block_type = "AUTO",
		ram_block13a_27.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_28portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_28.clk0_core_clock_enable = "ena0",
		ram_block13a_28.clk0_input_clock_enable = "none",
		ram_block13a_28.clk1_core_clock_enable = "none",
		ram_block13a_28.clk1_input_clock_enable = "none",
		ram_block13a_28.clk1_output_clock_enable = "ena1",
		ram_block13a_28.connectivity_checking = "OFF",
		ram_block13a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_28.operation_mode = "dual_port",
		ram_block13a_28.port_a_address_width = 13,
		ram_block13a_28.port_a_data_width = 1,
		ram_block13a_28.port_a_first_address = 24576,
		ram_block13a_28.port_a_first_bit_number = 4,
		ram_block13a_28.port_a_last_address = 32767,
		ram_block13a_28.port_a_logical_ram_depth = 131072,
		ram_block13a_28.port_a_logical_ram_width = 8,
		ram_block13a_28.port_b_address_clear = "clear1",
		ram_block13a_28.port_b_address_clock = "clock1",
		ram_block13a_28.port_b_address_width = 13,
		ram_block13a_28.port_b_data_out_clear = "clear1",
		ram_block13a_28.port_b_data_out_clock = "clock1",
		ram_block13a_28.port_b_data_width = 1,
		ram_block13a_28.port_b_first_address = 24576,
		ram_block13a_28.port_b_first_bit_number = 4,
		ram_block13a_28.port_b_last_address = 32767,
		ram_block13a_28.port_b_logical_ram_depth = 131072,
		ram_block13a_28.port_b_logical_ram_width = 8,
		ram_block13a_28.port_b_read_enable_clock = "clock1",
		ram_block13a_28.ram_block_type = "AUTO",
		ram_block13a_28.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_29portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_29.clk0_core_clock_enable = "ena0",
		ram_block13a_29.clk0_input_clock_enable = "none",
		ram_block13a_29.clk1_core_clock_enable = "none",
		ram_block13a_29.clk1_input_clock_enable = "none",
		ram_block13a_29.clk1_output_clock_enable = "ena1",
		ram_block13a_29.connectivity_checking = "OFF",
		ram_block13a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_29.operation_mode = "dual_port",
		ram_block13a_29.port_a_address_width = 13,
		ram_block13a_29.port_a_data_width = 1,
		ram_block13a_29.port_a_first_address = 24576,
		ram_block13a_29.port_a_first_bit_number = 5,
		ram_block13a_29.port_a_last_address = 32767,
		ram_block13a_29.port_a_logical_ram_depth = 131072,
		ram_block13a_29.port_a_logical_ram_width = 8,
		ram_block13a_29.port_b_address_clear = "clear1",
		ram_block13a_29.port_b_address_clock = "clock1",
		ram_block13a_29.port_b_address_width = 13,
		ram_block13a_29.port_b_data_out_clear = "clear1",
		ram_block13a_29.port_b_data_out_clock = "clock1",
		ram_block13a_29.port_b_data_width = 1,
		ram_block13a_29.port_b_first_address = 24576,
		ram_block13a_29.port_b_first_bit_number = 5,
		ram_block13a_29.port_b_last_address = 32767,
		ram_block13a_29.port_b_logical_ram_depth = 131072,
		ram_block13a_29.port_b_logical_ram_width = 8,
		ram_block13a_29.port_b_read_enable_clock = "clock1",
		ram_block13a_29.ram_block_type = "AUTO",
		ram_block13a_29.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_30portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_30.clk0_core_clock_enable = "ena0",
		ram_block13a_30.clk0_input_clock_enable = "none",
		ram_block13a_30.clk1_core_clock_enable = "none",
		ram_block13a_30.clk1_input_clock_enable = "none",
		ram_block13a_30.clk1_output_clock_enable = "ena1",
		ram_block13a_30.connectivity_checking = "OFF",
		ram_block13a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_30.operation_mode = "dual_port",
		ram_block13a_30.port_a_address_width = 13,
		ram_block13a_30.port_a_data_width = 1,
		ram_block13a_30.port_a_first_address = 24576,
		ram_block13a_30.port_a_first_bit_number = 6,
		ram_block13a_30.port_a_last_address = 32767,
		ram_block13a_30.port_a_logical_ram_depth = 131072,
		ram_block13a_30.port_a_logical_ram_width = 8,
		ram_block13a_30.port_b_address_clear = "clear1",
		ram_block13a_30.port_b_address_clock = "clock1",
		ram_block13a_30.port_b_address_width = 13,
		ram_block13a_30.port_b_data_out_clear = "clear1",
		ram_block13a_30.port_b_data_out_clock = "clock1",
		ram_block13a_30.port_b_data_width = 1,
		ram_block13a_30.port_b_first_address = 24576,
		ram_block13a_30.port_b_first_bit_number = 6,
		ram_block13a_30.port_b_last_address = 32767,
		ram_block13a_30.port_b_logical_ram_depth = 131072,
		ram_block13a_30.port_b_logical_ram_width = 8,
		ram_block13a_30.port_b_read_enable_clock = "clock1",
		ram_block13a_30.ram_block_type = "AUTO",
		ram_block13a_30.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[3]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[3]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_31portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_31.clk0_core_clock_enable = "ena0",
		ram_block13a_31.clk0_input_clock_enable = "none",
		ram_block13a_31.clk1_core_clock_enable = "none",
		ram_block13a_31.clk1_input_clock_enable = "none",
		ram_block13a_31.clk1_output_clock_enable = "ena1",
		ram_block13a_31.connectivity_checking = "OFF",
		ram_block13a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_31.operation_mode = "dual_port",
		ram_block13a_31.port_a_address_width = 13,
		ram_block13a_31.port_a_data_width = 1,
		ram_block13a_31.port_a_first_address = 24576,
		ram_block13a_31.port_a_first_bit_number = 7,
		ram_block13a_31.port_a_last_address = 32767,
		ram_block13a_31.port_a_logical_ram_depth = 131072,
		ram_block13a_31.port_a_logical_ram_width = 8,
		ram_block13a_31.port_b_address_clear = "clear1",
		ram_block13a_31.port_b_address_clock = "clock1",
		ram_block13a_31.port_b_address_width = 13,
		ram_block13a_31.port_b_data_out_clear = "clear1",
		ram_block13a_31.port_b_data_out_clock = "clock1",
		ram_block13a_31.port_b_data_width = 1,
		ram_block13a_31.port_b_first_address = 24576,
		ram_block13a_31.port_b_first_bit_number = 7,
		ram_block13a_31.port_b_last_address = 32767,
		ram_block13a_31.port_b_logical_ram_depth = 131072,
		ram_block13a_31.port_b_logical_ram_width = 8,
		ram_block13a_31.port_b_read_enable_clock = "clock1",
		ram_block13a_31.ram_block_type = "AUTO",
		ram_block13a_31.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_32portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_32.clk0_core_clock_enable = "ena0",
		ram_block13a_32.clk0_input_clock_enable = "none",
		ram_block13a_32.clk1_core_clock_enable = "none",
		ram_block13a_32.clk1_input_clock_enable = "none",
		ram_block13a_32.clk1_output_clock_enable = "ena1",
		ram_block13a_32.connectivity_checking = "OFF",
		ram_block13a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_32.operation_mode = "dual_port",
		ram_block13a_32.port_a_address_width = 13,
		ram_block13a_32.port_a_data_width = 1,
		ram_block13a_32.port_a_first_address = 32768,
		ram_block13a_32.port_a_first_bit_number = 0,
		ram_block13a_32.port_a_last_address = 40959,
		ram_block13a_32.port_a_logical_ram_depth = 131072,
		ram_block13a_32.port_a_logical_ram_width = 8,
		ram_block13a_32.port_b_address_clear = "clear1",
		ram_block13a_32.port_b_address_clock = "clock1",
		ram_block13a_32.port_b_address_width = 13,
		ram_block13a_32.port_b_data_out_clear = "clear1",
		ram_block13a_32.port_b_data_out_clock = "clock1",
		ram_block13a_32.port_b_data_width = 1,
		ram_block13a_32.port_b_first_address = 32768,
		ram_block13a_32.port_b_first_bit_number = 0,
		ram_block13a_32.port_b_last_address = 40959,
		ram_block13a_32.port_b_logical_ram_depth = 131072,
		ram_block13a_32.port_b_logical_ram_width = 8,
		ram_block13a_32.port_b_read_enable_clock = "clock1",
		ram_block13a_32.ram_block_type = "AUTO",
		ram_block13a_32.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_33portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_33.clk0_core_clock_enable = "ena0",
		ram_block13a_33.clk0_input_clock_enable = "none",
		ram_block13a_33.clk1_core_clock_enable = "none",
		ram_block13a_33.clk1_input_clock_enable = "none",
		ram_block13a_33.clk1_output_clock_enable = "ena1",
		ram_block13a_33.connectivity_checking = "OFF",
		ram_block13a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_33.operation_mode = "dual_port",
		ram_block13a_33.port_a_address_width = 13,
		ram_block13a_33.port_a_data_width = 1,
		ram_block13a_33.port_a_first_address = 32768,
		ram_block13a_33.port_a_first_bit_number = 1,
		ram_block13a_33.port_a_last_address = 40959,
		ram_block13a_33.port_a_logical_ram_depth = 131072,
		ram_block13a_33.port_a_logical_ram_width = 8,
		ram_block13a_33.port_b_address_clear = "clear1",
		ram_block13a_33.port_b_address_clock = "clock1",
		ram_block13a_33.port_b_address_width = 13,
		ram_block13a_33.port_b_data_out_clear = "clear1",
		ram_block13a_33.port_b_data_out_clock = "clock1",
		ram_block13a_33.port_b_data_width = 1,
		ram_block13a_33.port_b_first_address = 32768,
		ram_block13a_33.port_b_first_bit_number = 1,
		ram_block13a_33.port_b_last_address = 40959,
		ram_block13a_33.port_b_logical_ram_depth = 131072,
		ram_block13a_33.port_b_logical_ram_width = 8,
		ram_block13a_33.port_b_read_enable_clock = "clock1",
		ram_block13a_33.ram_block_type = "AUTO",
		ram_block13a_33.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_34portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_34.clk0_core_clock_enable = "ena0",
		ram_block13a_34.clk0_input_clock_enable = "none",
		ram_block13a_34.clk1_core_clock_enable = "none",
		ram_block13a_34.clk1_input_clock_enable = "none",
		ram_block13a_34.clk1_output_clock_enable = "ena1",
		ram_block13a_34.connectivity_checking = "OFF",
		ram_block13a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_34.operation_mode = "dual_port",
		ram_block13a_34.port_a_address_width = 13,
		ram_block13a_34.port_a_data_width = 1,
		ram_block13a_34.port_a_first_address = 32768,
		ram_block13a_34.port_a_first_bit_number = 2,
		ram_block13a_34.port_a_last_address = 40959,
		ram_block13a_34.port_a_logical_ram_depth = 131072,
		ram_block13a_34.port_a_logical_ram_width = 8,
		ram_block13a_34.port_b_address_clear = "clear1",
		ram_block13a_34.port_b_address_clock = "clock1",
		ram_block13a_34.port_b_address_width = 13,
		ram_block13a_34.port_b_data_out_clear = "clear1",
		ram_block13a_34.port_b_data_out_clock = "clock1",
		ram_block13a_34.port_b_data_width = 1,
		ram_block13a_34.port_b_first_address = 32768,
		ram_block13a_34.port_b_first_bit_number = 2,
		ram_block13a_34.port_b_last_address = 40959,
		ram_block13a_34.port_b_logical_ram_depth = 131072,
		ram_block13a_34.port_b_logical_ram_width = 8,
		ram_block13a_34.port_b_read_enable_clock = "clock1",
		ram_block13a_34.ram_block_type = "AUTO",
		ram_block13a_34.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_35portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_35.clk0_core_clock_enable = "ena0",
		ram_block13a_35.clk0_input_clock_enable = "none",
		ram_block13a_35.clk1_core_clock_enable = "none",
		ram_block13a_35.clk1_input_clock_enable = "none",
		ram_block13a_35.clk1_output_clock_enable = "ena1",
		ram_block13a_35.connectivity_checking = "OFF",
		ram_block13a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_35.operation_mode = "dual_port",
		ram_block13a_35.port_a_address_width = 13,
		ram_block13a_35.port_a_data_width = 1,
		ram_block13a_35.port_a_first_address = 32768,
		ram_block13a_35.port_a_first_bit_number = 3,
		ram_block13a_35.port_a_last_address = 40959,
		ram_block13a_35.port_a_logical_ram_depth = 131072,
		ram_block13a_35.port_a_logical_ram_width = 8,
		ram_block13a_35.port_b_address_clear = "clear1",
		ram_block13a_35.port_b_address_clock = "clock1",
		ram_block13a_35.port_b_address_width = 13,
		ram_block13a_35.port_b_data_out_clear = "clear1",
		ram_block13a_35.port_b_data_out_clock = "clock1",
		ram_block13a_35.port_b_data_width = 1,
		ram_block13a_35.port_b_first_address = 32768,
		ram_block13a_35.port_b_first_bit_number = 3,
		ram_block13a_35.port_b_last_address = 40959,
		ram_block13a_35.port_b_logical_ram_depth = 131072,
		ram_block13a_35.port_b_logical_ram_width = 8,
		ram_block13a_35.port_b_read_enable_clock = "clock1",
		ram_block13a_35.ram_block_type = "AUTO",
		ram_block13a_35.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_36portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_36.clk0_core_clock_enable = "ena0",
		ram_block13a_36.clk0_input_clock_enable = "none",
		ram_block13a_36.clk1_core_clock_enable = "none",
		ram_block13a_36.clk1_input_clock_enable = "none",
		ram_block13a_36.clk1_output_clock_enable = "ena1",
		ram_block13a_36.connectivity_checking = "OFF",
		ram_block13a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_36.operation_mode = "dual_port",
		ram_block13a_36.port_a_address_width = 13,
		ram_block13a_36.port_a_data_width = 1,
		ram_block13a_36.port_a_first_address = 32768,
		ram_block13a_36.port_a_first_bit_number = 4,
		ram_block13a_36.port_a_last_address = 40959,
		ram_block13a_36.port_a_logical_ram_depth = 131072,
		ram_block13a_36.port_a_logical_ram_width = 8,
		ram_block13a_36.port_b_address_clear = "clear1",
		ram_block13a_36.port_b_address_clock = "clock1",
		ram_block13a_36.port_b_address_width = 13,
		ram_block13a_36.port_b_data_out_clear = "clear1",
		ram_block13a_36.port_b_data_out_clock = "clock1",
		ram_block13a_36.port_b_data_width = 1,
		ram_block13a_36.port_b_first_address = 32768,
		ram_block13a_36.port_b_first_bit_number = 4,
		ram_block13a_36.port_b_last_address = 40959,
		ram_block13a_36.port_b_logical_ram_depth = 131072,
		ram_block13a_36.port_b_logical_ram_width = 8,
		ram_block13a_36.port_b_read_enable_clock = "clock1",
		ram_block13a_36.ram_block_type = "AUTO",
		ram_block13a_36.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_37portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_37.clk0_core_clock_enable = "ena0",
		ram_block13a_37.clk0_input_clock_enable = "none",
		ram_block13a_37.clk1_core_clock_enable = "none",
		ram_block13a_37.clk1_input_clock_enable = "none",
		ram_block13a_37.clk1_output_clock_enable = "ena1",
		ram_block13a_37.connectivity_checking = "OFF",
		ram_block13a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_37.operation_mode = "dual_port",
		ram_block13a_37.port_a_address_width = 13,
		ram_block13a_37.port_a_data_width = 1,
		ram_block13a_37.port_a_first_address = 32768,
		ram_block13a_37.port_a_first_bit_number = 5,
		ram_block13a_37.port_a_last_address = 40959,
		ram_block13a_37.port_a_logical_ram_depth = 131072,
		ram_block13a_37.port_a_logical_ram_width = 8,
		ram_block13a_37.port_b_address_clear = "clear1",
		ram_block13a_37.port_b_address_clock = "clock1",
		ram_block13a_37.port_b_address_width = 13,
		ram_block13a_37.port_b_data_out_clear = "clear1",
		ram_block13a_37.port_b_data_out_clock = "clock1",
		ram_block13a_37.port_b_data_width = 1,
		ram_block13a_37.port_b_first_address = 32768,
		ram_block13a_37.port_b_first_bit_number = 5,
		ram_block13a_37.port_b_last_address = 40959,
		ram_block13a_37.port_b_logical_ram_depth = 131072,
		ram_block13a_37.port_b_logical_ram_width = 8,
		ram_block13a_37.port_b_read_enable_clock = "clock1",
		ram_block13a_37.ram_block_type = "AUTO",
		ram_block13a_37.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_38portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_38.clk0_core_clock_enable = "ena0",
		ram_block13a_38.clk0_input_clock_enable = "none",
		ram_block13a_38.clk1_core_clock_enable = "none",
		ram_block13a_38.clk1_input_clock_enable = "none",
		ram_block13a_38.clk1_output_clock_enable = "ena1",
		ram_block13a_38.connectivity_checking = "OFF",
		ram_block13a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_38.operation_mode = "dual_port",
		ram_block13a_38.port_a_address_width = 13,
		ram_block13a_38.port_a_data_width = 1,
		ram_block13a_38.port_a_first_address = 32768,
		ram_block13a_38.port_a_first_bit_number = 6,
		ram_block13a_38.port_a_last_address = 40959,
		ram_block13a_38.port_a_logical_ram_depth = 131072,
		ram_block13a_38.port_a_logical_ram_width = 8,
		ram_block13a_38.port_b_address_clear = "clear1",
		ram_block13a_38.port_b_address_clock = "clock1",
		ram_block13a_38.port_b_address_width = 13,
		ram_block13a_38.port_b_data_out_clear = "clear1",
		ram_block13a_38.port_b_data_out_clock = "clock1",
		ram_block13a_38.port_b_data_width = 1,
		ram_block13a_38.port_b_first_address = 32768,
		ram_block13a_38.port_b_first_bit_number = 6,
		ram_block13a_38.port_b_last_address = 40959,
		ram_block13a_38.port_b_logical_ram_depth = 131072,
		ram_block13a_38.port_b_logical_ram_width = 8,
		ram_block13a_38.port_b_read_enable_clock = "clock1",
		ram_block13a_38.ram_block_type = "AUTO",
		ram_block13a_38.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[4]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[4]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_39portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_39.clk0_core_clock_enable = "ena0",
		ram_block13a_39.clk0_input_clock_enable = "none",
		ram_block13a_39.clk1_core_clock_enable = "none",
		ram_block13a_39.clk1_input_clock_enable = "none",
		ram_block13a_39.clk1_output_clock_enable = "ena1",
		ram_block13a_39.connectivity_checking = "OFF",
		ram_block13a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_39.operation_mode = "dual_port",
		ram_block13a_39.port_a_address_width = 13,
		ram_block13a_39.port_a_data_width = 1,
		ram_block13a_39.port_a_first_address = 32768,
		ram_block13a_39.port_a_first_bit_number = 7,
		ram_block13a_39.port_a_last_address = 40959,
		ram_block13a_39.port_a_logical_ram_depth = 131072,
		ram_block13a_39.port_a_logical_ram_width = 8,
		ram_block13a_39.port_b_address_clear = "clear1",
		ram_block13a_39.port_b_address_clock = "clock1",
		ram_block13a_39.port_b_address_width = 13,
		ram_block13a_39.port_b_data_out_clear = "clear1",
		ram_block13a_39.port_b_data_out_clock = "clock1",
		ram_block13a_39.port_b_data_width = 1,
		ram_block13a_39.port_b_first_address = 32768,
		ram_block13a_39.port_b_first_bit_number = 7,
		ram_block13a_39.port_b_last_address = 40959,
		ram_block13a_39.port_b_logical_ram_depth = 131072,
		ram_block13a_39.port_b_logical_ram_width = 8,
		ram_block13a_39.port_b_read_enable_clock = "clock1",
		ram_block13a_39.ram_block_type = "AUTO",
		ram_block13a_39.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_40portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_40.clk0_core_clock_enable = "ena0",
		ram_block13a_40.clk0_input_clock_enable = "none",
		ram_block13a_40.clk1_core_clock_enable = "none",
		ram_block13a_40.clk1_input_clock_enable = "none",
		ram_block13a_40.clk1_output_clock_enable = "ena1",
		ram_block13a_40.connectivity_checking = "OFF",
		ram_block13a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_40.operation_mode = "dual_port",
		ram_block13a_40.port_a_address_width = 13,
		ram_block13a_40.port_a_data_width = 1,
		ram_block13a_40.port_a_first_address = 40960,
		ram_block13a_40.port_a_first_bit_number = 0,
		ram_block13a_40.port_a_last_address = 49151,
		ram_block13a_40.port_a_logical_ram_depth = 131072,
		ram_block13a_40.port_a_logical_ram_width = 8,
		ram_block13a_40.port_b_address_clear = "clear1",
		ram_block13a_40.port_b_address_clock = "clock1",
		ram_block13a_40.port_b_address_width = 13,
		ram_block13a_40.port_b_data_out_clear = "clear1",
		ram_block13a_40.port_b_data_out_clock = "clock1",
		ram_block13a_40.port_b_data_width = 1,
		ram_block13a_40.port_b_first_address = 40960,
		ram_block13a_40.port_b_first_bit_number = 0,
		ram_block13a_40.port_b_last_address = 49151,
		ram_block13a_40.port_b_logical_ram_depth = 131072,
		ram_block13a_40.port_b_logical_ram_width = 8,
		ram_block13a_40.port_b_read_enable_clock = "clock1",
		ram_block13a_40.ram_block_type = "AUTO",
		ram_block13a_40.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_41portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_41.clk0_core_clock_enable = "ena0",
		ram_block13a_41.clk0_input_clock_enable = "none",
		ram_block13a_41.clk1_core_clock_enable = "none",
		ram_block13a_41.clk1_input_clock_enable = "none",
		ram_block13a_41.clk1_output_clock_enable = "ena1",
		ram_block13a_41.connectivity_checking = "OFF",
		ram_block13a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_41.operation_mode = "dual_port",
		ram_block13a_41.port_a_address_width = 13,
		ram_block13a_41.port_a_data_width = 1,
		ram_block13a_41.port_a_first_address = 40960,
		ram_block13a_41.port_a_first_bit_number = 1,
		ram_block13a_41.port_a_last_address = 49151,
		ram_block13a_41.port_a_logical_ram_depth = 131072,
		ram_block13a_41.port_a_logical_ram_width = 8,
		ram_block13a_41.port_b_address_clear = "clear1",
		ram_block13a_41.port_b_address_clock = "clock1",
		ram_block13a_41.port_b_address_width = 13,
		ram_block13a_41.port_b_data_out_clear = "clear1",
		ram_block13a_41.port_b_data_out_clock = "clock1",
		ram_block13a_41.port_b_data_width = 1,
		ram_block13a_41.port_b_first_address = 40960,
		ram_block13a_41.port_b_first_bit_number = 1,
		ram_block13a_41.port_b_last_address = 49151,
		ram_block13a_41.port_b_logical_ram_depth = 131072,
		ram_block13a_41.port_b_logical_ram_width = 8,
		ram_block13a_41.port_b_read_enable_clock = "clock1",
		ram_block13a_41.ram_block_type = "AUTO",
		ram_block13a_41.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_42portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_42.clk0_core_clock_enable = "ena0",
		ram_block13a_42.clk0_input_clock_enable = "none",
		ram_block13a_42.clk1_core_clock_enable = "none",
		ram_block13a_42.clk1_input_clock_enable = "none",
		ram_block13a_42.clk1_output_clock_enable = "ena1",
		ram_block13a_42.connectivity_checking = "OFF",
		ram_block13a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_42.operation_mode = "dual_port",
		ram_block13a_42.port_a_address_width = 13,
		ram_block13a_42.port_a_data_width = 1,
		ram_block13a_42.port_a_first_address = 40960,
		ram_block13a_42.port_a_first_bit_number = 2,
		ram_block13a_42.port_a_last_address = 49151,
		ram_block13a_42.port_a_logical_ram_depth = 131072,
		ram_block13a_42.port_a_logical_ram_width = 8,
		ram_block13a_42.port_b_address_clear = "clear1",
		ram_block13a_42.port_b_address_clock = "clock1",
		ram_block13a_42.port_b_address_width = 13,
		ram_block13a_42.port_b_data_out_clear = "clear1",
		ram_block13a_42.port_b_data_out_clock = "clock1",
		ram_block13a_42.port_b_data_width = 1,
		ram_block13a_42.port_b_first_address = 40960,
		ram_block13a_42.port_b_first_bit_number = 2,
		ram_block13a_42.port_b_last_address = 49151,
		ram_block13a_42.port_b_logical_ram_depth = 131072,
		ram_block13a_42.port_b_logical_ram_width = 8,
		ram_block13a_42.port_b_read_enable_clock = "clock1",
		ram_block13a_42.ram_block_type = "AUTO",
		ram_block13a_42.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_43portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_43.clk0_core_clock_enable = "ena0",
		ram_block13a_43.clk0_input_clock_enable = "none",
		ram_block13a_43.clk1_core_clock_enable = "none",
		ram_block13a_43.clk1_input_clock_enable = "none",
		ram_block13a_43.clk1_output_clock_enable = "ena1",
		ram_block13a_43.connectivity_checking = "OFF",
		ram_block13a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_43.operation_mode = "dual_port",
		ram_block13a_43.port_a_address_width = 13,
		ram_block13a_43.port_a_data_width = 1,
		ram_block13a_43.port_a_first_address = 40960,
		ram_block13a_43.port_a_first_bit_number = 3,
		ram_block13a_43.port_a_last_address = 49151,
		ram_block13a_43.port_a_logical_ram_depth = 131072,
		ram_block13a_43.port_a_logical_ram_width = 8,
		ram_block13a_43.port_b_address_clear = "clear1",
		ram_block13a_43.port_b_address_clock = "clock1",
		ram_block13a_43.port_b_address_width = 13,
		ram_block13a_43.port_b_data_out_clear = "clear1",
		ram_block13a_43.port_b_data_out_clock = "clock1",
		ram_block13a_43.port_b_data_width = 1,
		ram_block13a_43.port_b_first_address = 40960,
		ram_block13a_43.port_b_first_bit_number = 3,
		ram_block13a_43.port_b_last_address = 49151,
		ram_block13a_43.port_b_logical_ram_depth = 131072,
		ram_block13a_43.port_b_logical_ram_width = 8,
		ram_block13a_43.port_b_read_enable_clock = "clock1",
		ram_block13a_43.ram_block_type = "AUTO",
		ram_block13a_43.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_44portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_44.clk0_core_clock_enable = "ena0",
		ram_block13a_44.clk0_input_clock_enable = "none",
		ram_block13a_44.clk1_core_clock_enable = "none",
		ram_block13a_44.clk1_input_clock_enable = "none",
		ram_block13a_44.clk1_output_clock_enable = "ena1",
		ram_block13a_44.connectivity_checking = "OFF",
		ram_block13a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_44.operation_mode = "dual_port",
		ram_block13a_44.port_a_address_width = 13,
		ram_block13a_44.port_a_data_width = 1,
		ram_block13a_44.port_a_first_address = 40960,
		ram_block13a_44.port_a_first_bit_number = 4,
		ram_block13a_44.port_a_last_address = 49151,
		ram_block13a_44.port_a_logical_ram_depth = 131072,
		ram_block13a_44.port_a_logical_ram_width = 8,
		ram_block13a_44.port_b_address_clear = "clear1",
		ram_block13a_44.port_b_address_clock = "clock1",
		ram_block13a_44.port_b_address_width = 13,
		ram_block13a_44.port_b_data_out_clear = "clear1",
		ram_block13a_44.port_b_data_out_clock = "clock1",
		ram_block13a_44.port_b_data_width = 1,
		ram_block13a_44.port_b_first_address = 40960,
		ram_block13a_44.port_b_first_bit_number = 4,
		ram_block13a_44.port_b_last_address = 49151,
		ram_block13a_44.port_b_logical_ram_depth = 131072,
		ram_block13a_44.port_b_logical_ram_width = 8,
		ram_block13a_44.port_b_read_enable_clock = "clock1",
		ram_block13a_44.ram_block_type = "AUTO",
		ram_block13a_44.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_45portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_45.clk0_core_clock_enable = "ena0",
		ram_block13a_45.clk0_input_clock_enable = "none",
		ram_block13a_45.clk1_core_clock_enable = "none",
		ram_block13a_45.clk1_input_clock_enable = "none",
		ram_block13a_45.clk1_output_clock_enable = "ena1",
		ram_block13a_45.connectivity_checking = "OFF",
		ram_block13a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_45.operation_mode = "dual_port",
		ram_block13a_45.port_a_address_width = 13,
		ram_block13a_45.port_a_data_width = 1,
		ram_block13a_45.port_a_first_address = 40960,
		ram_block13a_45.port_a_first_bit_number = 5,
		ram_block13a_45.port_a_last_address = 49151,
		ram_block13a_45.port_a_logical_ram_depth = 131072,
		ram_block13a_45.port_a_logical_ram_width = 8,
		ram_block13a_45.port_b_address_clear = "clear1",
		ram_block13a_45.port_b_address_clock = "clock1",
		ram_block13a_45.port_b_address_width = 13,
		ram_block13a_45.port_b_data_out_clear = "clear1",
		ram_block13a_45.port_b_data_out_clock = "clock1",
		ram_block13a_45.port_b_data_width = 1,
		ram_block13a_45.port_b_first_address = 40960,
		ram_block13a_45.port_b_first_bit_number = 5,
		ram_block13a_45.port_b_last_address = 49151,
		ram_block13a_45.port_b_logical_ram_depth = 131072,
		ram_block13a_45.port_b_logical_ram_width = 8,
		ram_block13a_45.port_b_read_enable_clock = "clock1",
		ram_block13a_45.ram_block_type = "AUTO",
		ram_block13a_45.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_46portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_46.clk0_core_clock_enable = "ena0",
		ram_block13a_46.clk0_input_clock_enable = "none",
		ram_block13a_46.clk1_core_clock_enable = "none",
		ram_block13a_46.clk1_input_clock_enable = "none",
		ram_block13a_46.clk1_output_clock_enable = "ena1",
		ram_block13a_46.connectivity_checking = "OFF",
		ram_block13a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_46.operation_mode = "dual_port",
		ram_block13a_46.port_a_address_width = 13,
		ram_block13a_46.port_a_data_width = 1,
		ram_block13a_46.port_a_first_address = 40960,
		ram_block13a_46.port_a_first_bit_number = 6,
		ram_block13a_46.port_a_last_address = 49151,
		ram_block13a_46.port_a_logical_ram_depth = 131072,
		ram_block13a_46.port_a_logical_ram_width = 8,
		ram_block13a_46.port_b_address_clear = "clear1",
		ram_block13a_46.port_b_address_clock = "clock1",
		ram_block13a_46.port_b_address_width = 13,
		ram_block13a_46.port_b_data_out_clear = "clear1",
		ram_block13a_46.port_b_data_out_clock = "clock1",
		ram_block13a_46.port_b_data_width = 1,
		ram_block13a_46.port_b_first_address = 40960,
		ram_block13a_46.port_b_first_bit_number = 6,
		ram_block13a_46.port_b_last_address = 49151,
		ram_block13a_46.port_b_logical_ram_depth = 131072,
		ram_block13a_46.port_b_logical_ram_width = 8,
		ram_block13a_46.port_b_read_enable_clock = "clock1",
		ram_block13a_46.ram_block_type = "AUTO",
		ram_block13a_46.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[5]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[5]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_47portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_47.clk0_core_clock_enable = "ena0",
		ram_block13a_47.clk0_input_clock_enable = "none",
		ram_block13a_47.clk1_core_clock_enable = "none",
		ram_block13a_47.clk1_input_clock_enable = "none",
		ram_block13a_47.clk1_output_clock_enable = "ena1",
		ram_block13a_47.connectivity_checking = "OFF",
		ram_block13a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_47.operation_mode = "dual_port",
		ram_block13a_47.port_a_address_width = 13,
		ram_block13a_47.port_a_data_width = 1,
		ram_block13a_47.port_a_first_address = 40960,
		ram_block13a_47.port_a_first_bit_number = 7,
		ram_block13a_47.port_a_last_address = 49151,
		ram_block13a_47.port_a_logical_ram_depth = 131072,
		ram_block13a_47.port_a_logical_ram_width = 8,
		ram_block13a_47.port_b_address_clear = "clear1",
		ram_block13a_47.port_b_address_clock = "clock1",
		ram_block13a_47.port_b_address_width = 13,
		ram_block13a_47.port_b_data_out_clear = "clear1",
		ram_block13a_47.port_b_data_out_clock = "clock1",
		ram_block13a_47.port_b_data_width = 1,
		ram_block13a_47.port_b_first_address = 40960,
		ram_block13a_47.port_b_first_bit_number = 7,
		ram_block13a_47.port_b_last_address = 49151,
		ram_block13a_47.port_b_logical_ram_depth = 131072,
		ram_block13a_47.port_b_logical_ram_width = 8,
		ram_block13a_47.port_b_read_enable_clock = "clock1",
		ram_block13a_47.ram_block_type = "AUTO",
		ram_block13a_47.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_48portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_48.clk0_core_clock_enable = "ena0",
		ram_block13a_48.clk0_input_clock_enable = "none",
		ram_block13a_48.clk1_core_clock_enable = "none",
		ram_block13a_48.clk1_input_clock_enable = "none",
		ram_block13a_48.clk1_output_clock_enable = "ena1",
		ram_block13a_48.connectivity_checking = "OFF",
		ram_block13a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_48.operation_mode = "dual_port",
		ram_block13a_48.port_a_address_width = 13,
		ram_block13a_48.port_a_data_width = 1,
		ram_block13a_48.port_a_first_address = 49152,
		ram_block13a_48.port_a_first_bit_number = 0,
		ram_block13a_48.port_a_last_address = 57343,
		ram_block13a_48.port_a_logical_ram_depth = 131072,
		ram_block13a_48.port_a_logical_ram_width = 8,
		ram_block13a_48.port_b_address_clear = "clear1",
		ram_block13a_48.port_b_address_clock = "clock1",
		ram_block13a_48.port_b_address_width = 13,
		ram_block13a_48.port_b_data_out_clear = "clear1",
		ram_block13a_48.port_b_data_out_clock = "clock1",
		ram_block13a_48.port_b_data_width = 1,
		ram_block13a_48.port_b_first_address = 49152,
		ram_block13a_48.port_b_first_bit_number = 0,
		ram_block13a_48.port_b_last_address = 57343,
		ram_block13a_48.port_b_logical_ram_depth = 131072,
		ram_block13a_48.port_b_logical_ram_width = 8,
		ram_block13a_48.port_b_read_enable_clock = "clock1",
		ram_block13a_48.ram_block_type = "AUTO",
		ram_block13a_48.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_49portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_49.clk0_core_clock_enable = "ena0",
		ram_block13a_49.clk0_input_clock_enable = "none",
		ram_block13a_49.clk1_core_clock_enable = "none",
		ram_block13a_49.clk1_input_clock_enable = "none",
		ram_block13a_49.clk1_output_clock_enable = "ena1",
		ram_block13a_49.connectivity_checking = "OFF",
		ram_block13a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_49.operation_mode = "dual_port",
		ram_block13a_49.port_a_address_width = 13,
		ram_block13a_49.port_a_data_width = 1,
		ram_block13a_49.port_a_first_address = 49152,
		ram_block13a_49.port_a_first_bit_number = 1,
		ram_block13a_49.port_a_last_address = 57343,
		ram_block13a_49.port_a_logical_ram_depth = 131072,
		ram_block13a_49.port_a_logical_ram_width = 8,
		ram_block13a_49.port_b_address_clear = "clear1",
		ram_block13a_49.port_b_address_clock = "clock1",
		ram_block13a_49.port_b_address_width = 13,
		ram_block13a_49.port_b_data_out_clear = "clear1",
		ram_block13a_49.port_b_data_out_clock = "clock1",
		ram_block13a_49.port_b_data_width = 1,
		ram_block13a_49.port_b_first_address = 49152,
		ram_block13a_49.port_b_first_bit_number = 1,
		ram_block13a_49.port_b_last_address = 57343,
		ram_block13a_49.port_b_logical_ram_depth = 131072,
		ram_block13a_49.port_b_logical_ram_width = 8,
		ram_block13a_49.port_b_read_enable_clock = "clock1",
		ram_block13a_49.ram_block_type = "AUTO",
		ram_block13a_49.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_50portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_50.clk0_core_clock_enable = "ena0",
		ram_block13a_50.clk0_input_clock_enable = "none",
		ram_block13a_50.clk1_core_clock_enable = "none",
		ram_block13a_50.clk1_input_clock_enable = "none",
		ram_block13a_50.clk1_output_clock_enable = "ena1",
		ram_block13a_50.connectivity_checking = "OFF",
		ram_block13a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_50.operation_mode = "dual_port",
		ram_block13a_50.port_a_address_width = 13,
		ram_block13a_50.port_a_data_width = 1,
		ram_block13a_50.port_a_first_address = 49152,
		ram_block13a_50.port_a_first_bit_number = 2,
		ram_block13a_50.port_a_last_address = 57343,
		ram_block13a_50.port_a_logical_ram_depth = 131072,
		ram_block13a_50.port_a_logical_ram_width = 8,
		ram_block13a_50.port_b_address_clear = "clear1",
		ram_block13a_50.port_b_address_clock = "clock1",
		ram_block13a_50.port_b_address_width = 13,
		ram_block13a_50.port_b_data_out_clear = "clear1",
		ram_block13a_50.port_b_data_out_clock = "clock1",
		ram_block13a_50.port_b_data_width = 1,
		ram_block13a_50.port_b_first_address = 49152,
		ram_block13a_50.port_b_first_bit_number = 2,
		ram_block13a_50.port_b_last_address = 57343,
		ram_block13a_50.port_b_logical_ram_depth = 131072,
		ram_block13a_50.port_b_logical_ram_width = 8,
		ram_block13a_50.port_b_read_enable_clock = "clock1",
		ram_block13a_50.ram_block_type = "AUTO",
		ram_block13a_50.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_51portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_51.clk0_core_clock_enable = "ena0",
		ram_block13a_51.clk0_input_clock_enable = "none",
		ram_block13a_51.clk1_core_clock_enable = "none",
		ram_block13a_51.clk1_input_clock_enable = "none",
		ram_block13a_51.clk1_output_clock_enable = "ena1",
		ram_block13a_51.connectivity_checking = "OFF",
		ram_block13a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_51.operation_mode = "dual_port",
		ram_block13a_51.port_a_address_width = 13,
		ram_block13a_51.port_a_data_width = 1,
		ram_block13a_51.port_a_first_address = 49152,
		ram_block13a_51.port_a_first_bit_number = 3,
		ram_block13a_51.port_a_last_address = 57343,
		ram_block13a_51.port_a_logical_ram_depth = 131072,
		ram_block13a_51.port_a_logical_ram_width = 8,
		ram_block13a_51.port_b_address_clear = "clear1",
		ram_block13a_51.port_b_address_clock = "clock1",
		ram_block13a_51.port_b_address_width = 13,
		ram_block13a_51.port_b_data_out_clear = "clear1",
		ram_block13a_51.port_b_data_out_clock = "clock1",
		ram_block13a_51.port_b_data_width = 1,
		ram_block13a_51.port_b_first_address = 49152,
		ram_block13a_51.port_b_first_bit_number = 3,
		ram_block13a_51.port_b_last_address = 57343,
		ram_block13a_51.port_b_logical_ram_depth = 131072,
		ram_block13a_51.port_b_logical_ram_width = 8,
		ram_block13a_51.port_b_read_enable_clock = "clock1",
		ram_block13a_51.ram_block_type = "AUTO",
		ram_block13a_51.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_52portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_52.clk0_core_clock_enable = "ena0",
		ram_block13a_52.clk0_input_clock_enable = "none",
		ram_block13a_52.clk1_core_clock_enable = "none",
		ram_block13a_52.clk1_input_clock_enable = "none",
		ram_block13a_52.clk1_output_clock_enable = "ena1",
		ram_block13a_52.connectivity_checking = "OFF",
		ram_block13a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_52.operation_mode = "dual_port",
		ram_block13a_52.port_a_address_width = 13,
		ram_block13a_52.port_a_data_width = 1,
		ram_block13a_52.port_a_first_address = 49152,
		ram_block13a_52.port_a_first_bit_number = 4,
		ram_block13a_52.port_a_last_address = 57343,
		ram_block13a_52.port_a_logical_ram_depth = 131072,
		ram_block13a_52.port_a_logical_ram_width = 8,
		ram_block13a_52.port_b_address_clear = "clear1",
		ram_block13a_52.port_b_address_clock = "clock1",
		ram_block13a_52.port_b_address_width = 13,
		ram_block13a_52.port_b_data_out_clear = "clear1",
		ram_block13a_52.port_b_data_out_clock = "clock1",
		ram_block13a_52.port_b_data_width = 1,
		ram_block13a_52.port_b_first_address = 49152,
		ram_block13a_52.port_b_first_bit_number = 4,
		ram_block13a_52.port_b_last_address = 57343,
		ram_block13a_52.port_b_logical_ram_depth = 131072,
		ram_block13a_52.port_b_logical_ram_width = 8,
		ram_block13a_52.port_b_read_enable_clock = "clock1",
		ram_block13a_52.ram_block_type = "AUTO",
		ram_block13a_52.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_53portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_53.clk0_core_clock_enable = "ena0",
		ram_block13a_53.clk0_input_clock_enable = "none",
		ram_block13a_53.clk1_core_clock_enable = "none",
		ram_block13a_53.clk1_input_clock_enable = "none",
		ram_block13a_53.clk1_output_clock_enable = "ena1",
		ram_block13a_53.connectivity_checking = "OFF",
		ram_block13a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_53.operation_mode = "dual_port",
		ram_block13a_53.port_a_address_width = 13,
		ram_block13a_53.port_a_data_width = 1,
		ram_block13a_53.port_a_first_address = 49152,
		ram_block13a_53.port_a_first_bit_number = 5,
		ram_block13a_53.port_a_last_address = 57343,
		ram_block13a_53.port_a_logical_ram_depth = 131072,
		ram_block13a_53.port_a_logical_ram_width = 8,
		ram_block13a_53.port_b_address_clear = "clear1",
		ram_block13a_53.port_b_address_clock = "clock1",
		ram_block13a_53.port_b_address_width = 13,
		ram_block13a_53.port_b_data_out_clear = "clear1",
		ram_block13a_53.port_b_data_out_clock = "clock1",
		ram_block13a_53.port_b_data_width = 1,
		ram_block13a_53.port_b_first_address = 49152,
		ram_block13a_53.port_b_first_bit_number = 5,
		ram_block13a_53.port_b_last_address = 57343,
		ram_block13a_53.port_b_logical_ram_depth = 131072,
		ram_block13a_53.port_b_logical_ram_width = 8,
		ram_block13a_53.port_b_read_enable_clock = "clock1",
		ram_block13a_53.ram_block_type = "AUTO",
		ram_block13a_53.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_54portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_54.clk0_core_clock_enable = "ena0",
		ram_block13a_54.clk0_input_clock_enable = "none",
		ram_block13a_54.clk1_core_clock_enable = "none",
		ram_block13a_54.clk1_input_clock_enable = "none",
		ram_block13a_54.clk1_output_clock_enable = "ena1",
		ram_block13a_54.connectivity_checking = "OFF",
		ram_block13a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_54.operation_mode = "dual_port",
		ram_block13a_54.port_a_address_width = 13,
		ram_block13a_54.port_a_data_width = 1,
		ram_block13a_54.port_a_first_address = 49152,
		ram_block13a_54.port_a_first_bit_number = 6,
		ram_block13a_54.port_a_last_address = 57343,
		ram_block13a_54.port_a_logical_ram_depth = 131072,
		ram_block13a_54.port_a_logical_ram_width = 8,
		ram_block13a_54.port_b_address_clear = "clear1",
		ram_block13a_54.port_b_address_clock = "clock1",
		ram_block13a_54.port_b_address_width = 13,
		ram_block13a_54.port_b_data_out_clear = "clear1",
		ram_block13a_54.port_b_data_out_clock = "clock1",
		ram_block13a_54.port_b_data_width = 1,
		ram_block13a_54.port_b_first_address = 49152,
		ram_block13a_54.port_b_first_bit_number = 6,
		ram_block13a_54.port_b_last_address = 57343,
		ram_block13a_54.port_b_logical_ram_depth = 131072,
		ram_block13a_54.port_b_logical_ram_width = 8,
		ram_block13a_54.port_b_read_enable_clock = "clock1",
		ram_block13a_54.ram_block_type = "AUTO",
		ram_block13a_54.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[6]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[6]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_55portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_55.clk0_core_clock_enable = "ena0",
		ram_block13a_55.clk0_input_clock_enable = "none",
		ram_block13a_55.clk1_core_clock_enable = "none",
		ram_block13a_55.clk1_input_clock_enable = "none",
		ram_block13a_55.clk1_output_clock_enable = "ena1",
		ram_block13a_55.connectivity_checking = "OFF",
		ram_block13a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_55.operation_mode = "dual_port",
		ram_block13a_55.port_a_address_width = 13,
		ram_block13a_55.port_a_data_width = 1,
		ram_block13a_55.port_a_first_address = 49152,
		ram_block13a_55.port_a_first_bit_number = 7,
		ram_block13a_55.port_a_last_address = 57343,
		ram_block13a_55.port_a_logical_ram_depth = 131072,
		ram_block13a_55.port_a_logical_ram_width = 8,
		ram_block13a_55.port_b_address_clear = "clear1",
		ram_block13a_55.port_b_address_clock = "clock1",
		ram_block13a_55.port_b_address_width = 13,
		ram_block13a_55.port_b_data_out_clear = "clear1",
		ram_block13a_55.port_b_data_out_clock = "clock1",
		ram_block13a_55.port_b_data_width = 1,
		ram_block13a_55.port_b_first_address = 49152,
		ram_block13a_55.port_b_first_bit_number = 7,
		ram_block13a_55.port_b_last_address = 57343,
		ram_block13a_55.port_b_logical_ram_depth = 131072,
		ram_block13a_55.port_b_logical_ram_width = 8,
		ram_block13a_55.port_b_read_enable_clock = "clock1",
		ram_block13a_55.ram_block_type = "AUTO",
		ram_block13a_55.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_56portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_56.clk0_core_clock_enable = "ena0",
		ram_block13a_56.clk0_input_clock_enable = "none",
		ram_block13a_56.clk1_core_clock_enable = "none",
		ram_block13a_56.clk1_input_clock_enable = "none",
		ram_block13a_56.clk1_output_clock_enable = "ena1",
		ram_block13a_56.connectivity_checking = "OFF",
		ram_block13a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_56.operation_mode = "dual_port",
		ram_block13a_56.port_a_address_width = 13,
		ram_block13a_56.port_a_data_width = 1,
		ram_block13a_56.port_a_first_address = 57344,
		ram_block13a_56.port_a_first_bit_number = 0,
		ram_block13a_56.port_a_last_address = 65535,
		ram_block13a_56.port_a_logical_ram_depth = 131072,
		ram_block13a_56.port_a_logical_ram_width = 8,
		ram_block13a_56.port_b_address_clear = "clear1",
		ram_block13a_56.port_b_address_clock = "clock1",
		ram_block13a_56.port_b_address_width = 13,
		ram_block13a_56.port_b_data_out_clear = "clear1",
		ram_block13a_56.port_b_data_out_clock = "clock1",
		ram_block13a_56.port_b_data_width = 1,
		ram_block13a_56.port_b_first_address = 57344,
		ram_block13a_56.port_b_first_bit_number = 0,
		ram_block13a_56.port_b_last_address = 65535,
		ram_block13a_56.port_b_logical_ram_depth = 131072,
		ram_block13a_56.port_b_logical_ram_width = 8,
		ram_block13a_56.port_b_read_enable_clock = "clock1",
		ram_block13a_56.ram_block_type = "AUTO",
		ram_block13a_56.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_57portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_57.clk0_core_clock_enable = "ena0",
		ram_block13a_57.clk0_input_clock_enable = "none",
		ram_block13a_57.clk1_core_clock_enable = "none",
		ram_block13a_57.clk1_input_clock_enable = "none",
		ram_block13a_57.clk1_output_clock_enable = "ena1",
		ram_block13a_57.connectivity_checking = "OFF",
		ram_block13a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_57.operation_mode = "dual_port",
		ram_block13a_57.port_a_address_width = 13,
		ram_block13a_57.port_a_data_width = 1,
		ram_block13a_57.port_a_first_address = 57344,
		ram_block13a_57.port_a_first_bit_number = 1,
		ram_block13a_57.port_a_last_address = 65535,
		ram_block13a_57.port_a_logical_ram_depth = 131072,
		ram_block13a_57.port_a_logical_ram_width = 8,
		ram_block13a_57.port_b_address_clear = "clear1",
		ram_block13a_57.port_b_address_clock = "clock1",
		ram_block13a_57.port_b_address_width = 13,
		ram_block13a_57.port_b_data_out_clear = "clear1",
		ram_block13a_57.port_b_data_out_clock = "clock1",
		ram_block13a_57.port_b_data_width = 1,
		ram_block13a_57.port_b_first_address = 57344,
		ram_block13a_57.port_b_first_bit_number = 1,
		ram_block13a_57.port_b_last_address = 65535,
		ram_block13a_57.port_b_logical_ram_depth = 131072,
		ram_block13a_57.port_b_logical_ram_width = 8,
		ram_block13a_57.port_b_read_enable_clock = "clock1",
		ram_block13a_57.ram_block_type = "AUTO",
		ram_block13a_57.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_58portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_58.clk0_core_clock_enable = "ena0",
		ram_block13a_58.clk0_input_clock_enable = "none",
		ram_block13a_58.clk1_core_clock_enable = "none",
		ram_block13a_58.clk1_input_clock_enable = "none",
		ram_block13a_58.clk1_output_clock_enable = "ena1",
		ram_block13a_58.connectivity_checking = "OFF",
		ram_block13a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_58.operation_mode = "dual_port",
		ram_block13a_58.port_a_address_width = 13,
		ram_block13a_58.port_a_data_width = 1,
		ram_block13a_58.port_a_first_address = 57344,
		ram_block13a_58.port_a_first_bit_number = 2,
		ram_block13a_58.port_a_last_address = 65535,
		ram_block13a_58.port_a_logical_ram_depth = 131072,
		ram_block13a_58.port_a_logical_ram_width = 8,
		ram_block13a_58.port_b_address_clear = "clear1",
		ram_block13a_58.port_b_address_clock = "clock1",
		ram_block13a_58.port_b_address_width = 13,
		ram_block13a_58.port_b_data_out_clear = "clear1",
		ram_block13a_58.port_b_data_out_clock = "clock1",
		ram_block13a_58.port_b_data_width = 1,
		ram_block13a_58.port_b_first_address = 57344,
		ram_block13a_58.port_b_first_bit_number = 2,
		ram_block13a_58.port_b_last_address = 65535,
		ram_block13a_58.port_b_logical_ram_depth = 131072,
		ram_block13a_58.port_b_logical_ram_width = 8,
		ram_block13a_58.port_b_read_enable_clock = "clock1",
		ram_block13a_58.ram_block_type = "AUTO",
		ram_block13a_58.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_59portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_59.clk0_core_clock_enable = "ena0",
		ram_block13a_59.clk0_input_clock_enable = "none",
		ram_block13a_59.clk1_core_clock_enable = "none",
		ram_block13a_59.clk1_input_clock_enable = "none",
		ram_block13a_59.clk1_output_clock_enable = "ena1",
		ram_block13a_59.connectivity_checking = "OFF",
		ram_block13a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_59.operation_mode = "dual_port",
		ram_block13a_59.port_a_address_width = 13,
		ram_block13a_59.port_a_data_width = 1,
		ram_block13a_59.port_a_first_address = 57344,
		ram_block13a_59.port_a_first_bit_number = 3,
		ram_block13a_59.port_a_last_address = 65535,
		ram_block13a_59.port_a_logical_ram_depth = 131072,
		ram_block13a_59.port_a_logical_ram_width = 8,
		ram_block13a_59.port_b_address_clear = "clear1",
		ram_block13a_59.port_b_address_clock = "clock1",
		ram_block13a_59.port_b_address_width = 13,
		ram_block13a_59.port_b_data_out_clear = "clear1",
		ram_block13a_59.port_b_data_out_clock = "clock1",
		ram_block13a_59.port_b_data_width = 1,
		ram_block13a_59.port_b_first_address = 57344,
		ram_block13a_59.port_b_first_bit_number = 3,
		ram_block13a_59.port_b_last_address = 65535,
		ram_block13a_59.port_b_logical_ram_depth = 131072,
		ram_block13a_59.port_b_logical_ram_width = 8,
		ram_block13a_59.port_b_read_enable_clock = "clock1",
		ram_block13a_59.ram_block_type = "AUTO",
		ram_block13a_59.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_60portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_60.clk0_core_clock_enable = "ena0",
		ram_block13a_60.clk0_input_clock_enable = "none",
		ram_block13a_60.clk1_core_clock_enable = "none",
		ram_block13a_60.clk1_input_clock_enable = "none",
		ram_block13a_60.clk1_output_clock_enable = "ena1",
		ram_block13a_60.connectivity_checking = "OFF",
		ram_block13a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_60.operation_mode = "dual_port",
		ram_block13a_60.port_a_address_width = 13,
		ram_block13a_60.port_a_data_width = 1,
		ram_block13a_60.port_a_first_address = 57344,
		ram_block13a_60.port_a_first_bit_number = 4,
		ram_block13a_60.port_a_last_address = 65535,
		ram_block13a_60.port_a_logical_ram_depth = 131072,
		ram_block13a_60.port_a_logical_ram_width = 8,
		ram_block13a_60.port_b_address_clear = "clear1",
		ram_block13a_60.port_b_address_clock = "clock1",
		ram_block13a_60.port_b_address_width = 13,
		ram_block13a_60.port_b_data_out_clear = "clear1",
		ram_block13a_60.port_b_data_out_clock = "clock1",
		ram_block13a_60.port_b_data_width = 1,
		ram_block13a_60.port_b_first_address = 57344,
		ram_block13a_60.port_b_first_bit_number = 4,
		ram_block13a_60.port_b_last_address = 65535,
		ram_block13a_60.port_b_logical_ram_depth = 131072,
		ram_block13a_60.port_b_logical_ram_width = 8,
		ram_block13a_60.port_b_read_enable_clock = "clock1",
		ram_block13a_60.ram_block_type = "AUTO",
		ram_block13a_60.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_61portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_61.clk0_core_clock_enable = "ena0",
		ram_block13a_61.clk0_input_clock_enable = "none",
		ram_block13a_61.clk1_core_clock_enable = "none",
		ram_block13a_61.clk1_input_clock_enable = "none",
		ram_block13a_61.clk1_output_clock_enable = "ena1",
		ram_block13a_61.connectivity_checking = "OFF",
		ram_block13a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_61.operation_mode = "dual_port",
		ram_block13a_61.port_a_address_width = 13,
		ram_block13a_61.port_a_data_width = 1,
		ram_block13a_61.port_a_first_address = 57344,
		ram_block13a_61.port_a_first_bit_number = 5,
		ram_block13a_61.port_a_last_address = 65535,
		ram_block13a_61.port_a_logical_ram_depth = 131072,
		ram_block13a_61.port_a_logical_ram_width = 8,
		ram_block13a_61.port_b_address_clear = "clear1",
		ram_block13a_61.port_b_address_clock = "clock1",
		ram_block13a_61.port_b_address_width = 13,
		ram_block13a_61.port_b_data_out_clear = "clear1",
		ram_block13a_61.port_b_data_out_clock = "clock1",
		ram_block13a_61.port_b_data_width = 1,
		ram_block13a_61.port_b_first_address = 57344,
		ram_block13a_61.port_b_first_bit_number = 5,
		ram_block13a_61.port_b_last_address = 65535,
		ram_block13a_61.port_b_logical_ram_depth = 131072,
		ram_block13a_61.port_b_logical_ram_width = 8,
		ram_block13a_61.port_b_read_enable_clock = "clock1",
		ram_block13a_61.ram_block_type = "AUTO",
		ram_block13a_61.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_62portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_62.clk0_core_clock_enable = "ena0",
		ram_block13a_62.clk0_input_clock_enable = "none",
		ram_block13a_62.clk1_core_clock_enable = "none",
		ram_block13a_62.clk1_input_clock_enable = "none",
		ram_block13a_62.clk1_output_clock_enable = "ena1",
		ram_block13a_62.connectivity_checking = "OFF",
		ram_block13a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_62.operation_mode = "dual_port",
		ram_block13a_62.port_a_address_width = 13,
		ram_block13a_62.port_a_data_width = 1,
		ram_block13a_62.port_a_first_address = 57344,
		ram_block13a_62.port_a_first_bit_number = 6,
		ram_block13a_62.port_a_last_address = 65535,
		ram_block13a_62.port_a_logical_ram_depth = 131072,
		ram_block13a_62.port_a_logical_ram_width = 8,
		ram_block13a_62.port_b_address_clear = "clear1",
		ram_block13a_62.port_b_address_clock = "clock1",
		ram_block13a_62.port_b_address_width = 13,
		ram_block13a_62.port_b_data_out_clear = "clear1",
		ram_block13a_62.port_b_data_out_clock = "clock1",
		ram_block13a_62.port_b_data_width = 1,
		ram_block13a_62.port_b_first_address = 57344,
		ram_block13a_62.port_b_first_bit_number = 6,
		ram_block13a_62.port_b_last_address = 65535,
		ram_block13a_62.port_b_logical_ram_depth = 131072,
		ram_block13a_62.port_b_logical_ram_width = 8,
		ram_block13a_62.port_b_read_enable_clock = "clock1",
		ram_block13a_62.ram_block_type = "AUTO",
		ram_block13a_62.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[7]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[7]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_63portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_63.clk0_core_clock_enable = "ena0",
		ram_block13a_63.clk0_input_clock_enable = "none",
		ram_block13a_63.clk1_core_clock_enable = "none",
		ram_block13a_63.clk1_input_clock_enable = "none",
		ram_block13a_63.clk1_output_clock_enable = "ena1",
		ram_block13a_63.connectivity_checking = "OFF",
		ram_block13a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_63.operation_mode = "dual_port",
		ram_block13a_63.port_a_address_width = 13,
		ram_block13a_63.port_a_data_width = 1,
		ram_block13a_63.port_a_first_address = 57344,
		ram_block13a_63.port_a_first_bit_number = 7,
		ram_block13a_63.port_a_last_address = 65535,
		ram_block13a_63.port_a_logical_ram_depth = 131072,
		ram_block13a_63.port_a_logical_ram_width = 8,
		ram_block13a_63.port_b_address_clear = "clear1",
		ram_block13a_63.port_b_address_clock = "clock1",
		ram_block13a_63.port_b_address_width = 13,
		ram_block13a_63.port_b_data_out_clear = "clear1",
		ram_block13a_63.port_b_data_out_clock = "clock1",
		ram_block13a_63.port_b_data_width = 1,
		ram_block13a_63.port_b_first_address = 57344,
		ram_block13a_63.port_b_first_bit_number = 7,
		ram_block13a_63.port_b_last_address = 65535,
		ram_block13a_63.port_b_logical_ram_depth = 131072,
		ram_block13a_63.port_b_logical_ram_width = 8,
		ram_block13a_63.port_b_read_enable_clock = "clock1",
		ram_block13a_63.ram_block_type = "AUTO",
		ram_block13a_63.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_64portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_64.clk0_core_clock_enable = "ena0",
		ram_block13a_64.clk0_input_clock_enable = "none",
		ram_block13a_64.clk1_core_clock_enable = "none",
		ram_block13a_64.clk1_input_clock_enable = "none",
		ram_block13a_64.clk1_output_clock_enable = "ena1",
		ram_block13a_64.connectivity_checking = "OFF",
		ram_block13a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_64.operation_mode = "dual_port",
		ram_block13a_64.port_a_address_width = 13,
		ram_block13a_64.port_a_data_width = 1,
		ram_block13a_64.port_a_first_address = 65536,
		ram_block13a_64.port_a_first_bit_number = 0,
		ram_block13a_64.port_a_last_address = 73727,
		ram_block13a_64.port_a_logical_ram_depth = 131072,
		ram_block13a_64.port_a_logical_ram_width = 8,
		ram_block13a_64.port_b_address_clear = "clear1",
		ram_block13a_64.port_b_address_clock = "clock1",
		ram_block13a_64.port_b_address_width = 13,
		ram_block13a_64.port_b_data_out_clear = "clear1",
		ram_block13a_64.port_b_data_out_clock = "clock1",
		ram_block13a_64.port_b_data_width = 1,
		ram_block13a_64.port_b_first_address = 65536,
		ram_block13a_64.port_b_first_bit_number = 0,
		ram_block13a_64.port_b_last_address = 73727,
		ram_block13a_64.port_b_logical_ram_depth = 131072,
		ram_block13a_64.port_b_logical_ram_width = 8,
		ram_block13a_64.port_b_read_enable_clock = "clock1",
		ram_block13a_64.ram_block_type = "AUTO",
		ram_block13a_64.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_65portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_65.clk0_core_clock_enable = "ena0",
		ram_block13a_65.clk0_input_clock_enable = "none",
		ram_block13a_65.clk1_core_clock_enable = "none",
		ram_block13a_65.clk1_input_clock_enable = "none",
		ram_block13a_65.clk1_output_clock_enable = "ena1",
		ram_block13a_65.connectivity_checking = "OFF",
		ram_block13a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_65.operation_mode = "dual_port",
		ram_block13a_65.port_a_address_width = 13,
		ram_block13a_65.port_a_data_width = 1,
		ram_block13a_65.port_a_first_address = 65536,
		ram_block13a_65.port_a_first_bit_number = 1,
		ram_block13a_65.port_a_last_address = 73727,
		ram_block13a_65.port_a_logical_ram_depth = 131072,
		ram_block13a_65.port_a_logical_ram_width = 8,
		ram_block13a_65.port_b_address_clear = "clear1",
		ram_block13a_65.port_b_address_clock = "clock1",
		ram_block13a_65.port_b_address_width = 13,
		ram_block13a_65.port_b_data_out_clear = "clear1",
		ram_block13a_65.port_b_data_out_clock = "clock1",
		ram_block13a_65.port_b_data_width = 1,
		ram_block13a_65.port_b_first_address = 65536,
		ram_block13a_65.port_b_first_bit_number = 1,
		ram_block13a_65.port_b_last_address = 73727,
		ram_block13a_65.port_b_logical_ram_depth = 131072,
		ram_block13a_65.port_b_logical_ram_width = 8,
		ram_block13a_65.port_b_read_enable_clock = "clock1",
		ram_block13a_65.ram_block_type = "AUTO",
		ram_block13a_65.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_66portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_66.clk0_core_clock_enable = "ena0",
		ram_block13a_66.clk0_input_clock_enable = "none",
		ram_block13a_66.clk1_core_clock_enable = "none",
		ram_block13a_66.clk1_input_clock_enable = "none",
		ram_block13a_66.clk1_output_clock_enable = "ena1",
		ram_block13a_66.connectivity_checking = "OFF",
		ram_block13a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_66.operation_mode = "dual_port",
		ram_block13a_66.port_a_address_width = 13,
		ram_block13a_66.port_a_data_width = 1,
		ram_block13a_66.port_a_first_address = 65536,
		ram_block13a_66.port_a_first_bit_number = 2,
		ram_block13a_66.port_a_last_address = 73727,
		ram_block13a_66.port_a_logical_ram_depth = 131072,
		ram_block13a_66.port_a_logical_ram_width = 8,
		ram_block13a_66.port_b_address_clear = "clear1",
		ram_block13a_66.port_b_address_clock = "clock1",
		ram_block13a_66.port_b_address_width = 13,
		ram_block13a_66.port_b_data_out_clear = "clear1",
		ram_block13a_66.port_b_data_out_clock = "clock1",
		ram_block13a_66.port_b_data_width = 1,
		ram_block13a_66.port_b_first_address = 65536,
		ram_block13a_66.port_b_first_bit_number = 2,
		ram_block13a_66.port_b_last_address = 73727,
		ram_block13a_66.port_b_logical_ram_depth = 131072,
		ram_block13a_66.port_b_logical_ram_width = 8,
		ram_block13a_66.port_b_read_enable_clock = "clock1",
		ram_block13a_66.ram_block_type = "AUTO",
		ram_block13a_66.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_67portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_67.clk0_core_clock_enable = "ena0",
		ram_block13a_67.clk0_input_clock_enable = "none",
		ram_block13a_67.clk1_core_clock_enable = "none",
		ram_block13a_67.clk1_input_clock_enable = "none",
		ram_block13a_67.clk1_output_clock_enable = "ena1",
		ram_block13a_67.connectivity_checking = "OFF",
		ram_block13a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_67.operation_mode = "dual_port",
		ram_block13a_67.port_a_address_width = 13,
		ram_block13a_67.port_a_data_width = 1,
		ram_block13a_67.port_a_first_address = 65536,
		ram_block13a_67.port_a_first_bit_number = 3,
		ram_block13a_67.port_a_last_address = 73727,
		ram_block13a_67.port_a_logical_ram_depth = 131072,
		ram_block13a_67.port_a_logical_ram_width = 8,
		ram_block13a_67.port_b_address_clear = "clear1",
		ram_block13a_67.port_b_address_clock = "clock1",
		ram_block13a_67.port_b_address_width = 13,
		ram_block13a_67.port_b_data_out_clear = "clear1",
		ram_block13a_67.port_b_data_out_clock = "clock1",
		ram_block13a_67.port_b_data_width = 1,
		ram_block13a_67.port_b_first_address = 65536,
		ram_block13a_67.port_b_first_bit_number = 3,
		ram_block13a_67.port_b_last_address = 73727,
		ram_block13a_67.port_b_logical_ram_depth = 131072,
		ram_block13a_67.port_b_logical_ram_width = 8,
		ram_block13a_67.port_b_read_enable_clock = "clock1",
		ram_block13a_67.ram_block_type = "AUTO",
		ram_block13a_67.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_68portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_68.clk0_core_clock_enable = "ena0",
		ram_block13a_68.clk0_input_clock_enable = "none",
		ram_block13a_68.clk1_core_clock_enable = "none",
		ram_block13a_68.clk1_input_clock_enable = "none",
		ram_block13a_68.clk1_output_clock_enable = "ena1",
		ram_block13a_68.connectivity_checking = "OFF",
		ram_block13a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_68.operation_mode = "dual_port",
		ram_block13a_68.port_a_address_width = 13,
		ram_block13a_68.port_a_data_width = 1,
		ram_block13a_68.port_a_first_address = 65536,
		ram_block13a_68.port_a_first_bit_number = 4,
		ram_block13a_68.port_a_last_address = 73727,
		ram_block13a_68.port_a_logical_ram_depth = 131072,
		ram_block13a_68.port_a_logical_ram_width = 8,
		ram_block13a_68.port_b_address_clear = "clear1",
		ram_block13a_68.port_b_address_clock = "clock1",
		ram_block13a_68.port_b_address_width = 13,
		ram_block13a_68.port_b_data_out_clear = "clear1",
		ram_block13a_68.port_b_data_out_clock = "clock1",
		ram_block13a_68.port_b_data_width = 1,
		ram_block13a_68.port_b_first_address = 65536,
		ram_block13a_68.port_b_first_bit_number = 4,
		ram_block13a_68.port_b_last_address = 73727,
		ram_block13a_68.port_b_logical_ram_depth = 131072,
		ram_block13a_68.port_b_logical_ram_width = 8,
		ram_block13a_68.port_b_read_enable_clock = "clock1",
		ram_block13a_68.ram_block_type = "AUTO",
		ram_block13a_68.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_69portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_69.clk0_core_clock_enable = "ena0",
		ram_block13a_69.clk0_input_clock_enable = "none",
		ram_block13a_69.clk1_core_clock_enable = "none",
		ram_block13a_69.clk1_input_clock_enable = "none",
		ram_block13a_69.clk1_output_clock_enable = "ena1",
		ram_block13a_69.connectivity_checking = "OFF",
		ram_block13a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_69.operation_mode = "dual_port",
		ram_block13a_69.port_a_address_width = 13,
		ram_block13a_69.port_a_data_width = 1,
		ram_block13a_69.port_a_first_address = 65536,
		ram_block13a_69.port_a_first_bit_number = 5,
		ram_block13a_69.port_a_last_address = 73727,
		ram_block13a_69.port_a_logical_ram_depth = 131072,
		ram_block13a_69.port_a_logical_ram_width = 8,
		ram_block13a_69.port_b_address_clear = "clear1",
		ram_block13a_69.port_b_address_clock = "clock1",
		ram_block13a_69.port_b_address_width = 13,
		ram_block13a_69.port_b_data_out_clear = "clear1",
		ram_block13a_69.port_b_data_out_clock = "clock1",
		ram_block13a_69.port_b_data_width = 1,
		ram_block13a_69.port_b_first_address = 65536,
		ram_block13a_69.port_b_first_bit_number = 5,
		ram_block13a_69.port_b_last_address = 73727,
		ram_block13a_69.port_b_logical_ram_depth = 131072,
		ram_block13a_69.port_b_logical_ram_width = 8,
		ram_block13a_69.port_b_read_enable_clock = "clock1",
		ram_block13a_69.ram_block_type = "AUTO",
		ram_block13a_69.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_70portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_70.clk0_core_clock_enable = "ena0",
		ram_block13a_70.clk0_input_clock_enable = "none",
		ram_block13a_70.clk1_core_clock_enable = "none",
		ram_block13a_70.clk1_input_clock_enable = "none",
		ram_block13a_70.clk1_output_clock_enable = "ena1",
		ram_block13a_70.connectivity_checking = "OFF",
		ram_block13a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_70.operation_mode = "dual_port",
		ram_block13a_70.port_a_address_width = 13,
		ram_block13a_70.port_a_data_width = 1,
		ram_block13a_70.port_a_first_address = 65536,
		ram_block13a_70.port_a_first_bit_number = 6,
		ram_block13a_70.port_a_last_address = 73727,
		ram_block13a_70.port_a_logical_ram_depth = 131072,
		ram_block13a_70.port_a_logical_ram_width = 8,
		ram_block13a_70.port_b_address_clear = "clear1",
		ram_block13a_70.port_b_address_clock = "clock1",
		ram_block13a_70.port_b_address_width = 13,
		ram_block13a_70.port_b_data_out_clear = "clear1",
		ram_block13a_70.port_b_data_out_clock = "clock1",
		ram_block13a_70.port_b_data_width = 1,
		ram_block13a_70.port_b_first_address = 65536,
		ram_block13a_70.port_b_first_bit_number = 6,
		ram_block13a_70.port_b_last_address = 73727,
		ram_block13a_70.port_b_logical_ram_depth = 131072,
		ram_block13a_70.port_b_logical_ram_width = 8,
		ram_block13a_70.port_b_read_enable_clock = "clock1",
		ram_block13a_70.ram_block_type = "AUTO",
		ram_block13a_70.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[8]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[8]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_71portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_71.clk0_core_clock_enable = "ena0",
		ram_block13a_71.clk0_input_clock_enable = "none",
		ram_block13a_71.clk1_core_clock_enable = "none",
		ram_block13a_71.clk1_input_clock_enable = "none",
		ram_block13a_71.clk1_output_clock_enable = "ena1",
		ram_block13a_71.connectivity_checking = "OFF",
		ram_block13a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_71.operation_mode = "dual_port",
		ram_block13a_71.port_a_address_width = 13,
		ram_block13a_71.port_a_data_width = 1,
		ram_block13a_71.port_a_first_address = 65536,
		ram_block13a_71.port_a_first_bit_number = 7,
		ram_block13a_71.port_a_last_address = 73727,
		ram_block13a_71.port_a_logical_ram_depth = 131072,
		ram_block13a_71.port_a_logical_ram_width = 8,
		ram_block13a_71.port_b_address_clear = "clear1",
		ram_block13a_71.port_b_address_clock = "clock1",
		ram_block13a_71.port_b_address_width = 13,
		ram_block13a_71.port_b_data_out_clear = "clear1",
		ram_block13a_71.port_b_data_out_clock = "clock1",
		ram_block13a_71.port_b_data_width = 1,
		ram_block13a_71.port_b_first_address = 65536,
		ram_block13a_71.port_b_first_bit_number = 7,
		ram_block13a_71.port_b_last_address = 73727,
		ram_block13a_71.port_b_logical_ram_depth = 131072,
		ram_block13a_71.port_b_logical_ram_width = 8,
		ram_block13a_71.port_b_read_enable_clock = "clock1",
		ram_block13a_71.ram_block_type = "AUTO",
		ram_block13a_71.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_72
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_72portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_72.clk0_core_clock_enable = "ena0",
		ram_block13a_72.clk0_input_clock_enable = "none",
		ram_block13a_72.clk1_core_clock_enable = "none",
		ram_block13a_72.clk1_input_clock_enable = "none",
		ram_block13a_72.clk1_output_clock_enable = "ena1",
		ram_block13a_72.connectivity_checking = "OFF",
		ram_block13a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_72.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_72.operation_mode = "dual_port",
		ram_block13a_72.port_a_address_width = 13,
		ram_block13a_72.port_a_data_width = 1,
		ram_block13a_72.port_a_first_address = 73728,
		ram_block13a_72.port_a_first_bit_number = 0,
		ram_block13a_72.port_a_last_address = 81919,
		ram_block13a_72.port_a_logical_ram_depth = 131072,
		ram_block13a_72.port_a_logical_ram_width = 8,
		ram_block13a_72.port_b_address_clear = "clear1",
		ram_block13a_72.port_b_address_clock = "clock1",
		ram_block13a_72.port_b_address_width = 13,
		ram_block13a_72.port_b_data_out_clear = "clear1",
		ram_block13a_72.port_b_data_out_clock = "clock1",
		ram_block13a_72.port_b_data_width = 1,
		ram_block13a_72.port_b_first_address = 73728,
		ram_block13a_72.port_b_first_bit_number = 0,
		ram_block13a_72.port_b_last_address = 81919,
		ram_block13a_72.port_b_logical_ram_depth = 131072,
		ram_block13a_72.port_b_logical_ram_width = 8,
		ram_block13a_72.port_b_read_enable_clock = "clock1",
		ram_block13a_72.ram_block_type = "AUTO",
		ram_block13a_72.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_73
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_73portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_73.clk0_core_clock_enable = "ena0",
		ram_block13a_73.clk0_input_clock_enable = "none",
		ram_block13a_73.clk1_core_clock_enable = "none",
		ram_block13a_73.clk1_input_clock_enable = "none",
		ram_block13a_73.clk1_output_clock_enable = "ena1",
		ram_block13a_73.connectivity_checking = "OFF",
		ram_block13a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_73.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_73.operation_mode = "dual_port",
		ram_block13a_73.port_a_address_width = 13,
		ram_block13a_73.port_a_data_width = 1,
		ram_block13a_73.port_a_first_address = 73728,
		ram_block13a_73.port_a_first_bit_number = 1,
		ram_block13a_73.port_a_last_address = 81919,
		ram_block13a_73.port_a_logical_ram_depth = 131072,
		ram_block13a_73.port_a_logical_ram_width = 8,
		ram_block13a_73.port_b_address_clear = "clear1",
		ram_block13a_73.port_b_address_clock = "clock1",
		ram_block13a_73.port_b_address_width = 13,
		ram_block13a_73.port_b_data_out_clear = "clear1",
		ram_block13a_73.port_b_data_out_clock = "clock1",
		ram_block13a_73.port_b_data_width = 1,
		ram_block13a_73.port_b_first_address = 73728,
		ram_block13a_73.port_b_first_bit_number = 1,
		ram_block13a_73.port_b_last_address = 81919,
		ram_block13a_73.port_b_logical_ram_depth = 131072,
		ram_block13a_73.port_b_logical_ram_width = 8,
		ram_block13a_73.port_b_read_enable_clock = "clock1",
		ram_block13a_73.ram_block_type = "AUTO",
		ram_block13a_73.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_74
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_74portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_74.clk0_core_clock_enable = "ena0",
		ram_block13a_74.clk0_input_clock_enable = "none",
		ram_block13a_74.clk1_core_clock_enable = "none",
		ram_block13a_74.clk1_input_clock_enable = "none",
		ram_block13a_74.clk1_output_clock_enable = "ena1",
		ram_block13a_74.connectivity_checking = "OFF",
		ram_block13a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_74.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_74.operation_mode = "dual_port",
		ram_block13a_74.port_a_address_width = 13,
		ram_block13a_74.port_a_data_width = 1,
		ram_block13a_74.port_a_first_address = 73728,
		ram_block13a_74.port_a_first_bit_number = 2,
		ram_block13a_74.port_a_last_address = 81919,
		ram_block13a_74.port_a_logical_ram_depth = 131072,
		ram_block13a_74.port_a_logical_ram_width = 8,
		ram_block13a_74.port_b_address_clear = "clear1",
		ram_block13a_74.port_b_address_clock = "clock1",
		ram_block13a_74.port_b_address_width = 13,
		ram_block13a_74.port_b_data_out_clear = "clear1",
		ram_block13a_74.port_b_data_out_clock = "clock1",
		ram_block13a_74.port_b_data_width = 1,
		ram_block13a_74.port_b_first_address = 73728,
		ram_block13a_74.port_b_first_bit_number = 2,
		ram_block13a_74.port_b_last_address = 81919,
		ram_block13a_74.port_b_logical_ram_depth = 131072,
		ram_block13a_74.port_b_logical_ram_width = 8,
		ram_block13a_74.port_b_read_enable_clock = "clock1",
		ram_block13a_74.ram_block_type = "AUTO",
		ram_block13a_74.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_75
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_75portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_75.clk0_core_clock_enable = "ena0",
		ram_block13a_75.clk0_input_clock_enable = "none",
		ram_block13a_75.clk1_core_clock_enable = "none",
		ram_block13a_75.clk1_input_clock_enable = "none",
		ram_block13a_75.clk1_output_clock_enable = "ena1",
		ram_block13a_75.connectivity_checking = "OFF",
		ram_block13a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_75.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_75.operation_mode = "dual_port",
		ram_block13a_75.port_a_address_width = 13,
		ram_block13a_75.port_a_data_width = 1,
		ram_block13a_75.port_a_first_address = 73728,
		ram_block13a_75.port_a_first_bit_number = 3,
		ram_block13a_75.port_a_last_address = 81919,
		ram_block13a_75.port_a_logical_ram_depth = 131072,
		ram_block13a_75.port_a_logical_ram_width = 8,
		ram_block13a_75.port_b_address_clear = "clear1",
		ram_block13a_75.port_b_address_clock = "clock1",
		ram_block13a_75.port_b_address_width = 13,
		ram_block13a_75.port_b_data_out_clear = "clear1",
		ram_block13a_75.port_b_data_out_clock = "clock1",
		ram_block13a_75.port_b_data_width = 1,
		ram_block13a_75.port_b_first_address = 73728,
		ram_block13a_75.port_b_first_bit_number = 3,
		ram_block13a_75.port_b_last_address = 81919,
		ram_block13a_75.port_b_logical_ram_depth = 131072,
		ram_block13a_75.port_b_logical_ram_width = 8,
		ram_block13a_75.port_b_read_enable_clock = "clock1",
		ram_block13a_75.ram_block_type = "AUTO",
		ram_block13a_75.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_76
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_76portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_76.clk0_core_clock_enable = "ena0",
		ram_block13a_76.clk0_input_clock_enable = "none",
		ram_block13a_76.clk1_core_clock_enable = "none",
		ram_block13a_76.clk1_input_clock_enable = "none",
		ram_block13a_76.clk1_output_clock_enable = "ena1",
		ram_block13a_76.connectivity_checking = "OFF",
		ram_block13a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_76.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_76.operation_mode = "dual_port",
		ram_block13a_76.port_a_address_width = 13,
		ram_block13a_76.port_a_data_width = 1,
		ram_block13a_76.port_a_first_address = 73728,
		ram_block13a_76.port_a_first_bit_number = 4,
		ram_block13a_76.port_a_last_address = 81919,
		ram_block13a_76.port_a_logical_ram_depth = 131072,
		ram_block13a_76.port_a_logical_ram_width = 8,
		ram_block13a_76.port_b_address_clear = "clear1",
		ram_block13a_76.port_b_address_clock = "clock1",
		ram_block13a_76.port_b_address_width = 13,
		ram_block13a_76.port_b_data_out_clear = "clear1",
		ram_block13a_76.port_b_data_out_clock = "clock1",
		ram_block13a_76.port_b_data_width = 1,
		ram_block13a_76.port_b_first_address = 73728,
		ram_block13a_76.port_b_first_bit_number = 4,
		ram_block13a_76.port_b_last_address = 81919,
		ram_block13a_76.port_b_logical_ram_depth = 131072,
		ram_block13a_76.port_b_logical_ram_width = 8,
		ram_block13a_76.port_b_read_enable_clock = "clock1",
		ram_block13a_76.ram_block_type = "AUTO",
		ram_block13a_76.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_77
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_77portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_77.clk0_core_clock_enable = "ena0",
		ram_block13a_77.clk0_input_clock_enable = "none",
		ram_block13a_77.clk1_core_clock_enable = "none",
		ram_block13a_77.clk1_input_clock_enable = "none",
		ram_block13a_77.clk1_output_clock_enable = "ena1",
		ram_block13a_77.connectivity_checking = "OFF",
		ram_block13a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_77.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_77.operation_mode = "dual_port",
		ram_block13a_77.port_a_address_width = 13,
		ram_block13a_77.port_a_data_width = 1,
		ram_block13a_77.port_a_first_address = 73728,
		ram_block13a_77.port_a_first_bit_number = 5,
		ram_block13a_77.port_a_last_address = 81919,
		ram_block13a_77.port_a_logical_ram_depth = 131072,
		ram_block13a_77.port_a_logical_ram_width = 8,
		ram_block13a_77.port_b_address_clear = "clear1",
		ram_block13a_77.port_b_address_clock = "clock1",
		ram_block13a_77.port_b_address_width = 13,
		ram_block13a_77.port_b_data_out_clear = "clear1",
		ram_block13a_77.port_b_data_out_clock = "clock1",
		ram_block13a_77.port_b_data_width = 1,
		ram_block13a_77.port_b_first_address = 73728,
		ram_block13a_77.port_b_first_bit_number = 5,
		ram_block13a_77.port_b_last_address = 81919,
		ram_block13a_77.port_b_logical_ram_depth = 131072,
		ram_block13a_77.port_b_logical_ram_width = 8,
		ram_block13a_77.port_b_read_enable_clock = "clock1",
		ram_block13a_77.ram_block_type = "AUTO",
		ram_block13a_77.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_78
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_78portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_78.clk0_core_clock_enable = "ena0",
		ram_block13a_78.clk0_input_clock_enable = "none",
		ram_block13a_78.clk1_core_clock_enable = "none",
		ram_block13a_78.clk1_input_clock_enable = "none",
		ram_block13a_78.clk1_output_clock_enable = "ena1",
		ram_block13a_78.connectivity_checking = "OFF",
		ram_block13a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_78.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_78.operation_mode = "dual_port",
		ram_block13a_78.port_a_address_width = 13,
		ram_block13a_78.port_a_data_width = 1,
		ram_block13a_78.port_a_first_address = 73728,
		ram_block13a_78.port_a_first_bit_number = 6,
		ram_block13a_78.port_a_last_address = 81919,
		ram_block13a_78.port_a_logical_ram_depth = 131072,
		ram_block13a_78.port_a_logical_ram_width = 8,
		ram_block13a_78.port_b_address_clear = "clear1",
		ram_block13a_78.port_b_address_clock = "clock1",
		ram_block13a_78.port_b_address_width = 13,
		ram_block13a_78.port_b_data_out_clear = "clear1",
		ram_block13a_78.port_b_data_out_clock = "clock1",
		ram_block13a_78.port_b_data_width = 1,
		ram_block13a_78.port_b_first_address = 73728,
		ram_block13a_78.port_b_first_bit_number = 6,
		ram_block13a_78.port_b_last_address = 81919,
		ram_block13a_78.port_b_logical_ram_depth = 131072,
		ram_block13a_78.port_b_logical_ram_width = 8,
		ram_block13a_78.port_b_read_enable_clock = "clock1",
		ram_block13a_78.ram_block_type = "AUTO",
		ram_block13a_78.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_79
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[9]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[9]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_79portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_79.clk0_core_clock_enable = "ena0",
		ram_block13a_79.clk0_input_clock_enable = "none",
		ram_block13a_79.clk1_core_clock_enable = "none",
		ram_block13a_79.clk1_input_clock_enable = "none",
		ram_block13a_79.clk1_output_clock_enable = "ena1",
		ram_block13a_79.connectivity_checking = "OFF",
		ram_block13a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_79.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_79.operation_mode = "dual_port",
		ram_block13a_79.port_a_address_width = 13,
		ram_block13a_79.port_a_data_width = 1,
		ram_block13a_79.port_a_first_address = 73728,
		ram_block13a_79.port_a_first_bit_number = 7,
		ram_block13a_79.port_a_last_address = 81919,
		ram_block13a_79.port_a_logical_ram_depth = 131072,
		ram_block13a_79.port_a_logical_ram_width = 8,
		ram_block13a_79.port_b_address_clear = "clear1",
		ram_block13a_79.port_b_address_clock = "clock1",
		ram_block13a_79.port_b_address_width = 13,
		ram_block13a_79.port_b_data_out_clear = "clear1",
		ram_block13a_79.port_b_data_out_clock = "clock1",
		ram_block13a_79.port_b_data_width = 1,
		ram_block13a_79.port_b_first_address = 73728,
		ram_block13a_79.port_b_first_bit_number = 7,
		ram_block13a_79.port_b_last_address = 81919,
		ram_block13a_79.port_b_logical_ram_depth = 131072,
		ram_block13a_79.port_b_logical_ram_width = 8,
		ram_block13a_79.port_b_read_enable_clock = "clock1",
		ram_block13a_79.ram_block_type = "AUTO",
		ram_block13a_79.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_80
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_80portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_80.clk0_core_clock_enable = "ena0",
		ram_block13a_80.clk0_input_clock_enable = "none",
		ram_block13a_80.clk1_core_clock_enable = "none",
		ram_block13a_80.clk1_input_clock_enable = "none",
		ram_block13a_80.clk1_output_clock_enable = "ena1",
		ram_block13a_80.connectivity_checking = "OFF",
		ram_block13a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_80.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_80.operation_mode = "dual_port",
		ram_block13a_80.port_a_address_width = 13,
		ram_block13a_80.port_a_data_width = 1,
		ram_block13a_80.port_a_first_address = 81920,
		ram_block13a_80.port_a_first_bit_number = 0,
		ram_block13a_80.port_a_last_address = 90111,
		ram_block13a_80.port_a_logical_ram_depth = 131072,
		ram_block13a_80.port_a_logical_ram_width = 8,
		ram_block13a_80.port_b_address_clear = "clear1",
		ram_block13a_80.port_b_address_clock = "clock1",
		ram_block13a_80.port_b_address_width = 13,
		ram_block13a_80.port_b_data_out_clear = "clear1",
		ram_block13a_80.port_b_data_out_clock = "clock1",
		ram_block13a_80.port_b_data_width = 1,
		ram_block13a_80.port_b_first_address = 81920,
		ram_block13a_80.port_b_first_bit_number = 0,
		ram_block13a_80.port_b_last_address = 90111,
		ram_block13a_80.port_b_logical_ram_depth = 131072,
		ram_block13a_80.port_b_logical_ram_width = 8,
		ram_block13a_80.port_b_read_enable_clock = "clock1",
		ram_block13a_80.ram_block_type = "AUTO",
		ram_block13a_80.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_81
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_81portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_81.clk0_core_clock_enable = "ena0",
		ram_block13a_81.clk0_input_clock_enable = "none",
		ram_block13a_81.clk1_core_clock_enable = "none",
		ram_block13a_81.clk1_input_clock_enable = "none",
		ram_block13a_81.clk1_output_clock_enable = "ena1",
		ram_block13a_81.connectivity_checking = "OFF",
		ram_block13a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_81.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_81.operation_mode = "dual_port",
		ram_block13a_81.port_a_address_width = 13,
		ram_block13a_81.port_a_data_width = 1,
		ram_block13a_81.port_a_first_address = 81920,
		ram_block13a_81.port_a_first_bit_number = 1,
		ram_block13a_81.port_a_last_address = 90111,
		ram_block13a_81.port_a_logical_ram_depth = 131072,
		ram_block13a_81.port_a_logical_ram_width = 8,
		ram_block13a_81.port_b_address_clear = "clear1",
		ram_block13a_81.port_b_address_clock = "clock1",
		ram_block13a_81.port_b_address_width = 13,
		ram_block13a_81.port_b_data_out_clear = "clear1",
		ram_block13a_81.port_b_data_out_clock = "clock1",
		ram_block13a_81.port_b_data_width = 1,
		ram_block13a_81.port_b_first_address = 81920,
		ram_block13a_81.port_b_first_bit_number = 1,
		ram_block13a_81.port_b_last_address = 90111,
		ram_block13a_81.port_b_logical_ram_depth = 131072,
		ram_block13a_81.port_b_logical_ram_width = 8,
		ram_block13a_81.port_b_read_enable_clock = "clock1",
		ram_block13a_81.ram_block_type = "AUTO",
		ram_block13a_81.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_82
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_82portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_82.clk0_core_clock_enable = "ena0",
		ram_block13a_82.clk0_input_clock_enable = "none",
		ram_block13a_82.clk1_core_clock_enable = "none",
		ram_block13a_82.clk1_input_clock_enable = "none",
		ram_block13a_82.clk1_output_clock_enable = "ena1",
		ram_block13a_82.connectivity_checking = "OFF",
		ram_block13a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_82.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_82.operation_mode = "dual_port",
		ram_block13a_82.port_a_address_width = 13,
		ram_block13a_82.port_a_data_width = 1,
		ram_block13a_82.port_a_first_address = 81920,
		ram_block13a_82.port_a_first_bit_number = 2,
		ram_block13a_82.port_a_last_address = 90111,
		ram_block13a_82.port_a_logical_ram_depth = 131072,
		ram_block13a_82.port_a_logical_ram_width = 8,
		ram_block13a_82.port_b_address_clear = "clear1",
		ram_block13a_82.port_b_address_clock = "clock1",
		ram_block13a_82.port_b_address_width = 13,
		ram_block13a_82.port_b_data_out_clear = "clear1",
		ram_block13a_82.port_b_data_out_clock = "clock1",
		ram_block13a_82.port_b_data_width = 1,
		ram_block13a_82.port_b_first_address = 81920,
		ram_block13a_82.port_b_first_bit_number = 2,
		ram_block13a_82.port_b_last_address = 90111,
		ram_block13a_82.port_b_logical_ram_depth = 131072,
		ram_block13a_82.port_b_logical_ram_width = 8,
		ram_block13a_82.port_b_read_enable_clock = "clock1",
		ram_block13a_82.ram_block_type = "AUTO",
		ram_block13a_82.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_83
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_83portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_83.clk0_core_clock_enable = "ena0",
		ram_block13a_83.clk0_input_clock_enable = "none",
		ram_block13a_83.clk1_core_clock_enable = "none",
		ram_block13a_83.clk1_input_clock_enable = "none",
		ram_block13a_83.clk1_output_clock_enable = "ena1",
		ram_block13a_83.connectivity_checking = "OFF",
		ram_block13a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_83.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_83.operation_mode = "dual_port",
		ram_block13a_83.port_a_address_width = 13,
		ram_block13a_83.port_a_data_width = 1,
		ram_block13a_83.port_a_first_address = 81920,
		ram_block13a_83.port_a_first_bit_number = 3,
		ram_block13a_83.port_a_last_address = 90111,
		ram_block13a_83.port_a_logical_ram_depth = 131072,
		ram_block13a_83.port_a_logical_ram_width = 8,
		ram_block13a_83.port_b_address_clear = "clear1",
		ram_block13a_83.port_b_address_clock = "clock1",
		ram_block13a_83.port_b_address_width = 13,
		ram_block13a_83.port_b_data_out_clear = "clear1",
		ram_block13a_83.port_b_data_out_clock = "clock1",
		ram_block13a_83.port_b_data_width = 1,
		ram_block13a_83.port_b_first_address = 81920,
		ram_block13a_83.port_b_first_bit_number = 3,
		ram_block13a_83.port_b_last_address = 90111,
		ram_block13a_83.port_b_logical_ram_depth = 131072,
		ram_block13a_83.port_b_logical_ram_width = 8,
		ram_block13a_83.port_b_read_enable_clock = "clock1",
		ram_block13a_83.ram_block_type = "AUTO",
		ram_block13a_83.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_84
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_84portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_84.clk0_core_clock_enable = "ena0",
		ram_block13a_84.clk0_input_clock_enable = "none",
		ram_block13a_84.clk1_core_clock_enable = "none",
		ram_block13a_84.clk1_input_clock_enable = "none",
		ram_block13a_84.clk1_output_clock_enable = "ena1",
		ram_block13a_84.connectivity_checking = "OFF",
		ram_block13a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_84.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_84.operation_mode = "dual_port",
		ram_block13a_84.port_a_address_width = 13,
		ram_block13a_84.port_a_data_width = 1,
		ram_block13a_84.port_a_first_address = 81920,
		ram_block13a_84.port_a_first_bit_number = 4,
		ram_block13a_84.port_a_last_address = 90111,
		ram_block13a_84.port_a_logical_ram_depth = 131072,
		ram_block13a_84.port_a_logical_ram_width = 8,
		ram_block13a_84.port_b_address_clear = "clear1",
		ram_block13a_84.port_b_address_clock = "clock1",
		ram_block13a_84.port_b_address_width = 13,
		ram_block13a_84.port_b_data_out_clear = "clear1",
		ram_block13a_84.port_b_data_out_clock = "clock1",
		ram_block13a_84.port_b_data_width = 1,
		ram_block13a_84.port_b_first_address = 81920,
		ram_block13a_84.port_b_first_bit_number = 4,
		ram_block13a_84.port_b_last_address = 90111,
		ram_block13a_84.port_b_logical_ram_depth = 131072,
		ram_block13a_84.port_b_logical_ram_width = 8,
		ram_block13a_84.port_b_read_enable_clock = "clock1",
		ram_block13a_84.ram_block_type = "AUTO",
		ram_block13a_84.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_85
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_85portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_85.clk0_core_clock_enable = "ena0",
		ram_block13a_85.clk0_input_clock_enable = "none",
		ram_block13a_85.clk1_core_clock_enable = "none",
		ram_block13a_85.clk1_input_clock_enable = "none",
		ram_block13a_85.clk1_output_clock_enable = "ena1",
		ram_block13a_85.connectivity_checking = "OFF",
		ram_block13a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_85.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_85.operation_mode = "dual_port",
		ram_block13a_85.port_a_address_width = 13,
		ram_block13a_85.port_a_data_width = 1,
		ram_block13a_85.port_a_first_address = 81920,
		ram_block13a_85.port_a_first_bit_number = 5,
		ram_block13a_85.port_a_last_address = 90111,
		ram_block13a_85.port_a_logical_ram_depth = 131072,
		ram_block13a_85.port_a_logical_ram_width = 8,
		ram_block13a_85.port_b_address_clear = "clear1",
		ram_block13a_85.port_b_address_clock = "clock1",
		ram_block13a_85.port_b_address_width = 13,
		ram_block13a_85.port_b_data_out_clear = "clear1",
		ram_block13a_85.port_b_data_out_clock = "clock1",
		ram_block13a_85.port_b_data_width = 1,
		ram_block13a_85.port_b_first_address = 81920,
		ram_block13a_85.port_b_first_bit_number = 5,
		ram_block13a_85.port_b_last_address = 90111,
		ram_block13a_85.port_b_logical_ram_depth = 131072,
		ram_block13a_85.port_b_logical_ram_width = 8,
		ram_block13a_85.port_b_read_enable_clock = "clock1",
		ram_block13a_85.ram_block_type = "AUTO",
		ram_block13a_85.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_86
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_86portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_86.clk0_core_clock_enable = "ena0",
		ram_block13a_86.clk0_input_clock_enable = "none",
		ram_block13a_86.clk1_core_clock_enable = "none",
		ram_block13a_86.clk1_input_clock_enable = "none",
		ram_block13a_86.clk1_output_clock_enable = "ena1",
		ram_block13a_86.connectivity_checking = "OFF",
		ram_block13a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_86.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_86.operation_mode = "dual_port",
		ram_block13a_86.port_a_address_width = 13,
		ram_block13a_86.port_a_data_width = 1,
		ram_block13a_86.port_a_first_address = 81920,
		ram_block13a_86.port_a_first_bit_number = 6,
		ram_block13a_86.port_a_last_address = 90111,
		ram_block13a_86.port_a_logical_ram_depth = 131072,
		ram_block13a_86.port_a_logical_ram_width = 8,
		ram_block13a_86.port_b_address_clear = "clear1",
		ram_block13a_86.port_b_address_clock = "clock1",
		ram_block13a_86.port_b_address_width = 13,
		ram_block13a_86.port_b_data_out_clear = "clear1",
		ram_block13a_86.port_b_data_out_clock = "clock1",
		ram_block13a_86.port_b_data_width = 1,
		ram_block13a_86.port_b_first_address = 81920,
		ram_block13a_86.port_b_first_bit_number = 6,
		ram_block13a_86.port_b_last_address = 90111,
		ram_block13a_86.port_b_logical_ram_depth = 131072,
		ram_block13a_86.port_b_logical_ram_width = 8,
		ram_block13a_86.port_b_read_enable_clock = "clock1",
		ram_block13a_86.ram_block_type = "AUTO",
		ram_block13a_86.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_87
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[10]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[10]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_87portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_87.clk0_core_clock_enable = "ena0",
		ram_block13a_87.clk0_input_clock_enable = "none",
		ram_block13a_87.clk1_core_clock_enable = "none",
		ram_block13a_87.clk1_input_clock_enable = "none",
		ram_block13a_87.clk1_output_clock_enable = "ena1",
		ram_block13a_87.connectivity_checking = "OFF",
		ram_block13a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_87.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_87.operation_mode = "dual_port",
		ram_block13a_87.port_a_address_width = 13,
		ram_block13a_87.port_a_data_width = 1,
		ram_block13a_87.port_a_first_address = 81920,
		ram_block13a_87.port_a_first_bit_number = 7,
		ram_block13a_87.port_a_last_address = 90111,
		ram_block13a_87.port_a_logical_ram_depth = 131072,
		ram_block13a_87.port_a_logical_ram_width = 8,
		ram_block13a_87.port_b_address_clear = "clear1",
		ram_block13a_87.port_b_address_clock = "clock1",
		ram_block13a_87.port_b_address_width = 13,
		ram_block13a_87.port_b_data_out_clear = "clear1",
		ram_block13a_87.port_b_data_out_clock = "clock1",
		ram_block13a_87.port_b_data_width = 1,
		ram_block13a_87.port_b_first_address = 81920,
		ram_block13a_87.port_b_first_bit_number = 7,
		ram_block13a_87.port_b_last_address = 90111,
		ram_block13a_87.port_b_logical_ram_depth = 131072,
		ram_block13a_87.port_b_logical_ram_width = 8,
		ram_block13a_87.port_b_read_enable_clock = "clock1",
		ram_block13a_87.ram_block_type = "AUTO",
		ram_block13a_87.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_88
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_88portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_88.clk0_core_clock_enable = "ena0",
		ram_block13a_88.clk0_input_clock_enable = "none",
		ram_block13a_88.clk1_core_clock_enable = "none",
		ram_block13a_88.clk1_input_clock_enable = "none",
		ram_block13a_88.clk1_output_clock_enable = "ena1",
		ram_block13a_88.connectivity_checking = "OFF",
		ram_block13a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_88.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_88.operation_mode = "dual_port",
		ram_block13a_88.port_a_address_width = 13,
		ram_block13a_88.port_a_data_width = 1,
		ram_block13a_88.port_a_first_address = 90112,
		ram_block13a_88.port_a_first_bit_number = 0,
		ram_block13a_88.port_a_last_address = 98303,
		ram_block13a_88.port_a_logical_ram_depth = 131072,
		ram_block13a_88.port_a_logical_ram_width = 8,
		ram_block13a_88.port_b_address_clear = "clear1",
		ram_block13a_88.port_b_address_clock = "clock1",
		ram_block13a_88.port_b_address_width = 13,
		ram_block13a_88.port_b_data_out_clear = "clear1",
		ram_block13a_88.port_b_data_out_clock = "clock1",
		ram_block13a_88.port_b_data_width = 1,
		ram_block13a_88.port_b_first_address = 90112,
		ram_block13a_88.port_b_first_bit_number = 0,
		ram_block13a_88.port_b_last_address = 98303,
		ram_block13a_88.port_b_logical_ram_depth = 131072,
		ram_block13a_88.port_b_logical_ram_width = 8,
		ram_block13a_88.port_b_read_enable_clock = "clock1",
		ram_block13a_88.ram_block_type = "AUTO",
		ram_block13a_88.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_89
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_89portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_89.clk0_core_clock_enable = "ena0",
		ram_block13a_89.clk0_input_clock_enable = "none",
		ram_block13a_89.clk1_core_clock_enable = "none",
		ram_block13a_89.clk1_input_clock_enable = "none",
		ram_block13a_89.clk1_output_clock_enable = "ena1",
		ram_block13a_89.connectivity_checking = "OFF",
		ram_block13a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_89.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_89.operation_mode = "dual_port",
		ram_block13a_89.port_a_address_width = 13,
		ram_block13a_89.port_a_data_width = 1,
		ram_block13a_89.port_a_first_address = 90112,
		ram_block13a_89.port_a_first_bit_number = 1,
		ram_block13a_89.port_a_last_address = 98303,
		ram_block13a_89.port_a_logical_ram_depth = 131072,
		ram_block13a_89.port_a_logical_ram_width = 8,
		ram_block13a_89.port_b_address_clear = "clear1",
		ram_block13a_89.port_b_address_clock = "clock1",
		ram_block13a_89.port_b_address_width = 13,
		ram_block13a_89.port_b_data_out_clear = "clear1",
		ram_block13a_89.port_b_data_out_clock = "clock1",
		ram_block13a_89.port_b_data_width = 1,
		ram_block13a_89.port_b_first_address = 90112,
		ram_block13a_89.port_b_first_bit_number = 1,
		ram_block13a_89.port_b_last_address = 98303,
		ram_block13a_89.port_b_logical_ram_depth = 131072,
		ram_block13a_89.port_b_logical_ram_width = 8,
		ram_block13a_89.port_b_read_enable_clock = "clock1",
		ram_block13a_89.ram_block_type = "AUTO",
		ram_block13a_89.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_90
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_90portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_90.clk0_core_clock_enable = "ena0",
		ram_block13a_90.clk0_input_clock_enable = "none",
		ram_block13a_90.clk1_core_clock_enable = "none",
		ram_block13a_90.clk1_input_clock_enable = "none",
		ram_block13a_90.clk1_output_clock_enable = "ena1",
		ram_block13a_90.connectivity_checking = "OFF",
		ram_block13a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_90.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_90.operation_mode = "dual_port",
		ram_block13a_90.port_a_address_width = 13,
		ram_block13a_90.port_a_data_width = 1,
		ram_block13a_90.port_a_first_address = 90112,
		ram_block13a_90.port_a_first_bit_number = 2,
		ram_block13a_90.port_a_last_address = 98303,
		ram_block13a_90.port_a_logical_ram_depth = 131072,
		ram_block13a_90.port_a_logical_ram_width = 8,
		ram_block13a_90.port_b_address_clear = "clear1",
		ram_block13a_90.port_b_address_clock = "clock1",
		ram_block13a_90.port_b_address_width = 13,
		ram_block13a_90.port_b_data_out_clear = "clear1",
		ram_block13a_90.port_b_data_out_clock = "clock1",
		ram_block13a_90.port_b_data_width = 1,
		ram_block13a_90.port_b_first_address = 90112,
		ram_block13a_90.port_b_first_bit_number = 2,
		ram_block13a_90.port_b_last_address = 98303,
		ram_block13a_90.port_b_logical_ram_depth = 131072,
		ram_block13a_90.port_b_logical_ram_width = 8,
		ram_block13a_90.port_b_read_enable_clock = "clock1",
		ram_block13a_90.ram_block_type = "AUTO",
		ram_block13a_90.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_91
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_91portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_91.clk0_core_clock_enable = "ena0",
		ram_block13a_91.clk0_input_clock_enable = "none",
		ram_block13a_91.clk1_core_clock_enable = "none",
		ram_block13a_91.clk1_input_clock_enable = "none",
		ram_block13a_91.clk1_output_clock_enable = "ena1",
		ram_block13a_91.connectivity_checking = "OFF",
		ram_block13a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_91.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_91.operation_mode = "dual_port",
		ram_block13a_91.port_a_address_width = 13,
		ram_block13a_91.port_a_data_width = 1,
		ram_block13a_91.port_a_first_address = 90112,
		ram_block13a_91.port_a_first_bit_number = 3,
		ram_block13a_91.port_a_last_address = 98303,
		ram_block13a_91.port_a_logical_ram_depth = 131072,
		ram_block13a_91.port_a_logical_ram_width = 8,
		ram_block13a_91.port_b_address_clear = "clear1",
		ram_block13a_91.port_b_address_clock = "clock1",
		ram_block13a_91.port_b_address_width = 13,
		ram_block13a_91.port_b_data_out_clear = "clear1",
		ram_block13a_91.port_b_data_out_clock = "clock1",
		ram_block13a_91.port_b_data_width = 1,
		ram_block13a_91.port_b_first_address = 90112,
		ram_block13a_91.port_b_first_bit_number = 3,
		ram_block13a_91.port_b_last_address = 98303,
		ram_block13a_91.port_b_logical_ram_depth = 131072,
		ram_block13a_91.port_b_logical_ram_width = 8,
		ram_block13a_91.port_b_read_enable_clock = "clock1",
		ram_block13a_91.ram_block_type = "AUTO",
		ram_block13a_91.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_92
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_92portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_92.clk0_core_clock_enable = "ena0",
		ram_block13a_92.clk0_input_clock_enable = "none",
		ram_block13a_92.clk1_core_clock_enable = "none",
		ram_block13a_92.clk1_input_clock_enable = "none",
		ram_block13a_92.clk1_output_clock_enable = "ena1",
		ram_block13a_92.connectivity_checking = "OFF",
		ram_block13a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_92.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_92.operation_mode = "dual_port",
		ram_block13a_92.port_a_address_width = 13,
		ram_block13a_92.port_a_data_width = 1,
		ram_block13a_92.port_a_first_address = 90112,
		ram_block13a_92.port_a_first_bit_number = 4,
		ram_block13a_92.port_a_last_address = 98303,
		ram_block13a_92.port_a_logical_ram_depth = 131072,
		ram_block13a_92.port_a_logical_ram_width = 8,
		ram_block13a_92.port_b_address_clear = "clear1",
		ram_block13a_92.port_b_address_clock = "clock1",
		ram_block13a_92.port_b_address_width = 13,
		ram_block13a_92.port_b_data_out_clear = "clear1",
		ram_block13a_92.port_b_data_out_clock = "clock1",
		ram_block13a_92.port_b_data_width = 1,
		ram_block13a_92.port_b_first_address = 90112,
		ram_block13a_92.port_b_first_bit_number = 4,
		ram_block13a_92.port_b_last_address = 98303,
		ram_block13a_92.port_b_logical_ram_depth = 131072,
		ram_block13a_92.port_b_logical_ram_width = 8,
		ram_block13a_92.port_b_read_enable_clock = "clock1",
		ram_block13a_92.ram_block_type = "AUTO",
		ram_block13a_92.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_93
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_93portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_93.clk0_core_clock_enable = "ena0",
		ram_block13a_93.clk0_input_clock_enable = "none",
		ram_block13a_93.clk1_core_clock_enable = "none",
		ram_block13a_93.clk1_input_clock_enable = "none",
		ram_block13a_93.clk1_output_clock_enable = "ena1",
		ram_block13a_93.connectivity_checking = "OFF",
		ram_block13a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_93.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_93.operation_mode = "dual_port",
		ram_block13a_93.port_a_address_width = 13,
		ram_block13a_93.port_a_data_width = 1,
		ram_block13a_93.port_a_first_address = 90112,
		ram_block13a_93.port_a_first_bit_number = 5,
		ram_block13a_93.port_a_last_address = 98303,
		ram_block13a_93.port_a_logical_ram_depth = 131072,
		ram_block13a_93.port_a_logical_ram_width = 8,
		ram_block13a_93.port_b_address_clear = "clear1",
		ram_block13a_93.port_b_address_clock = "clock1",
		ram_block13a_93.port_b_address_width = 13,
		ram_block13a_93.port_b_data_out_clear = "clear1",
		ram_block13a_93.port_b_data_out_clock = "clock1",
		ram_block13a_93.port_b_data_width = 1,
		ram_block13a_93.port_b_first_address = 90112,
		ram_block13a_93.port_b_first_bit_number = 5,
		ram_block13a_93.port_b_last_address = 98303,
		ram_block13a_93.port_b_logical_ram_depth = 131072,
		ram_block13a_93.port_b_logical_ram_width = 8,
		ram_block13a_93.port_b_read_enable_clock = "clock1",
		ram_block13a_93.ram_block_type = "AUTO",
		ram_block13a_93.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_94
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_94portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_94.clk0_core_clock_enable = "ena0",
		ram_block13a_94.clk0_input_clock_enable = "none",
		ram_block13a_94.clk1_core_clock_enable = "none",
		ram_block13a_94.clk1_input_clock_enable = "none",
		ram_block13a_94.clk1_output_clock_enable = "ena1",
		ram_block13a_94.connectivity_checking = "OFF",
		ram_block13a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_94.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_94.operation_mode = "dual_port",
		ram_block13a_94.port_a_address_width = 13,
		ram_block13a_94.port_a_data_width = 1,
		ram_block13a_94.port_a_first_address = 90112,
		ram_block13a_94.port_a_first_bit_number = 6,
		ram_block13a_94.port_a_last_address = 98303,
		ram_block13a_94.port_a_logical_ram_depth = 131072,
		ram_block13a_94.port_a_logical_ram_width = 8,
		ram_block13a_94.port_b_address_clear = "clear1",
		ram_block13a_94.port_b_address_clock = "clock1",
		ram_block13a_94.port_b_address_width = 13,
		ram_block13a_94.port_b_data_out_clear = "clear1",
		ram_block13a_94.port_b_data_out_clock = "clock1",
		ram_block13a_94.port_b_data_width = 1,
		ram_block13a_94.port_b_first_address = 90112,
		ram_block13a_94.port_b_first_bit_number = 6,
		ram_block13a_94.port_b_last_address = 98303,
		ram_block13a_94.port_b_logical_ram_depth = 131072,
		ram_block13a_94.port_b_logical_ram_width = 8,
		ram_block13a_94.port_b_read_enable_clock = "clock1",
		ram_block13a_94.ram_block_type = "AUTO",
		ram_block13a_94.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_95
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[11]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[11]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_95portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_95.clk0_core_clock_enable = "ena0",
		ram_block13a_95.clk0_input_clock_enable = "none",
		ram_block13a_95.clk1_core_clock_enable = "none",
		ram_block13a_95.clk1_input_clock_enable = "none",
		ram_block13a_95.clk1_output_clock_enable = "ena1",
		ram_block13a_95.connectivity_checking = "OFF",
		ram_block13a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_95.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_95.operation_mode = "dual_port",
		ram_block13a_95.port_a_address_width = 13,
		ram_block13a_95.port_a_data_width = 1,
		ram_block13a_95.port_a_first_address = 90112,
		ram_block13a_95.port_a_first_bit_number = 7,
		ram_block13a_95.port_a_last_address = 98303,
		ram_block13a_95.port_a_logical_ram_depth = 131072,
		ram_block13a_95.port_a_logical_ram_width = 8,
		ram_block13a_95.port_b_address_clear = "clear1",
		ram_block13a_95.port_b_address_clock = "clock1",
		ram_block13a_95.port_b_address_width = 13,
		ram_block13a_95.port_b_data_out_clear = "clear1",
		ram_block13a_95.port_b_data_out_clock = "clock1",
		ram_block13a_95.port_b_data_width = 1,
		ram_block13a_95.port_b_first_address = 90112,
		ram_block13a_95.port_b_first_bit_number = 7,
		ram_block13a_95.port_b_last_address = 98303,
		ram_block13a_95.port_b_logical_ram_depth = 131072,
		ram_block13a_95.port_b_logical_ram_width = 8,
		ram_block13a_95.port_b_read_enable_clock = "clock1",
		ram_block13a_95.ram_block_type = "AUTO",
		ram_block13a_95.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_96
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_96portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_96.clk0_core_clock_enable = "ena0",
		ram_block13a_96.clk0_input_clock_enable = "none",
		ram_block13a_96.clk1_core_clock_enable = "none",
		ram_block13a_96.clk1_input_clock_enable = "none",
		ram_block13a_96.clk1_output_clock_enable = "ena1",
		ram_block13a_96.connectivity_checking = "OFF",
		ram_block13a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_96.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_96.operation_mode = "dual_port",
		ram_block13a_96.port_a_address_width = 13,
		ram_block13a_96.port_a_data_width = 1,
		ram_block13a_96.port_a_first_address = 98304,
		ram_block13a_96.port_a_first_bit_number = 0,
		ram_block13a_96.port_a_last_address = 106495,
		ram_block13a_96.port_a_logical_ram_depth = 131072,
		ram_block13a_96.port_a_logical_ram_width = 8,
		ram_block13a_96.port_b_address_clear = "clear1",
		ram_block13a_96.port_b_address_clock = "clock1",
		ram_block13a_96.port_b_address_width = 13,
		ram_block13a_96.port_b_data_out_clear = "clear1",
		ram_block13a_96.port_b_data_out_clock = "clock1",
		ram_block13a_96.port_b_data_width = 1,
		ram_block13a_96.port_b_first_address = 98304,
		ram_block13a_96.port_b_first_bit_number = 0,
		ram_block13a_96.port_b_last_address = 106495,
		ram_block13a_96.port_b_logical_ram_depth = 131072,
		ram_block13a_96.port_b_logical_ram_width = 8,
		ram_block13a_96.port_b_read_enable_clock = "clock1",
		ram_block13a_96.ram_block_type = "AUTO",
		ram_block13a_96.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_97
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_97portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_97.clk0_core_clock_enable = "ena0",
		ram_block13a_97.clk0_input_clock_enable = "none",
		ram_block13a_97.clk1_core_clock_enable = "none",
		ram_block13a_97.clk1_input_clock_enable = "none",
		ram_block13a_97.clk1_output_clock_enable = "ena1",
		ram_block13a_97.connectivity_checking = "OFF",
		ram_block13a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_97.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_97.operation_mode = "dual_port",
		ram_block13a_97.port_a_address_width = 13,
		ram_block13a_97.port_a_data_width = 1,
		ram_block13a_97.port_a_first_address = 98304,
		ram_block13a_97.port_a_first_bit_number = 1,
		ram_block13a_97.port_a_last_address = 106495,
		ram_block13a_97.port_a_logical_ram_depth = 131072,
		ram_block13a_97.port_a_logical_ram_width = 8,
		ram_block13a_97.port_b_address_clear = "clear1",
		ram_block13a_97.port_b_address_clock = "clock1",
		ram_block13a_97.port_b_address_width = 13,
		ram_block13a_97.port_b_data_out_clear = "clear1",
		ram_block13a_97.port_b_data_out_clock = "clock1",
		ram_block13a_97.port_b_data_width = 1,
		ram_block13a_97.port_b_first_address = 98304,
		ram_block13a_97.port_b_first_bit_number = 1,
		ram_block13a_97.port_b_last_address = 106495,
		ram_block13a_97.port_b_logical_ram_depth = 131072,
		ram_block13a_97.port_b_logical_ram_width = 8,
		ram_block13a_97.port_b_read_enable_clock = "clock1",
		ram_block13a_97.ram_block_type = "AUTO",
		ram_block13a_97.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_98
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_98portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_98.clk0_core_clock_enable = "ena0",
		ram_block13a_98.clk0_input_clock_enable = "none",
		ram_block13a_98.clk1_core_clock_enable = "none",
		ram_block13a_98.clk1_input_clock_enable = "none",
		ram_block13a_98.clk1_output_clock_enable = "ena1",
		ram_block13a_98.connectivity_checking = "OFF",
		ram_block13a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_98.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_98.operation_mode = "dual_port",
		ram_block13a_98.port_a_address_width = 13,
		ram_block13a_98.port_a_data_width = 1,
		ram_block13a_98.port_a_first_address = 98304,
		ram_block13a_98.port_a_first_bit_number = 2,
		ram_block13a_98.port_a_last_address = 106495,
		ram_block13a_98.port_a_logical_ram_depth = 131072,
		ram_block13a_98.port_a_logical_ram_width = 8,
		ram_block13a_98.port_b_address_clear = "clear1",
		ram_block13a_98.port_b_address_clock = "clock1",
		ram_block13a_98.port_b_address_width = 13,
		ram_block13a_98.port_b_data_out_clear = "clear1",
		ram_block13a_98.port_b_data_out_clock = "clock1",
		ram_block13a_98.port_b_data_width = 1,
		ram_block13a_98.port_b_first_address = 98304,
		ram_block13a_98.port_b_first_bit_number = 2,
		ram_block13a_98.port_b_last_address = 106495,
		ram_block13a_98.port_b_logical_ram_depth = 131072,
		ram_block13a_98.port_b_logical_ram_width = 8,
		ram_block13a_98.port_b_read_enable_clock = "clock1",
		ram_block13a_98.ram_block_type = "AUTO",
		ram_block13a_98.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_99
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_99portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_99.clk0_core_clock_enable = "ena0",
		ram_block13a_99.clk0_input_clock_enable = "none",
		ram_block13a_99.clk1_core_clock_enable = "none",
		ram_block13a_99.clk1_input_clock_enable = "none",
		ram_block13a_99.clk1_output_clock_enable = "ena1",
		ram_block13a_99.connectivity_checking = "OFF",
		ram_block13a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_99.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_99.operation_mode = "dual_port",
		ram_block13a_99.port_a_address_width = 13,
		ram_block13a_99.port_a_data_width = 1,
		ram_block13a_99.port_a_first_address = 98304,
		ram_block13a_99.port_a_first_bit_number = 3,
		ram_block13a_99.port_a_last_address = 106495,
		ram_block13a_99.port_a_logical_ram_depth = 131072,
		ram_block13a_99.port_a_logical_ram_width = 8,
		ram_block13a_99.port_b_address_clear = "clear1",
		ram_block13a_99.port_b_address_clock = "clock1",
		ram_block13a_99.port_b_address_width = 13,
		ram_block13a_99.port_b_data_out_clear = "clear1",
		ram_block13a_99.port_b_data_out_clock = "clock1",
		ram_block13a_99.port_b_data_width = 1,
		ram_block13a_99.port_b_first_address = 98304,
		ram_block13a_99.port_b_first_bit_number = 3,
		ram_block13a_99.port_b_last_address = 106495,
		ram_block13a_99.port_b_logical_ram_depth = 131072,
		ram_block13a_99.port_b_logical_ram_width = 8,
		ram_block13a_99.port_b_read_enable_clock = "clock1",
		ram_block13a_99.ram_block_type = "AUTO",
		ram_block13a_99.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_100
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_100portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_100.clk0_core_clock_enable = "ena0",
		ram_block13a_100.clk0_input_clock_enable = "none",
		ram_block13a_100.clk1_core_clock_enable = "none",
		ram_block13a_100.clk1_input_clock_enable = "none",
		ram_block13a_100.clk1_output_clock_enable = "ena1",
		ram_block13a_100.connectivity_checking = "OFF",
		ram_block13a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_100.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_100.operation_mode = "dual_port",
		ram_block13a_100.port_a_address_width = 13,
		ram_block13a_100.port_a_data_width = 1,
		ram_block13a_100.port_a_first_address = 98304,
		ram_block13a_100.port_a_first_bit_number = 4,
		ram_block13a_100.port_a_last_address = 106495,
		ram_block13a_100.port_a_logical_ram_depth = 131072,
		ram_block13a_100.port_a_logical_ram_width = 8,
		ram_block13a_100.port_b_address_clear = "clear1",
		ram_block13a_100.port_b_address_clock = "clock1",
		ram_block13a_100.port_b_address_width = 13,
		ram_block13a_100.port_b_data_out_clear = "clear1",
		ram_block13a_100.port_b_data_out_clock = "clock1",
		ram_block13a_100.port_b_data_width = 1,
		ram_block13a_100.port_b_first_address = 98304,
		ram_block13a_100.port_b_first_bit_number = 4,
		ram_block13a_100.port_b_last_address = 106495,
		ram_block13a_100.port_b_logical_ram_depth = 131072,
		ram_block13a_100.port_b_logical_ram_width = 8,
		ram_block13a_100.port_b_read_enable_clock = "clock1",
		ram_block13a_100.ram_block_type = "AUTO",
		ram_block13a_100.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_101
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_101portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_101.clk0_core_clock_enable = "ena0",
		ram_block13a_101.clk0_input_clock_enable = "none",
		ram_block13a_101.clk1_core_clock_enable = "none",
		ram_block13a_101.clk1_input_clock_enable = "none",
		ram_block13a_101.clk1_output_clock_enable = "ena1",
		ram_block13a_101.connectivity_checking = "OFF",
		ram_block13a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_101.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_101.operation_mode = "dual_port",
		ram_block13a_101.port_a_address_width = 13,
		ram_block13a_101.port_a_data_width = 1,
		ram_block13a_101.port_a_first_address = 98304,
		ram_block13a_101.port_a_first_bit_number = 5,
		ram_block13a_101.port_a_last_address = 106495,
		ram_block13a_101.port_a_logical_ram_depth = 131072,
		ram_block13a_101.port_a_logical_ram_width = 8,
		ram_block13a_101.port_b_address_clear = "clear1",
		ram_block13a_101.port_b_address_clock = "clock1",
		ram_block13a_101.port_b_address_width = 13,
		ram_block13a_101.port_b_data_out_clear = "clear1",
		ram_block13a_101.port_b_data_out_clock = "clock1",
		ram_block13a_101.port_b_data_width = 1,
		ram_block13a_101.port_b_first_address = 98304,
		ram_block13a_101.port_b_first_bit_number = 5,
		ram_block13a_101.port_b_last_address = 106495,
		ram_block13a_101.port_b_logical_ram_depth = 131072,
		ram_block13a_101.port_b_logical_ram_width = 8,
		ram_block13a_101.port_b_read_enable_clock = "clock1",
		ram_block13a_101.ram_block_type = "AUTO",
		ram_block13a_101.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_102
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_102portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_102.clk0_core_clock_enable = "ena0",
		ram_block13a_102.clk0_input_clock_enable = "none",
		ram_block13a_102.clk1_core_clock_enable = "none",
		ram_block13a_102.clk1_input_clock_enable = "none",
		ram_block13a_102.clk1_output_clock_enable = "ena1",
		ram_block13a_102.connectivity_checking = "OFF",
		ram_block13a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_102.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_102.operation_mode = "dual_port",
		ram_block13a_102.port_a_address_width = 13,
		ram_block13a_102.port_a_data_width = 1,
		ram_block13a_102.port_a_first_address = 98304,
		ram_block13a_102.port_a_first_bit_number = 6,
		ram_block13a_102.port_a_last_address = 106495,
		ram_block13a_102.port_a_logical_ram_depth = 131072,
		ram_block13a_102.port_a_logical_ram_width = 8,
		ram_block13a_102.port_b_address_clear = "clear1",
		ram_block13a_102.port_b_address_clock = "clock1",
		ram_block13a_102.port_b_address_width = 13,
		ram_block13a_102.port_b_data_out_clear = "clear1",
		ram_block13a_102.port_b_data_out_clock = "clock1",
		ram_block13a_102.port_b_data_width = 1,
		ram_block13a_102.port_b_first_address = 98304,
		ram_block13a_102.port_b_first_bit_number = 6,
		ram_block13a_102.port_b_last_address = 106495,
		ram_block13a_102.port_b_logical_ram_depth = 131072,
		ram_block13a_102.port_b_logical_ram_width = 8,
		ram_block13a_102.port_b_read_enable_clock = "clock1",
		ram_block13a_102.ram_block_type = "AUTO",
		ram_block13a_102.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_103
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[12]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[12]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_103portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_103.clk0_core_clock_enable = "ena0",
		ram_block13a_103.clk0_input_clock_enable = "none",
		ram_block13a_103.clk1_core_clock_enable = "none",
		ram_block13a_103.clk1_input_clock_enable = "none",
		ram_block13a_103.clk1_output_clock_enable = "ena1",
		ram_block13a_103.connectivity_checking = "OFF",
		ram_block13a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_103.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_103.operation_mode = "dual_port",
		ram_block13a_103.port_a_address_width = 13,
		ram_block13a_103.port_a_data_width = 1,
		ram_block13a_103.port_a_first_address = 98304,
		ram_block13a_103.port_a_first_bit_number = 7,
		ram_block13a_103.port_a_last_address = 106495,
		ram_block13a_103.port_a_logical_ram_depth = 131072,
		ram_block13a_103.port_a_logical_ram_width = 8,
		ram_block13a_103.port_b_address_clear = "clear1",
		ram_block13a_103.port_b_address_clock = "clock1",
		ram_block13a_103.port_b_address_width = 13,
		ram_block13a_103.port_b_data_out_clear = "clear1",
		ram_block13a_103.port_b_data_out_clock = "clock1",
		ram_block13a_103.port_b_data_width = 1,
		ram_block13a_103.port_b_first_address = 98304,
		ram_block13a_103.port_b_first_bit_number = 7,
		ram_block13a_103.port_b_last_address = 106495,
		ram_block13a_103.port_b_logical_ram_depth = 131072,
		ram_block13a_103.port_b_logical_ram_width = 8,
		ram_block13a_103.port_b_read_enable_clock = "clock1",
		ram_block13a_103.ram_block_type = "AUTO",
		ram_block13a_103.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_104
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_104portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_104.clk0_core_clock_enable = "ena0",
		ram_block13a_104.clk0_input_clock_enable = "none",
		ram_block13a_104.clk1_core_clock_enable = "none",
		ram_block13a_104.clk1_input_clock_enable = "none",
		ram_block13a_104.clk1_output_clock_enable = "ena1",
		ram_block13a_104.connectivity_checking = "OFF",
		ram_block13a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_104.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_104.operation_mode = "dual_port",
		ram_block13a_104.port_a_address_width = 13,
		ram_block13a_104.port_a_data_width = 1,
		ram_block13a_104.port_a_first_address = 106496,
		ram_block13a_104.port_a_first_bit_number = 0,
		ram_block13a_104.port_a_last_address = 114687,
		ram_block13a_104.port_a_logical_ram_depth = 131072,
		ram_block13a_104.port_a_logical_ram_width = 8,
		ram_block13a_104.port_b_address_clear = "clear1",
		ram_block13a_104.port_b_address_clock = "clock1",
		ram_block13a_104.port_b_address_width = 13,
		ram_block13a_104.port_b_data_out_clear = "clear1",
		ram_block13a_104.port_b_data_out_clock = "clock1",
		ram_block13a_104.port_b_data_width = 1,
		ram_block13a_104.port_b_first_address = 106496,
		ram_block13a_104.port_b_first_bit_number = 0,
		ram_block13a_104.port_b_last_address = 114687,
		ram_block13a_104.port_b_logical_ram_depth = 131072,
		ram_block13a_104.port_b_logical_ram_width = 8,
		ram_block13a_104.port_b_read_enable_clock = "clock1",
		ram_block13a_104.ram_block_type = "AUTO",
		ram_block13a_104.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_105
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_105portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_105.clk0_core_clock_enable = "ena0",
		ram_block13a_105.clk0_input_clock_enable = "none",
		ram_block13a_105.clk1_core_clock_enable = "none",
		ram_block13a_105.clk1_input_clock_enable = "none",
		ram_block13a_105.clk1_output_clock_enable = "ena1",
		ram_block13a_105.connectivity_checking = "OFF",
		ram_block13a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_105.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_105.operation_mode = "dual_port",
		ram_block13a_105.port_a_address_width = 13,
		ram_block13a_105.port_a_data_width = 1,
		ram_block13a_105.port_a_first_address = 106496,
		ram_block13a_105.port_a_first_bit_number = 1,
		ram_block13a_105.port_a_last_address = 114687,
		ram_block13a_105.port_a_logical_ram_depth = 131072,
		ram_block13a_105.port_a_logical_ram_width = 8,
		ram_block13a_105.port_b_address_clear = "clear1",
		ram_block13a_105.port_b_address_clock = "clock1",
		ram_block13a_105.port_b_address_width = 13,
		ram_block13a_105.port_b_data_out_clear = "clear1",
		ram_block13a_105.port_b_data_out_clock = "clock1",
		ram_block13a_105.port_b_data_width = 1,
		ram_block13a_105.port_b_first_address = 106496,
		ram_block13a_105.port_b_first_bit_number = 1,
		ram_block13a_105.port_b_last_address = 114687,
		ram_block13a_105.port_b_logical_ram_depth = 131072,
		ram_block13a_105.port_b_logical_ram_width = 8,
		ram_block13a_105.port_b_read_enable_clock = "clock1",
		ram_block13a_105.ram_block_type = "AUTO",
		ram_block13a_105.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_106
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_106portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_106.clk0_core_clock_enable = "ena0",
		ram_block13a_106.clk0_input_clock_enable = "none",
		ram_block13a_106.clk1_core_clock_enable = "none",
		ram_block13a_106.clk1_input_clock_enable = "none",
		ram_block13a_106.clk1_output_clock_enable = "ena1",
		ram_block13a_106.connectivity_checking = "OFF",
		ram_block13a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_106.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_106.operation_mode = "dual_port",
		ram_block13a_106.port_a_address_width = 13,
		ram_block13a_106.port_a_data_width = 1,
		ram_block13a_106.port_a_first_address = 106496,
		ram_block13a_106.port_a_first_bit_number = 2,
		ram_block13a_106.port_a_last_address = 114687,
		ram_block13a_106.port_a_logical_ram_depth = 131072,
		ram_block13a_106.port_a_logical_ram_width = 8,
		ram_block13a_106.port_b_address_clear = "clear1",
		ram_block13a_106.port_b_address_clock = "clock1",
		ram_block13a_106.port_b_address_width = 13,
		ram_block13a_106.port_b_data_out_clear = "clear1",
		ram_block13a_106.port_b_data_out_clock = "clock1",
		ram_block13a_106.port_b_data_width = 1,
		ram_block13a_106.port_b_first_address = 106496,
		ram_block13a_106.port_b_first_bit_number = 2,
		ram_block13a_106.port_b_last_address = 114687,
		ram_block13a_106.port_b_logical_ram_depth = 131072,
		ram_block13a_106.port_b_logical_ram_width = 8,
		ram_block13a_106.port_b_read_enable_clock = "clock1",
		ram_block13a_106.ram_block_type = "AUTO",
		ram_block13a_106.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_107
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_107portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_107.clk0_core_clock_enable = "ena0",
		ram_block13a_107.clk0_input_clock_enable = "none",
		ram_block13a_107.clk1_core_clock_enable = "none",
		ram_block13a_107.clk1_input_clock_enable = "none",
		ram_block13a_107.clk1_output_clock_enable = "ena1",
		ram_block13a_107.connectivity_checking = "OFF",
		ram_block13a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_107.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_107.operation_mode = "dual_port",
		ram_block13a_107.port_a_address_width = 13,
		ram_block13a_107.port_a_data_width = 1,
		ram_block13a_107.port_a_first_address = 106496,
		ram_block13a_107.port_a_first_bit_number = 3,
		ram_block13a_107.port_a_last_address = 114687,
		ram_block13a_107.port_a_logical_ram_depth = 131072,
		ram_block13a_107.port_a_logical_ram_width = 8,
		ram_block13a_107.port_b_address_clear = "clear1",
		ram_block13a_107.port_b_address_clock = "clock1",
		ram_block13a_107.port_b_address_width = 13,
		ram_block13a_107.port_b_data_out_clear = "clear1",
		ram_block13a_107.port_b_data_out_clock = "clock1",
		ram_block13a_107.port_b_data_width = 1,
		ram_block13a_107.port_b_first_address = 106496,
		ram_block13a_107.port_b_first_bit_number = 3,
		ram_block13a_107.port_b_last_address = 114687,
		ram_block13a_107.port_b_logical_ram_depth = 131072,
		ram_block13a_107.port_b_logical_ram_width = 8,
		ram_block13a_107.port_b_read_enable_clock = "clock1",
		ram_block13a_107.ram_block_type = "AUTO",
		ram_block13a_107.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_108
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_108portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_108.clk0_core_clock_enable = "ena0",
		ram_block13a_108.clk0_input_clock_enable = "none",
		ram_block13a_108.clk1_core_clock_enable = "none",
		ram_block13a_108.clk1_input_clock_enable = "none",
		ram_block13a_108.clk1_output_clock_enable = "ena1",
		ram_block13a_108.connectivity_checking = "OFF",
		ram_block13a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_108.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_108.operation_mode = "dual_port",
		ram_block13a_108.port_a_address_width = 13,
		ram_block13a_108.port_a_data_width = 1,
		ram_block13a_108.port_a_first_address = 106496,
		ram_block13a_108.port_a_first_bit_number = 4,
		ram_block13a_108.port_a_last_address = 114687,
		ram_block13a_108.port_a_logical_ram_depth = 131072,
		ram_block13a_108.port_a_logical_ram_width = 8,
		ram_block13a_108.port_b_address_clear = "clear1",
		ram_block13a_108.port_b_address_clock = "clock1",
		ram_block13a_108.port_b_address_width = 13,
		ram_block13a_108.port_b_data_out_clear = "clear1",
		ram_block13a_108.port_b_data_out_clock = "clock1",
		ram_block13a_108.port_b_data_width = 1,
		ram_block13a_108.port_b_first_address = 106496,
		ram_block13a_108.port_b_first_bit_number = 4,
		ram_block13a_108.port_b_last_address = 114687,
		ram_block13a_108.port_b_logical_ram_depth = 131072,
		ram_block13a_108.port_b_logical_ram_width = 8,
		ram_block13a_108.port_b_read_enable_clock = "clock1",
		ram_block13a_108.ram_block_type = "AUTO",
		ram_block13a_108.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_109
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_109portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_109.clk0_core_clock_enable = "ena0",
		ram_block13a_109.clk0_input_clock_enable = "none",
		ram_block13a_109.clk1_core_clock_enable = "none",
		ram_block13a_109.clk1_input_clock_enable = "none",
		ram_block13a_109.clk1_output_clock_enable = "ena1",
		ram_block13a_109.connectivity_checking = "OFF",
		ram_block13a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_109.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_109.operation_mode = "dual_port",
		ram_block13a_109.port_a_address_width = 13,
		ram_block13a_109.port_a_data_width = 1,
		ram_block13a_109.port_a_first_address = 106496,
		ram_block13a_109.port_a_first_bit_number = 5,
		ram_block13a_109.port_a_last_address = 114687,
		ram_block13a_109.port_a_logical_ram_depth = 131072,
		ram_block13a_109.port_a_logical_ram_width = 8,
		ram_block13a_109.port_b_address_clear = "clear1",
		ram_block13a_109.port_b_address_clock = "clock1",
		ram_block13a_109.port_b_address_width = 13,
		ram_block13a_109.port_b_data_out_clear = "clear1",
		ram_block13a_109.port_b_data_out_clock = "clock1",
		ram_block13a_109.port_b_data_width = 1,
		ram_block13a_109.port_b_first_address = 106496,
		ram_block13a_109.port_b_first_bit_number = 5,
		ram_block13a_109.port_b_last_address = 114687,
		ram_block13a_109.port_b_logical_ram_depth = 131072,
		ram_block13a_109.port_b_logical_ram_width = 8,
		ram_block13a_109.port_b_read_enable_clock = "clock1",
		ram_block13a_109.ram_block_type = "AUTO",
		ram_block13a_109.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_110
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_110portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_110.clk0_core_clock_enable = "ena0",
		ram_block13a_110.clk0_input_clock_enable = "none",
		ram_block13a_110.clk1_core_clock_enable = "none",
		ram_block13a_110.clk1_input_clock_enable = "none",
		ram_block13a_110.clk1_output_clock_enable = "ena1",
		ram_block13a_110.connectivity_checking = "OFF",
		ram_block13a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_110.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_110.operation_mode = "dual_port",
		ram_block13a_110.port_a_address_width = 13,
		ram_block13a_110.port_a_data_width = 1,
		ram_block13a_110.port_a_first_address = 106496,
		ram_block13a_110.port_a_first_bit_number = 6,
		ram_block13a_110.port_a_last_address = 114687,
		ram_block13a_110.port_a_logical_ram_depth = 131072,
		ram_block13a_110.port_a_logical_ram_width = 8,
		ram_block13a_110.port_b_address_clear = "clear1",
		ram_block13a_110.port_b_address_clock = "clock1",
		ram_block13a_110.port_b_address_width = 13,
		ram_block13a_110.port_b_data_out_clear = "clear1",
		ram_block13a_110.port_b_data_out_clock = "clock1",
		ram_block13a_110.port_b_data_width = 1,
		ram_block13a_110.port_b_first_address = 106496,
		ram_block13a_110.port_b_first_bit_number = 6,
		ram_block13a_110.port_b_last_address = 114687,
		ram_block13a_110.port_b_logical_ram_depth = 131072,
		ram_block13a_110.port_b_logical_ram_width = 8,
		ram_block13a_110.port_b_read_enable_clock = "clock1",
		ram_block13a_110.ram_block_type = "AUTO",
		ram_block13a_110.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_111
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[13]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[13]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_111portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_111.clk0_core_clock_enable = "ena0",
		ram_block13a_111.clk0_input_clock_enable = "none",
		ram_block13a_111.clk1_core_clock_enable = "none",
		ram_block13a_111.clk1_input_clock_enable = "none",
		ram_block13a_111.clk1_output_clock_enable = "ena1",
		ram_block13a_111.connectivity_checking = "OFF",
		ram_block13a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_111.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_111.operation_mode = "dual_port",
		ram_block13a_111.port_a_address_width = 13,
		ram_block13a_111.port_a_data_width = 1,
		ram_block13a_111.port_a_first_address = 106496,
		ram_block13a_111.port_a_first_bit_number = 7,
		ram_block13a_111.port_a_last_address = 114687,
		ram_block13a_111.port_a_logical_ram_depth = 131072,
		ram_block13a_111.port_a_logical_ram_width = 8,
		ram_block13a_111.port_b_address_clear = "clear1",
		ram_block13a_111.port_b_address_clock = "clock1",
		ram_block13a_111.port_b_address_width = 13,
		ram_block13a_111.port_b_data_out_clear = "clear1",
		ram_block13a_111.port_b_data_out_clock = "clock1",
		ram_block13a_111.port_b_data_width = 1,
		ram_block13a_111.port_b_first_address = 106496,
		ram_block13a_111.port_b_first_bit_number = 7,
		ram_block13a_111.port_b_last_address = 114687,
		ram_block13a_111.port_b_logical_ram_depth = 131072,
		ram_block13a_111.port_b_logical_ram_width = 8,
		ram_block13a_111.port_b_read_enable_clock = "clock1",
		ram_block13a_111.ram_block_type = "AUTO",
		ram_block13a_111.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_112
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_112portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_112.clk0_core_clock_enable = "ena0",
		ram_block13a_112.clk0_input_clock_enable = "none",
		ram_block13a_112.clk1_core_clock_enable = "none",
		ram_block13a_112.clk1_input_clock_enable = "none",
		ram_block13a_112.clk1_output_clock_enable = "ena1",
		ram_block13a_112.connectivity_checking = "OFF",
		ram_block13a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_112.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_112.operation_mode = "dual_port",
		ram_block13a_112.port_a_address_width = 13,
		ram_block13a_112.port_a_data_width = 1,
		ram_block13a_112.port_a_first_address = 114688,
		ram_block13a_112.port_a_first_bit_number = 0,
		ram_block13a_112.port_a_last_address = 122879,
		ram_block13a_112.port_a_logical_ram_depth = 131072,
		ram_block13a_112.port_a_logical_ram_width = 8,
		ram_block13a_112.port_b_address_clear = "clear1",
		ram_block13a_112.port_b_address_clock = "clock1",
		ram_block13a_112.port_b_address_width = 13,
		ram_block13a_112.port_b_data_out_clear = "clear1",
		ram_block13a_112.port_b_data_out_clock = "clock1",
		ram_block13a_112.port_b_data_width = 1,
		ram_block13a_112.port_b_first_address = 114688,
		ram_block13a_112.port_b_first_bit_number = 0,
		ram_block13a_112.port_b_last_address = 122879,
		ram_block13a_112.port_b_logical_ram_depth = 131072,
		ram_block13a_112.port_b_logical_ram_width = 8,
		ram_block13a_112.port_b_read_enable_clock = "clock1",
		ram_block13a_112.ram_block_type = "AUTO",
		ram_block13a_112.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_113
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_113portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_113.clk0_core_clock_enable = "ena0",
		ram_block13a_113.clk0_input_clock_enable = "none",
		ram_block13a_113.clk1_core_clock_enable = "none",
		ram_block13a_113.clk1_input_clock_enable = "none",
		ram_block13a_113.clk1_output_clock_enable = "ena1",
		ram_block13a_113.connectivity_checking = "OFF",
		ram_block13a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_113.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_113.operation_mode = "dual_port",
		ram_block13a_113.port_a_address_width = 13,
		ram_block13a_113.port_a_data_width = 1,
		ram_block13a_113.port_a_first_address = 114688,
		ram_block13a_113.port_a_first_bit_number = 1,
		ram_block13a_113.port_a_last_address = 122879,
		ram_block13a_113.port_a_logical_ram_depth = 131072,
		ram_block13a_113.port_a_logical_ram_width = 8,
		ram_block13a_113.port_b_address_clear = "clear1",
		ram_block13a_113.port_b_address_clock = "clock1",
		ram_block13a_113.port_b_address_width = 13,
		ram_block13a_113.port_b_data_out_clear = "clear1",
		ram_block13a_113.port_b_data_out_clock = "clock1",
		ram_block13a_113.port_b_data_width = 1,
		ram_block13a_113.port_b_first_address = 114688,
		ram_block13a_113.port_b_first_bit_number = 1,
		ram_block13a_113.port_b_last_address = 122879,
		ram_block13a_113.port_b_logical_ram_depth = 131072,
		ram_block13a_113.port_b_logical_ram_width = 8,
		ram_block13a_113.port_b_read_enable_clock = "clock1",
		ram_block13a_113.ram_block_type = "AUTO",
		ram_block13a_113.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_114
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_114portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_114.clk0_core_clock_enable = "ena0",
		ram_block13a_114.clk0_input_clock_enable = "none",
		ram_block13a_114.clk1_core_clock_enable = "none",
		ram_block13a_114.clk1_input_clock_enable = "none",
		ram_block13a_114.clk1_output_clock_enable = "ena1",
		ram_block13a_114.connectivity_checking = "OFF",
		ram_block13a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_114.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_114.operation_mode = "dual_port",
		ram_block13a_114.port_a_address_width = 13,
		ram_block13a_114.port_a_data_width = 1,
		ram_block13a_114.port_a_first_address = 114688,
		ram_block13a_114.port_a_first_bit_number = 2,
		ram_block13a_114.port_a_last_address = 122879,
		ram_block13a_114.port_a_logical_ram_depth = 131072,
		ram_block13a_114.port_a_logical_ram_width = 8,
		ram_block13a_114.port_b_address_clear = "clear1",
		ram_block13a_114.port_b_address_clock = "clock1",
		ram_block13a_114.port_b_address_width = 13,
		ram_block13a_114.port_b_data_out_clear = "clear1",
		ram_block13a_114.port_b_data_out_clock = "clock1",
		ram_block13a_114.port_b_data_width = 1,
		ram_block13a_114.port_b_first_address = 114688,
		ram_block13a_114.port_b_first_bit_number = 2,
		ram_block13a_114.port_b_last_address = 122879,
		ram_block13a_114.port_b_logical_ram_depth = 131072,
		ram_block13a_114.port_b_logical_ram_width = 8,
		ram_block13a_114.port_b_read_enable_clock = "clock1",
		ram_block13a_114.ram_block_type = "AUTO",
		ram_block13a_114.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_115
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_115portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_115.clk0_core_clock_enable = "ena0",
		ram_block13a_115.clk0_input_clock_enable = "none",
		ram_block13a_115.clk1_core_clock_enable = "none",
		ram_block13a_115.clk1_input_clock_enable = "none",
		ram_block13a_115.clk1_output_clock_enable = "ena1",
		ram_block13a_115.connectivity_checking = "OFF",
		ram_block13a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_115.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_115.operation_mode = "dual_port",
		ram_block13a_115.port_a_address_width = 13,
		ram_block13a_115.port_a_data_width = 1,
		ram_block13a_115.port_a_first_address = 114688,
		ram_block13a_115.port_a_first_bit_number = 3,
		ram_block13a_115.port_a_last_address = 122879,
		ram_block13a_115.port_a_logical_ram_depth = 131072,
		ram_block13a_115.port_a_logical_ram_width = 8,
		ram_block13a_115.port_b_address_clear = "clear1",
		ram_block13a_115.port_b_address_clock = "clock1",
		ram_block13a_115.port_b_address_width = 13,
		ram_block13a_115.port_b_data_out_clear = "clear1",
		ram_block13a_115.port_b_data_out_clock = "clock1",
		ram_block13a_115.port_b_data_width = 1,
		ram_block13a_115.port_b_first_address = 114688,
		ram_block13a_115.port_b_first_bit_number = 3,
		ram_block13a_115.port_b_last_address = 122879,
		ram_block13a_115.port_b_logical_ram_depth = 131072,
		ram_block13a_115.port_b_logical_ram_width = 8,
		ram_block13a_115.port_b_read_enable_clock = "clock1",
		ram_block13a_115.ram_block_type = "AUTO",
		ram_block13a_115.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_116
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_116portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_116.clk0_core_clock_enable = "ena0",
		ram_block13a_116.clk0_input_clock_enable = "none",
		ram_block13a_116.clk1_core_clock_enable = "none",
		ram_block13a_116.clk1_input_clock_enable = "none",
		ram_block13a_116.clk1_output_clock_enable = "ena1",
		ram_block13a_116.connectivity_checking = "OFF",
		ram_block13a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_116.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_116.operation_mode = "dual_port",
		ram_block13a_116.port_a_address_width = 13,
		ram_block13a_116.port_a_data_width = 1,
		ram_block13a_116.port_a_first_address = 114688,
		ram_block13a_116.port_a_first_bit_number = 4,
		ram_block13a_116.port_a_last_address = 122879,
		ram_block13a_116.port_a_logical_ram_depth = 131072,
		ram_block13a_116.port_a_logical_ram_width = 8,
		ram_block13a_116.port_b_address_clear = "clear1",
		ram_block13a_116.port_b_address_clock = "clock1",
		ram_block13a_116.port_b_address_width = 13,
		ram_block13a_116.port_b_data_out_clear = "clear1",
		ram_block13a_116.port_b_data_out_clock = "clock1",
		ram_block13a_116.port_b_data_width = 1,
		ram_block13a_116.port_b_first_address = 114688,
		ram_block13a_116.port_b_first_bit_number = 4,
		ram_block13a_116.port_b_last_address = 122879,
		ram_block13a_116.port_b_logical_ram_depth = 131072,
		ram_block13a_116.port_b_logical_ram_width = 8,
		ram_block13a_116.port_b_read_enable_clock = "clock1",
		ram_block13a_116.ram_block_type = "AUTO",
		ram_block13a_116.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_117
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_117portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_117.clk0_core_clock_enable = "ena0",
		ram_block13a_117.clk0_input_clock_enable = "none",
		ram_block13a_117.clk1_core_clock_enable = "none",
		ram_block13a_117.clk1_input_clock_enable = "none",
		ram_block13a_117.clk1_output_clock_enable = "ena1",
		ram_block13a_117.connectivity_checking = "OFF",
		ram_block13a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_117.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_117.operation_mode = "dual_port",
		ram_block13a_117.port_a_address_width = 13,
		ram_block13a_117.port_a_data_width = 1,
		ram_block13a_117.port_a_first_address = 114688,
		ram_block13a_117.port_a_first_bit_number = 5,
		ram_block13a_117.port_a_last_address = 122879,
		ram_block13a_117.port_a_logical_ram_depth = 131072,
		ram_block13a_117.port_a_logical_ram_width = 8,
		ram_block13a_117.port_b_address_clear = "clear1",
		ram_block13a_117.port_b_address_clock = "clock1",
		ram_block13a_117.port_b_address_width = 13,
		ram_block13a_117.port_b_data_out_clear = "clear1",
		ram_block13a_117.port_b_data_out_clock = "clock1",
		ram_block13a_117.port_b_data_width = 1,
		ram_block13a_117.port_b_first_address = 114688,
		ram_block13a_117.port_b_first_bit_number = 5,
		ram_block13a_117.port_b_last_address = 122879,
		ram_block13a_117.port_b_logical_ram_depth = 131072,
		ram_block13a_117.port_b_logical_ram_width = 8,
		ram_block13a_117.port_b_read_enable_clock = "clock1",
		ram_block13a_117.ram_block_type = "AUTO",
		ram_block13a_117.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_118
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_118portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_118.clk0_core_clock_enable = "ena0",
		ram_block13a_118.clk0_input_clock_enable = "none",
		ram_block13a_118.clk1_core_clock_enable = "none",
		ram_block13a_118.clk1_input_clock_enable = "none",
		ram_block13a_118.clk1_output_clock_enable = "ena1",
		ram_block13a_118.connectivity_checking = "OFF",
		ram_block13a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_118.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_118.operation_mode = "dual_port",
		ram_block13a_118.port_a_address_width = 13,
		ram_block13a_118.port_a_data_width = 1,
		ram_block13a_118.port_a_first_address = 114688,
		ram_block13a_118.port_a_first_bit_number = 6,
		ram_block13a_118.port_a_last_address = 122879,
		ram_block13a_118.port_a_logical_ram_depth = 131072,
		ram_block13a_118.port_a_logical_ram_width = 8,
		ram_block13a_118.port_b_address_clear = "clear1",
		ram_block13a_118.port_b_address_clock = "clock1",
		ram_block13a_118.port_b_address_width = 13,
		ram_block13a_118.port_b_data_out_clear = "clear1",
		ram_block13a_118.port_b_data_out_clock = "clock1",
		ram_block13a_118.port_b_data_width = 1,
		ram_block13a_118.port_b_first_address = 114688,
		ram_block13a_118.port_b_first_bit_number = 6,
		ram_block13a_118.port_b_last_address = 122879,
		ram_block13a_118.port_b_logical_ram_depth = 131072,
		ram_block13a_118.port_b_logical_ram_width = 8,
		ram_block13a_118.port_b_read_enable_clock = "clock1",
		ram_block13a_118.ram_block_type = "AUTO",
		ram_block13a_118.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_119
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[14]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[14]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_119portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_119.clk0_core_clock_enable = "ena0",
		ram_block13a_119.clk0_input_clock_enable = "none",
		ram_block13a_119.clk1_core_clock_enable = "none",
		ram_block13a_119.clk1_input_clock_enable = "none",
		ram_block13a_119.clk1_output_clock_enable = "ena1",
		ram_block13a_119.connectivity_checking = "OFF",
		ram_block13a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_119.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_119.operation_mode = "dual_port",
		ram_block13a_119.port_a_address_width = 13,
		ram_block13a_119.port_a_data_width = 1,
		ram_block13a_119.port_a_first_address = 114688,
		ram_block13a_119.port_a_first_bit_number = 7,
		ram_block13a_119.port_a_last_address = 122879,
		ram_block13a_119.port_a_logical_ram_depth = 131072,
		ram_block13a_119.port_a_logical_ram_width = 8,
		ram_block13a_119.port_b_address_clear = "clear1",
		ram_block13a_119.port_b_address_clock = "clock1",
		ram_block13a_119.port_b_address_width = 13,
		ram_block13a_119.port_b_data_out_clear = "clear1",
		ram_block13a_119.port_b_data_out_clock = "clock1",
		ram_block13a_119.port_b_data_width = 1,
		ram_block13a_119.port_b_first_address = 114688,
		ram_block13a_119.port_b_first_bit_number = 7,
		ram_block13a_119.port_b_last_address = 122879,
		ram_block13a_119.port_b_logical_ram_depth = 131072,
		ram_block13a_119.port_b_logical_ram_width = 8,
		ram_block13a_119.port_b_read_enable_clock = "clock1",
		ram_block13a_119.ram_block_type = "AUTO",
		ram_block13a_119.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_120
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_120portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_120.clk0_core_clock_enable = "ena0",
		ram_block13a_120.clk0_input_clock_enable = "none",
		ram_block13a_120.clk1_core_clock_enable = "none",
		ram_block13a_120.clk1_input_clock_enable = "none",
		ram_block13a_120.clk1_output_clock_enable = "ena1",
		ram_block13a_120.connectivity_checking = "OFF",
		ram_block13a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_120.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_120.operation_mode = "dual_port",
		ram_block13a_120.port_a_address_width = 13,
		ram_block13a_120.port_a_data_width = 1,
		ram_block13a_120.port_a_first_address = 122880,
		ram_block13a_120.port_a_first_bit_number = 0,
		ram_block13a_120.port_a_last_address = 131071,
		ram_block13a_120.port_a_logical_ram_depth = 131072,
		ram_block13a_120.port_a_logical_ram_width = 8,
		ram_block13a_120.port_b_address_clear = "clear1",
		ram_block13a_120.port_b_address_clock = "clock1",
		ram_block13a_120.port_b_address_width = 13,
		ram_block13a_120.port_b_data_out_clear = "clear1",
		ram_block13a_120.port_b_data_out_clock = "clock1",
		ram_block13a_120.port_b_data_width = 1,
		ram_block13a_120.port_b_first_address = 122880,
		ram_block13a_120.port_b_first_bit_number = 0,
		ram_block13a_120.port_b_last_address = 131071,
		ram_block13a_120.port_b_logical_ram_depth = 131072,
		ram_block13a_120.port_b_logical_ram_width = 8,
		ram_block13a_120.port_b_read_enable_clock = "clock1",
		ram_block13a_120.ram_block_type = "AUTO",
		ram_block13a_120.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_121
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_121portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_121.clk0_core_clock_enable = "ena0",
		ram_block13a_121.clk0_input_clock_enable = "none",
		ram_block13a_121.clk1_core_clock_enable = "none",
		ram_block13a_121.clk1_input_clock_enable = "none",
		ram_block13a_121.clk1_output_clock_enable = "ena1",
		ram_block13a_121.connectivity_checking = "OFF",
		ram_block13a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_121.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_121.operation_mode = "dual_port",
		ram_block13a_121.port_a_address_width = 13,
		ram_block13a_121.port_a_data_width = 1,
		ram_block13a_121.port_a_first_address = 122880,
		ram_block13a_121.port_a_first_bit_number = 1,
		ram_block13a_121.port_a_last_address = 131071,
		ram_block13a_121.port_a_logical_ram_depth = 131072,
		ram_block13a_121.port_a_logical_ram_width = 8,
		ram_block13a_121.port_b_address_clear = "clear1",
		ram_block13a_121.port_b_address_clock = "clock1",
		ram_block13a_121.port_b_address_width = 13,
		ram_block13a_121.port_b_data_out_clear = "clear1",
		ram_block13a_121.port_b_data_out_clock = "clock1",
		ram_block13a_121.port_b_data_width = 1,
		ram_block13a_121.port_b_first_address = 122880,
		ram_block13a_121.port_b_first_bit_number = 1,
		ram_block13a_121.port_b_last_address = 131071,
		ram_block13a_121.port_b_logical_ram_depth = 131072,
		ram_block13a_121.port_b_logical_ram_width = 8,
		ram_block13a_121.port_b_read_enable_clock = "clock1",
		ram_block13a_121.ram_block_type = "AUTO",
		ram_block13a_121.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_122
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_122portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_122.clk0_core_clock_enable = "ena0",
		ram_block13a_122.clk0_input_clock_enable = "none",
		ram_block13a_122.clk1_core_clock_enable = "none",
		ram_block13a_122.clk1_input_clock_enable = "none",
		ram_block13a_122.clk1_output_clock_enable = "ena1",
		ram_block13a_122.connectivity_checking = "OFF",
		ram_block13a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_122.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_122.operation_mode = "dual_port",
		ram_block13a_122.port_a_address_width = 13,
		ram_block13a_122.port_a_data_width = 1,
		ram_block13a_122.port_a_first_address = 122880,
		ram_block13a_122.port_a_first_bit_number = 2,
		ram_block13a_122.port_a_last_address = 131071,
		ram_block13a_122.port_a_logical_ram_depth = 131072,
		ram_block13a_122.port_a_logical_ram_width = 8,
		ram_block13a_122.port_b_address_clear = "clear1",
		ram_block13a_122.port_b_address_clock = "clock1",
		ram_block13a_122.port_b_address_width = 13,
		ram_block13a_122.port_b_data_out_clear = "clear1",
		ram_block13a_122.port_b_data_out_clock = "clock1",
		ram_block13a_122.port_b_data_width = 1,
		ram_block13a_122.port_b_first_address = 122880,
		ram_block13a_122.port_b_first_bit_number = 2,
		ram_block13a_122.port_b_last_address = 131071,
		ram_block13a_122.port_b_logical_ram_depth = 131072,
		ram_block13a_122.port_b_logical_ram_width = 8,
		ram_block13a_122.port_b_read_enable_clock = "clock1",
		ram_block13a_122.ram_block_type = "AUTO",
		ram_block13a_122.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_123
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_123portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_123.clk0_core_clock_enable = "ena0",
		ram_block13a_123.clk0_input_clock_enable = "none",
		ram_block13a_123.clk1_core_clock_enable = "none",
		ram_block13a_123.clk1_input_clock_enable = "none",
		ram_block13a_123.clk1_output_clock_enable = "ena1",
		ram_block13a_123.connectivity_checking = "OFF",
		ram_block13a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_123.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_123.operation_mode = "dual_port",
		ram_block13a_123.port_a_address_width = 13,
		ram_block13a_123.port_a_data_width = 1,
		ram_block13a_123.port_a_first_address = 122880,
		ram_block13a_123.port_a_first_bit_number = 3,
		ram_block13a_123.port_a_last_address = 131071,
		ram_block13a_123.port_a_logical_ram_depth = 131072,
		ram_block13a_123.port_a_logical_ram_width = 8,
		ram_block13a_123.port_b_address_clear = "clear1",
		ram_block13a_123.port_b_address_clock = "clock1",
		ram_block13a_123.port_b_address_width = 13,
		ram_block13a_123.port_b_data_out_clear = "clear1",
		ram_block13a_123.port_b_data_out_clock = "clock1",
		ram_block13a_123.port_b_data_width = 1,
		ram_block13a_123.port_b_first_address = 122880,
		ram_block13a_123.port_b_first_bit_number = 3,
		ram_block13a_123.port_b_last_address = 131071,
		ram_block13a_123.port_b_logical_ram_depth = 131072,
		ram_block13a_123.port_b_logical_ram_width = 8,
		ram_block13a_123.port_b_read_enable_clock = "clock1",
		ram_block13a_123.ram_block_type = "AUTO",
		ram_block13a_123.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_124
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_124portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_124.clk0_core_clock_enable = "ena0",
		ram_block13a_124.clk0_input_clock_enable = "none",
		ram_block13a_124.clk1_core_clock_enable = "none",
		ram_block13a_124.clk1_input_clock_enable = "none",
		ram_block13a_124.clk1_output_clock_enable = "ena1",
		ram_block13a_124.connectivity_checking = "OFF",
		ram_block13a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_124.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_124.operation_mode = "dual_port",
		ram_block13a_124.port_a_address_width = 13,
		ram_block13a_124.port_a_data_width = 1,
		ram_block13a_124.port_a_first_address = 122880,
		ram_block13a_124.port_a_first_bit_number = 4,
		ram_block13a_124.port_a_last_address = 131071,
		ram_block13a_124.port_a_logical_ram_depth = 131072,
		ram_block13a_124.port_a_logical_ram_width = 8,
		ram_block13a_124.port_b_address_clear = "clear1",
		ram_block13a_124.port_b_address_clock = "clock1",
		ram_block13a_124.port_b_address_width = 13,
		ram_block13a_124.port_b_data_out_clear = "clear1",
		ram_block13a_124.port_b_data_out_clock = "clock1",
		ram_block13a_124.port_b_data_width = 1,
		ram_block13a_124.port_b_first_address = 122880,
		ram_block13a_124.port_b_first_bit_number = 4,
		ram_block13a_124.port_b_last_address = 131071,
		ram_block13a_124.port_b_logical_ram_depth = 131072,
		ram_block13a_124.port_b_logical_ram_width = 8,
		ram_block13a_124.port_b_read_enable_clock = "clock1",
		ram_block13a_124.ram_block_type = "AUTO",
		ram_block13a_124.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_125
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_125portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_125.clk0_core_clock_enable = "ena0",
		ram_block13a_125.clk0_input_clock_enable = "none",
		ram_block13a_125.clk1_core_clock_enable = "none",
		ram_block13a_125.clk1_input_clock_enable = "none",
		ram_block13a_125.clk1_output_clock_enable = "ena1",
		ram_block13a_125.connectivity_checking = "OFF",
		ram_block13a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_125.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_125.operation_mode = "dual_port",
		ram_block13a_125.port_a_address_width = 13,
		ram_block13a_125.port_a_data_width = 1,
		ram_block13a_125.port_a_first_address = 122880,
		ram_block13a_125.port_a_first_bit_number = 5,
		ram_block13a_125.port_a_last_address = 131071,
		ram_block13a_125.port_a_logical_ram_depth = 131072,
		ram_block13a_125.port_a_logical_ram_width = 8,
		ram_block13a_125.port_b_address_clear = "clear1",
		ram_block13a_125.port_b_address_clock = "clock1",
		ram_block13a_125.port_b_address_width = 13,
		ram_block13a_125.port_b_data_out_clear = "clear1",
		ram_block13a_125.port_b_data_out_clock = "clock1",
		ram_block13a_125.port_b_data_width = 1,
		ram_block13a_125.port_b_first_address = 122880,
		ram_block13a_125.port_b_first_bit_number = 5,
		ram_block13a_125.port_b_last_address = 131071,
		ram_block13a_125.port_b_logical_ram_depth = 131072,
		ram_block13a_125.port_b_logical_ram_width = 8,
		ram_block13a_125.port_b_read_enable_clock = "clock1",
		ram_block13a_125.ram_block_type = "AUTO",
		ram_block13a_125.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_126
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_126portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_126.clk0_core_clock_enable = "ena0",
		ram_block13a_126.clk0_input_clock_enable = "none",
		ram_block13a_126.clk1_core_clock_enable = "none",
		ram_block13a_126.clk1_input_clock_enable = "none",
		ram_block13a_126.clk1_output_clock_enable = "ena1",
		ram_block13a_126.connectivity_checking = "OFF",
		ram_block13a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_126.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_126.operation_mode = "dual_port",
		ram_block13a_126.port_a_address_width = 13,
		ram_block13a_126.port_a_data_width = 1,
		ram_block13a_126.port_a_first_address = 122880,
		ram_block13a_126.port_a_first_bit_number = 6,
		ram_block13a_126.port_a_last_address = 131071,
		ram_block13a_126.port_a_logical_ram_depth = 131072,
		ram_block13a_126.port_a_logical_ram_width = 8,
		ram_block13a_126.port_b_address_clear = "clear1",
		ram_block13a_126.port_b_address_clock = "clock1",
		ram_block13a_126.port_b_address_width = 13,
		ram_block13a_126.port_b_data_out_clear = "clear1",
		ram_block13a_126.port_b_data_out_clock = "clock1",
		ram_block13a_126.port_b_data_width = 1,
		ram_block13a_126.port_b_first_address = 122880,
		ram_block13a_126.port_b_first_bit_number = 6,
		ram_block13a_126.port_b_last_address = 131071,
		ram_block13a_126.port_b_logical_ram_depth = 131072,
		ram_block13a_126.port_b_logical_ram_width = 8,
		ram_block13a_126.port_b_read_enable_clock = "clock1",
		ram_block13a_126.ram_block_type = "AUTO",
		ram_block13a_126.lpm_type = "fiftyfivenm_ram_block";
	fiftyfivenm_ram_block   ram_block13a_127
	( 
	.clk0(clock0),
	.clk1(clock1),
	.clr1(aclr1),
	.ena0(wire_wren_decode_a_eq[15]),
	.ena1(clocken1),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(),
	.portawe(wire_decode14_eq[15]),
	.portbaddr({address_b_wire[12:0]}),
	.portbaddrstall(addressstall_b),
	.portbdataout(wire_ram_block13a_127portbdataout[0:0]),
	.portbre(1'b1)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portare(1'b1),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block13a_127.clk0_core_clock_enable = "ena0",
		ram_block13a_127.clk0_input_clock_enable = "none",
		ram_block13a_127.clk1_core_clock_enable = "none",
		ram_block13a_127.clk1_input_clock_enable = "none",
		ram_block13a_127.clk1_output_clock_enable = "ena1",
		ram_block13a_127.connectivity_checking = "OFF",
		ram_block13a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block13a_127.mixed_port_feed_through_mode = "dont_care",
		ram_block13a_127.operation_mode = "dual_port",
		ram_block13a_127.port_a_address_width = 13,
		ram_block13a_127.port_a_data_width = 1,
		ram_block13a_127.port_a_first_address = 122880,
		ram_block13a_127.port_a_first_bit_number = 7,
		ram_block13a_127.port_a_last_address = 131071,
		ram_block13a_127.port_a_logical_ram_depth = 131072,
		ram_block13a_127.port_a_logical_ram_width = 8,
		ram_block13a_127.port_b_address_clear = "clear1",
		ram_block13a_127.port_b_address_clock = "clock1",
		ram_block13a_127.port_b_address_width = 13,
		ram_block13a_127.port_b_data_out_clear = "clear1",
		ram_block13a_127.port_b_data_out_clock = "clock1",
		ram_block13a_127.port_b_data_width = 1,
		ram_block13a_127.port_b_first_address = 122880,
		ram_block13a_127.port_b_first_bit_number = 7,
		ram_block13a_127.port_b_last_address = 131071,
		ram_block13a_127.port_b_logical_ram_depth = 131072,
		ram_block13a_127.port_b_logical_ram_width = 8,
		ram_block13a_127.port_b_read_enable_clock = "clock1",
		ram_block13a_127.ram_block_type = "AUTO",
		ram_block13a_127.lpm_type = "fiftyfivenm_ram_block";
	assign
		address_a_wire = address_a,
		address_b_sel = address_b[16:13],
		address_b_wire = address_b,
		q_b = wire_mux15_result,
		w_addr_val_a396w = wren_decode_addr_sel_a,
		wren_decode_addr_sel_a = address_a_wire[16:13];
endmodule //IP_FIFO_altsyncram


//dffpipe DELAY=2 WIDTH=18 clock clrn d q ALTERA_INTERNAL_OPTIONS=X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON;DONT_MERGE_REGISTER=ON;ADV_NETLIST_OPT_ALLOWED=NEVER_ALLOW
//VERSION_BEGIN 22.1 cbx_a_gray2bin 2023:07:21:07:12:21:SC cbx_a_graycounter 2023:07:21:07:12:21:SC cbx_altdpram 2023:07:21:07:12:21:SC cbx_altera_counter 2023:07:21:07:12:20:SC cbx_altera_gray_counter 2023:07:21:07:12:20:SC cbx_altera_syncram 2023:07:21:07:12:20:SC cbx_altera_syncram_nd_impl 2023:07:21:07:12:20:SC cbx_altsyncram 2023:07:21:07:12:21:SC cbx_cycloneii 2023:07:21:07:12:21:SC cbx_dcfifo 2023:07:21:07:12:21:SC cbx_fifo_common 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_lpm_counter 2023:07:21:07:12:21:SC cbx_lpm_decode 2023:07:21:07:12:20:SC cbx_lpm_mux 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_scfifo 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC cbx_stratixiii 2023:07:21:07:12:21:SC cbx_stratixv 2023:07:21:07:12:21:SC cbx_util_mgl 2023:07:21:07:12:21:SC  VERSION_END


//dffpipe DELAY=2 WIDTH=18 clock clrn d q ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
//VERSION_BEGIN 22.1 cbx_mgl 2023:07:21:07:12:36:SC cbx_stratixii 2023:07:21:07:12:21:SC cbx_util_mgl 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = reg 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF"} *)
module  IP_FIFO_dffpipe
	( 
	clock,
	clrn,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   clrn;
	input   [17:0]  d;
	output   [17:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
	tri1   clrn;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[17:0]	dffe17a;
	reg	[17:0]	dffe18a;
	wire ena;
	wire prn;
	wire sclr;

	// synopsys translate_off
	initial
		dffe17a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe17a <= {18{1'b1}};
		else if (clrn == 1'b0) dffe17a <= 18'b0;
		else if  (ena == 1'b1)   dffe17a <= (d & {18{(~ sclr)}});
	// synopsys translate_off
	initial
		dffe18a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe18a <= {18{1'b1}};
		else if (clrn == 1'b0) dffe18a <= 18'b0;
		else if  (ena == 1'b1)   dffe18a <= (dffe17a & {18{(~ sclr)}});
	assign
		ena = 1'b1,
		prn = 1'b1,
		q = dffe18a,
		sclr = 1'b0;
endmodule //IP_FIFO_dffpipe

//synthesis_resources = reg 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON;DONT_MERGE_REGISTER=ON;ADV_NETLIST_OPT_ALLOWED=NEVER_ALLOW"} *)
module  IP_FIFO_alt_synch_pipe
	( 
	clock,
	clrn,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   clrn;
	input   [17:0]  d;
	output   [17:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clrn;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [17:0]   wire_dffpipe16_q;

	IP_FIFO_dffpipe   dffpipe16
	( 
	.clock(clock),
	.clrn(clrn),
	.d(d),
	.q(wire_dffpipe16_q));
	assign
		q = wire_dffpipe16_q;
endmodule //IP_FIFO_alt_synch_pipe


//dffpipe DELAY=2 WIDTH=18 clock clrn d q ALTERA_INTERNAL_OPTIONS=X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON;DONT_MERGE_REGISTER=ON;ADV_NETLIST_OPT_ALLOWED=NEVER_ALLOW
//VERSION_BEGIN 22.1 cbx_a_gray2bin 2023:07:21:07:12:21:SC cbx_a_graycounter 2023:07:21:07:12:21:SC cbx_altdpram 2023:07:21:07:12:21:SC cbx_altera_counter 2023:07:21:07:12:20:SC cbx_altera_gray_counter 2023:07:21:07:12:20:SC cbx_altera_syncram 2023:07:21:07:12:20:SC cbx_altera_syncram_nd_impl 2023:07:21:07:12:20:SC cbx_altsyncram 2023:07:21:07:12:21:SC cbx_cycloneii 2023:07:21:07:12:21:SC cbx_dcfifo 2023:07:21:07:12:21:SC cbx_fifo_common 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_lpm_counter 2023:07:21:07:12:21:SC cbx_lpm_decode 2023:07:21:07:12:20:SC cbx_lpm_mux 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_scfifo 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC cbx_stratixiii 2023:07:21:07:12:21:SC cbx_stratixv 2023:07:21:07:12:21:SC cbx_util_mgl 2023:07:21:07:12:21:SC  VERSION_END


//dffpipe DELAY=2 WIDTH=18 clock clrn d q ALTERA_INTERNAL_OPTIONS=AUTO_SHIFT_REGISTER_RECOGNITION=OFF
//VERSION_BEGIN 22.1 cbx_mgl 2023:07:21:07:12:36:SC cbx_stratixii 2023:07:21:07:12:21:SC cbx_util_mgl 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = reg 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF"} *)
module  IP_FIFO_dffpipe1
	( 
	clock,
	clrn,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   clrn;
	input   [17:0]  d;
	output   [17:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   clock;
	tri1   clrn;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[17:0]	dffe20a;
	reg	[17:0]	dffe21a;
	wire ena;
	wire prn;
	wire sclr;

	// synopsys translate_off
	initial
		dffe20a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe20a <= {18{1'b1}};
		else if (clrn == 1'b0) dffe20a <= 18'b0;
		else if  (ena == 1'b1)   dffe20a <= (d & {18{(~ sclr)}});
	// synopsys translate_off
	initial
		dffe21a = 0;
	// synopsys translate_on
	always @ ( posedge clock or  negedge prn or  negedge clrn)
		if (prn == 1'b0) dffe21a <= {18{1'b1}};
		else if (clrn == 1'b0) dffe21a <= 18'b0;
		else if  (ena == 1'b1)   dffe21a <= (dffe20a & {18{(~ sclr)}});
	assign
		ena = 1'b1,
		prn = 1'b1,
		q = dffe21a,
		sclr = 1'b0;
endmodule //IP_FIFO_dffpipe1

//synthesis_resources = reg 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"X_ON_VIOLATION_OPTION=OFF;SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON;DONT_MERGE_REGISTER=ON;ADV_NETLIST_OPT_ALLOWED=NEVER_ALLOW"} *)
module  IP_FIFO_alt_synch_pipe1
	( 
	clock,
	clrn,
	d,
	q) /* synthesis synthesis_clearbox=1 */;
	input   clock;
	input   clrn;
	input   [17:0]  d;
	output   [17:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clrn;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [17:0]   wire_dffpipe19_q;

	IP_FIFO_dffpipe1   dffpipe19
	( 
	.clock(clock),
	.clrn(clrn),
	.d(d),
	.q(wire_dffpipe19_q));
	assign
		q = wire_dffpipe19_q;
endmodule //IP_FIFO_alt_synch_pipe1


//lpm_compare DEVICE_FAMILY="MAX 10" LPM_WIDTH=9 aeb dataa datab
//VERSION_BEGIN 22.1 cbx_cycloneii 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  IP_FIFO_cmpr
	( 
	aeb,
	dataa,
	datab) /* synthesis synthesis_clearbox=1 */;
	output   aeb;
	input   [8:0]  dataa;
	input   [8:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [8:0]  dataa;
	tri0   [8:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  aeb_result_wire;
	wire  [0:0]  aneb_result_wire;
	wire  [24:0]  data_wire;
	wire  eq_wire;

	assign
		aeb = eq_wire,
		aeb_result_wire = (~ aneb_result_wire),
		aneb_result_wire = (data_wire[0] | data_wire[1]),
		data_wire = {datab[8], dataa[8], datab[7], dataa[7], datab[6], dataa[6], datab[5], dataa[5], datab[4], dataa[4], datab[3], dataa[3], datab[2], dataa[2], datab[1], dataa[1], datab[0], dataa[0], (data_wire[23] ^ data_wire[24]), ((data_wire[19] ^ data_wire[20]) | (data_wire[21] ^ data_wire[22])), ((data_wire[15] ^ data_wire[16]) | (data_wire[17] ^ data_wire[18])), ((data_wire[11] ^ data_wire[12]) | (data_wire[13] ^ data_wire[14])), ((data_wire[7] ^ data_wire[8]) | (data_wire[9] ^ data_wire[10])), data_wire[6], (((data_wire[2] | data_wire[3]) | data_wire[4]) | data_wire[5])},
		eq_wire = aeb_result_wire;
endmodule //IP_FIFO_cmpr


//lpm_compare DEVICE_FAMILY="MAX 10" LPM_WIDTH=18 aeb dataa datab
//VERSION_BEGIN 22.1 cbx_cycloneii 2023:07:21:07:12:21:SC cbx_lpm_add_sub 2023:07:21:07:12:21:SC cbx_lpm_compare 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC cbx_nadder 2023:07:21:07:12:21:SC cbx_stratix 2023:07:21:07:12:21:SC cbx_stratixii 2023:07:21:07:12:21:SC  VERSION_END

//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  IP_FIFO_cmpr1
	( 
	aeb,
	dataa,
	datab) /* synthesis synthesis_clearbox=1 */;
	output   aeb;
	input   [17:0]  dataa;
	input   [17:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [17:0]  dataa;
	tri0   [17:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  aeb_result_wire;
	wire  [0:0]  aneb_result_wire;
	wire  [47:0]  data_wire;
	wire  eq_wire;

	assign
		aeb = eq_wire,
		aeb_result_wire = (~ aneb_result_wire),
		aneb_result_wire = ((data_wire[0] | data_wire[1]) | data_wire[2]),
		data_wire = {datab[17], dataa[17], datab[16], dataa[16], datab[15], dataa[15], datab[14], dataa[14], datab[13], dataa[13], datab[12], dataa[12], datab[11], dataa[11], datab[10], dataa[10], datab[9], dataa[9], datab[8], dataa[8], datab[7], dataa[7], datab[6], dataa[6], datab[5], dataa[5], datab[4], dataa[4], datab[3], dataa[3], datab[2], dataa[2], datab[1], dataa[1], datab[0], dataa[0], ((data_wire[44] ^ data_wire[45]) | (data_wire[46] ^ data_wire[47])), ((data_wire[40] ^ data_wire[41]) | (data_wire[42] ^ data_wire[43])), ((data_wire[36] ^ data_wire[37]) | (data_wire[38] ^ data_wire[39])), ((data_wire[32] ^ data_wire[33]) | (data_wire[34] ^ data_wire[35])), ((data_wire[28] ^ data_wire[29]) | (data_wire[30] ^ data_wire[31])), ((data_wire[24] ^ data_wire[25]) | (data_wire[26] ^ data_wire[27])), ((data_wire[20] ^ data_wire[21]) | (data_wire[22] ^ data_wire[23])), ((data_wire[16] ^ data_wire[17]) | (data_wire[18] ^ data_wire[19])), ((data_wire[12] ^ data_wire[13]) | (data_wire[14] ^ data_wire[15])), data_wire[11], (((data_wire[7] | data_wire[8]) | data_wire[9]) | data_wire[10]), (((data_wire[3] | data_wire[4]) | data_wire[5]) | data_wire[6])},
		eq_wire = aeb_result_wire;
endmodule //IP_FIFO_cmpr1


//lpm_mux DEVICE_FAMILY="MAX 10" LPM_SIZE=2 LPM_WIDTH=1 LPM_WIDTHS=1 data result sel
//VERSION_BEGIN 22.1 cbx_lpm_mux 2023:07:21:07:12:21:SC cbx_mgl 2023:07:21:07:12:36:SC  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  IP_FIFO_mux1
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	output   [0:0]  result;
	input   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri0   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  result_node;
	wire  [0:0]  sel_node;
	wire  [1:0]  w_data2931w;

	assign
		result = result_node,
		result_node = {((sel_node & w_data2931w[1]) | ((~ sel_node) & w_data2931w[0]))},
		sel_node = {sel[0]},
		w_data2931w = {data[1:0]};
endmodule //IP_FIFO_mux1

//synthesis_resources = lut 120 M9K 128 reg 230 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"AUTO_SHIFT_REGISTER_RECOGNITION=OFF;REMOVE_DUPLICATE_REGISTERS=OFF;SYNCHRONIZER_IDENTIFICATION=OFF;SYNCHRONIZATION_REGISTER_CHAIN_LENGTH = 3;suppress_da_rule_internal=d101;suppress_da_rule_internal=d102;suppress_da_rule_internal=d103;-name CUT ON -from rdptr_g -to ws_dgrp|IP_FIFO_dffpipe1:dffpipe19|dffe20a;-name SDC_STATEMENT \"set_false_path -from *rdptr_g* -to *ws_dgrp|IP_FIFO_dffpipe1:dffpipe19|dffe20a* \";-name CUT ON -from delayed_wrptr_g -to rs_dgwp|IP_FIFO_dffpipe:dffpipe16|dffe17a;-name SDC_STATEMENT \"set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|IP_FIFO_dffpipe:dffpipe16|dffe17a* \""} *)
module  IP_FIFO_dcfifo
	( 
	aclr,
	data,
	q,
	rdclk,
	rdempty,
	rdreq,
	wrclk,
	wrempty,
	wrfull,
	wrreq) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   [7:0]  data;
	output   [7:0]  q;
	input   rdclk;
	output   rdempty;
	input   rdreq;
	input   wrclk;
	output   wrempty;
	output   wrfull;
	input   wrreq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [17:0]   wire_rdptr_g1p_q;
	wire  [17:0]   wire_wrptr_g1p_q;
	wire  [7:0]   wire_fifo_ram_q_b;
	reg	[17:0]	delayed_wrptr_g;
	(* ALTERA_ATTRIBUTE = {"SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON;POWER_UP_LEVEL=HIGH"} *)
	reg	rdemp_eq_comp_lsb_aeb;
	(* ALTERA_ATTRIBUTE = {"SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON;POWER_UP_LEVEL=HIGH"} *)
	reg	rdemp_eq_comp_msb_aeb;
	reg	[17:0]	rdptr_g;
	(* ALTERA_ATTRIBUTE = {"SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON"} *)
	reg	[17:0]	rs_dgwp_reg;
	(* ALTERA_ATTRIBUTE = {"SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON"} *)
	reg	wrfull_eq_comp_lsb_mux_reg;
	(* ALTERA_ATTRIBUTE = {"SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON"} *)
	reg	wrfull_eq_comp_msb_mux_reg;
	(* ALTERA_ATTRIBUTE = {"suppress_da_rule_internal=S102;POWER_UP_LEVEL=LOW"} *)
	reg	[17:0]	wrptr_g;
	(* ALTERA_ATTRIBUTE = {"SYNCHRONIZER_IDENTIFICATION=FORCED_IF_ASYNCHRONOUS;PRESERVE_REGISTER=ON"} *)
	reg	[17:0]	ws_dgrp_reg;
	wire  [17:0]   wire_rs_dgwp_q;
	wire  [17:0]   wire_ws_dgrp_q;
	wire  wire_rdempty_eq_comp1_lsb_aeb;
	wire  wire_rdempty_eq_comp1_msb_aeb;
	wire  wire_rdempty_eq_comp_lsb_aeb;
	wire  wire_rdempty_eq_comp_msb_aeb;
	wire  wire_wrempty_eq_comp_aeb;
	wire  wire_wrfull_eq_comp1_lsb_aeb;
	wire  wire_wrfull_eq_comp1_msb_aeb;
	wire  wire_wrfull_eq_comp_lsb_aeb;
	wire  wire_wrfull_eq_comp_msb_aeb;
	wire  [0:0]   wire_rdemp_eq_comp_lsb_mux_result;
	wire  [0:0]   wire_rdemp_eq_comp_msb_mux_result;
	wire  [0:0]   wire_wrfull_eq_comp_lsb_mux_result;
	wire  [0:0]   wire_wrfull_eq_comp_msb_mux_result;
	wire  int_rdempty;
	wire  int_wrfull;
	wire  [16:0]  ram_address_a;
	wire  [16:0]  ram_address_b;
	wire  valid_rdreq;
	wire  valid_wrreq;
	wire  [17:0]  wrptr_g1s;
	wire  [17:0]  wrptr_gs;

	IP_FIFO_a_graycounter   rdptr_g1p
	( 
	.aclr(aclr),
	.clock(rdclk),
	.cnt_en(valid_rdreq),
	.q(wire_rdptr_g1p_q));
	IP_FIFO_a_graycounter1   wrptr_g1p
	( 
	.aclr(aclr),
	.clock(wrclk),
	.cnt_en(valid_wrreq),
	.q(wire_wrptr_g1p_q));
	IP_FIFO_altsyncram   fifo_ram
	( 
	.aclr1(aclr),
	.address_a(ram_address_a),
	.address_b(ram_address_b),
	.addressstall_b((~ valid_rdreq)),
	.clock0(wrclk),
	.clock1(rdclk),
	.clocken1(valid_rdreq),
	.data_a(data),
	.q_b(wire_fifo_ram_q_b),
	.wren_a(valid_wrreq));
	// synopsys translate_off
	initial
		delayed_wrptr_g = 0;
	// synopsys translate_on
	always @ ( posedge wrclk or  posedge aclr)
		if (aclr == 1'b1) delayed_wrptr_g <= 18'b0;
		else  delayed_wrptr_g <= wrptr_g;
	// synopsys translate_off
	initial
		rdemp_eq_comp_lsb_aeb = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge rdclk or  posedge aclr)
		if (aclr == 1'b1) rdemp_eq_comp_lsb_aeb <= {1{1'b1}};
		else  rdemp_eq_comp_lsb_aeb <= wire_rdemp_eq_comp_lsb_mux_result;
	// synopsys translate_off
	initial
		rdemp_eq_comp_msb_aeb = {1{1'b1}};
	// synopsys translate_on
	always @ ( posedge rdclk or  posedge aclr)
		if (aclr == 1'b1) rdemp_eq_comp_msb_aeb <= {1{1'b1}};
		else  rdemp_eq_comp_msb_aeb <= wire_rdemp_eq_comp_msb_mux_result;
	// synopsys translate_off
	initial
		rdptr_g = 0;
	// synopsys translate_on
	always @ ( posedge rdclk or  posedge aclr)
		if (aclr == 1'b1) rdptr_g <= 18'b0;
		else if  (valid_rdreq == 1'b1)   rdptr_g <= wire_rdptr_g1p_q;
	// synopsys translate_off
	initial
		rs_dgwp_reg = 0;
	// synopsys translate_on
	always @ ( posedge rdclk or  posedge aclr)
		if (aclr == 1'b1) rs_dgwp_reg <= 18'b0;
		else  rs_dgwp_reg <= wire_rs_dgwp_q;
	// synopsys translate_off
	initial
		wrfull_eq_comp_lsb_mux_reg = 0;
	// synopsys translate_on
	always @ ( posedge wrclk or  posedge aclr)
		if (aclr == 1'b1) wrfull_eq_comp_lsb_mux_reg <= 1'b0;
		else  wrfull_eq_comp_lsb_mux_reg <= wire_wrfull_eq_comp_lsb_mux_result;
	// synopsys translate_off
	initial
		wrfull_eq_comp_msb_mux_reg = 0;
	// synopsys translate_on
	always @ ( posedge wrclk or  posedge aclr)
		if (aclr == 1'b1) wrfull_eq_comp_msb_mux_reg <= 1'b0;
		else  wrfull_eq_comp_msb_mux_reg <= wire_wrfull_eq_comp_msb_mux_result;
	// synopsys translate_off
	initial
		wrptr_g = 0;
	// synopsys translate_on
	always @ ( posedge wrclk or  posedge aclr)
		if (aclr == 1'b1) wrptr_g <= 18'b0;
		else if  (valid_wrreq == 1'b1)   wrptr_g <= wire_wrptr_g1p_q;
	// synopsys translate_off
	initial
		ws_dgrp_reg = 0;
	// synopsys translate_on
	always @ ( posedge wrclk or  posedge aclr)
		if (aclr == 1'b1) ws_dgrp_reg <= 18'b0;
		else  ws_dgrp_reg <= wire_ws_dgrp_q;
	IP_FIFO_alt_synch_pipe   rs_dgwp
	( 
	.clock(rdclk),
	.clrn((~ aclr)),
	.d(delayed_wrptr_g),
	.q(wire_rs_dgwp_q));
	IP_FIFO_alt_synch_pipe1   ws_dgrp
	( 
	.clock(wrclk),
	.clrn((~ aclr)),
	.d(rdptr_g),
	.q(wire_ws_dgrp_q));
	IP_FIFO_cmpr   rdempty_eq_comp1_lsb
	( 
	.aeb(wire_rdempty_eq_comp1_lsb_aeb),
	.dataa(wire_rs_dgwp_q[8:0]),
	.datab(wire_rdptr_g1p_q[8:0]));
	IP_FIFO_cmpr   rdempty_eq_comp1_msb
	( 
	.aeb(wire_rdempty_eq_comp1_msb_aeb),
	.dataa(wire_rs_dgwp_q[17:9]),
	.datab(wire_rdptr_g1p_q[17:9]));
	IP_FIFO_cmpr   rdempty_eq_comp_lsb
	( 
	.aeb(wire_rdempty_eq_comp_lsb_aeb),
	.dataa(wire_rs_dgwp_q[8:0]),
	.datab(rdptr_g[8:0]));
	IP_FIFO_cmpr   rdempty_eq_comp_msb
	( 
	.aeb(wire_rdempty_eq_comp_msb_aeb),
	.dataa(wire_rs_dgwp_q[17:9]),
	.datab(rdptr_g[17:9]));
	IP_FIFO_cmpr1   wrempty_eq_comp
	( 
	.aeb(wire_wrempty_eq_comp_aeb),
	.dataa(ws_dgrp_reg),
	.datab(wrptr_g));
	IP_FIFO_cmpr   wrfull_eq_comp1_lsb
	( 
	.aeb(wire_wrfull_eq_comp1_lsb_aeb),
	.dataa(wire_ws_dgrp_q[8:0]),
	.datab(wrptr_g1s[8:0]));
	IP_FIFO_cmpr   wrfull_eq_comp1_msb
	( 
	.aeb(wire_wrfull_eq_comp1_msb_aeb),
	.dataa(wire_ws_dgrp_q[17:9]),
	.datab(wrptr_g1s[17:9]));
	IP_FIFO_cmpr   wrfull_eq_comp_lsb
	( 
	.aeb(wire_wrfull_eq_comp_lsb_aeb),
	.dataa(wire_ws_dgrp_q[8:0]),
	.datab(wrptr_gs[8:0]));
	IP_FIFO_cmpr   wrfull_eq_comp_msb
	( 
	.aeb(wire_wrfull_eq_comp_msb_aeb),
	.dataa(wire_ws_dgrp_q[17:9]),
	.datab(wrptr_gs[17:9]));
	IP_FIFO_mux1   rdemp_eq_comp_lsb_mux
	( 
	.data({wire_rdempty_eq_comp1_lsb_aeb, wire_rdempty_eq_comp_lsb_aeb}),
	.result(wire_rdemp_eq_comp_lsb_mux_result),
	.sel(valid_rdreq));
	IP_FIFO_mux1   rdemp_eq_comp_msb_mux
	( 
	.data({wire_rdempty_eq_comp1_msb_aeb, wire_rdempty_eq_comp_msb_aeb}),
	.result(wire_rdemp_eq_comp_msb_mux_result),
	.sel(valid_rdreq));
	IP_FIFO_mux1   wrfull_eq_comp_lsb_mux
	( 
	.data({wire_wrfull_eq_comp1_lsb_aeb, wire_wrfull_eq_comp_lsb_aeb}),
	.result(wire_wrfull_eq_comp_lsb_mux_result),
	.sel(valid_wrreq));
	IP_FIFO_mux1   wrfull_eq_comp_msb_mux
	( 
	.data({wire_wrfull_eq_comp1_msb_aeb, wire_wrfull_eq_comp_msb_aeb}),
	.result(wire_wrfull_eq_comp_msb_mux_result),
	.sel(valid_wrreq));
	assign
		int_rdempty = (rdemp_eq_comp_lsb_aeb & rdemp_eq_comp_msb_aeb),
		int_wrfull = (wrfull_eq_comp_lsb_mux_reg & wrfull_eq_comp_msb_mux_reg),
		q = wire_fifo_ram_q_b,
		ram_address_a = {(wrptr_g[17] ^ wrptr_g[16]), wrptr_g[15:0]},
		ram_address_b = {(wire_rdptr_g1p_q[17] ^ wire_rdptr_g1p_q[16]), wire_rdptr_g1p_q[15:0]},
		rdempty = int_rdempty,
		valid_rdreq = (rdreq & (~ int_rdempty)),
		valid_wrreq = (wrreq & (~ int_wrfull)),
		wrempty = wire_wrempty_eq_comp_aeb,
		wrfull = int_wrfull,
		wrptr_g1s = {(~ wire_wrptr_g1p_q[17]), (~ wire_wrptr_g1p_q[16]), wire_wrptr_g1p_q[15:0]},
		wrptr_gs = {(~ wrptr_g[17]), (~ wrptr_g[16]), wrptr_g[15:0]};
endmodule //IP_FIFO_dcfifo
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module IP_FIFO (
	aclr,
	data,
	rdclk,
	rdreq,
	wrclk,
	wrreq,
	q,
	rdempty,
	wrempty,
	wrfull)/* synthesis synthesis_clearbox = 1 */;

	input	  aclr;
	input	[7:0]  data;
	input	  rdclk;
	input	  rdreq;
	input	  wrclk;
	input	  wrreq;
	output	[7:0]  q;
	output	  rdempty;
	output	  wrempty;
	output	  wrfull;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0	  aclr;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [7:0] sub_wire0;
	wire  sub_wire1;
	wire  sub_wire2;
	wire  sub_wire3;
	wire [7:0] q = sub_wire0[7:0];
	wire  rdempty = sub_wire1;
	wire  wrempty = sub_wire2;
	wire  wrfull = sub_wire3;

	IP_FIFO_dcfifo	IP_FIFO_dcfifo_component (
				.aclr (aclr),
				.data (data),
				.rdclk (rdclk),
				.rdreq (rdreq),
				.wrclk (wrclk),
				.wrreq (wrreq),
				.q (sub_wire0),
				.rdempty (sub_wire1),
				.wrempty (sub_wire2),
				.wrfull (sub_wire3));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"
// Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"
// Retrieval info: PRIVATE: AlmostFull NUMERIC "0"
// Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"
// Retrieval info: PRIVATE: CLOCKS_ARE_SYNCHRONIZED NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "4"
// Retrieval info: PRIVATE: Depth NUMERIC "131072"
// Retrieval info: PRIVATE: Empty NUMERIC "1"
// Retrieval info: PRIVATE: Full NUMERIC "1"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "MAX 10"
// Retrieval info: PRIVATE: LE_BasedFIFO NUMERIC "0"
// Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"
// Retrieval info: PRIVATE: MAX_DEPTH_BY_9 NUMERIC "0"
// Retrieval info: PRIVATE: OVERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: Optimize NUMERIC "2"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: UNDERFLOW_CHECKING NUMERIC "0"
// Retrieval info: PRIVATE: UsedW NUMERIC "1"
// Retrieval info: PRIVATE: Width NUMERIC "8"
// Retrieval info: PRIVATE: dc_aclr NUMERIC "1"
// Retrieval info: PRIVATE: diff_widths NUMERIC "0"
// Retrieval info: PRIVATE: msb_usedw NUMERIC "0"
// Retrieval info: PRIVATE: output_width NUMERIC "8"
// Retrieval info: PRIVATE: rsEmpty NUMERIC "1"
// Retrieval info: PRIVATE: rsFull NUMERIC "0"
// Retrieval info: PRIVATE: rsUsedW NUMERIC "0"
// Retrieval info: PRIVATE: sc_aclr NUMERIC "0"
// Retrieval info: PRIVATE: sc_sclr NUMERIC "0"
// Retrieval info: PRIVATE: wsEmpty NUMERIC "1"
// Retrieval info: PRIVATE: wsFull NUMERIC "1"
// Retrieval info: PRIVATE: wsUsedW NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "MAX 10"
// Retrieval info: CONSTANT: LPM_NUMWORDS NUMERIC "131072"
// Retrieval info: CONSTANT: LPM_SHOWAHEAD STRING "OFF"
// Retrieval info: CONSTANT: LPM_TYPE STRING "dcfifo"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
// Retrieval info: CONSTANT: LPM_WIDTHU NUMERIC "17"
// Retrieval info: CONSTANT: OVERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: RDSYNC_DELAYPIPE NUMERIC "5"
// Retrieval info: CONSTANT: READ_ACLR_SYNCH STRING "OFF"
// Retrieval info: CONSTANT: UNDERFLOW_CHECKING STRING "ON"
// Retrieval info: CONSTANT: USE_EAB STRING "ON"
// Retrieval info: CONSTANT: WRITE_ACLR_SYNCH STRING "OFF"
// Retrieval info: CONSTANT: WRSYNC_DELAYPIPE NUMERIC "5"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND "aclr"
// Retrieval info: USED_PORT: data 0 0 8 0 INPUT NODEFVAL "data[7..0]"
// Retrieval info: USED_PORT: q 0 0 8 0 OUTPUT NODEFVAL "q[7..0]"
// Retrieval info: USED_PORT: rdclk 0 0 0 0 INPUT NODEFVAL "rdclk"
// Retrieval info: USED_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL "rdempty"
// Retrieval info: USED_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"
// Retrieval info: USED_PORT: wrclk 0 0 0 0 INPUT NODEFVAL "wrclk"
// Retrieval info: USED_PORT: wrempty 0 0 0 0 OUTPUT NODEFVAL "wrempty"
// Retrieval info: USED_PORT: wrfull 0 0 0 0 OUTPUT NODEFVAL "wrfull"
// Retrieval info: USED_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"
// Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0
// Retrieval info: CONNECT: @data 0 0 8 0 data 0 0 8 0
// Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0
// Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0
// Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0
// Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0
// Retrieval info: CONNECT: q 0 0 8 0 @q 0 0 8 0
// Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0
// Retrieval info: CONNECT: wrempty 0 0 0 0 @wrempty 0 0 0 0
// Retrieval info: CONNECT: wrfull 0 0 0 0 @wrfull 0 0 0 0
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_FIFO.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_FIFO.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_FIFO.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_FIFO.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_FIFO_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_FIFO_syn.v TRUE
