Classic Timing Analyzer report for Q5
Sun Apr 14 23:54:56 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+-------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.359 ns                                       ; X     ; ps.s1    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.877 ns                                       ; ps.s1 ; count[0] ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.652 ns                                      ; X     ; ps.s0    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s2 ; ps.s7    ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s2           ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 1.302 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s5           ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 1.172 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s3           ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 1.047 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 1.046 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s4~DUPLICATE ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 0.940 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s4~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s4           ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s3           ; clk        ; clk      ; None                        ; None                      ; 0.928 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 0.908 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.907 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s4~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s4           ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s3           ; clk        ; clk      ; None                        ; None                      ; 0.902 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s3           ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 0.898 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s3           ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.897 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1           ; ps.s0           ; clk        ; clk      ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s6           ; ps.s5           ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s6           ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1~DUPLICATE ; ps.s2           ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s1           ; ps.s5           ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s0           ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s4~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.729 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s4           ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s7           ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s3           ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s5           ; ps.s4           ; clk        ; clk      ; None                        ; None                      ; 0.717 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s5           ; ps.s4~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.717 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s2           ; ps.s3           ; clk        ; clk      ; None                        ; None                      ; 0.708 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s6           ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 0.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s6           ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.707 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s4           ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 0.706 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s4           ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.706 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s4           ; ps.s5           ; clk        ; clk      ; None                        ; None                      ; 0.705 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.702 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s0           ; ps.s5           ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s4           ; ps.s3           ; clk        ; clk      ; None                        ; None                      ; 0.654 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s5           ; ps.s6           ; clk        ; clk      ; None                        ; None                      ; 0.637 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s7           ; ps.s5           ; clk        ; clk      ; None                        ; None                      ; 0.619 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s5           ; ps.s1~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s5           ; ps.s1           ; clk        ; clk      ; None                        ; None                      ; 0.566 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s3           ; ps.s4           ; clk        ; clk      ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s3           ; ps.s4~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.560 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; ps.s3           ; ps.s2           ; clk        ; clk      ; None                        ; None                      ; 0.518 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------+
; tsu                                                                   ;
+-------+--------------+------------+------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To              ; To Clock ;
+-------+--------------+------------+------+-----------------+----------+
; N/A   ; None         ; 3.359 ns   ; X    ; ps.s1           ; clk      ;
; N/A   ; None         ; 3.358 ns   ; X    ; ps.s1~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.110 ns   ; X    ; ps.s5           ; clk      ;
; N/A   ; None         ; 3.097 ns   ; X    ; ps.s4           ; clk      ;
; N/A   ; None         ; 3.097 ns   ; X    ; ps.s4~DUPLICATE ; clk      ;
; N/A   ; None         ; 3.096 ns   ; X    ; ps.s6           ; clk      ;
; N/A   ; None         ; 3.090 ns   ; X    ; ps.s3           ; clk      ;
; N/A   ; None         ; 2.904 ns   ; X    ; ps.s2           ; clk      ;
; N/A   ; None         ; 2.899 ns   ; X    ; ps.s7           ; clk      ;
; N/A   ; None         ; 2.891 ns   ; X    ; ps.s0           ; clk      ;
+-------+--------------+------------+------+-----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+-----------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To       ; From Clock ;
+-------+--------------+------------+-----------------+----------+------------+
; N/A   ; None         ; 6.877 ns   ; ps.s1           ; count[0] ; clk        ;
; N/A   ; None         ; 6.762 ns   ; ps.s2           ; count[0] ; clk        ;
; N/A   ; None         ; 6.744 ns   ; ps.s2           ; count[1] ; clk        ;
; N/A   ; None         ; 6.659 ns   ; ps.s5           ; count[0] ; clk        ;
; N/A   ; None         ; 6.614 ns   ; ps.s5           ; count[1] ; clk        ;
; N/A   ; None         ; 6.591 ns   ; ps.s6           ; count[0] ; clk        ;
; N/A   ; None         ; 6.583 ns   ; ps.s3           ; count[1] ; clk        ;
; N/A   ; None         ; 6.465 ns   ; ps.s1~DUPLICATE ; count[2] ; clk        ;
; N/A   ; None         ; 6.382 ns   ; ps.s4~DUPLICATE ; count[1] ; clk        ;
; N/A   ; None         ; 6.293 ns   ; ps.s0           ; count[2] ; clk        ;
; N/A   ; None         ; 6.223 ns   ; ps.s2           ; count[2] ; clk        ;
; N/A   ; None         ; 6.031 ns   ; ps.s3           ; count[2] ; clk        ;
+-------+--------------+------------+-----------------+----------+------------+


+-----------------------------------------------------------------------------+
; th                                                                          ;
+---------------+-------------+-----------+------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To              ; To Clock ;
+---------------+-------------+-----------+------+-----------------+----------+
; N/A           ; None        ; -2.652 ns ; X    ; ps.s0           ; clk      ;
; N/A           ; None        ; -2.660 ns ; X    ; ps.s7           ; clk      ;
; N/A           ; None        ; -2.665 ns ; X    ; ps.s2           ; clk      ;
; N/A           ; None        ; -2.851 ns ; X    ; ps.s3           ; clk      ;
; N/A           ; None        ; -2.857 ns ; X    ; ps.s6           ; clk      ;
; N/A           ; None        ; -2.858 ns ; X    ; ps.s4           ; clk      ;
; N/A           ; None        ; -2.858 ns ; X    ; ps.s4~DUPLICATE ; clk      ;
; N/A           ; None        ; -2.871 ns ; X    ; ps.s5           ; clk      ;
; N/A           ; None        ; -2.872 ns ; X    ; ps.s1           ; clk      ;
; N/A           ; None        ; -2.872 ns ; X    ; ps.s1~DUPLICATE ; clk      ;
+---------------+-------------+-----------+------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 14 23:54:56 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q5 -c Q5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "ps.s2" and destination register "ps.s7"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.302 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 4; REG Node = 'ps.s2'
            Info: 2: + IC(0.277 ns) + CELL(0.366 ns) = 0.643 ns; Loc. = LCCOMB_X1_Y11_N22; Fanout = 2; COMB Node = 'count[1]~9'
            Info: 3: + IC(0.276 ns) + CELL(0.228 ns) = 1.147 ns; Loc. = LCCOMB_X1_Y11_N14; Fanout = 1; COMB Node = 'ps~19'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.302 ns; Loc. = LCFF_X1_Y11_N15; Fanout = 5; REG Node = 'ps.s7'
            Info: Total cell delay = 0.749 ns ( 57.53 % )
            Info: Total interconnect delay = 0.553 ns ( 42.47 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.473 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N15; Fanout = 5; REG Node = 'ps.s7'
                Info: Total cell delay = 1.472 ns ( 59.52 % )
                Info: Total interconnect delay = 1.001 ns ( 40.48 % )
            Info: - Longest clock path from clock "clk" to source register is 2.473 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N21; Fanout = 4; REG Node = 'ps.s2'
                Info: Total cell delay = 1.472 ns ( 59.52 % )
                Info: Total interconnect delay = 1.001 ns ( 40.48 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "ps.s1" (data pin = "X", clock pin = "clk") is 3.359 ns
    Info: + Longest pin to register delay is 5.742 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 11; PIN Node = 'X'
        Info: 2: + IC(4.151 ns) + CELL(0.366 ns) = 5.324 ns; Loc. = LCCOMB_X1_Y11_N30; Fanout = 2; COMB Node = 'ps~10'
        Info: 3: + IC(0.210 ns) + CELL(0.053 ns) = 5.587 ns; Loc. = LCCOMB_X1_Y11_N16; Fanout = 1; COMB Node = 'ps~11'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.742 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'ps.s1'
        Info: Total cell delay = 1.381 ns ( 24.05 % )
        Info: Total interconnect delay = 4.361 ns ( 75.95 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'ps.s1'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
Info: tco from clock "clk" to destination pin "count[0]" through register "ps.s1" is 6.877 ns
    Info: + Longest clock path from clock "clk" to source register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'ps.s1'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N17; Fanout = 3; REG Node = 'ps.s1'
        Info: 2: + IC(0.361 ns) + CELL(0.346 ns) = 0.707 ns; Loc. = LCCOMB_X1_Y11_N2; Fanout = 1; COMB Node = 'count[0]~8'
        Info: 3: + IC(1.661 ns) + CELL(1.942 ns) = 4.310 ns; Loc. = PIN_G16; Fanout = 0; PIN Node = 'count[0]'
        Info: Total cell delay = 2.288 ns ( 53.09 % )
        Info: Total interconnect delay = 2.022 ns ( 46.91 % )
Info: th for register "ps.s0" (data pin = "X", clock pin = "clk") is -2.652 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.473 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.658 ns) + CELL(0.618 ns) = 2.473 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 5; REG Node = 'ps.s0'
        Info: Total cell delay = 1.472 ns ( 59.52 % )
        Info: Total interconnect delay = 1.001 ns ( 40.48 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 11; PIN Node = 'X'
        Info: 2: + IC(4.087 ns) + CELL(0.225 ns) = 5.119 ns; Loc. = LCCOMB_X1_Y11_N0; Fanout = 1; COMB Node = 'ps~18'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.274 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 5; REG Node = 'ps.s0'
        Info: Total cell delay = 1.187 ns ( 22.51 % )
        Info: Total interconnect delay = 4.087 ns ( 77.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 98 megabytes
    Info: Processing ended: Sun Apr 14 23:54:56 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


