Analysis & Synthesis report for Datapath_Memory
Tue Nov 08 15:48:19 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |memoryFSM|currentState
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated
 17. Source assignments for datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_4ho1:auto_generated
 18. Source assignments for datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_4ho1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |memoryFSM
 20. Parameter Settings for User Entity Instance: EXRAM:RAM|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit
 22. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:pcregUnit
 23. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:PSRreg
 24. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:instrReg
 25. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:resultReg
 26. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:updateReg
 27. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:extend
 28. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:src1Mux
 29. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:src2mux
 30. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux4:outputMUX
 31. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:memAddress
 32. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:dataToStore
 33. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|pcALU:pc_ALU
 34. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|shifter:shifterUnit
 35. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|RegisterFile:regFile
 36. Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|ALU:alu_unit
 37. Parameter Settings for Inferred Entity Instance: datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0
 38. Parameter Settings for Inferred Entity Instance: datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "datapathDraft:datapathUnit|mux2:extend"
 41. Port Connectivity Checks: "datapathDraft:datapathUnit|flopenr:instrReg"
 42. Port Connectivity Checks: "datapathDraft:datapathUnit"
 43. Port Connectivity Checks: "EXRAM:RAM"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 08 15:48:19 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Datapath_Memory                             ;
; Top-level Entity Name           ; memoryFSM                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 177                                         ;
; Total pins                      ; 47                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,049,088                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; memoryFSM          ; Datapath_Memory    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-14        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                ; Library ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; clkdivided.v                                                                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/clkdivided.v                                          ;         ;
; shifter.v                                                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/shifter.v                                             ;         ;
; RegisterFile.v                                                                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RegisterFile.v                                        ;         ;
; RAM.mif                                                                                         ; yes             ; User Memory Initialization File                       ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RAM.mif                                               ;         ;
; pcALU.v                                                                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/pcALU.v                                               ;         ;
; mux4.v                                                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/mux4.v                                                ;         ;
; mux2.v                                                                                          ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/mux2.v                                                ;         ;
; memoryFSM.v                                                                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v                                           ;         ;
; hexTo7Seg_3710.v                                                                                ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v                                      ;         ;
; flopenr.v                                                                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/flopenr.v                                             ;         ;
; EXRAM.v                                                                                         ; yes             ; User Wizard-Generated File                            ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v                                               ;         ;
; datapathDraft.v                                                                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v                                       ;         ;
; ALU.v                                                                                           ; yes             ; User Verilog HDL File                                 ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/ALU.v                                                 ;         ;
; /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/initreg.dat ; yes             ; Auto-Found Unspecified File                           ; /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/initreg.dat                                             ;         ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                       ;         ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                ;         ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                          ;         ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;         ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                       ;         ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                        ;         ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                           ;         ;
; altram.inc                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                           ;         ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                         ;         ;
; db/altsyncram_2is2.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/altsyncram_2is2.tdf                                ;         ;
; db/decode_dla.tdf                                                                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/decode_dla.tdf                                     ;         ;
; db/mux_chb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/mux_chb.tdf                                        ;         ;
; db/altsyncram_4ho1.tdf                                                                          ; yes             ; Auto-Generated Megafunction                           ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/altsyncram_4ho1.tdf                                ;         ;
; db/datapath_memory.ram0_registerfile_6ee20562.hdl.mif                                           ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/datapath_memory.ram0_registerfile_6ee20562.hdl.mif ;         ;
+-------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 220       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 334       ;
;     -- 7 input functions                    ; 6         ;
;     -- 6 input functions                    ; 90        ;
;     -- 5 input functions                    ; 89        ;
;     -- 4 input functions                    ; 66        ;
;     -- <=3 input functions                  ; 83        ;
;                                             ;           ;
; Dedicated logic registers                   ; 177       ;
;                                             ;           ;
; I/O pins                                    ; 47        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1049088   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 318       ;
; Total fan-out                               ; 4469      ;
; Average fan-out                             ; 5.84      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                     ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |memoryFSM                                   ; 334 (102)           ; 177 (19)                  ; 1049088           ; 0          ; 47   ; 0            ; |memoryFSM                                                                                                     ; memoryFSM       ; work         ;
;    |EXRAM:RAM|                               ; 25 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |memoryFSM|EXRAM:RAM                                                                                           ; EXRAM           ; work         ;
;       |altsyncram:altsyncram_component|      ; 25 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |memoryFSM|EXRAM:RAM|altsyncram:altsyncram_component                                                           ; altsyncram      ; work         ;
;          |altsyncram_2is2:auto_generated|    ; 25 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |memoryFSM|EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated                            ; altsyncram_2is2 ; work         ;
;             |mux_chb:mux4|                   ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4               ; mux_chb         ; work         ;
;    |clkdivided1:div|                         ; 31 (31)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|clkdivided1:div                                                                                     ; clkdivided1     ; work         ;
;    |datapathDraft:datapathUnit|              ; 148 (0)             ; 126 (0)                   ; 512               ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit                                                                          ; datapathDraft   ; work         ;
;       |ALU:alu_unit|                         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|ALU:alu_unit                                                             ; ALU             ; work         ;
;       |RegisterFile:regFile|                 ; 50 (50)             ; 82 (82)                   ; 512               ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|RegisterFile:regFile                                                     ; RegisterFile    ; work         ;
;          |altsyncram:RAM_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0                                ; altsyncram      ; work         ;
;             |altsyncram_4ho1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_4ho1:auto_generated ; altsyncram_4ho1 ; work         ;
;          |altsyncram:RAM_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1                                ; altsyncram      ; work         ;
;             |altsyncram_4ho1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_4ho1:auto_generated ; altsyncram_4ho1 ; work         ;
;       |flopenr:instrReg|                     ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|flopenr:instrReg                                                         ; flopenr         ; work         ;
;       |flopenr:pcregUnit|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|flopenr:pcregUnit                                                        ; flopenr         ; work         ;
;       |flopenr:resultReg|                    ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|flopenr:resultReg                                                        ; flopenr         ; work         ;
;       |mux2:src1Mux|                         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|mux2:src1Mux                                                             ; mux2            ; work         ;
;       |mux2:src2mux|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|mux2:src2mux                                                             ; mux2            ; work         ;
;       |mux2:updateReg|                       ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|mux2:updateReg                                                           ; mux2            ; work         ;
;       |pcALU:pc_ALU|                         ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|datapathDraft:datapathUnit|pcALU:pc_ALU                                                             ; pcALU           ; work         ;
;    |hexTo7Seg_3710:sevSegUnit1|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|hexTo7Seg_3710:sevSegUnit1                                                                          ; hexTo7Seg_3710  ; work         ;
;    |hexTo7Seg_3710:sevSegUnit2|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|hexTo7Seg_3710:sevSegUnit2                                                                          ; hexTo7Seg_3710  ; work         ;
;    |hexTo7Seg_3710:sevSegUnit3|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|hexTo7Seg_3710:sevSegUnit3                                                                          ; hexTo7Seg_3710  ; work         ;
;    |hexTo7Seg_3710:sevSegUnit4|              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |memoryFSM|hexTo7Seg_3710:sevSegUnit4                                                                          ; hexTo7Seg_3710  ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------+
; Name                                                                                                           ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                   ;
+----------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------+
; EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM                            ; M10K block ; True Dual Port   ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; RAM.mif                                               ;
; datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_4ho1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif ;
; datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_4ho1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16           ; 16           ; 16           ; 16           ; 256     ; db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+-------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |memoryFSM|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------+---------------------+---------------------+-------------------+-------------------+-------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; currentState.STORE2 ; currentState.STORE1 ; currentState.SUM3 ; currentState.SUM2 ; currentState.SUM1 ; currentState.LOAD4 ; currentState.LOAD3 ; currentState.RbBits ; currentState.LOAD2 ; currentState.LOAD1 ; currentState.RaBITS ; currentState.RAM_Instr4_2 ; currentState.RAM_Instr4_1 ; currentState.RAM_Instr3_2 ; currentState.RAM_Instr3_1 ; currentState.RAM_Instr2_2 ; currentState.RAM_Instr2_1 ; currentState.RAM_Instr1_2 ; currentState.RAM_Instr1_1 ;
+---------------------------+---------------------+---------------------+-------------------+-------------------+-------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; currentState.RAM_Instr1_1 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ;
; currentState.RAM_Instr1_2 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 1                         ;
; currentState.RAM_Instr2_1 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 1                         ;
; currentState.RAM_Instr2_2 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 1                         ;
; currentState.RAM_Instr3_1 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.RAM_Instr3_2 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.RAM_Instr4_1 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.RAM_Instr4_2 ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 1                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.RaBITS       ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 1                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.LOAD1        ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 1                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.LOAD2        ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 1                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.RbBits       ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 1                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.LOAD3        ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 1                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.LOAD4        ; 0                   ; 0                   ; 0                 ; 0                 ; 0                 ; 1                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.SUM1         ; 0                   ; 0                   ; 0                 ; 0                 ; 1                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.SUM2         ; 0                   ; 0                   ; 0                 ; 1                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.SUM3         ; 0                   ; 0                   ; 1                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.STORE1       ; 0                   ; 1                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
; currentState.STORE2       ; 1                   ; 0                   ; 0                 ; 0                 ; 0                 ; 0                  ; 0                  ; 0                   ; 0                  ; 0                  ; 0                   ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 0                         ; 1                         ;
+---------------------------+---------------------+---------------------+-------------------+-------------------+-------------------+--------------------+--------------------+---------------------+--------------------+--------------------+---------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; LEDS[0]$latch                                       ; WideOr44            ; yes                    ;
; LEDS[1]$latch                                       ; WideOr44            ; yes                    ;
; LEDS[2]$latch                                       ; WideOr44            ; yes                    ;
; LEDS[3]$latch                                       ; WideOr44            ; yes                    ;
; Ra[0]                                               ; WideOr42            ; yes                    ;
; Ra[1]                                               ; WideOr42            ; yes                    ;
; Ra[2]                                               ; WideOr42            ; yes                    ;
; Ra[3]                                               ; WideOr42            ; yes                    ;
; Rb[0]                                               ; WideOr43            ; yes                    ;
; Rb[1]                                               ; WideOr43            ; yes                    ;
; Rb[2]                                               ; WideOr43            ; yes                    ;
; Rb[3]                                               ; WideOr43            ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; currentState~4                        ; Lost fanout        ;
; currentState~5                        ; Lost fanout        ;
; currentState~6                        ; Lost fanout        ;
; currentState~7                        ; Lost fanout        ;
; currentState~8                        ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 177   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 39    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[10] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[12] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[14] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[16] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[18] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[20] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[22] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[24] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[26] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[28] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[30] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[32] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[34] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[36] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[38] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[40] ; 2       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[10] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[12] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[14] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[16] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[18] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[20] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[22] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[24] ; 3       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[26] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[28] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[30] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[32] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[34] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[40] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[36] ; 1       ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[38] ; 1       ;
; Total number of inverted registers = 32                              ;         ;
+----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                       ;
+----------------------------------------------------------------------+-----------------------------------------------------------+
; Register Name                                                        ; RAM Name                                                  ;
+----------------------------------------------------------------------+-----------------------------------------------------------+
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[0]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[1]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[2]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[3]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[4]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[5]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[6]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[7]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[8]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[9]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[10] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[11] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[12] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[13] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[14] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[15] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[16] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[17] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[18] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[19] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[20] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[21] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[22] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[23] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[24] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[25] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[26] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[27] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[28] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[29] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[30] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[31] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[32] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[33] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[34] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[35] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[36] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[37] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[38] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[39] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0_bypass[40] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[0]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[1]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[2]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[3]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[4]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[5]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[6]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[7]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[8]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[9]  ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[10] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[11] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[12] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[13] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[14] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[15] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[16] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[17] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[18] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[19] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[20] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[21] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[22] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[23] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[24] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[25] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[26] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[27] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[28] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[29] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[30] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[31] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[32] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[33] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[34] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[35] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[36] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[37] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[38] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[39] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1_bypass[40] ; datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1 ;
+----------------------------------------------------------------------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |memoryFSM|datapathDraft:datapathUnit|flopenr:resultReg|q[15]                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |memoryFSM|datapathDraft:datapathUnit|flopenr:pcregUnit|q[2]                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memoryFSM|datapathDraft:datapathUnit|flopenr:instrReg|q[7]                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |memoryFSM|data_a[12]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |memoryFSM|datapathDraft:datapathUnit|flopenr:instrReg|q                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |memoryFSM|address[8]                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |memoryFSM|address[14]                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |memoryFSM|Selector37                                                                                                  ;
; 8:1                ; 12 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |memoryFSM|EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4|l3_w10_n0_mux_dataout ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |memoryFSM|datapathDraft:datapathUnit|mux2:updateReg|y[12]                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_4ho1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_4ho1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |memoryFSM ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                   ;
; REGBITS        ; 4     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXRAM:RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Signed Integer             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer             ;
; NUMWORDS_B                         ; 65536                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; RAM.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_2is2      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                 ;
; REGBITS        ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:pcregUnit ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:PSRreg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:instrReg ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|flopenr:resultReg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:updateReg ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:extend ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:src1Mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:src2mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux4:outputMUX ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:memAddress ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|mux2:dataToStore ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|pcALU:pc_ALU ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|shifter:shifterUnit ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|RegisterFile:regFile ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                      ;
; REGBITS        ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapathDraft:datapathUnit|ALU:alu_unit ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0 ;
+------------------------------------+-------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                 ; Type                     ;
+------------------------------------+-------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                  ;
; WIDTH_A                            ; 16                                                    ; Untyped                  ;
; WIDTHAD_A                          ; 4                                                     ; Untyped                  ;
; NUMWORDS_A                         ; 16                                                    ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                  ;
; WIDTH_B                            ; 16                                                    ; Untyped                  ;
; WIDTHAD_B                          ; 4                                                     ; Untyped                  ;
; NUMWORDS_B                         ; 16                                                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                  ;
; INIT_FILE                          ; db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_4ho1                                       ; Untyped                  ;
+------------------------------------+-------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1 ;
+------------------------------------+-------------------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                                 ; Type                     ;
+------------------------------------+-------------------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                     ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                   ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                                     ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT                                             ; Untyped                  ;
; WIDTH_A                            ; 16                                                    ; Untyped                  ;
; WIDTHAD_A                          ; 4                                                     ; Untyped                  ;
; NUMWORDS_A                         ; 16                                                    ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                                          ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                                  ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                                  ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                                  ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                                  ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                                  ; Untyped                  ;
; WIDTH_B                            ; 16                                                    ; Untyped                  ;
; WIDTHAD_B                          ; 4                                                     ; Untyped                  ;
; NUMWORDS_B                         ; 16                                                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                                                ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                                ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                                                ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                          ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                                ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                                  ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                                  ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                                  ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                                  ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                                  ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                                     ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                                                     ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                                  ; Untyped                  ;
; BYTE_SIZE                          ; 8                                                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                  ; Untyped                  ;
; INIT_FILE                          ; db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                       ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                                 ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                 ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                                     ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V                                             ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_4ho1                                       ; Untyped                  ;
+------------------------------------+-------------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                    ;
; Entity Instance                           ; EXRAM:RAM|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                      ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                               ;
;     -- WIDTH_B                            ; 16                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                               ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                             ;
; Entity Instance                           ; datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 16                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
; Entity Instance                           ; datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                            ;
;     -- WIDTH_A                            ; 16                                                                   ;
;     -- NUMWORDS_A                         ; 16                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 16                                                                   ;
;     -- NUMWORDS_B                         ; 16                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "datapathDraft:datapathUnit|mux2:extend" ;
+-----------+-------+----------+-------------------------------------+
; Port      ; Type  ; Severity ; Details                             ;
+-----------+-------+----------+-------------------------------------+
; d1[15..8] ; Input ; Info     ; Stuck at GND                        ;
+-----------+-------+----------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapathDraft:datapathUnit|flopenr:instrReg"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapathDraft:datapathUnit"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ZeroExtend      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; shiftDir        ; Input  ; Info     ; Stuck at GND                                                                        ;
; shiftAmt        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ALUcond         ; Input  ; Info     ; Stuck at GND                                                                        ;
; jumpEN          ; Input  ; Info     ; Stuck at GND                                                                        ;
; BranchEN        ; Input  ; Info     ; Stuck at GND                                                                        ;
; jalEN           ; Input  ; Info     ; Stuck at GND                                                                        ;
; chooseResult[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; PSROut          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXRAM:RAM"                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; address_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 177                         ;
;     CLR               ; 17                          ;
;     CLR SCLR          ; 25                          ;
;     ENA CLR           ; 3                           ;
;     ENA SCLR          ; 36                          ;
;     plain             ; 96                          ;
; arriav_lcell_comb     ; 338                         ;
;     arith             ; 41                          ;
;         1 data inputs ; 25                          ;
;         4 data inputs ; 16                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 275                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 26                          ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 89                          ;
;         6 data inputs ; 90                          ;
;     shared            ; 16                          ;
;         2 data inputs ; 8                           ;
;         4 data inputs ; 8                           ;
; boundary_port         ; 47                          ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 5.50                        ;
; Average LUT depth     ; 3.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 08 15:48:12 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath_Memory -c Datapath_Memory
Warning (125092): Tcl Script File clkdivided.qip not found
    Info (125063): set_global_assignment -name QIP_FILE clkdivided.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clkdivided.v
    Info (12023): Found entity 1: clkdivided1 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/clkdivided.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_shifter.v
    Info (12023): Found entity 1: tb_shifter File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_shifter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_rf_alu.v
    Info (12023): Found entity 1: tb_RF_ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_RF_ALU.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_registerfile.v
    Info (12023): Found entity 1: tb_RegisterFile File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_RegisterFile.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_processorstatusreg.v
    Info (12023): Found entity 1: tb_ProcessorStatusReg File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_ProcessorStatusReg.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_memoryfsm.v
    Info (12023): Found entity 1: tb_memoryFSM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_memoryFSM.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file tb_fpalu.v
    Info (12023): Found entity 1: fp_ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_fpALU.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb_exram.v
    Info (12023): Found entity 1: tb_EXRAM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_EXRAM.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file tb_datapathdraft.v
    Info (12023): Found entity 1: tb_datapathDraft File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_datapathDraft.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file tb_cpalu.v
    Info (12023): Found entity 1: tb_cpALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_cpALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu.v
    Info (12023): Found entity 1: tb_ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/shifter.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rf_alu.v
    Info (12023): Found entity 1: RF_ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RF_ALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RegisterFile.v Line: 13
Info (12021): Found 0 design units, including 0 entities, in source file processorstatusreg.v
Info (12021): Found 1 design units, including 1 entities, in source file pcalu.v
    Info (12023): Found entity 1: pcALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/pcALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memoryfsm.v
    Info (12023): Found entity 1: memoryFSM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 4
Info (12021): Found 0 design units, including 0 entities, in source file memorycontroller.v
Info (12021): Found 1 design units, including 1 entities, in source file hexto7seg_3710.v
    Info (12023): Found entity 1: hexTo7Seg_3710 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/hexTo7Seg_3710.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fpalu.v
    Info (12023): Found entity 1: fpALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/fpALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopr.v
    Info (12023): Found entity 1: flopr File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/flopr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.v
    Info (12023): Found entity 1: flopenr File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/flopenr.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file exram_bb.v
Info (12021): Found 1 design units, including 1 entities, in source file exram.v
    Info (12023): Found entity 1: EXRAM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file datapathdraft.v
    Info (12023): Found entity 1: datapathDraft File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file datapath_memory.v
    Info (12023): Found entity 1: Datapath_Memory File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/ALU.v Line: 5
Critical Warning (10846): Verilog HDL Instantiation warning at tb_ProcessorStatusReg.v(11): instance has no name File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_ProcessorStatusReg.v Line: 11
Warning (10222): Verilog HDL Parameter Declaration warning at memoryFSM.v(14): Parameter Declaration in module "memoryFSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 14
Warning (10222): Verilog HDL Parameter Declaration warning at memoryFSM.v(15): Parameter Declaration in module "memoryFSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 15
Warning (10222): Verilog HDL Parameter Declaration warning at memoryFSM.v(17): Parameter Declaration in module "memoryFSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at memoryFSM.v(18): Parameter Declaration in module "memoryFSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at memoryFSM.v(19): Parameter Declaration in module "memoryFSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at memoryFSM.v(20): Parameter Declaration in module "memoryFSM" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 20
Critical Warning (10846): Verilog HDL Instantiation warning at tb_fpALU.v(11): instance has no name File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/tb_fpALU.v Line: 11
Info (12127): Elaborating entity "memoryFSM" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at memoryFSM.v(164): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 164
Warning (10230): Verilog HDL assignment warning at memoryFSM.v(176): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 176
Warning (10230): Verilog HDL assignment warning at memoryFSM.v(188): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 188
Warning (10240): Verilog HDL Always Construct warning at memoryFSM.v(118): inferring latch(es) for variable "Ra", which holds its previous value in one or more paths through the always construct File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Warning (10240): Verilog HDL Always Construct warning at memoryFSM.v(118): inferring latch(es) for variable "Rb", which holds its previous value in one or more paths through the always construct File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Warning (10240): Verilog HDL Always Construct warning at memoryFSM.v(118): inferring latch(es) for variable "LEDS", which holds its previous value in one or more paths through the always construct File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Warning (10230): Verilog HDL assignment warning at memoryFSM.v(307): truncated value with size 16 to match size of target (1) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 307
Warning (10034): Output port "LEDS[7..4]" at memoryFSM.v(12) has no driver File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 12
Info (10041): Inferred latch for "LEDS[0]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "LEDS[1]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "LEDS[2]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "LEDS[3]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Rb[0]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Rb[1]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Rb[2]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Rb[3]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Ra[0]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Ra[1]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Ra[2]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (10041): Inferred latch for "Ra[3]" at memoryFSM.v(118) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
Info (12128): Elaborating entity "EXRAM" for hierarchy "EXRAM:RAM" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "EXRAM:RAM|altsyncram:altsyncram_component" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v Line: 97
Info (12130): Elaborated megafunction instantiation "EXRAM:RAM|altsyncram:altsyncram_component" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v Line: 97
Info (12133): Instantiated megafunction "EXRAM:RAM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/EXRAM.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2is2.tdf
    Info (12023): Found entity 1: altsyncram_2is2 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/altsyncram_2is2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2is2" for hierarchy "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|decode_dla:decode2" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/altsyncram_2is2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/altsyncram_2is2.tdf Line: 50
Info (12128): Elaborating entity "clkdivided1" for hierarchy "clkdivided1:div" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 70
Warning (10230): Verilog HDL assignment warning at clkdivided.v(16): truncated value with size 32 to match size of target (25) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/clkdivided.v Line: 16
Info (12128): Elaborating entity "datapathDraft" for hierarchy "datapathDraft:datapathUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 99
Info (12128): Elaborating entity "flopenr" for hierarchy "datapathDraft:datapathUnit|flopenr:pcregUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 48
Info (12128): Elaborating entity "flopenr" for hierarchy "datapathDraft:datapathUnit|flopenr:PSRreg" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 49
Info (12128): Elaborating entity "mux2" for hierarchy "datapathDraft:datapathUnit|mux2:updateReg" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 59
Info (12128): Elaborating entity "mux4" for hierarchy "datapathDraft:datapathUnit|mux4:outputMUX" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 69
Info (12128): Elaborating entity "pcALU" for hierarchy "datapathDraft:datapathUnit|pcALU:pc_ALU" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 78
Warning (10230): Verilog HDL assignment warning at pcALU.v(35): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/pcALU.v Line: 35
Warning (10230): Verilog HDL assignment warning at pcALU.v(39): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/pcALU.v Line: 39
Info (12128): Elaborating entity "shifter" for hierarchy "datapathDraft:datapathUnit|shifter:shifterUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 81
Info (12128): Elaborating entity "RegisterFile" for hierarchy "datapathDraft:datapathUnit|RegisterFile:regFile" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 82
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(24): Loading register file File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RegisterFile.v Line: 24
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(28): done with RF load File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RegisterFile.v Line: 28
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(39): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RegisterFile.v Line: 39
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(40): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/RegisterFile.v Line: 40
Info (12128): Elaborating entity "ALU" for hierarchy "datapathDraft:datapathUnit|ALU:alu_unit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 83
Info (12128): Elaborating entity "hexTo7Seg_3710" for hierarchy "hexTo7Seg_3710:sevSegUnit1" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 104
Warning (276020): Inferred RAM node "datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapathDraft:datapathUnit|RegisterFile:regFile|RAM_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif
Info (12130): Elaborated megafunction instantiation "datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ho1.tdf
    Info (12023): Found entity 1: altsyncram_4ho1 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/db/altsyncram_4ho1.tdf Line: 27
Warning (13012): Latch Ra[0] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RaBITS File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Ra[1] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RaBITS File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Ra[2] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RaBITS File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Ra[3] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RaBITS File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Rb[0] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RbBits File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Rb[1] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RbBits File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Rb[2] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RbBits File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13012): Latch Rb[3] has unsafe behavior File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 118
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentState.RbBits File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDS[4]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 12
    Warning (13410): Pin "LEDS[5]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 12
    Warning (13410): Pin "LEDS[6]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 12
    Warning (13410): Pin "LEDS[7]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/output_files/Datapath_Memory.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switches[4]" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 7
    Warning (15610): No output dependent on input pin "switches[5]" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 7
    Warning (15610): No output dependent on input pin "switches[6]" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 7
    Warning (15610): No output dependent on input pin "switches[7]" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/memoryFSM.v Line: 7
Info (21057): Implemented 642 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 435 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Tue Nov 08 15:48:19 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/output_files/Datapath_Memory.map.smsg.


