/*  ==================================================================
    >>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE <<<<<<<<<<<<<<<<<<<<<<<<<
    ------------------------------------------------------------------
    Copyright (c) 2006-2022 by Lattice Semiconductor Corporation
    ALL RIGHTS RESERVED
    ------------------------------------------------------------------
 
    IMPORTANT: THIS FILE IS AUTO-GENERATED BY LATTICE RADIANT Software.
 
    Permission:
 
      Lattice grants permission to use this code pursuant to the
      terms of the Lattice Corporation Open Source License Agreement.
 
    Disclaimer:
 
      Lattice provides no warranty regarding the use or functionality
      of this code. It is the user's responsibility to verify the
      user Software design for consistency and functionality through
      the use of formal Software validation methods.
 
    ------------------------------------------------------------------
 
    Lattice Semiconductor Corporation
    111 SW Fifth Avenue, Suite 700
    Portland, OR 97204
    U.S.A
    Email: techsupport@latticesemi.com
    Web: http://www.latticesemi.com/Home/Support/SubmitSupportTicket.aspx
    ================================================================== */
 
#ifndef SYS_PLATFORM_H
#define SYS_PLATFORM_H

/* general info */
#define DEVICE_FAMILY "LFCPNX"

/* ip instance base address */

#define CPU0_INST_NAME "cpu0_inst"
#define CPU0_INST_BASE_ADDR 0xffff0000

#define DMA_FIFO_INST_FIFO_DMA_MEM_MAP_NAME "dma_fifo_inst_FIFO_DMA_mem_map"
#define DMA_FIFO_INST_FIFO_DMA_MEM_MAP_BASE_ADDR 0x100000

#define ETHER_CONTROL_INST_ETHERCON_IP_MEM_MAP_S0_NAME "ether_control_inst_Ethercon_IP_mem_map_S0"
#define ETHER_CONTROL_INST_ETHERCON_IP_MEM_MAP_S0_BASE_ADDR 0x108000

#define GPIO0_INST_GPIO_MEM_MAP_NAME "gpio0_inst_gpio_mem_map"
#define GPIO0_INST_GPIO_MEM_MAP_BASE_ADDR 0x186c00

#define GPIO1_INST_GPIO_MEM_MAP_NAME "gpio1_inst_gpio_mem_map"
#define GPIO1_INST_GPIO_MEM_MAP_BASE_ADDR 0x187000

#define I2C0_INST_I2C_MASTER_MEM_MAP_NAME "i2c0_inst_i2c_master_mem_map"
#define I2C0_INST_I2C_MASTER_MEM_MAP_BASE_ADDR 0x186000

#define ISR_RAM0_INST_AHBL_SLV0_MODEL_MEM_MAP_NAME "isr_ram0_inst_ahbl_slv0_model_mem_map"
#define ISR_RAM0_INST_AHBL_SLV0_MODEL_MEM_MAP_BASE_ADDR 0x0

#define SPI0_INST_SPI_MASTER_MEM_MAP_NAME "spi0_inst_spi_master_mem_map"
#define SPI0_INST_SPI_MASTER_MEM_MAP_BASE_ADDR 0x186800

#define SYSMEM0_INST_AHBL_SLV0_MODEL_MEM_MAP_NAME "sysmem0_inst_ahbl_slv0_model_mem_map"
#define SYSMEM0_INST_AHBL_SLV0_MODEL_MEM_MAP_BASE_ADDR 0xc0000

#define SYSMEM0_INST_AHBL_SLV1_MODEL_MEM_MAP_NAME "sysmem0_inst_ahbl_slv1_model_mem_map"
#define SYSMEM0_INST_AHBL_SLV1_MODEL_MEM_MAP_BASE_ADDR 0xe0000

#define UART0_INST_UART_MEM_MAP_NAME "uart0_inst_uart_mem_map"
#define UART0_INST_UART_MEM_MAP_BASE_ADDR 0x186400


/* cpu0_inst parameters */
#define CPU0_INST_CACHE_ENABLE False
#define CPU0_INST_CACHE_ENV True
#define CPU0_INST_C_EXT True
#define CPU0_INST_C_STANDALONE True
#define CPU0_INST_DCACHE_ENABLE False
#define CPU0_INST_DCACHE_RANGE_HIGH 0x00000000
#define CPU0_INST_DCACHE_RANGE_LOW 0xFFFFFFFF
#define CPU0_INST_DEBUG_ENABLE True
#define CPU0_INST_DEVICE LFCPNX
#define CPU0_INST_HW_WATCHPOINT 0
#define CPU0_INST_ICACHE_ENABLE False
#define CPU0_INST_ICACHE_RANGE_HIGH 0x00000000
#define CPU0_INST_ICACHE_RANGE_LOW 0xFFFFFFFF
#define CPU0_INST_IRQ_NUM 6
#define CPU0_INST_JTAG_CHANNEL 14
#define CPU0_INST_M_EXT True
#define CPU0_INST_M_STANDALONE True
#define CPU0_INST_PICTIMER_START_ADDR 0xFFFF0000
#define CPU0_INST_PIC_ENABLE True
#define CPU0_INST_SIMULATION False
#define CPU0_INST_SOFT_JTAG False
#define CPU0_INST_TIMER_ENABLE True

/* dma_fifo_inst parameters */
#define DMA_FIFO_INST_BASE_ADDR 0x00100000
#define DMA_FIFO_INST_HADDR_WIDTH 32
#define DMA_FIFO_INST_HDATA_WIDTH 32
#define DMA_FIFO_INST_RX_FIFO_EN 0
#define DMA_FIFO_INST_SIM 0
#define DMA_FIFO_INST_TX_FIFO_EN 1

/* ether_control_inst parameters */
#define ETHER_CONTROL_INST_BASE_ADDR 0x00108000
#define ETHER_CONTROL_INST_CHANNEL_2_EN 1
#define ETHER_CONTROL_INST_H0_DATA_WIDTH 32
#define ETHER_CONTROL_INST_H1_DATA_WIDTH 64
#define ETHER_CONTROL_INST_HADDR_WIDTH 32
#define ETHER_CONTROL_INST_PCIE_ENABLE 1
#define ETHER_CONTROL_INST_PORT_1_MII_INTRF 0
#define ETHER_CONTROL_INST_PORT_1_PHY_INTRF 1
#define ETHER_CONTROL_INST_PORT_2_MII_INTRF 0
#define ETHER_CONTROL_INST_PORT_2_PHY_INTRF 1
#define ETHER_CONTROL_INST_PULSE_TIMER 0x4A817C80
#define ETHER_CONTROL_INST_REG_NUM 1
#define ETHER_CONTROL_INST_SIM 0
#define ETHER_CONTROL_INST_SYSTEM_TYPE 1
#define ETHER_CONTROL_INST_USE_CDR_REFCLK_IN_SGMII 1
#define ETHER_CONTROL_INST_USE_EXT_PLL_SGMII 1

/* gpio0_inst parameters */
#define GPIO0_INST_GPIO_DIRS 0x00FFFFFF
#define GPIO0_INST_LINES_NUM 32

/* gpio1_inst parameters */
#define GPIO1_INST_GPIO_DIRS 0x00000000
#define GPIO1_INST_LINES_NUM 32

/* i2c0_inst parameters */
#define I2C0_INST_ACTUAL_CLOCK_FREQ 100.13351134846462
#define I2C0_INST_APB_ENABLE True
#define I2C0_INST_DESIRED_CLOCK_FREQ 100.0
#define I2C0_INST_FAMILY LFCPNX
#define I2C0_INST_FIFO_DEPTH 16
#define I2C0_INST_FIFO_IMPL LUT
#define I2C0_INST_FIFO_WIDTH 8
#define I2C0_INST_PRESCALER 372
#define I2C0_INST_PRESCALER_INPUT 372
#define I2C0_INST_RX_FIFO_AF_FLAG 14
#define I2C0_INST_SYS_CLOCK_FREQ 75
#define I2C0_INST_TX_FIFO_AE_FLAG 2

/* spi0_inst parameters */
#define SPI0_INST_ACTUAL_CLOCK_FREQ 0.1
#define SPI0_INST_CPHA 0
#define SPI0_INST_CPOL 0
#define SPI0_INST_DATA_WIDTH 8
#define SPI0_INST_DATA_WIDTH_RESET 0
#define SPI0_INST_DESIRED_CLOCK_FREQ 0.1
#define SPI0_INST_FAMILY LFCPNX
#define SPI0_INST_FIFO_DEPTH 256
#define SPI0_INST_FIFO_IMPL EBR
#define SPI0_INST_FIFO_WIDTH 8
#define SPI0_INST_INTERFACE AHBL
#define SPI0_INST_LSB_FIRST 0
#define SPI0_INST_ONLY_WRITE 0
#define SPI0_INST_PRESCALER 375
#define SPI0_INST_PRESCALER_INPUT 375
#define SPI0_INST_RX_FIFO_AF_FLAG 12
#define SPI0_INST_SLAVE_COUNT 1
#define SPI0_INST_SPI_EN False
#define SPI0_INST_SSNP 1
#define SPI0_INST_SSPOL 0x00000000
#define SPI0_INST_SYS_CLOCK_FREQ 75.0
#define SPI0_INST_TX_FIFO_AE_FLAG 3
#define SPI0_INST_SLV_SEL_POL 00

/* uart0_inst parameters */
#define UART0_INST_BAUD_RATE 115200
#define UART0_INST_DATA_WIDTH 8
#define UART0_INST_STOP_BITS 1
#define UART0_INST_SYS_CLK 75.0

/* interrupt */

#define UART0_INST_IRQ 0
#define GPIO0_INST_IRQ 1
#define SPI0_INST_IRQ 2
#define I2C0_INST_IRQ 3
#define GPIO1_INST_IRQ 4
#define ETHER_CONTROL_INST_IRQ 5

#endif
