{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603701793139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603701793139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 26 15:43:13 2020 " "Processing started: Mon Oct 26 15:43:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603701793139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603701793139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map PushdownStack -c PushdownStack --generate_functional_sim_netlist " "Command: quartus_map PushdownStack -c PushdownStack --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603701793139 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603701793490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "in In MemoryCell.v(3) " "Verilog HDL Declaration information at MemoryCell.v(3): object \"in\" differs only in case from object \"In\" in the same scope" {  } { { "MemoryCell.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/MemoryCell.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603701793581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycell.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryCell " "Found entity 1: MemoryCell" {  } { { "MemoryCell.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/MemoryCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mc8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mc8bit " "Found entity 1: mc8bit" {  } { { "mc8bit.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/mc8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/d_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5to32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Found entity 1: decoder5to32" {  } { { "decoder5to32.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder5to32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4to16 " "Found entity 1: decoder4to16" {  } { { "decoder4to16.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder10to1024.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder10to1024.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder10to1024 " "Found entity 1: decoder10to1024" {  } { { "decoder10to1024.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder10to1024.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21.v 1 1 " "Found 1 design units, including 1 entities, in source file m21.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21 " "Found entity 1: m21" {  } { { "m21.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/m21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m21_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file m21_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 m21_10bit " "Found entity 1: m21_10bit" {  } { { "m21_10bit.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/m21_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch_gated.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch_gated.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch_gated " "Found entity 1: sr_latch_gated" {  } { { "sr_latch_gated.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/sr_latch_gated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d dff_setrst.v(3) " "Verilog HDL Declaration information at dff_setrst.v(3): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "dff_setrst.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/dff_setrst.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603701793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_setrst.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_setrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_setrst " "Found entity 1: dff_setrst" {  } { { "dff_setrst.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/dff_setrst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "has.v 1 1 " "Found 1 design units, including 1 entities, in source file has.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAS " "Found entity 1: HAS" {  } { { "HAS.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/HAS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793624 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "RAM_IO.v " "Can't analyze file -- file RAM_IO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1603701793624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pushdownstack.v 1 1 " "Found 1 design units, including 1 entities, in source file pushdownstack.v" { { "Info" "ISGN_ENTITY_NAME" "1 PushdownStack " "Found entity 1: PushdownStack" {  } { { "PushdownStack.v" "" { Text "D:/Study/CE213/Exercises/PushdownStack/PushdownStack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603701793624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603701793624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PushdownStack " "Elaborating entity \"PushdownStack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603701793651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:TOP " "Elaborating entity \"counter\" for hierarchy \"counter:TOP\"" {  } { { "PushdownStack.v" "TOP" { Text "D:/Study/CE213/Exercises/PushdownStack/PushdownStack.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAS counter:TOP\|HAS:ha\[0\] " "Elaborating entity \"HAS\" for hierarchy \"counter:TOP\|HAS:ha\[0\]\"" {  } { { "counter.v" "ha\[0\]" { Text "D:/Study/CE213/Exercises/PushdownStack/counter.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_setrst counter:TOP\|dff_setrst:dff\[0\] " "Elaborating entity \"dff_setrst\" for hierarchy \"counter:TOP\|dff_setrst:dff\[0\]\"" {  } { { "counter.v" "dff\[0\]" { Text "D:/Study/CE213/Exercises/PushdownStack/counter.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m21 counter:TOP\|dff_setrst:dff\[0\]\|m21:m1 " "Elaborating entity \"m21\" for hierarchy \"counter:TOP\|dff_setrst:dff\[0\]\|m21:m1\"" {  } { { "dff_setrst.v" "m1" { Text "D:/Study/CE213/Exercises/PushdownStack/dff_setrst.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop counter:TOP\|dff_setrst:dff\[0\]\|d_flipflop:d " "Elaborating entity \"d_flipflop\" for hierarchy \"counter:TOP\|dff_setrst:dff\[0\]\|d_flipflop:d\"" {  } { { "dff_setrst.v" "d" { Text "D:/Study/CE213/Exercises/PushdownStack/dff_setrst.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch counter:TOP\|dff_setrst:dff\[0\]\|d_flipflop:d\|d_latch:dl " "Elaborating entity \"d_latch\" for hierarchy \"counter:TOP\|dff_setrst:dff\[0\]\|d_flipflop:d\|d_latch:dl\"" {  } { { "d_flipflop.v" "dl" { Text "D:/Study/CE213/Exercises/PushdownStack/d_flipflop.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_latch_gated counter:TOP\|dff_setrst:dff\[0\]\|d_flipflop:d\|sr_latch_gated:sr " "Elaborating entity \"sr_latch_gated\" for hierarchy \"counter:TOP\|dff_setrst:dff\[0\]\|d_flipflop:d\|sr_latch_gated:sr\"" {  } { { "d_flipflop.v" "sr" { Text "D:/Study/CE213/Exercises/PushdownStack/d_flipflop.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m21_10bit m21_10bit:Selector " "Elaborating entity \"m21_10bit\" for hierarchy \"m21_10bit:Selector\"" {  } { { "PushdownStack.v" "Selector" { Text "D:/Study/CE213/Exercises/PushdownStack/PushdownStack.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram1KB " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram1KB\"" {  } { { "PushdownStack.v" "ram1KB" { Text "D:/Study/CE213/Exercises/PushdownStack/PushdownStack.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701793808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder10to1024 RAM:ram1KB\|decoder10to1024:dec " "Elaborating entity \"decoder10to1024\" for hierarchy \"RAM:ram1KB\|decoder10to1024:dec\"" {  } { { "RAM.v" "dec" { Text "D:/Study/CE213/Exercises/PushdownStack/RAM.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701794094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 RAM:ram1KB\|decoder10to1024:dec\|decoder5to32:dcd " "Elaborating entity \"decoder5to32\" for hierarchy \"RAM:ram1KB\|decoder10to1024:dec\|decoder5to32:dcd\"" {  } { { "decoder10to1024.v" "dcd" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder10to1024.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701794125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4to16 RAM:ram1KB\|decoder10to1024:dec\|decoder5to32:dcd\|decoder4to16:dec\[0\] " "Elaborating entity \"decoder4to16\" for hierarchy \"RAM:ram1KB\|decoder10to1024:dec\|decoder5to32:dcd\|decoder4to16:dec\[0\]\"" {  } { { "decoder5to32.v" "dec\[0\]" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder5to32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701794125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 RAM:ram1KB\|decoder10to1024:dec\|decoder5to32:dcd\|decoder4to16:dec\[0\]\|decoder3to8:dec\[0\] " "Elaborating entity \"decoder3to8\" for hierarchy \"RAM:ram1KB\|decoder10to1024:dec\|decoder5to32:dcd\|decoder4to16:dec\[0\]\|decoder3to8:dec\[0\]\"" {  } { { "decoder4to16.v" "dec\[0\]" { Text "D:/Study/CE213/Exercises/PushdownStack/decoder4to16.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701794125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mc8bit RAM:ram1KB\|mc8bit:mem\[0\] " "Elaborating entity \"mc8bit\" for hierarchy \"RAM:ram1KB\|mc8bit:mem\[0\]\"" {  } { { "RAM.v" "mem\[0\]" { Text "D:/Study/CE213/Exercises/PushdownStack/RAM.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701794279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryCell RAM:ram1KB\|mc8bit:mem\[0\]\|MemoryCell:mc\[0\] " "Elaborating entity \"MemoryCell\" for hierarchy \"RAM:ram1KB\|mc8bit:mem\[0\]\|MemoryCell:mc\[0\]\"" {  } { { "mc8bit.v" "mc\[0\]" { Text "D:/Study/CE213/Exercises/PushdownStack/mc8bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603701794295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603701807368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 26 15:43:27 2020 " "Processing ended: Mon Oct 26 15:43:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603701807368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603701807368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603701807368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603701807368 ""}
