**# jk_NAND in Verilog**

![sequential-seq14](https://github.com/panda12384/jk_NAND/assets/160568759/ba923b13-cbee-48f2-bd7f-bc998a3951ba)


**The Output**

![Screenshot 2024-07-09 113214](https://github.com/panda12384/jk_NAND/assets/160568759/c9bc0719-07e9-4637-a916-796ccd04d89a)
