// Seed: 2887108171
module module_0;
  wire id_2;
  wor  id_3;
  reg  id_4;
  wire id_5, id_6, id_7, id_8;
  uwire   id_9 = id_6;
  supply1 id_10 = 1;
  always @(posedge 1'b0 + 1) begin
    release id_5;
  end
  reg  id_11;
  wire id_12;
  assign id_9 = 1'b0 == id_11 ? 1 : {1 - 1, id_1, 1} * id_1;
  assign id_8 = 1;
  wand id_13;
  always @(posedge 1 or posedge id_13) begin
    if (id_10 && 1'b0 == 1'd0 && id_3 == 1) begin
      fork
        begin
          begin
            id_4 <= id_11 == {id_10{id_11}};
            if (id_13) begin
              id_11 <= 1'd0 - 1;
            end
          end
        end
        $display(1);
      join
    end
  end
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri id_10,
    input supply1 id_11,
    input wor id_12,
    output tri id_13
);
  module_0();
  always repeat (1) id_0 <= 1 != 1'h0;
endmodule
