// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="clu_clu,hls_ip_2022_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.100000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=7465,HLS_SYN_LUT=13038,HLS_VERSION=2022_2}" *)

module clu (
        ap_clk,
        ap_rst_n,
        m_axi_clu_addr_AWVALID,
        m_axi_clu_addr_AWREADY,
        m_axi_clu_addr_AWADDR,
        m_axi_clu_addr_AWID,
        m_axi_clu_addr_AWLEN,
        m_axi_clu_addr_AWSIZE,
        m_axi_clu_addr_AWBURST,
        m_axi_clu_addr_AWLOCK,
        m_axi_clu_addr_AWCACHE,
        m_axi_clu_addr_AWPROT,
        m_axi_clu_addr_AWQOS,
        m_axi_clu_addr_AWREGION,
        m_axi_clu_addr_AWUSER,
        m_axi_clu_addr_WVALID,
        m_axi_clu_addr_WREADY,
        m_axi_clu_addr_WDATA,
        m_axi_clu_addr_WSTRB,
        m_axi_clu_addr_WLAST,
        m_axi_clu_addr_WID,
        m_axi_clu_addr_WUSER,
        m_axi_clu_addr_ARVALID,
        m_axi_clu_addr_ARREADY,
        m_axi_clu_addr_ARADDR,
        m_axi_clu_addr_ARID,
        m_axi_clu_addr_ARLEN,
        m_axi_clu_addr_ARSIZE,
        m_axi_clu_addr_ARBURST,
        m_axi_clu_addr_ARLOCK,
        m_axi_clu_addr_ARCACHE,
        m_axi_clu_addr_ARPROT,
        m_axi_clu_addr_ARQOS,
        m_axi_clu_addr_ARREGION,
        m_axi_clu_addr_ARUSER,
        m_axi_clu_addr_RVALID,
        m_axi_clu_addr_RREADY,
        m_axi_clu_addr_RDATA,
        m_axi_clu_addr_RLAST,
        m_axi_clu_addr_RID,
        m_axi_clu_addr_RUSER,
        m_axi_clu_addr_RRESP,
        m_axi_clu_addr_BVALID,
        m_axi_clu_addr_BREADY,
        m_axi_clu_addr_BRESP,
        m_axi_clu_addr_BID,
        m_axi_clu_addr_BUSER,
        m_axi_ps_ddr_AWVALID,
        m_axi_ps_ddr_AWREADY,
        m_axi_ps_ddr_AWADDR,
        m_axi_ps_ddr_AWID,
        m_axi_ps_ddr_AWLEN,
        m_axi_ps_ddr_AWSIZE,
        m_axi_ps_ddr_AWBURST,
        m_axi_ps_ddr_AWLOCK,
        m_axi_ps_ddr_AWCACHE,
        m_axi_ps_ddr_AWPROT,
        m_axi_ps_ddr_AWQOS,
        m_axi_ps_ddr_AWREGION,
        m_axi_ps_ddr_AWUSER,
        m_axi_ps_ddr_WVALID,
        m_axi_ps_ddr_WREADY,
        m_axi_ps_ddr_WDATA,
        m_axi_ps_ddr_WSTRB,
        m_axi_ps_ddr_WLAST,
        m_axi_ps_ddr_WID,
        m_axi_ps_ddr_WUSER,
        m_axi_ps_ddr_ARVALID,
        m_axi_ps_ddr_ARREADY,
        m_axi_ps_ddr_ARADDR,
        m_axi_ps_ddr_ARID,
        m_axi_ps_ddr_ARLEN,
        m_axi_ps_ddr_ARSIZE,
        m_axi_ps_ddr_ARBURST,
        m_axi_ps_ddr_ARLOCK,
        m_axi_ps_ddr_ARCACHE,
        m_axi_ps_ddr_ARPROT,
        m_axi_ps_ddr_ARQOS,
        m_axi_ps_ddr_ARREGION,
        m_axi_ps_ddr_ARUSER,
        m_axi_ps_ddr_RVALID,
        m_axi_ps_ddr_RREADY,
        m_axi_ps_ddr_RDATA,
        m_axi_ps_ddr_RLAST,
        m_axi_ps_ddr_RID,
        m_axi_ps_ddr_RUSER,
        m_axi_ps_ddr_RRESP,
        m_axi_ps_ddr_BVALID,
        m_axi_ps_ddr_BREADY,
        m_axi_ps_ddr_BRESP,
        m_axi_ps_ddr_BID,
        m_axi_ps_ddr_BUSER,
        timestamp,
        s_axi_EN_AWVALID,
        s_axi_EN_AWREADY,
        s_axi_EN_AWADDR,
        s_axi_EN_WVALID,
        s_axi_EN_WREADY,
        s_axi_EN_WDATA,
        s_axi_EN_WSTRB,
        s_axi_EN_ARVALID,
        s_axi_EN_ARREADY,
        s_axi_EN_ARADDR,
        s_axi_EN_RVALID,
        s_axi_EN_RREADY,
        s_axi_EN_RDATA,
        s_axi_EN_RRESP,
        s_axi_EN_BVALID,
        s_axi_EN_BREADY,
        s_axi_EN_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;
parameter    C_S_AXI_EN_DATA_WIDTH = 32;
parameter    C_S_AXI_EN_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_CLU_ADDR_ID_WIDTH = 1;
parameter    C_M_AXI_CLU_ADDR_ADDR_WIDTH = 32;
parameter    C_M_AXI_CLU_ADDR_DATA_WIDTH = 32;
parameter    C_M_AXI_CLU_ADDR_AWUSER_WIDTH = 1;
parameter    C_M_AXI_CLU_ADDR_ARUSER_WIDTH = 1;
parameter    C_M_AXI_CLU_ADDR_WUSER_WIDTH = 1;
parameter    C_M_AXI_CLU_ADDR_RUSER_WIDTH = 1;
parameter    C_M_AXI_CLU_ADDR_BUSER_WIDTH = 1;
parameter    C_M_AXI_CLU_ADDR_USER_VALUE = 0;
parameter    C_M_AXI_CLU_ADDR_PROT_VALUE = 0;
parameter    C_M_AXI_CLU_ADDR_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_PS_DDR_ID_WIDTH = 1;
parameter    C_M_AXI_PS_DDR_ADDR_WIDTH = 32;
parameter    C_M_AXI_PS_DDR_DATA_WIDTH = 32;
parameter    C_M_AXI_PS_DDR_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PS_DDR_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PS_DDR_WUSER_WIDTH = 1;
parameter    C_M_AXI_PS_DDR_RUSER_WIDTH = 1;
parameter    C_M_AXI_PS_DDR_BUSER_WIDTH = 1;
parameter    C_M_AXI_PS_DDR_USER_VALUE = 0;
parameter    C_M_AXI_PS_DDR_PROT_VALUE = 0;
parameter    C_M_AXI_PS_DDR_CACHE_VALUE = 3;

parameter C_S_AXI_EN_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_CLU_ADDR_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PS_DDR_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_clu_addr_AWVALID;
input   m_axi_clu_addr_AWREADY;
output  [C_M_AXI_CLU_ADDR_ADDR_WIDTH - 1:0] m_axi_clu_addr_AWADDR;
output  [C_M_AXI_CLU_ADDR_ID_WIDTH - 1:0] m_axi_clu_addr_AWID;
output  [7:0] m_axi_clu_addr_AWLEN;
output  [2:0] m_axi_clu_addr_AWSIZE;
output  [1:0] m_axi_clu_addr_AWBURST;
output  [1:0] m_axi_clu_addr_AWLOCK;
output  [3:0] m_axi_clu_addr_AWCACHE;
output  [2:0] m_axi_clu_addr_AWPROT;
output  [3:0] m_axi_clu_addr_AWQOS;
output  [3:0] m_axi_clu_addr_AWREGION;
output  [C_M_AXI_CLU_ADDR_AWUSER_WIDTH - 1:0] m_axi_clu_addr_AWUSER;
output   m_axi_clu_addr_WVALID;
input   m_axi_clu_addr_WREADY;
output  [C_M_AXI_CLU_ADDR_DATA_WIDTH - 1:0] m_axi_clu_addr_WDATA;
output  [C_M_AXI_CLU_ADDR_WSTRB_WIDTH - 1:0] m_axi_clu_addr_WSTRB;
output   m_axi_clu_addr_WLAST;
output  [C_M_AXI_CLU_ADDR_ID_WIDTH - 1:0] m_axi_clu_addr_WID;
output  [C_M_AXI_CLU_ADDR_WUSER_WIDTH - 1:0] m_axi_clu_addr_WUSER;
output   m_axi_clu_addr_ARVALID;
input   m_axi_clu_addr_ARREADY;
output  [C_M_AXI_CLU_ADDR_ADDR_WIDTH - 1:0] m_axi_clu_addr_ARADDR;
output  [C_M_AXI_CLU_ADDR_ID_WIDTH - 1:0] m_axi_clu_addr_ARID;
output  [7:0] m_axi_clu_addr_ARLEN;
output  [2:0] m_axi_clu_addr_ARSIZE;
output  [1:0] m_axi_clu_addr_ARBURST;
output  [1:0] m_axi_clu_addr_ARLOCK;
output  [3:0] m_axi_clu_addr_ARCACHE;
output  [2:0] m_axi_clu_addr_ARPROT;
output  [3:0] m_axi_clu_addr_ARQOS;
output  [3:0] m_axi_clu_addr_ARREGION;
output  [C_M_AXI_CLU_ADDR_ARUSER_WIDTH - 1:0] m_axi_clu_addr_ARUSER;
input   m_axi_clu_addr_RVALID;
output   m_axi_clu_addr_RREADY;
input  [C_M_AXI_CLU_ADDR_DATA_WIDTH - 1:0] m_axi_clu_addr_RDATA;
input   m_axi_clu_addr_RLAST;
input  [C_M_AXI_CLU_ADDR_ID_WIDTH - 1:0] m_axi_clu_addr_RID;
input  [C_M_AXI_CLU_ADDR_RUSER_WIDTH - 1:0] m_axi_clu_addr_RUSER;
input  [1:0] m_axi_clu_addr_RRESP;
input   m_axi_clu_addr_BVALID;
output   m_axi_clu_addr_BREADY;
input  [1:0] m_axi_clu_addr_BRESP;
input  [C_M_AXI_CLU_ADDR_ID_WIDTH - 1:0] m_axi_clu_addr_BID;
input  [C_M_AXI_CLU_ADDR_BUSER_WIDTH - 1:0] m_axi_clu_addr_BUSER;
output   m_axi_ps_ddr_AWVALID;
input   m_axi_ps_ddr_AWREADY;
output  [C_M_AXI_PS_DDR_ADDR_WIDTH - 1:0] m_axi_ps_ddr_AWADDR;
output  [C_M_AXI_PS_DDR_ID_WIDTH - 1:0] m_axi_ps_ddr_AWID;
output  [7:0] m_axi_ps_ddr_AWLEN;
output  [2:0] m_axi_ps_ddr_AWSIZE;
output  [1:0] m_axi_ps_ddr_AWBURST;
output  [1:0] m_axi_ps_ddr_AWLOCK;
output  [3:0] m_axi_ps_ddr_AWCACHE;
output  [2:0] m_axi_ps_ddr_AWPROT;
output  [3:0] m_axi_ps_ddr_AWQOS;
output  [3:0] m_axi_ps_ddr_AWREGION;
output  [C_M_AXI_PS_DDR_AWUSER_WIDTH - 1:0] m_axi_ps_ddr_AWUSER;
output   m_axi_ps_ddr_WVALID;
input   m_axi_ps_ddr_WREADY;
output  [C_M_AXI_PS_DDR_DATA_WIDTH - 1:0] m_axi_ps_ddr_WDATA;
output  [C_M_AXI_PS_DDR_WSTRB_WIDTH - 1:0] m_axi_ps_ddr_WSTRB;
output   m_axi_ps_ddr_WLAST;
output  [C_M_AXI_PS_DDR_ID_WIDTH - 1:0] m_axi_ps_ddr_WID;
output  [C_M_AXI_PS_DDR_WUSER_WIDTH - 1:0] m_axi_ps_ddr_WUSER;
output   m_axi_ps_ddr_ARVALID;
input   m_axi_ps_ddr_ARREADY;
output  [C_M_AXI_PS_DDR_ADDR_WIDTH - 1:0] m_axi_ps_ddr_ARADDR;
output  [C_M_AXI_PS_DDR_ID_WIDTH - 1:0] m_axi_ps_ddr_ARID;
output  [7:0] m_axi_ps_ddr_ARLEN;
output  [2:0] m_axi_ps_ddr_ARSIZE;
output  [1:0] m_axi_ps_ddr_ARBURST;
output  [1:0] m_axi_ps_ddr_ARLOCK;
output  [3:0] m_axi_ps_ddr_ARCACHE;
output  [2:0] m_axi_ps_ddr_ARPROT;
output  [3:0] m_axi_ps_ddr_ARQOS;
output  [3:0] m_axi_ps_ddr_ARREGION;
output  [C_M_AXI_PS_DDR_ARUSER_WIDTH - 1:0] m_axi_ps_ddr_ARUSER;
input   m_axi_ps_ddr_RVALID;
output   m_axi_ps_ddr_RREADY;
input  [C_M_AXI_PS_DDR_DATA_WIDTH - 1:0] m_axi_ps_ddr_RDATA;
input   m_axi_ps_ddr_RLAST;
input  [C_M_AXI_PS_DDR_ID_WIDTH - 1:0] m_axi_ps_ddr_RID;
input  [C_M_AXI_PS_DDR_RUSER_WIDTH - 1:0] m_axi_ps_ddr_RUSER;
input  [1:0] m_axi_ps_ddr_RRESP;
input   m_axi_ps_ddr_BVALID;
output   m_axi_ps_ddr_BREADY;
input  [1:0] m_axi_ps_ddr_BRESP;
input  [C_M_AXI_PS_DDR_ID_WIDTH - 1:0] m_axi_ps_ddr_BID;
input  [C_M_AXI_PS_DDR_BUSER_WIDTH - 1:0] m_axi_ps_ddr_BUSER;
input  [63:0] timestamp;
input   s_axi_EN_AWVALID;
output   s_axi_EN_AWREADY;
input  [C_S_AXI_EN_ADDR_WIDTH - 1:0] s_axi_EN_AWADDR;
input   s_axi_EN_WVALID;
output   s_axi_EN_WREADY;
input  [C_S_AXI_EN_DATA_WIDTH - 1:0] s_axi_EN_WDATA;
input  [C_S_AXI_EN_WSTRB_WIDTH - 1:0] s_axi_EN_WSTRB;
input   s_axi_EN_ARVALID;
output   s_axi_EN_ARREADY;
input  [C_S_AXI_EN_ADDR_WIDTH - 1:0] s_axi_EN_ARADDR;
output   s_axi_EN_RVALID;
input   s_axi_EN_RREADY;
output  [C_S_AXI_EN_DATA_WIDTH - 1:0] s_axi_EN_RDATA;
output  [1:0] s_axi_EN_RRESP;
output   s_axi_EN_BVALID;
input   s_axi_EN_BREADY;
output  [1:0] s_axi_EN_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] can_ptr;
wire   [31:0] uart_ptr;
wire   [31:0] lin_ptr;
reg   [31:0] can_0_received_1_data_reg;
reg    can_0_received_1_vld_reg;
wire    can_0_received_1_vld_in;
reg    can_0_received_1_ack_in;
reg   [31:0] can_1_received_1_data_reg;
reg    can_1_received_1_vld_reg;
wire    can_1_received_1_vld_in;
reg    can_1_received_1_ack_in;
reg   [31:0] can_2_received_1_data_reg;
reg    can_2_received_1_vld_reg;
wire    can_2_received_1_vld_in;
reg    can_2_received_1_ack_in;
reg   [31:0] can_3_received_1_data_reg;
reg    can_3_received_1_vld_reg;
wire    can_3_received_1_vld_in;
reg    can_3_received_1_ack_in;
reg   [31:0] can_4_received_1_data_reg;
reg    can_4_received_1_vld_reg;
wire    can_4_received_1_vld_in;
reg    can_4_received_1_ack_in;
reg   [31:0] can_5_received_1_data_reg;
reg    can_5_received_1_vld_reg;
wire    can_5_received_1_vld_in;
reg    can_5_received_1_ack_in;
reg   [31:0] can_6_received_1_data_reg;
reg    can_6_received_1_vld_reg;
wire    can_6_received_1_vld_in;
reg    can_6_received_1_ack_in;
reg   [31:0] can_7_received_1_data_reg;
reg    can_7_received_1_vld_reg;
wire    can_7_received_1_vld_in;
reg    can_7_received_1_ack_in;
reg   [31:0] can_8_received_1_data_reg;
reg    can_8_received_1_vld_reg;
wire    can_8_received_1_vld_in;
reg    can_8_received_1_ack_in;
reg   [31:0] can_9_received_1_data_reg;
reg    can_9_received_1_vld_reg;
wire    can_9_received_1_vld_in;
reg    can_9_received_1_ack_in;
reg   [31:0] can_10_received_1_data_reg;
reg    can_10_received_1_vld_reg;
wire    can_10_received_1_vld_in;
reg    can_10_received_1_ack_in;
reg   [31:0] can_11_received_1_data_reg;
reg    can_11_received_1_vld_reg;
wire    can_11_received_1_vld_in;
reg    can_11_received_1_ack_in;
wire   [31:0] droped;
wire   [31:0] can_en;
wire   [7:0] uart_en;
wire   [31:0] lin_en;
wire   [31:0] can_ddr;
wire   [31:0] uart_ddr;
wire   [31:0] lin_ddr;
reg   [1:0] mode_nr;
reg    clu_addr_blk_n_AR;
wire    ap_CS_fsm_state7;
reg    clu_addr_blk_n_R;
wire    ap_CS_fsm_state14;
reg   [31:0] lin_ddr_read_reg_772;
reg   [31:0] uart_ddr_read_reg_777;
reg   [31:0] can_ddr_read_reg_782;
reg   [31:0] lin_ptr_read_reg_787;
reg   [31:0] uart_ptr_read_reg_792;
reg   [31:0] can_ptr_read_reg_797;
wire   [9:0] trunc_ln256_fu_448_p1;
reg   [9:0] trunc_ln256_reg_820;
wire   [1:0] mode_nr_load_load_fu_439_p1;
wire   [11:0] trunc_ln416_fu_457_p1;
reg   [11:0] trunc_ln416_reg_832;
wire   [2:0] trunc_ln240_fu_481_p1;
reg   [2:0] trunc_ln240_reg_840;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln240_fu_469_p2;
reg   [7:0] uart_en_read_reg_845;
wire   [3:0] lin_nr_2_fu_507_p2;
reg   [3:0] lin_nr_2_reg_856;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln215_fu_528_p2;
reg   [0:0] icmp_ln215_reg_861;
wire   [0:0] icmp_ln256_fu_501_p2;
wire   [31:0] linbase_mod_fu_546_p2;
reg   [31:0] linbase_mod_reg_865;
wire   [3:0] add_ln416_fu_571_p2;
reg   [3:0] add_ln416_reg_876;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln370_fu_592_p2;
reg   [0:0] icmp_ln370_reg_881;
wire   [0:0] icmp_ln416_fu_565_p2;
wire   [31:0] canaddr_mod_fu_610_p2;
reg   [31:0] canaddr_mod_reg_885;
reg   [29:0] trunc_ln_reg_890;
reg   [31:0] result_reg_901;
wire   [5:0] trunc_ln373_fu_656_p1;
reg   [5:0] trunc_ln373_reg_906;
reg   [6:0] tmp_8_reg_911;
reg   [6:0] tmp_10_reg_916;
reg   [6:0] tmp_reg_921;
reg   [6:0] tmp_9_reg_926;
wire   [0:0] icmp_ln375_2_fu_720_p2;
reg   [0:0] icmp_ln375_2_reg_931;
wire    ap_CS_fsm_state15;
wire   [7:0] readIndex_2_fu_752_p3;
reg   [7:0] readIndex_2_reg_935;
wire    grp_uart_data_read_1_fu_342_ap_start;
wire    grp_uart_data_read_1_fu_342_ap_done;
wire    grp_uart_data_read_1_fu_342_ap_idle;
wire    grp_uart_data_read_1_fu_342_ap_ready;
wire    grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWVALID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWADDR;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWLEN;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWSIZE;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWBURST;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWLOCK;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWCACHE;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWPROT;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWQOS;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWREGION;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWUSER;
wire    grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WVALID;
wire   [7:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WDATA;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WSTRB;
wire    grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WLAST;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WID;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WUSER;
wire    grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARVALID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARADDR;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARLEN;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARSIZE;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARBURST;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARLOCK;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARCACHE;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARPROT;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARQOS;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARREGION;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARUSER;
wire    grp_uart_data_read_1_fu_342_m_axi_ps_ddr_RREADY;
wire    grp_uart_data_read_1_fu_342_m_axi_ps_ddr_BREADY;
wire    grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWVALID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWADDR;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWLEN;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWSIZE;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWBURST;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWLOCK;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWCACHE;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWPROT;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWQOS;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWREGION;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWUSER;
wire    grp_uart_data_read_1_fu_342_m_axi_clu_addr_WVALID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_WDATA;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_WSTRB;
wire    grp_uart_data_read_1_fu_342_m_axi_clu_addr_WLAST;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_WID;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_WUSER;
wire    grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARVALID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARADDR;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARID;
wire   [31:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARLEN;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARSIZE;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARBURST;
wire   [1:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARLOCK;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARCACHE;
wire   [2:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARPROT;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARQOS;
wire   [3:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARREGION;
wire   [0:0] grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARUSER;
wire    grp_uart_data_read_1_fu_342_m_axi_clu_addr_RREADY;
wire    grp_uart_data_read_1_fu_342_m_axi_clu_addr_BREADY;
wire   [31:0] grp_uart_data_read_1_fu_342_received_uart;
wire    grp_uart_data_read_1_fu_342_received_uart_ap_vld;
wire    grp_single_lin_process_1_fu_372_ap_start;
wire    grp_single_lin_process_1_fu_372_ap_done;
wire    grp_single_lin_process_1_fu_372_ap_idle;
wire    grp_single_lin_process_1_fu_372_ap_ready;
wire    grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWVALID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWADDR;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWLEN;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWSIZE;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWBURST;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWLOCK;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWCACHE;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWPROT;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWQOS;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWREGION;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWUSER;
wire    grp_single_lin_process_1_fu_372_m_axi_clu_addr_WVALID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_WDATA;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_WSTRB;
wire    grp_single_lin_process_1_fu_372_m_axi_clu_addr_WLAST;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_WID;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_WUSER;
wire    grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARVALID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARADDR;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARLEN;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARSIZE;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARBURST;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARLOCK;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARCACHE;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARPROT;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARQOS;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARREGION;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARUSER;
wire    grp_single_lin_process_1_fu_372_m_axi_clu_addr_RREADY;
wire    grp_single_lin_process_1_fu_372_m_axi_clu_addr_BREADY;
wire    grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWVALID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWADDR;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWLEN;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWSIZE;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWBURST;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWLOCK;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWCACHE;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWPROT;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWQOS;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWREGION;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWUSER;
wire    grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WVALID;
wire   [7:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WDATA;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WSTRB;
wire    grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WLAST;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WID;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WUSER;
wire    grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARVALID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARADDR;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARID;
wire   [31:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARLEN;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARSIZE;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARBURST;
wire   [1:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARLOCK;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARCACHE;
wire   [2:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARPROT;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARQOS;
wire   [3:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARREGION;
wire   [0:0] grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARUSER;
wire    grp_single_lin_process_1_fu_372_m_axi_ps_ddr_RREADY;
wire    grp_single_lin_process_1_fu_372_m_axi_ps_ddr_BREADY;
wire   [31:0] grp_single_lin_process_1_fu_372_received_lin;
wire    grp_single_lin_process_1_fu_372_received_lin_ap_vld;
wire    grp_recvFrame_logic_1_fu_394_ap_start;
wire    grp_recvFrame_logic_1_fu_394_ap_done;
wire    grp_recvFrame_logic_1_fu_394_ap_idle;
wire    grp_recvFrame_logic_1_fu_394_ap_ready;
wire    grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWVALID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWADDR;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWLEN;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWSIZE;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWBURST;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWLOCK;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWCACHE;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWPROT;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWQOS;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWREGION;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWUSER;
wire    grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WVALID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WDATA;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WSTRB;
wire    grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WLAST;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WID;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WUSER;
wire    grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARVALID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARADDR;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARLEN;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARSIZE;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARBURST;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARLOCK;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARCACHE;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARPROT;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARQOS;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARREGION;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARUSER;
wire    grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_RREADY;
wire    grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_BREADY;
wire    grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWVALID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWADDR;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWLEN;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWSIZE;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWBURST;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWLOCK;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWCACHE;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWPROT;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWQOS;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWREGION;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWUSER;
wire    grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WVALID;
wire   [7:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WDATA;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WSTRB;
wire    grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WLAST;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WID;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WUSER;
wire    grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARVALID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARADDR;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARID;
wire   [31:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARLEN;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARSIZE;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARBURST;
wire   [1:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARLOCK;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARCACHE;
wire   [2:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARPROT;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARQOS;
wire   [3:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARREGION;
wire   [0:0] grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARUSER;
wire    grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_RREADY;
wire    grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_BREADY;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_0_received;
wire    grp_recvFrame_logic_1_fu_394_can_0_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_1_received;
wire    grp_recvFrame_logic_1_fu_394_can_1_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_2_received;
wire    grp_recvFrame_logic_1_fu_394_can_2_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_3_received;
wire    grp_recvFrame_logic_1_fu_394_can_3_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_4_received;
wire    grp_recvFrame_logic_1_fu_394_can_4_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_5_received;
wire    grp_recvFrame_logic_1_fu_394_can_5_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_6_received;
wire    grp_recvFrame_logic_1_fu_394_can_6_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_7_received;
wire    grp_recvFrame_logic_1_fu_394_can_7_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_8_received;
wire    grp_recvFrame_logic_1_fu_394_can_8_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_9_received;
wire    grp_recvFrame_logic_1_fu_394_can_9_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_10_received;
wire    grp_recvFrame_logic_1_fu_394_can_10_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_can_11_received;
wire    grp_recvFrame_logic_1_fu_394_can_11_received_ap_vld;
wire   [31:0] grp_recvFrame_logic_1_fu_394_received_can;
wire    grp_recvFrame_logic_1_fu_394_received_can_ap_vld;
reg    clu_addr_AWVALID;
wire    clu_addr_AWREADY;
reg   [31:0] clu_addr_AWADDR;
reg   [31:0] clu_addr_AWLEN;
reg    clu_addr_WVALID;
wire    clu_addr_WREADY;
reg   [31:0] clu_addr_WDATA;
reg   [3:0] clu_addr_WSTRB;
reg    clu_addr_ARVALID;
wire    clu_addr_ARREADY;
reg   [31:0] clu_addr_ARADDR;
reg   [31:0] clu_addr_ARLEN;
wire    clu_addr_RVALID;
reg    clu_addr_RREADY;
wire   [31:0] clu_addr_RDATA;
wire   [8:0] clu_addr_RFIFONUM;
wire    clu_addr_BVALID;
reg    clu_addr_BREADY;
reg    ps_ddr_AWVALID;
wire    ps_ddr_AWREADY;
reg   [31:0] ps_ddr_AWADDR;
reg   [31:0] ps_ddr_AWLEN;
reg    ps_ddr_WVALID;
wire    ps_ddr_WREADY;
reg   [7:0] ps_ddr_WDATA;
reg   [0:0] ps_ddr_WSTRB;
reg    ps_ddr_ARVALID;
wire    ps_ddr_ARREADY;
reg   [31:0] ps_ddr_ARADDR;
reg   [31:0] ps_ddr_ARLEN;
wire    ps_ddr_RVALID;
reg    ps_ddr_RREADY;
wire   [7:0] ps_ddr_RDATA;
wire   [10:0] ps_ddr_RFIFONUM;
wire    ps_ddr_BVALID;
reg    ps_ddr_BREADY;
reg    grp_uart_data_read_1_fu_342_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_single_lin_process_1_fu_372_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    ap_block_state5_on_subcall_done;
reg    grp_recvFrame_logic_1_fu_394_ap_start_reg;
wire    ap_CS_fsm_state16;
reg    ap_predicate_op198_call_state16;
reg    ap_block_state16_on_subcall_done;
wire  signed [31:0] sext_ln373_fu_646_p1;
reg   [3:0] uart_i_fu_258;
wire   [3:0] uart_i_2_fu_475_p2;
reg   [3:0] lin_nr_fu_262;
reg   [3:0] jj_fu_266;
wire   [9:0] zext_ln215_fu_513_p1;
wire   [9:0] shl_ln215_fu_517_p2;
wire   [9:0] and_ln215_fu_523_p2;
wire   [15:0] shl_ln4_fu_534_p3;
wire   [31:0] zext_ln217_fu_542_p1;
wire   [11:0] zext_ln370_fu_577_p1;
wire   [11:0] shl_ln370_fu_581_p2;
wire   [11:0] and_ln370_fu_587_p2;
wire   [19:0] shl_ln_fu_598_p3;
wire   [31:0] zext_ln372_fu_606_p1;
wire   [19:0] or_ln373_fu_615_p2;
wire   [31:0] zext_ln373_fu_621_p1;
wire   [31:0] add_ln373_fu_625_p2;
wire   [30:0] and_ln_fu_710_p5;
wire   [0:0] icmp_ln375_fu_700_p2;
wire   [5:0] readIndex_fu_726_p3;
wire   [0:0] tmp_11_fu_737_p3;
wire   [0:0] icmp_ln375_1_fu_705_p2;
wire   [7:0] readIndex_1_fu_744_p3;
wire   [7:0] zext_ln374_fu_733_p1;
wire    ap_CS_fsm_state17;
reg    ap_block_state17;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 can_0_received_1_data_reg = 32'd0;
#0 can_0_received_1_vld_reg = 1'b0;
#0 can_1_received_1_data_reg = 32'd0;
#0 can_1_received_1_vld_reg = 1'b0;
#0 can_2_received_1_data_reg = 32'd0;
#0 can_2_received_1_vld_reg = 1'b0;
#0 can_3_received_1_data_reg = 32'd0;
#0 can_3_received_1_vld_reg = 1'b0;
#0 can_4_received_1_data_reg = 32'd0;
#0 can_4_received_1_vld_reg = 1'b0;
#0 can_5_received_1_data_reg = 32'd0;
#0 can_5_received_1_vld_reg = 1'b0;
#0 can_6_received_1_data_reg = 32'd0;
#0 can_6_received_1_vld_reg = 1'b0;
#0 can_7_received_1_data_reg = 32'd0;
#0 can_7_received_1_vld_reg = 1'b0;
#0 can_8_received_1_data_reg = 32'd0;
#0 can_8_received_1_vld_reg = 1'b0;
#0 can_9_received_1_data_reg = 32'd0;
#0 can_9_received_1_vld_reg = 1'b0;
#0 can_10_received_1_data_reg = 32'd0;
#0 can_10_received_1_vld_reg = 1'b0;
#0 can_11_received_1_data_reg = 32'd0;
#0 can_11_received_1_vld_reg = 1'b0;
#0 mode_nr = 2'd0;
#0 grp_uart_data_read_1_fu_342_ap_start_reg = 1'b0;
#0 grp_single_lin_process_1_fu_372_ap_start_reg = 1'b0;
#0 grp_recvFrame_logic_1_fu_394_ap_start_reg = 1'b0;
end

clu_uart_data_read_1 grp_uart_data_read_1_fu_342(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_uart_data_read_1_fu_342_ap_start),
    .ap_done(grp_uart_data_read_1_fu_342_ap_done),
    .ap_idle(grp_uart_data_read_1_fu_342_ap_idle),
    .ap_ready(grp_uart_data_read_1_fu_342_ap_ready),
    .m_axi_ps_ddr_AWVALID(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWVALID),
    .m_axi_ps_ddr_AWREADY(ps_ddr_AWREADY),
    .m_axi_ps_ddr_AWADDR(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWADDR),
    .m_axi_ps_ddr_AWID(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWID),
    .m_axi_ps_ddr_AWLEN(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWLEN),
    .m_axi_ps_ddr_AWSIZE(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWSIZE),
    .m_axi_ps_ddr_AWBURST(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWBURST),
    .m_axi_ps_ddr_AWLOCK(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWLOCK),
    .m_axi_ps_ddr_AWCACHE(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWCACHE),
    .m_axi_ps_ddr_AWPROT(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWPROT),
    .m_axi_ps_ddr_AWQOS(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWQOS),
    .m_axi_ps_ddr_AWREGION(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWREGION),
    .m_axi_ps_ddr_AWUSER(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWUSER),
    .m_axi_ps_ddr_WVALID(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WVALID),
    .m_axi_ps_ddr_WREADY(ps_ddr_WREADY),
    .m_axi_ps_ddr_WDATA(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WDATA),
    .m_axi_ps_ddr_WSTRB(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WSTRB),
    .m_axi_ps_ddr_WLAST(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WLAST),
    .m_axi_ps_ddr_WID(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WID),
    .m_axi_ps_ddr_WUSER(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WUSER),
    .m_axi_ps_ddr_ARVALID(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARVALID),
    .m_axi_ps_ddr_ARREADY(ps_ddr_ARREADY),
    .m_axi_ps_ddr_ARADDR(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARADDR),
    .m_axi_ps_ddr_ARID(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARID),
    .m_axi_ps_ddr_ARLEN(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARLEN),
    .m_axi_ps_ddr_ARSIZE(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARSIZE),
    .m_axi_ps_ddr_ARBURST(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARBURST),
    .m_axi_ps_ddr_ARLOCK(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARLOCK),
    .m_axi_ps_ddr_ARCACHE(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARCACHE),
    .m_axi_ps_ddr_ARPROT(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARPROT),
    .m_axi_ps_ddr_ARQOS(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARQOS),
    .m_axi_ps_ddr_ARREGION(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARREGION),
    .m_axi_ps_ddr_ARUSER(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARUSER),
    .m_axi_ps_ddr_RVALID(ps_ddr_RVALID),
    .m_axi_ps_ddr_RREADY(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_RREADY),
    .m_axi_ps_ddr_RDATA(ps_ddr_RDATA),
    .m_axi_ps_ddr_RLAST(1'b0),
    .m_axi_ps_ddr_RID(1'd0),
    .m_axi_ps_ddr_RFIFONUM(ps_ddr_RFIFONUM),
    .m_axi_ps_ddr_RUSER(1'd0),
    .m_axi_ps_ddr_RRESP(2'd0),
    .m_axi_ps_ddr_BVALID(ps_ddr_BVALID),
    .m_axi_ps_ddr_BREADY(grp_uart_data_read_1_fu_342_m_axi_ps_ddr_BREADY),
    .m_axi_ps_ddr_BRESP(2'd0),
    .m_axi_ps_ddr_BID(1'd0),
    .m_axi_ps_ddr_BUSER(1'd0),
    .ddr(uart_ddr_read_reg_777),
    .m_axi_clu_addr_AWVALID(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWVALID),
    .m_axi_clu_addr_AWREADY(1'b0),
    .m_axi_clu_addr_AWADDR(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWADDR),
    .m_axi_clu_addr_AWID(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWID),
    .m_axi_clu_addr_AWLEN(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWLEN),
    .m_axi_clu_addr_AWSIZE(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWSIZE),
    .m_axi_clu_addr_AWBURST(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWBURST),
    .m_axi_clu_addr_AWLOCK(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWLOCK),
    .m_axi_clu_addr_AWCACHE(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWCACHE),
    .m_axi_clu_addr_AWPROT(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWPROT),
    .m_axi_clu_addr_AWQOS(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWQOS),
    .m_axi_clu_addr_AWREGION(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWREGION),
    .m_axi_clu_addr_AWUSER(grp_uart_data_read_1_fu_342_m_axi_clu_addr_AWUSER),
    .m_axi_clu_addr_WVALID(grp_uart_data_read_1_fu_342_m_axi_clu_addr_WVALID),
    .m_axi_clu_addr_WREADY(1'b0),
    .m_axi_clu_addr_WDATA(grp_uart_data_read_1_fu_342_m_axi_clu_addr_WDATA),
    .m_axi_clu_addr_WSTRB(grp_uart_data_read_1_fu_342_m_axi_clu_addr_WSTRB),
    .m_axi_clu_addr_WLAST(grp_uart_data_read_1_fu_342_m_axi_clu_addr_WLAST),
    .m_axi_clu_addr_WID(grp_uart_data_read_1_fu_342_m_axi_clu_addr_WID),
    .m_axi_clu_addr_WUSER(grp_uart_data_read_1_fu_342_m_axi_clu_addr_WUSER),
    .m_axi_clu_addr_ARVALID(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARVALID),
    .m_axi_clu_addr_ARREADY(clu_addr_ARREADY),
    .m_axi_clu_addr_ARADDR(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARADDR),
    .m_axi_clu_addr_ARID(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARID),
    .m_axi_clu_addr_ARLEN(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARLEN),
    .m_axi_clu_addr_ARSIZE(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARSIZE),
    .m_axi_clu_addr_ARBURST(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARBURST),
    .m_axi_clu_addr_ARLOCK(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARLOCK),
    .m_axi_clu_addr_ARCACHE(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARCACHE),
    .m_axi_clu_addr_ARPROT(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARPROT),
    .m_axi_clu_addr_ARQOS(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARQOS),
    .m_axi_clu_addr_ARREGION(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARREGION),
    .m_axi_clu_addr_ARUSER(grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARUSER),
    .m_axi_clu_addr_RVALID(clu_addr_RVALID),
    .m_axi_clu_addr_RREADY(grp_uart_data_read_1_fu_342_m_axi_clu_addr_RREADY),
    .m_axi_clu_addr_RDATA(clu_addr_RDATA),
    .m_axi_clu_addr_RLAST(1'b0),
    .m_axi_clu_addr_RID(1'd0),
    .m_axi_clu_addr_RFIFONUM(clu_addr_RFIFONUM),
    .m_axi_clu_addr_RUSER(1'd0),
    .m_axi_clu_addr_RRESP(2'd0),
    .m_axi_clu_addr_BVALID(1'b0),
    .m_axi_clu_addr_BREADY(grp_uart_data_read_1_fu_342_m_axi_clu_addr_BREADY),
    .m_axi_clu_addr_BRESP(2'd0),
    .m_axi_clu_addr_BID(1'd0),
    .m_axi_clu_addr_BUSER(1'd0),
    .uartbase(uart_ptr_read_reg_792),
    .ts_in(timestamp),
    .init_device_read(uart_en_read_reg_845),
    .EN(trunc_ln240_reg_840),
    .received_uart(grp_uart_data_read_1_fu_342_received_uart),
    .received_uart_ap_vld(grp_uart_data_read_1_fu_342_received_uart_ap_vld)
);

clu_single_lin_process_1 grp_single_lin_process_1_fu_372(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_single_lin_process_1_fu_372_ap_start),
    .ap_done(grp_single_lin_process_1_fu_372_ap_done),
    .ap_idle(grp_single_lin_process_1_fu_372_ap_idle),
    .ap_ready(grp_single_lin_process_1_fu_372_ap_ready),
    .m_axi_clu_addr_AWVALID(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWVALID),
    .m_axi_clu_addr_AWREADY(clu_addr_AWREADY),
    .m_axi_clu_addr_AWADDR(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWADDR),
    .m_axi_clu_addr_AWID(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWID),
    .m_axi_clu_addr_AWLEN(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWLEN),
    .m_axi_clu_addr_AWSIZE(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWSIZE),
    .m_axi_clu_addr_AWBURST(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWBURST),
    .m_axi_clu_addr_AWLOCK(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWLOCK),
    .m_axi_clu_addr_AWCACHE(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWCACHE),
    .m_axi_clu_addr_AWPROT(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWPROT),
    .m_axi_clu_addr_AWQOS(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWQOS),
    .m_axi_clu_addr_AWREGION(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWREGION),
    .m_axi_clu_addr_AWUSER(grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWUSER),
    .m_axi_clu_addr_WVALID(grp_single_lin_process_1_fu_372_m_axi_clu_addr_WVALID),
    .m_axi_clu_addr_WREADY(clu_addr_WREADY),
    .m_axi_clu_addr_WDATA(grp_single_lin_process_1_fu_372_m_axi_clu_addr_WDATA),
    .m_axi_clu_addr_WSTRB(grp_single_lin_process_1_fu_372_m_axi_clu_addr_WSTRB),
    .m_axi_clu_addr_WLAST(grp_single_lin_process_1_fu_372_m_axi_clu_addr_WLAST),
    .m_axi_clu_addr_WID(grp_single_lin_process_1_fu_372_m_axi_clu_addr_WID),
    .m_axi_clu_addr_WUSER(grp_single_lin_process_1_fu_372_m_axi_clu_addr_WUSER),
    .m_axi_clu_addr_ARVALID(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARVALID),
    .m_axi_clu_addr_ARREADY(clu_addr_ARREADY),
    .m_axi_clu_addr_ARADDR(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARADDR),
    .m_axi_clu_addr_ARID(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARID),
    .m_axi_clu_addr_ARLEN(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARLEN),
    .m_axi_clu_addr_ARSIZE(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARSIZE),
    .m_axi_clu_addr_ARBURST(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARBURST),
    .m_axi_clu_addr_ARLOCK(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARLOCK),
    .m_axi_clu_addr_ARCACHE(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARCACHE),
    .m_axi_clu_addr_ARPROT(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARPROT),
    .m_axi_clu_addr_ARQOS(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARQOS),
    .m_axi_clu_addr_ARREGION(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARREGION),
    .m_axi_clu_addr_ARUSER(grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARUSER),
    .m_axi_clu_addr_RVALID(clu_addr_RVALID),
    .m_axi_clu_addr_RREADY(grp_single_lin_process_1_fu_372_m_axi_clu_addr_RREADY),
    .m_axi_clu_addr_RDATA(clu_addr_RDATA),
    .m_axi_clu_addr_RLAST(1'b0),
    .m_axi_clu_addr_RID(1'd0),
    .m_axi_clu_addr_RFIFONUM(clu_addr_RFIFONUM),
    .m_axi_clu_addr_RUSER(1'd0),
    .m_axi_clu_addr_RRESP(2'd0),
    .m_axi_clu_addr_BVALID(clu_addr_BVALID),
    .m_axi_clu_addr_BREADY(grp_single_lin_process_1_fu_372_m_axi_clu_addr_BREADY),
    .m_axi_clu_addr_BRESP(2'd0),
    .m_axi_clu_addr_BID(1'd0),
    .m_axi_clu_addr_BUSER(1'd0),
    .linbase(linbase_mod_reg_865),
    .m_axi_ps_ddr_AWVALID(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWVALID),
    .m_axi_ps_ddr_AWREADY(ps_ddr_AWREADY),
    .m_axi_ps_ddr_AWADDR(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWADDR),
    .m_axi_ps_ddr_AWID(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWID),
    .m_axi_ps_ddr_AWLEN(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWLEN),
    .m_axi_ps_ddr_AWSIZE(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWSIZE),
    .m_axi_ps_ddr_AWBURST(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWBURST),
    .m_axi_ps_ddr_AWLOCK(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWLOCK),
    .m_axi_ps_ddr_AWCACHE(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWCACHE),
    .m_axi_ps_ddr_AWPROT(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWPROT),
    .m_axi_ps_ddr_AWQOS(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWQOS),
    .m_axi_ps_ddr_AWREGION(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWREGION),
    .m_axi_ps_ddr_AWUSER(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWUSER),
    .m_axi_ps_ddr_WVALID(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WVALID),
    .m_axi_ps_ddr_WREADY(ps_ddr_WREADY),
    .m_axi_ps_ddr_WDATA(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WDATA),
    .m_axi_ps_ddr_WSTRB(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WSTRB),
    .m_axi_ps_ddr_WLAST(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WLAST),
    .m_axi_ps_ddr_WID(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WID),
    .m_axi_ps_ddr_WUSER(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WUSER),
    .m_axi_ps_ddr_ARVALID(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARVALID),
    .m_axi_ps_ddr_ARREADY(ps_ddr_ARREADY),
    .m_axi_ps_ddr_ARADDR(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARADDR),
    .m_axi_ps_ddr_ARID(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARID),
    .m_axi_ps_ddr_ARLEN(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARLEN),
    .m_axi_ps_ddr_ARSIZE(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARSIZE),
    .m_axi_ps_ddr_ARBURST(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARBURST),
    .m_axi_ps_ddr_ARLOCK(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARLOCK),
    .m_axi_ps_ddr_ARCACHE(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARCACHE),
    .m_axi_ps_ddr_ARPROT(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARPROT),
    .m_axi_ps_ddr_ARQOS(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARQOS),
    .m_axi_ps_ddr_ARREGION(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARREGION),
    .m_axi_ps_ddr_ARUSER(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARUSER),
    .m_axi_ps_ddr_RVALID(ps_ddr_RVALID),
    .m_axi_ps_ddr_RREADY(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_RREADY),
    .m_axi_ps_ddr_RDATA(ps_ddr_RDATA),
    .m_axi_ps_ddr_RLAST(1'b0),
    .m_axi_ps_ddr_RID(1'd0),
    .m_axi_ps_ddr_RFIFONUM(ps_ddr_RFIFONUM),
    .m_axi_ps_ddr_RUSER(1'd0),
    .m_axi_ps_ddr_RRESP(2'd0),
    .m_axi_ps_ddr_BVALID(ps_ddr_BVALID),
    .m_axi_ps_ddr_BREADY(grp_single_lin_process_1_fu_372_m_axi_ps_ddr_BREADY),
    .m_axi_ps_ddr_BRESP(2'd0),
    .m_axi_ps_ddr_BID(1'd0),
    .m_axi_ps_ddr_BUSER(1'd0),
    .ddr(lin_ddr_read_reg_772),
    .timestamp(timestamp),
    .EN(lin_nr_fu_262),
    .received_lin(grp_single_lin_process_1_fu_372_received_lin),
    .received_lin_ap_vld(grp_single_lin_process_1_fu_372_received_lin_ap_vld)
);

clu_recvFrame_logic_1 grp_recvFrame_logic_1_fu_394(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_recvFrame_logic_1_fu_394_ap_start),
    .ap_done(grp_recvFrame_logic_1_fu_394_ap_done),
    .ap_idle(grp_recvFrame_logic_1_fu_394_ap_idle),
    .ap_ready(grp_recvFrame_logic_1_fu_394_ap_ready),
    .m_axi_clu_addr_AWVALID(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWVALID),
    .m_axi_clu_addr_AWREADY(clu_addr_AWREADY),
    .m_axi_clu_addr_AWADDR(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWADDR),
    .m_axi_clu_addr_AWID(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWID),
    .m_axi_clu_addr_AWLEN(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWLEN),
    .m_axi_clu_addr_AWSIZE(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWSIZE),
    .m_axi_clu_addr_AWBURST(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWBURST),
    .m_axi_clu_addr_AWLOCK(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWLOCK),
    .m_axi_clu_addr_AWCACHE(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWCACHE),
    .m_axi_clu_addr_AWPROT(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWPROT),
    .m_axi_clu_addr_AWQOS(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWQOS),
    .m_axi_clu_addr_AWREGION(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWREGION),
    .m_axi_clu_addr_AWUSER(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWUSER),
    .m_axi_clu_addr_WVALID(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WVALID),
    .m_axi_clu_addr_WREADY(clu_addr_WREADY),
    .m_axi_clu_addr_WDATA(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WDATA),
    .m_axi_clu_addr_WSTRB(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WSTRB),
    .m_axi_clu_addr_WLAST(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WLAST),
    .m_axi_clu_addr_WID(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WID),
    .m_axi_clu_addr_WUSER(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WUSER),
    .m_axi_clu_addr_ARVALID(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARVALID),
    .m_axi_clu_addr_ARREADY(clu_addr_ARREADY),
    .m_axi_clu_addr_ARADDR(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARADDR),
    .m_axi_clu_addr_ARID(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARID),
    .m_axi_clu_addr_ARLEN(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARLEN),
    .m_axi_clu_addr_ARSIZE(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARSIZE),
    .m_axi_clu_addr_ARBURST(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARBURST),
    .m_axi_clu_addr_ARLOCK(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARLOCK),
    .m_axi_clu_addr_ARCACHE(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARCACHE),
    .m_axi_clu_addr_ARPROT(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARPROT),
    .m_axi_clu_addr_ARQOS(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARQOS),
    .m_axi_clu_addr_ARREGION(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARREGION),
    .m_axi_clu_addr_ARUSER(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARUSER),
    .m_axi_clu_addr_RVALID(clu_addr_RVALID),
    .m_axi_clu_addr_RREADY(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_RREADY),
    .m_axi_clu_addr_RDATA(clu_addr_RDATA),
    .m_axi_clu_addr_RLAST(1'b0),
    .m_axi_clu_addr_RID(1'd0),
    .m_axi_clu_addr_RFIFONUM(clu_addr_RFIFONUM),
    .m_axi_clu_addr_RUSER(1'd0),
    .m_axi_clu_addr_RRESP(2'd0),
    .m_axi_clu_addr_BVALID(clu_addr_BVALID),
    .m_axi_clu_addr_BREADY(grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_BREADY),
    .m_axi_clu_addr_BRESP(2'd0),
    .m_axi_clu_addr_BID(1'd0),
    .m_axi_clu_addr_BUSER(1'd0),
    .canbase(canaddr_mod_reg_885),
    .m_axi_ps_ddr_AWVALID(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWVALID),
    .m_axi_ps_ddr_AWREADY(ps_ddr_AWREADY),
    .m_axi_ps_ddr_AWADDR(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWADDR),
    .m_axi_ps_ddr_AWID(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWID),
    .m_axi_ps_ddr_AWLEN(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWLEN),
    .m_axi_ps_ddr_AWSIZE(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWSIZE),
    .m_axi_ps_ddr_AWBURST(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWBURST),
    .m_axi_ps_ddr_AWLOCK(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWLOCK),
    .m_axi_ps_ddr_AWCACHE(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWCACHE),
    .m_axi_ps_ddr_AWPROT(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWPROT),
    .m_axi_ps_ddr_AWQOS(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWQOS),
    .m_axi_ps_ddr_AWREGION(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWREGION),
    .m_axi_ps_ddr_AWUSER(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWUSER),
    .m_axi_ps_ddr_WVALID(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WVALID),
    .m_axi_ps_ddr_WREADY(ps_ddr_WREADY),
    .m_axi_ps_ddr_WDATA(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WDATA),
    .m_axi_ps_ddr_WSTRB(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WSTRB),
    .m_axi_ps_ddr_WLAST(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WLAST),
    .m_axi_ps_ddr_WID(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WID),
    .m_axi_ps_ddr_WUSER(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WUSER),
    .m_axi_ps_ddr_ARVALID(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARVALID),
    .m_axi_ps_ddr_ARREADY(ps_ddr_ARREADY),
    .m_axi_ps_ddr_ARADDR(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARADDR),
    .m_axi_ps_ddr_ARID(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARID),
    .m_axi_ps_ddr_ARLEN(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARLEN),
    .m_axi_ps_ddr_ARSIZE(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARSIZE),
    .m_axi_ps_ddr_ARBURST(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARBURST),
    .m_axi_ps_ddr_ARLOCK(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARLOCK),
    .m_axi_ps_ddr_ARCACHE(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARCACHE),
    .m_axi_ps_ddr_ARPROT(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARPROT),
    .m_axi_ps_ddr_ARQOS(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARQOS),
    .m_axi_ps_ddr_ARREGION(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARREGION),
    .m_axi_ps_ddr_ARUSER(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARUSER),
    .m_axi_ps_ddr_RVALID(ps_ddr_RVALID),
    .m_axi_ps_ddr_RREADY(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_RREADY),
    .m_axi_ps_ddr_RDATA(ps_ddr_RDATA),
    .m_axi_ps_ddr_RLAST(1'b0),
    .m_axi_ps_ddr_RID(1'd0),
    .m_axi_ps_ddr_RFIFONUM(ps_ddr_RFIFONUM),
    .m_axi_ps_ddr_RUSER(1'd0),
    .m_axi_ps_ddr_RRESP(2'd0),
    .m_axi_ps_ddr_BVALID(ps_ddr_BVALID),
    .m_axi_ps_ddr_BREADY(grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_BREADY),
    .m_axi_ps_ddr_BRESP(2'd0),
    .m_axi_ps_ddr_BID(1'd0),
    .m_axi_ps_ddr_BUSER(1'd0),
    .ddr(can_ddr_read_reg_782),
    .readIndex(readIndex_2_reg_935),
    .EN(jj_fu_266),
    .timestamp(timestamp),
    .can_0_received(grp_recvFrame_logic_1_fu_394_can_0_received),
    .can_0_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_0_received_ap_vld),
    .can_1_received(grp_recvFrame_logic_1_fu_394_can_1_received),
    .can_1_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_1_received_ap_vld),
    .can_2_received(grp_recvFrame_logic_1_fu_394_can_2_received),
    .can_2_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_2_received_ap_vld),
    .can_3_received(grp_recvFrame_logic_1_fu_394_can_3_received),
    .can_3_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_3_received_ap_vld),
    .can_4_received(grp_recvFrame_logic_1_fu_394_can_4_received),
    .can_4_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_4_received_ap_vld),
    .can_5_received(grp_recvFrame_logic_1_fu_394_can_5_received),
    .can_5_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_5_received_ap_vld),
    .can_6_received(grp_recvFrame_logic_1_fu_394_can_6_received),
    .can_6_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_6_received_ap_vld),
    .can_7_received(grp_recvFrame_logic_1_fu_394_can_7_received),
    .can_7_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_7_received_ap_vld),
    .can_8_received(grp_recvFrame_logic_1_fu_394_can_8_received),
    .can_8_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_8_received_ap_vld),
    .can_9_received(grp_recvFrame_logic_1_fu_394_can_9_received),
    .can_9_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_9_received_ap_vld),
    .can_10_received(grp_recvFrame_logic_1_fu_394_can_10_received),
    .can_10_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_10_received_ap_vld),
    .can_11_received(grp_recvFrame_logic_1_fu_394_can_11_received),
    .can_11_received_ap_vld(grp_recvFrame_logic_1_fu_394_can_11_received_ap_vld),
    .received_can(grp_recvFrame_logic_1_fu_394_received_can),
    .received_can_ap_vld(grp_recvFrame_logic_1_fu_394_received_can_ap_vld)
);

clu_EN_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_EN_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_EN_DATA_WIDTH ))
EN_s_axi_U(
    .AWVALID(s_axi_EN_AWVALID),
    .AWREADY(s_axi_EN_AWREADY),
    .AWADDR(s_axi_EN_AWADDR),
    .WVALID(s_axi_EN_WVALID),
    .WREADY(s_axi_EN_WREADY),
    .WDATA(s_axi_EN_WDATA),
    .WSTRB(s_axi_EN_WSTRB),
    .ARVALID(s_axi_EN_ARVALID),
    .ARREADY(s_axi_EN_ARREADY),
    .ARADDR(s_axi_EN_ARADDR),
    .RVALID(s_axi_EN_RVALID),
    .RREADY(s_axi_EN_RREADY),
    .RDATA(s_axi_EN_RDATA),
    .RRESP(s_axi_EN_RRESP),
    .BVALID(s_axi_EN_BVALID),
    .BREADY(s_axi_EN_BREADY),
    .BRESP(s_axi_EN_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .can_ptr(can_ptr),
    .uart_ptr(uart_ptr),
    .lin_ptr(lin_ptr),
    .can_10_received(can_10_received_1_data_reg),
    .can_10_received_ap_vld(can_10_received_1_vld_reg),
    .can_11_received(can_11_received_1_data_reg),
    .can_11_received_ap_vld(can_11_received_1_vld_reg),
    .received_can(grp_recvFrame_logic_1_fu_394_received_can),
    .received_can_ap_vld(grp_recvFrame_logic_1_fu_394_received_can_ap_vld),
    .can_0_received(can_0_received_1_data_reg),
    .can_0_received_ap_vld(can_0_received_1_vld_reg),
    .can_1_received(can_1_received_1_data_reg),
    .can_1_received_ap_vld(can_1_received_1_vld_reg),
    .can_2_received(can_2_received_1_data_reg),
    .can_2_received_ap_vld(can_2_received_1_vld_reg),
    .can_3_received(can_3_received_1_data_reg),
    .can_3_received_ap_vld(can_3_received_1_vld_reg),
    .can_4_received(can_4_received_1_data_reg),
    .can_4_received_ap_vld(can_4_received_1_vld_reg),
    .can_5_received(can_5_received_1_data_reg),
    .can_5_received_ap_vld(can_5_received_1_vld_reg),
    .can_6_received(can_6_received_1_data_reg),
    .can_6_received_ap_vld(can_6_received_1_vld_reg),
    .can_7_received(can_7_received_1_data_reg),
    .can_7_received_ap_vld(can_7_received_1_vld_reg),
    .can_8_received(can_8_received_1_data_reg),
    .can_8_received_ap_vld(can_8_received_1_vld_reg),
    .can_9_received(can_9_received_1_data_reg),
    .can_9_received_ap_vld(can_9_received_1_vld_reg),
    .droped(droped),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .received_uart(grp_uart_data_read_1_fu_342_received_uart),
    .received_uart_ap_vld(grp_uart_data_read_1_fu_342_received_uart_ap_vld),
    .received_lin(grp_single_lin_process_1_fu_372_received_lin),
    .received_lin_ap_vld(grp_single_lin_process_1_fu_372_received_lin_ap_vld),
    .can_en(can_en),
    .uart_en(uart_en),
    .lin_en(lin_en),
    .can_ddr(can_ddr),
    .uart_ddr(uart_ddr),
    .lin_ddr(lin_ddr)
);

clu_clu_addr_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_CLU_ADDR_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_CLU_ADDR_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_CLU_ADDR_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_CLU_ADDR_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_CLU_ADDR_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_CLU_ADDR_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_CLU_ADDR_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_CLU_ADDR_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_CLU_ADDR_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_CLU_ADDR_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_CLU_ADDR_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
clu_addr_m_axi_U(
    .AWVALID(m_axi_clu_addr_AWVALID),
    .AWREADY(m_axi_clu_addr_AWREADY),
    .AWADDR(m_axi_clu_addr_AWADDR),
    .AWID(m_axi_clu_addr_AWID),
    .AWLEN(m_axi_clu_addr_AWLEN),
    .AWSIZE(m_axi_clu_addr_AWSIZE),
    .AWBURST(m_axi_clu_addr_AWBURST),
    .AWLOCK(m_axi_clu_addr_AWLOCK),
    .AWCACHE(m_axi_clu_addr_AWCACHE),
    .AWPROT(m_axi_clu_addr_AWPROT),
    .AWQOS(m_axi_clu_addr_AWQOS),
    .AWREGION(m_axi_clu_addr_AWREGION),
    .AWUSER(m_axi_clu_addr_AWUSER),
    .WVALID(m_axi_clu_addr_WVALID),
    .WREADY(m_axi_clu_addr_WREADY),
    .WDATA(m_axi_clu_addr_WDATA),
    .WSTRB(m_axi_clu_addr_WSTRB),
    .WLAST(m_axi_clu_addr_WLAST),
    .WID(m_axi_clu_addr_WID),
    .WUSER(m_axi_clu_addr_WUSER),
    .ARVALID(m_axi_clu_addr_ARVALID),
    .ARREADY(m_axi_clu_addr_ARREADY),
    .ARADDR(m_axi_clu_addr_ARADDR),
    .ARID(m_axi_clu_addr_ARID),
    .ARLEN(m_axi_clu_addr_ARLEN),
    .ARSIZE(m_axi_clu_addr_ARSIZE),
    .ARBURST(m_axi_clu_addr_ARBURST),
    .ARLOCK(m_axi_clu_addr_ARLOCK),
    .ARCACHE(m_axi_clu_addr_ARCACHE),
    .ARPROT(m_axi_clu_addr_ARPROT),
    .ARQOS(m_axi_clu_addr_ARQOS),
    .ARREGION(m_axi_clu_addr_ARREGION),
    .ARUSER(m_axi_clu_addr_ARUSER),
    .RVALID(m_axi_clu_addr_RVALID),
    .RREADY(m_axi_clu_addr_RREADY),
    .RDATA(m_axi_clu_addr_RDATA),
    .RLAST(m_axi_clu_addr_RLAST),
    .RID(m_axi_clu_addr_RID),
    .RUSER(m_axi_clu_addr_RUSER),
    .RRESP(m_axi_clu_addr_RRESP),
    .BVALID(m_axi_clu_addr_BVALID),
    .BREADY(m_axi_clu_addr_BREADY),
    .BRESP(m_axi_clu_addr_BRESP),
    .BID(m_axi_clu_addr_BID),
    .BUSER(m_axi_clu_addr_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(clu_addr_ARVALID),
    .I_ARREADY(clu_addr_ARREADY),
    .I_ARADDR(clu_addr_ARADDR),
    .I_ARLEN(clu_addr_ARLEN),
    .I_RVALID(clu_addr_RVALID),
    .I_RREADY(clu_addr_RREADY),
    .I_RDATA(clu_addr_RDATA),
    .I_RFIFONUM(clu_addr_RFIFONUM),
    .I_AWVALID(clu_addr_AWVALID),
    .I_AWREADY(clu_addr_AWREADY),
    .I_AWADDR(clu_addr_AWADDR),
    .I_AWLEN(clu_addr_AWLEN),
    .I_WVALID(clu_addr_WVALID),
    .I_WREADY(clu_addr_WREADY),
    .I_WDATA(clu_addr_WDATA),
    .I_WSTRB(clu_addr_WSTRB),
    .I_BVALID(clu_addr_BVALID),
    .I_BREADY(clu_addr_BREADY)
);

clu_ps_ddr_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PS_DDR_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PS_DDR_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PS_DDR_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PS_DDR_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PS_DDR_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PS_DDR_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PS_DDR_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PS_DDR_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PS_DDR_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PS_DDR_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PS_DDR_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
ps_ddr_m_axi_U(
    .AWVALID(m_axi_ps_ddr_AWVALID),
    .AWREADY(m_axi_ps_ddr_AWREADY),
    .AWADDR(m_axi_ps_ddr_AWADDR),
    .AWID(m_axi_ps_ddr_AWID),
    .AWLEN(m_axi_ps_ddr_AWLEN),
    .AWSIZE(m_axi_ps_ddr_AWSIZE),
    .AWBURST(m_axi_ps_ddr_AWBURST),
    .AWLOCK(m_axi_ps_ddr_AWLOCK),
    .AWCACHE(m_axi_ps_ddr_AWCACHE),
    .AWPROT(m_axi_ps_ddr_AWPROT),
    .AWQOS(m_axi_ps_ddr_AWQOS),
    .AWREGION(m_axi_ps_ddr_AWREGION),
    .AWUSER(m_axi_ps_ddr_AWUSER),
    .WVALID(m_axi_ps_ddr_WVALID),
    .WREADY(m_axi_ps_ddr_WREADY),
    .WDATA(m_axi_ps_ddr_WDATA),
    .WSTRB(m_axi_ps_ddr_WSTRB),
    .WLAST(m_axi_ps_ddr_WLAST),
    .WID(m_axi_ps_ddr_WID),
    .WUSER(m_axi_ps_ddr_WUSER),
    .ARVALID(m_axi_ps_ddr_ARVALID),
    .ARREADY(m_axi_ps_ddr_ARREADY),
    .ARADDR(m_axi_ps_ddr_ARADDR),
    .ARID(m_axi_ps_ddr_ARID),
    .ARLEN(m_axi_ps_ddr_ARLEN),
    .ARSIZE(m_axi_ps_ddr_ARSIZE),
    .ARBURST(m_axi_ps_ddr_ARBURST),
    .ARLOCK(m_axi_ps_ddr_ARLOCK),
    .ARCACHE(m_axi_ps_ddr_ARCACHE),
    .ARPROT(m_axi_ps_ddr_ARPROT),
    .ARQOS(m_axi_ps_ddr_ARQOS),
    .ARREGION(m_axi_ps_ddr_ARREGION),
    .ARUSER(m_axi_ps_ddr_ARUSER),
    .RVALID(m_axi_ps_ddr_RVALID),
    .RREADY(m_axi_ps_ddr_RREADY),
    .RDATA(m_axi_ps_ddr_RDATA),
    .RLAST(m_axi_ps_ddr_RLAST),
    .RID(m_axi_ps_ddr_RID),
    .RUSER(m_axi_ps_ddr_RUSER),
    .RRESP(m_axi_ps_ddr_RRESP),
    .BVALID(m_axi_ps_ddr_BVALID),
    .BREADY(m_axi_ps_ddr_BREADY),
    .BRESP(m_axi_ps_ddr_BRESP),
    .BID(m_axi_ps_ddr_BID),
    .BUSER(m_axi_ps_ddr_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(ps_ddr_ARVALID),
    .I_ARREADY(ps_ddr_ARREADY),
    .I_ARADDR(ps_ddr_ARADDR),
    .I_ARLEN(ps_ddr_ARLEN),
    .I_RVALID(ps_ddr_RVALID),
    .I_RREADY(ps_ddr_RREADY),
    .I_RDATA(ps_ddr_RDATA),
    .I_RFIFONUM(ps_ddr_RFIFONUM),
    .I_AWVALID(ps_ddr_AWVALID),
    .I_AWREADY(ps_ddr_AWREADY),
    .I_AWADDR(ps_ddr_AWADDR),
    .I_AWLEN(ps_ddr_AWLEN),
    .I_WVALID(ps_ddr_WVALID),
    .I_WREADY(ps_ddr_WREADY),
    .I_WDATA(ps_ddr_WDATA),
    .I_WSTRB(ps_ddr_WSTRB),
    .I_BVALID(ps_ddr_BVALID),
    .I_BREADY(ps_ddr_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_recvFrame_logic_1_fu_394_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
            grp_recvFrame_logic_1_fu_394_ap_start_reg <= 1'b1;
        end else if ((grp_recvFrame_logic_1_fu_394_ap_ready == 1'b1)) begin
            grp_recvFrame_logic_1_fu_394_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_single_lin_process_1_fu_372_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_single_lin_process_1_fu_372_ap_start_reg <= 1'b1;
        end else if ((grp_single_lin_process_1_fu_372_ap_ready == 1'b1)) begin
            grp_single_lin_process_1_fu_372_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_uart_data_read_1_fu_342_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_uart_data_read_1_fu_342_ap_start_reg <= 1'b1;
        end else if ((grp_uart_data_read_1_fu_342_ap_ready == 1'b1)) begin
            grp_uart_data_read_1_fu_342_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_0_received_1_vld_in == 1'b1) & (can_0_received_1_vld_reg == 1'b0))) begin
        can_0_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_0_received_1_vld_in == 1'b0) & (can_0_received_1_vld_reg == 1'b1))) begin
        can_0_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_10_received_1_vld_in == 1'b1) & (can_10_received_1_vld_reg == 1'b0))) begin
        can_10_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_10_received_1_vld_in == 1'b0) & (can_10_received_1_vld_reg == 1'b1))) begin
        can_10_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_11_received_1_vld_in == 1'b1) & (can_11_received_1_vld_reg == 1'b0))) begin
        can_11_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_11_received_1_vld_in == 1'b0) & (can_11_received_1_vld_reg == 1'b1))) begin
        can_11_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_1_received_1_vld_in == 1'b1) & (can_1_received_1_vld_reg == 1'b0))) begin
        can_1_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_1_received_1_vld_in == 1'b0) & (can_1_received_1_vld_reg == 1'b1))) begin
        can_1_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_2_received_1_vld_in == 1'b1) & (can_2_received_1_vld_reg == 1'b0))) begin
        can_2_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_2_received_1_vld_in == 1'b0) & (can_2_received_1_vld_reg == 1'b1))) begin
        can_2_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_3_received_1_vld_in == 1'b1) & (can_3_received_1_vld_reg == 1'b0))) begin
        can_3_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_3_received_1_vld_in == 1'b0) & (can_3_received_1_vld_reg == 1'b1))) begin
        can_3_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_4_received_1_vld_in == 1'b1) & (can_4_received_1_vld_reg == 1'b0))) begin
        can_4_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_4_received_1_vld_in == 1'b0) & (can_4_received_1_vld_reg == 1'b1))) begin
        can_4_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_5_received_1_vld_in == 1'b1) & (can_5_received_1_vld_reg == 1'b0))) begin
        can_5_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_5_received_1_vld_in == 1'b0) & (can_5_received_1_vld_reg == 1'b1))) begin
        can_5_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_6_received_1_vld_in == 1'b1) & (can_6_received_1_vld_reg == 1'b0))) begin
        can_6_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_6_received_1_vld_in == 1'b0) & (can_6_received_1_vld_reg == 1'b1))) begin
        can_6_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_7_received_1_vld_in == 1'b1) & (can_7_received_1_vld_reg == 1'b0))) begin
        can_7_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_7_received_1_vld_in == 1'b0) & (can_7_received_1_vld_reg == 1'b1))) begin
        can_7_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_8_received_1_vld_in == 1'b1) & (can_8_received_1_vld_reg == 1'b0))) begin
        can_8_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_8_received_1_vld_in == 1'b0) & (can_8_received_1_vld_reg == 1'b1))) begin
        can_8_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_9_received_1_vld_in == 1'b1) & (can_9_received_1_vld_reg == 1'b0))) begin
        can_9_received_1_vld_reg <= 1'b1;
    end else if (((1'b1 == 1'b1) & (can_9_received_1_vld_in == 1'b0) & (can_9_received_1_vld_reg == 1'b1))) begin
        can_9_received_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(mode_nr_load_load_fu_439_p1 == 2'd1) & ~(mode_nr_load_load_fu_439_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        jj_fu_266 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
        jj_fu_266 <= add_ln416_reg_876;
    end
end

always @ (posedge ap_clk) begin
    if (((mode_nr_load_load_fu_439_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lin_nr_fu_262 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
        lin_nr_fu_262 <= lin_nr_2_reg_856;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln240_fu_469_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        mode_nr <= 2'd2;
    end else if (((icmp_ln256_fu_501_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        mode_nr <= 2'd0;
    end else if (((icmp_ln416_fu_565_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        mode_nr <= 2'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((mode_nr_load_load_fu_439_p1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        uart_i_fu_258 <= 4'd0;
    end else if (((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        uart_i_fu_258 <= uart_i_2_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln416_reg_876 <= add_ln416_fu_571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_0_received_1_vld_in == 1'b1) & (can_0_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_0_received_1_vld_in == 1'b1) & (can_0_received_1_vld_reg == 1'b0)))) begin
        can_0_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_0_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_10_received_1_vld_in == 1'b1) & (can_10_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_10_received_1_vld_in == 1'b1) & (can_10_received_1_vld_reg == 1'b0)))) begin
        can_10_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_10_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_11_received_1_vld_in == 1'b1) & (can_11_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_11_received_1_vld_in == 1'b1) & (can_11_received_1_vld_reg == 1'b0)))) begin
        can_11_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_11_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_1_received_1_vld_in == 1'b1) & (can_1_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_1_received_1_vld_in == 1'b1) & (can_1_received_1_vld_reg == 1'b0)))) begin
        can_1_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_1_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_2_received_1_vld_in == 1'b1) & (can_2_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_2_received_1_vld_in == 1'b1) & (can_2_received_1_vld_reg == 1'b0)))) begin
        can_2_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_2_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_3_received_1_vld_in == 1'b1) & (can_3_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_3_received_1_vld_in == 1'b1) & (can_3_received_1_vld_reg == 1'b0)))) begin
        can_3_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_3_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_4_received_1_vld_in == 1'b1) & (can_4_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_4_received_1_vld_in == 1'b1) & (can_4_received_1_vld_reg == 1'b0)))) begin
        can_4_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_4_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_5_received_1_vld_in == 1'b1) & (can_5_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_5_received_1_vld_in == 1'b1) & (can_5_received_1_vld_reg == 1'b0)))) begin
        can_5_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_5_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_6_received_1_vld_in == 1'b1) & (can_6_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_6_received_1_vld_in == 1'b1) & (can_6_received_1_vld_reg == 1'b0)))) begin
        can_6_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_6_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_7_received_1_vld_in == 1'b1) & (can_7_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_7_received_1_vld_in == 1'b1) & (can_7_received_1_vld_reg == 1'b0)))) begin
        can_7_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_7_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_8_received_1_vld_in == 1'b1) & (can_8_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_8_received_1_vld_in == 1'b1) & (can_8_received_1_vld_reg == 1'b0)))) begin
        can_8_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_8_received;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (can_9_received_1_vld_in == 1'b1) & (can_9_received_1_vld_reg == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (can_9_received_1_vld_in == 1'b1) & (can_9_received_1_vld_reg == 1'b0)))) begin
        can_9_received_1_data_reg <= grp_recvFrame_logic_1_fu_394_can_9_received;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        can_ddr_read_reg_782 <= can_ddr;
        can_ptr_read_reg_797 <= can_ptr;
        lin_ddr_read_reg_772 <= lin_ddr;
        lin_ptr_read_reg_787 <= lin_ptr;
        uart_ddr_read_reg_777 <= uart_ddr;
        uart_ptr_read_reg_792 <= uart_ptr;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln416_fu_565_p2 == 1'd0) & (icmp_ln370_fu_592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        canaddr_mod_reg_885 <= canaddr_mod_fu_610_p2;
        trunc_ln_reg_890 <= {{add_ln373_fu_625_p2[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_501_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln215_reg_861 <= icmp_ln215_fu_528_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln416_fu_565_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        icmp_ln370_reg_881 <= icmp_ln370_fu_592_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp_ln375_2_reg_931 <= icmp_ln375_2_fu_720_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lin_nr_2_reg_856 <= lin_nr_2_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        linbase_mod_reg_865 <= linbase_mod_fu_546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        readIndex_2_reg_935[5 : 0] <= readIndex_2_fu_752_p3[5 : 0];
readIndex_2_reg_935[7] <= readIndex_2_fu_752_p3[7];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        result_reg_901 <= clu_addr_RDATA;
        tmp_10_reg_916 <= {{clu_addr_RDATA[30:24]}};
        tmp_8_reg_911 <= {{clu_addr_RDATA[14:8]}};
        tmp_9_reg_926 <= {{clu_addr_RDATA[14:8]}};
        tmp_reg_921 <= {{clu_addr_RDATA[30:24]}};
        trunc_ln373_reg_906 <= trunc_ln373_fu_656_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln240_reg_840 <= trunc_ln240_fu_481_p1;
        uart_en_read_reg_845 <= uart_en;
    end
end

always @ (posedge ap_clk) begin
    if (((mode_nr_load_load_fu_439_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln256_reg_820 <= trunc_ln256_fu_448_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(mode_nr_load_load_fu_439_p1 == 2'd1) & ~(mode_nr_load_load_fu_439_p1 == 2'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln416_reg_832 <= trunc_ln416_fu_457_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((clu_addr_RVALID == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((can_11_received_1_ack_in == 1'b0) | (can_10_received_1_ack_in == 1'b0) | (can_9_received_1_ack_in == 1'b0) | (can_8_received_1_ack_in == 1'b0) | (can_7_received_1_ack_in == 1'b0) | (can_6_received_1_ack_in == 1'b0) | (can_5_received_1_ack_in == 1'b0) | (can_4_received_1_ack_in == 1'b0) | (can_3_received_1_ack_in == 1'b0) | (can_2_received_1_ack_in == 1'b0) | (can_1_received_1_ack_in == 1'b0) | (can_0_received_1_ack_in == 1'b0))) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_uart_data_read_1_fu_342_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((clu_addr_ARREADY == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((~((can_11_received_1_ack_in == 1'b0) | (can_10_received_1_ack_in == 1'b0) | (can_9_received_1_ack_in == 1'b0) | (can_8_received_1_ack_in == 1'b0) | (can_7_received_1_ack_in == 1'b0) | (can_6_received_1_ack_in == 1'b0) | (can_5_received_1_ack_in == 1'b0) | (can_4_received_1_ack_in == 1'b0) | (can_3_received_1_ack_in == 1'b0) | (can_2_received_1_ack_in == 1'b0) | (can_1_received_1_ack_in == 1'b0) | (can_0_received_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((can_11_received_1_ack_in == 1'b0) | (can_10_received_1_ack_in == 1'b0) | (can_9_received_1_ack_in == 1'b0) | (can_8_received_1_ack_in == 1'b0) | (can_7_received_1_ack_in == 1'b0) | (can_6_received_1_ack_in == 1'b0) | (can_5_received_1_ack_in == 1'b0) | (can_4_received_1_ack_in == 1'b0) | (can_3_received_1_ack_in == 1'b0) | (can_2_received_1_ack_in == 1'b0) | (can_1_received_1_ack_in == 1'b0) | (can_0_received_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((can_0_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_0_received_1_vld_reg == 1'b1)))) begin
        can_0_received_1_ack_in = 1'b1;
    end else begin
        can_0_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_10_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_10_received_1_vld_reg == 1'b1)))) begin
        can_10_received_1_ack_in = 1'b1;
    end else begin
        can_10_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_11_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_11_received_1_vld_reg == 1'b1)))) begin
        can_11_received_1_ack_in = 1'b1;
    end else begin
        can_11_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_1_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_1_received_1_vld_reg == 1'b1)))) begin
        can_1_received_1_ack_in = 1'b1;
    end else begin
        can_1_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_2_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_2_received_1_vld_reg == 1'b1)))) begin
        can_2_received_1_ack_in = 1'b1;
    end else begin
        can_2_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_3_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_3_received_1_vld_reg == 1'b1)))) begin
        can_3_received_1_ack_in = 1'b1;
    end else begin
        can_3_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_4_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_4_received_1_vld_reg == 1'b1)))) begin
        can_4_received_1_ack_in = 1'b1;
    end else begin
        can_4_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_5_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_5_received_1_vld_reg == 1'b1)))) begin
        can_5_received_1_ack_in = 1'b1;
    end else begin
        can_5_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_6_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_6_received_1_vld_reg == 1'b1)))) begin
        can_6_received_1_ack_in = 1'b1;
    end else begin
        can_6_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_7_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_7_received_1_vld_reg == 1'b1)))) begin
        can_7_received_1_ack_in = 1'b1;
    end else begin
        can_7_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_8_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_8_received_1_vld_reg == 1'b1)))) begin
        can_8_received_1_ack_in = 1'b1;
    end else begin
        can_8_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((can_9_received_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (can_9_received_1_vld_reg == 1'b1)))) begin
        can_9_received_1_ack_in = 1'b1;
    end else begin
        can_9_received_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (clu_addr_ARREADY == 1'b1))) begin
        clu_addr_ARADDR = sext_ln373_fu_646_p1;
    end else if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_ARADDR = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARADDR;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_ARADDR = grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        clu_addr_ARADDR = grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARADDR;
    end else begin
        clu_addr_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (clu_addr_ARREADY == 1'b1))) begin
        clu_addr_ARLEN = 32'd1;
    end else if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_ARLEN = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARLEN;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_ARLEN = grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        clu_addr_ARLEN = grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARLEN;
    end else begin
        clu_addr_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (clu_addr_ARREADY == 1'b1))) begin
        clu_addr_ARVALID = 1'b1;
    end else if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_ARVALID = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_ARVALID;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_ARVALID = grp_single_lin_process_1_fu_372_m_axi_clu_addr_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        clu_addr_ARVALID = grp_uart_data_read_1_fu_342_m_axi_clu_addr_ARVALID;
    end else begin
        clu_addr_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_AWADDR = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWADDR;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_AWADDR = grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWADDR;
    end else begin
        clu_addr_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_AWLEN = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWLEN;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_AWLEN = grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWLEN;
    end else begin
        clu_addr_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_AWVALID = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_AWVALID;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_AWVALID = grp_single_lin_process_1_fu_372_m_axi_clu_addr_AWVALID;
    end else begin
        clu_addr_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_BREADY = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_BREADY;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_BREADY = grp_single_lin_process_1_fu_372_m_axi_clu_addr_BREADY;
    end else begin
        clu_addr_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (clu_addr_RVALID == 1'b1))) begin
        clu_addr_RREADY = 1'b1;
    end else if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_RREADY = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_RREADY;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_RREADY = grp_single_lin_process_1_fu_372_m_axi_clu_addr_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        clu_addr_RREADY = grp_uart_data_read_1_fu_342_m_axi_clu_addr_RREADY;
    end else begin
        clu_addr_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_WDATA = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WDATA;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_WDATA = grp_single_lin_process_1_fu_372_m_axi_clu_addr_WDATA;
    end else begin
        clu_addr_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_WSTRB = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WSTRB;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_WSTRB = grp_single_lin_process_1_fu_372_m_axi_clu_addr_WSTRB;
    end else begin
        clu_addr_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        clu_addr_WVALID = grp_recvFrame_logic_1_fu_394_m_axi_clu_addr_WVALID;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        clu_addr_WVALID = grp_single_lin_process_1_fu_372_m_axi_clu_addr_WVALID;
    end else begin
        clu_addr_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        clu_addr_blk_n_AR = m_axi_clu_addr_ARREADY;
    end else begin
        clu_addr_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        clu_addr_blk_n_R = m_axi_clu_addr_RVALID;
    end else begin
        clu_addr_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_ARADDR = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARADDR;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_ARADDR = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_ARADDR = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARADDR;
    end else begin
        ps_ddr_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_ARLEN = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARLEN;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_ARLEN = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_ARLEN = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARLEN;
    end else begin
        ps_ddr_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_ARVALID = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_ARVALID;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_ARVALID = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_ARVALID = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_ARVALID;
    end else begin
        ps_ddr_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_AWADDR = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWADDR;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_AWADDR = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_AWADDR = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWADDR;
    end else begin
        ps_ddr_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_AWLEN = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWLEN;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_AWLEN = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_AWLEN = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWLEN;
    end else begin
        ps_ddr_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_AWVALID = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_AWVALID;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_AWVALID = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_AWVALID = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_AWVALID;
    end else begin
        ps_ddr_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_BREADY = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_BREADY;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_BREADY = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_BREADY = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_BREADY;
    end else begin
        ps_ddr_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_RREADY = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_RREADY;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_RREADY = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_RREADY = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_RREADY;
    end else begin
        ps_ddr_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_WDATA = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WDATA;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_WDATA = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_WDATA = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WDATA;
    end else begin
        ps_ddr_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_WSTRB = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WSTRB;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_WSTRB = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_WSTRB = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WSTRB;
    end else begin
        ps_ddr_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln375_2_fu_720_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0) & (1'b1 == ap_CS_fsm_state16)))) begin
        ps_ddr_WVALID = grp_recvFrame_logic_1_fu_394_m_axi_ps_ddr_WVALID;
    end else if ((((icmp_ln256_fu_501_p2 == 1'd0) & (icmp_ln215_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln215_reg_861 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ps_ddr_WVALID = grp_single_lin_process_1_fu_372_m_axi_ps_ddr_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((icmp_ln240_fu_469_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        ps_ddr_WVALID = grp_uart_data_read_1_fu_342_m_axi_ps_ddr_WVALID;
    end else begin
        ps_ddr_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(mode_nr_load_load_fu_439_p1 == 2'd1) & ~(mode_nr_load_load_fu_439_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((mode_nr_load_load_fu_439_p1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((mode_nr_load_load_fu_439_p1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln240_fu_469_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_uart_data_read_1_fu_342_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln256_fu_501_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln416_fu_565_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln416_fu_565_p2 == 1'd0) & (icmp_ln370_fu_592_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (clu_addr_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (clu_addr_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((can_11_received_1_ack_in == 1'b0) | (can_10_received_1_ack_in == 1'b0) | (can_9_received_1_ack_in == 1'b0) | (can_8_received_1_ack_in == 1'b0) | (can_7_received_1_ack_in == 1'b0) | (can_6_received_1_ack_in == 1'b0) | (can_5_received_1_ack_in == 1'b0) | (can_4_received_1_ack_in == 1'b0) | (can_3_received_1_ack_in == 1'b0) | (can_2_received_1_ack_in == 1'b0) | (can_1_received_1_ack_in == 1'b0) | (can_0_received_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln373_fu_625_p2 = (zext_ln373_fu_621_p1 + can_ptr_read_reg_797);

assign add_ln416_fu_571_p2 = (jj_fu_266 + 4'd1);

assign and_ln215_fu_523_p2 = (trunc_ln256_reg_820 & shl_ln215_fu_517_p2);

assign and_ln370_fu_587_p2 = (trunc_ln416_reg_832 & shl_ln370_fu_581_p2);

assign and_ln_fu_710_p5 = {{{{tmp_reg_921}, {9'd0}}, {tmp_9_reg_926}}, {8'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state16_on_subcall_done = ((grp_recvFrame_logic_1_fu_394_ap_done == 1'b0) & (ap_predicate_op198_call_state16 == 1'b1));
end

always @ (*) begin
    ap_block_state17 = ((can_11_received_1_ack_in == 1'b0) | (can_10_received_1_ack_in == 1'b0) | (can_9_received_1_ack_in == 1'b0) | (can_8_received_1_ack_in == 1'b0) | (can_7_received_1_ack_in == 1'b0) | (can_6_received_1_ack_in == 1'b0) | (can_5_received_1_ack_in == 1'b0) | (can_4_received_1_ack_in == 1'b0) | (can_3_received_1_ack_in == 1'b0) | (can_2_received_1_ack_in == 1'b0) | (can_1_received_1_ack_in == 1'b0) | (can_0_received_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_single_lin_process_1_fu_372_ap_done == 1'b0) & (icmp_ln215_reg_861 == 1'd0));
end

always @ (*) begin
    ap_predicate_op198_call_state16 = ((icmp_ln375_2_reg_931 == 1'd0) & (icmp_ln370_reg_881 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign can_0_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_0_received_ap_vld;

assign can_10_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_10_received_ap_vld;

assign can_11_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_11_received_ap_vld;

assign can_1_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_1_received_ap_vld;

assign can_2_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_2_received_ap_vld;

assign can_3_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_3_received_ap_vld;

assign can_4_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_4_received_ap_vld;

assign can_5_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_5_received_ap_vld;

assign can_6_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_6_received_ap_vld;

assign can_7_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_7_received_ap_vld;

assign can_8_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_8_received_ap_vld;

assign can_9_received_1_vld_in = grp_recvFrame_logic_1_fu_394_can_9_received_ap_vld;

assign canaddr_mod_fu_610_p2 = (zext_ln372_fu_606_p1 + can_ptr_read_reg_797);

assign grp_recvFrame_logic_1_fu_394_ap_start = grp_recvFrame_logic_1_fu_394_ap_start_reg;

assign grp_single_lin_process_1_fu_372_ap_start = grp_single_lin_process_1_fu_372_ap_start_reg;

assign grp_uart_data_read_1_fu_342_ap_start = grp_uart_data_read_1_fu_342_ap_start_reg;

assign icmp_ln215_fu_528_p2 = ((and_ln215_fu_523_p2 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln240_fu_469_p2 = ((uart_i_fu_258 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln256_fu_501_p2 = ((lin_nr_fu_262 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln370_fu_592_p2 = ((and_ln370_fu_587_p2 == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln375_1_fu_705_p2 = ((tmp_10_reg_916 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln375_2_fu_720_p2 = ((and_ln_fu_710_p5 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln375_fu_700_p2 = ((tmp_8_reg_911 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln416_fu_565_p2 = ((jj_fu_266 == 4'd12) ? 1'b1 : 1'b0);

assign lin_nr_2_fu_507_p2 = (lin_nr_fu_262 + 4'd1);

assign linbase_mod_fu_546_p2 = (zext_ln217_fu_542_p1 + lin_ptr_read_reg_787);

assign mode_nr_load_load_fu_439_p1 = mode_nr;

assign or_ln373_fu_615_p2 = (shl_ln_fu_598_p3 | 20'd232);

assign readIndex_1_fu_744_p3 = {{tmp_11_fu_737_p3}, {7'd0}};

assign readIndex_2_fu_752_p3 = ((icmp_ln375_1_fu_705_p2[0:0] == 1'b1) ? readIndex_1_fu_744_p3 : zext_ln374_fu_733_p1);

assign readIndex_fu_726_p3 = ((icmp_ln375_fu_700_p2[0:0] == 1'b1) ? trunc_ln373_reg_906 : 6'd0);

assign sext_ln373_fu_646_p1 = $signed(trunc_ln_reg_890);

assign shl_ln215_fu_517_p2 = 10'd1 << zext_ln215_fu_513_p1;

assign shl_ln370_fu_581_p2 = 12'd1 << zext_ln370_fu_577_p1;

assign shl_ln4_fu_534_p3 = {{lin_nr_fu_262}, {12'd0}};

assign shl_ln_fu_598_p3 = {{jj_fu_266}, {16'd0}};

assign tmp_11_fu_737_p3 = result_reg_901[32'd23];

assign trunc_ln240_fu_481_p1 = uart_i_fu_258[2:0];

assign trunc_ln256_fu_448_p1 = lin_en[9:0];

assign trunc_ln373_fu_656_p1 = clu_addr_RDATA[5:0];

assign trunc_ln416_fu_457_p1 = can_en[11:0];

assign uart_i_2_fu_475_p2 = (uart_i_fu_258 + 4'd1);

assign zext_ln215_fu_513_p1 = lin_nr_fu_262;

assign zext_ln217_fu_542_p1 = shl_ln4_fu_534_p3;

assign zext_ln370_fu_577_p1 = jj_fu_266;

assign zext_ln372_fu_606_p1 = shl_ln_fu_598_p3;

assign zext_ln373_fu_621_p1 = or_ln373_fu_615_p2;

assign zext_ln374_fu_733_p1 = readIndex_fu_726_p3;

always @ (posedge ap_clk) begin
    readIndex_2_reg_935[6] <= 1'b0;
end

endmodule //clu
