Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/external_pro/platform/nios/ --output-directory=E:/external_pro/platform/nios/palt_nios/ --report-file=bsf:E:/external_pro/platform/nios/palt_nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/external_pro/platform/nios/palt_nios.qsys
Progress: Loading nios/palt_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding sys_nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module sys_nios
Progress: Adding rom [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module rom
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding sys_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: palt_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: palt_nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/external_pro/platform/nios/ --output-directory=E:/external_pro/platform/nios/palt_nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/external_pro/platform/nios/palt_nios.html --report-file=sopcinfo:E:/external_pro/platform/nios/palt_nios.sopcinfo --report-file=cmp:E:/external_pro/platform/nios/palt_nios.cmp --report-file=qip:E:/external_pro/platform/nios/palt_nios/synthesis/palt_nios.qip --report-file=svd --report-file=regmap:E:/external_pro/platform/nios/palt_nios/synthesis/palt_nios.regmap --report-file=debuginfo:E:/external_pro/platform/nios/palt_nios/synthesis/palt_nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE6E22C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:/external_pro/platform/nios/palt_nios.qsys --language=VERILOG
Progress: Loading nios/palt_nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding sys_nios [altera_nios2_qsys 13.1]
Progress: Parameterizing module sys_nios
Progress: Adding rom [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module rom
Progress: Adding ram [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module ram
Progress: Adding led [altera_avalon_pio 13.1]
Progress: Parameterizing module led
Progress: Adding sys_timer [altera_avalon_timer 13.1]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: palt_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: palt_nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: palt_nios: Generating palt_nios "palt_nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 7 modules, 24 connections
Info: merlin_translator_transform: After transform: 15 modules, 53 connections
Info: merlin_domain_transform: After transform: 30 modules, 143 connections
Info: merlin_router_transform: After transform: 38 modules, 172 connections
Info: merlin_traffic_limiter_transform: After transform: 39 modules, 177 connections
Info: merlin_network_to_switch_transform: After transform: 54 modules, 216 connections
Info: limiter_update_transform: After transform: 54 modules, 217 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 57 modules, 273 connections
Info: merlin_hierarchy_transform: After transform: 8 modules, 28 connections
Info: merlin_mm_transform: After transform: 8 modules, 28 connections
Info: merlin_interrupt_mapper_transform: After transform: 9 modules, 32 connections
Info: reset_adaptation_transform: After transform: 12 modules, 35 connections
Info: sys_nios: Starting RTL generation for module 'palt_nios_sys_nios'
Info: sys_nios:   Generation command is [exec D:/altera/13.1/quartus/bin/eperlcmd.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=palt_nios_sys_nios --dir=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0001_sys_nios_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0001_sys_nios_gen//palt_nios_sys_nios_processor_configuration.pl  --do_build_sim=0  ]
Info: sys_nios: # 2022.04.08 22:28:37 (*) Starting Nios II generation
Info: sys_nios: # 2022.04.08 22:28:37 (*)   Checking for plaintext license.
Info: sys_nios: # 2022.04.08 22:28:38 (*)   Plaintext license not found.
Info: sys_nios: # 2022.04.08 22:28:38 (*)   Checking for encrypted license (non-evaluation).
Info: sys_nios: # 2022.04.08 22:28:39 (*)   Encrypted license found.  SOF will not be time-limited.
Info: sys_nios: # 2022.04.08 22:28:39 (*)   Elaborating CPU configuration settings
Info: sys_nios: # 2022.04.08 22:28:39 (*)   Creating all objects for CPU
Info: sys_nios: # 2022.04.08 22:28:40 (*)     Pipeline frontend
Info: sys_nios: # 2022.04.08 22:28:41 (*)   Generating RTL from CPU objects
Info: sys_nios: # 2022.04.08 22:28:44 (*)   Creating encrypted RTL
Info: sys_nios: # 2022.04.08 22:28:45 (*) Done Nios II generation
Info: sys_nios: Done RTL generation for module 'palt_nios_sys_nios'
Info: sys_nios: "palt_nios" instantiated altera_nios2_qsys "sys_nios"
Info: rom: Starting RTL generation for module 'palt_nios_rom'
Info: rom:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=palt_nios_rom --dir=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0002_rom_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0002_rom_gen//palt_nios_rom_component_configuration.pl  --do_build_sim=0  ]
Info: rom: Done RTL generation for module 'palt_nios_rom'
Info: rom: "palt_nios" instantiated altera_avalon_onchip_memory2 "rom"
Info: ram: Starting RTL generation for module 'palt_nios_ram'
Info: ram:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=palt_nios_ram --dir=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0003_ram_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0003_ram_gen//palt_nios_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'palt_nios_ram'
Info: ram: "palt_nios" instantiated altera_avalon_onchip_memory2 "ram"
Info: led: Starting RTL generation for module 'palt_nios_led'
Info: led:   Generation command is [exec D:/altera/13.1/quartus/bin/perl/bin/perl.exe -I D:/altera/13.1/quartus/bin/perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=palt_nios_led --dir=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0004_led_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0004_led_gen//palt_nios_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'palt_nios_led'
Info: led: "palt_nios" instantiated altera_avalon_pio "led"
Info: sys_timer: Starting RTL generation for module 'palt_nios_sys_timer'
Info: sys_timer:   Generation command is [exec D:/altera/13.1/quartus/bin//perl/bin/perl.exe -I D:/altera/13.1/quartus/bin//perl/lib -I D:/altera/13.1/quartus/sopc_builder/bin/europa -I D:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I D:/altera/13.1/quartus/sopc_builder/bin -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=palt_nios_sys_timer --dir=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0005_sys_timer_gen/ --quartus_dir=D:/altera/13.1/quartus --verilog --config=C:/Users/10184/AppData/Local/Temp/alt9090_6928248790628657830.dir/0005_sys_timer_gen//palt_nios_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'palt_nios_sys_timer'
Info: sys_timer: "palt_nios" instantiated altera_avalon_timer "sys_timer"
Info: sysid: "palt_nios" instantiated altera_avalon_sysid_qsys "sysid"
Info: pipeline_bridge_swap_transform: After transform: 50 modules, 167 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 50 modules, 167 connections
Info: mm_interconnect_0: "palt_nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "palt_nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "palt_nios" instantiated altera_reset_controller "rst_controller"
Info: sys_nios_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sys_nios_instruction_master_translator"
Info: sys_nios_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sys_nios_jtag_debug_module_translator"
Info: sys_nios_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sys_nios_instruction_master_translator_avalon_universal_master_0_agent"
Info: sys_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sys_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: sys_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sys_nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file E:/external_pro/platform/nios/palt_nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file E:/external_pro/platform/nios/palt_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/external_pro/platform/nios/palt_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/external_pro/platform/nios/palt_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: palt_nios: Done "palt_nios" with 28 modules, 48 files, 1041369 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
