# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:45 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs[13] outs[14] \
 outs[15] outs[16] outs[17] outs[18] outs[19] outs[20] outs[21] outs[22] \
 outs_valid

.latch       n106 Memory[0][0]  2
.latch       n111 Memory[0][1]  2
.latch       n116 Memory[0][2]  2
.latch       n121 Memory[0][3]  2
.latch       n126 Memory[0][4]  2
.latch       n131 Memory[0][5]  2
.latch       n136 Memory[0][6]  2
.latch       n141 Memory[0][7]  2
.latch       n146 Memory[0][8]  2
.latch       n151 Memory[0][9]  2
.latch       n156 Memory[0][10]  2
.latch       n161 Memory[0][11]  2
.latch       n166 Memory[0][12]  2
.latch       n171 Memory[0][13]  2
.latch       n176 Memory[0][14]  2
.latch       n181 Memory[0][15]  2
.latch       n186 Memory[0][16]  2
.latch       n191 Memory[0][17]  2
.latch       n196 Memory[0][18]  2
.latch       n201 Memory[0][19]  2
.latch       n206 Memory[0][20]  2
.latch       n211 Memory[0][21]  2
.latch       n216 Memory[0][22]  2
.latch       n221 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n126_1
10 1
.names ins[0] ins_ready new_n127
11 1
.names new_n126_1 new_n127 n106
00 0
.names Memory[0][1] ins_ready new_n129
10 1
.names ins[1] ins_ready new_n130
11 1
.names new_n129 new_n130 n111
00 0
.names Memory[0][2] ins_ready new_n132
10 1
.names ins[2] ins_ready new_n133
11 1
.names new_n132 new_n133 n116
00 0
.names Memory[0][3] ins_ready new_n135
10 1
.names ins[3] ins_ready new_n136_1
11 1
.names new_n135 new_n136_1 n121
00 0
.names Memory[0][4] ins_ready new_n138
10 1
.names ins[4] ins_ready new_n139
11 1
.names new_n138 new_n139 n126
00 0
.names Memory[0][5] ins_ready new_n141_1
10 1
.names ins[5] ins_ready new_n142
11 1
.names new_n141_1 new_n142 n131
00 0
.names Memory[0][6] ins_ready new_n144
10 1
.names ins[6] ins_ready new_n145
11 1
.names new_n144 new_n145 n136
00 0
.names Memory[0][7] ins_ready new_n147
10 1
.names ins[7] ins_ready new_n148
11 1
.names new_n147 new_n148 n141
00 0
.names Memory[0][8] ins_ready new_n150
10 1
.names ins[8] ins_ready new_n151_1
11 1
.names new_n150 new_n151_1 n146
00 0
.names Memory[0][9] ins_ready new_n153
10 1
.names ins[9] ins_ready new_n154
11 1
.names new_n153 new_n154 n151
00 0
.names Memory[0][10] ins_ready new_n156_1
10 1
.names ins[10] ins_ready new_n157
11 1
.names new_n156_1 new_n157 n156
00 0
.names Memory[0][11] ins_ready new_n159
10 1
.names ins[11] ins_ready new_n160
11 1
.names new_n159 new_n160 n161
00 0
.names Memory[0][12] ins_ready new_n162
10 1
.names ins[12] ins_ready new_n163
11 1
.names new_n162 new_n163 n166
00 0
.names Memory[0][13] ins_ready new_n165
10 1
.names ins[13] ins_ready new_n166_1
11 1
.names new_n165 new_n166_1 n171
00 0
.names Memory[0][14] ins_ready new_n168
10 1
.names ins[14] ins_ready new_n169
11 1
.names new_n168 new_n169 n176
00 0
.names Memory[0][15] ins_ready new_n171_1
10 1
.names ins[15] ins_ready new_n172
11 1
.names new_n171_1 new_n172 n181
00 0
.names Memory[0][16] ins_ready new_n174
10 1
.names ins[16] ins_ready new_n175
11 1
.names new_n174 new_n175 n186
00 0
.names Memory[0][17] ins_ready new_n177
10 1
.names ins[17] ins_ready new_n178
11 1
.names new_n177 new_n178 n191
00 0
.names Memory[0][18] ins_ready new_n180
10 1
.names ins[18] ins_ready new_n181_1
11 1
.names new_n180 new_n181_1 n196
00 0
.names Memory[0][19] ins_ready new_n183
10 1
.names ins[19] ins_ready new_n184
11 1
.names new_n183 new_n184 n201
00 0
.names Memory[0][20] ins_ready new_n186_1
10 1
.names ins[20] ins_ready new_n187
11 1
.names new_n186_1 new_n187 n206
00 0
.names Memory[0][21] ins_ready new_n189
10 1
.names ins[21] ins_ready new_n190
11 1
.names new_n189 new_n190 n211
00 0
.names Memory[0][22] ins_ready new_n192
10 1
.names ins[22] ins_ready new_n193
11 1
.names new_n192 new_n193 n216
00 0
.names ins_valid ins_ready new_n195
01 1
.names rst new_n195 n221
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names Memory[0][13] outs[13]
1 1
.names Memory[0][14] outs[14]
1 1
.names Memory[0][15] outs[15]
1 1
.names Memory[0][16] outs[16]
1 1
.names Memory[0][17] outs[17]
1 1
.names Memory[0][18] outs[18]
1 1
.names Memory[0][19] outs[19]
1 1
.names Memory[0][20] outs[20]
1 1
.names Memory[0][21] outs[21]
1 1
.names Memory[0][22] outs[22]
1 1
.names control.valid_reg outs_valid
1 1
.end
