\t (00:00:35) allegro 16.6-2015 S108 (v16-6-112HV) Windows 32
\t (00:00:35)     Journal start - Sat Jun 22 16:56:12 2019
\t (00:00:35)         Host=LAPTOP-U0A85BUA User=zhang Pid=18284 CPUs=8
\t (00:00:35) CmdLine= C:\Cadence\Cadence\Cadence_SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:35) 
\d (00:00:35) Design opened: F:/projects/git/Hardware/21ic/pcb/21ic.brd
\i (00:00:35) placementedit 
\i (00:00:36) zoom in 1 
\i (00:00:36) setwindow pcb
\i (00:00:36) zoom in -114.349 -503.904
\i (00:00:36) trapsize 25227
\i (00:00:37) zoom in 1 
\i (00:00:37) setwindow pcb
\i (00:00:37) zoom in 42.059 -453.449
\i (00:00:37) trapsize 12614
\i (00:00:38) zoom out 1 
\i (00:00:38) setwindow pcb
\i (00:00:38) zoom out 42.059 -448.403
\i (00:00:38) trapsize 25227
\i (00:00:41) zoom in 1 
\i (00:00:41) setwindow pcb
\i (00:00:41) zoom in -285.892 -44.771
\i (00:00:41) trapsize 12614
\i (00:00:42) zoom out 1 
\i (00:00:42) setwindow pcb
\i (00:00:42) zoom out -285.892 -44.771
\i (00:00:42) trapsize 25227
\i (00:02:17) color192 
\i (00:02:17) setwindow cvf.dialog
\i (00:02:17) cvf layer_mode
\i (00:02:17) setwindow pcb
\i (00:02:17) placementedit 
\i (00:02:19) setwindow cvf.dialog
\i (00:02:19) cvf layer_tree_item 'Board Geometry'
\i (00:02:20) cvf layers_visible board_geometry/silkscreen_bottom FALSE
\i (00:02:22) cvf layer_tree_item 'Package Geometry'
\i (00:02:26) cvf apply
\i (00:02:28) cvf okay
\i (00:02:32) setwindow pcb
\i (00:02:32) enved 
\i (00:02:33) placementedit 
\i (00:02:35) setwindow form.prfedit
\i (00:02:35) FORM prfedit treelist  Drawing 
\i (00:02:36) FORM prfedit treelist  Display 
\i (00:02:38) FORM prfedit treelist  Shape_fill Display 
\i (00:02:39) FORM prfedit no_shape_fill YES 
\i (00:02:40) FORM prfedit apply  
\i (00:02:41) FORM prfedit done  
\i (00:02:41) setwindow pcb
\i (00:02:41) zoom out 1 
\i (00:02:41) setwindow pcb
\i (00:02:41) zoom out 1853.363 -362.632
\i (00:02:41) trapsize 50454
\i (00:02:42) zoom in 1 
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom in 1258.005 -433.267
\i (00:02:42) trapsize 25227
\i (00:02:42) zoom in 1 
\i (00:02:42) setwindow pcb
\i (00:02:42) zoom in 1258.005 -433.267
\i (00:02:42) trapsize 12614
\i (00:02:43) zoom out 1 
\i (00:02:43) setwindow pcb
\i (00:02:43) zoom out 1258.005 -433.266
\i (00:02:43) trapsize 25227
\i (00:02:44) zoom in 1 
\i (00:02:44) setwindow pcb
\i (00:02:44) zoom in 955.280 -771.309
\i (00:02:44) trapsize 12614
\i (00:02:45) zoom out 1 
\i (00:02:45) setwindow pcb
\i (00:02:45) zoom out 955.281 -768.786
\i (00:02:45) trapsize 25227
\i (00:03:08) color192 
\i (00:03:09) setwindow cvf.dialog
\i (00:03:09) cvf layer_mode
\i (00:03:09) setwindow pcb
\i (00:03:09) placementedit 
\i (00:03:11) setwindow cvf.dialog
\i (00:03:11) cvf layer_tree_item 'Board Geometry'
\i (00:03:12) cvf layer_tree_item 'Package Geometry'
\i (00:03:13) cvf layer_tree_item 'Conductor' 'Stack-Up'
\i (00:03:16) cvf layers_visible stack-up stack-up/all_row TRUE
\i (00:03:16) cvf layers_visible stack-up stack-up/all_row FALSE
\i (00:03:18) cvf layer_tree_item 'Board Geometry'
\i (00:03:20) cvf apply
\i (00:03:21) cvf okay
\i (00:03:22) setwindow pcb
\i (00:03:22) zoom in 1 
\i (00:03:22) setwindow pcb
\i (00:03:22) zoom in 571.829 -910.057
\i (00:03:22) trapsize 12614
\i (00:03:23) zoom out 1 
\i (00:03:23) setwindow pcb
\i (00:03:23) zoom out 571.829 -910.057
\i (00:03:23) trapsize 25227
\i (02:43:46) exit 
\e (02:43:46) Do you want to save the changes you made to 21ic.brd?
\i (02:43:47) fillin no 
\t (02:43:48)     Journal end - Sat Jun 22 19:39:25 2019
