[View]
Entity=testbench_for_processor2
Architecture=
TopLevelType=2
[file:.\src\Processor.vhd]
Enabled=1
[file:.\src\TestBench\processor_TB.vhd]
Enabled=0
LIB=
[file:.\src\TestBench\processor_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\..\..\Myuniversity\Term8\CoDesign\Project\Processor\Processor\src\untitled.asdb]
Enabled=1
[file:.\..\..\..\..\..\..\Myuniversity\Term8\CoDesign\Project\Processor\Processor\src\untitled.awc]
Enabled=1
[file:.\src\Processor2.vhd]
Enabled=1
[file:.\src\TestBench\processor2_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\processor2_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\..\..\..\Myuniversity\Term8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\untitled.asdb]
Enabled=1
[file:.\..\..\..\..\..\..\..\Myuniversity\Term8\CoDesign\Project\CoDesign_Project_Ostvar_Afrakhteh\Processor\Processor\src\untitled.awc]
Enabled=1
