{
  "Top": "MedianFilter",
  "RtlTop": "MedianFilter",
  "RtlPrefix": "",
  "RtlSubPrefix": "MedianFilter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu11p",
    "Package": "-flga2577",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "row1": {
      "index": "0",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "row1",
          "name": "row1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "row2": {
      "index": "1",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "row2",
          "name": "row2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "row3": {
      "index": "2",
      "direction": "in",
      "srcType": "unsigned char",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "row3",
          "name": "row3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "V": {
      "index": "3",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "V",
          "name": "V",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "V_ap_vld",
          "name": "V_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -clock_enable=1",
      "config_export -format=sysgen",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_top MedianFilter -name MedianFilter",
      "set_directive_top MedianFilter -name MedianFilter"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "MedianFilter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "MedianFilter",
    "Version": "1.0",
    "DisplayName": "Medianfilter",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_MedianFilter_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/MedianFilter.cpp"],
    "Vhdl": ["impl\/vhdl\/MedianFilter.vhd"],
    "Verilog": ["impl\/verilog\/MedianFilter.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/MedianFilter.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["C:\/Users\/viswanad\/Documents\/Model_Composer\/2020_2\/Tutorial\/UG1500_unified_tutorial_test\/System_Generator\/Lab2\/C_code\/solution\/hls_project\/solution1\/.debug\/MedianFilter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_ce": {
      "type": "clockenable",
      "busTypeName": "clockenable",
      "mode": "slave",
      "portMap": {"ap_ce": "CE"},
      "ports": ["ap_ce"]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_RESET": "ap_rst",
        "ASSOCIATED_CLKEN": "ap_ce"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "row1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"row1": "DATA"},
      "ports": ["row1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "row1"
        }]
    },
    "row2": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"row2": "DATA"},
      "ports": ["row2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "row2"
        }]
    },
    "row3": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "8",
      "portMap": {"row3": "DATA"},
      "ports": ["row3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "row3"
        }]
    },
    "V": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"V": "DATA"},
      "ports": ["V"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "V"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_ce": {
      "dir": "in",
      "width": "1"
    },
    "row1": {
      "dir": "in",
      "width": "8"
    },
    "row2": {
      "dir": "in",
      "width": "8"
    },
    "row3": {
      "dir": "in",
      "width": "8"
    },
    "V": {
      "dir": "out",
      "width": "8"
    },
    "V_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "MedianFilter"},
    "Info": {"MedianFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"MedianFilter": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.654"
        },
        "Area": {
          "FF": "74",
          "AVAIL_FF": "2592000",
          "UTIL_FF": "~0",
          "LUT": "451",
          "AVAIL_LUT": "1296000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9216",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-11-09 16:00:16 +0530",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
