// Seed: 3484594312
module module_0 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    input wand id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wire id_6,
    input wor id_7,
    input wor id_8,
    input wand id_9,
    input tri id_10,
    output tri0 id_11
);
  wire id_13;
  assign module_1.type_13 = 0;
  genvar id_14, id_15;
  wire id_16;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri1 id_4
    , id_8,
    output wand id_5,
    input tri0 id_6
);
  assign id_8[1] = id_4 ? 1 : id_0;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_6,
      id_5,
      id_5,
      id_6,
      id_3,
      id_3,
      id_0,
      id_5
  );
endmodule
