Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 28 10:41:56 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_drc -file impl_top_drc_routed.rpt -pb impl_top_drc_routed.pb -rpx impl_top_drc_routed.rpx
| Design       : impl_top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 18
+----------+----------+-----------------------------------------------------+------------+
| Rule     | Severity | Description                                         | Violations |
+----------+----------+-----------------------------------------------------+------------+
| CFGBVS-1 | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties | 1          |
| PDRC-153 | Warning  | Gated clock check                                   | 17         |
+----------+----------+-----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/m_pull_reg_i_2__6_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/m_pull_reg_i_2__6/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/m_pull_reg_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/m_pull_reg_i_2__5_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/m_pull_reg_i_2__5/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/m_pull_reg_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/m_pull_reg_i_2__3_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/m_pull_reg_i_2__3/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[2].mult/m_pull_reg_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/m_pull_reg_i_2_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/m_pull_reg_i_2/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[3].mult/m_pull_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/m_pull_reg_i_2__2_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/m_pull_reg_i_2__2/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[4].mult/m_pull_reg_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/m_pull_reg_i_2__4_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/m_pull_reg_i_2__4/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[5].mult/m_pull_reg_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/m_pull_reg_i_2__1_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/m_pull_reg_i_2__1/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[6].mult/m_pull_reg_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_2__0_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_2__0/O, cell Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/FSM_sequential_curr_state_reg[0]_0 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/m_pull_reg_i_2__9/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[0].mult/m_pull_reg_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/FSM_sequential_curr_state_reg[0]_0 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/m_pull_reg_i_2__8/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[1].mult/m_pull_reg_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/FSM_sequential_curr_state_reg[0]_0 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/m_pull_reg_i_2__13/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[2].mult/m_pull_reg_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/m_pull_reg_i_2__7_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/m_pull_reg_i_2__7/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[3].mult/m_pull_reg_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/m_pull_reg_i_2__12_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/m_pull_reg_i_2__12/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[4].mult/m_pull_reg_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/FSM_sequential_curr_state_reg[0]_0 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/m_pull_reg_i_2__14/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[5].mult/m_pull_reg_i_2__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/m_pull_reg_i_2__11_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/m_pull_reg_i_2__11/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[6].mult/m_pull_reg_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_2__10_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_2__10/O, cell Complete_Mat_Mul/pipe_gen[1].Pipeline/mult_core/mul_gen[7].mult/m_pull_reg_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net Complete_Mat_Mul/pipe_splitter/next_state_reg_i_2_n_2 is a gated clock net sourced by a combinational pin Complete_Mat_Mul/pipe_splitter/next_state_reg_i_2/O, cell Complete_Mat_Mul/pipe_splitter/next_state_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


