#-----------------------------------------------------------
# Vivado v2024.2_AR37126 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Mar 14 17:11:16 2025
# Process ID         : 711043
# Current directory  : /home/wynnechen/project/EPS_VU13P/lab/lab1_led
# Command line       : vivado LED_lab1/LED_lab1.xpr
# Log file           : /home/wynnechen/project/EPS_VU13P/lab/lab1_led/vivado.log
# Journal file       : /home/wynnechen/project/EPS_VU13P/lab/lab1_led/vivado.jou
# Running On         : WC-DemoNB
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 677.439 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 67111 MB
# Swap memory        : 2147 MB
# Total Virtual      : 69259 MB
# Available Virtual  : 65535 MB
#-----------------------------------------------------------
start_gui
open_project LED_lab1/LED_lab1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Runs 36-271] Incremental checkpoint part, xcvu19p-fsva3824-2-e, does not match run part, xcvu13p-fhgb2104-2-e.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/patches/AR37126_Vivado_2024_2_preliminary_rev1/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 8087.395 ; gain = 494.219 ; free physical = 34938 ; free virtual = 61446
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xcvu13p-fhgb2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9233.113 ; gain = 0.000 ; free physical = 33781 ; free virtual = 60276
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2_AR37126
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'db_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9293.113 ; gain = 0.000 ; free physical = 33774 ; free virtual = 60269
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9687.836 ; gain = 0.000 ; free physical = 33505 ; free virtual = 60000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9687.836 ; gain = 0.000 ; free physical = 33490 ; free virtual = 59985
Read PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9687.836 ; gain = 0.000 ; free physical = 33490 ; free virtual = 59985
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9687.836 ; gain = 0.000 ; free physical = 33490 ; free virtual = 59985
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9975.094 ; gain = 287.258 ; free physical = 33213 ; free virtual = 59709
Read Physdb Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9975.094 ; gain = 287.258 ; free physical = 33213 ; free virtual = 59709
Restored from archive | CPU: 3.740000 secs | Memory: 275.889664 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 9975.094 ; gain = 287.258 ; free physical = 33213 ; free virtual = 59709
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9975.094 ; gain = 0.000 ; free physical = 33213 ; free virtual = 59709
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 10590.855 ; gain = 2325.137 ; free physical = 32271 ; free virtual = 58808
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
create_dataflow_design
INFO: [Vivado_Tcl 4-1924] Creating dataflow design from design 'impl_1'. Use the current_design command to change the design from which dataflow design is created.
INFO: [Implflow 47-2768] Generation of Dataflow netlist complete, took 0 seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 10679.648 ; gain = 0.000 ; free physical = 32117 ; free virtual = 58626
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_ila_0_0_ila_v6_2_16_ila_trigger' instantiated as 'db_i/ila_0/inst/ila_core_inst/u_trig'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_ila_0_0_xsdbs_v1_0_4_reg_stat' instantiated as 'db_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffe/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_ila_0_0_xsdbs_v1_0_4_reg_stat_12' instantiated as 'db_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_ila_0_0_xsdbs_v1_0_4_reg_stat_13' instantiated as 'db_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_ila_0_0_xsdbs_v1_0_4_reg_stat_25' instantiated as 'db_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_ila_0_0_xsdbs_v1_0_4_reg_stat_26' instantiated as 'db_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'db_vio_0_0_vio_v3_0_26_probe_out_all' instantiated as 'db_i/vio_0/inst/PROBE_OUT_ALL_INST'.
CRITICAL WARNING: [Project 1-558] Could not resolve non-primitive black box cell 'dbg_hub_xsdbm_v3_0_3_bus_ctl' instantiated as 'dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER'.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 10679.648 ; gain = 0.000 ; free physical = 32100 ; free virtual = 58609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 14 17:18:39 2025...
