<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: D-Cache Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.0.1</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__NMSIS__Core__DCache.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">D-Cache Functions<div class="ingroups"><a class="el" href="group__NMSIS__Core__Cache.html">Cache Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that configure Data Cache.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf90783ed69b3589cde6fe7dbabeb17c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaf90783ed69b3589cde6fe7dbabeb17c0">EnableDCache</a> (void)</td></tr>
<tr class="memdesc:gaf90783ed69b3589cde6fe7dbabeb17c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DCache.  <a href="#gaf90783ed69b3589cde6fe7dbabeb17c0">More...</a><br /></td></tr>
<tr class="separator:gaf90783ed69b3589cde6fe7dbabeb17c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab30be00d8a0583adac5d786149db433f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab30be00d8a0583adac5d786149db433f">DisableDCache</a> (void)</td></tr>
<tr class="memdesc:gab30be00d8a0583adac5d786149db433f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DCache.  <a href="#gab30be00d8a0583adac5d786149db433f">More...</a><br /></td></tr>
<tr class="separator:gab30be00d8a0583adac5d786149db433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab05ba668569d965974d7e4dd7979fdb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab05ba668569d965974d7e4dd7979fdb2">MInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gab05ba668569d965974d7e4dd7979fdb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one D-Cache line specified by address in M-Mode.  <a href="#gab05ba668569d965974d7e4dd7979fdb2">More...</a><br /></td></tr>
<tr class="separator:gab05ba668569d965974d7e4dd7979fdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga342c670814a4aaced4e1d4aa6fe1d467"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga342c670814a4aaced4e1d4aa6fe1d467">MInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga342c670814a4aaced4e1d4aa6fe1d467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several D-Cache lines specified by address in M-Mode.  <a href="#ga342c670814a4aaced4e1d4aa6fe1d467">More...</a><br /></td></tr>
<tr class="separator:ga342c670814a4aaced4e1d4aa6fe1d467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fcf63354c7b35c45ec97a99455266a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga0fcf63354c7b35c45ec97a99455266a6">SInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga0fcf63354c7b35c45ec97a99455266a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one D-Cache line specified by address in S-Mode.  <a href="#ga0fcf63354c7b35c45ec97a99455266a6">More...</a><br /></td></tr>
<tr class="separator:ga0fcf63354c7b35c45ec97a99455266a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccfe988e87de3ba1a0db134a2d5647b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gabccfe988e87de3ba1a0db134a2d5647b">SInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gabccfe988e87de3ba1a0db134a2d5647b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several D-Cache lines specified by address in S-Mode.  <a href="#gabccfe988e87de3ba1a0db134a2d5647b">More...</a><br /></td></tr>
<tr class="separator:gabccfe988e87de3ba1a0db134a2d5647b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea171eac132f42366234f65cd3023480"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaea171eac132f42366234f65cd3023480">UInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaea171eac132f42366234f65cd3023480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate one D-Cache line specified by address in U-Mode.  <a href="#gaea171eac132f42366234f65cd3023480">More...</a><br /></td></tr>
<tr class="separator:gaea171eac132f42366234f65cd3023480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac616f2d955d1e1db8699f70304057199"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gac616f2d955d1e1db8699f70304057199">UInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gac616f2d955d1e1db8699f70304057199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate several D-Cache lines specified by address in U-Mode.  <a href="#gac616f2d955d1e1db8699f70304057199">More...</a><br /></td></tr>
<tr class="separator:gac616f2d955d1e1db8699f70304057199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e607ebf23f9df13ac604418ea9332f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6e607ebf23f9df13ac604418ea9332f4">MFlushDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga6e607ebf23f9df13ac604418ea9332f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush one D-Cache line specified by address in M-Mode.  <a href="#ga6e607ebf23f9df13ac604418ea9332f4">More...</a><br /></td></tr>
<tr class="separator:ga6e607ebf23f9df13ac604418ea9332f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d1ed59634ce2ac7618738002d446ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga98d1ed59634ce2ac7618738002d446ec">MFlushDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga98d1ed59634ce2ac7618738002d446ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush several D-Cache lines specified by address in M-Mode.  <a href="#ga98d1ed59634ce2ac7618738002d446ec">More...</a><br /></td></tr>
<tr class="separator:ga98d1ed59634ce2ac7618738002d446ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d6a194b8a8248c005fed0f2e3ddba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6a5d6a194b8a8248c005fed0f2e3ddba">SFlushDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga6a5d6a194b8a8248c005fed0f2e3ddba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush one D-Cache line specified by address in S-Mode.  <a href="#ga6a5d6a194b8a8248c005fed0f2e3ddba">More...</a><br /></td></tr>
<tr class="separator:ga6a5d6a194b8a8248c005fed0f2e3ddba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa490832ced9c60c8cc6afb1e274bb739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaa490832ced9c60c8cc6afb1e274bb739">SFlushDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gaa490832ced9c60c8cc6afb1e274bb739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush several D-Cache lines specified by address in S-Mode.  <a href="#gaa490832ced9c60c8cc6afb1e274bb739">More...</a><br /></td></tr>
<tr class="separator:gaa490832ced9c60c8cc6afb1e274bb739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82f762a057b37fbafe323471d229c85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab82f762a057b37fbafe323471d229c85">UFlushDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gab82f762a057b37fbafe323471d229c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush one D-Cache line specified by address in U-Mode.  <a href="#gab82f762a057b37fbafe323471d229c85">More...</a><br /></td></tr>
<tr class="separator:gab82f762a057b37fbafe323471d229c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5233b35e7e33e42e5e45fe1dbdac8c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gac5233b35e7e33e42e5e45fe1dbdac8c8">UFlushDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gac5233b35e7e33e42e5e45fe1dbdac8c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush several D-Cache lines specified by address in U-Mode.  <a href="#gac5233b35e7e33e42e5e45fe1dbdac8c8">More...</a><br /></td></tr>
<tr class="separator:gac5233b35e7e33e42e5e45fe1dbdac8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b9184fe3f7e4d846cf472c32307aff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad2b9184fe3f7e4d846cf472c32307aff">MFlushInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gad2b9184fe3f7e4d846cf472c32307aff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate one D-Cache line specified by address in M-Mode.  <a href="#gad2b9184fe3f7e4d846cf472c32307aff">More...</a><br /></td></tr>
<tr class="separator:gad2b9184fe3f7e4d846cf472c32307aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526942458f908c5b61c2d80f7cd45959"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga526942458f908c5b61c2d80f7cd45959">MFlushInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga526942458f908c5b61c2d80f7cd45959"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate several D-Cache lines specified by address in M-Mode.  <a href="#ga526942458f908c5b61c2d80f7cd45959">More...</a><br /></td></tr>
<tr class="separator:ga526942458f908c5b61c2d80f7cd45959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaad6d3fab91ac85ab5c5ebe5fb3f31e9b">SFlushInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate one D-Cache line specified by address in S-Mode.  <a href="#gaad6d3fab91ac85ab5c5ebe5fb3f31e9b">More...</a><br /></td></tr>
<tr class="separator:gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acb999cfbe40be946c53ec654cdf675"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga6acb999cfbe40be946c53ec654cdf675">SFlushInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga6acb999cfbe40be946c53ec654cdf675"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate several D-Cache lines specified by address in S-Mode.  <a href="#ga6acb999cfbe40be946c53ec654cdf675">More...</a><br /></td></tr>
<tr class="separator:ga6acb999cfbe40be946c53ec654cdf675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531c9b3fe73c04f4ed471ac5e09e16c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga531c9b3fe73c04f4ed471ac5e09e16c6">UFlushInvalDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga531c9b3fe73c04f4ed471ac5e09e16c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate one D-Cache line specified by address in U-Mode.  <a href="#ga531c9b3fe73c04f4ed471ac5e09e16c6">More...</a><br /></td></tr>
<tr class="separator:ga531c9b3fe73c04f4ed471ac5e09e16c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f2cea8854f1d1d8d377ce458e07765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga54f2cea8854f1d1d8d377ce458e07765">UFlushInvalDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga54f2cea8854f1d1d8d377ce458e07765"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate several D-Cache lines specified by address in U-Mode.  <a href="#ga54f2cea8854f1d1d8d377ce458e07765">More...</a><br /></td></tr>
<tr class="separator:ga54f2cea8854f1d1d8d377ce458e07765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2dc4b38fa3332a6c1815aebe3576e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5d2dc4b38fa3332a6c1815aebe3576e7">MLockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:ga5d2dc4b38fa3332a6c1815aebe3576e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one D-Cache line specified by address in M-Mode.  <a href="#ga5d2dc4b38fa3332a6c1815aebe3576e7">More...</a><br /></td></tr>
<tr class="separator:ga5d2dc4b38fa3332a6c1815aebe3576e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ace26b8090ce18c8a7bea96ecdee0fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5ace26b8090ce18c8a7bea96ecdee0fd">MLockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga5ace26b8090ce18c8a7bea96ecdee0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several D-Cache lines specified by address in M-Mode.  <a href="#ga5ace26b8090ce18c8a7bea96ecdee0fd">More...</a><br /></td></tr>
<tr class="separator:ga5ace26b8090ce18c8a7bea96ecdee0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04a1564bd90165809036011a2039762"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad04a1564bd90165809036011a2039762">SLockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gad04a1564bd90165809036011a2039762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one D-Cache line specified by address in S-Mode.  <a href="#gad04a1564bd90165809036011a2039762">More...</a><br /></td></tr>
<tr class="separator:gad04a1564bd90165809036011a2039762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de7ab5e569e56c582a4e7eb0aca2a3b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga2de7ab5e569e56c582a4e7eb0aca2a3b">SLockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga2de7ab5e569e56c582a4e7eb0aca2a3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several D-Cache lines specified by address in S-Mode.  <a href="#ga2de7ab5e569e56c582a4e7eb0aca2a3b">More...</a><br /></td></tr>
<tr class="separator:ga2de7ab5e569e56c582a4e7eb0aca2a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20886a44092fc702c46eb569039c724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad20886a44092fc702c46eb569039c724">ULockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gad20886a44092fc702c46eb569039c724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock one D-Cache line specified by address in U-Mode.  <a href="#gad20886a44092fc702c46eb569039c724">More...</a><br /></td></tr>
<tr class="separator:gad20886a44092fc702c46eb569039c724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837ef5573c62e529c829d2b5889d11dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga837ef5573c62e529c829d2b5889d11dd">ULockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga837ef5573c62e529c829d2b5889d11dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock several D-Cache lines specified by address in U-Mode.  <a href="#ga837ef5573c62e529c829d2b5889d11dd">More...</a><br /></td></tr>
<tr class="separator:ga837ef5573c62e529c829d2b5889d11dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf20dd50e0bf64907c4b57217471062"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaecf20dd50e0bf64907c4b57217471062">MUnlockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gaecf20dd50e0bf64907c4b57217471062"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one D-Cache line specified by address in M-Mode.  <a href="#gaecf20dd50e0bf64907c4b57217471062">More...</a><br /></td></tr>
<tr class="separator:gaecf20dd50e0bf64907c4b57217471062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf20392aecb5c68913c6329e5d8e5f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5cf20392aecb5c68913c6329e5d8e5f8">MUnlockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga5cf20392aecb5c68913c6329e5d8e5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several D-Cache lines specified by address in M-Mode.  <a href="#ga5cf20392aecb5c68913c6329e5d8e5f8">More...</a><br /></td></tr>
<tr class="separator:ga5cf20392aecb5c68913c6329e5d8e5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7617b03b29b8002363779cf9801b25b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab7617b03b29b8002363779cf9801b25b">SUnlockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gab7617b03b29b8002363779cf9801b25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one D-Cache line specified by address in S-Mode.  <a href="#gab7617b03b29b8002363779cf9801b25b">More...</a><br /></td></tr>
<tr class="separator:gab7617b03b29b8002363779cf9801b25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95aa0a6868dfe1dd920c59de2a1b8d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gab95aa0a6868dfe1dd920c59de2a1b8d0">SUnlockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:gab95aa0a6868dfe1dd920c59de2a1b8d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several D-Cache lines specified by address in S-Mode.  <a href="#gab95aa0a6868dfe1dd920c59de2a1b8d0">More...</a><br /></td></tr>
<tr class="separator:gab95aa0a6868dfe1dd920c59de2a1b8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44d70b1250ef92db399f46119d783a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gae44d70b1250ef92db399f46119d783a4">UUnlockDCacheLine</a> (unsigned long addr)</td></tr>
<tr class="memdesc:gae44d70b1250ef92db399f46119d783a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock one D-Cache line specified by address in U-Mode.  <a href="#gae44d70b1250ef92db399f46119d783a4">More...</a><br /></td></tr>
<tr class="separator:gae44d70b1250ef92db399f46119d783a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1599397bb47af9542b9478a650f38f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga3c1599397bb47af9542b9478a650f38f">UUnlockDCacheLines</a> (unsigned long addr, unsigned long cnt)</td></tr>
<tr class="memdesc:ga3c1599397bb47af9542b9478a650f38f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unlock several D-Cache lines specified by address in U-Mode.  <a href="#ga3c1599397bb47af9542b9478a650f38f">More...</a><br /></td></tr>
<tr class="separator:ga3c1599397bb47af9542b9478a650f38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9b649b63f1853da9d45000de84d9abc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad9b649b63f1853da9d45000de84d9abc">MInvalDCache</a> (void)</td></tr>
<tr class="memdesc:gad9b649b63f1853da9d45000de84d9abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all D-Cache lines in M-Mode.  <a href="#gad9b649b63f1853da9d45000de84d9abc">More...</a><br /></td></tr>
<tr class="separator:gad9b649b63f1853da9d45000de84d9abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116d85ad3fcc4e9e80997f704e5d043a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga116d85ad3fcc4e9e80997f704e5d043a">SInvalDCache</a> (void)</td></tr>
<tr class="memdesc:ga116d85ad3fcc4e9e80997f704e5d043a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all D-Cache lines in S-Mode.  <a href="#ga116d85ad3fcc4e9e80997f704e5d043a">More...</a><br /></td></tr>
<tr class="separator:ga116d85ad3fcc4e9e80997f704e5d043a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e62828c92a3f299da5468bdd09ab16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gad9e62828c92a3f299da5468bdd09ab16">UInvalDCache</a> (void)</td></tr>
<tr class="memdesc:gad9e62828c92a3f299da5468bdd09ab16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate all D-Cache lines in U-Mode.  <a href="#gad9e62828c92a3f299da5468bdd09ab16">More...</a><br /></td></tr>
<tr class="separator:gad9e62828c92a3f299da5468bdd09ab16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8bcbc1416706a049aff497323118de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaba8bcbc1416706a049aff497323118de">MFlushDCache</a> (void)</td></tr>
<tr class="memdesc:gaba8bcbc1416706a049aff497323118de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all D-Cache lines in M-Mode.  <a href="#gaba8bcbc1416706a049aff497323118de">More...</a><br /></td></tr>
<tr class="separator:gaba8bcbc1416706a049aff497323118de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844d78b425b05a5f461562d7be9df715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga844d78b425b05a5f461562d7be9df715">SFlushDCache</a> (void)</td></tr>
<tr class="memdesc:ga844d78b425b05a5f461562d7be9df715"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all D-Cache lines in S-Mode.  <a href="#ga844d78b425b05a5f461562d7be9df715">More...</a><br /></td></tr>
<tr class="separator:ga844d78b425b05a5f461562d7be9df715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e90fc37ce51b5e6bbf5b75d4c604d94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga0e90fc37ce51b5e6bbf5b75d4c604d94">UFlushDCache</a> (void)</td></tr>
<tr class="memdesc:ga0e90fc37ce51b5e6bbf5b75d4c604d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush all D-Cache lines in U-Mode.  <a href="#ga0e90fc37ce51b5e6bbf5b75d4c604d94">More...</a><br /></td></tr>
<tr class="separator:ga0e90fc37ce51b5e6bbf5b75d4c604d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac1b0a2c6dab2434dfbf163f798e75c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#gaac1b0a2c6dab2434dfbf163f798e75c0">MFlushInvalDCache</a> (void)</td></tr>
<tr class="memdesc:gaac1b0a2c6dab2434dfbf163f798e75c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate all D-Cache lines in M-Mode.  <a href="#gaac1b0a2c6dab2434dfbf163f798e75c0">More...</a><br /></td></tr>
<tr class="separator:gaac1b0a2c6dab2434dfbf163f798e75c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f1ac4091f16fb18eca22ba850ad5ce9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga5f1ac4091f16fb18eca22ba850ad5ce9">SFlushInvalDCache</a> (void)</td></tr>
<tr class="memdesc:ga5f1ac4091f16fb18eca22ba850ad5ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate all D-Cache lines in S-Mode.  <a href="#ga5f1ac4091f16fb18eca22ba850ad5ce9">More...</a><br /></td></tr>
<tr class="separator:ga5f1ac4091f16fb18eca22ba850ad5ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0787776bb202ff85236210d47c3f3893"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__DCache.html#ga0787776bb202ff85236210d47c3f3893">UFlushInvalDCache</a> (void)</td></tr>
<tr class="memdesc:ga0787776bb202ff85236210d47c3f3893"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush and invalidate all D-Cache lines in U-Mode.  <a href="#ga0787776bb202ff85236210d47c3f3893">More...</a><br /></td></tr>
<tr class="separator:ga0787776bb202ff85236210d47c3f3893"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that configure Data Cache. </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gab30be00d8a0583adac5d786149db433f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab30be00d8a0583adac5d786149db433f">&#9670;&nbsp;</a></span>DisableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void DisableDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable DCache. </p>
<p>This function Disable D-Cache </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control D Cache enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__DCache.html#gaf90783ed69b3589cde6fe7dbabeb17c0">EnableDCache</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00612">612</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00395">__RV_CSR_CLEAR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00588">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00070">CSR_MCACHE_CTL_DE</a>.</p>
<div class="fragment"><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gaabaff1feb67c2351eb71e1b1c97565bf">CSR_MCACHE_CTL_DE</a>);</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00395">core_feature_base.h:395</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga6e79ed96b3346ea75923126b7c4d9d67"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a></div><div class="ttdeci">#define CSR_MCACHE_CTL</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00588">riscv_encoding.h:588</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gaabaff1feb67c2351eb71e1b1c97565bf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gaabaff1feb67c2351eb71e1b1c97565bf">CSR_MCACHE_CTL_DE</a></div><div class="ttdeci">#define CSR_MCACHE_CTL_DE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00070">riscv_encoding.h:70</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaf90783ed69b3589cde6fe7dbabeb17c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf90783ed69b3589cde6fe7dbabeb17c0">&#9670;&nbsp;</a></span>EnableDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void EnableDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable DCache. </p>
<p>This function enable D-Cache </p><dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>This <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a> register control D Cache enable. </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__DCache.html#gab30be00d8a0583adac5d786149db433f">DisableDCache</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00597">597</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00358">__RV_CSR_SET</a>, <a class="el" href="riscv__encoding_8h_source.html#l00588">CSR_MCACHE_CTL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00070">CSR_MCACHE_CTL_DE</a>.</p>
<div class="fragment"><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;{</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a>, <a class="code" href="group__NMSIS__Core__CSR__Encoding.html#gaabaff1feb67c2351eb71e1b1c97565bf">CSR_MCACHE_CTL_DE</a>);</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga6e79ed96b3346ea75923126b7c4d9d67"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga6e79ed96b3346ea75923126b7c4d9d67">CSR_MCACHE_CTL</a></div><div class="ttdeci">#define CSR_MCACHE_CTL</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00588">riscv_encoding.h:588</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00358">core_feature_base.h:358</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Encoding_html_gaabaff1feb67c2351eb71e1b1c97565bf"><div class="ttname"><a href="group__NMSIS__Core__CSR__Encoding.html#gaabaff1feb67c2351eb71e1b1c97565bf">CSR_MCACHE_CTL_DE</a></div><div class="ttdeci">#define CSR_MCACHE_CTL_DE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00070">riscv_encoding.h:70</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaba8bcbc1416706a049aff497323118de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba8bcbc1416706a049aff497323118de">&#9670;&nbsp;</a></span>MFlushDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all D-Cache lines in M-Mode. </p>
<p>This function flush all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01246">1246</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;{</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a>);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a></div><div class="ttdoc">Flush all the valid and dirty D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00083">core_feature_cache.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6e607ebf23f9df13ac604418ea9332f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e607ebf23f9df13ac604418ea9332f4">&#9670;&nbsp;</a></span>MFlushDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush one D-Cache line specified by address in M-Mode. </p>
<p>This function flush one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00740">740</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00078">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;{</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00078">core_feature_cache.h:78</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga98d1ed59634ce2ac7618738002d446ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98d1ed59634ce2ac7618738002d446ec">&#9670;&nbsp;</a></span>MFlushDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush several D-Cache lines specified by address in M-Mode. </p>
<p>This function flush several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00757">757</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00078">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;{</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        }</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00078">core_feature_cache.h:78</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaac1b0a2c6dab2434dfbf163f798e75c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac1b0a2c6dab2434dfbf163f798e75c0">&#9670;&nbsp;</a></span>MFlushInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate all D-Cache lines in M-Mode. </p>
<p>This function flush and invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and locked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01288">1288</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_WBINVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;{</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a>);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a></div><div class="ttdoc">Unlock and flush and invalidate all the valid and dirty D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00082">core_feature_cache.h:82</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad2b9184fe3f7e4d846cf472c32307aff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b9184fe3f7e4d846cf472c32307aff">&#9670;&nbsp;</a></span>MFlushInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate one D-Cache line specified by address in M-Mode. </p>
<p>This function flush and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00851">851</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00079">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;{</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00079">core_feature_cache.h:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga526942458f908c5b61c2d80f7cd45959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga526942458f908c5b61c2d80f7cd45959">&#9670;&nbsp;</a></span>MFlushInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MFlushInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate several D-Cache lines specified by address in M-Mode. </p>
<p>This function flush and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00868">868</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00079">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        }</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00079">core_feature_cache.h:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad9b649b63f1853da9d45000de84d9abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9b649b63f1853da9d45000de84d9abc">&#9670;&nbsp;</a></span>MInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all D-Cache lines in M-Mode. </p>
<p>This function invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01202">1202</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_INVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a>);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a></div><div class="ttdoc">Unlock and invalidate all the D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00084">core_feature_cache.h:84</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab05ba668569d965974d7e4dd7979fdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab05ba668569d965974d7e4dd7979fdb2">&#9670;&nbsp;</a></span>MInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one D-Cache line specified by address in M-Mode. </p>
<p>This function unlock and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00627">627</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00077">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;{</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00077">core_feature_cache.h:77</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga342c670814a4aaced4e1d4aa6fe1d467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga342c670814a4aaced4e1d4aa6fe1d467">&#9670;&nbsp;</a></span>MInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several D-Cache lines specified by address in M-Mode. </p>
<p>This function unlock and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00644">644</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00077">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;{</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        }</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    }</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00077">core_feature_cache.h:77</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5d2dc4b38fa3332a6c1815aebe3576e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d2dc4b38fa3332a6c1815aebe3576e7">&#9670;&nbsp;</a></span>MLockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long MLockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one D-Cache line specified by address in M-Mode. </p>
<p>This function lock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00963">963</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00303">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00080">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00617">CSR_CCM_MDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;{</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a>);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga68f7537cd8e79434b1a191053d09d5f7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a></div><div class="ttdeci">#define CSR_CCM_MDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00617">riscv_encoding.h:617</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00080">core_feature_cache.h:80</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5ace26b8090ce18c8a7bea96ecdee0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ace26b8090ce18c8a7bea96ecdee0fd">&#9670;&nbsp;</a></span>MLockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long MLockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several D-Cache lines specified by address in M-Mode. </p>
<p>This function lock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00982">982</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00303">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00080">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00617">CSR_CCM_MDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        }</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a>);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    }</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga68f7537cd8e79434b1a191053d09d5f7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga68f7537cd8e79434b1a191053d09d5f7">CSR_CCM_MDATA</a></div><div class="ttdeci">#define CSR_CCM_MDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00617">riscv_encoding.h:617</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00080">core_feature_cache.h:80</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaecf20dd50e0bf64907c4b57217471062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecf20dd50e0bf64907c4b57217471062">&#9670;&nbsp;</a></span>MUnlockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MUnlockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one D-Cache line specified by address in M-Mode. </p>
<p>This function unlock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01091">1091</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00081">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;{</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00081">core_feature_cache.h:81</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5cf20392aecb5c68913c6329e5d8e5f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cf20392aecb5c68913c6329e5d8e5f8">&#9670;&nbsp;</a></span>MUnlockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void MUnlockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several D-Cache lines specified by address in M-Mode. </p>
<p>This function unlock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01108">1108</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00081">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00615">CSR_CCM_MBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00616">CSR_CCM_MCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;{</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a>, addr);</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        }</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    }</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga09b6c06fdc71424566c30bad5470c0c1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_MCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00616">riscv_encoding.h:616</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00081">core_feature_cache.h:81</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga4faa0c15728837765ec9aaf28f14c09b"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4faa0c15728837765ec9aaf28f14c09b">CSR_CCM_MBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_MBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00615">riscv_encoding.h:615</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga844d78b425b05a5f461562d7be9df715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga844d78b425b05a5f461562d7be9df715">&#9670;&nbsp;</a></span>SFlushDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all D-Cache lines in S-Mode. </p>
<p>This function flush all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01260">1260</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a>);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a></div><div class="ttdoc">Flush all the valid and dirty D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00083">core_feature_cache.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6a5d6a194b8a8248c005fed0f2e3ddba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a5d6a194b8a8248c005fed0f2e3ddba">&#9670;&nbsp;</a></span>SFlushDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush one D-Cache line specified by address in S-Mode. </p>
<p>This function flush one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00777">777</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00078">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;{</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00078">core_feature_cache.h:78</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaa490832ced9c60c8cc6afb1e274bb739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa490832ced9c60c8cc6afb1e274bb739">&#9670;&nbsp;</a></span>SFlushDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush several D-Cache lines specified by address in S-Mode. </p>
<p>This function flush several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00794">794</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00078">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;{</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;        }</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    }</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00078">core_feature_cache.h:78</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga5f1ac4091f16fb18eca22ba850ad5ce9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f1ac4091f16fb18eca22ba850ad5ce9">&#9670;&nbsp;</a></span>SFlushInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate all D-Cache lines in S-Mode. </p>
<p>This function flush and invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and locked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01302">1302</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_WBINVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;{</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a>);</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a></div><div class="ttdoc">Unlock and flush and invalidate all the valid and dirty D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00082">core_feature_cache.h:82</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaad6d3fab91ac85ab5c5ebe5fb3f31e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad6d3fab91ac85ab5c5ebe5fb3f31e9b">&#9670;&nbsp;</a></span>SFlushInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate one D-Cache line specified by address in S-Mode. </p>
<p>This function flush and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00888">888</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00079">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;{</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00079">core_feature_cache.h:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga6acb999cfbe40be946c53ec654cdf675"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6acb999cfbe40be946c53ec654cdf675">&#9670;&nbsp;</a></span>SFlushInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SFlushInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate several D-Cache lines specified by address in S-Mode. </p>
<p>This function flush and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00905">905</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00079">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;{</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;        }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    }</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00079">core_feature_cache.h:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga116d85ad3fcc4e9e80997f704e5d043a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga116d85ad3fcc4e9e80997f704e5d043a">&#9670;&nbsp;</a></span>SInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all D-Cache lines in S-Mode. </p>
<p>This function invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01216">1216</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_INVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a>);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a></div><div class="ttdoc">Unlock and invalidate all the D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00084">core_feature_cache.h:84</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0fcf63354c7b35c45ec97a99455266a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fcf63354c7b35c45ec97a99455266a6">&#9670;&nbsp;</a></span>SInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one D-Cache line specified by address in S-Mode. </p>
<p>This function unlock and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga09b6c06fdc71424566c30bad5470c0c1">CSR_CCM_MCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00665">665</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00077">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00077">core_feature_cache.h:77</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gabccfe988e87de3ba1a0db134a2d5647b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabccfe988e87de3ba1a0db134a2d5647b">&#9670;&nbsp;</a></span>SInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several D-Cache lines specified by address in S-Mode. </p>
<p>This function unlock and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00682">682</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00077">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;{</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        }</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    }</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00077">core_feature_cache.h:77</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad04a1564bd90165809036011a2039762"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04a1564bd90165809036011a2039762">&#9670;&nbsp;</a></span>SLockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long SLockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one D-Cache line specified by address in S-Mode. </p>
<p>This function lock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01006">1006</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00303">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00080">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00621">CSR_CCM_SDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a>);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00080">core_feature_cache.h:80</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga58c7d8ca64fe96544d85e57f4b6a3bca"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a></div><div class="ttdeci">#define CSR_CCM_SDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00621">riscv_encoding.h:621</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga2de7ab5e569e56c582a4e7eb0aca2a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de7ab5e569e56c582a4e7eb0aca2a3b">&#9670;&nbsp;</a></span>SLockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long SLockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several D-Cache lines specified by address in S-Mode. </p>
<p>This function lock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01025">1025</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00303">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00080">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00621">CSR_CCM_SDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;{</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a>);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    }</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00080">core_feature_cache.h:80</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga58c7d8ca64fe96544d85e57f4b6a3bca"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga58c7d8ca64fe96544d85e57f4b6a3bca">CSR_CCM_SDATA</a></div><div class="ttdeci">#define CSR_CCM_SDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00621">riscv_encoding.h:621</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab7617b03b29b8002363779cf9801b25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7617b03b29b8002363779cf9801b25b">&#9670;&nbsp;</a></span>SUnlockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SUnlockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one D-Cache line specified by address in S-Mode. </p>
<p>This function unlock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01128">1128</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00081">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;{</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00081">core_feature_cache.h:81</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab95aa0a6868dfe1dd920c59de2a1b8d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab95aa0a6868dfe1dd920c59de2a1b8d0">&#9670;&nbsp;</a></span>SUnlockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void SUnlockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several D-Cache lines specified by address in S-Mode. </p>
<p>This function unlock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01145">1145</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00081">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00619">CSR_CCM_SBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00620">CSR_CCM_SCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;{</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a>, addr);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        }</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    }</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga19b9cf123424b131c5ba30946c54c2fd"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga19b9cf123424b131c5ba30946c54c2fd">CSR_CCM_SCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_SCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00620">riscv_encoding.h:620</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gab508f4dfbd649a25f7eaa8ac5b88a8c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab508f4dfbd649a25f7eaa8ac5b88a8c0">CSR_CCM_SBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_SBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00619">riscv_encoding.h:619</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00081">core_feature_cache.h:81</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0e90fc37ce51b5e6bbf5b75d4c604d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e90fc37ce51b5e6bbf5b75d4c604d94">&#9670;&nbsp;</a></span>UFlushDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush all D-Cache lines in U-Mode. </p>
<p>This function flush all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01274">1274</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00083">CCM_DC_WB_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;{</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a>);</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a7f03de0ee7e6edd2a27f6987448ed6e1">CCM_DC_WB_ALL</a></div><div class="ttdoc">Flush all the valid and dirty D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00083">core_feature_cache.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gab82f762a057b37fbafe323471d229c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab82f762a057b37fbafe323471d229c85">&#9670;&nbsp;</a></span>UFlushDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush one D-Cache line specified by address in U-Mode. </p>
<p>This function flush one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00814">814</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00078">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;{</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00078">core_feature_cache.h:78</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac5233b35e7e33e42e5e45fe1dbdac8c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5233b35e7e33e42e5e45fe1dbdac8c8">&#9670;&nbsp;</a></span>UFlushDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush several D-Cache lines specified by address in U-Mode. </p>
<p>This function flush several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00831">831</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00078">CCM_DC_WB</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;{</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a>);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    }</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a0d26a5a595c08481572223f9cec83b78">CCM_DC_WB</a></div><div class="ttdoc">Flush the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00078">core_feature_cache.h:78</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0787776bb202ff85236210d47c3f3893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0787776bb202ff85236210d47c3f3893">&#9670;&nbsp;</a></span>UFlushInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate all D-Cache lines in U-Mode. </p>
<p>This function flush and invalidate all D-Cache lines. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and locked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01316">1316</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00082">CCM_DC_WBINVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;{</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a>);</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9acfd9513f7bfd48fbe76fe402f11e3587">CCM_DC_WBINVAL_ALL</a></div><div class="ttdoc">Unlock and flush and invalidate all the valid and dirty D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00082">core_feature_cache.h:82</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga531c9b3fe73c04f4ed471ac5e09e16c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga531c9b3fe73c04f4ed471ac5e09e16c6">&#9670;&nbsp;</a></span>UFlushInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate one D-Cache line specified by address in U-Mode. </p>
<p>This function flush and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00925">925</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00079">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00079">core_feature_cache.h:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga54f2cea8854f1d1d8d377ce458e07765"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54f2cea8854f1d1d8d377ce458e07765">&#9670;&nbsp;</a></span>UFlushInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UFlushInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush and invalidate several D-Cache lines specified by address in U-Mode. </p>
<p>This function flush and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be flushed and invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be flushed and invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00942">942</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00079">CCM_DC_WBINVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;{</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a>);</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        }</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a4057c388582334b258d01660940d89b2">CCM_DC_WBINVAL</a></div><div class="ttdoc">Unlock, flush and invalidate the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00079">core_feature_cache.h:79</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad9e62828c92a3f299da5468bdd09ab16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad9e62828c92a3f299da5468bdd09ab16">&#9670;&nbsp;</a></span>UInvalDCache()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalDCache </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate all D-Cache lines in U-Mode. </p>
<p>This function invalidate all D-Cache lines. In U-Mode, this operation will be automatically translated to flush and invalidate operations by hardware. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01232">1232</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00084">CCM_DC_INVAL_ALL</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;{</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a>);</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9abd763964dd26d5b6ca522245cf9b62d6">CCM_DC_INVAL_ALL</a></div><div class="ttdoc">Unlock and invalidate all the D-Cache lines. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00084">core_feature_cache.h:84</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaea171eac132f42366234f65cd3023480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea171eac132f42366234f65cd3023480">&#9670;&nbsp;</a></span>UInvalDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate one D-Cache line specified by address in U-Mode. </p>
<p>This function unlock and invalidate one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00703">703</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00077">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00077">core_feature_cache.h:77</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gac616f2d955d1e1db8699f70304057199"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac616f2d955d1e1db8699f70304057199">&#9670;&nbsp;</a></span>UInvalDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UInvalDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalidate several D-Cache lines specified by address in U-Mode. </p>
<p>This function unlock and invalidate several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be invalidated </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be invalidated </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l00720">720</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00077">CCM_DC_INVAL</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;{</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a>);</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        }</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    }</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a1a132c4125ce2c5028ab7e8d1226cc37">CCM_DC_INVAL</a></div><div class="ttdoc">Unlock and invalidate D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00077">core_feature_cache.h:77</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gad20886a44092fc702c46eb569039c724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad20886a44092fc702c46eb569039c724">&#9670;&nbsp;</a></span>ULockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long ULockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock one D-Cache line specified by address in U-Mode. </p>
<p>This function lock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01049">1049</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00303">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00080">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00624">CSR_CCM_UDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;{</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a>);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gad18936febc391b50b6ba078eb605758e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a></div><div class="ttdeci">#define CSR_CCM_UDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00624">riscv_encoding.h:624</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00080">core_feature_cache.h:80</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga837ef5573c62e529c829d2b5889d11dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga837ef5573c62e529c829d2b5889d11dd">&#9670;&nbsp;</a></span>ULockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> unsigned long ULockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock several D-Cache lines specified by address in U-Mode. </p>
<p>This function lock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be locked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be locked </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>result of CCM lock operation, see enum CCM_OP_FINFO </dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01068">1068</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00303">__RV_CSR_READ</a>, <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00080">CCM_DC_LOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00624">CSR_CCM_UDATA</a>.</p>
<div class="fragment"><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;{</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a>);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;        }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a>);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    }</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00303">core_feature_base.h:303</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gad18936febc391b50b6ba078eb605758e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gad18936febc391b50b6ba078eb605758e">CSR_CCM_UDATA</a></div><div class="ttdeci">#define CSR_CCM_UDATA</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00624">riscv_encoding.h:624</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9a5586e7c5834863e66ab44936e8d6b986">CCM_DC_LOCK</a></div><div class="ttdoc">Lock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00080">core_feature_cache.h:80</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gae44d70b1250ef92db399f46119d783a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae44d70b1250ef92db399f46119d783a4">&#9670;&nbsp;</a></span>UUnlockDCacheLine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UUnlockDCacheLine </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock one D-Cache line specified by address in U-Mode. </p>
<p>This function unlock one D-Cache line specified by the address. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01165">1165</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00081">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;{</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00081">core_feature_cache.h:81</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga3c1599397bb47af9542b9478a650f38f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c1599397bb47af9542b9478a650f38f">&#9670;&nbsp;</a></span>UUnlockDCacheLines()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void UUnlockDCacheLines </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>cnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unlock several D-Cache lines specified by address in U-Mode. </p>
<p>This function unlock several D-Cache lines specified by the address and line count. Command <a class="el" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a> is written to CSR <a class="el" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>. </p><dl class="section remark"><dt>Remarks</dt><dd>This function must be executed in M/S/U-Mode only. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">addr</td><td>start address to be unlocked </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cnt</td><td>count of cache lines to be unlocked </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="core__feature__cache_8h_source.html#l01182">1182</a> of file <a class="el" href="core__feature__cache_8h_source.html">core_feature_cache.h</a>.</p>

<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00321">__RV_CSR_WRITE</a>, <a class="el" href="core__feature__cache_8h_source.html#l00081">CCM_DC_UNLOCK</a>, <a class="el" href="riscv__encoding_8h_source.html#l00622">CSR_CCM_UBEGINADDR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l00623">CSR_CCM_UCOMMAND</a>.</p>
<div class="fragment"><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;{</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">if</span> (cnt &gt; 0) {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> i;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;        <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a>, addr);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;        <span class="keywordflow">for</span> (i = 0; i &lt; cnt; i++) {</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;            <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a>, <a class="code" href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a>);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;        }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    }</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_gaca251c4a3f81dd257831ac6407088e52"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaca251c4a3f81dd257831ac6407088e52">CSR_CCM_UBEGINADDR</a></div><div class="ttdeci">#define CSR_CCM_UBEGINADDR</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00622">riscv_encoding.h:622</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00321">core_feature_base.h:321</a></div></div>
<div class="ttc" id="group__NMSIS__Core__CSR__Registers_html_ga53c64245d173eed1d1622cfac509ff60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga53c64245d173eed1d1622cfac509ff60">CSR_CCM_UCOMMAND</a></div><div class="ttdeci">#define CSR_CCM_UCOMMAND</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l00623">riscv_encoding.h:623</a></div></div>
<div class="ttc" id="group__NMSIS__Core__Cache_html_gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41"><div class="ttname"><a href="group__NMSIS__Core__Cache.html#gga700ee5ca80d2777b38c6d8c963e4e5a9ade24a5dd44a827e65d197e0ba9fc1f41">CCM_DC_UNLOCK</a></div><div class="ttdoc">Unlock the specific D-Cache line specified by CSR CCM_XBEGINADDR. </div><div class="ttdef"><b>Definition:</b> <a href="core__feature__cache_8h_source.html#l00081">core_feature_cache.h:81</a></div></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Aug 5 2021 10:52:52 for NMSIS-Core by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
