Preventing STT-RAM Last-Level Caches from Port Obstruction