#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b1416243f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001b141711a60_0 .net "PC", 31 0, v000001b141708f70_0;  1 drivers
v000001b141710e80_0 .var "clk", 0 0;
v000001b141711b00_0 .net "clkout", 0 0, L_000001b141713a40;  1 drivers
v000001b141710f20_0 .net "cycles_consumed", 31 0, v000001b141712320_0;  1 drivers
v000001b141712000_0 .var "rst", 0 0;
S_000001b1415c62a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001b1416243f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001b14163f560 .param/l "RType" 0 4 2, C4<000000>;
P_000001b14163f598 .param/l "add" 0 4 5, C4<100000>;
P_000001b14163f5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b14163f608 .param/l "addu" 0 4 5, C4<100001>;
P_000001b14163f640 .param/l "and_" 0 4 5, C4<100100>;
P_000001b14163f678 .param/l "andi" 0 4 8, C4<001100>;
P_000001b14163f6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b14163f6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b14163f720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b14163f758 .param/l "j" 0 4 12, C4<000010>;
P_000001b14163f790 .param/l "jal" 0 4 12, C4<000011>;
P_000001b14163f7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b14163f800 .param/l "lw" 0 4 8, C4<100011>;
P_000001b14163f838 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b14163f870 .param/l "or_" 0 4 5, C4<100101>;
P_000001b14163f8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b14163f8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b14163f918 .param/l "sll" 0 4 6, C4<000000>;
P_000001b14163f950 .param/l "slt" 0 4 5, C4<101010>;
P_000001b14163f988 .param/l "slti" 0 4 8, C4<101010>;
P_000001b14163f9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b14163f9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001b14163fa30 .param/l "subu" 0 4 5, C4<100011>;
P_000001b14163fa68 .param/l "sw" 0 4 8, C4<101011>;
P_000001b14163faa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b14163fad8 .param/l "xori" 0 4 8, C4<001110>;
L_000001b141713650 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b1417138f0 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b1417136c0 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b141713b90 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b141712e00 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b1417133b0 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b141712f50 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b141713730 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b141713a40 .functor OR 1, v000001b141710e80_0, v000001b141629dd0_0, C4<0>, C4<0>;
L_000001b141712cb0 .functor OR 1, L_000001b14175d3f0, L_000001b14175da30, C4<0>, C4<0>;
L_000001b1417132d0 .functor AND 1, L_000001b14175c4f0, L_000001b14175d710, C4<1>, C4<1>;
L_000001b141713180 .functor NOT 1, v000001b141712000_0, C4<0>, C4<0>, C4<0>;
L_000001b141713880 .functor OR 1, L_000001b14175c270, L_000001b14175cb30, C4<0>, C4<0>;
L_000001b141712e70 .functor OR 1, L_000001b141713880, L_000001b14175bf50, C4<0>, C4<0>;
L_000001b141713340 .functor OR 1, L_000001b14175c590, L_000001b14176e510, C4<0>, C4<0>;
L_000001b141713570 .functor AND 1, L_000001b14175c450, L_000001b141713340, C4<1>, C4<1>;
L_000001b1417139d0 .functor OR 1, L_000001b14176edd0, L_000001b14176e970, C4<0>, C4<0>;
L_000001b141712d20 .functor AND 1, L_000001b14176e470, L_000001b1417139d0, C4<1>, C4<1>;
L_000001b141713260 .functor NOT 1, L_000001b141713a40, C4<0>, C4<0>, C4<0>;
v000001b14170a410_0 .net "ALUOp", 3 0, v000001b14162a230_0;  1 drivers
v000001b141708890_0 .net "ALUResult", 31 0, v000001b141709510_0;  1 drivers
v000001b141708bb0_0 .net "ALUSrc", 0 0, v000001b141629d30_0;  1 drivers
v000001b14165d140_0 .net "ALUin2", 31 0, L_000001b14176df70;  1 drivers
v000001b14165d820_0 .net "MemReadEn", 0 0, v000001b14162a4b0_0;  1 drivers
v000001b14165bde0_0 .net "MemWriteEn", 0 0, v000001b14162ad70_0;  1 drivers
v000001b14165ce20_0 .net "MemtoReg", 0 0, v000001b14162b3b0_0;  1 drivers
v000001b14165cba0_0 .net "PC", 31 0, v000001b141708f70_0;  alias, 1 drivers
v000001b14165cd80_0 .net "PCPlus1", 31 0, L_000001b14175c770;  1 drivers
v000001b14165c060_0 .net "PCsrc", 0 0, v000001b141709650_0;  1 drivers
v000001b14165d500_0 .net "RegDst", 0 0, v000001b14162a690_0;  1 drivers
v000001b14165bf20_0 .net "RegWriteEn", 0 0, v000001b141629650_0;  1 drivers
v000001b14165be80_0 .net "WriteRegister", 4 0, L_000001b14175cf90;  1 drivers
v000001b14165d1e0_0 .net *"_ivl_0", 0 0, L_000001b141713650;  1 drivers
L_000001b141713cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b14165d280_0 .net/2u *"_ivl_10", 4 0, L_000001b141713cc0;  1 drivers
L_000001b1417140b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165d320_0 .net *"_ivl_101", 15 0, L_000001b1417140b0;  1 drivers
v000001b14165c7e0_0 .net *"_ivl_102", 31 0, L_000001b14175d7b0;  1 drivers
L_000001b1417140f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165ca60_0 .net *"_ivl_105", 25 0, L_000001b1417140f8;  1 drivers
L_000001b141714140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165c2e0_0 .net/2u *"_ivl_106", 31 0, L_000001b141714140;  1 drivers
v000001b14165d6e0_0 .net *"_ivl_108", 0 0, L_000001b14175c4f0;  1 drivers
L_000001b141714188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001b14165c380_0 .net/2u *"_ivl_110", 5 0, L_000001b141714188;  1 drivers
v000001b14165c920_0 .net *"_ivl_112", 0 0, L_000001b14175d710;  1 drivers
v000001b14165c420_0 .net *"_ivl_115", 0 0, L_000001b1417132d0;  1 drivers
v000001b14165c1a0_0 .net *"_ivl_116", 47 0, L_000001b14175d490;  1 drivers
L_000001b1417141d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165c560_0 .net *"_ivl_119", 15 0, L_000001b1417141d0;  1 drivers
L_000001b141713d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b14165cf60_0 .net/2u *"_ivl_12", 5 0, L_000001b141713d08;  1 drivers
v000001b14165d3c0_0 .net *"_ivl_120", 47 0, L_000001b14175d030;  1 drivers
L_000001b141714218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165bca0_0 .net *"_ivl_123", 15 0, L_000001b141714218;  1 drivers
v000001b14165c100_0 .net *"_ivl_125", 0 0, L_000001b14175c1d0;  1 drivers
v000001b14165d8c0_0 .net *"_ivl_126", 31 0, L_000001b14175bd70;  1 drivers
v000001b14165cec0_0 .net *"_ivl_128", 47 0, L_000001b14175c090;  1 drivers
v000001b14165d5a0_0 .net *"_ivl_130", 47 0, L_000001b14175beb0;  1 drivers
v000001b14165c240_0 .net *"_ivl_132", 47 0, L_000001b14175c630;  1 drivers
v000001b14165cc40_0 .net *"_ivl_134", 47 0, L_000001b14175c6d0;  1 drivers
v000001b14165bfc0_0 .net *"_ivl_14", 0 0, L_000001b141710d40;  1 drivers
v000001b14165d960_0 .net *"_ivl_140", 0 0, L_000001b141713180;  1 drivers
L_000001b1417142a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165da00_0 .net/2u *"_ivl_142", 31 0, L_000001b1417142a8;  1 drivers
L_000001b141714380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001b14165c4c0_0 .net/2u *"_ivl_146", 5 0, L_000001b141714380;  1 drivers
v000001b14165cce0_0 .net *"_ivl_148", 0 0, L_000001b14175c270;  1 drivers
L_000001b1417143c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001b14165d0a0_0 .net/2u *"_ivl_150", 5 0, L_000001b1417143c8;  1 drivers
v000001b14165d000_0 .net *"_ivl_152", 0 0, L_000001b14175cb30;  1 drivers
v000001b14165d460_0 .net *"_ivl_155", 0 0, L_000001b141713880;  1 drivers
L_000001b141714410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001b14165d640_0 .net/2u *"_ivl_156", 5 0, L_000001b141714410;  1 drivers
v000001b14165c880_0 .net *"_ivl_158", 0 0, L_000001b14175bf50;  1 drivers
L_000001b141713d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001b14165d780_0 .net/2u *"_ivl_16", 4 0, L_000001b141713d50;  1 drivers
v000001b14165c6a0_0 .net *"_ivl_161", 0 0, L_000001b141712e70;  1 drivers
L_000001b141714458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165cb00_0 .net/2u *"_ivl_162", 15 0, L_000001b141714458;  1 drivers
v000001b14165c600_0 .net *"_ivl_164", 31 0, L_000001b14175d170;  1 drivers
v000001b14165daa0_0 .net *"_ivl_167", 0 0, L_000001b14175d5d0;  1 drivers
v000001b14165c740_0 .net *"_ivl_168", 15 0, L_000001b14175d850;  1 drivers
v000001b14165c9c0_0 .net *"_ivl_170", 31 0, L_000001b14175bff0;  1 drivers
v000001b14165bc00_0 .net *"_ivl_174", 31 0, L_000001b14175d8f0;  1 drivers
L_000001b1417144a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14165bd40_0 .net *"_ivl_177", 25 0, L_000001b1417144a0;  1 drivers
L_000001b1417144e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14170edd0_0 .net/2u *"_ivl_178", 31 0, L_000001b1417144e8;  1 drivers
v000001b14170fff0_0 .net *"_ivl_180", 0 0, L_000001b14175c450;  1 drivers
L_000001b141714530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b14170f910_0 .net/2u *"_ivl_182", 5 0, L_000001b141714530;  1 drivers
v000001b141710a90_0 .net *"_ivl_184", 0 0, L_000001b14175c590;  1 drivers
L_000001b141714578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b14170f050_0 .net/2u *"_ivl_186", 5 0, L_000001b141714578;  1 drivers
v000001b1417109f0_0 .net *"_ivl_188", 0 0, L_000001b14176e510;  1 drivers
v000001b14170ef10_0 .net *"_ivl_19", 4 0, L_000001b1417128c0;  1 drivers
v000001b14170fcd0_0 .net *"_ivl_191", 0 0, L_000001b141713340;  1 drivers
v000001b141710130_0 .net *"_ivl_193", 0 0, L_000001b141713570;  1 drivers
L_000001b1417145c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b14170f0f0_0 .net/2u *"_ivl_194", 5 0, L_000001b1417145c0;  1 drivers
v000001b14170fd70_0 .net *"_ivl_196", 0 0, L_000001b14176e8d0;  1 drivers
L_000001b141714608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b14170fe10_0 .net/2u *"_ivl_198", 31 0, L_000001b141714608;  1 drivers
L_000001b141713c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b14170f870_0 .net/2u *"_ivl_2", 5 0, L_000001b141713c78;  1 drivers
v000001b14170feb0_0 .net *"_ivl_20", 4 0, L_000001b141711880;  1 drivers
v000001b1417101d0_0 .net *"_ivl_200", 31 0, L_000001b14176ef10;  1 drivers
v000001b14170f7d0_0 .net *"_ivl_204", 31 0, L_000001b14176e010;  1 drivers
L_000001b141714650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b1417103b0_0 .net *"_ivl_207", 25 0, L_000001b141714650;  1 drivers
L_000001b141714698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b141710950_0 .net/2u *"_ivl_208", 31 0, L_000001b141714698;  1 drivers
v000001b141710b30_0 .net *"_ivl_210", 0 0, L_000001b14176e470;  1 drivers
L_000001b1417146e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b14170efb0_0 .net/2u *"_ivl_212", 5 0, L_000001b1417146e0;  1 drivers
v000001b14170f190_0 .net *"_ivl_214", 0 0, L_000001b14176edd0;  1 drivers
L_000001b141714728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b14170f230_0 .net/2u *"_ivl_216", 5 0, L_000001b141714728;  1 drivers
v000001b141710090_0 .net *"_ivl_218", 0 0, L_000001b14176e970;  1 drivers
v000001b141710770_0 .net *"_ivl_221", 0 0, L_000001b1417139d0;  1 drivers
v000001b14170fc30_0 .net *"_ivl_223", 0 0, L_000001b141712d20;  1 drivers
L_000001b141714770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b141710310_0 .net/2u *"_ivl_224", 5 0, L_000001b141714770;  1 drivers
v000001b14170f4b0_0 .net *"_ivl_226", 0 0, L_000001b14176f050;  1 drivers
v000001b14170ff50_0 .net *"_ivl_228", 31 0, L_000001b14176e5b0;  1 drivers
v000001b141710630_0 .net *"_ivl_24", 0 0, L_000001b1417136c0;  1 drivers
L_000001b141713d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b1417106d0_0 .net/2u *"_ivl_26", 4 0, L_000001b141713d98;  1 drivers
v000001b141710270_0 .net *"_ivl_29", 4 0, L_000001b141711ba0;  1 drivers
v000001b141710810_0 .net *"_ivl_32", 0 0, L_000001b141713b90;  1 drivers
L_000001b141713de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001b141710450_0 .net/2u *"_ivl_34", 4 0, L_000001b141713de0;  1 drivers
v000001b1417104f0_0 .net *"_ivl_37", 4 0, L_000001b141711c40;  1 drivers
v000001b14170f550_0 .net *"_ivl_40", 0 0, L_000001b141712e00;  1 drivers
L_000001b141713e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14170f2d0_0 .net/2u *"_ivl_42", 15 0, L_000001b141713e28;  1 drivers
v000001b141710590_0 .net *"_ivl_45", 15 0, L_000001b14175d350;  1 drivers
v000001b14170f690_0 .net *"_ivl_48", 0 0, L_000001b1417133b0;  1 drivers
v000001b14170ec90_0 .net *"_ivl_5", 5 0, L_000001b141711420;  1 drivers
L_000001b141713e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14170fa50_0 .net/2u *"_ivl_50", 36 0, L_000001b141713e70;  1 drivers
L_000001b141713eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14170f370_0 .net/2u *"_ivl_52", 31 0, L_000001b141713eb8;  1 drivers
v000001b14170f410_0 .net *"_ivl_55", 4 0, L_000001b14175c3b0;  1 drivers
v000001b14170f5f0_0 .net *"_ivl_56", 36 0, L_000001b14175c9f0;  1 drivers
v000001b1417108b0_0 .net *"_ivl_58", 36 0, L_000001b14175c810;  1 drivers
v000001b14170ed30_0 .net *"_ivl_62", 0 0, L_000001b141712f50;  1 drivers
L_000001b141713f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001b14170ee70_0 .net/2u *"_ivl_64", 5 0, L_000001b141713f00;  1 drivers
v000001b14170f730_0 .net *"_ivl_67", 5 0, L_000001b14175d990;  1 drivers
v000001b14170f9b0_0 .net *"_ivl_70", 0 0, L_000001b141713730;  1 drivers
L_000001b141713f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14170faf0_0 .net/2u *"_ivl_72", 57 0, L_000001b141713f48;  1 drivers
L_000001b141713f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b14170fb90_0 .net/2u *"_ivl_74", 31 0, L_000001b141713f90;  1 drivers
v000001b141711ec0_0 .net *"_ivl_77", 25 0, L_000001b14175dad0;  1 drivers
v000001b141712aa0_0 .net *"_ivl_78", 57 0, L_000001b14175db70;  1 drivers
v000001b141712280_0 .net *"_ivl_8", 0 0, L_000001b1417138f0;  1 drivers
v000001b141711920_0 .net *"_ivl_80", 57 0, L_000001b14175cd10;  1 drivers
L_000001b141713fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b141711e20_0 .net/2u *"_ivl_84", 31 0, L_000001b141713fd8;  1 drivers
L_000001b141714020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001b141710de0_0 .net/2u *"_ivl_88", 5 0, L_000001b141714020;  1 drivers
v000001b141711560_0 .net *"_ivl_90", 0 0, L_000001b14175d3f0;  1 drivers
L_000001b141714068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001b141711060_0 .net/2u *"_ivl_92", 5 0, L_000001b141714068;  1 drivers
v000001b1417114c0_0 .net *"_ivl_94", 0 0, L_000001b14175da30;  1 drivers
v000001b1417117e0_0 .net *"_ivl_97", 0 0, L_000001b141712cb0;  1 drivers
v000001b1417120a0_0 .net *"_ivl_98", 47 0, L_000001b14175ce50;  1 drivers
v000001b1417111a0_0 .net "adderResult", 31 0, L_000001b14175cbd0;  1 drivers
v000001b141710ca0_0 .net "address", 31 0, L_000001b14175cdb0;  1 drivers
v000001b141711100_0 .net "clk", 0 0, L_000001b141713a40;  alias, 1 drivers
v000001b141712320_0 .var "cycles_consumed", 31 0;
v000001b1417116a0_0 .net "extImm", 31 0, L_000001b14175c310;  1 drivers
v000001b141712b40_0 .net "funct", 5 0, L_000001b14175cef0;  1 drivers
v000001b141711ce0_0 .net "hlt", 0 0, v000001b141629dd0_0;  1 drivers
v000001b1417112e0_0 .net "imm", 15 0, L_000001b14175d210;  1 drivers
v000001b141711f60_0 .net "immediate", 31 0, L_000001b14176e150;  1 drivers
v000001b1417123c0_0 .net "input_clk", 0 0, v000001b141710e80_0;  1 drivers
v000001b141712460_0 .net "instruction", 31 0, L_000001b14175c8b0;  1 drivers
v000001b141710fc0_0 .net "memoryReadData", 31 0, v000001b141708ed0_0;  1 drivers
v000001b141712500_0 .net "nextPC", 31 0, L_000001b14175c950;  1 drivers
v000001b1417125a0_0 .net "opcode", 5 0, L_000001b141711600;  1 drivers
v000001b141712640_0 .net "rd", 4 0, L_000001b141712960;  1 drivers
v000001b1417119c0_0 .net "readData1", 31 0, L_000001b141713810;  1 drivers
v000001b1417126e0_0 .net "readData1_w", 31 0, L_000001b14176ee70;  1 drivers
v000001b141712780_0 .net "readData2", 31 0, L_000001b1417131f0;  1 drivers
v000001b141711d80_0 .net "rs", 4 0, L_000001b141712a00;  1 drivers
v000001b141712820_0 .net "rst", 0 0, v000001b141712000_0;  1 drivers
v000001b141711240_0 .net "rt", 4 0, L_000001b14175d670;  1 drivers
v000001b141712140_0 .net "shamt", 31 0, L_000001b14175d2b0;  1 drivers
v000001b141711380_0 .net "wire_instruction", 31 0, L_000001b141713b20;  1 drivers
v000001b141711740_0 .net "writeData", 31 0, L_000001b14176ea10;  1 drivers
v000001b1417121e0_0 .net "zero", 0 0, L_000001b14176f370;  1 drivers
L_000001b141711420 .part L_000001b14175c8b0, 26, 6;
L_000001b141711600 .functor MUXZ 6, L_000001b141711420, L_000001b141713c78, L_000001b141713650, C4<>;
L_000001b141710d40 .cmp/eq 6, L_000001b141711600, L_000001b141713d08;
L_000001b1417128c0 .part L_000001b14175c8b0, 11, 5;
L_000001b141711880 .functor MUXZ 5, L_000001b1417128c0, L_000001b141713d50, L_000001b141710d40, C4<>;
L_000001b141712960 .functor MUXZ 5, L_000001b141711880, L_000001b141713cc0, L_000001b1417138f0, C4<>;
L_000001b141711ba0 .part L_000001b14175c8b0, 21, 5;
L_000001b141712a00 .functor MUXZ 5, L_000001b141711ba0, L_000001b141713d98, L_000001b1417136c0, C4<>;
L_000001b141711c40 .part L_000001b14175c8b0, 16, 5;
L_000001b14175d670 .functor MUXZ 5, L_000001b141711c40, L_000001b141713de0, L_000001b141713b90, C4<>;
L_000001b14175d350 .part L_000001b14175c8b0, 0, 16;
L_000001b14175d210 .functor MUXZ 16, L_000001b14175d350, L_000001b141713e28, L_000001b141712e00, C4<>;
L_000001b14175c3b0 .part L_000001b14175c8b0, 6, 5;
L_000001b14175c9f0 .concat [ 5 32 0 0], L_000001b14175c3b0, L_000001b141713eb8;
L_000001b14175c810 .functor MUXZ 37, L_000001b14175c9f0, L_000001b141713e70, L_000001b1417133b0, C4<>;
L_000001b14175d2b0 .part L_000001b14175c810, 0, 32;
L_000001b14175d990 .part L_000001b14175c8b0, 0, 6;
L_000001b14175cef0 .functor MUXZ 6, L_000001b14175d990, L_000001b141713f00, L_000001b141712f50, C4<>;
L_000001b14175dad0 .part L_000001b14175c8b0, 0, 26;
L_000001b14175db70 .concat [ 26 32 0 0], L_000001b14175dad0, L_000001b141713f90;
L_000001b14175cd10 .functor MUXZ 58, L_000001b14175db70, L_000001b141713f48, L_000001b141713730, C4<>;
L_000001b14175cdb0 .part L_000001b14175cd10, 0, 32;
L_000001b14175c770 .arith/sum 32, v000001b141708f70_0, L_000001b141713fd8;
L_000001b14175d3f0 .cmp/eq 6, L_000001b141711600, L_000001b141714020;
L_000001b14175da30 .cmp/eq 6, L_000001b141711600, L_000001b141714068;
L_000001b14175ce50 .concat [ 32 16 0 0], L_000001b14175cdb0, L_000001b1417140b0;
L_000001b14175d7b0 .concat [ 6 26 0 0], L_000001b141711600, L_000001b1417140f8;
L_000001b14175c4f0 .cmp/eq 32, L_000001b14175d7b0, L_000001b141714140;
L_000001b14175d710 .cmp/eq 6, L_000001b14175cef0, L_000001b141714188;
L_000001b14175d490 .concat [ 32 16 0 0], L_000001b141713810, L_000001b1417141d0;
L_000001b14175d030 .concat [ 32 16 0 0], v000001b141708f70_0, L_000001b141714218;
L_000001b14175c1d0 .part L_000001b14175d210, 15, 1;
LS_000001b14175bd70_0_0 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_4 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_8 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_12 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_16 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_20 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_24 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_0_28 .concat [ 1 1 1 1], L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0, L_000001b14175c1d0;
LS_000001b14175bd70_1_0 .concat [ 4 4 4 4], LS_000001b14175bd70_0_0, LS_000001b14175bd70_0_4, LS_000001b14175bd70_0_8, LS_000001b14175bd70_0_12;
LS_000001b14175bd70_1_4 .concat [ 4 4 4 4], LS_000001b14175bd70_0_16, LS_000001b14175bd70_0_20, LS_000001b14175bd70_0_24, LS_000001b14175bd70_0_28;
L_000001b14175bd70 .concat [ 16 16 0 0], LS_000001b14175bd70_1_0, LS_000001b14175bd70_1_4;
L_000001b14175c090 .concat [ 16 32 0 0], L_000001b14175d210, L_000001b14175bd70;
L_000001b14175beb0 .arith/sum 48, L_000001b14175d030, L_000001b14175c090;
L_000001b14175c630 .functor MUXZ 48, L_000001b14175beb0, L_000001b14175d490, L_000001b1417132d0, C4<>;
L_000001b14175c6d0 .functor MUXZ 48, L_000001b14175c630, L_000001b14175ce50, L_000001b141712cb0, C4<>;
L_000001b14175cbd0 .part L_000001b14175c6d0, 0, 32;
L_000001b14175c950 .functor MUXZ 32, L_000001b14175c770, L_000001b14175cbd0, v000001b141709650_0, C4<>;
L_000001b14175c8b0 .functor MUXZ 32, L_000001b141713b20, L_000001b1417142a8, L_000001b141713180, C4<>;
L_000001b14175c270 .cmp/eq 6, L_000001b141711600, L_000001b141714380;
L_000001b14175cb30 .cmp/eq 6, L_000001b141711600, L_000001b1417143c8;
L_000001b14175bf50 .cmp/eq 6, L_000001b141711600, L_000001b141714410;
L_000001b14175d170 .concat [ 16 16 0 0], L_000001b14175d210, L_000001b141714458;
L_000001b14175d5d0 .part L_000001b14175d210, 15, 1;
LS_000001b14175d850_0_0 .concat [ 1 1 1 1], L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0;
LS_000001b14175d850_0_4 .concat [ 1 1 1 1], L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0;
LS_000001b14175d850_0_8 .concat [ 1 1 1 1], L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0;
LS_000001b14175d850_0_12 .concat [ 1 1 1 1], L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0, L_000001b14175d5d0;
L_000001b14175d850 .concat [ 4 4 4 4], LS_000001b14175d850_0_0, LS_000001b14175d850_0_4, LS_000001b14175d850_0_8, LS_000001b14175d850_0_12;
L_000001b14175bff0 .concat [ 16 16 0 0], L_000001b14175d210, L_000001b14175d850;
L_000001b14175c310 .functor MUXZ 32, L_000001b14175bff0, L_000001b14175d170, L_000001b141712e70, C4<>;
L_000001b14175d8f0 .concat [ 6 26 0 0], L_000001b141711600, L_000001b1417144a0;
L_000001b14175c450 .cmp/eq 32, L_000001b14175d8f0, L_000001b1417144e8;
L_000001b14175c590 .cmp/eq 6, L_000001b14175cef0, L_000001b141714530;
L_000001b14176e510 .cmp/eq 6, L_000001b14175cef0, L_000001b141714578;
L_000001b14176e8d0 .cmp/eq 6, L_000001b141711600, L_000001b1417145c0;
L_000001b14176ef10 .functor MUXZ 32, L_000001b14175c310, L_000001b141714608, L_000001b14176e8d0, C4<>;
L_000001b14176e150 .functor MUXZ 32, L_000001b14176ef10, L_000001b14175d2b0, L_000001b141713570, C4<>;
L_000001b14176e010 .concat [ 6 26 0 0], L_000001b141711600, L_000001b141714650;
L_000001b14176e470 .cmp/eq 32, L_000001b14176e010, L_000001b141714698;
L_000001b14176edd0 .cmp/eq 6, L_000001b14175cef0, L_000001b1417146e0;
L_000001b14176e970 .cmp/eq 6, L_000001b14175cef0, L_000001b141714728;
L_000001b14176f050 .cmp/eq 6, L_000001b141711600, L_000001b141714770;
L_000001b14176e5b0 .functor MUXZ 32, L_000001b141713810, v000001b141708f70_0, L_000001b14176f050, C4<>;
L_000001b14176ee70 .functor MUXZ 32, L_000001b14176e5b0, L_000001b1417131f0, L_000001b141712d20, C4<>;
S_000001b1415c6430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b141633150 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b141713960 .functor NOT 1, v000001b141629d30_0, C4<0>, C4<0>, C4<0>;
v000001b14162aff0_0 .net *"_ivl_0", 0 0, L_000001b141713960;  1 drivers
v000001b141629970_0 .net "in1", 31 0, L_000001b1417131f0;  alias, 1 drivers
v000001b14162a410_0 .net "in2", 31 0, L_000001b14176e150;  alias, 1 drivers
v000001b141629bf0_0 .net "out", 31 0, L_000001b14176df70;  alias, 1 drivers
v000001b14162a5f0_0 .net "s", 0 0, v000001b141629d30_0;  alias, 1 drivers
L_000001b14176df70 .functor MUXZ 32, L_000001b14176e150, L_000001b1417131f0, L_000001b141713960, C4<>;
S_000001b1416c69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001b1417080a0 .param/l "RType" 0 4 2, C4<000000>;
P_000001b1417080d8 .param/l "add" 0 4 5, C4<100000>;
P_000001b141708110 .param/l "addi" 0 4 8, C4<001000>;
P_000001b141708148 .param/l "addu" 0 4 5, C4<100001>;
P_000001b141708180 .param/l "and_" 0 4 5, C4<100100>;
P_000001b1417081b8 .param/l "andi" 0 4 8, C4<001100>;
P_000001b1417081f0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b141708228 .param/l "bne" 0 4 10, C4<000101>;
P_000001b141708260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b141708298 .param/l "j" 0 4 12, C4<000010>;
P_000001b1417082d0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b141708308 .param/l "jr" 0 4 6, C4<001000>;
P_000001b141708340 .param/l "lw" 0 4 8, C4<100011>;
P_000001b141708378 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b1417083b0 .param/l "or_" 0 4 5, C4<100101>;
P_000001b1417083e8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b141708420 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b141708458 .param/l "sll" 0 4 6, C4<000000>;
P_000001b141708490 .param/l "slt" 0 4 5, C4<101010>;
P_000001b1417084c8 .param/l "slti" 0 4 8, C4<101010>;
P_000001b141708500 .param/l "srl" 0 4 6, C4<000010>;
P_000001b141708538 .param/l "sub" 0 4 5, C4<100010>;
P_000001b141708570 .param/l "subu" 0 4 5, C4<100011>;
P_000001b1417085a8 .param/l "sw" 0 4 8, C4<101011>;
P_000001b1417085e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b141708618 .param/l "xori" 0 4 8, C4<001110>;
v000001b14162a230_0 .var "ALUOp", 3 0;
v000001b141629d30_0 .var "ALUSrc", 0 0;
v000001b14162a4b0_0 .var "MemReadEn", 0 0;
v000001b14162ad70_0 .var "MemWriteEn", 0 0;
v000001b14162b3b0_0 .var "MemtoReg", 0 0;
v000001b14162a690_0 .var "RegDst", 0 0;
v000001b141629650_0 .var "RegWriteEn", 0 0;
v000001b14162a870_0 .net "funct", 5 0, L_000001b14175cef0;  alias, 1 drivers
v000001b141629dd0_0 .var "hlt", 0 0;
v000001b141629f10_0 .net "opcode", 5 0, L_000001b141711600;  alias, 1 drivers
v000001b141629510_0 .net "rst", 0 0, v000001b141712000_0;  alias, 1 drivers
E_000001b1416331d0 .event anyedge, v000001b141629510_0, v000001b141629f10_0, v000001b14162a870_0;
S_000001b1416c6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b141632810 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001b141713b20 .functor BUFZ 32, L_000001b14175cc70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b1416296f0_0 .net "Data_Out", 31 0, L_000001b141713b20;  alias, 1 drivers
v000001b14162a2d0 .array "InstMem", 0 1023, 31 0;
v000001b14162a9b0_0 .net *"_ivl_0", 31 0, L_000001b14175cc70;  1 drivers
v000001b14162ae10_0 .net *"_ivl_3", 9 0, L_000001b14175bcd0;  1 drivers
v000001b14162aa50_0 .net *"_ivl_4", 11 0, L_000001b14175d530;  1 drivers
L_000001b141714260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b14162aeb0_0 .net *"_ivl_7", 1 0, L_000001b141714260;  1 drivers
v000001b14162b090_0 .net "addr", 31 0, v000001b141708f70_0;  alias, 1 drivers
v000001b14162aaf0_0 .var/i "i", 31 0;
L_000001b14175cc70 .array/port v000001b14162a2d0, L_000001b14175d530;
L_000001b14175bcd0 .part v000001b141708f70_0, 0, 10;
L_000001b14175d530 .concat [ 10 2 0 0], L_000001b14175bcd0, L_000001b141714260;
S_000001b1415c4950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001b141713810 .functor BUFZ 32, L_000001b14175c130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b1417131f0 .functor BUFZ 32, L_000001b14175d0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b14162acd0_0 .net *"_ivl_0", 31 0, L_000001b14175c130;  1 drivers
v000001b1416295b0_0 .net *"_ivl_10", 6 0, L_000001b14175ca90;  1 drivers
L_000001b141714338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b1416074d0_0 .net *"_ivl_13", 1 0, L_000001b141714338;  1 drivers
v000001b1416085b0_0 .net *"_ivl_2", 6 0, L_000001b14175be10;  1 drivers
L_000001b1417142f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b141709010_0 .net *"_ivl_5", 1 0, L_000001b1417142f0;  1 drivers
v000001b141708c50_0 .net *"_ivl_8", 31 0, L_000001b14175d0d0;  1 drivers
v000001b141709790_0 .net "clk", 0 0, L_000001b141713a40;  alias, 1 drivers
v000001b141709b50_0 .var/i "i", 31 0;
v000001b14170a370_0 .net "readData1", 31 0, L_000001b141713810;  alias, 1 drivers
v000001b141709830_0 .net "readData2", 31 0, L_000001b1417131f0;  alias, 1 drivers
v000001b1417096f0_0 .net "readRegister1", 4 0, L_000001b141712a00;  alias, 1 drivers
v000001b14170a0f0_0 .net "readRegister2", 4 0, L_000001b14175d670;  alias, 1 drivers
v000001b1417090b0 .array "registers", 31 0, 31 0;
v000001b141709ab0_0 .net "rst", 0 0, v000001b141712000_0;  alias, 1 drivers
v000001b14170a4b0_0 .net "we", 0 0, v000001b141629650_0;  alias, 1 drivers
v000001b1417093d0_0 .net "writeData", 31 0, L_000001b14176ea10;  alias, 1 drivers
v000001b1417086b0_0 .net "writeRegister", 4 0, L_000001b14175cf90;  alias, 1 drivers
E_000001b141632c10/0 .event negedge, v000001b141629510_0;
E_000001b141632c10/1 .event posedge, v000001b141709790_0;
E_000001b141632c10 .event/or E_000001b141632c10/0, E_000001b141632c10/1;
L_000001b14175c130 .array/port v000001b1417090b0, L_000001b14175be10;
L_000001b14175be10 .concat [ 5 2 0 0], L_000001b141712a00, L_000001b1417142f0;
L_000001b14175d0d0 .array/port v000001b1417090b0, L_000001b14175ca90;
L_000001b14175ca90 .concat [ 5 2 0 0], L_000001b14175d670, L_000001b141714338;
S_000001b1415c4ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001b1415c4950;
 .timescale 0 0;
v000001b14162ac30_0 .var/i "i", 31 0;
S_000001b1415aeda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001b141633250 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001b1417137a0 .functor NOT 1, v000001b14162a690_0, C4<0>, C4<0>, C4<0>;
v000001b1417095b0_0 .net *"_ivl_0", 0 0, L_000001b1417137a0;  1 drivers
v000001b1417098d0_0 .net "in1", 4 0, L_000001b14175d670;  alias, 1 drivers
v000001b14170a550_0 .net "in2", 4 0, L_000001b141712960;  alias, 1 drivers
v000001b141708750_0 .net "out", 4 0, L_000001b14175cf90;  alias, 1 drivers
v000001b141708a70_0 .net "s", 0 0, v000001b14162a690_0;  alias, 1 drivers
L_000001b14175cf90 .functor MUXZ 5, L_000001b141712960, L_000001b14175d670, L_000001b1417137a0, C4<>;
S_000001b1415aef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001b1416328d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001b141713ab0 .functor NOT 1, v000001b14162b3b0_0, C4<0>, C4<0>, C4<0>;
v000001b141709470_0 .net *"_ivl_0", 0 0, L_000001b141713ab0;  1 drivers
v000001b141709a10_0 .net "in1", 31 0, v000001b141709510_0;  alias, 1 drivers
v000001b141708cf0_0 .net "in2", 31 0, v000001b141708ed0_0;  alias, 1 drivers
v000001b141709f10_0 .net "out", 31 0, L_000001b14176ea10;  alias, 1 drivers
v000001b1417087f0_0 .net "s", 0 0, v000001b14162b3b0_0;  alias, 1 drivers
L_000001b14176ea10 .functor MUXZ 32, v000001b141708ed0_0, v000001b141709510_0, L_000001b141713ab0, C4<>;
S_000001b1415f4790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001b1415f4920 .param/l "ADD" 0 9 12, C4<0000>;
P_000001b1415f4958 .param/l "AND" 0 9 12, C4<0010>;
P_000001b1415f4990 .param/l "NOR" 0 9 12, C4<0101>;
P_000001b1415f49c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001b1415f4a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000001b1415f4a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000001b1415f4a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000001b1415f4aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001b1415f4ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001b1415f4b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001b1415f4b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001b1415f4b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001b1417147b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b141708930_0 .net/2u *"_ivl_0", 31 0, L_000001b1417147b8;  1 drivers
v000001b141709290_0 .net "opSel", 3 0, v000001b14162a230_0;  alias, 1 drivers
v000001b14170a190_0 .net "operand1", 31 0, L_000001b14176ee70;  alias, 1 drivers
v000001b141709fb0_0 .net "operand2", 31 0, L_000001b14176df70;  alias, 1 drivers
v000001b141709510_0 .var "result", 31 0;
v000001b141709150_0 .net "zero", 0 0, L_000001b14176f370;  alias, 1 drivers
E_000001b141632950 .event anyedge, v000001b14162a230_0, v000001b14170a190_0, v000001b141629bf0_0;
L_000001b14176f370 .cmp/eq 32, v000001b141709510_0, L_000001b1417147b8;
S_000001b1415dfe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001b14170a670 .param/l "RType" 0 4 2, C4<000000>;
P_000001b14170a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000001b14170a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001b14170a718 .param/l "addu" 0 4 5, C4<100001>;
P_000001b14170a750 .param/l "and_" 0 4 5, C4<100100>;
P_000001b14170a788 .param/l "andi" 0 4 8, C4<001100>;
P_000001b14170a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001b14170a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001b14170a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001b14170a868 .param/l "j" 0 4 12, C4<000010>;
P_000001b14170a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001b14170a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001b14170a910 .param/l "lw" 0 4 8, C4<100011>;
P_000001b14170a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000001b14170a980 .param/l "or_" 0 4 5, C4<100101>;
P_000001b14170a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001b14170a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001b14170aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000001b14170aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000001b14170aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000001b14170aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000001b14170ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000001b14170ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000001b14170ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000001b14170abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001b14170abe8 .param/l "xori" 0 4 8, C4<001110>;
v000001b141709650_0 .var "PCsrc", 0 0;
v000001b141708e30_0 .net "funct", 5 0, L_000001b14175cef0;  alias, 1 drivers
v000001b141709970_0 .net "opcode", 5 0, L_000001b141711600;  alias, 1 drivers
v000001b141709bf0_0 .net "operand1", 31 0, L_000001b141713810;  alias, 1 drivers
v000001b1417091f0_0 .net "operand2", 31 0, L_000001b14176df70;  alias, 1 drivers
v000001b141709c90_0 .net "rst", 0 0, v000001b141712000_0;  alias, 1 drivers
E_000001b141632990/0 .event anyedge, v000001b141629510_0, v000001b141629f10_0, v000001b14170a370_0, v000001b141629bf0_0;
E_000001b141632990/1 .event anyedge, v000001b14162a870_0;
E_000001b141632990 .event/or E_000001b141632990/0, E_000001b141632990/1;
S_000001b1415dffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001b141708d90 .array "DataMem", 0 1023, 31 0;
v000001b141709330_0 .net "address", 31 0, v000001b141709510_0;  alias, 1 drivers
v000001b141709d30_0 .net "clock", 0 0, L_000001b141713260;  1 drivers
v000001b141709dd0_0 .net "data", 31 0, L_000001b1417131f0;  alias, 1 drivers
v000001b1417089d0_0 .var/i "i", 31 0;
v000001b141708ed0_0 .var "q", 31 0;
v000001b141709e70_0 .net "rden", 0 0, v000001b14162a4b0_0;  alias, 1 drivers
v000001b14170a050_0 .net "wren", 0 0, v000001b14162ad70_0;  alias, 1 drivers
E_000001b141632a50 .event posedge, v000001b141709d30_0;
S_000001b1415d8be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001b1415c62a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001b141632f50 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001b14170a230_0 .net "PCin", 31 0, L_000001b14175c950;  alias, 1 drivers
v000001b141708f70_0 .var "PCout", 31 0;
v000001b14170a2d0_0 .net "clk", 0 0, L_000001b141713a40;  alias, 1 drivers
v000001b141708b10_0 .net "rst", 0 0, v000001b141712000_0;  alias, 1 drivers
    .scope S_000001b1415dfe40;
T_0 ;
    %wait E_000001b141632990;
    %load/vec4 v000001b141709c90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b141709650_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b141709970_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001b141709bf0_0;
    %load/vec4 v000001b1417091f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001b141709970_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001b141709bf0_0;
    %load/vec4 v000001b1417091f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001b141709970_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001b141709970_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001b141709970_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001b141708e30_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001b141709650_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b1415d8be0;
T_1 ;
    %wait E_000001b141632c10;
    %load/vec4 v000001b141708b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b141708f70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b14170a230_0;
    %assign/vec4 v000001b141708f70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b1416c6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b14162aaf0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b14162aaf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b14162aaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %load/vec4 v000001b14162aaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b14162aaf0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b14162a2d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001b1416c69c0;
T_3 ;
    %wait E_000001b1416331d0;
    %load/vec4 v000001b141629510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001b141629dd0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b141629650_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b14162ad70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b14162b3b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b14162a4b0_0, 0;
    %assign/vec4 v000001b14162a690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001b141629dd0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001b14162a230_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001b141629d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b141629650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b14162ad70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b14162b3b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b14162a4b0_0, 0, 1;
    %store/vec4 v000001b14162a690_0, 0, 1;
    %load/vec4 v000001b141629f10_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629dd0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b14162a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %load/vec4 v000001b14162a870_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b14162a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b14162a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b14162a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b14162b3b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b14162ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b141629d30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b14162a230_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b1415c4950;
T_4 ;
    %wait E_000001b141632c10;
    %fork t_1, S_000001b1415c4ae0;
    %jmp t_0;
    .scope S_000001b1415c4ae0;
t_1 ;
    %load/vec4 v000001b141709ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b14162ac30_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001b14162ac30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b14162ac30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1417090b0, 0, 4;
    %load/vec4 v000001b14162ac30_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b14162ac30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b14170a4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b1417093d0_0;
    %load/vec4 v000001b1417086b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1417090b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b1417090b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001b1415c4950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b1415c4950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b141709b50_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001b141709b50_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001b141709b50_0;
    %ix/getv/s 4, v000001b141709b50_0;
    %load/vec4a v000001b1417090b0, 4;
    %ix/getv/s 4, v000001b141709b50_0;
    %load/vec4a v000001b1417090b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b141709b50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b141709b50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001b1415f4790;
T_6 ;
    %wait E_000001b141632950;
    %load/vec4 v000001b141709290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %add;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %sub;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %and;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %or;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %xor;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %or;
    %inv;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001b14170a190_0;
    %load/vec4 v000001b141709fb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001b141709fb0_0;
    %load/vec4 v000001b14170a190_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001b14170a190_0;
    %ix/getv 4, v000001b141709fb0_0;
    %shiftl 4;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001b14170a190_0;
    %ix/getv 4, v000001b141709fb0_0;
    %shiftr 4;
    %assign/vec4 v000001b141709510_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b1415dffd0;
T_7 ;
    %wait E_000001b141632a50;
    %load/vec4 v000001b141709e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001b141709330_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b141708d90, 4;
    %assign/vec4 v000001b141708ed0_0, 0;
T_7.0 ;
    %load/vec4 v000001b14170a050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001b141709dd0_0;
    %ix/getv 3, v000001b141709330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001b1415dffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1417089d0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001b1417089d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b1417089d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %load/vec4 v000001b1417089d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1417089d0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b141708d90, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001b1415dffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b1417089d0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001b1417089d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001b1417089d0_0;
    %load/vec4a v000001b141708d90, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001b1417089d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b1417089d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b1417089d0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001b1415c62a0;
T_10 ;
    %wait E_000001b141632c10;
    %load/vec4 v000001b141712820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b141712320_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b141712320_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b141712320_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b1416243f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b141710e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b141712000_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001b1416243f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001b141710e80_0;
    %inv;
    %assign/vec4 v000001b141710e80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b1416243f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b141712000_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b141712000_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001b141710f20_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
