
learn_in_depth_cortex_M3.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20001004 	andcs	r1, r0, r4
 8000004:	0800001d 	stmdaeq	r0, {r0, r2, r3, r4}
 8000008:	080000cd 	stmdaeq	r0, {r0, r2, r3, r6, r7}
 800000c:	080000cd 	stmdaeq	r0, {r0, r2, r3, r6, r7}
 8000010:	080000cd 	stmdaeq	r0, {r0, r2, r3, r6, r7}
 8000014:	080000cd 	stmdaeq	r0, {r0, r2, r3, r6, r7}
 8000018:	080000cd 	stmdaeq	r0, {r0, r2, r3, r6, r7}

0800001c <Reset_Handler>:
 800001c:	b580      	push	{r7, lr}
 800001e:	b086      	sub	sp, #24
 8000020:	af00      	add	r7, sp, #0
 8000022:	f240 0204 	movw	r2, #4
 8000026:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800002a:	f240 0300 	movw	r3, #0
 800002e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000032:	1ad3      	subs	r3, r2, r3
 8000034:	60bb      	str	r3, [r7, #8]
 8000036:	f240 1380 	movw	r3, #384	; 0x180
 800003a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800003e:	617b      	str	r3, [r7, #20]
 8000040:	f240 0300 	movw	r3, #0
 8000044:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000048:	613b      	str	r3, [r7, #16]
 800004a:	f04f 0300 	mov.w	r3, #0
 800004e:	60fb      	str	r3, [r7, #12]
 8000050:	e00f      	b.n	8000072 <Reset_Handler+0x56>
 8000052:	697b      	ldr	r3, [r7, #20]
 8000054:	781a      	ldrb	r2, [r3, #0]
 8000056:	693b      	ldr	r3, [r7, #16]
 8000058:	701a      	strb	r2, [r3, #0]
 800005a:	693b      	ldr	r3, [r7, #16]
 800005c:	f103 0301 	add.w	r3, r3, #1
 8000060:	613b      	str	r3, [r7, #16]
 8000062:	697b      	ldr	r3, [r7, #20]
 8000064:	f103 0301 	add.w	r3, r3, #1
 8000068:	617b      	str	r3, [r7, #20]
 800006a:	68fb      	ldr	r3, [r7, #12]
 800006c:	f103 0301 	add.w	r3, r3, #1
 8000070:	60fb      	str	r3, [r7, #12]
 8000072:	68fa      	ldr	r2, [r7, #12]
 8000074:	68bb      	ldr	r3, [r7, #8]
 8000076:	429a      	cmp	r2, r3
 8000078:	d3eb      	bcc.n	8000052 <Reset_Handler+0x36>
 800007a:	f240 0204 	movw	r2, #4
 800007e:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8000082:	f240 0304 	movw	r3, #4
 8000086:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800008a:	1ad3      	subs	r3, r2, r3
 800008c:	607b      	str	r3, [r7, #4]
 800008e:	f240 0304 	movw	r3, #4
 8000092:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000096:	613b      	str	r3, [r7, #16]
 8000098:	f04f 0300 	mov.w	r3, #0
 800009c:	60fb      	str	r3, [r7, #12]
 800009e:	e00b      	b.n	80000b8 <Reset_Handler+0x9c>
 80000a0:	693b      	ldr	r3, [r7, #16]
 80000a2:	f04f 0200 	mov.w	r2, #0
 80000a6:	701a      	strb	r2, [r3, #0]
 80000a8:	693b      	ldr	r3, [r7, #16]
 80000aa:	f103 0301 	add.w	r3, r3, #1
 80000ae:	613b      	str	r3, [r7, #16]
 80000b0:	68fb      	ldr	r3, [r7, #12]
 80000b2:	f103 0301 	add.w	r3, r3, #1
 80000b6:	60fb      	str	r3, [r7, #12]
 80000b8:	68fa      	ldr	r2, [r7, #12]
 80000ba:	687b      	ldr	r3, [r7, #4]
 80000bc:	429a      	cmp	r2, r3
 80000be:	d3ef      	bcc.n	80000a0 <Reset_Handler+0x84>
 80000c0:	f000 f80a 	bl	80000d8 <main>
 80000c4:	f107 0718 	add.w	r7, r7, #24
 80000c8:	46bd      	mov	sp, r7
 80000ca:	bd80      	pop	{r7, pc}

080000cc <Default_Handler>:
 80000cc:	b580      	push	{r7, lr}
 80000ce:	af00      	add	r7, sp, #0
 80000d0:	f7ff ffa4 	bl	800001c <Reset_Handler>
 80000d4:	4618      	mov	r0, r3
 80000d6:	bd80      	pop	{r7, pc}

080000d8 <main>:
 80000d8:	b480      	push	{r7}
 80000da:	b083      	sub	sp, #12
 80000dc:	af00      	add	r7, sp, #0
 80000de:	f241 0318 	movw	r3, #4120	; 0x1018
 80000e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80000e6:	f241 0218 	movw	r2, #4120	; 0x1018
 80000ea:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80000ee:	6812      	ldr	r2, [r2, #0]
 80000f0:	f042 0204 	orr.w	r2, r2, #4
 80000f4:	601a      	str	r2, [r3, #0]
 80000f6:	f640 0304 	movw	r3, #2052	; 0x804
 80000fa:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80000fe:	f640 0204 	movw	r2, #2052	; 0x804
 8000102:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8000106:	6812      	ldr	r2, [r2, #0]
 8000108:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800010c:	601a      	str	r2, [r3, #0]
 800010e:	f640 0304 	movw	r3, #2052	; 0x804
 8000112:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8000116:	f640 0204 	movw	r2, #2052	; 0x804
 800011a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800011e:	6812      	ldr	r2, [r2, #0]
 8000120:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000124:	601a      	str	r2, [r3, #0]
 8000126:	f240 0300 	movw	r3, #0
 800012a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800012e:	681b      	ldr	r3, [r3, #0]
 8000130:	881a      	ldrh	r2, [r3, #0]
 8000132:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000136:	801a      	strh	r2, [r3, #0]
 8000138:	f04f 0300 	mov.w	r3, #0
 800013c:	607b      	str	r3, [r7, #4]
 800013e:	e003      	b.n	8000148 <main+0x70>
 8000140:	687b      	ldr	r3, [r7, #4]
 8000142:	f103 0301 	add.w	r3, r3, #1
 8000146:	607b      	str	r3, [r7, #4]
 8000148:	687a      	ldr	r2, [r7, #4]
 800014a:	f241 3387 	movw	r3, #4999	; 0x1387
 800014e:	429a      	cmp	r2, r3
 8000150:	ddf6      	ble.n	8000140 <main+0x68>
 8000152:	f240 0300 	movw	r3, #0
 8000156:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	881a      	ldrh	r2, [r3, #0]
 800015e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000162:	801a      	strh	r2, [r3, #0]
 8000164:	f04f 0300 	mov.w	r3, #0
 8000168:	607b      	str	r3, [r7, #4]
 800016a:	e003      	b.n	8000174 <main+0x9c>
 800016c:	687b      	ldr	r3, [r7, #4]
 800016e:	f103 0301 	add.w	r3, r3, #1
 8000172:	607b      	str	r3, [r7, #4]
 8000174:	687a      	ldr	r2, [r7, #4]
 8000176:	f241 3387 	movw	r3, #4999	; 0x1387
 800017a:	429a      	cmp	r2, r3
 800017c:	ddf6      	ble.n	800016c <main+0x94>
 800017e:	e7d2      	b.n	8000126 <main+0x4e>

Disassembly of section .data:

20000000 <R_ODR>:
20000000:	4001080c 	andmi	r0, r1, ip, lsl #16

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000146 	andeq	r0, r0, r6, asr #2
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	0000002d 	andeq	r0, r0, sp, lsr #32
  10:	00005001 	andeq	r5, r0, r1
  14:	00009d00 	andeq	r9, r0, r0, lsl #26
  18:	00001c00 	andeq	r1, r0, r0, lsl #24
  1c:	0000d808 	andeq	sp, r0, r8, lsl #16
  20:	00000008 	andeq	r0, r0, r8
  24:	010d0200 	mrseq	r0, SP_fiq
  28:	02010000 	andeq	r0, r1, #0
  2c:	00000030 	andeq	r0, r0, r0, lsr r0
  30:	ed070403 	cfstrs	mvf0, [r7, #-12]
  34:	04000000 	streq	r0, [r0], #-0
  38:	00000001 	andeq	r0, r0, r1
  3c:	011d0100 	tsteq	sp, r0, lsl #2
  40:	0800001c 	stmdaeq	r0, {r2, r3, r4}
  44:	080000cc 	stmdaeq	r0, {r2, r3, r6, r7}
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000a501 	andeq	sl, r0, r1, lsl #10
  50:	00460500 	subeq	r0, r6, r0, lsl #10
  54:	20010000 	andcs	r0, r1, r0
  58:	00000025 	andeq	r0, r0, r5, lsr #32
  5c:	05689102 	strbeq	r9, [r8, #-258]!	; 0x102
  60:	0000007f 	andeq	r0, r0, pc, ror r0
  64:	00a52101 	adceq	r2, r5, r1, lsl #2
  68:	91020000 	mrsls	r0, (UNDEF: 2)
  6c:	00620574 	rsbeq	r0, r2, r4, ror r5
  70:	22010000 	andcs	r0, r1, #0
  74:	000000a5 	andeq	r0, r0, r5, lsr #1
  78:	06709102 	ldrbteq	r9, [r0], -r2, lsl #2
  7c:	23010069 	movwcs	r0, #4201	; 0x1069
  80:	000000b2 	strheq	r0, [r0], -r2
  84:	056c9102 	strbeq	r9, [ip, #-258]!	; 0x102
  88:	0000008c 	andeq	r0, r0, ip, lsl #1
  8c:	00252a01 	eoreq	r2, r5, r1, lsl #20
  90:	91020000 	mrsls	r0, (UNDEF: 2)
  94:	41010764 	tstmi	r1, r4, ror #14
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	0000b233 	andeq	fp, r0, r3, lsr r2
  a0:	00080100 	andeq	r0, r8, r0, lsl #2
  a4:	ab040900 	blge	1024ac <vectors-0x7efdb54>
  a8:	03000000 	movweq	r0, #0
  ac:	00680801 	rsbeq	r0, r8, r1, lsl #16
  b0:	040a0000 	streq	r0, [sl], #-0
  b4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
  b8:	1d010b00 	vstrne	d0, [r1, #-0]
  bc:	01000000 	mrseq	r0, (UNDEF: 0)
  c0:	0000b236 	andeq	fp, r0, r6, lsr r2
  c4:	0000cc00 	andeq	ip, r0, r0, lsl #24
  c8:	0000d808 	andeq	sp, r0, r8, lsl #16
  cc:	00003808 	andeq	r3, r0, r8, lsl #16
  d0:	5a0c0100 	bpl	3004d8 <vectors-0x7cffb28>
  d4:	01000000 	mrseq	r0, (UNDEF: 0)
  d8:	0000b20b 	andeq	fp, r0, fp, lsl #4
  dc:	0c010100 	stfeqs	f0, [r1], {-0}
  e0:	00000015 	andeq	r0, r0, r5, lsl r0
  e4:	00b20c01 	adcseq	r0, r2, r1, lsl #24
  e8:	01010000 	mrseq	r0, (UNDEF: 1)
  ec:	0000390c 	andeq	r3, r0, ip, lsl #18
  f0:	b20d0100 	andlt	r0, sp, #0, 2
  f4:	01000000 	mrseq	r0, (UNDEF: 0)
  f8:	000e0c01 	andeq	r0, lr, r1, lsl #24
  fc:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
 100:	000000b2 	strheq	r0, [r0], -r2
 104:	850c0101 	strhi	r0, [ip, #-257]	; 0x101
 108:	01000000 	mrseq	r0, (UNDEF: 0)
 10c:	0000b20f 	andeq	fp, r0, pc, lsl #4
 110:	0c010100 	stfeqs	f0, [r1], {-0}
 114:	000000dd 	ldrdeq	r0, [r0], -sp
 118:	00b21001 	adcseq	r1, r2, r1
 11c:	01010000 	mrseq	r0, (UNDEF: 1)
 120:	0000250d 	andeq	r2, r0, sp, lsl #10
 124:	00013000 	andeq	r3, r1, r0
 128:	01300e00 	teqeq	r0, r0, lsl #28
 12c:	00060000 	andeq	r0, r6, r0
 130:	76070403 	strvc	r0, [r7], -r3, lsl #8
 134:	0f000000 	svceq	0x00000000
 138:	00000095 	muleq	r0, r5, r0
 13c:	01201201 	teqeq	r0, r1, lsl #4
 140:	05010000 	streq	r0, [r1, #-0]
 144:	00000003 	andeq	r0, r0, r3
 148:	00e70008 	rsceq	r0, r7, r8
 14c:	00020000 	andeq	r0, r2, r0
 150:	000000da 	ldrdeq	r0, [r0], -sl
 154:	002d0104 	eoreq	r0, sp, r4, lsl #2
 158:	05010000 	streq	r0, [r1, #-0]
 15c:	9d000001 	stcls	0, cr0, [r0, #-4]
 160:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
 164:	80080000 	andhi	r0, r8, r0
 168:	67080001 	strvs	r0, [r8, -r1]
 16c:	02000000 	andeq	r0, r0, #0
 170:	0000010c 	andeq	r0, r0, ip, lsl #2
 174:	00300401 	eorseq	r0, r0, r1, lsl #8
 178:	35030000 	strcc	r0, [r3, #-0]
 17c:	04000000 	streq	r0, [r0], #-0
 180:	00e80704 	rsceq	r0, r8, r4, lsl #14
 184:	04050000 	streq	r0, [r5], #-0
 188:	00670d01 	rsbeq	r0, r7, r1, lsl #26
 18c:	16060000 	strne	r0, [r6], -r0
 190:	01000001 	tsteq	r0, r1
 194:	0000250f 	andeq	r2, r0, pc, lsl #10
 198:	130d0400 	movwne	r0, #54272	; 0xd400
 19c:	06002302 	streq	r2, [r0], -r2, lsl #6
 1a0:	000000fa 	strdeq	r0, [r0], -sl
 1a4:	00251001 	eoreq	r1, r5, r1
 1a8:	01040000 	mrseq	r0, (UNDEF: 4)
 1ac:	00230212 	eoreq	r0, r3, r2, lsl r2
 1b0:	01040700 	tsteq	r4, r0, lsl #14
 1b4:	0000860a 	andeq	r8, r0, sl, lsl #12
 1b8:	01270800 	teqeq	r7, r0, lsl #16
 1bc:	0c010000 	stceq	0, cr0, [r1], {-0}
 1c0:	00000025 	andeq	r0, r0, r5, lsr #32
 1c4:	6e697009 	cdpvs	0, 6, cr7, cr9, cr9, {0}
 1c8:	3c110100 	ldfccs	f0, [r1], {-0}
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	00011f02 	andeq	r1, r1, r2, lsl #30
 1d4:	67120100 	ldrvs	r0, [r2, -r0, lsl #2]
 1d8:	0a000000 	beq	1e0 <vectors-0x7fffe20>
 1dc:	00004101 	andeq	r4, r0, r1, lsl #2
 1e0:	01160100 	tsteq	r6, r0, lsl #2
 1e4:	000000c6 	andeq	r0, r0, r6, asr #1
 1e8:	080000d8 	stmdaeq	r0, {r3, r4, r6, r7}
 1ec:	08000180 	stmdaeq	r0, {r7, r8}
 1f0:	00000064 	andeq	r0, r0, r4, rrx
 1f4:	0000c601 	andeq	ip, r0, r1, lsl #12
 1f8:	01260b00 	teqeq	r6, r0, lsl #22
 1fc:	017e0800 	cmneq	lr, r0, lsl #16
 200:	690c0800 	stmdbvs	ip, {fp}
 204:	c61f0100 	ldrgt	r0, [pc], -r0, lsl #2
 208:	02000000 	andeq	r0, r0, #0
 20c:	00007491 	muleq	r0, r1, r4
 210:	6905040d 	stmdbvs	r5, {r0, r2, r3, sl}
 214:	0e00746e 	cdpeq	4, 0, cr7, cr0, cr14, {3}
 218:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 21c:	00df1401 	sbcseq	r1, pc, r1, lsl #8
 220:	05010000 	streq	r0, [r1, #-0]
 224:	00000003 	andeq	r0, r0, r3
 228:	e5040f20 	str	r0, [r4, #-3872]	; 0xf20
 22c:	03000000 	movweq	r0, #0
 230:	00000086 	andeq	r0, r0, r6, lsl #1
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10011201 	andne	r1, r1, r1, lsl #4
  10:	02000006 	andeq	r0, r0, #6
  14:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
  18:	0b3b0b3a 	bleq	ec2d08 <vectors-0x713d2f8>
  1c:	00001349 	andeq	r1, r0, r9, asr #6
  20:	0b002403 	bleq	9034 <vectors-0x7ff6fcc>
  24:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  28:	0400000e 	streq	r0, [r0], #-14
  2c:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ffffff7c <_stack_top+0xdfffef78>
  30:	0b3a0e03 	bleq	e83844 <vectors-0x717c7bc>
  34:	0c270b3b 	stceq	11, cr0, [r7], #-236	; 0xffffff14
  38:	01120111 	tsteq	r2, r1, lsl r1
  3c:	42960640 	addsmi	r0, r6, #64, 12	; 0x4000000
  40:	0013010c 	andseq	r0, r3, ip, lsl #2
  44:	00340500 	eorseq	r0, r4, r0, lsl #10
  48:	0b3a0e03 	bleq	e8385c <vectors-0x717c7a4>
  4c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  50:	00000a02 	andeq	r0, r0, r2, lsl #20
  54:	03003406 	movweq	r3, #1030	; 0x406
  58:	3b0b3a08 	blcc	2ce880 <vectors-0x7d31780>
  5c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
  60:	0700000a 	streq	r0, [r0, -sl]
  64:	0c3f012e 	ldfeqs	f0, [pc], #-184	; ffffffb4 <_stack_top+0xdfffefb0>
  68:	0b3a0e03 	bleq	e8387c <vectors-0x717c784>
  6c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  70:	00000c3c 	andeq	r0, r0, ip, lsr ip
  74:	00001808 	andeq	r1, r0, r8, lsl #16
  78:	000f0900 	andeq	r0, pc, r0, lsl #18
  7c:	13490b0b 	movtne	r0, #39691	; 0x9b0b
  80:	240a0000 	strcs	r0, [sl], #-0
  84:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  88:	0008030b 	andeq	r0, r8, fp, lsl #6
  8c:	002e0b00 	eoreq	r0, lr, r0, lsl #22
  90:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
  94:	0b3b0b3a 	bleq	ec2d84 <vectors-0x713d27c>
  98:	01111349 	tsteq	r1, r9, asr #6
  9c:	06400112 			; <UNDEFINED> instruction: 0x06400112
  a0:	000c4296 	muleq	ip, r6, r2
  a4:	00340c00 	eorseq	r0, r4, r0, lsl #24
  a8:	0b3a0e03 	bleq	e838bc <vectors-0x717c744>
  ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  b0:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252	; 0xffffff04
  b4:	010d0000 	mrseq	r0, (UNDEF: 13)
  b8:	01134901 	tsteq	r3, r1, lsl #18
  bc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
  c0:	13490021 	movtne	r0, #36897	; 0x9021
  c4:	00000b2f 	andeq	r0, r0, pc, lsr #22
  c8:	0300340f 	movweq	r3, #1039	; 0x40f
  cc:	3b0b3a0e 	blcc	2ce90c <vectors-0x7d316f4>
  d0:	3f13490b 	svccc	0x0013490b
  d4:	000a020c 	andeq	r0, sl, ip, lsl #4
  d8:	11010000 	mrsne	r0, (UNDEF: 1)
  dc:	130e2501 	movwne	r2, #58625	; 0xe501
  e0:	1b0e030b 	blne	380d14 <vectors-0x7c7f2ec>
  e4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
  e8:	00061001 	andeq	r1, r6, r1
  ec:	00160200 	andseq	r0, r6, r0, lsl #4
  f0:	0b3a0e03 	bleq	e83904 <vectors-0x717c6fc>
  f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  f8:	35030000 	strcc	r0, [r3, #-0]
  fc:	00134900 	andseq	r4, r3, r0, lsl #18
 100:	00240400 	eoreq	r0, r4, r0, lsl #8
 104:	0b3e0b0b 	bleq	f82d38 <vectors-0x707d2c8>
 108:	00000e03 	andeq	r0, r0, r3, lsl #28
 10c:	0b011305 	bleq	44d28 <vectors-0x7fbb2d8>
 110:	3b0b3a0b 	blcc	2ce944 <vectors-0x7d316bc>
 114:	0013010b 	andseq	r0, r3, fp, lsl #2
 118:	000d0600 	andeq	r0, sp, r0, lsl #12
 11c:	0b3a0e03 	bleq	e83930 <vectors-0x717c6d0>
 120:	13490b3b 	movtne	r0, #39739	; 0x9b3b
 124:	0b0d0b0b 	bleq	342d58 <vectors-0x7cbd2a8>
 128:	0a380b0c 	beq	e02d60 <vectors-0x71fd2a0>
 12c:	17070000 	strne	r0, [r7, -r0]
 130:	3a0b0b01 	bcc	2c2d3c <vectors-0x7d3d2c4>
 134:	010b3b0b 	tsteq	fp, fp, lsl #22
 138:	08000013 	stmdaeq	r0, {r0, r1, r4}
 13c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
 140:	0b3b0b3a 	bleq	ec2e30 <vectors-0x713d1d0>
 144:	00001349 	andeq	r1, r0, r9, asr #6
 148:	03000d09 	movweq	r0, #3337	; 0xd09
 14c:	3b0b3a08 	blcc	2ce974 <vectors-0x7d3168c>
 150:	0013490b 	andseq	r4, r3, fp, lsl #18
 154:	012e0a00 	teqeq	lr, r0, lsl #20
 158:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
 15c:	0b3b0b3a 	bleq	ec2e4c <vectors-0x713d1b4>
 160:	13490c27 	movtne	r0, #39975	; 0x9c27
 164:	01120111 	tsteq	r2, r1, lsl r1
 168:	42970640 	addsmi	r0, r7, #64, 12	; 0x4000000
 16c:	0013010c 	andseq	r0, r3, ip, lsl #2
 170:	010b0b00 	tsteq	fp, r0, lsl #22
 174:	01120111 	tsteq	r2, r1, lsl r1
 178:	340c0000 	strcc	r0, [ip], #-0
 17c:	3a080300 	bcc	200d84 <vectors-0x7dff27c>
 180:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
 184:	000a0213 	andeq	r0, sl, r3, lsl r2
 188:	00240d00 	eoreq	r0, r4, r0, lsl #26
 18c:	0b3e0b0b 	bleq	f82dc0 <vectors-0x707d240>
 190:	00000803 	andeq	r0, r0, r3, lsl #16
 194:	0300340e 	movweq	r3, #1038	; 0x40e
 198:	3b0b3a0e 	blcc	2ce9d8 <vectors-0x7d31628>
 19c:	3f13490b 	svccc	0x0013490b
 1a0:	000a020c 	andeq	r0, sl, ip, lsl #4
 1a4:	000f0f00 	andeq	r0, pc, r0, lsl #30
 1a8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
 1ac:	Address 0x000001ac is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
   0:	00000000 	andeq	r0, r0, r0
   4:	00000002 	andeq	r0, r0, r2
   8:	007d0002 	rsbseq	r0, sp, r2
   c:	00000002 	andeq	r0, r0, r2
  10:	00000004 	andeq	r0, r0, r4
  14:	087d0002 	ldmdaeq	sp!, {r1}^
  18:	00000004 	andeq	r0, r0, r4
  1c:	00000006 	andeq	r0, r0, r6
  20:	207d0002 	rsbscs	r0, sp, r2
  24:	00000006 	andeq	r0, r0, r6
  28:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  2c:	20770002 	rsbscs	r0, r7, r2
	...
  38:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  3c:	000000b2 	strheq	r0, [r0], -r2
  40:	007d0002 	rsbseq	r0, sp, r2
  44:	000000b2 	strheq	r0, [r0], -r2
  48:	000000b4 	strheq	r0, [r0], -r4
  4c:	087d0002 	ldmdaeq	sp!, {r1}^
  50:	000000b4 	strheq	r0, [r0], -r4
  54:	000000bc 	strheq	r0, [r0], -ip
  58:	08770002 	ldmdaeq	r7!, {r1}^
	...
  68:	00000002 	andeq	r0, r0, r2
  6c:	007d0002 	rsbseq	r0, sp, r2
  70:	00000002 	andeq	r0, r0, r2
  74:	00000004 	andeq	r0, r0, r4
  78:	047d0002 	ldrbteq	r0, [sp], #-2
  7c:	00000004 	andeq	r0, r0, r4
  80:	00000006 	andeq	r0, r0, r6
  84:	107d0002 	rsbsne	r0, sp, r2
  88:	00000006 	andeq	r0, r0, r6
  8c:	000000a8 	andeq	r0, r0, r8, lsr #1
  90:	10770002 	rsbsne	r0, r7, r2
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	0800001c 	stmdaeq	r0, {r2, r3, r4}
  14:	000000bc 	strheq	r0, [r0], -ip
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	014a0002 	cmpeq	sl, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080000d8 	stmdaeq	r0, {r3, r4, r6, r7}
  34:	000000a8 	andeq	r0, r0, r8, lsr #1
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000063 	andeq	r0, r0, r3, rrx
   4:	00200002 	eoreq	r0, r0, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
  24:	00000063 	andeq	r0, r0, r3, rrx
  28:	05000000 	streq	r0, [r0, #-0]
  2c:	00001c02 	andeq	r1, r0, r2, lsl #24
  30:	011d0308 	tsteq	sp, r8, lsl #6
  34:	5a599f3e 	bpl	1667d34 <vectors-0x69982cc>
  38:	02040200 	andeq	r0, r4, #0, 4
  3c:	0402004c 	streq	r0, [r2], #-76	; 0x4c
  40:	0200b802 	andeq	fp, r0, #131072	; 0x20000
  44:	4a060104 	bmi	18045c <vectors-0x7e7fba4>
  48:	5a9f5006 	bpl	fe7d4068 <_stack_top+0xde7d3064>
  4c:	02040200 	andeq	r0, r4, #0, 4
  50:	0402004c 	streq	r0, [r2], #-76	; 0x4c
  54:	02008002 	andeq	r8, r0, #2
  58:	4a060104 	bmi	180470 <vectors-0x7e7fb90>
  5c:	4d2f5006 	stcmi	0, cr5, [pc, #-24]!	; 4c <vectors-0x7ffffb4>
  60:	02022f2f 	andeq	r2, r2, #47, 30	; 0xbc
  64:	52010100 	andpl	r0, r1, #0, 2
  68:	02000000 	andeq	r0, r0, #0
  6c:	00001d00 	andeq	r1, r0, r0, lsl #26
  70:	fb010200 	blx	4087a <vectors-0x7fbf786>
  74:	01000d0e 	tsteq	r0, lr, lsl #26
  78:	00010101 	andeq	r0, r1, r1, lsl #2
  7c:	00010000 	andeq	r0, r1, r0
  80:	6d000100 	stfvss	f0, [r0, #-0]
  84:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
  88:	00000063 	andeq	r0, r0, r3, rrx
  8c:	05000000 	streq	r0, [r0, #-0]
  90:	0000d802 	andeq	sp, r0, r2, lsl #16
  94:	01160308 	tsteq	r6, r8, lsl #6
  98:	bebbbb3d 	vmovlt.u16	fp, d11[2]
  9c:	04020092 	streq	r0, [r2], #-146	; 0x92
  a0:	004a0602 	subeq	r0, sl, r2, lsl #12
  a4:	4a010402 	bmi	410b4 <vectors-0x7fbef4c>
  a8:	00915906 	addseq	r5, r1, r6, lsl #18
  ac:	06020402 	streq	r0, [r2], -r2, lsl #8
  b0:	0402004a 	streq	r0, [r2], #-74	; 0x4a
  b4:	59064a01 	stmdbpl	r6, {r0, r9, fp, lr}
  b8:	01000102 	tsteq	r0, r2, lsl #2
  bc:	Address 0x000000bc is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
   4:	61485f74 	hvcvs	34292	; 0x85f4
   8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
   c:	535f0072 	cmppl	pc, #114	; 0x72
  10:	7373625f 	cmnvc	r3, #-268435451	; 0xf0000005
  14:	5f535f00 	svcpl	0x00535f00
  18:	61746164 	cmnvs	r4, r4, ror #2
  1c:	66654400 	strbtvs	r4, [r5], -r0, lsl #8
  20:	746c7561 	strbtvc	r7, [ip], #-1377	; 0x561
  24:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
  28:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
  2c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
  30:	34204320 	strtcc	r4, [r0], #-800	; 0x320
  34:	322e372e 	eorcc	r3, lr, #12058624	; 0xb80000
  38:	5f455f00 	svcpl	0x00455f00
  3c:	61746164 	cmnvs	r4, r4, ror #2
  40:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  44:	6164006e 	cmnvs	r4, lr, rrx
  48:	735f6174 	cmpvc	pc, #116, 2
  4c:	00657a69 	rsbeq	r7, r5, r9, ror #20
  50:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  54:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
  58:	455f0063 	ldrbmi	r0, [pc, #-99]	; fffffffd <_stack_top+0xdfffeff9>
  5c:	7865745f 	stmdavc	r5!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^
  60:	5f700074 	svcpl	0x00700074
  64:	00747364 	rsbseq	r7, r4, r4, ror #6
  68:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
  6c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
  70:	61686320 	cmnvs	r8, r0, lsr #6
  74:	69730072 	ldmdbvs	r3!, {r1, r4, r5, r6}^
  78:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
  7c:	70006570 	andvc	r6, r0, r0, ror r5
  80:	6372735f 	cmnvs	r2, #2080374785	; 0x7c000001
  84:	5f455f00 	svcpl	0x00455f00
  88:	00737362 	rsbseq	r7, r3, r2, ror #6
  8c:	5f737362 	svcpl	0x00737362
  90:	657a6973 	ldrbvs	r6, [sl, #-2419]!	; 0x973
  94:	63657600 	cmnvs	r5, #0, 12
  98:	73726f74 	cmnvc	r2, #116, 30	; 0x1d0
  9c:	5c3a4400 	cfldrspl	mvf4, [sl], #-0
  a0:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xf73
  a4:	65726177 	ldrbvs	r6, [r2, #-375]!	; 0x177
  a8:	61654c5c 	cmnvs	r5, ip, asr ip
  ac:	495f6e72 	ldmdbmi	pc, {r1, r4, r5, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>
  b0:	65445f6e 	strbvs	r5, [r4, #-3950]	; 0xf6e
  b4:	5c687470 	cfstrdpl	mvd7, [r8], #-448	; 0xfffffe40
  b8:	635f796d 	cmpvs	pc, #1785856	; 0x1b4000
  bc:	7365646f 	cmnvc	r5, #1862270976	; 0x6f000000
  c0:	696e555c 	stmdbvs	lr!, {r2, r3, r4, r6, r8, sl, ip, lr}^
  c4:	5f335f74 	svcpl	0x00335f74
  c8:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xd65
  cc:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
  d0:	5c435f20 	mcrrpl	15, 2, r5, r3, cr0
  d4:	7373656c 	cmnvc	r3, #108, 10	; 0x1b000000
  d8:	335f6e6f 	cmpcc	pc, #1776	; 0x6f0
  dc:	74735f00 	ldrbtvc	r5, [r3], #-3840	; 0xf00
  e0:	5f6b6361 	svcpl	0x006b6361
  e4:	00706f74 	rsbseq	r6, r0, r4, ror pc
  e8:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
  ec:	736e7520 	cmnvc	lr, #32, 10	; 0x8000000
  f0:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
  f4:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
  f8:	5f700074 	svcpl	0x00700074
  fc:	52003331 	andpl	r3, r0, #-1006632960	; 0xc4000000
 100:	52444f5f 	subpl	r4, r4, #380	; 0x17c
 104:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
 108:	00632e6e 	rsbeq	r2, r3, lr, ror #28
 10c:	6e697576 	mcrvs	5, 3, r7, cr9, cr6, {3}
 110:	5f323374 	svcpl	0x00323374
 114:	65720074 	ldrbvs	r0, [r2, #-116]!	; 0x74
 118:	76726573 			; <UNDEFINED> instruction: 0x76726573
 11c:	52006465 	andpl	r6, r0, #1694498816	; 0x65000000
 120:	52444f5f 	subpl	r4, r4, #380	; 0x17c
 124:	6600745f 			; <UNDEFINED> instruction: 0x6600745f
 128:	646c6569 	strbtvs	r6, [ip], #-1385	; 0x569
 12c:	Address 0x0000012c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	34202955 	strtcc	r2, [r0], #-2389	; 0x955
   c:	322e372e 	eorcc	r3, lr, #12058624	; 0xb80000
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003241 	andeq	r3, r0, r1, asr #4
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000028 	andeq	r0, r0, r8, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0x202
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
  2c:	1e011a01 	vmlane.f32	s2, s2, s2
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	0800001c 	stmdaeq	r0, {r2, r3, r4}
  1c:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
  20:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  24:	41018e02 	tstmi	r1, r2, lsl #28
  28:	0d41200e 	stcleq	0, cr2, [r1, #-56]	; 0xffffffc8
  2c:	00000007 	andeq	r0, r0, r7
  30:	00000018 	andeq	r0, r0, r8, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	080000cc 	stmdaeq	r0, {r2, r3, r6, r7}
  3c:	0000000c 	andeq	r0, r0, ip
  40:	87080e41 	strhi	r0, [r8, -r1, asr #28]
  44:	41018e02 	tstmi	r1, r2, lsl #28
  48:	0000070d 	andeq	r0, r0, sp, lsl #14
  4c:	0000000c 	andeq	r0, r0, ip
  50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  54:	7c020001 	stcvc	0, cr0, [r2], {1}
  58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  5c:	00000018 	andeq	r0, r0, r8, lsl r0
  60:	0000004c 	andeq	r0, r0, ip, asr #32
  64:	080000d8 	stmdaeq	r0, {r3, r4, r6, r7}
  68:	000000a8 	andeq	r0, r0, r8, lsr #1
  6c:	87040e41 	strhi	r0, [r4, -r1, asr #28]
  70:	100e4101 	andne	r4, lr, r1, lsl #2
  74:	00070d41 	andeq	r0, r7, r1, asr #26
