###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18101   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        13325   # Number of read row buffer hits
num_read_cmds                  =        18101   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4785   # Number of ACT commands
num_pre_cmds                   =         4780   # Number of PRE commands
num_ondemand_pres              =          730   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2901989   # Cyles of rank active rank.0
rank_active_cycles.1           =      2046237   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7098011   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7953763   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16476   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           44   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           24   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           16   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            8   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1294   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6475   # Read request latency (cycles)
read_latency[40-59]            =         4495   # Read request latency (cycles)
read_latency[60-79]            =         1715   # Read request latency (cycles)
read_latency[80-99]            =          685   # Read request latency (cycles)
read_latency[100-119]          =          506   # Read request latency (cycles)
read_latency[120-139]          =          397   # Read request latency (cycles)
read_latency[140-159]          =          335   # Read request latency (cycles)
read_latency[160-179]          =          247   # Read request latency (cycles)
read_latency[180-199]          =          225   # Read request latency (cycles)
read_latency[200-]             =         3021   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.29832e+07   # Read energy
act_energy                     =  1.30918e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40705e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.81781e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.81084e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.27685e+09   # Active standby energy rank.1
average_read_latency           =      135.586   # Average read request latency (cycles)
average_interarrival           =      552.324   # Average request interarrival latency (cycles)
total_energy                   =  1.11033e+10   # Total energy (pJ)
average_power                  =      1110.33   # Average power (mW)
average_bandwidth              =     0.154462   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        17206   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12948   # Number of read row buffer hits
num_read_cmds                  =        17206   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4267   # Number of ACT commands
num_pre_cmds                   =         4261   # Number of PRE commands
num_ondemand_pres              =          140   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2427893   # Cyles of rank active rank.0
rank_active_cycles.1           =      2295065   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7572107   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7704935   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15541   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          223   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           76   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           35   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           16   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1275   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6498   # Read request latency (cycles)
read_latency[40-59]            =         4556   # Read request latency (cycles)
read_latency[60-79]            =         1619   # Read request latency (cycles)
read_latency[80-99]            =          687   # Read request latency (cycles)
read_latency[100-119]          =          417   # Read request latency (cycles)
read_latency[120-139]          =          368   # Read request latency (cycles)
read_latency[140-159]          =          289   # Read request latency (cycles)
read_latency[160-179]          =          233   # Read request latency (cycles)
read_latency[180-199]          =          208   # Read request latency (cycles)
read_latency[200-]             =         2331   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.93746e+07   # Read energy
act_energy                     =  1.16745e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.63461e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.69837e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.51501e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.43212e+09   # Active standby energy rank.1
average_read_latency           =      104.634   # Average read request latency (cycles)
average_interarrival           =      581.054   # Average request interarrival latency (cycles)
total_energy                   =  1.10658e+10   # Total energy (pJ)
average_power                  =      1106.58   # Average power (mW)
average_bandwidth              =     0.146825   # Average bandwidth
