{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "32982695-822e-40aa-ac5c-9777a4d94fb2",
   "metadata": {},
   "source": [
    "## Load Libraries and Firmware"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "3b5c048a",
   "metadata": {},
   "outputs": [],
   "source": [
    "# jupyter setup boilerplate\n",
    "%matplotlib inline\n",
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "from qick import *\n",
    "\n",
    "# for now, all the tProc v2 classes need to be individually imported (can't use qick.*)\n",
    "\n",
    "# the main program class\n",
    "from qick.asm_v2 import AveragerProgramV2\n",
    "# for defining sweeps\n",
    "from qick.asm_v2 import QickSpan, QickSweep1D"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "ab849bc3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": "\ntry {\nrequire(['notebook/js/codecell'], function(codecell) {\n  codecell.CodeCell.options_default.highlight_modes[\n      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n      Jupyter.notebook.get_cells().map(function(cell){\n          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n  });\n});\n} catch (e) {};\n"
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": "\ntry {\nrequire(['notebook/js/codecell'], function(codecell) {\n  codecell.CodeCell.options_default.highlight_modes[\n      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n      Jupyter.notebook.get_cells().map(function(cell){\n          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n  });\n});\n} catch (e) {};\n"
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "QICK running on ZCU216, software version 0.2.353\n",
      "\n",
      "Firmware configuration (built Sun Jun 15 17:47:17 2025):\n",
      "\n",
      "\tGlobal clocks (MHz): tProc dispatcher timing 430.080, RF reference 245.760\n",
      "\tGroups of related clocks: [tProc core clock, tProc timing clock, DAC tile 1, DAC tile 2, DAC tile 3], [DAC tile 0], [ADC tile 2]\n",
      "\n",
      "\t16 signal generator channels:\n",
      "\t0:\taxis_signal_gen_v6 - fs=9584.640 Msps, fabric=599.040 MHz\n",
      "\t\tenvelope memory: 65536 complex samples (6.838 us)\n",
      "\t\t32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 0 is 0_228, on JHC1\n",
      "\t1:\taxis_signal_gen_v6 - fs=9584.640 Msps, fabric=599.040 MHz\n",
      "\t\tenvelope memory: 16384 complex samples (1.709 us)\n",
      "\t\t32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 1 is 1_228, on JHC2\n",
      "\t2:\taxis_signal_gen_v6 - fs=9584.640 Msps, fabric=599.040 MHz\n",
      "\t\tenvelope memory: 32768 complex samples (3.419 us)\n",
      "\t\t32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 2 is 2_228, on JHC1\n",
      "\t3:\taxis_signal_gen_v6 - fs=9584.640 Msps, fabric=599.040 MHz\n",
      "\t\tenvelope memory: 16384 complex samples (1.709 us)\n",
      "\t\t32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 3 is 3_228, on JHC2\n",
      "\t4:\taxis_sg_mixmux8_v1 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 0 is 0_229, on JHC1\n",
      "\t5:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 16384 complex samples (38.095 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 1 is 1_229, on JHC2\n",
      "\t6:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 2 is 2_229, on JHC1\n",
      "\t7:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 16384 complex samples (38.095 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 3 is 3_229, on JHC2\n",
      "\t8:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 0 is 0_230, on JHC3\n",
      "\t9:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 1 is 1_230, on JHC4\n",
      "\t10:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 2 is 2_230, on JHC3\n",
      "\t11:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 3 is 3_230, on JHC4\n",
      "\t12:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 0 is 0_231, on JHC3\n",
      "\t13:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 1 is 1_231, on JHC4\n",
      "\t14:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 2 is 2_231, on JHC3\n",
      "\t15:\taxis_sg_int4_v2 - fs=6881.280 Msps, fabric=430.080 MHz\n",
      "\t\tenvelope memory: 8192 complex samples (19.048 us)\n",
      "\t\t32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 3 is 3_231, on JHC4\n",
      "\n",
      "\t10 readout channels:\n",
      "\t0:\taxis_dyn_readout_v1 - configured by tProc output 4\n",
      "\t\tfs=2457.600 Msps, decimated=307.200 MHz, 32-bit DDS, range=2457.600 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 4096 decimated (13.333 us)\n",
      "\t\ttriggered by tport 10, pin 0, feedback to tProc input 0\n",
      "\t\tADC tile 2, blk 0 is 0_226, on JHC7\n",
      "\t1:\taxis_dyn_readout_v1 - configured by tProc output 4\n",
      "\t\tfs=2457.600 Msps, decimated=307.200 MHz, 32-bit DDS, range=2457.600 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 4096 decimated (13.333 us)\n",
      "\t\ttriggered by tport 11, pin 0, feedback to tProc input 1\n",
      "\t\tADC tile 2, blk 2 is 2_226, on JHC7\n",
      "\t2:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 12, pin 0, feedback to tProc input 2\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t3:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 13, pin 0, feedback to tProc input 3\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t4:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 14, pin 0, feedback to tProc input 4\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t5:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 15, pin 0, feedback to tProc input 5\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t6:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 16, pin 0, feedback to tProc input 6\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t7:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 17, pin 0, feedback to tProc input 7\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t8:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 18, pin 0, feedback to tProc input 8\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t9:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 Msps, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.2 (has edge counter, no weights)\n",
      "\t\tmemory 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 19, pin 0, feedback to tProc input 9\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\n",
      "\t8 digital output pins:\n",
      "\t0:\tPMOD0_0_LS\n",
      "\t1:\tPMOD0_1_LS\n",
      "\t2:\tPMOD0_2_LS\n",
      "\t3:\tPMOD0_3_LS\n",
      "\t4:\tPMOD0_4_LS\n",
      "\t5:\tPMOD0_5_LS\n",
      "\t6:\tPMOD0_6_LS\n",
      "\t7:\tPMOD0_7_LS\n",
      "\n",
      "\ttProc: qick_processor (\"v2\") rev 24, core execution clock 215.040 MHz\n",
      "\t\tmemories (words): program 4096, data 16384, waveform 1024\n",
      "\t\texternal start pin: PMOD1_0_LS\n",
      "\t\texternal stop pin: None\n",
      "\n",
      "\tDDR4 memory buffer: 1073741824 samples (3.495 sec), 128 samples/transfer\n",
      "\t\twired to readouts [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]\n",
      "\n",
      "\tMR buffer: 8192 samples (3.333 us), wired to readouts [0, 1]\n"
     ]
    }
   ],
   "source": [
    "soc = QickSoc('/home/xilinx/jupyter_notebooks/fw/2025-06-15_216_tprocv2r24_standard/qick_216.bit')\n",
    "soccfg = soc\n",
    "print(soccfg)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "46841009",
   "metadata": {
    "slideshow": {
     "slide_type": "notes"
    }
   },
   "source": [
    "## tProc basic functionality\n",
    "Write Data Registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "d4b46563",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Readout time 9 appears to conflict with previous readout ending at 104.796782?\n",
      "Readout time 19 appears to conflict with previous readout ending at 109.558687?\n",
      "Readout time 38 appears to conflict with previous readout ending at 119.082496?\n",
      "Readout time 76 appears to conflict with previous readout ending at 138.130115?\n",
      "Readout time 152 appears to conflict with previous readout ending at 176.225353?\n",
      "Readout time 1 appears to conflict with previous readout ending at 100.034877?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n",
      "Readout time 1 appears to conflict with previous readout ending at 101.000000?\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "macros:\n",
      "\tLabel(label='reg_wr_test')\n",
      "\tWriteReg(dst='r0', src=12345678)\n",
      "\tWriteReg(dst='r1', src=12345678)\n",
      "\tWriteReg(dst='r2', src=12345678)\n",
      "\tWriteReg(dst='r3', src=12345678)\n",
      "\tWriteReg(dst='r4', src=12345678)\n",
      "\tWriteReg(dst='r5', src=12345678)\n",
      "\tWriteReg(dst='r6', src=12345678)\n",
      "\tWriteReg(dst='r7', src=12345678)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b100>}, t_regs={'t': 430})\n",
      "\tWriteReg(dst='r8', src=12345678)\n",
      "\tWriteReg(dst='r9', src=12345678)\n",
      "\tWriteReg(dst='r10', src=12345678)\n",
      "\tWriteReg(dst='r11', src=12345678)\n",
      "\tWriteReg(dst='r12', src=12345678)\n",
      "\tWriteReg(dst='r13', src=12345678)\n",
      "\tWriteReg(dst='r14', src=12345678)\n",
      "\tWriteReg(dst='r15', src=12345678)\n",
      "\tWait(t=2, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5bbb0>}, t_regs={'t': 860})\n",
      "\tWriteReg(dst='r0', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b010>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r1', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b070>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r2', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5afe0>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r3', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5af80>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r4', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5af20>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r5', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5aec0>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r6', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ae60>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r7', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ae00>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r8', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ada0>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r9', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ad40>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r10', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ace0>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r11', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ac80>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r12', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ac20>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r13', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ab90>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r14', src='s_zero')\n",
      "\tWait(t=0.1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5ab30>}, t_regs={'t': 43})\n",
      "\tWriteReg(dst='r15', src='s_zero')\n",
      "\tLabel(label='time_test')\n",
      "\tWait(t=3, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5aad0>}, t_regs={'t': 1290})\n",
      "\tWriteReg(dst='r15', src=11)\n",
      "\tTrigger(ros=[0], pins=[0], t=4.7967819940476195, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a800>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5b040>}, t_regs={'t': 2063, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=12)\n",
      "\tTrigger(ros=[0], pins=[0], t=9.558686755952381, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5aa70>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a860>}, t_regs={'t': 4111, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=13)\n",
      "\tTrigger(ros=[0], pins=[0], t=19.082496279761905, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a950>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5b520>}, t_regs={'t': 8207, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=14)\n",
      "\tTrigger(ros=[0], pins=[0], t=38.130115327380956, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5aa10>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5b580>}, t_regs={'t': 16399, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=15)\n",
      "\tTrigger(ros=[0], pins=[0], t=76.22535342261905, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b550>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a8c0>}, t_regs={'t': 32783, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=16)\n",
      "\tTrigger(ros=[0], pins=[0], t=152.41582961309524, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a320>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a3b0>}, t_regs={'t': 65551, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=17)\n",
      "\tTrigger(ros=[0], pins=[0], t=304.79678199404765, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a230>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a020>}, t_regs={'t': 131087, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=18)\n",
      "\tTrigger(ros=[0], pins=[0], t=609.5586867559524, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a0b0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a050>}, t_regs={'t': 262159, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=19)\n",
      "\tTrigger(ros=[0], pins=[0], t=1219.082496279762, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59fc0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59f90>}, t_regs={'t': 524303, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=20)\n",
      "\tTrigger(ros=[0], pins=[0], t=2438.130115327381, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59f30>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59ff0>}, t_regs={'t': 1048591, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=21)\n",
      "\tTrigger(ros=[0], pins=[0], t=4876.225353422619, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59e70>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59e10>}, t_regs={'t': 2097167, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=22)\n",
      "\tTrigger(ros=[0], pins=[0], t=9752.415829613095, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59db0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59d50>}, t_regs={'t': 4194319, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=23)\n",
      "\tTrigger(ros=[0], pins=[0], t=19504.79678199405, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59cf0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59c90>}, t_regs={'t': 8388623, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=24)\n",
      "\tTrigger(ros=[0], pins=[0], t=39009.558686755954, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59c30>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59bd0>}, t_regs={'t': 16777231, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=25)\n",
      "\tTrigger(ros=[0], pins=[0], t=78019.08249627976, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59b70>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59b10>}, t_regs={'t': 33554447, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=26)\n",
      "\tTrigger(ros=[0], pins=[0], t=156038.1301153274, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59ab0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59a50>}, t_regs={'t': 67108879, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=27)\n",
      "\tTrigger(ros=[0], pins=[0], t=312076.22535342263, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f599f0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59990>}, t_regs={'t': 134217743, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=28)\n",
      "\tTrigger(ros=[0], pins=[0], t=624152.4158296131, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59930>, 'width': <qick.asm_v2.QickParam object at 0xffff51f598d0>}, t_regs={'t': 268435471, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=29)\n",
      "\tTrigger(ros=[0], pins=[0], t=1248304.7967819942, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59870>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59810>}, t_regs={'t': 536870927, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=30)\n",
      "\tTrigger(ros=[0], pins=[0], t=2496609.558686756, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f597b0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59750>}, t_regs={'t': 1073741839, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWait(t=2496609.523809524, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59630>}, t_regs={'t': 1073741824})\n",
      "\tDelay(t=2496609.523809524, auto=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f596f0>}, t_regs={'t': 1073741824})\n",
      "\tWriteReg(dst='r15', src=31)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59450>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f593f0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f595a0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=32)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a140>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59420>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a9b0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=33)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59300>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f592a0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f594b0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=34)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f591b0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59120>, 'width': <qick.asm_v2.QickParam object at 0xffff51f59360>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=35)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59060>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f59030>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58fd0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=36)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58f10>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58eb0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58e80>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=37)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58df0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58d90>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58d60>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=38)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f586d0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58670>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58fa0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=39)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f584f0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58490>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58460>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=40)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f583d0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58310>, 'width': <qick.asm_v2.QickParam object at 0xffff51f582e0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=41)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f585e0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f581c0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58190>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=42)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58400>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58070>, 'width': <qick.asm_v2.QickParam object at 0xffff51f58040>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=43)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58280>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b6a0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5b6d0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=44)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58130>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b7f0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5b820>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=45)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f58550>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5b8b0>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5b730>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=46)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5bdc0>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5be20>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5be50>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=47)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5bf10>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5bf70>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5bfa0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWriteReg(dst='r15', src=48)\n",
      "\tWait(t=1, auto=False, tag=None, no_warn=False, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a770>}, t_regs={'t': 430})\n",
      "\tTrigger(ros=[0], pins=[0], t=1, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff51f5a710>, 'width': <qick.asm_v2.QickParam object at 0xffff51f5a6e0>}, t_regs={'t': 430, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tEnd()\n",
      "registers:\n",
      "\tscratch: QickRegisterV2(addr=0, init=None)\n",
      "pulses:\n",
      "expanded ASM:\n",
      "\treg_wr_test:\n",
      "\t     NOP \n",
      "\treg_wr_test:\n",
      "\t     REG_WR r0 imm #12345678 \n",
      "\t     REG_WR r1 imm #12345678 \n",
      "\t     REG_WR r2 imm #12345678 \n",
      "\t     REG_WR r3 imm #12345678 \n",
      "\t     REG_WR r4 imm #12345678 \n",
      "\t     REG_WR r5 imm #12345678 \n",
      "\t     REG_WR r6 imm #12345678 \n",
      "\t     REG_WR r7 imm #12345678 \n",
      "\t     WAIT [&10] @430 time \n",
      "\t     REG_WR r8 imm #12345678 \n",
      "\t     REG_WR r9 imm #12345678 \n",
      "\t     REG_WR r10 imm #12345678 \n",
      "\t     REG_WR r11 imm #12345678 \n",
      "\t     REG_WR r12 imm #12345678 \n",
      "\t     REG_WR r13 imm #12345678 \n",
      "\t     REG_WR r14 imm #12345678 \n",
      "\t     REG_WR r15 imm #12345678 \n",
      "\t     WAIT [&20] @860 time \n",
      "\t     REG_WR r0 op -op(s0) \n",
      "\t     WAIT [&23] @43 time \n",
      "\t     REG_WR r1 op -op(s0) \n",
      "\t     WAIT [&26] @43 time \n",
      "\t     REG_WR r2 op -op(s0) \n",
      "\t     WAIT [&29] @43 time \n",
      "\t     REG_WR r3 op -op(s0) \n",
      "\t     WAIT [&32] @43 time \n",
      "\t     REG_WR r4 op -op(s0) \n",
      "\t     WAIT [&35] @43 time \n",
      "\t     REG_WR r5 op -op(s0) \n",
      "\t     WAIT [&38] @43 time \n",
      "\t     REG_WR r6 op -op(s0) \n",
      "\t     WAIT [&41] @43 time \n",
      "\t     REG_WR r7 op -op(s0) \n",
      "\t     WAIT [&44] @43 time \n",
      "\t     REG_WR r8 op -op(s0) \n",
      "\t     WAIT [&47] @43 time \n",
      "\t     REG_WR r9 op -op(s0) \n",
      "\t     WAIT [&50] @43 time \n",
      "\t     REG_WR r10 op -op(s0) \n",
      "\t     WAIT [&53] @43 time \n",
      "\t     REG_WR r11 op -op(s0) \n",
      "\t     WAIT [&56] @43 time \n",
      "\t     REG_WR r12 op -op(s0) \n",
      "\t     WAIT [&59] @43 time \n",
      "\t     REG_WR r13 op -op(s0) \n",
      "\t     WAIT [&62] @43 time \n",
      "\t     REG_WR r14 op -op(s0) \n",
      "\t     WAIT [&65] @43 time \n",
      "\t     REG_WR r15 op -op(s0) \n",
      "\ttime_test:\n",
      "\t     WAIT [&68] @1290 time \n",
      "\t     REG_WR r15 imm #11 \n",
      "\t     TRIG p0 set @2063 \n",
      "\t     TRIG p10 set @2063 \n",
      "\t     TRIG p0 clr @2073 \n",
      "\t     TRIG p10 clr @2073 \n",
      "\t     REG_WR r15 imm #12 \n",
      "\t     TRIG p0 set @4111 \n",
      "\t     TRIG p10 set @4111 \n",
      "\t     TRIG p0 clr @4121 \n",
      "\t     TRIG p10 clr @4121 \n",
      "\t     REG_WR r15 imm #13 \n",
      "\t     TRIG p0 set @8207 \n",
      "\t     TRIG p10 set @8207 \n",
      "\t     TRIG p0 clr @8217 \n",
      "\t     TRIG p10 clr @8217 \n",
      "\t     REG_WR r15 imm #14 \n",
      "\t     TRIG p0 set @16399 \n",
      "\t     TRIG p10 set @16399 \n",
      "\t     TRIG p0 clr @16409 \n",
      "\t     TRIG p10 clr @16409 \n",
      "\t     REG_WR r15 imm #15 \n",
      "\t     TRIG p0 set @32783 \n",
      "\t     TRIG p10 set @32783 \n",
      "\t     TRIG p0 clr @32793 \n",
      "\t     TRIG p10 clr @32793 \n",
      "\t     REG_WR r15 imm #16 \n",
      "\t     TRIG p0 set @65551 \n",
      "\t     TRIG p10 set @65551 \n",
      "\t     TRIG p0 clr @65561 \n",
      "\t     TRIG p10 clr @65561 \n",
      "\t     REG_WR r15 imm #17 \n",
      "\t     TRIG p0 set @131087 \n",
      "\t     TRIG p10 set @131087 \n",
      "\t     TRIG p0 clr @131097 \n",
      "\t     TRIG p10 clr @131097 \n",
      "\t     REG_WR r15 imm #18 \n",
      "\t     TRIG p0 set @262159 \n",
      "\t     TRIG p10 set @262159 \n",
      "\t     TRIG p0 clr @262169 \n",
      "\t     TRIG p10 clr @262169 \n",
      "\t     REG_WR r15 imm #19 \n",
      "\t     TRIG p0 set @524303 \n",
      "\t     TRIG p10 set @524303 \n",
      "\t     TRIG p0 clr @524313 \n",
      "\t     TRIG p10 clr @524313 \n",
      "\t     REG_WR r15 imm #20 \n",
      "\t     TRIG p0 set @1048591 \n",
      "\t     TRIG p10 set @1048591 \n",
      "\t     TRIG p0 clr @1048601 \n",
      "\t     TRIG p10 clr @1048601 \n",
      "\t     REG_WR r15 imm #21 \n",
      "\t     TRIG p0 set @2097167 \n",
      "\t     TRIG p10 set @2097167 \n",
      "\t     TRIG p0 clr @2097177 \n",
      "\t     TRIG p10 clr @2097177 \n",
      "\t     REG_WR r15 imm #22 \n",
      "\t     TRIG p0 set @4194319 \n",
      "\t     TRIG p10 set @4194319 \n",
      "\t     TRIG p0 clr @4194329 \n",
      "\t     TRIG p10 clr @4194329 \n",
      "\t     REG_WR r15 imm #23 \n",
      "\t     TRIG p0 set @8388623 \n",
      "\t     TRIG p10 set @8388623 \n",
      "\t     TRIG p0 clr @8388633 \n",
      "\t     TRIG p10 clr @8388633 \n",
      "\t     REG_WR r15 imm #24 \n",
      "\t     TRIG p0 set @16777231 \n",
      "\t     TRIG p10 set @16777231 \n",
      "\t     TRIG p0 clr @16777241 \n",
      "\t     TRIG p10 clr @16777241 \n",
      "\t     REG_WR r15 imm #25 \n",
      "\t     TRIG p0 set @33554447 \n",
      "\t     TRIG p10 set @33554447 \n",
      "\t     TRIG p0 clr @33554457 \n",
      "\t     TRIG p10 clr @33554457 \n",
      "\t     REG_WR r15 imm #26 \n",
      "\t     TRIG p0 set @67108879 \n",
      "\t     TRIG p10 set @67108879 \n",
      "\t     TRIG p0 clr @67108889 \n",
      "\t     TRIG p10 clr @67108889 \n",
      "\t     REG_WR r15 imm #27 \n",
      "\t     TRIG p0 set @134217743 \n",
      "\t     TRIG p10 set @134217743 \n",
      "\t     TRIG p0 clr @134217753 \n",
      "\t     TRIG p10 clr @134217753 \n",
      "\t     REG_WR r15 imm #28 \n",
      "\t     TRIG p0 set @268435471 \n",
      "\t     TRIG p10 set @268435471 \n",
      "\t     TRIG p0 clr @268435481 \n",
      "\t     TRIG p10 clr @268435481 \n",
      "\t     REG_WR r15 imm #29 \n",
      "\t     TRIG p0 set @536870927 \n",
      "\t     TRIG p10 set @536870927 \n",
      "\t     TRIG p0 clr @536870937 \n",
      "\t     TRIG p10 clr @536870937 \n",
      "\t     REG_WR r15 imm #30 \n",
      "\t     TRIG p0 set @1073741839 \n",
      "\t     TRIG p10 set @1073741839 \n",
      "\t     TRIG p0 clr @1073741849 \n",
      "\t     TRIG p10 clr @1073741849 \n",
      "\t     REG_WR r0 imm #1073741814 \n",
      "\t     TEST -op(s11 - r0) \n",
      "\t     JUMP HERE -if(S) -op(s11 - r0) -uf \n",
      "\t     TIME #1073741824 inc_ref \n",
      "\t     REG_WR r15 imm #31 \n",
      "\t     WAIT [&175] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #32 \n",
      "\t     WAIT [&182] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #33 \n",
      "\t     WAIT [&189] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #34 \n",
      "\t     WAIT [&196] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #35 \n",
      "\t     WAIT [&203] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #36 \n",
      "\t     WAIT [&210] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #37 \n",
      "\t     WAIT [&217] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #38 \n",
      "\t     WAIT [&224] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #39 \n",
      "\t     WAIT [&231] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #40 \n",
      "\t     WAIT [&238] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #41 \n",
      "\t     WAIT [&245] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #42 \n",
      "\t     WAIT [&252] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #43 \n",
      "\t     WAIT [&259] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #44 \n",
      "\t     WAIT [&266] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #45 \n",
      "\t     WAIT [&273] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #46 \n",
      "\t     WAIT [&280] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #47 \n",
      "\t     WAIT [&287] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     REG_WR r15 imm #48 \n",
      "\t     WAIT [&294] @430 time \n",
      "\t     TRIG p0 set @430 \n",
      "\t     TRIG p10 set @430 \n",
      "\t     TRIG p0 clr @440 \n",
      "\t     TRIG p10 clr @440 \n",
      "\t     JUMP HERE \n",
      "// PMEM content\n",
      "000000000000000000\n",
      "8c600000005e30a720\n",
      "8c600000005e30a721\n",
      "8c600000005e30a722\n",
      "8c600000005e30a723\n",
      "8c600000005e30a724\n",
      "8c600000005e30a725\n",
      "8c600000005e30a726\n",
      "8c600000005e30a727\n",
      "08110000058000d200\n",
      "39110120058000d200\n",
      "8c600000005e30a728\n",
      "8c600000005e30a729\n",
      "8c600000005e30a72a\n",
      "8c600000005e30a72b\n",
      "8c600000005e30a72c\n",
      "8c600000005e30a72d\n",
      "8c600000005e30a72e\n",
      "8c600000005e30a72f\n",
      "08110000058001a900\n",
      "39110260058001a900\n",
      "840000000000000020\n",
      "081100000580001080\n",
      "391102c00580001080\n",
      "840000000000000021\n",
      "081100000580001080\n",
      "391103200580001080\n",
      "840000000000000022\n",
      "081100000580001080\n",
      "391103800580001080\n",
      "840000000000000023\n",
      "081100000580001080\n",
      "391103e00580001080\n",
      "840000000000000024\n",
      "081100000580001080\n",
      "391104400580001080\n",
      "840000000000000025\n",
      "081100000580001080\n",
      "391104a00580001080\n",
      "840000000000000026\n",
      "081100000580001080\n",
      "391105000580001080\n",
      "840000000000000027\n",
      "081100000580001080\n",
      "391105600580001080\n",
      "840000000000000028\n",
      "081100000580001080\n",
      "391105c00580001080\n",
      "840000000000000029\n",
      "081100000580001080\n",
      "391106200580001080\n",
      "84000000000000002a\n",
      "081100000580001080\n",
      "391106800580001080\n",
      "84000000000000002b\n",
      "081100000580001080\n",
      "391106e00580001080\n",
      "84000000000000002c\n",
      "081100000580001080\n",
      "391107400580001080\n",
      "84000000000000002d\n",
      "081100000580001080\n",
      "391107a00580001080\n",
      "84000000000000002e\n",
      "081100000580001080\n",
      "391108000580001080\n",
      "84000000000000002f\n",
      "081100000580028000\n",
      "391108600580028000\n",
      "8c60000000000005af\n",
      "dda000300000040780\n",
      "dda000350000040780\n",
      "dda000100000040c80\n",
      "dda000150000040c80\n",
      "8c600000000000062f\n",
      "dda000300000080780\n",
      "dda000350000080780\n",
      "dda000100000080c80\n",
      "dda000150000080c80\n",
      "8c60000000000006af\n",
      "dda000300000100780\n",
      "dda000350000100780\n",
      "dda000100000100c80\n",
      "dda000150000100c80\n",
      "8c600000000000072f\n",
      "dda000300000200780\n",
      "dda000350000200780\n",
      "dda000100000200c80\n",
      "dda000150000200c80\n",
      "8c60000000000007af\n",
      "dda000300000400780\n",
      "dda000350000400780\n",
      "dda000100000400c80\n",
      "dda000150000400c80\n",
      "8c600000000000082f\n",
      "dda000300000800780\n",
      "dda000350000800780\n",
      "dda000100000800c80\n",
      "dda000150000800c80\n",
      "8c60000000000008af\n",
      "dda000300001000780\n",
      "dda000350001000780\n",
      "dda000100001000c80\n",
      "dda000150001000c80\n",
      "8c600000000000092f\n",
      "dda000300002000780\n",
      "dda000350002000780\n",
      "dda000100002000c80\n",
      "dda000150002000c80\n",
      "8c60000000000009af\n",
      "dda000300004000780\n",
      "dda000350004000780\n",
      "dda000100004000c80\n",
      "dda000150004000c80\n",
      "8c6000000000000a2f\n",
      "dda000300008000780\n",
      "dda000350008000780\n",
      "dda000100008000c80\n",
      "dda000150008000c80\n",
      "8c6000000000000aaf\n",
      "dda000300010000780\n",
      "dda000350010000780\n",
      "dda000100010000c80\n",
      "dda000150010000c80\n",
      "8c6000000000000b2f\n",
      "dda000300020000780\n",
      "dda000350020000780\n",
      "dda000100020000c80\n",
      "dda000150020000c80\n",
      "8c6000000000000baf\n",
      "dda000300040000780\n",
      "dda000350040000780\n",
      "dda000100040000c80\n",
      "dda000150040000c80\n",
      "8c6000000000000c2f\n",
      "dda000300080000780\n",
      "dda000350080000780\n",
      "dda000100080000c80\n",
      "dda000150080000c80\n",
      "8c6000000000000caf\n",
      "dda000300100000780\n",
      "dda000350100000780\n",
      "dda000100100000c80\n",
      "dda000150100000c80\n",
      "8c6000000000000d2f\n",
      "dda000300200000780\n",
      "dda000350200000780\n",
      "dda000100200000c80\n",
      "dda000150200000c80\n",
      "8c6000000000000daf\n",
      "dda000300400000780\n",
      "dda000350400000780\n",
      "dda000100400000c80\n",
      "dda000150400000c80\n",
      "8c6000000000000e2f\n",
      "dda000300800000780\n",
      "dda000350800000780\n",
      "dda000100800000c80\n",
      "dda000150800000c80\n",
      "8c6000000000000eaf\n",
      "dda000301000000780\n",
      "dda000351000000780\n",
      "dda000101000000c80\n",
      "dda000151000000c80\n",
      "8c6000000000000f2f\n",
      "dda000302000000780\n",
      "dda000352000000780\n",
      "dda000102000000c80\n",
      "dda000152000000c80\n",
      "8c6000001ffffffb20\n",
      "041100000590000000\n",
      "351115600590000000\n",
      "4c0800002000000000\n",
      "8c6000000000000faf\n",
      "08110000058000d200\n",
      "391115c0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000102f\n",
      "08110000058000d200\n",
      "391116a0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000010af\n",
      "08110000058000d200\n",
      "39111780058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000112f\n",
      "08110000058000d200\n",
      "39111860058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000011af\n",
      "08110000058000d200\n",
      "39111940058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000122f\n",
      "08110000058000d200\n",
      "39111a20058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000012af\n",
      "08110000058000d200\n",
      "39111b00058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000132f\n",
      "08110000058000d200\n",
      "39111be0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000013af\n",
      "08110000058000d200\n",
      "39111cc0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000142f\n",
      "08110000058000d200\n",
      "39111da0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000014af\n",
      "08110000058000d200\n",
      "39111e80058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000152f\n",
      "08110000058000d200\n",
      "39111f60058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000015af\n",
      "08110000058000d200\n",
      "39112040058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000162f\n",
      "08110000058000d200\n",
      "39112120058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000016af\n",
      "08110000058000d200\n",
      "39112200058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000172f\n",
      "08110000058000d200\n",
      "391122e0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c60000000000017af\n",
      "08110000058000d200\n",
      "391123c0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "8c600000000000182f\n",
      "08110000058000d200\n",
      "391124a0058000d200\n",
      "dda00030000000d700\n",
      "dda00035000000d700\n",
      "dda00010000000dc00\n",
      "dda00015000000dc00\n",
      "3c0025600000000000\n"
     ]
    }
   ],
   "source": [
    "from qick.asm_v2 import QickProgramV2\n",
    "\n",
    "prog = QickProgramV2(soccfg)\n",
    "prog.declare_readout(ch=0, length=100)\n",
    "prog.label('reg_wr_test')\n",
    "# Write all the Data registers with some value\n",
    "prog.write_reg(dst='r0',  src=12345678)\n",
    "prog.write_reg(dst='r1',  src=12345678)\n",
    "prog.write_reg(dst='r2',  src=12345678)\n",
    "prog.write_reg(dst='r3',  src=12345678)\n",
    "prog.write_reg(dst='r4',  src=12345678)\n",
    "prog.write_reg(dst='r5',  src=12345678)\n",
    "prog.write_reg(dst='r6',  src=12345678)\n",
    "prog.write_reg(dst='r7',  src=12345678)\n",
    "prog.wait(t=1)\n",
    "prog.write_reg(dst='r8',  src=12345678)\n",
    "prog.write_reg(dst='r9',  src=12345678)\n",
    "prog.write_reg(dst='r10', src=12345678)\n",
    "prog.write_reg(dst='r11', src=12345678)\n",
    "prog.write_reg(dst='r12', src=12345678)\n",
    "prog.write_reg(dst='r13', src=12345678)\n",
    "prog.write_reg(dst='r14', src=12345678)\n",
    "prog.write_reg(dst='r15', src=12345678)\n",
    "# Write all the Data registers to 0\n",
    "prog.wait(t=2)\n",
    "prog.write_reg(dst='r0',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r1',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r2',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r3',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r4',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r5',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r6',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r7',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r8',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r9',  src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r10', src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r11', src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r12', src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r13', src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r14', src='s_zero')\n",
    "prog.wait(t=0.1)\n",
    "prog.write_reg(dst='r15', src='s_zero')\n",
    "\n",
    "prog.label('time_test')\n",
    "prog.wait(t=3)\n",
    "# Test the Dispatcher execution time\n",
    "for N in range(11,31):\n",
    "    prog.write_reg(dst='r15', src=N)\n",
    "    prog.trigger(ros=[0], pins=[0], t=prog.cycles2us(2**N+15))\n",
    "\n",
    "# Increase usr_time to test upper time bits\n",
    "# Need to force internal register because tProc can't write it directly\n",
    "# use an internal register to sync the testbench\n",
    "# Wait for time to be 2**30\n",
    "prog.wait(t=prog.cycles2us(2**30))\n",
    "# Increase reference to 2**30\n",
    "prog.delay(t=prog.cycles2us(2**30))\n",
    "\n",
    "for N in range(31,49):\n",
    "    prog.write_reg(dst='r15', src=N)\n",
    "    # Force reference from testbench to be 2**N\n",
    "    # prog.delay(t=prog.cycles2us(2**N))\n",
    "    # Wait 1us\n",
    "    prog.wait(t=1)\n",
    "    # Push trigger after another 1us\n",
    "    prog.trigger(ros=[0], pins=[0], t=1)\n",
    "prog.end()\n",
    "\n",
    "\n",
    "print(prog)\n",
    "prog.print_pmem2hex()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a48c1b1d",
   "metadata": {},
   "source": [
    "# Test issue 359"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "0ff8d24e",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "macros:\n",
      "\tLabel(label='arith_test')\n",
      "\tWriteReg(dst='r0', src=10)\n",
      "\tWriteReg(dst='r1', src=3)\n",
      "\tAsmInst(inst={'CMD': 'PA', 'C_OP': '3', 'R1': 'r0', 'R2': 'r1'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'PB', 'C_OP': '3', 'R1': 's6', 'R2': 'r0', 'R3': 'r1'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tAsmInst(inst={'CMD': 'NOP'}, addr_inc=1)\n",
      "\tWriteReg(dst='r2', src=1234)\n",
      "\tWriteReg(dst='r3', src='s6')\n",
      "\tWriteReg(dst='r4', src='s7')\n",
      "\tEnd()\n",
      "registers:\n",
      "pulses:\n",
      "expanded ASM:\n",
      "\tarith_test:\n",
      "\t     NOP \n",
      "\tarith_test:\n",
      "\t     REG_WR r0 imm #10 \n",
      "\t     REG_WR r1 imm #3 \n",
      "\t     PA 3 r0 r1 \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     PB 3 s6 r0 r1 \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     NOP \n",
      "\t     REG_WR r2 imm #1234 \n",
      "\t     REG_WR r3 op -op(s6) \n",
      "\t     REG_WR r4 op -op(s7) \n",
      "\t     JUMP HERE \n",
      "// PMEM content\n",
      "000000000000000000\n",
      "8c6000000000000520\n",
      "8c60000000000001a1\n",
      "644300001010800000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "646304200310000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "000000000000000000\n",
      "8c6000000000026922\n",
      "840000000300000023\n",
      "840000000380000024\n",
      "3c0002400000000000\n"
     ]
    }
   ],
   "source": [
    "from qick.asm_v2 import QickProgramV2, AsmInst\n",
    "\n",
    "prog = QickProgramV2(soccfg)\n",
    "prog.declare_readout(ch=0, length=100)\n",
    "prog.label('arith_test')\n",
    "prog.write_reg(dst='r0',  src=10)\n",
    "prog.write_reg(dst='r1',  src=3)\n",
    "# inst = AsmInst(inst={'CMD':\"REG_WR\", 'DST': 's2', 'SRC':'imm', 'LIT':'#49'}, addr_inc=1)\n",
    "# prog.append_macro(inst)\n",
    "# inst = AsmInst(inst={'CMD':\"ARITH\", 'C_OP': 'T', 'R1':'r0', 'R2':'r1'}, addr_inc=1)\n",
    "# prog.append_macro(inst)\n",
    "# inst = AsmInst(inst={'CMD': 'JUMP', 'IF': 'NF', 'ADDR': '&5'}, addr_inc=1)\n",
    "# prog.append_macro(inst)\n",
    "inst = AsmInst(inst={'CMD': 'PA', 'C_OP': '3', 'R1':'r0', 'R2':'r1'}, addr_inc=1)\n",
    "prog.append_macro(inst)\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "inst = AsmInst(inst={'CMD': 'PB', 'C_OP': '3', 'R1':'s6', 'R2':'r0', 'R3':'r1'}, addr_inc=1)\n",
    "prog.append_macro(inst)\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.nop()\n",
    "prog.write_reg(dst='r2',  src=1234)\n",
    "prog.write_reg(dst='r3',  src='s6')\n",
    "prog.write_reg(dst='r4',  src='s7')\n",
    "\n",
    "prog.end()\n",
    "\n",
    "print(prog)\n",
    "\n",
    "prog.print_pmem2hex()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc0f5c8a",
   "metadata": {},
   "source": [
    "# Qubit Emulator \n",
    "Frequency Sweep"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "8354da74",
   "metadata": {},
   "outputs": [],
   "source": [
    "class FrequencySweepProgram(AveragerProgramV2):\n",
    "    def _initialize(self, cfg):\n",
    "        ro_ch = cfg['ro_ch']\n",
    "        gen_ch = cfg['gen_ch']\n",
    "        \n",
    "        self.declare_gen(ch=gen_ch, nqz=1)\n",
    "        self.declare_readout(ch=ro_ch, length=cfg['ro_len'])\n",
    "\n",
    "        self.add_readoutconfig(ch=ro_ch, name=\"myro\", freq=cfg['freq'], gen_ch=gen_ch)\n",
    "\n",
    "        self.add_gauss(ch=gen_ch, name=\"ramp\", sigma=cfg['ramp_len']/10, length=cfg['ramp_len'], even_length=True)\n",
    "        self.add_pulse(ch=gen_ch, name=\"mypulse\", ro_ch=ro_ch, \n",
    "                       style=\"flat_top\", \n",
    "                       envelope=\"ramp\", \n",
    "                       freq=cfg['freq'], \n",
    "                       length=cfg['flat_len'],\n",
    "                       phase=cfg['phase'],\n",
    "                       gain=cfg['gain'], \n",
    "                      )\n",
    "\n",
    "        self.add_loop(\"freq_sweep\", self.cfg[\"steps\"])\n",
    "\n",
    "    def _body(self, cfg):\n",
    "        # send the config to the dynamic RO\n",
    "        self.send_readoutconfig(ch=cfg['ro_ch'], name=\"myro\", t=0)\n",
    "        self.pulse(ch=cfg['gen_ch'], name=\"mypulse\", t=0.1)\n",
    "        self.trigger(ros=[cfg['ro_ch']], pins=[0], t=cfg['trig_time'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "48274e84",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "3fbc40c3fb73473ea7b950566b9fcb62",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/1 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "990dadbfc2854948a040f89ccb07c5aa",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/5 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "Text(0.5, 0, 'freq')"
      ]
     },
     "execution_count": 44,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYsAAAEGCAYAAACUzrmNAAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjUuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/YYfK9AAAACXBIWXMAAAsTAAALEwEAmpwYAAA2m0lEQVR4nO3deZRcV3Xo/++uujV1DT23ppYsWZatycKyJM/wbPyIAQM2MRgTA05iP34JTmJ4Lwts1uKH81gkwEvC8BzCcoAfJiQYAwEr4CEeohjb2EYesGXJtmRLllpTz0N1TXc4vz9utWjZLXVLXVW3unt/1tLqqlu37t23u1W7zz3n7CPGGJRSSqnjCQUdgFJKqfqnyUIppdSkNFkopZSalCYLpZRSk9JkoZRSalJW0AFUS1tbm1m6dGnQYSil1Izy9NNP9xpj2t+4fdYmi6VLl7J169agw1BKqRlFRF6faLvehlJKKTUpTRZKKaUmpclCKaXUpGZtn4VSqv7Ztk1XVxeFQiHoUOaceDxOZ2cnkUhkSvtrslBKBaarq4t0Os3SpUsRkaDDmTOMMfT19dHV1cWyZcum9B69DaWUCkyhUKC1tVUTRY2JCK2trSfUoqtashCR74pIt4hsG7etRUQeEJGd5a/N4167RUR2icjLInLZuO0bROSF8mvfEP2tUmpW0f/SwTjR73s1WxbfA975hm03Aw8ZY1YAD5WfIyKrgWuANeX3fFNEwuX3/CPwcWBF+d8bjzl3OSU4+Dz89k545G/h+bugNAr5AdjzGJRyQUeolJolqtZnYYx5RESWvmHzFcDF5cd3AFuAz5S332mMKQK7RWQXcI6I7AEyxphfA4jI94ErgXurFXe9G+0/wLb7vs3Sg/fSnt1JyNhHvW5S8/FGewgbl6HEYlJvu5GwAOs+BA0twQStlDquLVu2EI1GueCCCypyvPvuu4+bbroJ13W54YYbuPnmm6d9zFp3cM8zxhwEMMYcFJGO8vZFwBPj9usqb7PLj9+4fUIi8nH8VghLliypYNjB8hyHZ2+7lqah7Szz9nGuGJ7zlvNT7110RZczkD6dLYdjnB3ayZ+NbGaHexaHkqv4wOhdNN7v/5I4va9hvef/BHwlSqmJbNmyhVQqVZFk4bouN954Iw888ACdnZ1s2rSJ973vfaxevXpax62XDu6Jbp6Z42yfkDHmdmPMRmPMxvb2N5U2mbH2/ubf2TB4H6VoE4923sCOqx7EfOL7RK/8CL9daniu6ecsX38vC97awU/WfAN5/8dZduUZ/Po93+Oq+O383L0A9+nvY0b7gr4UperKnj17WLlyJTfccANr167l2muv5cEHH+TCCy9kxYoVPPXUUwA89dRTXHDBBaxfv54LLriAl19+GYBcLsfVV1/NunXr+NCHPsS55547aZmhb3zjG6xevZp169ZxzTXXsGfPHr71rW/x1a9+lbPOOotf/epX9PT0cNVVV7Fp0yY2bdrEY489BsCtt97KRz/6Ud7+9rezYsUK/umf/ulNx3/qqac47bTTOPXUU4lGo1xzzTXcfffd0/5e1bplcVhEFpRbFQuA7vL2LmDxuP06gQPl7Z0TbJ9TvK3f42mriV++9V2cs+hsvrv3Lu575r4jr5/RegZZu4v7u79KLBzjP7YVAQhJiDPWnME/DBliB0MsefgHrHnvTUFdhlLH9Vf//iLbDwxX9JirF2b4/HvXHHefXbt28eMf/5jbb7+dTZs28a//+q88+uijbN68mb/+67/m5z//OStXruSRRx7BsiwefPBBPvvZz/LTn/6Ub37zmzQ3N/P888+zbds2zjrrrElj+tKXvsTu3buJxWIMDg7S1NTEn/zJn5BKpfjLv/xLAP7gD/6AT33qU1x00UXs3buXyy67jB07dgDw/PPP88QTTzA6Osr69eu5/PLLWbhw4ZHj79+/n8WLf/dx2tnZyZNPPnkS372j1TpZbAauA75U/nr3uO3/KiJ/DyzE78h+yhjjisiIiJwHPAl8DPi/NY45WKUc7f2/4uoliym++kN+/OoPiYQifOKsT7C+Yz2nNZ1GW6INz3g8ceAJ7t1zL+s71nN2x9ncs/senu1+lmKqyKc72vhf+/+LNWiyUGq8ZcuWceaZZwKwZs0aLr30UkSEM888kz179gAwNDTEddddx86dOxERbNvvK3z00Ue56Sb//9TatWtZt27dpOdbt24d1157LVdeeSVXXnnlhPs8+OCDbN++/cjz4eFhRkZGALjiiitIJBIkEgkuueQSnnrqqaOOY8ybb75UYsRZ1ZKFiPwQvzO7TUS6gM/jJ4m7ROR6YC/wQQBjzIsichewHXCAG40xbvlQf4o/siqB37E9pzq3i317eClmUQx5/P3Ff89AYYAN8zawvGn5UfuFJMQFiy7ggkW/u+f5ibM+4R/DLXLh9zeyzd1Ty9CVOiGTtQCqJRaLHXkcCoWOPA+FQjiOA8DnPvc5LrnkEn72s5+xZ88eLr74YmDiD+bJ/PKXv+SRRx5h8+bNfOELX+DFF1980z6e5/HrX/+aRCLxptfe+MH/xuednZ3s27fvyPOurq6jWh4nq2p9FsaYDxtjFhhjIsaYTmPMd4wxfcaYS40xK8pf+8ft/0VjzHJjzBnGmHvHbd9qjFlbfu3PzMn8dGaw/q6dvBiNArBh3gY+ePoHWfDaMC/93zs5+LXb2PPhP+Dg529lYPMvuf/zm9n1lW+x+0Mf4uDnb6XU5Y8NiIVjnOZl2BXJ47lekJej1Iw0NDTEokX+2Jrvfe97R7ZfdNFF3HXXXQBs376dF1544chrH/vYx470eYzxPI99+/ZxySWX8JWvfIXBwUGy2SzpdPpIywHg937v97jtttuOPH/uueeOPL777rspFAr09fWxZcsWNm3adNQ5Nm3axM6dO9m9ezelUok777yT973vfdP+HtRLB7c6huzh19gWi/KWgSZC9z3CS+/9AK/84Z/y0LY2nr5/H0OlOL95Dp772x+x63CK5x/r5bHUFby65RVevfw9PHPzNxj57TbOSCzn1ZjFjp1PB31JSs04n/70p7nlllu48MILcV33yPZPfOIT9PT0sG7dOr785S+zbt06GhsbAb9vYcGCBUcdx3VdPvKRj3DmmWeyfv16PvWpT9HU1MR73/tefvaznx3p4P7GN77B1q1bWbduHatXr+Zb3/rWkWOcc845XH755Zx33nl87nOfe1OrwbIsbrvtNi677DJWrVrF1VdfzZo102+1yWz9Q33jxo1mNix+tP2OT/KjZ+7nmvuhGM3wxHl/RXt7iEN9Fol0hGLewXMMkYhg2wYRMAYSyTBnynM8lT2T5a/+jNh7EvxF0738eeNVfPzKW4O+LKUA2LFjB6tWrQo6jJPmui62bROPx3n11Ve59NJLeeWVVygUClx//fX8+Mc/ruj5br311qM6wqdrou+/iDxtjNn4xn21kGCdK3bv4qoHhFc2vY+GTVfgbs9zqDwCNj9iE42HaV6c5PBufxSJMRBrsCjmXX7DOsDQu+hcos+XaNnwHPvl1eAuRqlZJpfLcckll2DbNsYY/vEf/5FoNEo0Gq14ogiaJos6Vzi8n4HFl9GV/D3Ynj+yPdMWp5h3OPe9pxKJhTm8e5jm+Q0MHMpx+jnzaV+S4uHvv0QiHWEIv5m6Yd+5DJw281tbStWLdDpd0+Wbb7311pqd6400WdQ5t7fInlPeTfNSQ3NTBy2Lkmz95R46z2jmv127klBIyGdLxBosNl2+jMHuHGecN59Ma4KFK5oZPJzjF7f9FoBFQyGecys7jl0pNTdosqhnpRz2SArTHmbpOfO54O2rcWyX/S8PsHxDB6GQP2QukYryx//nIiQkRw2ja2xPkGqKsfK8+bz8eBcNTitDkj/W2ZRS6ph0NFQdKw134476xf/mt7cCYEXC/P5fbmDJ6taj9g2FQxNOvAlHQlz6h6tpL+4h7LUyGLLftI9SSk1Gk0UdG+49QCjvD8NLNzZM61ipBoMbbmEwZCjYpUqEp5SaQzRZ1LHRva/hhv1k0dAYndax0i1xvHCMuJNkZ2/X5G9QStXMli1bePzxxyt2vD/+4z+mo6ODtWvXVuyYmizqWGH/65SiGQyGRGpqi6ofS+MCP+l09rfwysGXKhGeUqpCKp0s/vAP/5D77rtv8h1PgCaLOmYf2k8pmgGrSCg8vR9V06n+0iGLBlrY1/tKJcJTasabjSXKAd72trfR0lLZxc50NFQdK/UdohRdQSgx/XpOzSsXw+adtGZb6B/eX4HolKqwe2+GQy9Mvt+JmH8mvOtLx91ltpUorxZNFnWsNNBPKZoh2jj9H1ND5zws57ekvBb2F/ZMPzilZonZVqK8WjRZ1DEvm6WYyJBoik2+8yRC0Sjx0iBOpIWs/dz0g1Oq0iZpAVTLbCtRXi3aZ1HPRguUommSjfGKHK6BUcK0kPOyFTmeUnPFTCpRXi2aLOqYKcQxoShNzcmKHC9plfDCrYx6OotbqRMxk0qUA3z4wx/m/PPP5+WXX6azs5PvfOc70/4e6G2oOuZ4/miG9vlNFTlessFgnDi2G67I8ZSa6ZYuXcq2bduOPB/fahj/2vnnn88rr/xuFOEXvvAFAOLxOD/4wQ+OKlF+yimnMDw8zIoVK45aCxsgEonw6KOPvimO008/neeff/6obT/60Y8mjPn000/n9ttvP+51/fCHPzzu6ydDk0W9sgvYtAMwb35zRQ6ZarSgD8TOVOR4Ss11WqJcBc4d7sG22gDItL25k+tkZFoT0AexQhPGmJp1jCk1W82lEuXaZ1GnRva/TiHeiscI0XhlcnqyIw1A02ia4aKWKldKTZ0mizqVO7CXfKINNzxYsWMm5/t9II35FF0jvRU7rlJq9tNkUacKhw+Sj7fhxio3zDXa0YZlj5IqJuka7KnYcZVSs58mizpV6ummGG/GpCq3/kS4pZWInSVhpzg4dKBix1VKzX6aLOpUoW8EI2HC0yxNPl64MUPEHiXqpugd0jLlStWLSladHZv0t2rVKtasWcPXv/71ihxXk0Wdyg+PAhBtSVfsmKFkkqg9iuUlGRrVPgul6kUlk4VlWfzd3/0dO3bs4IknnuAf/uEfjqozdbI0WdSpYs6//ZRsTVXsmBIKETF5wiQZLfRV7LhKzVSzsUT5ggULOPvsswF/aO+qVavYv3/6laZ1nkWdcgoGYpDJTG851TeKhW1EUuRKQxU9rlLT9eWnvsxL/ZVdmGtly0o+c85njrvPbC5RvmfPHp599lnOPffcE/vGTUCTRZ1yS35JjnSqsskiHvFAIhRLhYoeV6mZaraWKM9ms1x11VV87WtfI5OZftUGTRZ1ynP9ZVRTyQq3LOL+nUevWNHDKjVtk7UAqmU2lii3bZurrrqKa6+9lt///d8/4Rgnon0Wdcrz/F/YxlTl+iwA4kk/CXklLSao1FTNpBLlxhiuv/56Vq1axf/8n/9z2tc+RpNFnfKMv4ZFUwWaj+MlUn6ywKnckFylZruZVKL8scce45//+Z95+OGHOeusszjrrLO45557pv09COQ2lIh8CrgBMMALwB8BDcCPgKXAHuBqY8xAef9bgOsBF/gLY8z9tY+6tjyTwJgSmUTlhs4CxDNx6Adxpr/6nlIz3WwsUX7RRRed1O2xydQ8WYjIIuAvgNXGmLyI3AVcA6wGHjLGfElEbgZuBj4jIqvLr68BFgIPisjpxhj3GKeY8UxuBC+UwFCgIVLhDu4m/3jhUqSix1VqLtIS5bU5b0JEbPwWxQHgFuDi8ut3AFuAzwBXAHcaY4rAbhHZBZwD/LrGMdeM038Qx4rjSoGQVPZOYbTJ7wOJ2jFczyUc0r4LpU6WliivImPMfuBvgb3AQWDIGPMfwDxjzMHyPgeBjvJbFgH7xh2iq7ztTUTk4yKyVUS29vTM3EJ5+cMHccIJvFDlh7dGmxoR45Isxcnauha3Umpqap4sRKQZv7WwDP+2UlJEPnK8t0ywbcIbcsaY240xG40xG9vb26cfbEDy3YdwrARuuPLjW62mDGGnSNyO6ZoWSqkpC2I01H8HdhtjeowxNvBvwAXAYRFZAFD+2l3evwsY30vUiX/batYq9HbjWglcy6n4scOZDGG3QMyO05fXWdxKqakJIlnsBc4TkQbxZ5NcCuwANgPXlfe5Dri7/HgzcI2IxERkGbACeIpZzB7ox7HieLHK9+GHMhkst0DMjXE421/x4yulZqead3AbY54UkZ8AzwAO8CxwO5AC7hKR6/ETygfL+79YHjG1vbz/jbN5JBSAMziAE05QnmpRUeFUirBTwHLj9A4dqvwJlFInbMuWLUSjUS644IJpH6tQKPC2t72NYrGI4zh84AMf4K/+6q+mfdxARkMZYz4PfP4Nm4v4rYyJ9v8i8MVqx1UvnKFhXCsOyco3/EKpFGG3iGXiDGYPV/z4SqkTt2XLFlKpVEWSRSwW4+GHHyaVSmHbNhdddBHvete7OO+886Z1XJ3BXYecrN+xHU5XvmkhloVlioRNnOGc3oZSc9tsLFEuIqTKZYJs28a27QnrR50oLSRYh0o5B5IQT1VnlnVYHIQYo4WBqhxfqZNx6K//muKOypYoj61ayfzPfva4+8zGEuWu67JhwwZ27drFjTfeqCXKZyu7aCAJyXR1kkUk5CHEGS3qaCilZmOJ8nA4zHPPPcfg4CDvf//72bZtG2vXrj2Rb8ubaLKoQ3bJbzKmk1Xo4QYiFiBxcqWRSfdVqlYmawFUy2wsUT6mqamJiy++mPvuu2/ayUL7LOqQ6/o5PJl68y9KJURjIZAQRbtUleMrNdvMpBLlPT09DA4OApDP53nwwQdZuXLltK4fNFnUJcfzy4enqpUsEn4RQdupfGVKpWajmVSi/ODBg1xyySWsW7eOTZs28Y53vIP3vOc90/4e6G2oOjS28FG6wgsfjYnEI5AFt/ITxJWaUWZjifJ169bx7LPPHvP1k6XJog55Ul74KF3ZtSzGxBrGkoU2LJWaDi1RrgJjjMGV6ix8NCaS9G9zGVd//EpNh5YoV4ExuRxuOIEnBVKR6tyGiqX8lku0qAsgKaWmRpNFnXFHhssLH+VJWNXp4I6l/eNGi3E841XlHEqp2UWTRZ3x+g/jhBO4UqjIFP2JxMpLqzaUEuSdfFXOoZSaXTRZ1JlSf3fVFj4a09Dq395qKDUwohPzlFJToMmizuR7xhY+qt6EOSuTJuzkSdgNjBR1aVWlgrZlyxYef/zxih7TdV3Wr19fkTkWoMmi7hT7e/0+i0j1JkGEUikiTo6400BfXpdWVSpo1UgWX//611m1alXFjqfJos6UBvpwwgm8WPU6nsPpNJY9SsRtoGe4p2rnUarezcYS5QBdXV388pe/5IYbbqjY90oH2tcZe3AQ14pjqjMQCoBQOk3EyRHxGhjI9lbvREqdgF/d9Qq9+yp7W7RtcYq3Xn36cfeZjSXKP/nJT/KVr3zlqHpT06XJos6UygsfSbJ6cyAkGsVycoTNAgZHNVmouW22lSj/xS9+QUdHBxs2bGDLli0n+N04Nk0WdcYeLUEYIqlo1c4hIkQoEiLJUP7lqp1HqRMxWQugWmZbifLHHnuMzZs3c88991AoFBgeHuYjH/kIP/jBD0441vG0z6LOlPJ+Rct4lSrOjomIjUgD2fxgVc+j1Gwwk0qU/83f/A1dXV3s2bOHO++8k7e//e3TThSgyaLulMojZlPp6iaLaNgDscjndFKeUpOZSSXKq0VvQ9UZp1wJtrHKySIW9ZvPpYLWKVdz12wsUT7exRdffOSW2XRpsqgzTrkSbCaVrOp54omwf76S1oZS6mRpiXIVGNeUV8lLN1T1PIlkFPLglcJVPY9Ss5mWKFeBcY0/EqOxSqvkjYll/DLlOJosVLBOZkSRmr4T/b5rsqgznsQxxq7awkdjYik/KRlNFipA8Xicvr4+TRg1Zoyhr6+PeDw+5ffobag645LAkCcVrW7LIprxb3OFbV0ASQWns7OTrq4uenq07EytxeNxOjs7p7y/Jos64pVK/ip5FEhGqtvBHc34x4+UNFmo4EQiEZYtWxZ0GGoK9DZUHfFGRvzy5KE88fDUm4cnI9qYQjyHiBPF9dzJ36CUmtM0WdQRb7BcnryKq+SNCaVShN0icTtGzslV9VxKqZkvkGQhIk0i8hMReUlEdojI+SLSIiIPiMjO8tfmcfvfIiK7RORlEbksiJhrwR0or5JXxYWPxoRSacJukZgTI1vSBZCUUscXVMvi68B9xpiVwFuAHcDNwEPGmBXAQ+XniMhq4BpgDfBO4JsiMiuH8BR6yutvh6ufLMJpv2URdWNkbU0WSqnjq3myEJEM8DbgOwDGmJIxZhC4ArijvNsdwJXlx1cAdxpjisaY3cAu4Jxaxlwrhb7ybaho9UtwhNJpLLdIxI0xWNB1uJVSxxdEy+JUoAf4/0TkWRH5togkgXnGmIMA5a8d5f0XAfvGvb+rvO1NROTjIrJVRLbOxKF4hf4+XKu6q+SNGeuzsLwYvdmBqp9PKTWzBZEsLOBs4B+NMeuBUcq3nI5hop7eCWfwGGNuN8ZsNMZsbG9vn36kNVYY8P/CN4nq/1hCDQ2E3SJhE6M/21318ymlZrYgkkUX0GWMebL8/Cf4yeOwiCwAKH/tHrf/+NKNncCBGsVaU8URf1RSNVfJGyOhECFTImRiDOnSqkqpSdQ8WRhjDgH7ROSM8qZLge3AZuC68rbrgLvLjzcD14hITESWASuAo1cUmSXs8pKqVqq6cyzGhMUlRIzhfF9NzqeUmrmCmsH958C/iEgUeA34I/zEdZeIXA/sBT4IYIx5UUTuwk8oDnCjMWZWziKzCw7EIZGqbsXZMVbIA2K6Wp5SalKBJAtjzHPAxgleuvQY+38R+GI1Y6oHpaILcUglq1vqY4xlGQjFGC0O1+R8SqmZS2dw1xHH9vvymzK1aVlEov758sVCTc6nlJq5NFnUEbe8pGq1V8kbE437DctSSZdWVUodnyaLOuJ6/iiodLI2LYtYg78qn12alV1ASqkK0mRRRzzjJ4tMlVfJGxNNJgBw3eoWLVRKzXyaLOqIR3lJ1YbqrpI3Jtrgn8+za3I6pdQMpsmijnjEMKZAKlablkUk6SeLsK1rYCmljk+TRZ0wrouRGB5F0tHatCxiGf82lFXU1fKUUsd30slCRH5RyUDmOi+bxQnH8aRINBytyTnHkkW8FMfxdESUUurYptOy+B8Vi0LhDvbjWjE8KdbsnLEmf4huopRg1B6t2XmVUjPPSSeLsXLiqjK8gW7ccLwmCx+NiTUlwXgk7LgugKSUOq4p9WyKyG4mKAtujDm14hHNUaXewzjhGF64duthW+k0lnOAuJPQpVWVUsc11WEw4+s4xfGL/LVUPpy5K9/TjRtO4lq1q9MUSqexnBxRV29DKaWOb0q3oYwxfeP+7TfGfA14e3VDm1uK/b244ThetPqr5I0JpVJYTp6Im2BAK88qpY5jqrehzh73NITf0qjN+M45wh7ox7XimHjtZlOHGhqw3DyWl6BvRBdAUkod21RvQ/3duMcOsBu4uvLhzF3O4DBuOAaJcM3OKaEQYa9A2LQwqKvlKaWOY0rJwhhzSbUDmeuKI3kQCKdqO0HOwiZEA4Oje2p6XqXUzDKdSXlnT76XmqpCzi/QFE/FanreiNggcbKFwZqeVyk1s0xnUt6fViwKRbHgj0xOpmuzlsUYK+z5yUJXy1NKHceUK8iJSDOwAn/oLMA/VyWiOcq2/b6KTGNt1rIYE40YkBD5fO1mjiulZp6pjoa6AbgJ6ASeA84Dfo0On60Yp7zwUUtTbSrOjonG/CRVKmhtKKXUsU31NtRNwCbg9XJn93qgp2pRzUGO5/dVNGVqmyziSb9ooVO7KiNKqRloqsmiYIwpAIhIzBjzEnBG9cKae7zy3b3GWieLtH9e19bV8pRSxzbVPosuEWkCfg48ICIDwIFqBTUXuSQwxqYp2VjT88ZTcegGnNrN71BKzTxTnWfx/vLDW0XkP4FG4L6qRTXHGNfFDTdgyNVs4aMxsXLLIlKszRoaSqmZ6YTX0zTG/Fc1ApnLvGwWx2rAlRwNVm1HQ8Ub/QWQIqXazu9QSs0suqxqHXBHsthWA24oj0ht+w7GFkCKleLYrl3TcyulZg5NFnXAGx7CsRpwQvmanzuSThFySzTYWqZcKXVsmizqgNt/GCfSgGPVfmJcKJXEcnLE7AQj9kjNz6+Umhk0WdQBt/8wttWAE6n9ZIdwOo3lFIg52rJQSh2bJos6kO/pwbUSeDG35ucOpTP+anlenOGitiyUUhMLLFmISFhEnhWRX5Sft4jIAyKys/y1edy+t4jILhF5WUQuCyrmahntGQDAi0+yYxWEM2kst4DlNdAzOlT7AJRSM0KQLYubgB3jnt8MPGSMWQE8VH6OiKwGrgHWAO8Evikis2oGWX6g/Bd9jdeyAJB4HMvNE/bi9I9oBRel1MQCSRYi0glcDnx73OYrgDvKj+8Arhy3/U5jTNEYsxvYBZxTo1BrojBSAMCq8VoWACJC2JQIkWAg21fz8yulZoagWhZfAz4NeOO2zTPGHAQof+0ob18E7Bu3X1d525uIyMdFZKuIbO3pmTl/JRdyfsd2PFnbCXljIiEbkQRDOV1aVSk1sZonCxF5D9BtjHl6qm+ZYJuZaEdjzO3GmI3GmI3t7e0nHWOtlYp+x3Yqkwnk/BHLA4mQHdUObqXUxE643EcFXAi8T0Tejb+QUkZEfgAcFpEFxpiDIrIAv7wd+C2JxePe38ksK2Jol/yc3dRY24qzYyLlslCFXO0nBSqlZoaatyyMMbcYYzqNMUvxO64fNsZ8BNgMXFfe7Trg7vLjzcA1IhITkWX4q/U9VeOwq8p1/f76tqZgWhaxuH/+YkHLfSilJhZEy+JYvgTcJSLXA3uBDwIYY14UkbuA7YAD3GiMqf2EhCpyy6vktTYGkywS6TiMglv0Jt9ZKTUnBZosjDFbgC3lx33ApcfY74vAF2sWWI15xMB4NCVrW558TCKT8JOFrpanlDoGncFdB1ziGAqkY8Eki1izv+BSuKi/DkqpiemnQ8CM4+BJHI9CzRc+GhMvlymPFurprqRSqp5osgiYOzyMa8VxpUDCSgQSQ7zZT1LRkq6Wp5SamCaLgLkDAzhWAjdUqPnCR2NiLSkwHlE7gOJUSqkZQZNFwNzeQzjhOE44uN7lcGMTlpMnZicoaS+3UmoCmiwC5vUdwrXigaxlMSacSfvJwomTtbOBxaGUql+aLAJW6jmEE07gRJzAYghnMlhOnqibIFvSZKGUejNNFgHLdx/GseK48QnLXdVEKO23LCJegsGC1odSSr2ZJouA5XoH8MIxvIbgfhQSDhM2ecJegp7RwcDiUErVL00WAcsP+sX7wslgfxRja1r06gJISqkJaLIIWDHrF++Lpmu/8NF4ltggCfqHDwcah1KqPmmyCFih4PdVpBuDmb09xl/TIsbAyKFA41BK1SdNFgErlfwSGy2twaxlMSYaASTE8MhwoHEopeqTJouA2ca//TSvtSnQOGIN/poW+Xwu0DiUUvVJk0XAHOPXg2prago0jkTSL/VRzOsMbqXUm2myCJDxPFxpwJg8TcnGQGNpKFeedQqzal0ppVSFaLIIkDc6ih1J4UqWxmiwySLe7K/SZ+WDKWaolKpvmiwC5A4NYVtJ7FCOTCyYJVXHJFr8DnYrHwk0DqVUfdJkESB3cAg7ksIOjxIJBfshnSiPxoqVGgKNQylVnzRZBMgdHMCOJLGt4EcgxVsbCblFYqUktmcHHY5Sqs5osgiQ03PQb1lEC0GHQjiTIWpnSdhpRkpaTFApdTRNFgHKHjjgr2WRCH4EUri5mUhphLiTYqg4FHQ4Sqk6o8kiQMOH+gDwgp28DUC4qYmonSXqpejLDwQdjlKqzmiyCFBuwF9oKJyyAo4ExLKwvFHCJsXBoe6gw1FK1RlNFgEqjPgdyYlMfYxAilBAJM2h/q6gQ1FK1RlNFgEqFjwAWlqbA47EF7VskAg9A1p5Vil1NE0WASrZ/rd/XkdHwJH44nF/9vbwoHZwK6WOpskiQGMVZxe2tgQciS+R8icG5kaCH8qrlKovmiwC5NCA8XK0plqDDgWAVJs/LMvOBT+UVylVXzRZBMQY41ecZZSWeH20LBrntwEQzuqvhVLqaDX/VBCRxSLynyKyQ0ReFJGbyttbROQBEdlZ/to87j23iMguEXlZRC6rdczV4I2O4lgp7NAoTfGmoMMBoGGB38KJ5oNdD1wpVX+C+BPSAf6XMWYVcB5wo4isBm4GHjLGrAAeKj+n/No1wBrgncA3RSQcQNwV5fT0+HWh6qCI4JhYWwthp0Cs2IAxJuhwlFJ1pObJwhhz0BjzTPnxCLADWARcAdxR3u0O4Mry4yuAO40xRWPMbmAXcE5Ng64C99ABvzx5JB90KEdYLc1E7CwNdorhkq7FrZT6nUBvTovIUmA98CQwzxhzEPyEAoyNJ10E7Bv3tq7ythmtsPdVv4hgvH4qvFrt7UTtERJ2iv5Cf9DhKKXqSGDJQkRSwE+BTxpjjvdn7ERLt014j0REPi4iW0Vka09PTyXCrJrBPXv8IoIpL+hQjgi3tBCxs0TcFN2jvUGHo5SqI4EkCxGJ4CeKfzHG/Ft582ERWVB+fQEwVqCoC1g87u2dwIGJjmuMud0Ys9EYs7G9vb06wVfIyAG/iCCNwdeFGiPhMJbJYZHm9f59k79BKTVnBDEaSoDvADuMMX8/7qXNwHXlx9cBd4/bfo2IxERkGbACeKpW8VZLbsCf+NbQUgclZ8eJhkogKfb1vhZ0KEqpOhLEn7UXAh8FXhCR58rbPgt8CbhLRK4H9gIfBDDGvCgidwHb8UdS3WiMmfGzxkZzBhqgfV59lPoYE4sbEIvu3oNBh6KUqiM1TxbGmEeZuB8C4NJjvOeLwBerFlQASrY/XPaUhfWVLBrSUXBheFhHQymlfken6gbE8ZIY43JKx4KgQzlKuj0DQGGkGHAkSql6oskiAMZxcEJpDFnmpeYFHc5R0gv9eCLD+quhlPod/UQIgNPdTSmaoRQapinWFHQ4R8l0+iU/GkaTOotbKXWEJosA2Pv2+skiksUfHFY/kos7CLklMoVmncWtlDpCk0UASq9tpxTNUIzXT6mPMdEF84kX+kkVW+jO6VrcSimfJosAZHft9FsW6fqZvT0m3NJCrNhP3G1m7+CEcx+VUnOQJosA9O3tw0iYUEv9Fc+VUIiYGSZMCzsP7ww6HKVUndBkEYDBAX9OYcvC+lgh740arBKE0uzVZKGUKtNkEYDRUgMAy09dPMmewUg1+r8W/b2DwQailKobmixqzBhDUVowJseZpywLOpwJNS9oBKA4VD/l05VSwdJkUWPuwAD5WAcl6WFxuj5bFs1L/VnlieF4wJEopeqFJosaK+15nXyinXy0j0i4PpZTfaPM0nmE3BLpbAsFpxB0OEqpOqDJosYKLz1PId5CPlm/E96inZ0kCr00Fdo4kNXhs0opTRY11/3iLpAQxbagIzm26OLFJPI9JEttbO/WdS2UUposau7w3kEAMovqqzT5eBKNEpdhwtLGi3ufCTocpVQd0GRRYyOj/hIia1etCjiS40unAYny+oHdQYeilKoDmixqyBhD0TRjvCznnlrfyaL9FP8+Wb53NOBIlFL1QJNFDTnd3RSiHZRCPSxI1deiR2/UtmYpAJne+lojXCkVDE0WNZR/agv5hnbyiYG6K03+Rk1rTyNaHKJ9ZAk9ub6gw1FKBUyTRQ0d+NXjFGPNFDrcoEOZVPy05aSze2ksLubx154NOhylVMA0WdTQgdf99Sta18wPOJLJiWWRtgYIyTx+s+PBoMNRSgVMk0UNDZU6wJQ4/+z67twes3BpI0iI7n2Hgg5FKRUwTRY1Yh/cz0hiOSVeZ+28NUGHMyWLz1+JeA5NhxZie1pUUKm5TJNFjRz86V1k0510t+wjGUkGHc6UNJ6znuaBl1k0vI5nun4TdDhKqQBpsqiRV3+9DyNh8qvqbynVY4nMn0+LsxuLDv7jV/8edDhKqQBpsqgBr1SitzgfvBEuPGdj0OGckGUbOwHo26XVZ5WayzRZ1MDgL+6hv3E1PQ0v8u7llwUdzglZ/N7/TiLXzcLDS+ka6go6HKVUQDRZ1MC2Hz6AE2mgd3nPjOmvGBM/80wy9l7S9nL+5ZFvBR2OUiogmiyqrPjydvbLKhz6+eB7Phx0OCdMRDj1rSvxwg0UHn4l6HCUUgHRZFFlT3zldvpbVrN33jb+27Jzgg7npKz+2GXEir10jFzLliceDTocpVQANFlU0c6HHmaHvAOxX+OK694bdDgnLZ6KsX7161ie4fk7DpPtGQw6JKVUjc2YZCEi7xSRl0Vkl4jcHHQ8x+MZjwd+cRsP/8sBxLgMXPgSbzt1Q9BhTcvZN93E8te/jeUmuf3W7/LN+7+LMSbosJRSNSIz4T+8iISBV4B3AF3Ab4APG2O2H+s9GzduNFu3bj3hc73yH/fy3HAf6fZ2mvojvHb4QeLN7cQOH6I/nqMtvYHU/lcYsfPMjydYnIzSbbp4sRAj/dpLFA5toOClKMZPI59oJZO4lw9/9e8Ih8Ine/l1Y+Dxx3n8f9/FnqXvI1LsR0IeLY1Zhks2HVYfLZ376Dj9LVix5fTnYNvuEZa1CAOjgzjJPM2dy+h9pZvG3AAt8QayhTyDKXBLCQ5Gi8Sal2AXLdY3Jil5QE+JiOTIhrMcOJxhBIdUo01s9Bnyp13E6sYYuad/TfO8ReTnJykc6GZn9y5OTxry+U76Cym8YiOhvkFS6QzJzhRDAsX+HWS744QjKTpPHaE4sJ/0CAyOlGhccApELKx4OyVpobgwzfD+AyQbRhlODtK8KEVr7iCNrZ1sK0KpGKGhEfYO7uTiptNpzWUY6D7EYDzEiGNo8g6yaPUl9OzZRT8JDgwOkzx8iKZUiFKxh4yTwUmdTeTwfmKjWUqda4ml0mTaLQqLFzI4MMrowYN4w0NEF7US+umPCA85pM86E2mOUWhswJsXwxw8SLKhlUORxaTDOZaMvsSr3YYXwi2cOniQMzOGwYY2HC/McC7J/t69lEJJFi4+lZiVZW8ohGdGaXzpJTDDLFzaSveL/RQTEVpPaad1YYzSgkV0P7mfQbeXHrOYjkGLZKlErN1lyfplOI/8hkw8zYHUKZjGJE5HhO07nyHqDuLkRpnnZBg98y1kZT7Ltz9BW0cvuaE4hdQCMovnM+IZstkR0i2d5CgRGraJLWti7292kMl102rnkXgrZt5pFDqaCQ2BCVk0L0wSyr/O8JO/5XDsFBIllzAhSOVoXLoSq6sLSVs40TSZvlEG7v8vchcug6HddBcyeGYjbcsSRFviRHqzLBl+hoNhl6wTIZ5zebZjMeFMK9mCy8XNLQzZr0JulOHmtXjOLk7Z7zCydD6JngJLli9m/wP/RTR3CKuhkSHPw2tZzJ5m4axV7eSsFTz59D46wsMkFhdoy4YxhSheoY388E6c1lYGBodItxY5LbOY3MGX6BtoI29FaSiEmT/wAu7q09jXnyC6tJUlb2nFCoOzr5dn9jzGwqECybM+zEWXnnvSnzki8rQx5k1j/GdKsjgfuNUYc1n5+S0Axpi/OdZ7TiZZeMbjO3/0Q0rxqa01IZ6DGA8vHPWfGxcjYcTNEqYfs7aN/+cvLq/7cuQnwh4YYusd9/PSM68TcuKMplcSdoo4kQYsexTLyVNIVH6BccvOEvZsirFmwm4RL2QRsUcpRTNv2jfs5HGtBADi2UScPJ6EccaNRLPsHAg4VsPEJzTlyZMSOmpbvNCDG27AseJYbhE7cvz1PkJuiZBXwplkv4ow3tHxjotBMLjh2AkfUjwHE7JO6HxHzuvZeBI+so/l5HBD0SPHO+6xayjklo78HwYmva5KGv+7Ol3iuYhx8UIWl/+PJEs3nn9yxzlGsgj+JzU1i4B94553Aee+cScR+TjwcYAlS5ac8ElCEiK64AVahh7DtsPkEwXC1gJMsUg4aojLPEbzXXQn2jCJDCEvgusVyNg28yJCNr2c+NpG3vmO88kk20/yUutbpLmR8z95NUuHstz8y2+yeOC7rF+wiJd7F9P4Wgdeboiw9QISKhJJ5Bh1E7jSQKsTgVyOUjoKiQIjro0VipEadSDhsKgQxhkZwgsV6BGLmOtSaBokJ/NJZVuZP/pbmjMRhkwrvakNuIU+ilYGq80hXxymKW8oJiw64vPozidIJQ7QZh3Ccw4xes5b2bdrOwte6SY1YlNcvIZTLnk7h3c+Tt+uHOG2BfRbBUKJNkaGXqW9VMTLduOGIFpoJdEqkEsQG8lQjDbiWEPEi0OE4kms8CC2bROzIzjFPCUrh5uKkzAWRlxGIvMJ2w7xaIGEPUraGWVgwUJyJYtYJEnOGsWyd+NYCYZSCcKHfotjl0ixlOacIRRyMNEYXjwB2RiROAyubmGw/xCZkRCNWRfjRClGY9i2EHVzxEaHyYVi0FqigxSHZAGjrkM01EdDthciwySXrKXRK3Kwr4+itNBSLJDAJb9oKYVIG72HDhFvjRIegnw+T2ZwlBgQaXNxnBRpOUSh3aWveSGJAw6lXodCc5TDYZvmfDeNtkGc5TSmLCzLwkokOJR1aOruxXIOMzQvTW54CaFUnia3m1IeQqEYCZPHc7NYXhhjFwiNxom3Wwy3LOZ1xxC1+2i0S6RzBaJeF7YbohRZghNphKY0TbnXORRzGIk00FpsIn1wL8PtSSwTw5RGKMQhuqiRxp0eo22nkGiP0Ne/mYU7hVKykb5oiNHkJpKSJ5mEURFW9O7DdlwGaaInnKfNC0E8RXzkddzIIrqbHJoHXbJxG2/YYmSxId+6gKJtSNoR2vY/TZtZyFA+QcjLsiDeTSkSZTTfyUiyhUSkCze0i2h8FeFskdZUiJ6RGMPFAazEPPKNh+kwYex8jt7GFSR6cjSneogeKpIrdYDjMtgUoiXUQdaL0jFwHwvf8pOK/9+fKS2LDwKXGWNuKD//KHCOMebPj/Wek70NpZRSc9mxWhYzpYO7C1g87nkncCCgWJRSas6ZKcniN8AKEVkmIlHgGmBzwDEppdScMSP6LIwxjoj8GXA/EAa+a4x5MeCwlFJqzpgRyQLAGHMPcE/QcSil1Fw0U25DKaWUCpAmC6WUUpPSZKGUUmpSmiyUUkpNakZMyjsZItIDvH6Sb28DeisYzkyg1zw36DXPDdO55lOMMW8qQTFrk8V0iMjWiWYwzmZ6zXODXvPcUI1r1ttQSimlJqXJQiml1KQ0WUzs9qADCIBe89yg1zw3VPyatc9CKaXUpLRloZRSalKaLJRSSk1qTicLEXmniLwsIrtE5OYJXhcR+Ub59edF5Owg4qykKVzzteVrfV5EHheRtwQRZyVNds3j9tskIq6IfKCW8VXDVK5ZRC4WkedE5EUR+a9ax1hpU/jdbhSRfxeR35av+Y+CiLOSROS7ItItItuO8XrlPsOMMXPyH36p81eBU4Eo8Ftg9Rv2eTdwLyDAecCTQcddg2u+AGguP37XXLjmcfs9jF/Z+ANBx12Dn3MTsB1YUn7eEXTcNbjmzwJfLj9uB/qBaNCxT/O63wacDWw7xusV+wybyy2Lc4BdxpjXjDEl4E7gijfscwXwfeN7AmgSkQW1DrSCJr1mY8zjxpiB8tMn8FclnMmm8nMG+HPgp0B3LYOrkqlc8x8A/2aM2QtgjJnp1z2VazZAWkQESOEnC6e2YVaWMeYR/Os4lop9hs3lZLEI2DfueVd524nuM5Oc6PVcj/9XyUw26TWLyCLg/cC3ahhXNU3l53w60CwiW0TkaRH5WM2iq46pXPNtwCr8JZlfAG4yxni1CS8wFfsMmzGLH1WBTLDtjeOIp7LPTDLl6xGRS/CTxUVVjaj6pnLNXwM+Y4xx/T86Z7ypXLMFbAAuBRLAr0XkCWPMK9UOrkqmcs2XAc8BbweWAw+IyK+MMcNVji1IFfsMm8vJogtYPO55J/5fHCe6z0wypesRkXXAt4F3GWP6ahRbtUzlmjcCd5YTRRvwbhFxjDE/r0mElTfV3+1eY8woMCoijwBvAWZqspjKNf8R8CXj38zfJSK7gZXAU7UJMRAV+wyby7ehfgOsEJFlIhIFrgE2v2GfzcDHyiMKzgOGjDEHax1oBU16zSKyBPg34KMz+K/M8Sa9ZmPMMmPMUmPMUuAnwCdmcKKAqf1u3w28VUQsEWkAzgV21DjOSprKNe/Fb0khIvOAM4DXahpl7VXsM2zOtiyMMY6I/BlwP/5Iiu8aY14UkT8pv/4t/JEx7wZ2ATn8v0xmrCle8/8LtALfLP+l7ZgZXLFzitc8q0zlmo0xO0TkPuB5wAO+bYyZcPjlTDDFn/MXgO+JyAv4t2c+Y4yZ0aXLReSHwMVAm4h0AZ8HIlD5zzAt96GUUmpSc/k2lFJKqSnSZKGUUmpSmiyUUkpNSpOFUkqpSWmyUEopNSlNFkoppSalyUIppdSk5uykPKVqQUSWAr8wxqwtP/9Lflfx9E/wq55uN8ZcE1iQSk2BJgulgnEzsMwYUxSRpqCDUWoyehtKqWA8D/yLiHyEGb6mgpobNFkoVV0OR/8/i5e/Xg78A36Z8KdFRFv5qq5pslCqug4DHSLSKiIx4D34/+8WG2P+E/g0/hKnqeBCVGpy+teMUlVkjLFF5H8DTwK7gZfwq6L+QEQa8aufftUYMxhclEpNTqvOKqWUmpTehlJKKTUpTRZKKaUmpclCKaXUpDRZKKWUmpQmC6WUUpPSZKGUUmpSmiyUUkpN6v8HkW2sZalXURgAAAAASUVORK5CYII=",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAYUAAAEGCAYAAACKB4k+AAAAOXRFWHRTb2Z0d2FyZQBNYXRwbG90bGliIHZlcnNpb24zLjUuMSwgaHR0cHM6Ly9tYXRwbG90bGliLm9yZy/YYfK9AAAACXBIWXMAAAsTAAALEwEAmpwYAAAec0lEQVR4nO3deXhV1bnH8e+bgYQAiWRgJiIJiAyKECIGQRRqrVqtOFQcLohKRVTAqtfWTvbeWhW1oC0ookgtaLFgHXqLAmVQA0KCIoMIQUAQZB5khrDuH2dziAgYIOfsM/w+z5PnHPbZie96DP7ce613L3POISIiApDgdwEiIhI5FAoiIhKkUBARkSCFgoiIBCkUREQkKMnvAk5Fdna2a9Kkid9liIhEldLS0o3OuZyjfRbVodCkSRNKSkr8LkNEJKqY2cpjfabbRyIiEqRQEBGRIIWCiIgEKRRERCRIoSAiIkEKBRERCVIoiIhIkEJBjmvfgYPMXr6Z0cUrWLd9j9/liEiIRXXzmlS9gwcdi9Zu58OyjRQv28ScFZvZta8cgOenL2N0n0Ka1a3lc5UiEioKhTjnnGP5xp18uGwTxWUbmfnFJrbu2g9Afp2aXNe+EUX52dROq0b/sXO59rmZjOxVQIcmmT5XLiKhoFCIQ19v28OHZRv5cNlGZi7bxNptgdtCDU+rzg/Oqkun/GzOz8uibnrqt75vQr8ieo2azc0jP2LoDedyaet6fpQvIiGkUIgDW3ftY+ayTXy4LHBL6IsNOwHIrFGN85tmUZSfRae8bE7PSsPMjvlzGmem8Y87i7ht9BzuGlPKI1e15paOp4drGCISBgqFGLRr3wFmL98cDIKFa7bjHNSolkjhGZncWJhLUV42LerVIiHh2CFwNJk1qjH29o7cPXYuv/7nAr7etpv7LznzuGEiItFDoRAD9h04yLzVWwOTw2Wb+HjVFvaXO6olJnBu7mkM6t6cTvlZnN3oNJITT33BWfVqiTx/S3t+9c8F/GXqMtZv38ujPdpUyc8WEX8pFKLQoRVCxcs28mHZ4RVCZtCmYQZ9LjiDTnnZdGiSSfVqiSGpISkxgT/2aEPd9FSGTlnKhh17GXZTO9Kq6VdKJJrpb3AUqLhCaKY3ObzFWyGUl1ODa9s3oigvm/ObZpGRlhy2usyMQT9oTt30VH71z/n0HDGLl3p3IKtmSthqEJGqpVCIUF9v2xO8EihetjG4QqhBRirdzqpLp/wszm+aTb2M1O/5SaF343m55NRK4Z5X53LN8GL+2uc8crPS/C5LRE6COef8ruGkFRQUuFjZeW3rrn3M+mITH5YFJocPrRCqnZbM+XlZFOVl0yk/mybfs0LIT6Urt3Db6DkkJRijehfSplGG3yWJyFGYWalzruConykU/LFr3wHmrNhCsdc5vGDNNpyDNG+FUKe8bIryszirXvoJrxDyU9n6HfR6aTZbd+1j+M3t6dL8qNvAioiPFAoRYH/5QT5ZtZVi70rg4y8DK4SSE41zc2vTKS87uEKoWlJ0r+JZt30PvUfNYem6b3ji2rPp0a6R3yWJSAXHCwXNKYTIwYOOz77eHgyB2csPrxBq3SCDPp3OoCg/mw5Nasfcip266an8/WcdufOVUu4bN4912/dy54VNI/a2l4gcFlv/NfKRc44Vm3Z5D5L79gqhpjk1uKZdIzrlZ9GxaRanpVXzudrQS09NZtStHbj/9U95fOJi1m3fw6+vaEliFN0KE4lHCoVTsG679wyhssBS0TXeCqH6Galc3CKwQqgoLzJWCPkhJSmRoT9tS91aKYz8YDnrv9nD09e3JTU5NL0TInLqFAonYNuu/cz8IjAx/GHZRpZ5K4ROS0umKC+LfnnZdMrL4ozsGrpV4klIMH51RUvqZaTyv//6jE07ZjPivwrIqB6+fgoRqTyFwnHs3lfOnBWbAw+SKzu8Qqh6cmCF0E87NKYoL5uW9aNrhZAfbu/clJxaKdz/+jyuf24mo/sUxu0VlEgkUyhUsL/8IPNWbQ32CnxrhVDj2gzo1oxO+dmcEwMrhPxwVduGZNdM4WevlNJj2Ie83KeQ5tqwRySixPWS1IorhIq9FUI7vRVCrRqk0ykvsK9A4RmZMbdCyE8L12yj96g57N1fzou9O2jDHpEwU5/CEcrW7+BPk5Yw84tNbN65DwisECrKC+wr0LFpFrVrxP4KIT+t2ryLXqNms3rLbp65oS2Xtq7vd0kicUN9CkeolphA6cotdD0zJ9g5XD+jut9lxZWKG/b0GzOX31/ZilvOb+J3WSJxLy6vFCDQV6AVQv7bva+cu8fOZcri9fS/KE8b9oiEwfGuFOJ2tlT/4YkMhzbs6VnYmL9MXcaD//iU/eUH/S5LJG7F5e0jiSxJiQk8enVgw54hk7Vhj4if4vZKQSKLmTGwe3P+2KMNM5ZsoOeIWWzcsdfvskTijkJBIkrPwlxG3FLA5+u+4drhxazctNPvkkTiikJBIk73lnUZc3tHtu7ezzXDi5m/epvfJYnEDYWCRKT2p9fmH3cWkZKUyE9HzGT6kg1+lyQSFxQKErHy69Rkwl1FnJ5Vg9tensOEuav9Lkkk5ikUJKId2rCn8IxM7hs3j+HTlhHNvTUikU6hIBEvPTWZl28t5MpzGvD4xMU88vYiyg8qGERCQQvBJSpUS0pgyE/bUjc9hRfe14Y9IqGiUJCokZBgPHx5S+qmBzbs2bhjNi9owx6RKhWy20dm9pKZrTezBRWOZZrZJDNb6r3WrvDZL8yszMw+N7MfhqouiX63d27K0Bva8vGXW7j+uZms3bbb75JEYkYo5xReBi494thDwBTnXDNgivdnzKwlcAPQyvueYWam+wJyTFe1bcjLtxby1dbd9BhWzJJ13/hdkkhMCFkoOOdmAJuPOHwVMNp7Pxr4SYXjrznn9jrnlgNlQGGoapPY0Ck/m7//rCMHDjquHV7MnBVH/rqJyIkK9+qjus65tQDeax3veENgVYXzVnvHvsPM+ppZiZmVbNighqZ416pBBhP6FZFdK4WbRn7ExAVr/S5JJKpFypLUoz3H+qhrDp1zI5xzBc65gpycnBCXJdGgcWYa4+8solWDdPqNmcsrM1f4XZJI1Ap3KKwzs/oA3ut67/hqoHGF8xoBa8Jcm0Sx2jWqMfb2jnRrUYdfv7mQwe8uVpObyEkIdyi8BfTy3vcC3qxw/AYzSzGzM4BmwOww1yZRrnq1RJ67+fCGPQ9owx6RExayPgUzexXoCmSb2Wrgt8BjwDgzuw34ErgOwDm30MzGAYuAA0B/51x5qGqT2HXkhj0bd+zlLze2o0aKWnJEKiNu92iW2Pfq7C95+I35tG6YwUu9O5BdM8XvkkQigvZolrh0aMOeJdqwR6TSFAoS0w5t2LNNG/aIVIpCQWJe+9Nr849+2rBHpDIUChIX8nJq8kaFDXvGl2rDHpGjUShI3KiTnsq4n3XkvKaZ/Pz1eQybVqZeBpEjKBQkrtRKTWZU78CGPU9M/JzfvbVQG/aIVKDF2xJ3jtywZ8OOvdqwR8SjUJC4pA17RI5Ot48krt3euSnP9DxXG/aIeBQKEveuPKcBo7VhjwigUBABoCg/m3E/O59yb8Oe2cu1YY/EJ4WCiKdlg3TGexv23PyiNuyR+KRQEKngyA17/qoNeyTOKBREjlBxw57faMMeiTMKBZGj0IY9Eq/UpyByDIc27KmXXp0/TV6iDXskLuhKQeQ4zIwB3ZvxWI82zFiygZ4vzGLjjr1+lyUSMgoFkUq4QRv2SJxQKIhUUveWdRl7R2DDnh7Divl09Va/SxKpcgoFkRPQLjewYU9qciI3jJilDXsk5igURE6QNuyRWKZQEDkJ2rBHYpVCQeQkacMeiUVacC1yCrRhj8QahYLIKTrqhj23FJCRpg17JPro9pFIFam4Yc91zxfz9bY9fpckcsIUCiJV6NCGPWu27qH3qNls37Pf75JETohCQaSKFeVn8/wt7Slbv4O7/jaXfQf0ID2JHgoFkRDolJ/N49eczQdlG/nFhPlaripRQxPNIiFyTftGfLV1N09PWkKj2tUZ9IPmfpck8r0UCiIhdM/F+azesouhU5bSsHZ1ri9o7HdJIselUBAJITPjD1e3Ye22PfxywnzqpafSpXmO32WJHJPmFERCLDkxgWE3tSO/Tk3uGjOXRWu2+12SyDEpFETCoFZqMi/fWkit1CT6vDyHtdt2+12SyFEpFETCpF5GKqNu7cDOvQe4ddQc9TBIRFIoiIRRi3rpDL9ZPQwSuRQKImF2QbNsHlMPg0QoX0LBzAaY2QIzW2hmA71j55jZTDObb2Zvm1m6H7WJhMO17RsxqHtzxs9dzZDJS/0uRyQo7KFgZq2BO4BC4BzgCjNrBowEHnLOtQHeAB4Id20i4XRvt3yua9+IoVOWMq5kld/liAD+XCmcBcxyzu1yzh0ApgNXA2cCM7xzJgHX+FCbSNiYGY/2aEPnZtn8csJ8Zmi/Z4kAfoTCAqCLmWWZWRpwGdDYO36ld8513rHvMLO+ZlZiZiUbNugvkUQ39TBIpAl7KDjnPgMeJ3A1MBGYBxwA+gD9zawUqAXsO8b3j3DOFTjnCnJy1Bkq0U89DBJJfJlods696Jxr55zrAmwGljrnFjvnLnHOtQdeBZb5UZuIH9TDIJHCr9VHdbzXXKAH8GqFYwnAr4Dn/KhNxC/qYZBI4FefwngzWwS8DfR3zm0BeprZEmAxsAYY5VNtIr5RD4P4zZenpDrnOh/l2FBgqA/liESUa9s34qstu/nTZO3DIOGnR2eLRKB7u2kfBvGHQkEkAh3qYfh6u/ZhkPDSs49EIpR6GMQPlQ4FM2tnZvea2T1m1i6URYlIgHoYJNwqFQpm9htgNJAFZAOjzOxXoSxMRALUwyDhVNkrhZ5AB+fcb51zvwU6AjeFriwRqUg9DBIulQ2FFUBqhT+noI5jkbBSD4OEQ2VXH+0FFprZJMABPwA+MLNnAJxz94aoPhGpQD0MEmqVDYU3vK9DplV9KSJSGephkFCqVCg450aHuhARqRz1MEgoVXb10RVm9rGZbTaz7Wb2jZlp0bSIT9TDIKFS2YnmIUAvIMs5l+6cq+Wc0x7KIj5SD4OEQmVDYRWwwGm5g0hEUQ+DVLXKhsKDwP+Z2S/M7L5DX6EsTEQqRz0MUpUqGwp/AHYR6FWoVeFLRCKAehikqlR2SWqmc+6SkFYiIqdEPQxSFSp7pTDZzBQKIhHu3m75XNe+EUOnLGVcySq/y5EoVNkrhf7Ag2a2F9gPGOC0AkkksqiHQU5Vpa4UnHO1CDwdtSvwY+AK71VEIox6GORUVLZ57XZgOjAR+J33+pvQlSUip0I9DHKyKjunMADoAKx0zl0EnAtsDFlVInLK1MMgJ6OyobDHObcHwMxSnHOLgTNDV5aIVAX1MMiJqmworDaz04B/ApPM7E1gTaiKEpGqox4GORGVfUrq1d7b35nZVCCDwLyCiEQB9TBIZVV2SWqQc256KAoRkdDSPgxSGSccCiISndTDIJVR2TkFEYkB6mGQ76NQEIkztVKTGXVrB2qmqIdBvkuhIBKH6mdUZ9StHdihHgY5gkJBJE6dVT+d4Te3Uw+DfItCQSSOdW6Wwx97tFEPgwRp9ZFInLuuoDFfbd3NkMlL1cMgCgURgQHdmrF6y271MIhCQUQCPQx/7NGGdephiHuaUxARQD0MEqBQEJEg9TCIQkFEvkU9DPHNl1AwswFmtsDMFprZQO9YWzObZWafmFmJmRX6UZuIqIchnoU9FMysNXAHUAicA1xhZs2AJ4BHnHNtCWz1+US4axORw9TDEJ/8WH10FjDLObcLwMymA1cDDkj3zslAm/iI+E49DPHHj1BYAPzBzLKA3cBlQAkwEHjXzJ4kcAVTdLRvNrO+QF+A3NzccNQrEtfUwxBfwn77yDn3GfA4MInA7m3zgANAP2CQc64xMAh48RjfP8I5V+CcK8jJ0TpqkVA71MPQuVk2v5wwnxlLNvhdkoSQLxPNzrkXnXPtnHNdgM3AUqAXMME75XUCcw4iEgHUwxA//Fp9VMd7zQV6AK8SmEO40DvlYgJBISIRQj0M8cGvPoXxZrYIeBvo75zbQmBF0lNmNg94FG/eQEQih3oYYp9F8zKzgoICV1JS4ncZInHn/aUbuHXUHDo2zeKl3h2olqQ+2GhiZqXOuYKjfaZ/kyJywtTDELv0lFQROSnqYYhNCgUROWnqYYg9CgUROWnahyH2aE5BRE6Jehhii0JBRE6Zehhih0JBRKqEehhig0JBRKqM9mGIfgoFEalS6mGIblp9JCJVTj0M0UuhICIhoR6G6KRQEJGQUA9DdNKcgoiEjHoYoo9CQURCSj0M0UWhICIhpx6G6KFQEJGwUA9DdFAoiEjYqIch8mn1kYiElXoYIptCQUTCTj0MkUuhICJhpx6GyKU5BRHxxZE9DKUrN/tdkqBQEBEfHephyKiezDXDZ3Lf3z9hzVb1MfhJoSAivqqfUZ1/D+zMnRfm8c78tVz05DSeeu9zduw94HdpcUmhICK+S09N5qEftWDKfRdySat6PPufMroOnsZrs7+k/KCWrYaTQkFEIkbjzDSe7XkuE+4qIjezOg9NmM/lz7zP+0s3+F1a3FAoiEjEaZdbm/H9ivjLje3Yue8At7w4m96jZrN03Td+lxbzFAoiEpHMjMvPrs/k+y7kl5e1oHTlFi4d+j4PvzGfjTv2+l1ezFIoiEhES0lKpG+XPKY/cBE3n5fLa3NW0XXwNIZNK2PP/nK/y4s5CgURiQqZNarxyFWteW9QFzo2zeKJiZ/T7anpvPnJV3qGUhVSKIhIVMnLqcnIXgWMveM8MqonM+C1T/jJsGJKVqj5rSooFEQkKhXlZfP2PRcw+Nqz+Xrbbq59biZ3jSll5aadfpcW1fTsIxGJWokJxnUFjbn87Pq8MGM5z01fxqRF6+hd1IS7L2pGRlqy3yVGHV0piEjUS6uWxIDuzZj2QFeuPrchIz9YzoVPTuXlD5ezv1yb+ZwIhYKIxIy66ak8ce05vHPPBbRqkM7v3l7ED/80g/cWfq3J6EpSKIhIzGnVIIO/3XYeL/UuwAz6vlJKzxdmseCrbX6XFvEUCiISk8yMi1vUZeLALvzPVa1Ysm4HP/7zB/x83Dy+3rbH7/Iili+hYGYDzGyBmS00s4Hesb+b2Sfe1woz+8SP2kQktiQnJnDL+U2Y9kBX+nZpytvz1tD1yak8PWkJO/Uk1u+wcN9nM7PWwGtAIbAPmAj0c84trXDOU8A259zvj/ezCgoKXElJSSjLFZEYs2rzLh6fuJh3Pl1LnVop3H/JmVzTvhGJCeZ3aWFjZqXOuYKjfebHlcJZwCzn3C7n3AFgOnD1oQ/NzIDrgVd9qE1EYlzjzDT+fGM7xvcromHt6jw4/lMuf+Z9Pli60e/SIoIfobAA6GJmWWaWBlwGVNy1uzOwruKVg4hIVWt/em0m9Cvi2Z7nsmPvAW5+8SP6vDyHsvXx/STWsN8+AjCz24D+wA5gEbDbOTfI+2w4UOace+oY39sX6AuQm5vbfuXKleEpWkRi1p795YwuXsGf/1PGrv3l3FiYy8DuzciqmeJ3aSFxvNtHvoTCtwowexRY7ZwbZmZJwFdAe+fc6u/7Xs0piEhV2rRjL0OnLGXMR1+SlpxI/4vz6V3UhNTkRL9Lq1KRNqeAmdXxXnOBHhyeP+gOLK5MIIiIVLWsmin8/qrWvDuwM4VnZPLYvxfT7anpvDVvTdw0v/nVpzDezBYBbwP9nXNbvOM3oAlmEfFZfp1avNi7A2NuP4/06snc++rH9BheTOnKLd//zVHO99tHp0K3j0Qk1MoPOsbPXc2T737O+m/2cvnZ9Xno0hY0zkzzu7STFnG3j0REokVignF9QWOm3t+VAd2a8Z/P1tPtqek8+n+fsW33fr/Lq3IKBRGRSqiRksSgHzRn6v1dubJtA154/wu6Dp7K6OIVMfUkVoWCiMgJqJeRypPXncPbd19Ai3rp/PathfxwyAymfLYuJiajFQoiIiehdcMMxt5xHiP/qwAc3Da6hJtGfsTCNdH9JFaFgojISTIzuresy7uDuvDIla34bO12rnj2Ax54fR7rtkfnk1gVCiIipyg5MYFeRU2Y9sBF3NG5KW9+soaug6cxZPISdu2LriexKhRERKpIRvVkfnnZWUy+70IublGHIZOXctGT0xhXsoryg9Ex36BQEBGpYrlZafzlpnaM73c+9TOq8+A/PuXHz35AcVnkP4lVoSAiEiLtT8/kjbuKeKbnuWzbvZ8bR37E7aPnULZ+h9+lHZNCQUQkhMyMK89pwJSfX8h/X9qCj77YzA+HzOA3by5g8859fpf3HQoFEZEwSE1OpF/XPKY90JUbC3MZ89GXXDh4Ks9PX8beA+V+lxekUBARCaOsmin8z08CT2Lt0CSTP/57Md2fns47n0bGk1gVCiIiPsivU4uXenfgldsKqVEtibvHfsw1w4uZ+6W/T2JVKIiI+Khzsxz+dW9nHr+mDau27KbHsGLuefVjVm3e5Us9CgUREZ8lJhg/7ZDLtPu7cu/F+Uxa9DXdnp7OY/9ezPY94X0Sq0JBRCRC1EhJ4r5LzmTq/V254uz6PDd9GV0HT+OVmSs4EKYnsSoUREQiTP2M6jx9fVveuecCmtetya/fXMilQ9/nP4tD/yRWhYKISIRq3TCDV+/oyIhb2lN+0NHn5RJueXE2i9ZsD9k/U6EgIhLBzIxLWtXj3YFd+O2PW7JgzTYuf/Z9/vCvRSH55yWF5KeKiEiVqpaUwK2dzqDHuY3489SlIdsjWqEgIhJFMtKSefjyliH7+bp9JCIiQQoFEREJUiiIiEiQQkFERIIUCiIiEqRQEBGRIIWCiIgEKRRERCTIImGnn5NlZhuAlX7XcRKygY1+FxFmGnN8iLcxR+t4T3fO5Rztg6gOhWhlZiXOuQK/6wgnjTk+xNuYY3G8un0kIiJBCgUREQlSKPhjhN8F+EBjjg/xNuaYG6/mFEREJEhXCiIiEqRQEBGRIIVCiJhZopl9bGbvVDh2j5l9bmYLzeyJCsd/YWZl3mc/9KfiU3fkmM2srZnNMrNPzKzEzAornBv1YzazFWY2/9D4vGOZZjbJzJZ6r7UrnB+rYx5sZovN7FMze8PMTqtwfkyOucJn95uZM7PsCseie8zOOX2F4Au4DxgLvOP9+SJgMpDi/bmO99oSmAekAGcAy4BEv+uvojG/B/zIe38ZMC2WxgysALKPOPYE8JD3/iHg8TgY8yVAkvf+8XgYs3e8MfAugQba7FgZs64UQsDMGgGXAyMrHO4HPOac2wvgnFvvHb8KeM05t9c5txwoAwqJMscYswPSvfcZwBrvfUyM+RiuAkZ770cDP6lwPCbH7Jx7zzl3wPvjLKCR9z5mx+z5E/Aggd/zQ6J+zAqF0BhC4JflYIVjzYHOZvaRmU03sw7e8YbAqgrnrfaORZshfHfMA4HBZrYKeBL4hXc8VsbsgPfMrNTM+nrH6jrn1gJ4r3W847E85or6AP/23sfsmM3sSuAr59y8I86N+jEn+V1ArDGzK4D1zrlSM+ta4aMkoDbQEegAjDOzpoAd5cdE1Trh44y5HzDIOTfezK4HXgS6EwNj9nRyzq0xszrAJDNbfJxzY3bMzrkZAGb2MHAAGOOdG7NjBh4mcNvsSFE/ZoVC1esEXGlmlwGpQLqZ/Y3A/zFMcIEbj7PN7CCBh2mtJnBv8pBGHL7NEi2ONeYfAwO8c17n8K2lWBgzzrk13ut6M3uDwG2CdWZW3zm31szqA4duE8bymGeYWS/gCqCb9zsOsTvmCwnMF8wzMwiMa663kCL6x+z3pEYsfwFdOTzpeifwe+99cwKXmAa04tsTU18QZRNTxxnzZ0BX7303oNR7H/VjBmoAtSq8LwYuBQbz7YnmJ+JgzJcCi4CcI86P2TEfcc4KDk80R/2YdaUQPi8BL5nZAmAf0MsFfosWmtk4An+pDgD9nXPlPtZZle4AhppZErAH6AvgnIuFMdcF3vD+TzEJGOucm2hmcwjcGrwN+BK4DmJ+zGUE/iM4yftslnPuzlge87FOjoUx6zEXIiISpNVHIiISpFAQEZEghYKIiAQpFEREJEihICIiQQoFkZNgZvea2WdmNub7zxaJHlqSKnISvEcd/MgFHnp26FiSO/xgOJGopCsFkRNkZs8BTYG3zGybmY0ws/eAv5pZjpmNN7M53lcn73uyzOw9b7+J581sZcVn8ItECl0piJwEM1sBFAB3E3jG0wXOud1mNhYY5pz7wMxygXedc2eZ2TPARufc783scuAdAo+F2OjXGESORo+5EDl1bznndnvvuwMtvcciQODhgLWALkAPAOfcv8xsS/jLFPl+CgWRU7ezwvsE4PwKIQGAFxK6LJeIpzkFkar1HoFbSkBgn2rv7QzgJu/YjwjsrSEScRQKIlXrXqDA28R+EYFHpgM8AnQxs7kENmf50q8CRY5HE80iPjg0Ua2JZok0ulIQEZEgXSmIiEiQrhRERCRIoSAiIkEKBRERCVIoiIhIkEJBRESC/h/JzLNa8S8ZNQAAAABJRU5ErkJggg==",
      "text/plain": [
       "<Figure size 432x288 with 1 Axes>"
      ]
     },
     "metadata": {
      "needs_background": "light"
     },
     "output_type": "display_data"
    }
   ],
   "source": [
    "GEN_CH = 0\n",
    "RO_CH = 0\n",
    "FREQ = 500\n",
    "DELTA_FREQ = 50\n",
    "\n",
    "# do a sweep with 5 points and plot decimated\n",
    "config = {'steps': 10,\n",
    "          'gen_ch': GEN_CH,\n",
    "          'ro_ch': RO_CH,\n",
    "          'freq': QickSweep1D(\"freq_sweep\", FREQ-DELTA_FREQ, FREQ+DELTA_FREQ),\n",
    "          'trig_time': 0.5,\n",
    "          'ro_len': 1.0,\n",
    "          'flat_len': 0.05,\n",
    "          'ramp_len': 0.2,\n",
    "          'phase': 0,\n",
    "          'gain': 1.0\n",
    "         }\n",
    "\n",
    "prog = FrequencySweepProgram(soccfg, reps=1, final_delay=0.5, cfg=config)\n",
    "iq_list = prog.acquire_decimated(soc, rounds=1)\n",
    "\n",
    "plt.figure()\n",
    "t = prog.get_time_axis(ro_index=0)\n",
    "for ii, iq in enumerate(iq_list[0]):\n",
    "    # plt.plot(t, iq[:,0], label=\"I value, step %d\"%(ii))\n",
    "    # plt.plot(t, iq[:,1], label=\"Q value, step %d\"%(ii))\n",
    "    plt.plot(t, np.abs(iq.dot([1,1j])), label=\"mag, step %d\"%(ii))\n",
    "plt.legend()\n",
    "plt.ylabel(\"a.u.\")\n",
    "plt.xlabel(\"us\")\n",
    "\n",
    "\n",
    "prog = FrequencySweepProgram(soccfg, reps=1, final_delay=0.5, cfg=config)\n",
    "freqs = prog.get_pulse_param('myro', 'freq', as_array=True)\n",
    "iq_list = prog.acquire(soc, rounds=1, progress=True)\n",
    "\n",
    "plt.figure()\n",
    "plt.plot(freqs, np.abs(iq_list[0][0].dot([1,1j])))\n",
    "# plt.plot(np.angle(iq_list[0][0].dot([1,1j]), deg=True))\n",
    "# plt.plot(iq_list[0][0,:,0], iq_list[0][0,:,1])\n",
    "plt.ylabel(\"amp\")\n",
    "plt.xlabel(\"freq\")\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "id": "7be311de",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "macros:\n",
      "\tWriteReg(dst='s_core_w1', src=0)\n",
      "\tDelay(t=1.0, auto=True, gens=True, ros=True, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff421734c0>}, t_regs={'t': 430})\n",
      "\tOpenLoop(n=1, name='reps')\n",
      "\tOpenLoop(n=100, name='freq_sweep')\n",
      "\tConfigReadout(ch=0, name='myro', t=0, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff42173e50>}, t_regs={'t': 0})\n",
      "\tPulse(ch=0, name='mypulse', t=0.1, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff421737c0>}, t_regs={'t': 43})\n",
      "\tTrigger(ros=[0], pins=[0], t=0.4, width=0.023251488095238096, ddr4=False, mr=False, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff49616b00>, 'width': <qick.asm_v2.QickParam object at 0xffff42172410>}, t_regs={'t': 172, 'width': 10}, outdict=defaultdict(<class 'int'>, {}), trigset={0, 10})\n",
      "\tWait(t=0, auto=True, gens=False, ros=True, tag=None, no_warn=True, t_params={'t': <qick.asm_v2.QickParam object at 0xffff421719c0>}, t_regs={'t': 388})\n",
      "\tDelay(t=0.5, auto=True, gens=True, ros=True, tag=None, t_params={'t': <qick.asm_v2.QickParam object at 0xffff421575b0>}, t_regs={'t': 603})\n",
      "\tIncReg(dst='s_core_w1', src=1)\n",
      "\tCloseLoop()\n",
      "\tCloseLoop()\n",
      "\tEnd()\n",
      "registers:\n",
      "\treps: QickRegisterV2(addr=0, init=None)\n",
      "\tfreq_sweep: QickRegisterV2(addr=1, init=None)\n",
      "\tscratch: QickRegisterV2(addr=2, init=None)\n",
      "pulses:\n",
      "\tmyro: QickPulse(waveforms=[Waveform(name='myro_w0', freq=QickRawParam(par='freq', start=-786431997, spans={'freq_sweep': -174762666}, quantize=-39, steps={'freq_sweep': {'step': -1765257, 'span': -174760443}}), phase=0, env=0, gain=0, length=3, conf=264)])\n",
      "\tmypulse: QickPulse(waveforms=[Waveform(name='mypulse_w0', freq=QickRawParam(par='freq', start=201649230, spans={'freq_sweep': 44810940}, quantize=10, steps={'freq_sweep': {'step': 452630, 'span': 44810370}}), phase=QickRawParam(par='phase', start=0, spans={}, quantize=1, steps={}), env=0, gain=QickRawParam(par='gain', start=32766, spans={}, quantize=2, steps={}), length=60, conf=8), Waveform(name='mypulse_w1', freq=QickRawParam(par='freq', start=201649230, spans={'freq_sweep': 44810940}, quantize=10, steps={'freq_sweep': {'step': 452630, 'span': 44810370}}), phase=QickRawParam(par='phase', start=0, spans={}, quantize=1, steps={}), env=0, gain=QickRawParam(par='gain', start=16383, spans={}, quantize=1, steps={}), length=QickRawParam(par='length', start=30, spans={}, quantize=1, steps={}), conf=9), Waveform(name='mypulse_w2', freq=QickRawParam(par='freq', start=201649230, spans={'freq_sweep': 44810940}, quantize=10, steps={'freq_sweep': {'step': 452630, 'span': 44810370}}), phase=QickRawParam(par='phase', start=0, spans={}, quantize=1, steps={}), env=60, gain=QickRawParam(par='gain', start=32766, spans={}, quantize=2, steps={}), length=60, conf=8)])\n",
      "expanded ASM:\n",
      "\t     NOP \n",
      "\t     REG_WR s12 imm #0 \n",
      "\t     TIME #430 inc_ref \n",
      "\t     REG_WR r0 imm #0 \n",
      "\treps:\n",
      "\t     REG_WR r1 imm #0 \n",
      "\tfreq_sweep:\n",
      "\t     WPORT_WR p4 wmem [&0] @0 \n",
      "\t     WPORT_WR p0 wmem [&1] @43 \n",
      "\t     WPORT_WR p0 wmem [&2] @43 \n",
      "\t     WPORT_WR p0 wmem [&3] @43 \n",
      "\t     TRIG p0 set @172 \n",
      "\t     TRIG p10 set @172 \n",
      "\t     TRIG p0 clr @182 \n",
      "\t     TRIG p10 clr @182 \n",
      "\t     WAIT [&14] @388 time \n",
      "\t     TIME #603 inc_ref \n",
      "\t     REG_WR s12 op -op(s12 + #1) \n",
      "\t     REG_WR r_wave wmem [&0] \n",
      "\t     REG_WR w0 op -op(w0 + #-1765257) \n",
      "\t     WMEM_WR &0 \n",
      "\t     REG_WR r_wave wmem [&1] \n",
      "\t     REG_WR w0 op -op(w0 + #452630) \n",
      "\t     WMEM_WR &1 \n",
      "\t     REG_WR r_wave wmem [&2] \n",
      "\t     REG_WR w0 op -op(w0 + #452630) \n",
      "\t     WMEM_WR &2 \n",
      "\t     REG_WR r_wave wmem [&3] \n",
      "\t     REG_WR w0 op -op(w0 + #452630) \n",
      "\t     WMEM_WR &3 \n",
      "\t     TEST -op(r1 - #99) \n",
      "\t     JUMP freq_sweep -if(NZ) -wr(r1 op) -op(r1 + #1) \n",
      "\t     REG_WR r_wave wmem [&0] \n",
      "\t     REG_WR r2 imm #176525700 \n",
      "\t     REG_WR w0 op -op(w0 + r2) \n",
      "\t     WMEM_WR &0 \n",
      "\t     REG_WR r_wave wmem [&1] \n",
      "\t     REG_WR r2 imm #-45263000 \n",
      "\t     REG_WR w0 op -op(w0 + r2) \n",
      "\t     WMEM_WR &1 \n",
      "\t     REG_WR r_wave wmem [&2] \n",
      "\t     REG_WR r2 imm #-45263000 \n",
      "\t     REG_WR w0 op -op(w0 + r2) \n",
      "\t     WMEM_WR &2 \n",
      "\t     REG_WR r_wave wmem [&3] \n",
      "\t     REG_WR r2 imm #-45263000 \n",
      "\t     REG_WR w0 op -op(w0 + r2) \n",
      "\t     WMEM_WR &3 \n",
      "\t     TEST -op(r0 - #0) \n",
      "\t     JUMP reps -if(NZ) -wr(r0 op) -op(r0 + #1) \n",
      "\t     JUMP HERE \n",
      "// PMEM content\n",
      "000000000000000000\n",
      "8c600000000000000c\n",
      "4c080000000000d700\n",
      "8c6000000000000020\n",
      "8c6000000000000021\n",
      "dce000020000000000\n",
      "dce000200000001580\n",
      "dce000400000001580\n",
      "dce000600000001580\n",
      "dda000300000005600\n",
      "dda000350000005600\n",
      "dda000100000005b00\n",
      "dda000150000005b00\n",
      "08110000058000bd00\n",
      "391101a0058000bd00\n",
      "4c0800000000012d80\n",
      "88000000060000008c\n",
      "9c4000000000000000\n",
      "880000002072883bc0\n",
      "be4000000000000000\n",
      "9c4000200000000000\n",
      "880000002003740b40\n",
      "be4000200000000000\n",
      "9c4000400000000000\n",
      "880000002003740b40\n",
      "be4000400000000000\n",
      "9c4000600000000000\n",
      "880000002003740b40\n",
      "be4000600000000000\n",
      "081100001080003180\n",
      "398800a010800000a1\n",
      "9c4000000000000000\n",
      "8c6000000542c8c222\n",
      "840000002011000040\n",
      "be4000000000000000\n",
      "9c4000200000000000\n",
      "8c6000007ea6abb422\n",
      "840000002011000040\n",
      "be4000200000000000\n",
      "9c4000400000000000\n",
      "8c6000007ea6abb422\n",
      "840000002011000040\n",
      "be4000400000000000\n",
      "9c4000600000000000\n",
      "8c6000007ea6abb422\n",
      "840000002011000040\n",
      "be4000600000000000\n",
      "081100001000000000\n",
      "3988008010000000a0\n",
      "3c0006200000000000\n",
      "// WMEM content\n",
      "// CONF_     LEN_    GAIN_   ENV_   PHASE_    FREQ\n",
      "___0108_00000003_00000000_000000_00000000_d1200003\n",
      "___0008_0000003c_00007ffe_000000_00000000_0c04ec4e\n",
      "___0009_0000001e_00003fff_000000_00000000_0c04ec4e\n",
      "___0008_0000003c_00007ffe_00003c_00000000_0c04ec4e\n",
      "Dumped SG envelope table memory to file sg_0.mem\n"
     ]
    }
   ],
   "source": [
    "print(prog)\n",
    "prog.print_pmem2hex()\n",
    "prog.print_wmem2hex()\n",
    "prog.print_sg_mem(sg_idx=0,gen_file=True)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
