<?xml version="1.0" encoding="UTF-8"?>

<rootTag>
  <Award>
    <AwardTitle>SHF: Small: Collaborative Research: Ultra Low Latency Optical Packet Switched Interconnects with Novel Switching Paradigm</AwardTitle>
    <AwardEffectiveDate>09/01/2009</AwardEffectiveDate>
    <AwardExpirationDate>08/31/2012</AwardExpirationDate>
    <AwardAmount>166000</AwardAmount>
    <AwardInstrument>
      <Value>Standard Grant</Value>
    </AwardInstrument>
    <Organization>
      <Code>05010000</Code>
      <Directorate>
        <LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
      </Directorate>
      <Division>
        <LongName>Division of Computing and Communication Foundations</LongName>
      </Division>
    </Organization>
    <ProgramOfficer>
      <SignBlockName>Hong Jiang</SignBlockName>
    </ProgramOfficer>
    <AbstractNarration>Abstract &lt;br/&gt;With the advances of modern computer architectures, interconnects are playing an ever increasingly important role for providing an effective communication medium. Advanced optical switching technologies, such as optical packet switching and wavelength-division-multiplexing, provide a platform to exploit the huge capacity of optical fiber to meet the increasing needs. This research proposes a new switching paradigm - optical cut-through with electronic packet buffering, and systematically investigates the fundamental and challenging issues in the optical interconnect under this switching scheme, with the objective of designing cost-effective, ultra-low latency and pragmatic interconnects for future high-performance computing and communications systems. &lt;br/&gt;&lt;br/&gt;A unique feature of the proposed interconnect is that those packets that do not cause contention can pass the interconnect directly in optical form and experience minimum delay, while only those that cause contention are buffered. This research proposes to combine optical packet switching with electronic buffering, such that the interconnect will enjoy both fast switching and large buffering capacity. This research will (1) design the switching fabric and packet scheduling algorithms, (2) design practical Forward Error Control (FEC) for the interconnect, and (3) conduct extensive performance evaluations by means of simulation and emulation tools and analytical models. The outcome of this project will have a significant impact on fundamental design principles and infrastructures for the development of future high-performance computing and communications systems. The PIs will integrate graduate and undergraduate students into the project and promote the participation of female and minority students. The findings will be disseminated to the research community by way of conferences, journals, and web site access.</AbstractNarration>
    <MinAmdLetterDate>08/27/2009</MinAmdLetterDate>
    <MaxAmdLetterDate>03/23/2011</MaxAmdLetterDate>
    <ARRAAmount/>
    <AwardID>0915495</AwardID>
    <Investigator>
      <FirstName>Zhenghao</FirstName>
      <LastName>Zhang</LastName>
      <EmailAddress>zzhang@cs.fsu.edu</EmailAddress>
      <StartDate>08/27/2009</StartDate>
      <EndDate/>
      <RoleCode>Principal Investigator</RoleCode>
    </Investigator>
    <Institution>
      <Name>Florida State University</Name>
      <CityName>TALLAHASSEE</CityName>
      <ZipCode>323064166</ZipCode>
      <PhoneNumber>8506445260</PhoneNumber>
      <StreetAddress>874 Traditions Way, 3rd Floor</StreetAddress>
      <CountryName>United States</CountryName>
      <StateName>Florida</StateName>
      <StateCode>FL</StateCode>
    </Institution>
    <FoaInformation>
      <Code>0000912</Code>
      <Name>Computer Science</Name>
    </FoaInformation>
    <ProgramElement>
      <Code>7798</Code>
      <Text>SOFTWARE &amp; HARDWARE FOUNDATION</Text>
    </ProgramElement>
    <ProgramElement>
      <Code>7941</Code>
      <Text>COMPUTER ARCHITECTURE</Text>
    </ProgramElement>
    <ProgramReference>
      <Code>7941</Code>
      <Text>COMPUTER ARCHITECTURE</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9216</Code>
      <Text>ADVANCED SOFTWARE TECH &amp; ALGOR</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9217</Code>
      <Text>NATNL RESERCH &amp; EDUCAT NETWORK</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9218</Code>
      <Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>9251</Code>
      <Text>RES EXPER FOR UNDERGRAD-SUPPLT</Text>
    </ProgramReference>
    <ProgramReference>
      <Code>HPCC</Code>
      <Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
    </ProgramReference>
  </Award>
</rootTag>
