Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar 13 21:44:37 2024
| Host         : DESKTOP-LMFMNO5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Counter_timing_summary_routed.rpt -pb Counter_timing_summary_routed.pb -rpx Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.164        0.000                      0                   60        0.251        0.000                      0                   60        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.164        0.000                      0                   60        0.251        0.000                      0                   60        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 2.148ns (75.940%)  route 0.681ns (24.059%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.437    cnter1_reg_reg_n_0_[1]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.561    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.234    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.804    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.138 r  cnter1_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.138    cnter1_reg_reg[28]_i_1_n_6
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.062    15.302    cnter1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.175ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 2.148ns (76.183%)  route 0.672ns (23.817%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.450    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  cnter2_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.574    cnter2_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.142 r  cnter2_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.142    cnter2_reg_reg[28]_i_1_n_6
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[29]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.062    15.317    cnter2_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -8.142    
  -------------------------------------------------------------------
                         slack                                  7.175    

Slack (MET) :             7.275ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.718ns  (logic 2.037ns (74.958%)  route 0.681ns (25.042%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.437    cnter1_reg_reg_n_0_[1]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.561    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.234    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.804 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.804    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.027 r  cnter1_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.027    cnter1_reg_reg[28]_i_1_n_7
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[28]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y80          FDCE (Setup_fdce_C_D)        0.062    15.302    cnter1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  7.275    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 2.034ns (74.930%)  route 0.681ns (25.070%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.437    cnter1_reg_reg_n_0_[1]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.561    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.234    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.024 r  cnter1_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.024    cnter1_reg_reg[24]_i_1_n_6
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[25]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y79          FDCE (Setup_fdce_C_D)        0.062    15.302    cnter1_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.286ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 2.037ns (75.207%)  route 0.672ns (24.793%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.450    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  cnter2_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.574    cnter2_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.808 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.808    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.031 r  cnter2_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.031    cnter2_reg_reg[28]_i_1_n_7
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593    15.016    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[28]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y71          FDCE (Setup_fdce_C_D)        0.062    15.317    cnter2_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  7.286    

Slack (MET) :             7.290ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.706ns  (logic 2.034ns (75.180%)  route 0.672ns (24.820%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.450    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  cnter2_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.574    cnter2_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.028 r  cnter2_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.028    cnter2_reg_reg[24]_i_1_n_6
    SLICE_X0Y70          FDCE                                         r  cnter2_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  cnter2_reg_reg[25]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062    15.318    cnter2_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                  7.290    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 2.013ns (74.735%)  route 0.681ns (25.265%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.437    cnter1_reg_reg_n_0_[1]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.561    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.234    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.003 r  cnter1_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.003    cnter1_reg_reg[24]_i_1_n_4
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[27]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y79          FDCE (Setup_fdce_C_D)        0.062    15.302    cnter1_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 2.013ns (74.985%)  route 0.672ns (25.014%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.450    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  cnter2_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.574    cnter2_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.007 r  cnter2_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.007    cnter2_reg_reg[24]_i_1_n_4
    SLICE_X0Y70          FDCE                                         r  cnter2_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  cnter2_reg_reg[27]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062    15.318    cnter2_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.939ns (74.021%)  route 0.681ns (25.979%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.437    cnter1_reg_reg_n_0_[1]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.561 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.561    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.111 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.111    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.225 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.234    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.348 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.348    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.462    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.576    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.690 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.690    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.929 r  cnter1_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.929    cnter1_reg_reg[24]_i_1_n_5
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X0Y79          FDCE (Setup_fdce_C_D)        0.062    15.302    cnter1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.939ns (74.276%)  route 0.672ns (25.724%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.672     6.450    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y64          LUT2 (Prop_lut2_I1_O)        0.124     6.574 r  cnter2_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     6.574    cnter2_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.124 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.124    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.238 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.238    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.352 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.352    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.466 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.466    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.580 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.580    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.694 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.694    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.933 r  cnter2_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.933    cnter2_reg_reg[24]_i_1_n_5
    SLICE_X0Y70          FDCE                                         r  cnter2_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594    15.017    clk_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  cnter2_reg_reg[26]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.062    15.318    cnter2_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.933    
  -------------------------------------------------------------------
                         slack                                  7.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.592     1.511    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  cnter1_reg_reg[1]/Q
                         net (fo=2, routed)           0.069     1.721    cnter1_reg_reg_n_0_[1]
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.867 r  cnter1_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    cnter1_reg_reg[0]_i_1_n_5
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.862     2.027    clk_IBUF_BUFG
    SLICE_X0Y73          FDCE                                         r  cnter1_reg_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.105     1.616    cnter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  cnter2_reg_reg[1]/Q
                         net (fo=2, routed)           0.069     1.729    cnter2_reg_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.875 r  cnter2_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    cnter2_reg_reg[0]_i_1_n_5
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.105     1.624    cnter2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  cnter2_reg_reg[14]/Q
                         net (fo=1, routed)           0.121     1.780    cnter2_reg_reg_n_0_[14]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  cnter2_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    cnter2_reg_reg[12]_i_1_n_5
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  cnter2_reg_reg[14]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105     1.622    cnter2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  cnter1_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cnter1_reg_reg[22]/Q
                         net (fo=1, routed)           0.121     1.776    cnter1_reg_reg_n_0_[22]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  cnter1_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    cnter1_reg_reg[20]_i_1_n_5
    SLICE_X0Y78          FDCE                                         r  cnter1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  cnter1_reg_reg[22]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDCE (Hold_fdce_C_D)         0.105     1.618    cnter1_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  cnter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  cnter2_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     1.781    cnter2_reg_reg_n_0_[10]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  cnter2_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    cnter2_reg_reg[8]_i_1_n_5
    SLICE_X0Y66          FDCE                                         r  cnter2_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  cnter2_reg_reg[10]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105     1.623    cnter2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  cnter1_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  cnter1_reg_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    cnter1_reg_reg_n_0_[10]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  cnter1_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    cnter1_reg_reg[8]_i_1_n_5
    SLICE_X0Y75          FDCE                                         r  cnter1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  cnter1_reg_reg[10]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDCE (Hold_fdce_C_D)         0.105     1.615    cnter1_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  cnter1_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cnter1_reg_reg[18]/Q
                         net (fo=1, routed)           0.121     1.776    cnter1_reg_reg_n_0_[18]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  cnter1_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    cnter1_reg_reg[16]_i_1_n_5
    SLICE_X0Y77          FDCE                                         r  cnter1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  cnter1_reg_reg[18]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.105     1.618    cnter1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  cnter1_reg_reg[26]/Q
                         net (fo=1, routed)           0.121     1.777    cnter1_reg_reg_n_0_[26]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  cnter1_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    cnter1_reg_reg[24]_i_1_n_5
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDCE (Hold_fdce_C_D)         0.105     1.619    cnter1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter1_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.591     1.510    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  cnter1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  cnter1_reg_reg[6]/Q
                         net (fo=1, routed)           0.121     1.773    cnter1_reg_reg_n_0_[6]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  cnter1_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    cnter1_reg_reg[4]_i_1_n_5
    SLICE_X0Y74          FDCE                                         r  cnter1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.861     2.026    clk_IBUF_BUFG
    SLICE_X0Y74          FDCE                                         r  cnter1_reg_reg[6]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDCE (Hold_fdce_C_D)         0.105     1.615    cnter1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 cnter2_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnter2_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  cnter2_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cnter2_reg_reg[22]/Q
                         net (fo=1, routed)           0.121     1.778    cnter2_reg_reg_n_0_[22]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  cnter2_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    cnter2_reg_reg[20]_i_1_n_5
    SLICE_X0Y69          FDCE                                         r  cnter2_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  cnter2_reg_reg[22]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.105     1.620    cnter2_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     cnter1_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     cnter1_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     cnter1_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnter1_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnter1_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnter1_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     cnter1_reg_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     cnter1_reg_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     cnter1_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     cnter1_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     cnter1_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     cnter1_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     cnter1_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     cnter1_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76     cnter1_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 5.151ns (58.093%)  route 3.716ns (41.907%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  ctrl_IBUF[1]_inst/O
                         net (fo=1, routed)           1.608     3.088    ctrl_IBUF[1]
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.124     3.212 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.108     5.319    leds_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548     8.867 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.867    leds[0]
    V16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[3]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.054ns  (logic 5.155ns (64.009%)  route 2.899ns (35.991%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ctrl[3] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  ctrl_IBUF[3]_inst/O
                         net (fo=1, routed)           1.370     2.847    ctrl_IBUF[3]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     2.971 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     4.500    leds_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554     8.054 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.054    leds[1]
    T15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl[3]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.545ns (66.485%)  route 0.779ns (33.515%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  ctrl[3] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  ctrl_IBUF[3]_inst/O
                         net (fo=1, routed)           0.497     0.742    ctrl_IBUF[3]
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.045     0.787 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.069    leds_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.255     2.324 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.324    leds[1]
    T15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrl[1]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.541ns (57.135%)  route 1.156ns (42.865%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  ctrl[1] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ctrl_IBUF[1]_inst/O
                         net (fo=1, routed)           0.620     0.868    ctrl_IBUF[1]
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.045     0.913 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.448    leds_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.697 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.697    leds[0]
    V16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnter1_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 4.128ns (61.779%)  route 2.554ns (38.221%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.713     5.316    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.456     5.772 r  cnter1_reg_reg[29]/Q
                         net (fo=2, routed)           0.446     6.218    cnter1_reg_reg[29]
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.124     6.342 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.108     8.449    leds_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         3.548    11.997 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.997    leds[0]
    V16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter2_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.109ns  (logic 4.134ns (67.678%)  route 1.974ns (32.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.711     5.314    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  cnter2_reg_reg[29]/Q
                         net (fo=2, routed)           0.446     6.216    cnter2_reg_reg[29]
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.124     6.340 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     7.868    leds_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.422 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.422    leds[1]
    T15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnter2_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.441ns (77.037%)  route 0.429ns (22.963%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  cnter2_reg_reg[29]/Q
                         net (fo=2, routed)           0.148     1.802    cnter2_reg_reg[29]
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.847 r  leds_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.129    leds_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.384 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.384    leds[1]
    T15                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnter1_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.434ns (67.722%)  route 0.684ns (32.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.596     1.515    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  cnter1_reg_reg[29]/Q
                         net (fo=2, routed)           0.148     1.804    cnter1_reg_reg[29]
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.045     1.849 r  leds_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.385    leds_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.633 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.633    leds[0]
    V16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.254ns  (logic 3.170ns (60.325%)  route 2.085ns (39.675%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.920    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.254 r  cnter1_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.254    cnter1_reg_reg[28]_i_1_n_6
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter1_reg_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.524ns (29.577%)  route 3.629ns (70.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.629     5.153    reset_IBUF
    SLICE_X0Y80          FDCE                                         f  cnter1_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter1_reg_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.153ns  (logic 1.524ns (29.577%)  route 3.629ns (70.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=60, routed)          3.629     5.153    reset_IBUF
    SLICE_X0Y80          FDCE                                         f  cnter1_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[29]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.143ns  (logic 3.059ns (59.468%)  route 2.085ns (40.532%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.920 r  cnter1_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.920    cnter1_reg_reg[24]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.143 r  cnter1_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.143    cnter1_reg_reg[28]_i_1_n_7
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y80          FDCE                                         r  cnter1_reg_reg[28]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 3.056ns (59.445%)  route 2.085ns (40.555%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.140 r  cnter1_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.140    cnter1_reg_reg[24]_i_1_n_6
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[25]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.119ns  (logic 3.035ns (59.278%)  route 2.085ns (40.722%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.119 r  cnter1_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.119    cnter1_reg_reg[24]_i_1_n_4
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[27]/C

Slack:                    inf
  Source:                 ctrl[2]
                            (input port)
  Destination:            cnter2_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.089ns  (logic 3.177ns (62.428%)  route 1.912ns (37.572%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  ctrl[2] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  ctrl_IBUF[2]_inst/O
                         net (fo=3, routed)           1.912     3.397    ctrl_IBUF[2]
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.124     3.521 r  cnter2_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.521    cnter2_reg[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.071 r  cnter2_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.071    cnter2_reg_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.185 r  cnter2_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.185    cnter2_reg_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.299 r  cnter2_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.299    cnter2_reg_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.413 r  cnter2_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.413    cnter2_reg_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.527 r  cnter2_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.527    cnter2_reg_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.641 r  cnter2_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.641    cnter2_reg_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.755 r  cnter2_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.755    cnter2_reg_reg[24]_i_1_n_0
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.089 r  cnter2_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.089    cnter2_reg_reg[28]_i_1_n_6
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  cnter2_reg_reg[29]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 2.961ns (58.681%)  route 2.085ns (41.319%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.045 r  cnter1_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.045    cnter1_reg_reg[24]_i_1_n_5
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[26]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.029ns  (logic 2.945ns (58.550%)  route 2.085ns (41.450%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.806 r  cnter1_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.806    cnter1_reg_reg[20]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.029 r  cnter1_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.029    cnter1_reg_reg[24]_i_1_n_7
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.594     5.017    clk_IBUF_BUFG
    SLICE_X0Y79          FDCE                                         r  cnter1_reg_reg[24]/C

Slack:                    inf
  Source:                 ctrl[0]
                            (input port)
  Destination:            cnter1_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.026ns  (logic 2.942ns (58.525%)  route 2.085ns (41.475%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  ctrl[0] (IN)
                         net (fo=0)                   0.000     0.000    ctrl[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ctrl_IBUF[0]_inst/O
                         net (fo=3, routed)           2.076     3.553    ctrl_IBUF[0]
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.677 r  cnter1_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     3.677    cnter1_reg[0]_i_2_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.227 r  cnter1_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.227    cnter1_reg_reg[0]_i_1_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.341 r  cnter1_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     4.350    cnter1_reg_reg[4]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.464 r  cnter1_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.464    cnter1_reg_reg[8]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.578 r  cnter1_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.578    cnter1_reg_reg[12]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.692 r  cnter1_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.692    cnter1_reg_reg[16]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.026 r  cnter1_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.026    cnter1_reg_reg[20]_i_1_n_6
    SLICE_X0Y78          FDCE                                         r  cnter1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDCE                                         r  cnter1_reg_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.292ns (37.041%)  route 0.496ns (62.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.496     0.787    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  cnter2_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.292ns (37.041%)  route 0.496ns (62.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.496     0.787    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  cnter2_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.292ns (37.041%)  route 0.496ns (62.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.496     0.787    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  cnter2_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.292ns (37.041%)  route 0.496ns (62.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.496     0.787    reset_IBUF
    SLICE_X0Y64          FDCE                                         f  cnter2_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  cnter2_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.292ns (34.284%)  route 0.559ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.559     0.850    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  cnter2_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  cnter2_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.292ns (34.284%)  route 0.559ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.559     0.850    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  cnter2_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  cnter2_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.292ns (34.284%)  route 0.559ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.559     0.850    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  cnter2_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  cnter2_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.292ns (34.284%)  route 0.559ns (65.716%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.559     0.850    reset_IBUF
    SLICE_X0Y65          FDCE                                         f  cnter2_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  cnter2_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.292ns (31.909%)  route 0.622ns (68.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.622     0.914    reset_IBUF
    SLICE_X0Y66          FDCE                                         f  cnter2_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  cnter2_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cnter2_reg_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.292ns (31.909%)  route 0.622ns (68.091%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.622     0.914    reset_IBUF
    SLICE_X0Y66          FDCE                                         f  cnter2_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  cnter2_reg_reg[11]/C





