--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_test.twx vga_test.ncd -o vga_test.twr vga_test.pcf
-ucf vga_test.ucf

Design file:              vga_test.ncd
Physical constraint file: vga_test.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
BtnSwitch<0> |   10.087(R)|   -1.727(R)|clk_BUFGP         |   0.000|
BtnSwitch<1> |    6.604(R)|   -3.346(R)|clk_BUFGP         |   0.000|
BtnSwitch<2> |    6.234(R)|   -2.225(R)|clk_BUFGP         |   0.000|
BtnSwitch<3> |    4.794(R)|    1.423(R)|clk_BUFGP         |   0.000|
SideSwitch<0>|    7.233(F)|   -3.635(F)|clk_BUFGP         |   0.000|
SideSwitch<1>|    7.731(F)|   -4.568(F)|clk_BUFGP         |   0.000|
SideSwitch<2>|    6.290(F)|   -3.481(F)|clk_BUFGP         |   0.000|
SideSwitch<3>|    7.078(F)|   -3.182(F)|clk_BUFGP         |   0.000|
SideSwitch<4>|    5.666(F)|   -1.976(F)|clk_BUFGP         |   0.000|
SideSwitch<5>|    5.283(F)|   -2.329(F)|clk_BUFGP         |   0.000|
SideSwitch<6>|    6.425(F)|   -2.070(F)|clk_BUFGP         |   0.000|
SideSwitch<7>|    6.772(F)|   -3.206(F)|clk_BUFGP         |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   10.025(R)|clk_BUFGP         |   0.000|
Led<1>      |   10.025(R)|clk_BUFGP         |   0.000|
Led<2>      |   10.270(R)|clk_BUFGP         |   0.000|
Led<3>      |   10.516(R)|clk_BUFGP         |   0.000|
Led<4>      |   12.293(R)|clk_BUFGP         |   0.000|
Led<5>      |   12.799(R)|clk_BUFGP         |   0.000|
Led<6>      |   10.210(R)|clk_BUFGP         |   0.000|
Led<7>      |   10.114(R)|clk_BUFGP         |   0.000|
MemAdr<1>   |   12.334(R)|clk_BUFGP         |   0.000|
            |    9.718(F)|clk_BUFGP         |   0.000|
MemAdr<2>   |   12.298(R)|clk_BUFGP         |   0.000|
            |    9.324(F)|clk_BUFGP         |   0.000|
MemAdr<3>   |   13.043(R)|clk_BUFGP         |   0.000|
            |   10.370(F)|clk_BUFGP         |   0.000|
MemAdr<4>   |   12.169(R)|clk_BUFGP         |   0.000|
            |    9.332(F)|clk_BUFGP         |   0.000|
MemAdr<5>   |   12.727(R)|clk_BUFGP         |   0.000|
            |   10.163(F)|clk_BUFGP         |   0.000|
MemAdr<6>   |   13.576(R)|clk_BUFGP         |   0.000|
            |    9.574(F)|clk_BUFGP         |   0.000|
MemAdr<7>   |   13.085(R)|clk_BUFGP         |   0.000|
            |   10.263(F)|clk_BUFGP         |   0.000|
MemAdr<8>   |   13.254(R)|clk_BUFGP         |   0.000|
            |    9.930(F)|clk_BUFGP         |   0.000|
MemAdr<9>   |   14.051(R)|clk_BUFGP         |   0.000|
            |   10.296(F)|clk_BUFGP         |   0.000|
MemAdr<10>  |   11.385(R)|clk_BUFGP         |   0.000|
            |   12.481(F)|clk_BUFGP         |   0.000|
MemAdr<11>  |   11.888(R)|clk_BUFGP         |   0.000|
            |   12.539(F)|clk_BUFGP         |   0.000|
MemAdr<12>  |   11.827(R)|clk_BUFGP         |   0.000|
            |   11.272(F)|clk_BUFGP         |   0.000|
MemAdr<13>  |   14.224(R)|clk_BUFGP         |   0.000|
            |   10.622(F)|clk_BUFGP         |   0.000|
MemAdr<14>  |   13.806(R)|clk_BUFGP         |   0.000|
            |   10.639(F)|clk_BUFGP         |   0.000|
MemAdr<15>  |   14.608(R)|clk_BUFGP         |   0.000|
            |   11.205(F)|clk_BUFGP         |   0.000|
MemAdr<16>  |   13.373(R)|clk_BUFGP         |   0.000|
            |   10.337(F)|clk_BUFGP         |   0.000|
MemAdr<17>  |   13.983(R)|clk_BUFGP         |   0.000|
            |   10.976(F)|clk_BUFGP         |   0.000|
MemAdr<18>  |   15.282(R)|clk_BUFGP         |   0.000|
            |   11.456(F)|clk_BUFGP         |   0.000|
MemAdr<19>  |   15.717(R)|clk_BUFGP         |   0.000|
            |   11.762(F)|clk_BUFGP         |   0.000|
MemAdr<20>  |   13.468(R)|clk_BUFGP         |   0.000|
            |   11.568(F)|clk_BUFGP         |   0.000|
MemAdr<21>  |   13.762(R)|clk_BUFGP         |   0.000|
            |   10.299(F)|clk_BUFGP         |   0.000|
MemAdr<22>  |   14.204(R)|clk_BUFGP         |   0.000|
            |   11.626(F)|clk_BUFGP         |   0.000|
MemAdr<23>  |   12.226(R)|clk_BUFGP         |   0.000|
            |    9.222(F)|clk_BUFGP         |   0.000|
MemDB<0>    |   12.219(R)|clk_BUFGP         |   0.000|
            |   11.242(F)|clk_BUFGP         |   0.000|
MemDB<1>    |   12.166(R)|clk_BUFGP         |   0.000|
            |   11.190(F)|clk_BUFGP         |   0.000|
MemDB<2>    |   11.885(R)|clk_BUFGP         |   0.000|
            |   10.908(F)|clk_BUFGP         |   0.000|
MemDB<3>    |   11.648(R)|clk_BUFGP         |   0.000|
            |   10.673(F)|clk_BUFGP         |   0.000|
MemDB<4>    |   12.449(R)|clk_BUFGP         |   0.000|
            |   11.542(F)|clk_BUFGP         |   0.000|
MemDB<5>    |   12.959(R)|clk_BUFGP         |   0.000|
            |   12.051(F)|clk_BUFGP         |   0.000|
MemDB<6>    |   12.965(R)|clk_BUFGP         |   0.000|
            |   11.988(F)|clk_BUFGP         |   0.000|
MemDB<7>    |   13.990(R)|clk_BUFGP         |   0.000|
            |   13.013(F)|clk_BUFGP         |   0.000|
MemDB<8>    |   12.485(R)|clk_BUFGP         |   0.000|
            |   11.535(F)|clk_BUFGP         |   0.000|
MemDB<9>    |   12.724(R)|clk_BUFGP         |   0.000|
            |   11.747(F)|clk_BUFGP         |   0.000|
MemDB<10>   |   12.979(R)|clk_BUFGP         |   0.000|
            |   12.002(F)|clk_BUFGP         |   0.000|
MemDB<11>   |   13.232(R)|clk_BUFGP         |   0.000|
            |   12.255(F)|clk_BUFGP         |   0.000|
MemDB<12>   |   12.212(R)|clk_BUFGP         |   0.000|
            |   11.235(F)|clk_BUFGP         |   0.000|
MemDB<13>   |   13.503(R)|clk_BUFGP         |   0.000|
            |   12.526(F)|clk_BUFGP         |   0.000|
MemDB<14>   |   13.979(R)|clk_BUFGP         |   0.000|
            |   13.069(F)|clk_BUFGP         |   0.000|
MemDB<15>   |   14.243(R)|clk_BUFGP         |   0.000|
            |   13.266(F)|clk_BUFGP         |   0.000|
MemOE       |   13.225(R)|clk_BUFGP         |   0.000|
            |   11.006(F)|clk_BUFGP         |   0.000|
MemWR       |   16.541(R)|clk_BUFGP         |   0.000|
            |   15.564(F)|clk_BUFGP         |   0.000|
RamCE       |   13.252(R)|clk_BUFGP         |   0.000|
            |   10.928(F)|clk_BUFGP         |   0.000|
RamLB       |   12.342(R)|clk_BUFGP         |   0.000|
            |   10.697(F)|clk_BUFGP         |   0.000|
RamUB       |   12.313(R)|clk_BUFGP         |   0.000|
            |    9.867(F)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.821|    6.003|    5.949|    8.829|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SideSwitch<7>  |Seg_DP         |    9.554|
---------------+---------------+---------+


Analysis completed Thu May 28 19:04:16 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 372 MB



