Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,10835
design__instance__area,126685
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0020870238076895475
power__switching__total,0.0003354949876666069
power__leakage__total,0.000003322395514260279
power__total,0.002425841288641095
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26506719791580047
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26506719791580047
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11279555386752307
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.507774503483269
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112796
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.762910
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.27266231710879263
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2719090862764329
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6186831222447733
timing__setup__ws__corner:nom_slow_1p08V_125C,6.440654414319035
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.618683
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.789705
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26650379879471964
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26610389644993965
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2974860997297828
timing__setup__ws__corner:nom_typ_1p20V_25C,9.886748588545673
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297486
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.205965
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26506719791580047
clock__skew__worst_setup,0.26506719791580047
timing__hold__ws,0.11279555386752307
timing__setup__ws,6.440654414319035
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112796
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.789705
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,5572
design__instance__area__stdcell,87737.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.692561
design__instance__utilization__stdcell,0.692561
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,107
design__instance__area__class:inverter,627.782
design__instance__count__class:sequential_cell,624
design__instance__area__class:sequential_cell,30717.8
design__instance__count__class:multi_input_combinational_cell,3478
design__instance__area__class:multi_input_combinational_cell,31285.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1264
design__instance__area__class:timing_repair_buffer,22803.4
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,136982
design__violations,0
design__instance__count__class:clock_buffer,97
design__instance__area__class:clock_buffer,2287.96
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,850
global_route__vias,36427
global_route__wirelength,229773
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,5589
route__net__special,2
route__drc_errors__iter:0,1565
route__wirelength__iter:0,156863
route__drc_errors__iter:1,538
route__wirelength__iter:1,155810
route__drc_errors__iter:2,569
route__wirelength__iter:2,155615
route__drc_errors__iter:3,16
route__wirelength__iter:3,155501
route__drc_errors__iter:4,0
route__wirelength__iter:4,155498
route__drc_errors,0
route__wirelength,155498
route__vias,33451
route__vias__singlecut,33451
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,1155.78
design__instance__count__class:fill_cell,5263
design__instance__area__class:fill_cell,38947.9
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,15
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,15
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,15
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,15
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19981
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000186521
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0002027
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000752711
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0002027
design_powergrid__voltage__worst,0.0002027
design_powergrid__voltage__worst__net:VPWR,1.19981
design_powergrid__drop__worst,0.0002027
design_powergrid__drop__worst__net:VPWR,0.000186521
design_powergrid__voltage__worst__net:VGND,0.0002027
design_powergrid__drop__worst__net:VGND,0.0002027
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00007930000000000000308190972742039548393222503364086151123046875
ir__drop__worst,0.000186999999999999991749655148254305458976887166500091552734375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
