// Seed: 2565401673
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_7;
  assign id_7 = 1'b0 - 1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_7 = 32'd16,
    parameter id_8 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  output logic [7:0] id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_5,
      id_1,
      id_3
  );
  inout supply0 id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : 1] _id_8, id_9;
  assign id_5 = id_9 - 1'h0;
  wire id_10;
  logic [{  id_8  ,  1 'b0 } : 1] id_11 = id_10;
  assign id_6[{id_7==1, 1}] = id_4 == -1;
  assign id_4[-1] = 1;
  logic id_12;
  ;
  parameter id_13 = 1;
endmodule
