// Seed: 661299178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_5 = 1;
endmodule
module module_1 (
    input wand id_0,
    input logic id_1
    , id_9,
    input supply1 id_2,
    output logic id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input wire id_7
);
  assign id_3 = id_1;
  logic id_10 = {1, id_1};
  wire  id_11;
  wire  id_12;
  wire  id_13;
  always @(posedge 1) begin : LABEL_0
    id_3 <= 1;
  end
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_9
  );
endmodule
