

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-6b244a5d3be7811f16c312905c1c7fee137ac7a4_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delacfe582cc3e2a9928f2ab4e9246d051d9  /benchmarks/graph_benchmarks_original/pannotia/mis/mis
Extracting PTX file and ptxas options    1: mis.1.sm_75.ptx -arch=sm_75
y
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/mis/mis
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/mis/mis
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/mis/mis
Running md5sum using "md5sum /benchmarks/graph_benchmarks_original/pannotia/mis/mis "
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/mis/mis
Extracting specific PTX file named mis.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z4mis3PiS_i : hostFun 0x0x561d50e027c0, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mis.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z4initPiS_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z4mis1PiS_S_S_S_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z4mis2PiS_S_S_S_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z4mis3PiS_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mis.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mis.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z4mis3PiS_i' : regs=8, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z4mis2PiS_S_S_S_S_S_ii' : regs=22, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: Kernel '_Z4mis1PiS_S_S_S_S_S_ii' : regs=48, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: Kernel '_Z4initPiS_S_ii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z4mis2PiS_S_S_S_S_S_ii : hostFun 0x0x561d50e024c0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4mis1PiS_S_S_S_S_S_ii : hostFun 0x0x561d50e02300, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4initPiS_S_ii : hostFun 0x0x561d50e02680, fat_cubin_handle = 1
Opening file: ../datasets/coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0228..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0220..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0218..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f0214..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f0210..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02680 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4initPiS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4initPiS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4initPiS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4initPiS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4initPiS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4initPiS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4initPiS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x048 (mis.1.sm_75.ptx:37) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (mis.1.sm_75.ptx:53) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4initPiS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4initPiS_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4initPiS_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4initPiS_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4initPiS_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z4initPiS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 13381
gpu_sim_insn = 6580233
gpu_ipc =     491.7594
gpu_tot_sim_cycle = 13381
gpu_tot_sim_insn = 6580233
gpu_tot_ipc =     491.7594
gpu_tot_issued_cta = 2337
gpu_occupancy = 91.5376% 
gpu_tot_occupancy = 91.5376% 
max_total_param_size = 0
gpu_stall_dramfull = 97
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.3814
partiton_level_parallism_total  =       8.3814
partiton_level_parallism_util =      15.0580
partiton_level_parallism_util_total  =      15.0580
L2_BW  =     366.1011 GB/Sec
L2_BW_total  =     366.1011 GB/Sec
gpu_total_sim_rate=263209

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3600, Miss = 3600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3854
	L1D_cache_core[1]: Access = 3888, Miss = 3888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4268
	L1D_cache_core[2]: Access = 3696, Miss = 3696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4220
	L1D_cache_core[3]: Access = 3408, Miss = 3408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4008
	L1D_cache_core[4]: Access = 4032, Miss = 4032, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4274
	L1D_cache_core[5]: Access = 3408, Miss = 3408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3925
	L1D_cache_core[6]: Access = 3600, Miss = 3600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3878
	L1D_cache_core[7]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3958
	L1D_cache_core[8]: Access = 3792, Miss = 3792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3454
	L1D_cache_core[9]: Access = 3792, Miss = 3792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4550
	L1D_cache_core[10]: Access = 3984, Miss = 3984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4412
	L1D_cache_core[11]: Access = 3744, Miss = 3744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3488
	L1D_cache_core[12]: Access = 4080, Miss = 4080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3686
	L1D_cache_core[13]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3777
	L1D_cache_core[14]: Access = 3264, Miss = 3264, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4001
	L1D_cache_core[15]: Access = 3888, Miss = 3888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4186
	L1D_cache_core[16]: Access = 3744, Miss = 3744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3706
	L1D_cache_core[17]: Access = 3552, Miss = 3552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2670
	L1D_cache_core[18]: Access = 3552, Miss = 3552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3669
	L1D_cache_core[19]: Access = 3696, Miss = 3696, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4195
	L1D_cache_core[20]: Access = 3600, Miss = 3600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3697
	L1D_cache_core[21]: Access = 3888, Miss = 3888, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4332
	L1D_cache_core[22]: Access = 3744, Miss = 3744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2980
	L1D_cache_core[23]: Access = 3984, Miss = 3984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3999
	L1D_cache_core[24]: Access = 3840, Miss = 3840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4126
	L1D_cache_core[25]: Access = 4200, Miss = 4200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4158
	L1D_cache_core[26]: Access = 3552, Miss = 3552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4295
	L1D_cache_core[27]: Access = 3456, Miss = 3456, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4060
	L1D_cache_core[28]: Access = 3552, Miss = 3552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3846
	L1D_cache_core[29]: Access = 3936, Miss = 3936, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3728
	L1D_total_cache_accesses = 112152
	L1D_total_cache_misses = 112152
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 117400
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 84114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 112152

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 117400
ctas_completed 2337, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
230, 230, 230, 230, 230, 230, 230, 230, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 207, 230, 230, 230, 230, 207, 207, 207, 207, 207, 207, 207, 207, 
gpgpu_n_tot_thrd_icount = 6879360
gpgpu_n_tot_w_icount = 214980
gpgpu_n_stall_shd_mem = 27549
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 112152
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 897201
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1196544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27549
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:204246	W0_Idle:427369	W0_Scoreboard:144709	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:12	W28:0	W29:0	W30:0	W31:0	W32:214968
single_issue_nums: WS0:53751	WS1:53751	WS2:53739	WS3:53739	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4486080 {40:112152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 897216 {8:112152,}
maxmflatency = 923 
max_icnt2mem_latency = 607 
maxmrqlatency = 651 
max_icnt2sh_latency = 234 
averagemflatency = 434 
avg_icnt2mem_latency = 207 
avg_mrq_latency = 111 
avg_icnt2sh_latency = 37 
mrq_lat_table:662 	39 	72 	99 	170 	287 	424 	430 	376 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3848 	80866 	27438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	9124 	20524 	49668 	32680 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20567 	17190 	17090 	15812 	18163 	17257 	6073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         9        15        14        16        10         4         5         0         0         0         0         0         0         0         0 
dram[1]:        14        15        16        14        16        12         4         4         0         0         0         0         0         0         0         0 
dram[2]:        13        11        13        13        16        13         3         1         0         0         0         0         0         0         0         0 
dram[3]:        11        12        15        16        16        16         4         4         0         0         0         0         0         0         0         0 
dram[4]:        13        13        12        14        16        16         5         4         0         0         0         0         0         0         0         0 
dram[5]:        16        16        14        16        15        15         3         3         0         0         0         0         0         0         0         0 
dram[6]:        14        16        16        16        16        10         3         5         0         0         0         0         0         0         0         0 
dram[7]:         9        12        14        12        16        12         3         4         0         0         0         0         0         0         0         0 
dram[8]:        14         9        14        14        16        16         2         3         0         0         0         0         0         0         0         0 
dram[9]:        14        15        15        13        12        16         1         2         0         0         0         0         0         0         0         0 
dram[10]:        12        13        14        14        15         9         7         7         0         0         0         0         0         0         0         0 
dram[11]:        12        10        15        16        15        14         5         3         0         1         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144         0         0         0         0     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218         0         0         0         0     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034         0         0         0         0     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065         0         0         0         0     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284         0         0         0         0     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158         0         0         0         0     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084         0         0         0         0     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094         0         0         0         0     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205         0         0         0         0     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256         0         0         0         0     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172         0         0         0         0     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168         0         0         0         0     12455     12469 
average row accesses per activate:
dram[0]:  6.400000  4.571429  8.000000  6.400000 10.666667 13.000000  5.500000  4.500000  3.000000  3.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[1]:  5.000000  3.888889 10.666667  6.400000  9.000000 12.500000  4.500000  4.000000  2.000000  2.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[2]:  4.571429  4.714286  8.000000  4.571429  9.666667 13.500000  5.500000  3.500000  4.000000  4.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[3]:  4.571429  3.555556  6.400000 10.666667  9.333333  7.666667  4.500000  4.500000  4.000000  4.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[4]:  3.666667  3.666667  8.000000  6.400000  9.333333 13.000000  5.500000  3.500000  1.000000  1.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[5]:  5.333333  4.125000  6.400000 10.666667  6.000000  7.250000  4.500000  4.000000  3.000000  3.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[6]:  4.714286  8.250000 16.000000 10.666667 11.000000 12.000000  4.000000  4.000000  4.000000  3.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[7]:  4.500000  4.375000  6.400000  8.000000  9.000000 11.000000  5.000000  4.500000  3.000000  3.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[8]:  4.250000  4.375000  5.333333  4.000000  9.333333  9.000000  4.500000  5.000000  3.000000  3.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[9]:  3.777778  3.777778  8.000000  8.000000 14.000000  9.333333  2.000000  2.250000  2.000000  2.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[10]:  3.600000  4.375000  8.000000  6.400000  8.666667 10.500000  5.000000  4.500000  3.000000  3.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
dram[11]:  4.375000  2.833333  5.333333 10.666667  7.000000  6.750000  3.000000  2.750000  2.000000  1.000000      -nan      -nan      -nan      -nan  3.000000  3.000000 
average row locality = 2582/469 = 5.505331
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:       148       148       128       128       176       172        80        84        24        16         0         0         0         0        12        12 
dram[1]:       148       144       128       128       172       172        80        80        16        16         0         0         0         0        12        12 
dram[2]:       140       144       128       128       180       188        76        68        24        24         0         0         0         0        12        12 
dram[3]:       136       132       128       128       172       172        76        76        28        28         0         0         0         0        12        12 
dram[4]:       136       136       128       128       172       176        80        76        20        20         0         0         0         0        12        12 
dram[5]:       144       144       128       128       180       180        76        76        24        20         0         0         0         0        12        12 
dram[6]:       144       144       128       128       180       172        76        84        20        20         0         0         0         0        12        12 
dram[7]:       144       144       128       128       180       176        76        76        20        20         0         0         0         0        12        12 
dram[8]:       148       144       128       128       176       172        80        84        24        24         0         0         0         0        12        12 
dram[9]:       144       144       128       128       176       176        80        76        20        20         0         0         0         0        12        12 
dram[10]:       152       152       128       128       164       164        84        88        12        12         0         0         0         0        12        12 
dram[11]:       148       148       128       128       172       172        84        84        24        16         0         0         0         0        12        12 
total dram writes = 13400
min_bank_accesses = 0!
chip skew: 1132/1096 = 1.03
average mf latency per bank:
dram[0]:       1870      1883      1999      2073      1406      1464      2817      2701     10178     15169    none      none      none      none       21032     22057
dram[1]:       1938      2053      2160      2244      1586      1698      2977      3297     15483     17260    none      none      none      none       22175     23918
dram[2]:       1974      2074      2052      2242      1460      1490      3152      3975     10109     11470    none      none      none      none       22049     24453
dram[3]:       1992      1978      1980      1928      1530      1491      3377      3171      9355      8753    none      none      none      none       23201     21389
dram[4]:       2003      2019      1976      2016      1570      1472      3176      3044     12814     12305    none      none      none      none       21580     22472
dram[5]:       2028      1970      2142      2062      1569      1534      3418      3410     10878     13778    none      none      none      none       23686     23542
dram[6]:       1823      1891      1937      2078      1400      1488      3092      2784     11866     11940    none      none      none      none       21091     22065
dram[7]:       1899      1882      2067      2068      1410      1494      3068      3154     12418     12564    none      none      none      none       22157     22332
dram[8]:       1750      1899      1993      2132      1439      1495      2987      2960     10168     10847    none      none      none      none       20468     21761
dram[9]:       1994      1769      2153      1939      1455      1436      3119      3313     13069     12603    none      none      none      none       23332     21114
dram[10]:       1710      1651      1972      1962      1540      1528      2837      2675     20630     20191    none      none      none      none       20994     21134
dram[11]:       1763      1837      1974      2007      1457      1507      2729      2831      9722     15467    none      none      none      none       20524     21194
maximum mf latency per bank:
dram[0]:        664       714       662       660       665       682       693       684       741       742       761       758       751       781       777       781
dram[1]:        754       786       798       882       741       774       764       813       727       766       681       727       707       796       757       805
dram[2]:        701       816       757       821       688       802       666       816       679       823       711       838       750       813       737       762
dram[3]:        687       679       691       657       785       663       785       684       923       810       863       758       845       771       808       772
dram[4]:        677       746       705       717       736       692       654       643       812       862       768       859       767       851       751       873
dram[5]:        805       801       821       806       836       786       723       728       832       851       812       826       880       876       862       861
dram[6]:        648       720       686       698       681       677       752       719       715       715       754       768       780       775       744       728
dram[7]:        701       739       692       753       707       709       807       798       806       730       827       785       796       784       783       755
dram[8]:        651       693       679       689       719       687       695       711       810       829       773       792       737       765       744       790
dram[9]:        730       705       712       663       687       706       689       666       873       825       763       784       758       763       774       772
dram[10]:        652       670       673       659       663       657       803       796       691       691       771       768       791       805       765       795
dram[11]:        654       663       659       682       657       685       798       834       626       675       785       801       773       760       711       767
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 13325 -   mf: uid=255240, sid4294967295:w4294967295, part=0, addr=0xc0b16c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13229), 
Ready @ 13327 -   mf: uid=255231, sid4294967295:w4294967295, part=0, addr=0xc0b10c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13231), 
Ready @ 13337 -   mf: uid=255263, sid4294967295:w4294967295, part=0, addr=0xc0b10c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13241), 
Ready @ 13339 -   mf: uid=255268, sid4294967295:w4294967295, part=0, addr=0xc0b19c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13243), 
Ready @ 13341 -   mf: uid=255282, sid4294967295:w4294967295, part=0, addr=0xc0b12480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13245), 
Ready @ 13351 -   mf: uid=255290, sid4294967295:w4294967295, part=0, addr=0xc0b17800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13255), 
Ready @ 13353 -   mf: uid=255311, sid4294967295:w4294967295, part=0, addr=0xc0b17880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13257), 
Ready @ 13364 -   mf: uid=255319, sid4294967295:w4294967295, part=0, addr=0xc0b19c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13268), 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33414 n_act=34 n_pre=22 n_ref_event=0 n_req=282 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=847 bw_util=0.09874
n_activity=3608 dram_eff=0.939
bk0: 0a 32690i bk1: 0a 32392i bk2: 0a 32702i bk3: 0a 32220i bk4: 0a 32291i bk5: 0a 32315i bk6: 0a 32464i bk7: 0a 32511i bk8: 0a 33664i bk9: 0a 33703i bk10: 0a 34308i bk11: 0a 34314i bk12: 0a 34315i bk13: 0a 34320i bk14: 0a 34148i bk15: 0a 34176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844037
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.844037
Bank_Level_Parallism = 4.825810
Bank_Level_Parallism_Col = 4.505517
Bank_Level_Parallism_Ready = 3.073944
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.374855 

BW Util details:
bwutil = 0.098738 
total_CMD = 34313 
util_bw = 3386 
Wasted_Col = 83 
Wasted_Row = 8 
Idle = 30836 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 29 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 74 
rwq = 0 
CCDLc_limit_alone = 74 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 847 
n_act = 34 
n_pre = 22 
n_ref = 0 
n_req = 282 
total_req = 847 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 847 
Row_Bus_Util =  0.001632 
CoL_Bus_Util = 0.024685 
Either_Row_CoL_Bus_Util = 0.026200 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.004449 
queue_avg = 2.955906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95591
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 13): 
Ready @ 13312 -   mf: uid=255168, sid4294967295:w4294967295, part=1, addr=0xc0ae6d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13216), 
Ready @ 13314 -   mf: uid=255160, sid4294967295:w4294967295, part=1, addr=0xc09ded00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13218), 
Ready @ 13314 -   mf: uid=255183, sid4294967295:w4294967295, part=1, addr=0xc09ded80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13218), 
Ready @ 13314 -   mf: uid=255174, sid4294967295:w4294967295, part=1, addr=0xc0b16d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13218), 
Ready @ 13325 -   mf: uid=255199, sid4294967295:w4294967295, part=1, addr=0xc0c30d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13229), 
Ready @ 13329 -   mf: uid=255236, sid4294967295:w4294967295, part=1, addr=0xc0b10d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13233), 
Ready @ 13334 -   mf: uid=255246, sid4294967295:w4294967295, part=1, addr=0xc0b19180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13238), 
Ready @ 13345 -   mf: uid=255253, sid4294967295:w4294967295, part=1, addr=0xc0b19100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13249), 
Ready @ 13346 -   mf: uid=255272, sid4294967295:w4294967295, part=1, addr=0xc0b10d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13250), 
Ready @ 13357 -   mf: uid=255269, sid4294967295:w4294967295, part=1, addr=0xc0b12500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13261), 
Ready @ 13359 -   mf: uid=255291, sid4294967295:w4294967295, part=1, addr=0xc0b12580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13263), 
Ready @ 13368 -   mf: uid=255302, sid4294967295:w4294967295, part=1, addr=0xc0b17900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13272), 
Ready @ 13370 -   mf: uid=255312, sid4294967295:w4294967295, part=1, addr=0xc0b17980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13274), 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33421 n_act=37 n_pre=25 n_ref_event=0 n_req=277 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=837 bw_util=0.09757
n_activity=3583 dram_eff=0.9344
bk0: 0a 32528i bk1: 0a 32311i bk2: 0a 32563i bk3: 0a 32418i bk4: 0a 32252i bk5: 0a 32273i bk6: 0a 32597i bk7: 0a 32633i bk8: 0a 33893i bk9: 0a 33891i bk10: 0a 34308i bk11: 0a 34313i bk12: 0a 34318i bk13: 0a 34324i bk14: 0a 34101i bk15: 0a 34150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826291
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.826291
Bank_Level_Parallism = 4.686083
Bank_Level_Parallism_Col = 4.346231
Bank_Level_Parallism_Ready = 3.059595
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.410338 

BW Util details:
bwutil = 0.097572 
total_CMD = 34313 
util_bw = 3347 
Wasted_Col = 140 
Wasted_Row = 16 
Idle = 30810 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 89 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33421 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 837 
n_act = 37 
n_pre = 25 
n_ref = 0 
n_req = 277 
total_req = 837 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 837 
Row_Bus_Util =  0.001807 
CoL_Bus_Util = 0.024393 
Either_Row_CoL_Bus_Util = 0.025996 
Issued_on_Two_Bus_Simul_Util = 0.000204 
issued_two_Eff = 0.007848 
queue_avg = 3.221694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.22169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 13329 -   mf: uid=255175, sid4294967295:w4294967295, part=2, addr=0xc0c09e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13233), 
Ready @ 13340 -   mf: uid=255206, sid4294967295:w4294967295, part=2, addr=0xc0b17a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13244), 
Ready @ 13341 -   mf: uid=255189, sid4294967295:w4294967295, part=2, addr=0xc0b17a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13245), 
Ready @ 13352 -   mf: uid=255233, sid4294967295:w4294967295, part=2, addr=0xc0b12680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13256), 
Ready @ 13354 -   mf: uid=255232, sid4294967295:w4294967295, part=2, addr=0xc0b12600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13258), 
Ready @ 13365 -   mf: uid=255258, sid4294967295:w4294967295, part=2, addr=0xc0aeb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13269), 
Ready @ 13366 -   mf: uid=255270, sid4294967295:w4294967295, part=2, addr=0xc0aeb600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13270), 
Ready @ 13377 -   mf: uid=255277, sid4294967295:w4294967295, part=2, addr=0xc0b19280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13281), 
Ready @ 13379 -   mf: uid=255293, sid4294967295:w4294967295, part=2, addr=0xc0b19200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13283), 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33410 n_act=38 n_pre=26 n_ref_event=0 n_req=281 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=842 bw_util=0.09816
n_activity=3518 dram_eff=0.9574
bk0: 0a 32448i bk1: 0a 32243i bk2: 0a 32564i bk3: 0a 32100i bk4: 0a 32093i bk5: 0a 32099i bk6: 0a 32708i bk7: 0a 32803i bk8: 0a 33417i bk9: 0a 33421i bk10: 0a 34310i bk11: 0a 34314i bk12: 0a 34318i bk13: 0a 34318i bk14: 0a 34171i bk15: 0a 34182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824885
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.824885
Bank_Level_Parallism = 5.116185
Bank_Level_Parallism_Col = 4.713212
Bank_Level_Parallism_Ready = 3.216568
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.300376 

BW Util details:
bwutil = 0.098155 
total_CMD = 34313 
util_bw = 3368 
Wasted_Col = 102 
Wasted_Row = 0 
Idle = 30843 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 67 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33410 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 842 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 281 
total_req = 842 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 842 
Row_Bus_Util =  0.001865 
CoL_Bus_Util = 0.024539 
Either_Row_CoL_Bus_Util = 0.026317 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.003322 
queue_avg = 3.263836 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26384
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 13): 
Ready @ 13316 -   mf: uid=255180, sid4294967295:w4294967295, part=3, addr=0xc0c09f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13220), 
Ready @ 13327 -   mf: uid=255190, sid4294967295:w4294967295, part=3, addr=0xc0ae4b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13231), 
Ready @ 13337 -   mf: uid=255195, sid4294967295:w4294967295, part=3, addr=0xc0b08b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13241), 
Ready @ 13348 -   mf: uid=255205, sid4294967295:w4294967295, part=3, addr=0xc0ae3f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13252), 
Ready @ 13359 -   mf: uid=255228, sid4294967295:w4294967295, part=3, addr=0xc0ae9300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13263), 
Ready @ 13361 -   mf: uid=255214, sid4294967295:w4294967295, part=3, addr=0xc0b08b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13265), 
Ready @ 13372 -   mf: uid=255250, sid4294967295:w4294967295, part=3, addr=0xc0b12700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13276), 
Ready @ 13373 -   mf: uid=255259, sid4294967295:w4294967295, part=3, addr=0xc0ae9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13277), 
Ready @ 13384 -   mf: uid=255275, sid4294967295:w4294967295, part=3, addr=0xc0b04300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13288), 
Ready @ 13386 -   mf: uid=255287, sid4294967295:w4294967295, part=3, addr=0xc0b12780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13290), 
Ready @ 13397 -   mf: uid=255299, sid4294967295:w4294967295, part=3, addr=0xc0aeb700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13301), 
Ready @ 13398 -   mf: uid=255305, sid4294967295:w4294967295, part=3, addr=0xc0b04380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13302), 
Ready @ 13409 -   mf: uid=255320, sid4294967295:w4294967295, part=3, addr=0xc0aeb780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13313), 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33436 n_act=36 n_pre=25 n_ref_event=0 n_req=275 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=821 bw_util=0.09571
n_activity=3536 dram_eff=0.9287
bk0: 0a 32422i bk1: 0a 32239i bk2: 0a 32416i bk3: 0a 32354i bk4: 0a 32122i bk5: 0a 32132i bk6: 0a 32629i bk7: 0a 32847i bk8: 0a 33538i bk9: 0a 33503i bk10: 0a 34309i bk11: 0a 34312i bk12: 0a 34316i bk13: 0a 34324i bk14: 0a 34153i bk15: 0a 34116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819905
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.819905
Bank_Level_Parallism = 5.100438
Bank_Level_Parallism_Col = 4.779846
Bank_Level_Parallism_Ready = 3.336970
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.422577 

BW Util details:
bwutil = 0.095707 
total_CMD = 34313 
util_bw = 3282 
Wasted_Col = 134 
Wasted_Row = 31 
Idle = 30866 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33436 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 821 
n_act = 36 
n_pre = 25 
n_ref = 0 
n_req = 275 
total_req = 821 

Dual Bus Interface Util: 
issued_total_row = 61 
issued_total_col = 821 
Row_Bus_Util =  0.001778 
CoL_Bus_Util = 0.023927 
Either_Row_CoL_Bus_Util = 0.025559 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.005701 
queue_avg = 3.291493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 14): 
Ready @ 13344 -   mf: uid=255211, sid4294967295:w4294967295, part=4, addr=0xc0ae9400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13248), 
Ready @ 13345 -   mf: uid=255241, sid4294967295:w4294967295, part=4, addr=0xc0ae9480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13249), 
Ready @ 13355 -   mf: uid=255222, sid4294967295:w4294967295, part=4, addr=0xc0b11000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13259), 
Ready @ 13356 -   mf: uid=255254, sid4294967295:w4294967295, part=4, addr=0xc0b11080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13260), 
Ready @ 13359 -   mf: uid=255247, sid4294967295:w4294967295, part=4, addr=0xc0c0a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13263), 
Ready @ 13367 -   mf: uid=255283, sid4294967295:w4294967295, part=4, addr=0xc0c0a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13271), 
Ready @ 13372 -   mf: uid=255260, sid4294967295:w4294967295, part=4, addr=0xc0c30400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13276), 
Ready @ 13380 -   mf: uid=255298, sid4294967295:w4294967295, part=4, addr=0xc0c30480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13284), 
Ready @ 13380 -   mf: uid=255294, sid4294967295:w4294967295, part=4, addr=0xc0b04400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13284), 
Ready @ 13380 -   mf: uid=255316, sid4294967295:w4294967295, part=4, addr=0xc0b04480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13284), 
Ready @ 13384 -   mf: uid=255315, sid4294967295:w4294967295, part=4, addr=0xc0aeb800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13288), 
Ready @ 13395 -   mf: uid=255325, sid4294967295:w4294967295, part=4, addr=0xc0aeb880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13299), 
Ready @ 13397 -   mf: uid=255324, sid4294967295:w4294967295, part=4, addr=0xc0b17c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13301), 
Ready @ 13408 -   mf: uid=255329, sid4294967295:w4294967295, part=4, addr=0xc0b17c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13312), 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33445 n_act=39 n_pre=28 n_ref_event=0 n_req=274 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=809 bw_util=0.09431
n_activity=3550 dram_eff=0.9115
bk0: 0a 32367i bk1: 0a 32343i bk2: 0a 32419i bk3: 0a 32390i bk4: 0a 32338i bk5: 0a 32363i bk6: 0a 32596i bk7: 0a 32891i bk8: 0a 34056i bk9: 0a 34061i bk10: 0a 34309i bk11: 0a 34317i bk12: 0a 34322i bk13: 0a 34323i bk14: 0a 34096i bk15: 0a 34138i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809524
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.809524
Bank_Level_Parallism = 4.659231
Bank_Level_Parallism_Col = 4.239408
Bank_Level_Parallism_Ready = 3.007380
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.365037 

BW Util details:
bwutil = 0.094308 
total_CMD = 34313 
util_bw = 3234 
Wasted_Col = 175 
Wasted_Row = 20 
Idle = 30884 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 101 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 98 
rwq = 0 
CCDLc_limit_alone = 98 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33445 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 809 
n_act = 39 
n_pre = 28 
n_ref = 0 
n_req = 274 
total_req = 809 

Dual Bus Interface Util: 
issued_total_row = 67 
issued_total_col = 809 
Row_Bus_Util =  0.001953 
CoL_Bus_Util = 0.023577 
Either_Row_CoL_Bus_Util = 0.025297 
Issued_on_Two_Bus_Simul_Util = 0.000233 
issued_two_Eff = 0.009217 
queue_avg = 3.244339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.24434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 7): 
Ready @ 13341 -   mf: uid=255288, sid4294967295:w4294967295, part=5, addr=0xc0b16580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13245), 
Ready @ 13347 -   mf: uid=255284, sid4294967295:w4294967295, part=5, addr=0xc0aeb900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13251), 
Ready @ 13347 -   mf: uid=255303, sid4294967295:w4294967295, part=5, addr=0xc0aeb980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13251), 
Ready @ 13348 -   mf: uid=255308, sid4294967295:w4294967295, part=5, addr=0xc0aea100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13252), 
Ready @ 13351 -   mf: uid=255322, sid4294967295:w4294967295, part=5, addr=0xc0aea180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13255), 
Ready @ 13359 -   mf: uid=255323, sid4294967295:w4294967295, part=5, addr=0xc0b17d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13263), 
Ready @ 13367 -   mf: uid=255328, sid4294967295:w4294967295, part=5, addr=0xc0b17d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13271), 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33410 n_act=39 n_pre=27 n_ref_event=0 n_req=281 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=841 bw_util=0.09804
n_activity=3614 dram_eff=0.9308
bk0: 0a 32690i bk1: 0a 32366i bk2: 0a 32696i bk3: 0a 32683i bk4: 0a 32240i bk5: 0a 32247i bk6: 0a 32791i bk7: 0a 32784i bk8: 0a 33800i bk9: 0a 33805i bk10: 0a 34310i bk11: 0a 34315i bk12: 0a 34317i bk13: 0a 34326i bk14: 0a 34234i bk15: 0a 34176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820276
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.820276
Bank_Level_Parallism = 4.380114
Bank_Level_Parallism_Col = 4.076259
Bank_Level_Parallism_Ready = 2.823669
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.223597 

BW Util details:
bwutil = 0.098039 
total_CMD = 34313 
util_bw = 3362 
Wasted_Col = 141 
Wasted_Row = 39 
Idle = 30771 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 75 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 94 
rwq = 0 
CCDLc_limit_alone = 94 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33410 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 841 
n_act = 39 
n_pre = 27 
n_ref = 0 
n_req = 281 
total_req = 841 

Dual Bus Interface Util: 
issued_total_row = 66 
issued_total_col = 841 
Row_Bus_Util =  0.001923 
CoL_Bus_Util = 0.024510 
Either_Row_CoL_Bus_Util = 0.026317 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.004430 
queue_avg = 2.823478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.82348
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 13303 -   mf: uid=255219, sid4294967295:w4294967295, part=6, addr=0xc0b12a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13207), 
Ready @ 13307 -   mf: uid=255215, sid4294967295:w4294967295, part=6, addr=0xc0aeba00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13211), 
Ready @ 13315 -   mf: uid=255244, sid4294967295:w4294967295, part=6, addr=0xc0aeba80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13219), 
Ready @ 13320 -   mf: uid=255227, sid4294967295:w4294967295, part=6, addr=0xc0c38a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13224), 
Ready @ 13328 -   mf: uid=255265, sid4294967295:w4294967295, part=6, addr=0xc0b1a280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13232), 
Ready @ 13329 -   mf: uid=255261, sid4294967295:w4294967295, part=6, addr=0xc0aea200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13233), 
Ready @ 13339 -   mf: uid=255295, sid4294967295:w4294967295, part=6, addr=0xc0aea280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13243), 
Ready @ 13350 -   mf: uid=255276, sid4294967295:w4294967295, part=6, addr=0xc0b1a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13254), 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33420 n_act=29 n_pre=17 n_ref_event=0 n_req=280 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=851 bw_util=0.0992
n_activity=3673 dram_eff=0.9268
bk0: 0a 32438i bk1: 0a 32448i bk2: 0a 32791i bk3: 0a 32324i bk4: 0a 32101i bk5: 0a 32081i bk6: 0a 32864i bk7: 0a 32661i bk8: 0a 33566i bk9: 0a 33709i bk10: 0a 34311i bk11: 0a 34317i bk12: 0a 34317i bk13: 0a 34319i bk14: 0a 34172i bk15: 0a 34167i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.865741
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.865741
Bank_Level_Parallism = 4.725490
Bank_Level_Parallism_Col = 4.483567
Bank_Level_Parallism_Ready = 3.135514
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.398685 

BW Util details:
bwutil = 0.099204 
total_CMD = 34313 
util_bw = 3403 
Wasted_Col = 126 
Wasted_Row = 14 
Idle = 30770 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 61 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33420 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 851 
n_act = 29 
n_pre = 17 
n_ref = 0 
n_req = 280 
total_req = 851 

Dual Bus Interface Util: 
issued_total_row = 46 
issued_total_col = 851 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.024801 
Either_Row_CoL_Bus_Util = 0.026025 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.004479 
queue_avg = 3.069886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.06989
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 13292 -   mf: uid=255202, sid4294967295:w4294967295, part=7, addr=0xc0b0cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13196), 
Ready @ 13303 -   mf: uid=255226, sid4294967295:w4294967295, part=7, addr=0xc0c09700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13207), 
Ready @ 13314 -   mf: uid=255237, sid4294967295:w4294967295, part=7, addr=0xc0c09780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13218), 
Ready @ 13327 -   mf: uid=255256, sid4294967295:w4294967295, part=7, addr=0xc0aea300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13231), 
Ready @ 13334 -   mf: uid=255266, sid4294967295:w4294967295, part=7, addr=0xc0aea380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13238), 
Ready @ 13339 -   mf: uid=255278, sid4294967295:w4294967295, part=7, addr=0xc0b12b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13243), 
Ready @ 13339 -   mf: uid=255292, sid4294967295:w4294967295, part=7, addr=0xc0b12b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13243), 
Ready @ 13350 -   mf: uid=255300, sid4294967295:w4294967295, part=7, addr=0xc0b1a300, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13254), 
Ready @ 13351 -   mf: uid=255309, sid4294967295:w4294967295, part=7, addr=0xc0b1a380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13255), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33410 n_act=38 n_pre=26 n_ref_event=0 n_req=279 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=842 bw_util=0.09816
n_activity=3627 dram_eff=0.9286
bk0: 0a 32336i bk1: 0a 32360i bk2: 0a 32500i bk3: 0a 32373i bk4: 0a 32165i bk5: 0a 32143i bk6: 0a 32793i bk7: 0a 32744i bk8: 0a 33633i bk9: 0a 33575i bk10: 0a 34308i bk11: 0a 34318i bk12: 0a 34319i bk13: 0a 34321i bk14: 0a 34142i bk15: 0a 34066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823256
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.823256
Bank_Level_Parallism = 4.943353
Bank_Level_Parallism_Col = 4.544113
Bank_Level_Parallism_Ready = 3.146745
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.414232 

BW Util details:
bwutil = 0.098155 
total_CMD = 34313 
util_bw = 3366 
Wasted_Col = 118 
Wasted_Row = 0 
Idle = 30829 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 48 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33410 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 842 
n_act = 38 
n_pre = 26 
n_ref = 0 
n_req = 279 
total_req = 842 

Dual Bus Interface Util: 
issued_total_row = 64 
issued_total_col = 842 
Row_Bus_Util =  0.001865 
CoL_Bus_Util = 0.024539 
Either_Row_CoL_Bus_Util = 0.026317 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.003322 
queue_avg = 3.205724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.20572
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 5): 
Ready @ 13312 -   mf: uid=255251, sid4294967295:w4294967295, part=8, addr=0xc0aea480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13216), 
Ready @ 13323 -   mf: uid=255285, sid4294967295:w4294967295, part=8, addr=0xc0c0b000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13227), 
Ready @ 13324 -   mf: uid=255279, sid4294967295:w4294967295, part=8, addr=0xc0c0b080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13228), 
Ready @ 13330 -   mf: uid=255306, sid4294967295:w4294967295, part=8, addr=0xc0b1a400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13234), 
Ready @ 13335 -   mf: uid=255301, sid4294967295:w4294967295, part=8, addr=0xc0b1a480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13239), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33395 n_act=44 n_pre=32 n_ref_event=0 n_req=283 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=846 bw_util=0.09862
n_activity=3657 dram_eff=0.9253
bk0: 0a 32418i bk1: 0a 32421i bk2: 0a 32521i bk3: 0a 32249i bk4: 0a 32131i bk5: 0a 32163i bk6: 0a 33021i bk7: 0a 32846i bk8: 0a 33882i bk9: 0a 33859i bk10: 0a 34312i bk11: 0a 34316i bk12: 0a 34319i bk13: 0a 34323i bk14: 0a 34177i bk15: 0a 34229i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.799087
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.799087
Bank_Level_Parallism = 4.512965
Bank_Level_Parallism_Col = 4.067365
Bank_Level_Parallism_Ready = 2.853114
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.250212 

BW Util details:
bwutil = 0.098622 
total_CMD = 34313 
util_bw = 3384 
Wasted_Col = 179 
Wasted_Row = 6 
Idle = 30744 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 95 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33395 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 846 
n_act = 44 
n_pre = 32 
n_ref = 0 
n_req = 283 
total_req = 846 

Dual Bus Interface Util: 
issued_total_row = 76 
issued_total_col = 846 
Row_Bus_Util =  0.002215 
CoL_Bus_Util = 0.024655 
Either_Row_CoL_Bus_Util = 0.026754 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.004357 
queue_avg = 3.052954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.05295
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 9): 
Ready @ 13316 -   mf: uid=255235, sid4294967295:w4294967295, part=9, addr=0xc0c25580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13220), 
Ready @ 13339 -   mf: uid=255248, sid4294967295:w4294967295, part=9, addr=0xc0aebd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13243), 
Ready @ 13340 -   mf: uid=255271, sid4294967295:w4294967295, part=9, addr=0xc0aebd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13244), 
Ready @ 13351 -   mf: uid=255267, sid4294967295:w4294967295, part=9, addr=0xc0b16900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13255), 
Ready @ 13351 -   mf: uid=255289, sid4294967295:w4294967295, part=9, addr=0xc0b16980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13255), 
Ready @ 13352 -   mf: uid=255296, sid4294967295:w4294967295, part=9, addr=0xc0c0b100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13256), 
Ready @ 13353 -   mf: uid=255310, sid4294967295:w4294967295, part=9, addr=0xc0b1a580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13257), 
Ready @ 13364 -   mf: uid=255307, sid4294967295:w4294967295, part=9, addr=0xc0b1a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13268), 
Ready @ 13364 -   mf: uid=255318, sid4294967295:w4294967295, part=9, addr=0xc0c0b180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13268), 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33412 n_act=43 n_pre=31 n_ref_event=0 n_req=279 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=831 bw_util=0.09687
n_activity=3613 dram_eff=0.92
bk0: 0a 32340i bk1: 0a 32216i bk2: 0a 32449i bk3: 0a 32465i bk4: 0a 32117i bk5: 0a 32155i bk6: 0a 33048i bk7: 0a 32993i bk8: 0a 33976i bk9: 0a 33982i bk10: 0a 34309i bk11: 0a 34316i bk12: 0a 34319i bk13: 0a 34321i bk14: 0a 34067i bk15: 0a 34020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.800000
Bank_Level_Parallism = 4.565513
Bank_Level_Parallism_Col = 4.228157
Bank_Level_Parallism_Ready = 2.965270
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.316401 

BW Util details:
bwutil = 0.096873 
total_CMD = 34313 
util_bw = 3323 
Wasted_Col = 152 
Wasted_Row = 68 
Idle = 30770 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 88 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 88 
rwq = 0 
CCDLc_limit_alone = 88 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33412 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 831 
n_act = 43 
n_pre = 31 
n_ref = 0 
n_req = 279 
total_req = 831 

Dual Bus Interface Util: 
issued_total_row = 74 
issued_total_col = 831 
Row_Bus_Util =  0.002157 
CoL_Bus_Util = 0.024218 
Either_Row_CoL_Bus_Util = 0.026258 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.004440 
queue_avg = 3.159269 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.15927
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 11): 
Ready @ 13325 -   mf: uid=255245, sid4294967295:w4294967295, part=10, addr=0xc0c25600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13229), 
Ready @ 13327 -   mf: uid=255262, sid4294967295:w4294967295, part=10, addr=0xc0b0da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13231), 
Ready @ 13338 -   mf: uid=255274, sid4294967295:w4294967295, part=10, addr=0xc0b0da00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13242), 
Ready @ 13339 -   mf: uid=255280, sid4294967295:w4294967295, part=10, addr=0xc0b17680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13243), 
Ready @ 13350 -   mf: uid=255297, sid4294967295:w4294967295, part=10, addr=0xc0b17600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13254), 
Ready @ 13352 -   mf: uid=255304, sid4294967295:w4294967295, part=10, addr=0xc0b1a680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13256), 
Ready @ 13363 -   mf: uid=255313, sid4294967295:w4294967295, part=10, addr=0xc0b1a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13267), 
Ready @ 13363 -   mf: uid=255317, sid4294967295:w4294967295, part=10, addr=0xc0b12280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13267), 
Ready @ 13364 -   mf: uid=255321, sid4294967295:w4294967295, part=10, addr=0xc0b12200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13268), 
Ready @ 13364 -   mf: uid=255326, sid4294967295:w4294967295, part=10, addr=0xc0b18e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13268), 
Ready @ 13372 -   mf: uid=255327, sid4294967295:w4294967295, part=10, addr=0xc0b18e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13276), 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33414 n_act=40 n_pre=28 n_ref_event=0 n_req=277 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=837 bw_util=0.09757
n_activity=3699 dram_eff=0.9051
bk0: 0a 32371i bk1: 0a 32283i bk2: 0a 32408i bk3: 0a 32346i bk4: 0a 31970i bk5: 0a 32015i bk6: 0a 32875i bk7: 0a 32790i bk8: 0a 33884i bk9: 0a 33898i bk10: 0a 34311i bk11: 0a 34314i bk12: 0a 34317i bk13: 0a 34322i bk14: 0a 34158i bk15: 0a 34215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812207
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.812207
Bank_Level_Parallism = 4.727889
Bank_Level_Parallism_Col = 4.416280
Bank_Level_Parallism_Ready = 3.114014
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.397740 

BW Util details:
bwutil = 0.097572 
total_CMD = 34313 
util_bw = 3345 
Wasted_Col = 141 
Wasted_Row = 78 
Idle = 30749 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 68 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 109 
rwq = 0 
CCDLc_limit_alone = 109 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33414 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 837 
n_act = 40 
n_pre = 28 
n_ref = 0 
n_req = 277 
total_req = 837 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 837 
Row_Bus_Util =  0.001982 
CoL_Bus_Util = 0.024393 
Either_Row_CoL_Bus_Util = 0.026200 
Issued_on_Two_Bus_Simul_Util = 0.000175 
issued_two_Eff = 0.006674 
queue_avg = 2.887419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.88742
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 13344 -   mf: uid=255239, sid4294967295:w4294967295, part=11, addr=0xc0b1a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13248), 
Ready @ 13346 -   mf: uid=255249, sid4294967295:w4294967295, part=11, addr=0xc0aea700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13250), 
Ready @ 13357 -   mf: uid=255252, sid4294967295:w4294967295, part=11, addr=0xc0aea780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13261), 
Ready @ 13359 -   mf: uid=255281, sid4294967295:w4294967295, part=11, addr=0xc0b18f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13263), 
Ready @ 13360 -   mf: uid=255286, sid4294967295:w4294967295, part=11, addr=0xc0b12380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13264), 
Ready @ 13371 -   mf: uid=255314, sid4294967295:w4294967295, part=11, addr=0xc0b18f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (13275), 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=34313 n_nop=33390 n_act=47 n_pre=35 n_ref_event=0 n_req=282 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=845 bw_util=0.0985
n_activity=3678 dram_eff=0.919
bk0: 0a 32171i bk1: 0a 31674i bk2: 0a 32361i bk3: 0a 32155i bk4: 0a 32068i bk5: 0a 32131i bk6: 0a 32591i bk7: 0a 32623i bk8: 0a 33991i bk9: 0a 33996i bk10: 0a 34315i bk11: 0a 34320i bk12: 0a 34322i bk13: 0a 34326i bk14: 0a 34162i bk15: 0a 34121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775229
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.775229
Bank_Level_Parallism = 5.050862
Bank_Level_Parallism_Col = 4.597291
Bank_Level_Parallism_Ready = 3.160798
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 3.391179 

BW Util details:
bwutil = 0.098505 
total_CMD = 34313 
util_bw = 3380 
Wasted_Col = 116 
Wasted_Row = 64 
Idle = 30753 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 69 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 81 
rwq = 0 
CCDLc_limit_alone = 81 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34313 
n_nop = 33390 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 845 
n_act = 47 
n_pre = 35 
n_ref = 0 
n_req = 282 
total_req = 845 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 845 
Row_Bus_Util =  0.002390 
CoL_Bus_Util = 0.024626 
Either_Row_CoL_Bus_Util = 0.026899 
Issued_on_Two_Bus_Simul_Util = 0.000117 
issued_two_Eff = 0.004334 
queue_avg = 2.974791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.97479

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4676, Miss = 4676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4676, Miss = 4676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4676, Miss = 4676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4676, Miss = 4676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4676, Miss = 4676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4676, Miss = 4676, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4672, Miss = 4672, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 112152
L2_total_cache_misses = 112152
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 84114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 112152
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=112152
icnt_total_pkts_simt_to_mem=112152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 112152
Req_Network_cycles = 13381
Req_Network_injected_packets_per_cycle =       8.3814 
Req_Network_conflicts_per_cycle =       6.8141
Req_Network_conflicts_per_cycle_util =      12.2422
Req_Bank_Level_Parallism =      15.0580
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      36.1106
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3517

Reply_Network_injected_packets_num = 112152
Reply_Network_cycles = 13381
Reply_Network_injected_packets_per_cycle =        8.3814
Reply_Network_conflicts_per_cycle =        5.8537
Reply_Network_conflicts_per_cycle_util =      10.2794
Reply_Bank_Level_Parallism =      14.7181
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      11.9250
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2794
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 263209 (inst/sec)
gpgpu_simulation_rate = 535 (cycle/sec)
gpgpu_silicon_slowdown = 2551401x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f03f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02300 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4mis1PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4mis1PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4mis1PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4mis1PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4mis1PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4mis1PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4mis1PiS_S_S_S_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x138 (mis.1.sm_75.ptx:90) @%p1 bra BB1_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (mis.1.sm_75.ptx:251) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x160 (mis.1.sm_75.ptx:96) @%p2 bra BB1_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e8 (mis.1.sm_75.ptx:251) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a8 (mis.1.sm_75.ptx:106) @%p3 bra BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (mis.1.sm_75.ptx:111) mov.u32 %r83, 99999999;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c8 (mis.1.sm_75.ptx:113) @%p4 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (mis.1.sm_75.ptx:246) cvta.to.global.u64 %rd54, %rd9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1f8 (mis.1.sm_75.ptx:120) @%p5 bra BB1_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (mis.1.sm_75.ptx:184) setp.lt.u32%p11, %r5, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x210 (mis.1.sm_75.ptx:124) @%p6 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mis.1.sm_75.ptx:166) mul.wide.s32 %rd31, %r2, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x228 (mis.1.sm_75.ptx:128) @%p7 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (mis.1.sm_75.ptx:149) mul.wide.s32 %rd25, %r2, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x270 (mis.1.sm_75.ptx:138) @%p8 bra BB1_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (mis.1.sm_75.ptx:146) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d8 (mis.1.sm_75.ptx:156) @%p9 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f8 (mis.1.sm_75.ptx:163) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x338 (mis.1.sm_75.ptx:173) @%p10 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (mis.1.sm_75.ptx:180) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (mis.1.sm_75.ptx:185) @%p11 bra BB1_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (mis.1.sm_75.ptx:246) cvta.to.global.u64 %rd54, %rd9;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b8 (mis.1.sm_75.ptx:197) @%p12 bra BB1_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (mis.1.sm_75.ptx:204) ld.global.u32 %r31, [%rd57+4];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x400 (mis.1.sm_75.ptx:209) @%p13 bra BB1_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x420 (mis.1.sm_75.ptx:216) ld.global.u32 %r34, [%rd57+8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x448 (mis.1.sm_75.ptx:221) @%p14 bra BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x468 (mis.1.sm_75.ptx:228) ld.global.u32 %r37, [%rd57+12];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x490 (mis.1.sm_75.ptx:233) @%p15 bra BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b0 (mis.1.sm_75.ptx:240) add.s32 %r2, %r2, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4c8 (mis.1.sm_75.ptx:243) @%p16 bra BB1_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (mis.1.sm_75.ptx:246) cvta.to.global.u64 %rd54, %rd9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4mis1PiS_S_S_S_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4mis1PiS_S_S_S_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4mis1PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4mis1PiS_S_S_S_S_S_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z4mis1PiS_S_S_S_S_S_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 320641
gpu_sim_insn = 32701807
gpu_ipc =     101.9889
gpu_tot_sim_cycle = 334022
gpu_tot_sim_insn = 39282040
gpu_tot_ipc =     117.6031
gpu_tot_issued_cta = 4674
gpu_occupancy = 75.6983% 
gpu_tot_occupancy = 76.1061% 
max_total_param_size = 0
gpu_stall_dramfull = 82036
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.8649
partiton_level_parallism_total  =       8.8455
partiton_level_parallism_util =       9.1903
partiton_level_parallism_util_total  =       9.3283
L2_BW  =     387.2167 GB/Sec
L2_BW_total  =     386.3708 GB/Sec
gpu_total_sim_rate=62750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 152420, Miss = 100853, Miss_rate = 0.662, Pending_hits = 2267, Reservation_fails = 49885
	L1D_cache_core[1]: Access = 155255, Miss = 98830, Miss_rate = 0.637, Pending_hits = 2327, Reservation_fails = 37861
	L1D_cache_core[2]: Access = 150628, Miss = 89433, Miss_rate = 0.594, Pending_hits = 2108, Reservation_fails = 30923
	L1D_cache_core[3]: Access = 151972, Miss = 96312, Miss_rate = 0.634, Pending_hits = 2280, Reservation_fails = 48516
	L1D_cache_core[4]: Access = 159959, Miss = 106515, Miss_rate = 0.666, Pending_hits = 2479, Reservation_fails = 52961
	L1D_cache_core[5]: Access = 159320, Miss = 108188, Miss_rate = 0.679, Pending_hits = 2623, Reservation_fails = 48211
	L1D_cache_core[6]: Access = 154289, Miss = 94781, Miss_rate = 0.614, Pending_hits = 2291, Reservation_fails = 38472
	L1D_cache_core[7]: Access = 157903, Miss = 98107, Miss_rate = 0.621, Pending_hits = 2380, Reservation_fails = 39463
	L1D_cache_core[8]: Access = 153712, Miss = 99429, Miss_rate = 0.647, Pending_hits = 2328, Reservation_fails = 45181
	L1D_cache_core[9]: Access = 151333, Miss = 92526, Miss_rate = 0.611, Pending_hits = 2227, Reservation_fails = 33309
	L1D_cache_core[10]: Access = 152324, Miss = 94280, Miss_rate = 0.619, Pending_hits = 2261, Reservation_fails = 36127
	L1D_cache_core[11]: Access = 161484, Miss = 98078, Miss_rate = 0.607, Pending_hits = 2397, Reservation_fails = 33364
	L1D_cache_core[12]: Access = 158780, Miss = 103137, Miss_rate = 0.650, Pending_hits = 2386, Reservation_fails = 43992
	L1D_cache_core[13]: Access = 153159, Miss = 97720, Miss_rate = 0.638, Pending_hits = 2281, Reservation_fails = 30153
	L1D_cache_core[14]: Access = 159711, Miss = 99938, Miss_rate = 0.626, Pending_hits = 2361, Reservation_fails = 39250
	L1D_cache_core[15]: Access = 158883, Miss = 97958, Miss_rate = 0.617, Pending_hits = 2423, Reservation_fails = 39411
	L1D_cache_core[16]: Access = 149315, Miss = 93592, Miss_rate = 0.627, Pending_hits = 2159, Reservation_fails = 37184
	L1D_cache_core[17]: Access = 150867, Miss = 92799, Miss_rate = 0.615, Pending_hits = 2154, Reservation_fails = 28019
	L1D_cache_core[18]: Access = 163352, Miss = 95484, Miss_rate = 0.585, Pending_hits = 2311, Reservation_fails = 39791
	L1D_cache_core[19]: Access = 154336, Miss = 97971, Miss_rate = 0.635, Pending_hits = 2180, Reservation_fails = 42021
	L1D_cache_core[20]: Access = 156572, Miss = 99926, Miss_rate = 0.638, Pending_hits = 2511, Reservation_fails = 42426
	L1D_cache_core[21]: Access = 159090, Miss = 104670, Miss_rate = 0.658, Pending_hits = 2454, Reservation_fails = 49776
	L1D_cache_core[22]: Access = 156997, Miss = 101385, Miss_rate = 0.646, Pending_hits = 2326, Reservation_fails = 44782
	L1D_cache_core[23]: Access = 158505, Miss = 104480, Miss_rate = 0.659, Pending_hits = 2332, Reservation_fails = 47682
	L1D_cache_core[24]: Access = 158750, Miss = 98180, Miss_rate = 0.618, Pending_hits = 2463, Reservation_fails = 37764
	L1D_cache_core[25]: Access = 159498, Miss = 96965, Miss_rate = 0.608, Pending_hits = 2355, Reservation_fails = 24866
	L1D_cache_core[26]: Access = 157802, Miss = 101066, Miss_rate = 0.640, Pending_hits = 2384, Reservation_fails = 43237
	L1D_cache_core[27]: Access = 151108, Miss = 93163, Miss_rate = 0.617, Pending_hits = 2188, Reservation_fails = 29117
	L1D_cache_core[28]: Access = 154862, Miss = 95841, Miss_rate = 0.619, Pending_hits = 2444, Reservation_fails = 43803
	L1D_cache_core[29]: Access = 160800, Miss = 93664, Miss_rate = 0.582, Pending_hits = 2293, Reservation_fails = 27265
	L1D_total_cache_accesses = 4682986
	L1D_total_cache_misses = 2945271
	L1D_total_cache_miss_rate = 0.6289
	L1D_total_cache_pending_hits = 69973
	L1D_total_cache_reservation_fails = 1184812
	L1D_cache_data_port_util = 0.173
	L1D_cache_fill_port_util = 0.290
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1658426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2140759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1067212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 654946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 69973
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 117600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4524104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 408767
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 117600
ctas_completed 4674, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3205, 2765, 3725, 3525, 3630, 3270, 3030, 3830, 4117, 3074, 3234, 3317, 2982, 3382, 3582, 3462, 3647, 3527, 2727, 2567, 3675, 3712, 4275, 3872, 4435, 3372, 3089, 3932, 4477, 3597, 3797, 2957, 
gpgpu_n_tot_thrd_icount = 109793216
gpgpu_n_tot_w_icount = 3431038
gpgpu_n_stall_shd_mem = 1496931
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795705
gpgpu_n_mem_write_global = 158882
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6763256
gpgpu_n_store_insn = 1495335
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3589632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1299669
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 197262
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:407720	W0_Idle:555363	W0_Scoreboard:34104499	W1:719274	W2:331908	W3:209166	W4:153854	W5:123531	W6:103078	W7:93774	W8:81018	W9:69052	W10:63317	W11:56278	W12:52752	W13:48504	W14:47183	W15:48093	W16:47734	W17:46572	W18:44778	W19:46193	W20:41726	W21:40586	W22:39009	W23:39436	W24:36934	W25:37090	W26:34254	W27:34300	W28:26164	W29:22853	W30:17787	W31:9420	W32:665420
single_issue_nums: WS0:854032	WS1:858771	WS2:854873	WS3:863362	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22365640 {8:2795705,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6355280 {40:158882,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111828200 {40:2795705,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1271056 {8:158882,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 321 
avg_icnt2mem_latency = 80 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 7 
mrq_lat_table:350895 	7035 	10683 	22900 	51465 	25566 	19371 	23710 	21659 	4801 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1478011 	1294595 	154415 	21710 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2157956 	282101 	314733 	195973 	3543 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1497687 	707971 	423238 	214576 	80676 	24240 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	600 	23 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        36        39        37        31        24        29        29        48        58        34        31        31 
dram[1]:        64        64        64        64        42        41        45        25        33        24        24        35        28        39        32        39 
dram[2]:        64        64        64        64        34        35        28        19        25        32        36        37        21        35        35        36 
dram[3]:        64        64        64        64        59        36        33        42        39        42        33        47        31        35        30        22 
dram[4]:        64        64        64        64        36        37        50        57        21        17        35        26        46        41        33        34 
dram[5]:        64        64        64        64        44        46        33        37        21        24        40        47        37        28        24        20 
dram[6]:        64        64        64        45        31        64        49        46        25        24        33        35        55        23        24        26 
dram[7]:        64        64        50        46        28        36        26        53        28        35        38        49        30        48        28        34 
dram[8]:        64        64        64        64        29        54        59        28        31        22        36        33        30        29        25        30 
dram[9]:        64        64        64        64        63        58        33        54        23        18        45        60        44        60        31        32 
dram[10]:        64        46        64        64        52        48        27        21        30        35        38        40        36        36        28        42 
dram[11]:        64        64        64        64        36        40        52        39        22        56        39        61        34        60        35        24 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  1.658991  1.617396  1.827254  1.840217  1.865480  1.830417  1.731596  1.764360  1.593580  1.700410  1.711430  1.700498  1.682123  1.663625  1.639676  1.629693 
dram[1]:  1.661597  1.619198  1.901378  1.852718  1.824622  1.842541  1.782637  1.763907  1.663657  1.626434  1.665666  1.646363  1.648170  1.670680  1.628555  1.610485 
dram[2]:  1.617615  1.596382  1.837820  1.813798  1.812969  1.805910  1.697385  1.706211  1.586132  1.641638  1.691470  1.675325  1.641311  1.653869  1.597308  1.644236 
dram[3]:  1.647819  1.638158  1.788250  1.836884  1.897930  1.831375  1.724267  1.740880  1.644457  1.692580  1.668055  1.741566  1.684848  1.693568  1.614404  1.663696 
dram[4]:  1.640402  1.644492  1.866391  1.886555  1.949555  1.905473  1.726817  1.788243  1.680595  1.680460  1.678292  1.652428  1.658392  1.634593  1.671395  1.679832 
dram[5]:  1.689852  1.666298  1.824176  1.831407  1.916728  1.872431  1.679268  1.727852  1.668847  1.635551  1.654942  1.675726  1.660704  1.627337  1.627061  1.664963 
dram[6]:  1.594442  1.679701  1.857738  1.831973  1.874135  1.857840  1.771669  1.736200  1.638581  1.635637  1.713321  1.730159  1.663706  1.717203  1.640068  1.615037 
dram[7]:  1.630869  1.633658  1.901316  1.853964  1.850694  1.861130  1.745928  1.748379  1.630068  1.635698  1.728857  1.702635  1.700363  1.671580  1.582792  1.614084 
dram[8]:  1.598945  1.643799  1.778293  1.856140  1.848569  1.816701  1.743855  1.710797  1.637576  1.690909  1.720532  1.695679  1.671911  1.690898  1.644585  1.704395 
dram[9]:  1.656758  1.607979  1.860056  1.870255  1.848526  1.893678  1.746210  1.699811  1.620499  1.605743  1.692075  1.723086  1.683792  1.672279  1.669778  1.650232 
dram[10]:  1.658228  1.633534  1.830738  1.801862  1.846917  1.856744  1.757518  1.714376  1.678386  1.693577  1.661988  1.726275  1.688034  1.630386  1.638370  1.604284 
dram[11]:  1.674810  1.621997  1.880142  1.778947  1.832976  1.830087  1.759788  1.673979  1.631549  1.639118  1.668293  1.691122  1.650955  1.702258  1.648180  1.593647 
average row locality = 538101/315146 = 1.707466
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2820      3011      2465      2532      2430      2531      2475      2519      2753      2730      2564      2555      2581      2559      2648      2678 
dram[1]:      2853      2864      2433      2504      2464      2479      2506      2538      2772      2802      2599      2608      2616      2599      2619      2670 
dram[2]:      2806      2883      2539      2520      2467      2500      2540      2562      2752      2710      2620      2533      2629      2667      2661      2623 
dram[3]:      2855      2783      2579      2567      2469      2463      2576      2583      2761      2698      2628      2560      2604      2615      2727      2613 
dram[4]:      2897      2885      2519      2505      2437      2492      2568      2491      2760      2748      2615      2649      2630      2678      2641      2620 
dram[5]:      2759      2811      2469      2505      2410      2453      2572      2530      2633      2750      2554      2537      2610      2610      2675      2745 
dram[6]:      2893      2716      2487      2501      2524      2476      2555      2521      2781      2687      2615      2549      2634      2599      2710      2670 
dram[7]:      2817      2815      2413      2476      2476      2479      2494      2510      2719      2730      2502      2538      2633      2659      2737      2677 
dram[8]:      2825      2910      2498      2459      2460      2487      2512      2476      2770      2706      2539      2610      2693      2592      2667      2643 
dram[9]:      2749      2818      2457      2522      2506      2445      2466      2513      2749      2731      2621      2593      2577      2605      2674      2657 
dram[10]:      2808      2786      2513      2522      2417      2467      2564      2537      2735      2698      2666      2498      2589      2700      2707      2658 
dram[11]:      2880      2834      2464      2515      2380      2538      2466      2560      2721      2798      2561      2567      2591      2614      2665      2722 
total dram reads = 502492
bank skew: 3011/2380 = 1.27
chip skew: 42135/41623 = 1.01
number of total write accesses:
dram[0]:       824       824       760       744       764       756       732       736       704       704       704       704       704       704       748       748 
dram[1]:       824       824       756       752       756       756       736       756       704       704       704       704       704       704       748       748 
dram[2]:       824       824       768       752       756       756       744       740       704       704       704       704       704       704       748       748 
dram[3]:       820       820       764       768       760       748       752       740       704       704       704       704       704       704       748       748 
dram[4]:       820       820       764       756       764       756       752       744       704       704       704       700       704       704       748       748 
dram[5]:       820       820       748       756       764       756       728       724       696       704       700       704       700       704       748       748 
dram[6]:       820       820       760       768       744       760       736       736       700       708       704       704       704       704       749       748 
dram[7]:       820       816       752       760       756       752       744       744       704       700       704       704       704       704       752       752 
dram[8]:       820       820       756       744       756       756       736       744       704       708       704       704       704       704       752       752 
dram[9]:       820       820       752       752       764       764       732       752       704       708       704       704       704       704       752       752 
dram[10]:       820       820       764       752       756       760       732       728       708       704       704       704       704       704       752       752 
dram[11]:       820       816       748       756       752       748       744       748       700       708       700       704       704       704       752       752 
total dram writes = 142433
bank skew: 824/696 = 1.18
chip skew: 11892/11820 = 1.01
average mf latency per bank:
dram[0]:       1489      1291      1965      1918      1694      1648      1576      1504      1318      1349      1368      1383      1355      1310      1269      1312
dram[1]:       1438      1433      1911      1920      1706      1646      1522      1508      1287      1308      1289      1271      1239      1317      1242      1232
dram[2]:       1414      1405      1812      1815      1652      1725      1517      1488      1282      1354      1298      1330      1259      1268      1209      1270
dram[3]:       1465      1553      1836      1823      1785      1840      1457      1481      1387      1358      1291      1387      1303      1301      1261      1320
dram[4]:       1447      1529      1917      1878      1839      1729      1504      1508      1432      1388      1347      1262      1281      1262      1297      1291
dram[5]:       1507      1531      1899      1820      1709      1765      1419      1539      1367      1336      1247      1313      1258      1260      1181      1197
dram[6]:       1467      1447      1856      1769      1711      1750      1512      1559      1285      1333      1364      1377      1319      1311      1918      1176
dram[7]:       1433      1457      2004      2001      1750      1714      1575      1573      1311      1340      1405      1366      1314      1302      1188      1268
dram[8]:       1473      1447      2010      2054      1822      1670      1515      1562      1318      1387      1406      1338      1271      1279      1270      1280
dram[9]:       1531      1440      1875      1743      1621      1681      1551      1503      1288      1364      1276      1314      1294      1341      1278      1226
dram[10]:       1448      1516      1761      1737      1778      1683      1495      1453      1363      1348      1287      1314      1316      1227      1234      1233
dram[11]:       1403      1430      1845      1827      1827      1747      1519      1493      1298      1261      1282      1328      1282      1276      1197      1185
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754024 n_act=26225 n_pre=26209 n_ref_event=0 n_req=44816 n_rd=41851 n_rd_L2_A=0 n_write=0 n_wr_bk=11860 bw_util=0.2508
n_activity=765512 dram_eff=0.2807
bk0: 2820a 695428i bk1: 3011a 686678i bk2: 2465a 718474i bk3: 2532a 717880i bk4: 2430a 722103i bk5: 2531a 715326i bk6: 2475a 714864i bk7: 2519a 708150i bk8: 2753a 693312i bk9: 2730a 699078i bk10: 2564a 709016i bk11: 2555a 707728i bk12: 2581a 706560i bk13: 2559a 707634i bk14: 2648a 704130i bk15: 2678a 702594i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.414830
Row_Buffer_Locality_read = 0.416931
Row_Buffer_Locality_write = 0.385160
Bank_Level_Parallism = 3.662053
Bank_Level_Parallism_Col = 2.494667
Bank_Level_Parallism_Ready = 1.653296
write_to_read_ratio_blp_rw_average = 0.112300
GrpLevelPara = 1.713680 

BW Util details:
bwutil = 0.250815 
total_CMD = 856585 
util_bw = 214844 
Wasted_Col = 331334 
Wasted_Row = 129839 
Idle = 180568 

BW Util Bottlenecks: 
RCDc_limit = 416107 
RCDWRc_limit = 9546 
WTRc_limit = 75155 
RTWc_limit = 46868 
CCDLc_limit = 38133 
rwq = 0 
CCDLc_limit_alone = 30400 
WTRc_limit_alone = 69969 
RTWc_limit_alone = 44321 

Commands details: 
total_CMD = 856585 
n_nop = 754024 
Read = 41851 
Write = 0 
L2_Alloc = 0 
L2_WB = 11860 
n_act = 26225 
n_pre = 26209 
n_ref = 0 
n_req = 44816 
total_req = 53711 

Dual Bus Interface Util: 
issued_total_row = 52434 
issued_total_col = 53711 
Row_Bus_Util =  0.061213 
CoL_Bus_Util = 0.062704 
Either_Row_CoL_Bus_Util = 0.119732 
Issued_on_Two_Bus_Simul_Util = 0.004184 
issued_two_Eff = 0.034945 
queue_avg = 4.732642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.73264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=753834 n_act=26338 n_pre=26322 n_ref_event=0 n_req=44896 n_rd=41926 n_rd_L2_A=0 n_write=0 n_wr_bk=11880 bw_util=0.2513
n_activity=766387 dram_eff=0.2808
bk0: 2853a 690175i bk1: 2864a 689309i bk2: 2433a 722237i bk3: 2504a 716507i bk4: 2464a 717098i bk5: 2479a 718660i bk6: 2506a 707718i bk7: 2538a 708871i bk8: 2772a 695777i bk9: 2802a 689443i bk10: 2599a 706085i bk11: 2608a 703124i bk12: 2616a 702186i bk13: 2599a 707674i bk14: 2619a 704299i bk15: 2670a 700572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.413355
Row_Buffer_Locality_read = 0.417259
Row_Buffer_Locality_write = 0.358249
Bank_Level_Parallism = 3.698327
Bank_Level_Parallism_Col = 2.501829
Bank_Level_Parallism_Ready = 1.664211
write_to_read_ratio_blp_rw_average = 0.116942
GrpLevelPara = 1.725402 

BW Util details:
bwutil = 0.251258 
total_CMD = 856585 
util_bw = 215224 
Wasted_Col = 331503 
Wasted_Row = 130889 
Idle = 178969 

BW Util Bottlenecks: 
RCDc_limit = 415339 
RCDWRc_limit = 9898 
WTRc_limit = 77300 
RTWc_limit = 49453 
CCDLc_limit = 37833 
rwq = 0 
CCDLc_limit_alone = 29885 
WTRc_limit_alone = 72065 
RTWc_limit_alone = 46740 

Commands details: 
total_CMD = 856585 
n_nop = 753834 
Read = 41926 
Write = 0 
L2_Alloc = 0 
L2_WB = 11880 
n_act = 26338 
n_pre = 26322 
n_ref = 0 
n_req = 44896 
total_req = 53806 

Dual Bus Interface Util: 
issued_total_row = 52660 
issued_total_col = 53806 
Row_Bus_Util =  0.061477 
CoL_Bus_Util = 0.062815 
Either_Row_CoL_Bus_Util = 0.119954 
Issued_on_Two_Bus_Simul_Util = 0.004337 
issued_two_Eff = 0.036155 
queue_avg = 4.699553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.69955
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=753086 n_act=26740 n_pre=26724 n_ref_event=0 n_req=44983 n_rd=42012 n_rd_L2_A=0 n_write=0 n_wr_bk=11884 bw_util=0.2517
n_activity=766532 dram_eff=0.2812
bk0: 2806a 692001i bk1: 2883a 687580i bk2: 2539a 714928i bk3: 2520a 718540i bk4: 2467a 717021i bk5: 2500a 713783i bk6: 2540a 704786i bk7: 2562a 702990i bk8: 2752a 696236i bk9: 2710a 698627i bk10: 2620a 704484i bk11: 2533a 707285i bk12: 2629a 705533i bk13: 2667a 701068i bk14: 2661a 702055i bk15: 2623a 708160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.405553
Row_Buffer_Locality_read = 0.408693
Row_Buffer_Locality_write = 0.361158
Bank_Level_Parallism = 3.698262
Bank_Level_Parallism_Col = 2.463308
Bank_Level_Parallism_Ready = 1.648114
write_to_read_ratio_blp_rw_average = 0.109324
GrpLevelPara = 1.708911 

BW Util details:
bwutil = 0.251678 
total_CMD = 856585 
util_bw = 215584 
Wasted_Col = 335796 
Wasted_Row = 127228 
Idle = 177977 

BW Util Bottlenecks: 
RCDc_limit = 423645 
RCDWRc_limit = 9977 
WTRc_limit = 78525 
RTWc_limit = 44403 
CCDLc_limit = 37966 
rwq = 0 
CCDLc_limit_alone = 30014 
WTRc_limit_alone = 73068 
RTWc_limit_alone = 41908 

Commands details: 
total_CMD = 856585 
n_nop = 753086 
Read = 42012 
Write = 0 
L2_Alloc = 0 
L2_WB = 11884 
n_act = 26740 
n_pre = 26724 
n_ref = 0 
n_req = 44983 
total_req = 53896 

Dual Bus Interface Util: 
issued_total_row = 53464 
issued_total_col = 53896 
Row_Bus_Util =  0.062415 
CoL_Bus_Util = 0.062920 
Either_Row_CoL_Bus_Util = 0.120827 
Issued_on_Two_Bus_Simul_Util = 0.004507 
issued_two_Eff = 0.037305 
queue_avg = 4.468576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=753680 n_act=26295 n_pre=26279 n_ref_event=0 n_req=45054 n_rd=42081 n_rd_L2_A=0 n_write=0 n_wr_bk=11892 bw_util=0.252
n_activity=765508 dram_eff=0.282
bk0: 2855a 689113i bk1: 2783a 693870i bk2: 2579a 716140i bk3: 2567a 717539i bk4: 2469a 717447i bk5: 2463a 714028i bk6: 2576a 705683i bk7: 2583a 706456i bk8: 2761a 694988i bk9: 2698a 702098i bk10: 2628a 707650i bk11: 2560a 709513i bk12: 2604a 704230i bk13: 2615a 702645i bk14: 2727a 699040i bk15: 2613a 704357i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.416367
Row_Buffer_Locality_read = 0.417837
Row_Buffer_Locality_write = 0.395560
Bank_Level_Parallism = 3.696976
Bank_Level_Parallism_Col = 2.543115
Bank_Level_Parallism_Ready = 1.698161
write_to_read_ratio_blp_rw_average = 0.110392
GrpLevelPara = 1.721085 

BW Util details:
bwutil = 0.252038 
total_CMD = 856585 
util_bw = 215892 
Wasted_Col = 332290 
Wasted_Row = 128314 
Idle = 180089 

BW Util Bottlenecks: 
RCDc_limit = 417661 
RCDWRc_limit = 8951 
WTRc_limit = 74418 
RTWc_limit = 45897 
CCDLc_limit = 37625 
rwq = 0 
CCDLc_limit_alone = 29613 
WTRc_limit_alone = 68819 
RTWc_limit_alone = 43484 

Commands details: 
total_CMD = 856585 
n_nop = 753680 
Read = 42081 
Write = 0 
L2_Alloc = 0 
L2_WB = 11892 
n_act = 26295 
n_pre = 26279 
n_ref = 0 
n_req = 45054 
total_req = 53973 

Dual Bus Interface Util: 
issued_total_row = 52574 
issued_total_col = 53973 
Row_Bus_Util =  0.061376 
CoL_Bus_Util = 0.063010 
Either_Row_CoL_Bus_Util = 0.120134 
Issued_on_Two_Bus_Simul_Util = 0.004252 
issued_two_Eff = 0.035392 
queue_avg = 5.131481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.13148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=753938 n_act=26158 n_pre=26142 n_ref_event=0 n_req=45108 n_rd=42135 n_rd_L2_A=0 n_write=0 n_wr_bk=11892 bw_util=0.2523
n_activity=767242 dram_eff=0.2817
bk0: 2897a 687481i bk1: 2885a 684157i bk2: 2519a 712914i bk3: 2505a 717941i bk4: 2437a 715307i bk5: 2492a 713397i bk6: 2568a 702190i bk7: 2491a 706645i bk8: 2760a 689018i bk9: 2748a 688247i bk10: 2615a 698932i bk11: 2649a 700427i bk12: 2630a 702495i bk13: 2678a 698070i bk14: 2641a 702307i bk15: 2620a 701656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.420103
Row_Buffer_Locality_read = 0.422642
Row_Buffer_Locality_write = 0.384124
Bank_Level_Parallism = 3.783858
Bank_Level_Parallism_Col = 2.553119
Bank_Level_Parallism_Ready = 1.702014
write_to_read_ratio_blp_rw_average = 0.116350
GrpLevelPara = 1.735247 

BW Util details:
bwutil = 0.252290 
total_CMD = 856585 
util_bw = 216108 
Wasted_Col = 329974 
Wasted_Row = 132177 
Idle = 178326 

BW Util Bottlenecks: 
RCDc_limit = 413601 
RCDWRc_limit = 9369 
WTRc_limit = 71094 
RTWc_limit = 51588 
CCDLc_limit = 36577 
rwq = 0 
CCDLc_limit_alone = 29011 
WTRc_limit_alone = 66434 
RTWc_limit_alone = 48682 

Commands details: 
total_CMD = 856585 
n_nop = 753938 
Read = 42135 
Write = 0 
L2_Alloc = 0 
L2_WB = 11892 
n_act = 26158 
n_pre = 26142 
n_ref = 0 
n_req = 45108 
total_req = 54027 

Dual Bus Interface Util: 
issued_total_row = 52300 
issued_total_col = 54027 
Row_Bus_Util =  0.061056 
CoL_Bus_Util = 0.063073 
Either_Row_CoL_Bus_Util = 0.119833 
Issued_on_Two_Bus_Simul_Util = 0.004296 
issued_two_Eff = 0.035851 
queue_avg = 5.654240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.65424
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754469 n_act=26116 n_pre=26100 n_ref_event=0 n_req=44578 n_rd=41623 n_rd_L2_A=0 n_write=0 n_wr_bk=11820 bw_util=0.2496
n_activity=764696 dram_eff=0.2796
bk0: 2759a 702855i bk1: 2811a 697559i bk2: 2469a 721601i bk3: 2505a 720914i bk4: 2410a 724511i bk5: 2453a 721165i bk6: 2572a 706191i bk7: 2530a 711254i bk8: 2633a 709484i bk9: 2750a 696998i bk10: 2554a 712553i bk11: 2537a 714757i bk12: 2610a 708370i bk13: 2610a 705980i bk14: 2675a 707992i bk15: 2745a 703106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.414150
Row_Buffer_Locality_read = 0.417077
Row_Buffer_Locality_write = 0.372927
Bank_Level_Parallism = 3.593304
Bank_Level_Parallism_Col = 2.445889
Bank_Level_Parallism_Ready = 1.646753
write_to_read_ratio_blp_rw_average = 0.111132
GrpLevelPara = 1.709655 

BW Util details:
bwutil = 0.249563 
total_CMD = 856585 
util_bw = 213772 
Wasted_Col = 330866 
Wasted_Row = 128832 
Idle = 183115 

BW Util Bottlenecks: 
RCDc_limit = 414711 
RCDWRc_limit = 10092 
WTRc_limit = 76587 
RTWc_limit = 44495 
CCDLc_limit = 37302 
rwq = 0 
CCDLc_limit_alone = 29966 
WTRc_limit_alone = 71599 
RTWc_limit_alone = 42147 

Commands details: 
total_CMD = 856585 
n_nop = 754469 
Read = 41623 
Write = 0 
L2_Alloc = 0 
L2_WB = 11820 
n_act = 26116 
n_pre = 26100 
n_ref = 0 
n_req = 44578 
total_req = 53443 

Dual Bus Interface Util: 
issued_total_row = 52216 
issued_total_col = 53443 
Row_Bus_Util =  0.060958 
CoL_Bus_Util = 0.062391 
Either_Row_CoL_Bus_Util = 0.119213 
Issued_on_Two_Bus_Simul_Util = 0.004136 
issued_two_Eff = 0.034696 
queue_avg = 4.344705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.3447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754216 n_act=26178 n_pre=26162 n_ref_event=0 n_req=44885 n_rd=41918 n_rd_L2_A=0 n_write=0 n_wr_bk=11865 bw_util=0.2512
n_activity=765686 dram_eff=0.281
bk0: 2893a 684114i bk1: 2716a 700447i bk2: 2487a 714421i bk3: 2501a 713732i bk4: 2524a 711427i bk5: 2476a 714820i bk6: 2555a 704183i bk7: 2521a 706309i bk8: 2781a 693890i bk9: 2687a 700485i bk10: 2615a 708018i bk11: 2549a 711647i bk12: 2634a 698496i bk13: 2599a 701378i bk14: 2710a 696039i bk15: 2670a 695480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.416776
Row_Buffer_Locality_read = 0.417529
Row_Buffer_Locality_write = 0.406134
Bank_Level_Parallism = 3.756208
Bank_Level_Parallism_Col = 2.552346
Bank_Level_Parallism_Ready = 1.676067
write_to_read_ratio_blp_rw_average = 0.118616
GrpLevelPara = 1.738626 

BW Util details:
bwutil = 0.251151 
total_CMD = 856585 
util_bw = 215132 
Wasted_Col = 329856 
Wasted_Row = 129289 
Idle = 182308 

BW Util Bottlenecks: 
RCDc_limit = 414242 
RCDWRc_limit = 9602 
WTRc_limit = 74679 
RTWc_limit = 55031 
CCDLc_limit = 38565 
rwq = 0 
CCDLc_limit_alone = 30331 
WTRc_limit_alone = 69573 
RTWc_limit_alone = 51903 

Commands details: 
total_CMD = 856585 
n_nop = 754216 
Read = 41918 
Write = 0 
L2_Alloc = 0 
L2_WB = 11865 
n_act = 26178 
n_pre = 26162 
n_ref = 0 
n_req = 44885 
total_req = 53783 

Dual Bus Interface Util: 
issued_total_row = 52340 
issued_total_col = 53783 
Row_Bus_Util =  0.061103 
CoL_Bus_Util = 0.062788 
Either_Row_CoL_Bus_Util = 0.119508 
Issued_on_Two_Bus_Simul_Util = 0.004383 
issued_two_Eff = 0.036671 
queue_avg = 5.305340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.30534
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 334110 -   mf: uid=7784707, sid4294967295:w4294967295, part=7, addr=0xc0983b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (334014), 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754406 n_act=26123 n_pre=26107 n_ref_event=0 n_req=44642 n_rd=41675 n_rd_L2_A=0 n_write=0 n_wr_bk=11868 bw_util=0.25
n_activity=765270 dram_eff=0.2799
bk0: 2817a 693717i bk1: 2815a 695254i bk2: 2413a 726309i bk3: 2476a 719329i bk4: 2476a 715069i bk5: 2479a 713981i bk6: 2494a 708119i bk7: 2510a 710466i bk8: 2719a 698670i bk9: 2730a 696249i bk10: 2502a 713827i bk11: 2538a 710694i bk12: 2633a 705549i bk13: 2659a 705099i bk14: 2737a 697878i bk15: 2677a 705330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.414834
Row_Buffer_Locality_read = 0.417516
Row_Buffer_Locality_write = 0.377149
Bank_Level_Parallism = 3.659238
Bank_Level_Parallism_Col = 2.529738
Bank_Level_Parallism_Ready = 1.679121
write_to_read_ratio_blp_rw_average = 0.112892
GrpLevelPara = 1.728441 

BW Util details:
bwutil = 0.250030 
total_CMD = 856585 
util_bw = 214172 
Wasted_Col = 329631 
Wasted_Row = 131245 
Idle = 181537 

BW Util Bottlenecks: 
RCDc_limit = 413484 
RCDWRc_limit = 9550 
WTRc_limit = 78009 
RTWc_limit = 48706 
CCDLc_limit = 37394 
rwq = 0 
CCDLc_limit_alone = 29357 
WTRc_limit_alone = 72558 
RTWc_limit_alone = 46120 

Commands details: 
total_CMD = 856585 
n_nop = 754406 
Read = 41675 
Write = 0 
L2_Alloc = 0 
L2_WB = 11868 
n_act = 26123 
n_pre = 26107 
n_ref = 0 
n_req = 44642 
total_req = 53543 

Dual Bus Interface Util: 
issued_total_row = 52230 
issued_total_col = 53543 
Row_Bus_Util =  0.060975 
CoL_Bus_Util = 0.062508 
Either_Row_CoL_Bus_Util = 0.119286 
Issued_on_Two_Bus_Simul_Util = 0.004196 
issued_two_Eff = 0.035174 
queue_avg = 4.842722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.84272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754324 n_act=26209 n_pre=26193 n_ref_event=0 n_req=44813 n_rd=41847 n_rd_L2_A=0 n_write=0 n_wr_bk=11864 bw_util=0.2508
n_activity=764004 dram_eff=0.2812
bk0: 2825a 688463i bk1: 2910a 688124i bk2: 2498a 714075i bk3: 2459a 720692i bk4: 2460a 713097i bk5: 2487a 712770i bk6: 2512a 708946i bk7: 2476a 706610i bk8: 2770a 690033i bk9: 2706a 696763i bk10: 2539a 708425i bk11: 2610a 701342i bk12: 2693a 699249i bk13: 2592a 708246i bk14: 2667a 700651i bk15: 2643a 708224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.415147
Row_Buffer_Locality_read = 0.418023
Row_Buffer_Locality_write = 0.374579
Bank_Level_Parallism = 3.742021
Bank_Level_Parallism_Col = 2.509435
Bank_Level_Parallism_Ready = 1.676092
write_to_read_ratio_blp_rw_average = 0.114802
GrpLevelPara = 1.725293 

BW Util details:
bwutil = 0.250815 
total_CMD = 856585 
util_bw = 214844 
Wasted_Col = 328540 
Wasted_Row = 130400 
Idle = 182801 

BW Util Bottlenecks: 
RCDc_limit = 412816 
RCDWRc_limit = 9626 
WTRc_limit = 74369 
RTWc_limit = 47390 
CCDLc_limit = 37551 
rwq = 0 
CCDLc_limit_alone = 29706 
WTRc_limit_alone = 69178 
RTWc_limit_alone = 44736 

Commands details: 
total_CMD = 856585 
n_nop = 754324 
Read = 41847 
Write = 0 
L2_Alloc = 0 
L2_WB = 11864 
n_act = 26209 
n_pre = 26193 
n_ref = 0 
n_req = 44813 
total_req = 53711 

Dual Bus Interface Util: 
issued_total_row = 52402 
issued_total_col = 53711 
Row_Bus_Util =  0.061175 
CoL_Bus_Util = 0.062704 
Either_Row_CoL_Bus_Util = 0.119382 
Issued_on_Two_Bus_Simul_Util = 0.004497 
issued_two_Eff = 0.037668 
queue_avg = 5.005735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.00574
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754382 n_act=26103 n_pre=26087 n_ref_event=0 n_req=44655 n_rd=41683 n_rd_L2_A=0 n_write=0 n_wr_bk=11888 bw_util=0.2502
n_activity=761818 dram_eff=0.2813
bk0: 2749a 698054i bk1: 2818a 691757i bk2: 2457a 721810i bk3: 2522a 719792i bk4: 2506a 716365i bk5: 2445a 719313i bk6: 2466a 712048i bk7: 2513a 707988i bk8: 2749a 697087i bk9: 2731a 695065i bk10: 2621a 705185i bk11: 2593a 708767i bk12: 2577a 708950i bk13: 2605a 708527i bk14: 2674a 702425i bk15: 2657a 705399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.415452
Row_Buffer_Locality_read = 0.418564
Row_Buffer_Locality_write = 0.371803
Bank_Level_Parallism = 3.676463
Bank_Level_Parallism_Col = 2.479014
Bank_Level_Parallism_Ready = 1.662650
write_to_read_ratio_blp_rw_average = 0.112858
GrpLevelPara = 1.715947 

BW Util details:
bwutil = 0.250161 
total_CMD = 856585 
util_bw = 214284 
Wasted_Col = 327929 
Wasted_Row = 129114 
Idle = 185258 

BW Util Bottlenecks: 
RCDc_limit = 411524 
RCDWRc_limit = 9803 
WTRc_limit = 71891 
RTWc_limit = 42133 
CCDLc_limit = 36396 
rwq = 0 
CCDLc_limit_alone = 29430 
WTRc_limit_alone = 67216 
RTWc_limit_alone = 39842 

Commands details: 
total_CMD = 856585 
n_nop = 754382 
Read = 41683 
Write = 0 
L2_Alloc = 0 
L2_WB = 11888 
n_act = 26103 
n_pre = 26087 
n_ref = 0 
n_req = 44655 
total_req = 53571 

Dual Bus Interface Util: 
issued_total_row = 52190 
issued_total_col = 53571 
Row_Bus_Util =  0.060928 
CoL_Bus_Util = 0.062540 
Either_Row_CoL_Bus_Util = 0.119314 
Issued_on_Two_Bus_Simul_Util = 0.004154 
issued_two_Eff = 0.034813 
queue_avg = 4.620789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.62079
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=754229 n_act=26254 n_pre=26238 n_ref_event=0 n_req=44831 n_rd=41865 n_rd_L2_A=0 n_write=0 n_wr_bk=11864 bw_util=0.2509
n_activity=764868 dram_eff=0.281
bk0: 2808a 688840i bk1: 2786a 691677i bk2: 2513a 715573i bk3: 2522a 714965i bk4: 2417a 715906i bk5: 2467a 712830i bk6: 2564a 706654i bk7: 2537a 704929i bk8: 2735a 696708i bk9: 2698a 698200i bk10: 2666a 701849i bk11: 2498a 712826i bk12: 2589a 703904i bk13: 2700a 697180i bk14: 2707a 692699i bk15: 2658a 698365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.414378
Row_Buffer_Locality_read = 0.417126
Row_Buffer_Locality_write = 0.375590
Bank_Level_Parallism = 3.773940
Bank_Level_Parallism_Col = 2.499905
Bank_Level_Parallism_Ready = 1.639790
write_to_read_ratio_blp_rw_average = 0.113316
GrpLevelPara = 1.733418 

BW Util details:
bwutil = 0.250899 
total_CMD = 856585 
util_bw = 214916 
Wasted_Col = 326869 
Wasted_Row = 130359 
Idle = 184441 

BW Util Bottlenecks: 
RCDc_limit = 412525 
RCDWRc_limit = 9992 
WTRc_limit = 77165 
RTWc_limit = 46254 
CCDLc_limit = 37105 
rwq = 0 
CCDLc_limit_alone = 29712 
WTRc_limit_alone = 72090 
RTWc_limit_alone = 43936 

Commands details: 
total_CMD = 856585 
n_nop = 754229 
Read = 41865 
Write = 0 
L2_Alloc = 0 
L2_WB = 11864 
n_act = 26254 
n_pre = 26238 
n_ref = 0 
n_req = 44831 
total_req = 53729 

Dual Bus Interface Util: 
issued_total_row = 52492 
issued_total_col = 53729 
Row_Bus_Util =  0.061281 
CoL_Bus_Util = 0.062725 
Either_Row_CoL_Bus_Util = 0.119493 
Issued_on_Two_Bus_Simul_Util = 0.004512 
issued_two_Eff = 0.037760 
queue_avg = 4.756266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.75627
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=856585 n_nop=753780 n_act=26407 n_pre=26391 n_ref_event=0 n_req=44840 n_rd=41876 n_rd_L2_A=0 n_write=0 n_wr_bk=11856 bw_util=0.2509
n_activity=765663 dram_eff=0.2807
bk0: 2880a 693817i bk1: 2834a 689096i bk2: 2464a 719595i bk3: 2515a 718150i bk4: 2380a 722118i bk5: 2538a 713587i bk6: 2466a 712790i bk7: 2560a 703842i bk8: 2721a 695157i bk9: 2798a 691460i bk10: 2561a 707493i bk11: 2567a 709179i bk12: 2591a 704055i bk13: 2614a 705597i bk14: 2665a 708963i bk15: 2722a 697118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.411084
Row_Buffer_Locality_read = 0.415321
Row_Buffer_Locality_write = 0.351215
Bank_Level_Parallism = 3.684896
Bank_Level_Parallism_Col = 2.464207
Bank_Level_Parallism_Ready = 1.636262
write_to_read_ratio_blp_rw_average = 0.111998
GrpLevelPara = 1.718477 

BW Util details:
bwutil = 0.250913 
total_CMD = 856585 
util_bw = 214928 
Wasted_Col = 331977 
Wasted_Row = 129952 
Idle = 179728 

BW Util Bottlenecks: 
RCDc_limit = 416938 
RCDWRc_limit = 9881 
WTRc_limit = 77508 
RTWc_limit = 45414 
CCDLc_limit = 36994 
rwq = 0 
CCDLc_limit_alone = 29838 
WTRc_limit_alone = 72576 
RTWc_limit_alone = 43190 

Commands details: 
total_CMD = 856585 
n_nop = 753780 
Read = 41876 
Write = 0 
L2_Alloc = 0 
L2_WB = 11856 
n_act = 26407 
n_pre = 26391 
n_ref = 0 
n_req = 44840 
total_req = 53732 

Dual Bus Interface Util: 
issued_total_row = 52798 
issued_total_col = 53732 
Row_Bus_Util =  0.061638 
CoL_Bus_Util = 0.062728 
Either_Row_CoL_Bus_Util = 0.120017 
Issued_on_Two_Bus_Simul_Util = 0.004349 
issued_two_Eff = 0.036234 
queue_avg = 4.619081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.61908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 125239, Miss = 26968, Miss_rate = 0.215, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[1]: Access = 120915, Miss = 27347, Miss_rate = 0.226, Pending_hits = 128, Reservation_fails = 743
L2_cache_bank[2]: Access = 121898, Miss = 27094, Miss_rate = 0.222, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[3]: Access = 121392, Miss = 27296, Miss_rate = 0.225, Pending_hits = 152, Reservation_fails = 889
L2_cache_bank[4]: Access = 121943, Miss = 27246, Miss_rate = 0.223, Pending_hits = 361, Reservation_fails = 151
L2_cache_bank[5]: Access = 122594, Miss = 27230, Miss_rate = 0.222, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[6]: Access = 123148, Miss = 27427, Miss_rate = 0.223, Pending_hits = 166, Reservation_fails = 331
L2_cache_bank[7]: Access = 123175, Miss = 27110, Miss_rate = 0.220, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[8]: Access = 124948, Miss = 27295, Miss_rate = 0.218, Pending_hits = 380, Reservation_fails = 728
L2_cache_bank[9]: Access = 123197, Miss = 27296, Miss_rate = 0.222, Pending_hits = 164, Reservation_fails = 358
L2_cache_bank[10]: Access = 121098, Miss = 26910, Miss_rate = 0.222, Pending_hits = 135, Reservation_fails = 761
L2_cache_bank[11]: Access = 122682, Miss = 27169, Miss_rate = 0.221, Pending_hits = 153, Reservation_fails = 742
L2_cache_bank[12]: Access = 132383, Miss = 27428, Miss_rate = 0.207, Pending_hits = 369, Reservation_fails = 688
L2_cache_bank[13]: Access = 122971, Miss = 26947, Miss_rate = 0.219, Pending_hits = 145, Reservation_fails = 190
L2_cache_bank[14]: Access = 122365, Miss = 27023, Miss_rate = 0.221, Pending_hits = 139, Reservation_fails = 772
L2_cache_bank[15]: Access = 123939, Miss = 27116, Miss_rate = 0.219, Pending_hits = 153, Reservation_fails = 697
L2_cache_bank[16]: Access = 125828, Miss = 27196, Miss_rate = 0.216, Pending_hits = 378, Reservation_fails = 563
L2_cache_bank[17]: Access = 122059, Miss = 27115, Miss_rate = 0.222, Pending_hits = 159, Reservation_fails = 408
L2_cache_bank[18]: Access = 121876, Miss = 27031, Miss_rate = 0.222, Pending_hits = 133, Reservation_fails = 272
L2_cache_bank[19]: Access = 121328, Miss = 27116, Miss_rate = 0.223, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[20]: Access = 123331, Miss = 27231, Miss_rate = 0.221, Pending_hits = 348, Reservation_fails = 0
L2_cache_bank[21]: Access = 121697, Miss = 27098, Miss_rate = 0.223, Pending_hits = 138, Reservation_fails = 684
L2_cache_bank[22]: Access = 122289, Miss = 26960, Miss_rate = 0.220, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[23]: Access = 122292, Miss = 27380, Miss_rate = 0.224, Pending_hits = 128, Reservation_fails = 451
L2_total_cache_accesses = 2954587
L2_total_cache_misses = 652029
L2_total_cache_miss_rate = 0.2207
L2_total_cache_pending_hits = 4821
L2_total_cache_reservation_fails = 9428
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2288392
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 151066
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 351426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4821
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9345
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2795705
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 158882
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.289
L2_cache_fill_port_util = 0.063

icnt_total_pkts_mem_to_simt=2954587
icnt_total_pkts_simt_to_mem=2954587
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2954587
Req_Network_cycles = 334022
Req_Network_injected_packets_per_cycle =       8.8455 
Req_Network_conflicts_per_cycle =       3.7411
Req_Network_conflicts_per_cycle_util =       3.9438
Req_Bank_Level_Parallism =       9.3248
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.3735
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7106

Reply_Network_injected_packets_num = 2954587
Reply_Network_cycles = 334022
Reply_Network_injected_packets_per_cycle =        8.8455
Reply_Network_conflicts_per_cycle =        5.7920
Reply_Network_conflicts_per_cycle_util =       6.0828
Reply_Bank_Level_Parallism =       9.2896
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.0963
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2948
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 26 sec (626 sec)
gpgpu_simulation_rate = 62750 (inst/sec)
gpgpu_simulation_rate = 533 (cycle/sec)
gpgpu_silicon_slowdown = 2560975x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0460..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e024c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4mis2PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z4mis2PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4mis2PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z4mis2PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4mis2PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4mis2PiS_S_S_S_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z4mis2PiS_S_S_S_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x578 (mis.1.sm_75.ptx:289) @%p1 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (mis.1.sm_75.ptx:441) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c0 (mis.1.sm_75.ptx:299) @%p2 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (mis.1.sm_75.ptx:441) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5e0 (mis.1.sm_75.ptx:304) @%p3 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (mis.1.sm_75.ptx:441) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x630 (mis.1.sm_75.ptx:315) @%p4 bra BB2_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (mis.1.sm_75.ptx:320) mov.u32 %r32, -2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x658 (mis.1.sm_75.ptx:323) @%p5 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (mis.1.sm_75.ptx:441) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (mis.1.sm_75.ptx:328) @%p6 bra BB2_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a8 (mis.1.sm_75.ptx:384) setp.lt.u32%p12, %r5, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x688 (mis.1.sm_75.ptx:331) @%p7 bra BB2_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x750 (mis.1.sm_75.ptx:368) mul.wide.s32 %rd38, %r2, 4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x698 (mis.1.sm_75.ptx:334) @%p8 bra BB2_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f8 (mis.1.sm_75.ptx:352) mul.wide.s32 %rd32, %r2, 4;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6d8 (mis.1.sm_75.ptx:343) @%p9 bra BB2_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (mis.1.sm_75.ptx:349) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x730 (mis.1.sm_75.ptx:359) @%p10 bra BB2_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x748 (mis.1.sm_75.ptx:365) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x788 (mis.1.sm_75.ptx:375) @%p11 bra BB2_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a0 (mis.1.sm_75.ptx:381) add.s32 %r2, %r2, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7b0 (mis.1.sm_75.ptx:385) @%p12 bra BB2_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (mis.1.sm_75.ptx:441) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7f0 (mis.1.sm_75.ptx:396) @%p13 bra BB2_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x808 (mis.1.sm_75.ptx:402) ld.global.u32 %r18, [%rd61+4];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x830 (mis.1.sm_75.ptx:407) @%p14 bra BB2_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (mis.1.sm_75.ptx:413) ld.global.u32 %r19, [%rd61+8];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x870 (mis.1.sm_75.ptx:418) @%p15 bra BB2_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x888 (mis.1.sm_75.ptx:424) ld.global.u32 %r20, [%rd61+12];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8b0 (mis.1.sm_75.ptx:429) @%p16 bra BB2_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c8 (mis.1.sm_75.ptx:435) add.s32 %r2, %r2, 4;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8e0 (mis.1.sm_75.ptx:438) @%p17 bra BB2_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (mis.1.sm_75.ptx:441) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4mis2PiS_S_S_S_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4mis2PiS_S_S_S_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z4mis2PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4mis2PiS_S_S_S_S_S_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z4mis2PiS_S_S_S_S_S_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 87015
gpu_sim_insn = 11681717
gpu_ipc =     134.2495
gpu_tot_sim_cycle = 421037
gpu_tot_sim_insn = 50963757
gpu_tot_ipc =     121.0434
gpu_tot_issued_cta = 7011
gpu_occupancy = 72.4096% 
gpu_tot_occupancy = 75.3616% 
max_total_param_size = 0
gpu_stall_dramfull = 82036
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8499
partiton_level_parallism_total  =       8.4331
partiton_level_parallism_util =       7.4529
partiton_level_parallism_util_total  =       8.9502
L2_BW  =     299.2026 GB/Sec
L2_BW_total  =     368.3559 GB/Sec
gpu_total_sim_rate=62763

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 181198, Miss = 117168, Miss_rate = 0.647, Pending_hits = 3366, Reservation_fails = 52096
	L1D_cache_core[1]: Access = 184645, Miss = 115305, Miss_rate = 0.624, Pending_hits = 3466, Reservation_fails = 39977
	L1D_cache_core[2]: Access = 178846, Miss = 105406, Miss_rate = 0.589, Pending_hits = 3214, Reservation_fails = 33095
	L1D_cache_core[3]: Access = 180947, Miss = 112840, Miss_rate = 0.624, Pending_hits = 3421, Reservation_fails = 50703
	L1D_cache_core[4]: Access = 188434, Miss = 122462, Miss_rate = 0.650, Pending_hits = 3564, Reservation_fails = 55155
	L1D_cache_core[5]: Access = 189274, Miss = 125056, Miss_rate = 0.661, Pending_hits = 3822, Reservation_fails = 50310
	L1D_cache_core[6]: Access = 183237, Miss = 111316, Miss_rate = 0.607, Pending_hits = 3440, Reservation_fails = 40567
	L1D_cache_core[7]: Access = 187403, Miss = 114709, Miss_rate = 0.612, Pending_hits = 3527, Reservation_fails = 41692
	L1D_cache_core[8]: Access = 183194, Miss = 116109, Miss_rate = 0.634, Pending_hits = 3480, Reservation_fails = 47576
	L1D_cache_core[9]: Access = 180708, Miss = 108979, Miss_rate = 0.603, Pending_hits = 3369, Reservation_fails = 35817
	L1D_cache_core[10]: Access = 182269, Miss = 111064, Miss_rate = 0.609, Pending_hits = 3416, Reservation_fails = 38303
	L1D_cache_core[11]: Access = 189342, Miss = 114101, Miss_rate = 0.603, Pending_hits = 3489, Reservation_fails = 35503
	L1D_cache_core[12]: Access = 188075, Miss = 119571, Miss_rate = 0.636, Pending_hits = 3520, Reservation_fails = 46433
	L1D_cache_core[13]: Access = 180743, Miss = 113190, Miss_rate = 0.626, Pending_hits = 3319, Reservation_fails = 31978
	L1D_cache_core[14]: Access = 188824, Miss = 116001, Miss_rate = 0.614, Pending_hits = 3493, Reservation_fails = 41492
	L1D_cache_core[15]: Access = 188719, Miss = 114644, Miss_rate = 0.607, Pending_hits = 3568, Reservation_fails = 41820
	L1D_cache_core[16]: Access = 178944, Miss = 110319, Miss_rate = 0.617, Pending_hits = 3317, Reservation_fails = 39434
	L1D_cache_core[17]: Access = 181786, Miss = 110018, Miss_rate = 0.605, Pending_hits = 3356, Reservation_fails = 30395
	L1D_cache_core[18]: Access = 191916, Miss = 111608, Miss_rate = 0.582, Pending_hits = 3391, Reservation_fails = 41795
	L1D_cache_core[19]: Access = 181578, Miss = 113457, Miss_rate = 0.625, Pending_hits = 3239, Reservation_fails = 44124
	L1D_cache_core[20]: Access = 184671, Miss = 115824, Miss_rate = 0.627, Pending_hits = 3563, Reservation_fails = 44686
	L1D_cache_core[21]: Access = 187035, Miss = 120216, Miss_rate = 0.643, Pending_hits = 3529, Reservation_fails = 51901
	L1D_cache_core[22]: Access = 186220, Miss = 118032, Miss_rate = 0.634, Pending_hits = 3440, Reservation_fails = 47096
	L1D_cache_core[23]: Access = 188024, Miss = 121065, Miss_rate = 0.644, Pending_hits = 3487, Reservation_fails = 49818
	L1D_cache_core[24]: Access = 188490, Miss = 114861, Miss_rate = 0.609, Pending_hits = 3644, Reservation_fails = 40206
	L1D_cache_core[25]: Access = 187839, Miss = 113183, Miss_rate = 0.603, Pending_hits = 3448, Reservation_fails = 26625
	L1D_cache_core[26]: Access = 185313, Miss = 116455, Miss_rate = 0.628, Pending_hits = 3460, Reservation_fails = 45556
	L1D_cache_core[27]: Access = 179643, Miss = 109454, Miss_rate = 0.609, Pending_hits = 3309, Reservation_fails = 31395
	L1D_cache_core[28]: Access = 184238, Miss = 112351, Miss_rate = 0.610, Pending_hits = 3591, Reservation_fails = 46026
	L1D_cache_core[29]: Access = 189822, Miss = 109964, Miss_rate = 0.579, Pending_hits = 3397, Reservation_fails = 29387
	L1D_total_cache_accesses = 5551377
	L1D_total_cache_misses = 3434728
	L1D_total_cache_miss_rate = 0.6187
	L1D_total_cache_pending_hits = 103645
	L1D_total_cache_reservation_fails = 1250961
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.259
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1897103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2314350
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1131988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 801677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 103645
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156631
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 118973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 162070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5116775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434602

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 473543
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 118973
ctas_completed 7011, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4610, 4350, 5303, 4957, 4978, 4461, 4329, 5167, 5553, 4607, 4678, 4897, 4212, 5151, 5342, 4848, 4881, 5135, 3983, 3802, 5327, 5161, 5778, 5326, 5918, 5123, 4358, 5268, 5879, 4941, 5078, 4393, 
gpgpu_n_tot_thrd_icount = 154587008
gpgpu_n_tot_w_icount = 4830844
gpgpu_n_stall_shd_mem = 1615959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3116027
gpgpu_n_mem_write_global = 434602
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8027425
gpgpu_n_store_insn = 1863475
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6281856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1409713
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 206246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:626319	W0_Idle:654719	W0_Scoreboard:42097014	W1:1083988	W2:521630	W3:349008	W4:253406	W5:198581	W6:163448	W7:145084	W8:124192	W9:103332	W10:87700	W11:74551	W12:66202	W13:57094	W14:53362	W15:51874	W16:50286	W17:48051	W18:45486	W19:46499	W20:41914	W21:40675	W22:39072	W23:39461	W24:36934	W25:37090	W26:34254	W27:34309	W28:26164	W29:22853	W30:17787	W31:9420	W32:927137
single_issue_nums: WS0:1199855	WS1:1209784	WS2:1206060	WS3:1215145	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24928216 {8:3116027,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17384080 {40:434602,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 124641080 {40:3116027,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3476816 {8:434602,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 317 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 6 
mrq_lat_table:453481 	11066 	16700 	35227 	96278 	62121 	46390 	34503 	23567 	4811 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1835321 	1522057 	165681 	21714 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2725587 	302800 	321593 	196825 	3543 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1967781 	800650 	449877 	220671 	81198 	24253 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	754 	23 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        36        39        37        31        24        29        29        48        58        34        34        32 
dram[1]:        64        64        64        64        42        41        45        25        33        28        25        35        40        39        32        39 
dram[2]:        64        64        64        64        34        35        28        19        25        32        36        37        21        35        35        36 
dram[3]:        64        64        64        64        59        36        33        42        39        42        33        47        31        35        32        32 
dram[4]:        64        64        64        64        36        37        50        57        21        17        35        26        46        41        64        34 
dram[5]:        64        64        64        64        44        46        33        37        26        24        40        47        37        28        32        32 
dram[6]:        64        64        64        64        31        64        49        46        25        24        33        35        55        36        33        32 
dram[7]:        64        64        60        49        28        36        26        53        28        35        38        49        30        48        36        36 
dram[8]:        64        64        64        64        29        54        59        28        31        32        36        33        30        29        36        36 
dram[9]:        64        64        64        64        63        58        33        54        23        24        45        60        44        60        36        37 
dram[10]:        64        64        64        64        52        48        27        21        30        35        38        40        36        36        36        42 
dram[11]:        64        64        64        64        36        40        52        39        22        56        39        61        34        60        40        36 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  1.851082  1.801834  1.973292  1.990389  1.985455  1.951327  1.916584  1.917664  1.776441  1.872889  1.846748  1.883571  1.878422  1.867674  1.851073  1.838242 
dram[1]:  1.874674  1.812421  2.053677  1.998977  1.954499  1.970202  1.920393  1.921616  1.854741  1.819847  1.853549  1.827785  1.843093  1.875576  1.830263  1.827155 
dram[2]:  1.816681  1.793781  1.976394  1.960302  1.956456  1.949850  1.852096  1.846977  1.784964  1.827919  1.859767  1.823450  1.827768  1.839877  1.802212  1.855605 
dram[3]:  1.823726  1.838863  1.941581  1.969270  1.984725  1.939594  1.862373  1.917264  1.803167  1.869333  1.838523  1.909732  1.908674  1.878747  1.812823  1.904652 
dram[4]:  1.823064  1.823432  2.002543  2.025974  2.064464  2.015650  1.854713  1.913683  1.862297  1.820244  1.844424  1.842642  1.848186  1.850600  1.871416  1.852561 
dram[5]:  1.863916  1.854113  1.980463  1.974677  2.029255  2.014158  1.849954  1.896321  1.834978  1.794392  1.819395  1.877266  1.849865  1.833705  1.834131  1.858014 
dram[6]:  1.799258  1.877224  1.978777  1.956543  1.996449  1.976959  1.897862  1.883555  1.820655  1.812934  1.878104  1.893834  1.840321  1.906147  1.835208  1.811020 
dram[7]:  1.795331  1.820743  2.059792  1.966446  1.946295  1.978964  1.902663  1.899661  1.822164  1.845411  1.935749  1.892358  1.884335  1.876022  1.779387  1.842105 
dram[8]:  1.791089  1.809466  1.929388  2.025290  1.984943  1.954728  1.920681  1.891932  1.817109  1.861587  1.883613  1.866817  1.845217  1.874425  1.853135  1.911243 
dram[9]:  1.839791  1.803797  1.991242  1.982278  1.961847  2.006202  1.904390  1.874586  1.819870  1.779805  1.870445  1.894396  1.866880  1.855400  1.858153  1.855880 
dram[10]:  1.873842  1.829970  1.968214  1.975904  1.989523  1.993760  1.902310  1.891117  1.854577  1.871199  1.845782  1.869626  1.881860  1.811068  1.829300  1.827631 
dram[11]:  1.848872  1.787904  2.026660  1.957479  1.958961  1.957858  1.922810  1.837575  1.807626  1.814752  1.838104  1.848624  1.861789  1.861199  1.854959  1.815004 
average row locality = 784160/417001 = 1.880475
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3926      4163      3524      3591      3485      3636      3561      3659      3940      3876      3735      3768      3741      3761      3893      3858 
dram[1]:      3968      3976      3496      3575      3500      3560      3590      3623      3961      3947      3796      3793      3808      3761      3846      3928 
dram[2]:      3955      4041      3596      3557      3527      3563      3597      3639      3905      3834      3828      3734      3839      3856      3905      3812 
dram[3]:      4028      3923      3622      3581      3564      3480      3696      3686      3881      3872      3800      3726      3834      3805      3897      3819 
dram[4]:      4033      4037      3600      3569      3482      3535      3701      3575      3908      3837      3778      3828      3815      3844      3840      3831 
dram[5]:      3909      3948      3530      3641      3485      3512      3684      3638      3751      3891      3754      3708      3784      3804      3893      3949 
dram[6]:      4020      3885      3568      3577      3609      3517      3665      3635      3947      3842      3830      3759      3807      3749      3916      3874 
dram[7]:      3951      3925      3432      3534      3579      3531      3599      3587      3832      3873      3684      3734      3826      3828      3953      3910 
dram[8]:      3914      4085      3556      3518      3504      3558      3616      3553      3965      3794      3709      3811      3913      3756      3901      3870 
dram[9]:      3888      3918      3535      3576      3583      3540      3572      3637      3890      3853      3825      3759      3759      3787      3878      3876 
dram[10]:      3915      3914      3566      3606      3477      3513      3624      3634      3897      3850      3878      3713      3732      3868      3907      3892 
dram[11]:      3994      3962      3539      3577      3434      3619      3556      3653      3892      3948      3776      3715      3806      3812      3911      3927 
total dram reads = 720725
bank skew: 4163/3432 = 1.21
chip skew: 60214/59778 = 1.01
number of total write accesses:
dram[0]:      1226      1256      1160      1206      1232      1217      1170      1238      1220      1192      1137      1143      1084      1121      1152      1143 
dram[1]:      1205      1228      1188      1202      1166      1196      1146      1174      1204      1166      1171      1141      1119      1120      1143      1122 
dram[2]:      1218      1222      1197      1213      1205      1178      1194      1188      1210      1162      1146      1121      1125      1111      1170      1132 
dram[3]:      1199      1221      1216      1182      1191      1213      1164      1154      1194      1185      1150      1180      1141      1156      1119      1120 
dram[4]:      1239      1261      1202      1167      1180      1185      1189      1177      1168      1178      1154      1180      1118      1124      1168      1155 
dram[5]:      1222      1200      1158      1206      1205      1177      1176      1172      1198      1178      1182      1172      1114      1096      1123      1121 
dram[6]:      1225      1200      1236      1220      1168      1236      1177      1179      1196      1182      1160      1148      1119      1109      1149      1171 
dram[7]:      1250      1223      1164      1192      1201      1168      1180      1182      1182      1187      1143      1165      1112      1095      1202      1156 
dram[8]:      1229      1250      1184      1184      1171      1185      1188      1147      1205      1202      1193      1157      1140      1130      1165      1165 
dram[9]:      1201      1243      1184      1217      1187      1214      1180      1160      1153      1196      1193      1163      1132      1130      1159      1126 
dram[10]:      1191      1230      1195      1186      1157      1175      1179      1156      1202      1177      1172      1176      1096      1141      1146      1160 
dram[11]:      1237      1238      1210      1219      1199      1171      1173      1145      1174      1166      1167      1118      1130      1146      1162      1185 
total dram writes = 225699
bank skew: 1261/1084 = 1.16
chip skew: 18897/18691 = 1.01
average mf latency per bank:
dram[0]:       1257      1110      1572      1526      1350      1314      1264      1189      1052      1089      1092      1095      1099      1051      1029      1073
dram[1]:       1228      1221      1530      1527      1378      1316      1233      1227      1038      1076      1034      1028      1006      1069      1009      1006
dram[2]:       1201      1193      1462      1461      1324      1385      1234      1203      1038      1103      1047      1068      1017      1033       982      1041
dram[3]:       1234      1293      1474      1490      1412      1456      1188      1203      1119      1092      1041      1103      1042      1041      1042      1074
dram[4]:       1219      1270      1527      1513      1462      1390      1208      1215      1156      1130      1080      1015      1040      1028      1051      1049
dram[5]:       1268      1288      1523      1435      1363      1404      1147      1232      1099      1086       997      1045      1021      1020       979       991
dram[6]:       1246      1215      1467      1415      1372      1391      1214      1248      1042      1076      1084      1092      1067      1070      1479       966
dram[7]:       1204      1236      1601      1588      1382      1382      1253      1269      1067      1082      1110      1085      1059      1062       968      1032
dram[8]:       1248      1210      1599      1623      1457      1344      1215      1266      1061      1124      1107      1071      1024      1039      1027      1039
dram[9]:       1284      1228      1487      1400      1307      1341      1231      1212      1058      1109      1020      1060      1041      1075      1039      1007
dram[10]:       1237      1267      1427      1397      1422      1358      1214      1174      1097      1092      1033      1040      1071       999      1014      1006
dram[11]:       1195      1201      1459      1460      1438      1392      1219      1224      1049      1040      1022      1082      1031      1026       974       973
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=935907 n_act=34746 n_pre=34730 n_ref_event=0 n_req=65438 n_rd=60117 n_rd_L2_A=0 n_write=0 n_wr_bk=18897 bw_util=0.2927
n_activity=967212 dram_eff=0.3268
bk0: 3926a 865138i bk1: 4163a 853546i bk2: 3524a 889368i bk3: 3591a 886673i bk4: 3485a 888848i bk5: 3636a 880470i bk6: 3561a 884937i bk7: 3659a 871542i bk8: 3940a 855785i bk9: 3876a 864986i bk10: 3735a 870987i bk11: 3768a 872121i bk12: 3741a 874873i bk13: 3761a 872872i bk14: 3893a 869556i bk15: 3858a 870996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469024
Row_Buffer_Locality_read = 0.485071
Row_Buffer_Locality_write = 0.287728
Bank_Level_Parallism = 3.911540
Bank_Level_Parallism_Col = 2.706331
Bank_Level_Parallism_Ready = 1.634019
write_to_read_ratio_blp_rw_average = 0.167070
GrpLevelPara = 1.880013 

BW Util details:
bwutil = 0.292718 
total_CMD = 1079730 
util_bw = 316056 
Wasted_Col = 411708 
Wasted_Row = 142983 
Idle = 208983 

BW Util Bottlenecks: 
RCDc_limit = 493970 
RCDWRc_limit = 21506 
WTRc_limit = 135851 
RTWc_limit = 108500 
CCDLc_limit = 62595 
rwq = 0 
CCDLc_limit_alone = 47530 
WTRc_limit_alone = 127364 
RTWc_limit_alone = 101922 

Commands details: 
total_CMD = 1079730 
n_nop = 935907 
Read = 60117 
Write = 0 
L2_Alloc = 0 
L2_WB = 18897 
n_act = 34746 
n_pre = 34730 
n_ref = 0 
n_req = 65438 
total_req = 79014 

Dual Bus Interface Util: 
issued_total_row = 69476 
issued_total_col = 79014 
Row_Bus_Util =  0.064346 
CoL_Bus_Util = 0.073179 
Either_Row_CoL_Bus_Util = 0.133203 
Issued_on_Two_Bus_Simul_Util = 0.004322 
issued_two_Eff = 0.032450 
queue_avg = 5.310179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.31018
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936293 n_act=34678 n_pre=34662 n_ref_event=0 n_req=65365 n_rd=60128 n_rd_L2_A=0 n_write=0 n_wr_bk=18691 bw_util=0.292
n_activity=967572 dram_eff=0.3258
bk0: 3968a 862352i bk1: 3976a 859580i bk2: 3496a 892947i bk3: 3575a 887650i bk4: 3500a 890234i bk5: 3560a 886262i bk6: 3590a 877757i bk7: 3623a 877131i bk8: 3961a 860599i bk9: 3947a 857045i bk10: 3796a 869977i bk11: 3793a 866835i bk12: 3808a 868420i bk13: 3761a 874798i bk14: 3846a 870756i bk15: 3928a 867285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469471
Row_Buffer_Locality_read = 0.486229
Row_Buffer_Locality_write = 0.277067
Bank_Level_Parallism = 3.908216
Bank_Level_Parallism_Col = 2.690823
Bank_Level_Parallism_Ready = 1.632524
write_to_read_ratio_blp_rw_average = 0.169004
GrpLevelPara = 1.880038 

BW Util details:
bwutil = 0.291995 
total_CMD = 1079730 
util_bw = 315276 
Wasted_Col = 412375 
Wasted_Row = 144662 
Idle = 207417 

BW Util Bottlenecks: 
RCDc_limit = 494649 
RCDWRc_limit = 21255 
WTRc_limit = 134344 
RTWc_limit = 109576 
CCDLc_limit = 61655 
rwq = 0 
CCDLc_limit_alone = 46589 
WTRc_limit_alone = 125944 
RTWc_limit_alone = 102910 

Commands details: 
total_CMD = 1079730 
n_nop = 936293 
Read = 60128 
Write = 0 
L2_Alloc = 0 
L2_WB = 18691 
n_act = 34678 
n_pre = 34662 
n_ref = 0 
n_req = 65365 
total_req = 78819 

Dual Bus Interface Util: 
issued_total_row = 69340 
issued_total_col = 78819 
Row_Bus_Util =  0.064220 
CoL_Bus_Util = 0.072999 
Either_Row_CoL_Bus_Util = 0.132845 
Issued_on_Two_Bus_Simul_Util = 0.004373 
issued_two_Eff = 0.032920 
queue_avg = 5.260910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26091
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=935112 n_act=35270 n_pre=35254 n_ref_event=0 n_req=65496 n_rd=60188 n_rd_L2_A=0 n_write=0 n_wr_bk=18792 bw_util=0.2926
n_activity=966667 dram_eff=0.3268
bk0: 3955a 862714i bk1: 4041a 856176i bk2: 3596a 883733i bk3: 3557a 885759i bk4: 3527a 882240i bk5: 3563a 882222i bk6: 3597a 872367i bk7: 3639a 871081i bk8: 3905a 861638i bk9: 3834a 866414i bk10: 3828a 867530i bk11: 3734a 871050i bk12: 3839a 868600i bk13: 3856a 864895i bk14: 3905a 864496i bk15: 3812a 875865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.461494
Row_Buffer_Locality_read = 0.478035
Row_Buffer_Locality_write = 0.273926
Bank_Level_Parallism = 3.945321
Bank_Level_Parallism_Col = 2.684459
Bank_Level_Parallism_Ready = 1.633967
write_to_read_ratio_blp_rw_average = 0.163086
GrpLevelPara = 1.874225 

BW Util details:
bwutil = 0.292592 
total_CMD = 1079730 
util_bw = 315920 
Wasted_Col = 415713 
Wasted_Row = 140723 
Idle = 207374 

BW Util Bottlenecks: 
RCDc_limit = 502767 
RCDWRc_limit = 21709 
WTRc_limit = 137872 
RTWc_limit = 105182 
CCDLc_limit = 61518 
rwq = 0 
CCDLc_limit_alone = 46524 
WTRc_limit_alone = 129363 
RTWc_limit_alone = 98697 

Commands details: 
total_CMD = 1079730 
n_nop = 935112 
Read = 60188 
Write = 0 
L2_Alloc = 0 
L2_WB = 18792 
n_act = 35270 
n_pre = 35254 
n_ref = 0 
n_req = 65496 
total_req = 78980 

Dual Bus Interface Util: 
issued_total_row = 70524 
issued_total_col = 78980 
Row_Bus_Util =  0.065316 
CoL_Bus_Util = 0.073148 
Either_Row_CoL_Bus_Util = 0.133939 
Issued_on_Two_Bus_Simul_Util = 0.004525 
issued_two_Eff = 0.033786 
queue_avg = 5.054922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05492
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=935881 n_act=34758 n_pre=34742 n_ref_event=0 n_req=65504 n_rd=60214 n_rd_L2_A=0 n_write=0 n_wr_bk=18785 bw_util=0.2927
n_activity=966317 dram_eff=0.327
bk0: 4028a 858497i bk1: 3923a 863443i bk2: 3622a 886024i bk3: 3581a 888737i bk4: 3564a 884713i bk5: 3480a 882556i bk6: 3696a 873370i bk7: 3686a 874840i bk8: 3881a 860276i bk9: 3872a 868414i bk10: 3800a 872102i bk11: 3726a 875035i bk12: 3834a 870418i bk13: 3805a 867285i bk14: 3897a 868251i bk15: 3819a 874326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469376
Row_Buffer_Locality_read = 0.485136
Row_Buffer_Locality_write = 0.289981
Bank_Level_Parallism = 3.916807
Bank_Level_Parallism_Col = 2.720653
Bank_Level_Parallism_Ready = 1.658661
write_to_read_ratio_blp_rw_average = 0.165346
GrpLevelPara = 1.875809 

BW Util details:
bwutil = 0.292662 
total_CMD = 1079730 
util_bw = 315996 
Wasted_Col = 413897 
Wasted_Row = 140839 
Idle = 208998 

BW Util Bottlenecks: 
RCDc_limit = 497683 
RCDWRc_limit = 20523 
WTRc_limit = 134544 
RTWc_limit = 105929 
CCDLc_limit = 62482 
rwq = 0 
CCDLc_limit_alone = 46791 
WTRc_limit_alone = 125544 
RTWc_limit_alone = 99238 

Commands details: 
total_CMD = 1079730 
n_nop = 935881 
Read = 60214 
Write = 0 
L2_Alloc = 0 
L2_WB = 18785 
n_act = 34758 
n_pre = 34742 
n_ref = 0 
n_req = 65504 
total_req = 78999 

Dual Bus Interface Util: 
issued_total_row = 69500 
issued_total_col = 78999 
Row_Bus_Util =  0.064368 
CoL_Bus_Util = 0.073166 
Either_Row_CoL_Bus_Util = 0.133227 
Issued_on_Two_Bus_Simul_Util = 0.004307 
issued_two_Eff = 0.032326 
queue_avg = 5.534771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.53477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936071 n_act=34681 n_pre=34665 n_ref_event=0 n_req=65505 n_rd=60213 n_rd_L2_A=0 n_write=0 n_wr_bk=18845 bw_util=0.2929
n_activity=967726 dram_eff=0.3268
bk0: 4033a 854647i bk1: 4037a 849739i bk2: 3600a 879578i bk3: 3569a 885553i bk4: 3482a 884198i bk5: 3535a 880757i bk6: 3701a 865144i bk7: 3575a 872039i bk8: 3908a 856605i bk9: 3837a 853895i bk10: 3778a 862701i bk11: 3828a 863750i bk12: 3815a 867808i bk13: 3844a 866845i bk14: 3840a 868835i bk15: 3831a 866968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.470560
Row_Buffer_Locality_read = 0.487270
Row_Buffer_Locality_write = 0.280423
Bank_Level_Parallism = 4.016836
Bank_Level_Parallism_Col = 2.764119
Bank_Level_Parallism_Ready = 1.679422
write_to_read_ratio_blp_rw_average = 0.169664
GrpLevelPara = 1.902708 

BW Util details:
bwutil = 0.292881 
total_CMD = 1079730 
util_bw = 316232 
Wasted_Col = 409867 
Wasted_Row = 145813 
Idle = 207818 

BW Util Bottlenecks: 
RCDc_limit = 493521 
RCDWRc_limit = 21335 
WTRc_limit = 131930 
RTWc_limit = 114539 
CCDLc_limit = 60634 
rwq = 0 
CCDLc_limit_alone = 45410 
WTRc_limit_alone = 123883 
RTWc_limit_alone = 107362 

Commands details: 
total_CMD = 1079730 
n_nop = 936071 
Read = 60213 
Write = 0 
L2_Alloc = 0 
L2_WB = 18845 
n_act = 34681 
n_pre = 34665 
n_ref = 0 
n_req = 65505 
total_req = 79058 

Dual Bus Interface Util: 
issued_total_row = 69346 
issued_total_col = 79058 
Row_Bus_Util =  0.064225 
CoL_Bus_Util = 0.073220 
Either_Row_CoL_Bus_Util = 0.133051 
Issued_on_Two_Bus_Simul_Util = 0.004395 
issued_two_Eff = 0.033030 
queue_avg = 5.982803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.9828
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936426 n_act=34630 n_pre=34614 n_ref_event=0 n_req=65129 n_rd=59881 n_rd_L2_A=0 n_write=0 n_wr_bk=18700 bw_util=0.2911
n_activity=966135 dram_eff=0.3253
bk0: 3909a 870051i bk1: 3948a 866867i bk2: 3530a 892676i bk3: 3641a 886840i bk4: 3485a 893387i bk5: 3512a 889091i bk6: 3684a 875577i bk7: 3638a 876914i bk8: 3751a 873670i bk9: 3891a 861299i bk10: 3754a 872536i bk11: 3708a 881250i bk12: 3784a 875783i bk13: 3804a 873562i bk14: 3893a 876024i bk15: 3949a 870115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468286
Row_Buffer_Locality_read = 0.484778
Row_Buffer_Locality_write = 0.280107
Bank_Level_Parallism = 3.849576
Bank_Level_Parallism_Col = 2.659647
Bank_Level_Parallism_Ready = 1.616805
write_to_read_ratio_blp_rw_average = 0.166257
GrpLevelPara = 1.875034 

BW Util details:
bwutil = 0.291114 
total_CMD = 1079730 
util_bw = 314324 
Wasted_Col = 412158 
Wasted_Row = 142132 
Idle = 211116 

BW Util Bottlenecks: 
RCDc_limit = 494881 
RCDWRc_limit = 22020 
WTRc_limit = 135950 
RTWc_limit = 105879 
CCDLc_limit = 61614 
rwq = 0 
CCDLc_limit_alone = 46526 
WTRc_limit_alone = 127763 
RTWc_limit_alone = 98978 

Commands details: 
total_CMD = 1079730 
n_nop = 936426 
Read = 59881 
Write = 0 
L2_Alloc = 0 
L2_WB = 18700 
n_act = 34630 
n_pre = 34614 
n_ref = 0 
n_req = 65129 
total_req = 78581 

Dual Bus Interface Util: 
issued_total_row = 69244 
issued_total_col = 78581 
Row_Bus_Util =  0.064131 
CoL_Bus_Util = 0.072778 
Either_Row_CoL_Bus_Util = 0.132722 
Issued_on_Two_Bus_Simul_Util = 0.004187 
issued_two_Eff = 0.031548 
queue_avg = 4.898318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89832
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=935824 n_act=34825 n_pre=34809 n_ref_event=0 n_req=65516 n_rd=60200 n_rd_L2_A=0 n_write=0 n_wr_bk=18875 bw_util=0.2929
n_activity=967535 dram_eff=0.3269
bk0: 4020a 854481i bk1: 3885a 867712i bk2: 3568a 878251i bk3: 3577a 880408i bk4: 3609a 880364i bk5: 3517a 880113i bk6: 3665a 869233i bk7: 3635a 872784i bk8: 3947a 860108i bk9: 3842a 867449i bk10: 3830a 870104i bk11: 3759a 873642i bk12: 3807a 863885i bk13: 3749a 871295i bk14: 3916a 860902i bk15: 3874a 859736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468450
Row_Buffer_Locality_read = 0.483040
Row_Buffer_Locality_write = 0.303236
Bank_Level_Parallism = 3.992235
Bank_Level_Parallism_Col = 2.751764
Bank_Level_Parallism_Ready = 1.646624
write_to_read_ratio_blp_rw_average = 0.171337
GrpLevelPara = 1.902902 

BW Util details:
bwutil = 0.292944 
total_CMD = 1079730 
util_bw = 316300 
Wasted_Col = 410898 
Wasted_Row = 142260 
Idle = 210272 

BW Util Bottlenecks: 
RCDc_limit = 495204 
RCDWRc_limit = 21664 
WTRc_limit = 136169 
RTWc_limit = 117996 
CCDLc_limit = 62696 
rwq = 0 
CCDLc_limit_alone = 46963 
WTRc_limit_alone = 127759 
RTWc_limit_alone = 110673 

Commands details: 
total_CMD = 1079730 
n_nop = 935824 
Read = 60200 
Write = 0 
L2_Alloc = 0 
L2_WB = 18875 
n_act = 34825 
n_pre = 34809 
n_ref = 0 
n_req = 65516 
total_req = 79075 

Dual Bus Interface Util: 
issued_total_row = 69634 
issued_total_col = 79075 
Row_Bus_Util =  0.064492 
CoL_Bus_Util = 0.073236 
Either_Row_CoL_Bus_Util = 0.133280 
Issued_on_Two_Bus_Simul_Util = 0.004448 
issued_two_Eff = 0.033376 
queue_avg = 5.797527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.79753
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936801 n_act=34509 n_pre=34493 n_ref_event=0 n_req=65048 n_rd=59778 n_rd_L2_A=0 n_write=0 n_wr_bk=18802 bw_util=0.2911
n_activity=966321 dram_eff=0.3253
bk0: 3951a 860730i bk1: 3925a 863458i bk2: 3432a 900937i bk3: 3534a 885293i bk4: 3579a 879057i bk5: 3531a 882701i bk6: 3599a 877351i bk7: 3587a 877000i bk8: 3832a 868686i bk9: 3873a 865248i bk10: 3684a 881161i bk11: 3734a 874806i bk12: 3826a 872186i bk13: 3828a 874744i bk14: 3953a 860275i bk15: 3910a 870202i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469484
Row_Buffer_Locality_read = 0.485563
Row_Buffer_Locality_write = 0.287097
Bank_Level_Parallism = 3.895602
Bank_Level_Parallism_Col = 2.728914
Bank_Level_Parallism_Ready = 1.655381
write_to_read_ratio_blp_rw_average = 0.166490
GrpLevelPara = 1.889530 

BW Util details:
bwutil = 0.291110 
total_CMD = 1079730 
util_bw = 314320 
Wasted_Col = 409773 
Wasted_Row = 145024 
Idle = 210613 

BW Util Bottlenecks: 
RCDc_limit = 492232 
RCDWRc_limit = 20993 
WTRc_limit = 135826 
RTWc_limit = 110394 
CCDLc_limit = 61801 
rwq = 0 
CCDLc_limit_alone = 46037 
WTRc_limit_alone = 126849 
RTWc_limit_alone = 103607 

Commands details: 
total_CMD = 1079730 
n_nop = 936801 
Read = 59778 
Write = 0 
L2_Alloc = 0 
L2_WB = 18802 
n_act = 34509 
n_pre = 34493 
n_ref = 0 
n_req = 65048 
total_req = 78580 

Dual Bus Interface Util: 
issued_total_row = 69002 
issued_total_col = 78580 
Row_Bus_Util =  0.063907 
CoL_Bus_Util = 0.072777 
Either_Row_CoL_Bus_Util = 0.132375 
Issued_on_Two_Bus_Simul_Util = 0.004309 
issued_two_Eff = 0.032555 
queue_avg = 5.322936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.32294
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936371 n_act=34659 n_pre=34643 n_ref_event=0 n_req=65312 n_rd=60023 n_rd_L2_A=0 n_write=0 n_wr_bk=18895 bw_util=0.2924
n_activity=964633 dram_eff=0.3272
bk0: 3914a 861943i bk1: 4085a 850103i bk2: 3556a 882796i bk3: 3518a 891424i bk4: 3504a 883967i bk5: 3558a 880971i bk6: 3616a 879063i bk7: 3553a 876540i bk8: 3965a 854212i bk9: 3794a 865421i bk10: 3709a 870725i bk11: 3811a 866410i bk12: 3913a 861220i bk13: 3756a 874737i bk14: 3901a 866047i bk15: 3870a 871585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469332
Row_Buffer_Locality_read = 0.486114
Row_Buffer_Locality_write = 0.278881
Bank_Level_Parallism = 3.968303
Bank_Level_Parallism_Col = 2.718217
Bank_Level_Parallism_Ready = 1.656627
write_to_read_ratio_blp_rw_average = 0.168335
GrpLevelPara = 1.890808 

BW Util details:
bwutil = 0.292362 
total_CMD = 1079730 
util_bw = 315672 
Wasted_Col = 408097 
Wasted_Row = 143988 
Idle = 211973 

BW Util Bottlenecks: 
RCDc_limit = 491867 
RCDWRc_limit = 21266 
WTRc_limit = 131800 
RTWc_limit = 108086 
CCDLc_limit = 61322 
rwq = 0 
CCDLc_limit_alone = 46341 
WTRc_limit_alone = 123603 
RTWc_limit_alone = 101302 

Commands details: 
total_CMD = 1079730 
n_nop = 936371 
Read = 60023 
Write = 0 
L2_Alloc = 0 
L2_WB = 18895 
n_act = 34659 
n_pre = 34643 
n_ref = 0 
n_req = 65312 
total_req = 78918 

Dual Bus Interface Util: 
issued_total_row = 69302 
issued_total_col = 78918 
Row_Bus_Util =  0.064185 
CoL_Bus_Util = 0.073090 
Either_Row_CoL_Bus_Util = 0.132773 
Issued_on_Two_Bus_Simul_Util = 0.004502 
issued_two_Eff = 0.033908 
queue_avg = 5.509124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.50912
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936333 n_act=34651 n_pre=34635 n_ref_event=0 n_req=65182 n_rd=59876 n_rd_L2_A=0 n_write=0 n_wr_bk=18838 bw_util=0.2916
n_activity=962751 dram_eff=0.327
bk0: 3888a 866427i bk1: 3918a 861132i bk2: 3535a 891875i bk3: 3576a 888573i bk4: 3583a 884995i bk5: 3540a 884286i bk6: 3572a 879687i bk7: 3637a 877444i bk8: 3890a 866398i bk9: 3853a 859490i bk10: 3825a 868990i bk11: 3759a 874044i bk12: 3759a 874150i bk13: 3787a 873322i bk14: 3878a 868271i bk15: 3876a 874630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.468396
Row_Buffer_Locality_read = 0.484819
Row_Buffer_Locality_write = 0.283076
Bank_Level_Parallism = 3.910956
Bank_Level_Parallism_Col = 2.681115
Bank_Level_Parallism_Ready = 1.636313
write_to_read_ratio_blp_rw_average = 0.165689
GrpLevelPara = 1.882461 

BW Util details:
bwutil = 0.291606 
total_CMD = 1079730 
util_bw = 314856 
Wasted_Col = 408718 
Wasted_Row = 142312 
Idle = 213844 

BW Util Bottlenecks: 
RCDc_limit = 491770 
RCDWRc_limit = 21640 
WTRc_limit = 131800 
RTWc_limit = 100800 
CCDLc_limit = 59748 
rwq = 0 
CCDLc_limit_alone = 46018 
WTRc_limit_alone = 123973 
RTWc_limit_alone = 94897 

Commands details: 
total_CMD = 1079730 
n_nop = 936333 
Read = 59876 
Write = 0 
L2_Alloc = 0 
L2_WB = 18838 
n_act = 34651 
n_pre = 34635 
n_ref = 0 
n_req = 65182 
total_req = 78714 

Dual Bus Interface Util: 
issued_total_row = 69286 
issued_total_col = 78714 
Row_Bus_Util =  0.064170 
CoL_Bus_Util = 0.072902 
Either_Row_CoL_Bus_Util = 0.132808 
Issued_on_Two_Bus_Simul_Util = 0.004263 
issued_two_Eff = 0.032100 
queue_avg = 5.193779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.19378
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=936621 n_act=34618 n_pre=34602 n_ref_event=0 n_req=65243 n_rd=59986 n_rd_L2_A=0 n_write=0 n_wr_bk=18739 bw_util=0.2916
n_activity=965191 dram_eff=0.3263
bk0: 3915a 863175i bk1: 3914a 859789i bk2: 3566a 883849i bk3: 3606a 885125i bk4: 3477a 886906i bk5: 3513a 884023i bk6: 3624a 876379i bk7: 3634a 876362i bk8: 3897a 860918i bk9: 3850a 863683i bk10: 3878a 866600i bk11: 3713a 874533i bk12: 3732a 874791i bk13: 3868a 865062i bk14: 3907a 856607i bk15: 3892a 864399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.469399
Row_Buffer_Locality_read = 0.485663
Row_Buffer_Locality_write = 0.283812
Bank_Level_Parallism = 3.975750
Bank_Level_Parallism_Col = 2.693939
Bank_Level_Parallism_Ready = 1.620884
write_to_read_ratio_blp_rw_average = 0.165967
GrpLevelPara = 1.891767 

BW Util details:
bwutil = 0.291647 
total_CMD = 1079730 
util_bw = 314900 
Wasted_Col = 407157 
Wasted_Row = 143413 
Idle = 214260 

BW Util Bottlenecks: 
RCDc_limit = 490271 
RCDWRc_limit = 21823 
WTRc_limit = 138759 
RTWc_limit = 103602 
CCDLc_limit = 60932 
rwq = 0 
CCDLc_limit_alone = 46674 
WTRc_limit_alone = 130254 
RTWc_limit_alone = 97849 

Commands details: 
total_CMD = 1079730 
n_nop = 936621 
Read = 59986 
Write = 0 
L2_Alloc = 0 
L2_WB = 18739 
n_act = 34618 
n_pre = 34602 
n_ref = 0 
n_req = 65243 
total_req = 78725 

Dual Bus Interface Util: 
issued_total_row = 69220 
issued_total_col = 78725 
Row_Bus_Util =  0.064109 
CoL_Bus_Util = 0.072912 
Either_Row_CoL_Bus_Util = 0.132541 
Issued_on_Two_Bus_Simul_Util = 0.004479 
issued_two_Eff = 0.033792 
queue_avg = 5.345187 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.34519
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1079730 n_nop=935588 n_act=34976 n_pre=34960 n_ref_event=0 n_req=65422 n_rd=60121 n_rd_L2_A=0 n_write=0 n_wr_bk=18840 bw_util=0.2925
n_activity=966577 dram_eff=0.3268
bk0: 3994a 862081i bk1: 3962a 855811i bk2: 3539a 887311i bk3: 3577a 887803i bk4: 3434a 889102i bk5: 3619a 882128i bk6: 3556a 881182i bk7: 3653a 871579i bk8: 3892a 862763i bk9: 3948a 855945i bk10: 3776a 869599i bk11: 3715a 872674i bk12: 3806a 868291i bk13: 3812a 870324i bk14: 3911a 874444i bk15: 3927a 864778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.465379
Row_Buffer_Locality_read = 0.482361
Row_Buffer_Locality_write = 0.272779
Bank_Level_Parallism = 3.931706
Bank_Level_Parallism_Col = 2.681910
Bank_Level_Parallism_Ready = 1.623689
write_to_read_ratio_blp_rw_average = 0.164494
GrpLevelPara = 1.883722 

BW Util details:
bwutil = 0.292521 
total_CMD = 1079730 
util_bw = 315844 
Wasted_Col = 412677 
Wasted_Row = 142403 
Idle = 208806 

BW Util Bottlenecks: 
RCDc_limit = 497076 
RCDWRc_limit = 21498 
WTRc_limit = 140160 
RTWc_limit = 105499 
CCDLc_limit = 61764 
rwq = 0 
CCDLc_limit_alone = 46870 
WTRc_limit_alone = 131678 
RTWc_limit_alone = 99087 

Commands details: 
total_CMD = 1079730 
n_nop = 935588 
Read = 60121 
Write = 0 
L2_Alloc = 0 
L2_WB = 18840 
n_act = 34976 
n_pre = 34960 
n_ref = 0 
n_req = 65422 
total_req = 78961 

Dual Bus Interface Util: 
issued_total_row = 69936 
issued_total_col = 78961 
Row_Bus_Util =  0.064772 
CoL_Bus_Util = 0.073130 
Either_Row_CoL_Bus_Util = 0.133498 
Issued_on_Two_Bus_Simul_Util = 0.004404 
issued_two_Eff = 0.032988 
queue_avg = 5.172151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17215

========= L2 cache stats =========
L2_cache_bank[0]: Access = 150058, Miss = 39652, Miss_rate = 0.264, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[1]: Access = 145754, Miss = 40217, Miss_rate = 0.276, Pending_hits = 143, Reservation_fails = 743
L2_cache_bank[2]: Access = 146865, Miss = 39797, Miss_rate = 0.271, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[3]: Access = 146454, Miss = 39996, Miss_rate = 0.273, Pending_hits = 164, Reservation_fails = 889
L2_cache_bank[4]: Access = 146859, Miss = 39993, Miss_rate = 0.272, Pending_hits = 423, Reservation_fails = 151
L2_cache_bank[5]: Access = 147525, Miss = 39860, Miss_rate = 0.270, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 147901, Miss = 40116, Miss_rate = 0.271, Pending_hits = 183, Reservation_fails = 331
L2_cache_bank[7]: Access = 148078, Miss = 39801, Miss_rate = 0.269, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 149764, Miss = 40023, Miss_rate = 0.267, Pending_hits = 461, Reservation_fails = 728
L2_cache_bank[9]: Access = 147928, Miss = 39952, Miss_rate = 0.270, Pending_hits = 174, Reservation_fails = 358
L2_cache_bank[10]: Access = 146178, Miss = 39669, Miss_rate = 0.271, Pending_hits = 145, Reservation_fails = 761
L2_cache_bank[11]: Access = 147232, Miss = 39866, Miss_rate = 0.271, Pending_hits = 166, Reservation_fails = 742
L2_cache_bank[12]: Access = 157145, Miss = 40197, Miss_rate = 0.256, Pending_hits = 439, Reservation_fails = 688
L2_cache_bank[13]: Access = 147787, Miss = 39717, Miss_rate = 0.269, Pending_hits = 160, Reservation_fails = 190
L2_cache_bank[14]: Access = 146826, Miss = 39737, Miss_rate = 0.271, Pending_hits = 154, Reservation_fails = 772
L2_cache_bank[15]: Access = 149081, Miss = 39768, Miss_rate = 0.267, Pending_hits = 169, Reservation_fails = 697
L2_cache_bank[16]: Access = 150881, Miss = 40012, Miss_rate = 0.265, Pending_hits = 459, Reservation_fails = 563
L2_cache_bank[17]: Access = 147096, Miss = 39778, Miss_rate = 0.270, Pending_hits = 173, Reservation_fails = 408
L2_cache_bank[18]: Access = 146503, Miss = 39787, Miss_rate = 0.272, Pending_hits = 150, Reservation_fails = 272
L2_cache_bank[19]: Access = 146489, Miss = 39844, Miss_rate = 0.272, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[20]: Access = 148118, Miss = 39877, Miss_rate = 0.269, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[21]: Access = 146184, Miss = 39860, Miss_rate = 0.273, Pending_hits = 154, Reservation_fails = 684
L2_cache_bank[22]: Access = 146843, Miss = 39798, Miss_rate = 0.271, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[23]: Access = 147080, Miss = 40099, Miss_rate = 0.273, Pending_hits = 140, Reservation_fails = 451
L2_total_cache_accesses = 3550629
L2_total_cache_misses = 957416
L2_total_cache_miss_rate = 0.2696
L2_total_cache_pending_hits = 5500
L2_total_cache_reservation_fails = 9428
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2389802
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 491707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5500
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 197911
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67698
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 168993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3116027
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 434602
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.260
L2_cache_fill_port_util = 0.071

icnt_total_pkts_mem_to_simt=3550629
icnt_total_pkts_simt_to_mem=3550629
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3550629
Req_Network_cycles = 421037
Req_Network_injected_packets_per_cycle =       8.4331 
Req_Network_conflicts_per_cycle =       3.3422
Req_Network_conflicts_per_cycle_util =       3.5461
Req_Bank_Level_Parallism =       8.9475
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.4007
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6227

Reply_Network_injected_packets_num = 3550629
Reply_Network_cycles = 421037
Reply_Network_injected_packets_per_cycle =        8.4331
Reply_Network_conflicts_per_cycle =        5.1199
Reply_Network_conflicts_per_cycle_util =       5.4150
Reply_Bank_Level_Parallism =       8.9191
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.7337
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2811
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 32 sec (812 sec)
gpgpu_simulation_rate = 62763 (inst/sec)
gpgpu_simulation_rate = 518 (cycle/sec)
gpgpu_silicon_slowdown = 2635135x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e027c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4mis3PiS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z4mis3PiS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4mis3PiS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z4mis3PiS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4mis3PiS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4mis3PiS_i'...
GPGPU-Sim PTX: reconvergence points for _Z4mis3PiS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x930 (mis.1.sm_75.ptx:464) @%p1 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (mis.1.sm_75.ptx:479) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x960 (mis.1.sm_75.ptx:471) @%p2 bra BB3_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (mis.1.sm_75.ptx:479) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4mis3PiS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4mis3PiS_i'.
GPGPU-Sim PTX: pushing kernel '_Z4mis3PiS_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z4mis3PiS_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z4mis3PiS_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 13038
gpu_sim_insn = 4909992
gpu_ipc =     376.5909
gpu_tot_sim_cycle = 434075
gpu_tot_sim_insn = 55873749
gpu_tot_ipc =     128.7191
gpu_tot_issued_cta = 9348
gpu_occupancy = 93.4873% 
gpu_tot_occupancy = 75.7141% 
max_total_param_size = 0
gpu_stall_dramfull = 82036
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6404
partiton_level_parallism_total  =       8.3492
partiton_level_parallism_util =       9.7765
partiton_level_parallism_util_total  =       8.9656
L2_BW  =     246.3709 GB/Sec
L2_BW_total  =     364.6920 GB/Sec
gpu_total_sim_rate=66754

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 183620, Miss = 119590, Miss_rate = 0.651, Pending_hits = 3366, Reservation_fails = 52364
	L1D_cache_core[1]: Access = 187066, Miss = 117726, Miss_rate = 0.629, Pending_hits = 3466, Reservation_fails = 40611
	L1D_cache_core[2]: Access = 181207, Miss = 107767, Miss_rate = 0.595, Pending_hits = 3214, Reservation_fails = 33462
	L1D_cache_core[3]: Access = 183368, Miss = 115261, Miss_rate = 0.629, Pending_hits = 3421, Reservation_fails = 51017
	L1D_cache_core[4]: Access = 190886, Miss = 124914, Miss_rate = 0.654, Pending_hits = 3564, Reservation_fails = 55439
	L1D_cache_core[5]: Access = 191727, Miss = 127509, Miss_rate = 0.665, Pending_hits = 3822, Reservation_fails = 50600
	L1D_cache_core[6]: Access = 185664, Miss = 113743, Miss_rate = 0.613, Pending_hits = 3440, Reservation_fails = 40920
	L1D_cache_core[7]: Access = 189888, Miss = 117194, Miss_rate = 0.617, Pending_hits = 3527, Reservation_fails = 42029
	L1D_cache_core[8]: Access = 185641, Miss = 118556, Miss_rate = 0.639, Pending_hits = 3480, Reservation_fails = 47900
	L1D_cache_core[9]: Access = 183193, Miss = 111464, Miss_rate = 0.608, Pending_hits = 3369, Reservation_fails = 36272
	L1D_cache_core[10]: Access = 184725, Miss = 113520, Miss_rate = 0.615, Pending_hits = 3416, Reservation_fails = 38589
	L1D_cache_core[11]: Access = 191757, Miss = 116516, Miss_rate = 0.608, Pending_hits = 3489, Reservation_fails = 35742
	L1D_cache_core[12]: Access = 190494, Miss = 121990, Miss_rate = 0.640, Pending_hits = 3520, Reservation_fails = 46666
	L1D_cache_core[13]: Access = 183270, Miss = 115717, Miss_rate = 0.631, Pending_hits = 3319, Reservation_fails = 32252
	L1D_cache_core[14]: Access = 191180, Miss = 118357, Miss_rate = 0.619, Pending_hits = 3493, Reservation_fails = 42036
	L1D_cache_core[15]: Access = 191206, Miss = 117131, Miss_rate = 0.613, Pending_hits = 3568, Reservation_fails = 42101
	L1D_cache_core[16]: Access = 181393, Miss = 112768, Miss_rate = 0.622, Pending_hits = 3317, Reservation_fails = 39697
	L1D_cache_core[17]: Access = 184246, Miss = 112478, Miss_rate = 0.610, Pending_hits = 3356, Reservation_fails = 30686
	L1D_cache_core[18]: Access = 194445, Miss = 114137, Miss_rate = 0.587, Pending_hits = 3391, Reservation_fails = 42021
	L1D_cache_core[19]: Access = 184073, Miss = 115952, Miss_rate = 0.630, Pending_hits = 3239, Reservation_fails = 44382
	L1D_cache_core[20]: Access = 187147, Miss = 118300, Miss_rate = 0.632, Pending_hits = 3563, Reservation_fails = 45038
	L1D_cache_core[21]: Access = 189501, Miss = 122682, Miss_rate = 0.647, Pending_hits = 3529, Reservation_fails = 52108
	L1D_cache_core[22]: Access = 188676, Miss = 120488, Miss_rate = 0.639, Pending_hits = 3440, Reservation_fails = 47347
	L1D_cache_core[23]: Access = 190477, Miss = 123518, Miss_rate = 0.648, Pending_hits = 3487, Reservation_fails = 50164
	L1D_cache_core[24]: Access = 190879, Miss = 117250, Miss_rate = 0.614, Pending_hits = 3644, Reservation_fails = 40561
	L1D_cache_core[25]: Access = 190306, Miss = 115650, Miss_rate = 0.608, Pending_hits = 3448, Reservation_fails = 27040
	L1D_cache_core[26]: Access = 187802, Miss = 118944, Miss_rate = 0.633, Pending_hits = 3460, Reservation_fails = 45864
	L1D_cache_core[27]: Access = 182169, Miss = 111980, Miss_rate = 0.615, Pending_hits = 3309, Reservation_fails = 31677
	L1D_cache_core[28]: Access = 186665, Miss = 114778, Miss_rate = 0.615, Pending_hits = 3591, Reservation_fails = 46283
	L1D_cache_core[29]: Access = 192245, Miss = 112387, Miss_rate = 0.585, Pending_hits = 3397, Reservation_fails = 29819
	L1D_total_cache_accesses = 5624916
	L1D_total_cache_misses = 3508267
	L1D_total_cache_miss_rate = 0.6237
	L1D_total_cache_pending_hits = 103645
	L1D_total_cache_reservation_fails = 1260687
	L1D_cache_data_port_util = 0.164
	L1D_cache_fill_port_util = 0.257
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1897103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2323696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1140857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 829715
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 103645
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115901
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 165977
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 119830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 188879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5154159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 470757

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 482412
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 119830
ctas_completed 9348, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4810, 4550, 5503, 5157, 5178, 4661, 4529, 5367, 5753, 4807, 4878, 5097, 4392, 5331, 5522, 5028, 5081, 5335, 4183, 4002, 5527, 5361, 5978, 5526, 6098, 5303, 4538, 5448, 6059, 5121, 5258, 4573, 
gpgpu_n_tot_thrd_icount = 160569088
gpgpu_n_tot_w_icount = 5017784
gpgpu_n_stall_shd_mem = 1615959
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3153411
gpgpu_n_mem_write_global = 470757
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8326492
gpgpu_n_store_insn = 2004574
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7179264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1409713
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 206246
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:650594	W0_Idle:685679	W0_Scoreboard:42811299	W1:1084036	W2:521698	W3:349196	W4:253754	W5:199073	W6:164200	W7:146144	W8:125500	W9:104980	W10:89560	W11:76559	W12:68430	W13:59582	W14:55818	W15:54262	W16:52830	W17:50747	W18:47998	W19:48767	W20:43862	W21:42455	W22:40548	W23:40533	W24:37678	W25:37518	W26:34510	W27:34447	W28:26256	W29:22873	W30:17819	W31:9436	W32:1076715
single_issue_nums: WS0:1246595	WS1:1256524	WS2:1252790	WS3:1261875	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25227288 {8:3153411,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18830280 {40:470757,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 126136440 {40:3153411,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3766056 {8:470757,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 317 
avg_icnt2mem_latency = 74 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 6 
mrq_lat_table:463338 	14186 	21012 	40591 	102956 	67035 	49239 	35352 	23591 	4811 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1864413 	1563935 	168250 	21714 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2789860 	309490 	323978 	197016 	3543 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2009826 	815563 	460713 	225840 	81774 	24253 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	770 	23 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        64        64        64        64        60        64        64        64        48        64        55        65        65 
dram[1]:        64        65        64        64        64        65        64        64        64        64        64        64        61        64        64        65 
dram[2]:        64        65        64        64        64        64        63        64        64        64        60        52        64        64        65        64 
dram[3]:        64        64        64        64        60        63        63        63        64        60        63        64        36        64        64        64 
dram[4]:        64        64        64        64        64        64        64        62        64        64        64        64        57        63        64        64 
dram[5]:        64        64        64        65        63        64        65        64        64        64        64        64        65        57        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        62        35        65        64        64        66 
dram[7]:        64        66        64        63        64        65        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        65        64        64        65        64        64        63        64        54        62        64        63        64        64 
dram[9]:        64        65        64        64        64        64        64        63        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        61        64        63        62        64        64        64        63        57        64        64        64 
dram[11]:        65        64        64        64        64        62        64        62        64        64        64        63        64        60        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  1.937338  1.883360  2.068170  2.082282  2.075930  2.041687  2.006398  2.003819  1.853002  1.953056  1.930222  1.965644  1.966713  1.951686  1.932226  1.920140 
dram[1]:  1.963510  1.898199  2.149518  2.093973  2.048445  2.064549  2.010790  2.010194  1.932990  1.897578  1.934763  1.908890  1.925579  1.962810  1.909528  1.907487 
dram[2]:  1.899873  1.875817  2.068205  2.051655  2.048990  2.043565  1.937999  1.931418  1.862112  1.908454  1.941544  1.904698  1.911481  1.925616  1.882328  1.936075 
dram[3]:  1.908257  1.926021  2.030852  2.061306  2.076065  2.029813  1.946396  2.003815  1.882202  1.949446  1.918476  1.996249  1.993601  1.965127  1.892995  1.988522 
dram[4]:  1.907731  1.908337  2.095988  2.121306  2.162527  2.110765  1.937700  2.000977  1.942519  1.900391  1.926523  1.923213  1.931757  1.933186  1.954383  1.935082 
dram[5]:  1.953988  1.943820  2.075975  2.066931  2.124072  2.110821  1.935945  1.984733  1.915996  1.873144  1.900222  1.962002  1.937050  1.918295  1.915217  1.939104 
dram[6]:  1.884410  1.968486  2.071645  2.047382  2.090679  2.068913  1.986249  1.971076  1.899448  1.894235  1.959946  1.976476  1.926189  1.995321  1.914940  1.891659 
dram[7]:  1.881864  1.910524  2.159825  2.058316  2.037221  2.074169  1.994681  1.988883  1.903804  1.925569  2.024543  1.978634  1.969161  1.962879  1.856198  1.923144 
dram[8]:  1.877465  1.894094  2.019841  2.121515  2.081389  2.046687  2.009709  1.982448  1.894870  1.945094  1.968011  1.948268  1.929718  1.962420  1.934355  1.995909 
dram[9]:  1.928758  1.890059  2.084789  2.075834  2.052000  2.102683  1.994166  1.958510  1.899569  1.858535  1.954668  1.978782  1.956224  1.941415  1.940009  1.937776 
dram[10]:  1.963012  1.917274  2.059859  2.069173  2.082899  2.088220  1.988010  1.977175  1.935724  1.954018  1.926477  1.953959  1.967623  1.894351  1.908934  1.907519 
dram[11]:  1.935402  1.872622  2.123109  2.049900  2.054922  2.047949  2.012820  1.918508  1.886422  1.893356  1.921499  1.934614  1.947771  1.946164  1.936736  1.894423 
average row locality = 822127/418085 = 1.966411
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4133      4374      3716      3779      3677      3826      3753      3847      4131      4068      3925      3960      3933      3952      4084      4050 
dram[1]:      4179      4187      3681      3767      3692      3752      3781      3814      4153      4137      3988      3985      3997      3953      4038      4120 
dram[2]:      4160      4248      3785      3746      3717      3755      3788      3831      4096      4024      4020      3924      4028      4048      4097      4002 
dram[3]:      4238      4133      3813      3773      3756      3671      3885      3877      4073      4060      3991      3917      4026      3996      4088      4010 
dram[4]:      4244      4249      3790      3760      3674      3725      3891      3765      4100      4028      3970      4020      4007      4035      4032      4023 
dram[5]:      4122      4163      3721      3832      3674      3704      3876      3828      3943      4082      3946      3899      3976      3996      4085      4141 
dram[6]:      4235      4099      3758      3765      3801      3706      3856      3826      4138      4034      4020      3951      3999      3941      4107      4065 
dram[7]:      4167      4141      3622      3723      3769      3722      3789      3778      4023      4065      3876      3926      4018      4020      4145      4102 
dram[8]:      4126      4300      3746      3707      3693      3747      3807      3745      4156      3986      3900      4002      4104      3947      4093      4062 
dram[9]:      4101      4129      3726      3767      3775      3731      3764      3827      4082      4045      4017      3951      3951      3978      4070      4068 
dram[10]:      4125      4125      3758      3798      3666      3702      3812      3824      4088      4042      4070      3904      3924      4059      4097      4084 
dram[11]:      4204      4174      3731      3769      3625      3809      3748      3843      4084      4140      3968      3906      3998      4004      4103      4118 
total dram reads = 757901
bank skew: 4374/3622 = 1.21
chip skew: 63313/62886 = 1.01
number of total write accesses:
dram[0]:      1226      1260      1163      1214      1251      1232      1177      1252      1224      1208      1172      1167      1136      1163      1156      1151 
dram[1]:      1206      1232      1188      1202      1173      1199      1150      1186      1222      1174      1210      1165      1154      1169      1159      1130 
dram[2]:      1222      1226      1197      1216      1215      1182      1205      1208      1214      1174      1175      1152      1175      1158      1176      1141 
dram[3]:      1199      1221      1220      1186      1206      1229      1180      1162      1210      1191      1170      1199      1182      1199      1123      1134 
dram[4]:      1239      1261      1202      1171      1185      1202      1204      1199      1176      1200      1178      1216      1164      1182      1172      1159 
dram[5]:      1222      1200      1160      1208      1212      1193      1180      1175      1212      1178      1194      1192      1165      1155      1123      1121 
dram[6]:      1229      1204      1236      1220      1168      1247      1189      1189      1204      1186      1179      1178      1170      1148      1153      1175 
dram[7]:      1253      1229      1168      1199      1204      1191      1203      1202      1191      1200      1172      1193      1157      1145      1206      1164 
dram[8]:      1230      1250      1189      1184      1183      1190      1196      1165      1217      1206      1224      1176      1191      1190      1168      1165 
dram[9]:      1204      1247      1187      1217      1202      1221      1201      1172      1160      1199      1212      1193      1197      1173      1162      1130 
dram[10]:      1191      1230      1203      1186      1185      1179      1195      1183      1209      1181      1205      1209      1157      1191      1146      1168 
dram[11]:      1241      1238      1214      1231      1213      1187      1187      1169      1198      1170      1191      1158      1177      1210      1163      1187 
total dram writes = 228623
bank skew: 1261/1121 = 1.12
chip skew: 19152/18890 = 1.01
average mf latency per bank:
dram[0]:       1233      1091      1537      1493      1320      1288      1236      1165      1036      1069      1067      1072      1071      1027      1013      1055
dram[1]:       1204      1197      1499      1496      1349      1292      1208      1201      1019      1058      1011      1008       985      1042       991       990
dram[2]:       1179      1171      1433      1431      1297      1357      1207      1176      1022      1083      1025      1045       993      1009       967      1023
dram[3]:       1210      1266      1444      1459      1381      1422      1163      1179      1098      1075      1021      1081      1019      1017      1026      1055
dram[4]:       1196      1245      1496      1480      1431      1359      1183      1187      1135      1107      1057       994      1016      1001      1034      1032
dram[5]:       1242      1262      1491      1407      1335      1372      1125      1208      1079      1070       981      1025       995       993       965       977
dram[6]:       1220      1191      1438      1389      1345      1362      1188      1222      1026      1059      1063      1068      1039      1045      1447       953
dram[7]:       1180      1209      1564      1552      1355      1350      1223      1239      1049      1062      1085      1061      1033      1035       955      1015
dram[8]:       1223      1188      1563      1589      1424      1318      1190      1236      1043      1104      1082      1051       999      1011      1011      1024
dram[9]:       1256      1203      1455      1373      1280      1315      1202      1188      1041      1091      1001      1037      1012      1048      1023       992
dram[10]:       1213      1242      1398      1371      1387      1332      1188      1147      1078      1074      1012      1017      1041       975      1000       990
dram[11]:       1172      1178      1429      1428      1404      1361      1192      1196      1029      1025      1001      1056      1006       998       960       960
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=965797 n_act=34846 n_pre=34830 n_ref_event=0 n_req=68598 n_rd=63208 n_rd_L2_A=0 n_write=0 n_wr_bk=19152 bw_util=0.2959
n_activity=984762 dram_eff=0.3345
bk0: 4133a 897035i bk1: 4374a 885325i bk2: 3716a 920873i bk3: 3779a 917694i bk4: 3677a 918853i bk5: 3826a 910764i bk6: 3753a 916359i bk7: 3847a 903082i bk8: 4131a 887647i bk9: 4068a 895725i bk10: 3925a 901686i bk11: 3960a 902594i bk12: 3933a 904336i bk13: 3952a 902792i bk14: 4084a 900910i bk15: 4050a 902699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492026
Row_Buffer_Locality_read = 0.509350
Row_Buffer_Locality_write = 0.288868
Bank_Level_Parallism = 3.886860
Bank_Level_Parallism_Col = 2.700749
Bank_Level_Parallism_Ready = 1.620454
write_to_read_ratio_blp_rw_average = 0.168846
GrpLevelPara = 1.886464 

BW Util details:
bwutil = 0.295949 
total_CMD = 1113163 
util_bw = 329440 
Wasted_Col = 414661 
Wasted_Row = 143329 
Idle = 225733 

BW Util Bottlenecks: 
RCDc_limit = 494638 
RCDWRc_limit = 21708 
WTRc_limit = 136781 
RTWc_limit = 110434 
CCDLc_limit = 64412 
rwq = 0 
CCDLc_limit_alone = 49056 
WTRc_limit_alone = 128234 
RTWc_limit_alone = 103625 

Commands details: 
total_CMD = 1113163 
n_nop = 965797 
Read = 63208 
Write = 0 
L2_Alloc = 0 
L2_WB = 19152 
n_act = 34846 
n_pre = 34830 
n_ref = 0 
n_req = 68598 
total_req = 82360 

Dual Bus Interface Util: 
issued_total_row = 69676 
issued_total_col = 82360 
Row_Bus_Util =  0.062593 
CoL_Bus_Util = 0.073987 
Either_Row_CoL_Bus_Util = 0.132385 
Issued_on_Two_Bus_Simul_Util = 0.004195 
issued_two_Eff = 0.031690 
queue_avg = 5.336668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=966222 n_act=34770 n_pre=34754 n_ref_event=0 n_req=68523 n_rd=63224 n_rd_L2_A=0 n_write=0 n_wr_bk=18919 bw_util=0.2952
n_activity=984768 dram_eff=0.3337
bk0: 4179a 893883i bk1: 4187a 891307i bk2: 3681a 924550i bk3: 3767a 919167i bk4: 3692a 920918i bk5: 3752a 917422i bk6: 3781a 909652i bk7: 3814a 908839i bk8: 4153a 891846i bk9: 4137a 888920i bk10: 3988a 900336i bk11: 3985a 897979i bk12: 3997a 898894i bk13: 3953a 903741i bk14: 4038a 902139i bk15: 4120a 899120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492579
Row_Buffer_Locality_read = 0.510550
Row_Buffer_Locality_write = 0.278166
Bank_Level_Parallism = 3.881161
Bank_Level_Parallism_Col = 2.682818
Bank_Level_Parallism_Ready = 1.617030
write_to_read_ratio_blp_rw_average = 0.170262
GrpLevelPara = 1.883423 

BW Util details:
bwutil = 0.295170 
total_CMD = 1113163 
util_bw = 328572 
Wasted_Col = 415014 
Wasted_Row = 145082 
Idle = 224495 

BW Util Bottlenecks: 
RCDc_limit = 495325 
RCDWRc_limit = 21438 
WTRc_limit = 135137 
RTWc_limit = 110956 
CCDLc_limit = 63115 
rwq = 0 
CCDLc_limit_alone = 47846 
WTRc_limit_alone = 126689 
RTWc_limit_alone = 104135 

Commands details: 
total_CMD = 1113163 
n_nop = 966222 
Read = 63224 
Write = 0 
L2_Alloc = 0 
L2_WB = 18919 
n_act = 34770 
n_pre = 34754 
n_ref = 0 
n_req = 68523 
total_req = 82143 

Dual Bus Interface Util: 
issued_total_row = 69524 
issued_total_col = 82143 
Row_Bus_Util =  0.062456 
CoL_Bus_Util = 0.073792 
Either_Row_CoL_Bus_Util = 0.132003 
Issued_on_Two_Bus_Simul_Util = 0.004246 
issued_two_Eff = 0.032163 
queue_avg = 5.252800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.2528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=965047 n_act=35357 n_pre=35341 n_ref_event=0 n_req=68643 n_rd=63269 n_rd_L2_A=0 n_write=0 n_wr_bk=19036 bw_util=0.2958
n_activity=984157 dram_eff=0.3345
bk0: 4160a 894575i bk1: 4248a 888143i bk2: 3785a 915326i bk3: 3746a 917186i bk4: 3717a 912724i bk5: 3755a 913329i bk6: 3788a 904282i bk7: 3831a 901971i bk8: 4096a 893448i bk9: 4024a 897673i bk10: 4020a 897750i bk11: 3924a 901957i bk12: 4028a 898701i bk13: 4048a 895294i bk14: 4097a 896262i bk15: 4002a 907727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484915
Row_Buffer_Locality_read = 0.502632
Row_Buffer_Locality_write = 0.276330
Bank_Level_Parallism = 3.916284
Bank_Level_Parallism_Col = 2.675237
Bank_Level_Parallism_Ready = 1.617817
write_to_read_ratio_blp_rw_average = 0.164747
GrpLevelPara = 1.877835 

BW Util details:
bwutil = 0.295752 
total_CMD = 1113163 
util_bw = 329220 
Wasted_Col = 418708 
Wasted_Row = 141037 
Idle = 224198 

BW Util Bottlenecks: 
RCDc_limit = 503275 
RCDWRc_limit = 21935 
WTRc_limit = 138813 
RTWc_limit = 106801 
CCDLc_limit = 63303 
rwq = 0 
CCDLc_limit_alone = 48056 
WTRc_limit_alone = 130252 
RTWc_limit_alone = 100115 

Commands details: 
total_CMD = 1113163 
n_nop = 965047 
Read = 63269 
Write = 0 
L2_Alloc = 0 
L2_WB = 19036 
n_act = 35357 
n_pre = 35341 
n_ref = 0 
n_req = 68643 
total_req = 82305 

Dual Bus Interface Util: 
issued_total_row = 70698 
issued_total_col = 82305 
Row_Bus_Util =  0.063511 
CoL_Bus_Util = 0.073938 
Either_Row_CoL_Bus_Util = 0.133059 
Issued_on_Two_Bus_Simul_Util = 0.004390 
issued_two_Eff = 0.032994 
queue_avg = 5.045983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=965803 n_act=34856 n_pre=34840 n_ref_event=0 n_req=68659 n_rd=63307 n_rd_L2_A=0 n_write=0 n_wr_bk=19011 bw_util=0.2958
n_activity=983600 dram_eff=0.3348
bk0: 4238a 890456i bk1: 4133a 895443i bk2: 3813a 917552i bk3: 3773a 920139i bk4: 3756a 915257i bk5: 3671a 912564i bk6: 3885a 904510i bk7: 3877a 906779i bk8: 4073a 891149i bk9: 4060a 899986i bk10: 3991a 903136i bk11: 3917a 906079i bk12: 4026a 900510i bk13: 3996a 898218i bk14: 4088a 900278i bk15: 4010a 905135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492332
Row_Buffer_Locality_read = 0.509375
Row_Buffer_Locality_write = 0.290732
Bank_Level_Parallism = 3.888461
Bank_Level_Parallism_Col = 2.710619
Bank_Level_Parallism_Ready = 1.642997
write_to_read_ratio_blp_rw_average = 0.167114
GrpLevelPara = 1.880704 

BW Util details:
bwutil = 0.295799 
total_CMD = 1113163 
util_bw = 329272 
Wasted_Col = 416804 
Wasted_Row = 141237 
Idle = 225850 

BW Util Bottlenecks: 
RCDc_limit = 498272 
RCDWRc_limit = 20716 
WTRc_limit = 135299 
RTWc_limit = 107969 
CCDLc_limit = 64186 
rwq = 0 
CCDLc_limit_alone = 48283 
WTRc_limit_alone = 126256 
RTWc_limit_alone = 101109 

Commands details: 
total_CMD = 1113163 
n_nop = 965803 
Read = 63307 
Write = 0 
L2_Alloc = 0 
L2_WB = 19011 
n_act = 34856 
n_pre = 34840 
n_ref = 0 
n_req = 68659 
total_req = 82318 

Dual Bus Interface Util: 
issued_total_row = 69696 
issued_total_col = 82318 
Row_Bus_Util =  0.062611 
CoL_Bus_Util = 0.073950 
Either_Row_CoL_Bus_Util = 0.132380 
Issued_on_Two_Bus_Simul_Util = 0.004181 
issued_two_Eff = 0.031583 
queue_avg = 5.560848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.56085
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=965943 n_act=34784 n_pre=34768 n_ref_event=0 n_req=68678 n_rd=63313 n_rd_L2_A=0 n_write=0 n_wr_bk=19110 bw_util=0.2962
n_activity=985157 dram_eff=0.3347
bk0: 4244a 886334i bk1: 4249a 881411i bk2: 3790a 911216i bk3: 3760a 917130i bk4: 3674a 915112i bk5: 3725a 910817i bk6: 3891a 896479i bk7: 3765a 903044i bk8: 4100a 888260i bk9: 4028a 884968i bk10: 3970a 893433i bk11: 4020a 894061i bk12: 4007a 896429i bk13: 4035a 895942i bk14: 4032a 900008i bk15: 4023a 898151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.493520
Row_Buffer_Locality_read = 0.511475
Row_Buffer_Locality_write = 0.281640
Bank_Level_Parallism = 3.992625
Bank_Level_Parallism_Col = 2.760028
Bank_Level_Parallism_Ready = 1.663227
write_to_read_ratio_blp_rw_average = 0.172265
GrpLevelPara = 1.908627 

BW Util details:
bwutil = 0.296176 
total_CMD = 1113163 
util_bw = 329692 
Wasted_Col = 412682 
Wasted_Row = 146187 
Idle = 224602 

BW Util Bottlenecks: 
RCDc_limit = 494149 
RCDWRc_limit = 21535 
WTRc_limit = 132611 
RTWc_limit = 116746 
CCDLc_limit = 62446 
rwq = 0 
CCDLc_limit_alone = 46901 
WTRc_limit_alone = 124500 
RTWc_limit_alone = 109312 

Commands details: 
total_CMD = 1113163 
n_nop = 965943 
Read = 63313 
Write = 0 
L2_Alloc = 0 
L2_WB = 19110 
n_act = 34784 
n_pre = 34768 
n_ref = 0 
n_req = 68678 
total_req = 82423 

Dual Bus Interface Util: 
issued_total_row = 69552 
issued_total_col = 82423 
Row_Bus_Util =  0.062481 
CoL_Bus_Util = 0.074044 
Either_Row_CoL_Bus_Util = 0.132254 
Issued_on_Two_Bus_Simul_Util = 0.004272 
issued_two_Eff = 0.032299 
queue_avg = 5.985077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.98508
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=966409 n_act=34709 n_pre=34693 n_ref_event=0 n_req=68288 n_rd=62988 n_rd_L2_A=0 n_write=0 n_wr_bk=18890 bw_util=0.2942
n_activity=983466 dram_eff=0.333
bk0: 4122a 901928i bk1: 4163a 898803i bk2: 3721a 924080i bk3: 3832a 918187i bk4: 3674a 924420i bk5: 3704a 919407i bk6: 3876a 907680i bk7: 3828a 909179i bk8: 3943a 905030i bk9: 4082a 893147i bk10: 3946a 902906i bk11: 3899a 912218i bk12: 3976a 906180i bk13: 3996a 903092i bk14: 4085a 908139i bk15: 4141a 902237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491726
Row_Buffer_Locality_read = 0.509383
Row_Buffer_Locality_write = 0.281887
Bank_Level_Parallism = 3.823130
Bank_Level_Parallism_Col = 2.651779
Bank_Level_Parallism_Ready = 1.602393
write_to_read_ratio_blp_rw_average = 0.166706
GrpLevelPara = 1.878162 

BW Util details:
bwutil = 0.294217 
total_CMD = 1113163 
util_bw = 327512 
Wasted_Col = 414709 
Wasted_Row = 142521 
Idle = 228421 

BW Util Bottlenecks: 
RCDc_limit = 495438 
RCDWRc_limit = 22172 
WTRc_limit = 136767 
RTWc_limit = 107225 
CCDLc_limit = 63129 
rwq = 0 
CCDLc_limit_alone = 47839 
WTRc_limit_alone = 128499 
RTWc_limit_alone = 100203 

Commands details: 
total_CMD = 1113163 
n_nop = 966409 
Read = 62988 
Write = 0 
L2_Alloc = 0 
L2_WB = 18890 
n_act = 34709 
n_pre = 34693 
n_ref = 0 
n_req = 68288 
total_req = 81878 

Dual Bus Interface Util: 
issued_total_row = 69402 
issued_total_col = 81878 
Row_Bus_Util =  0.062347 
CoL_Bus_Util = 0.073554 
Either_Row_CoL_Bus_Util = 0.131835 
Issued_on_Two_Bus_Simul_Util = 0.004066 
issued_two_Eff = 0.030841 
queue_avg = 4.898792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89879
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=965803 n_act=34904 n_pre=34888 n_ref_event=0 n_req=68671 n_rd=63301 n_rd_L2_A=0 n_write=0 n_wr_bk=19075 bw_util=0.296
n_activity=984889 dram_eff=0.3346
bk0: 4235a 886126i bk1: 4099a 899392i bk2: 3758a 909879i bk3: 3765a 912006i bk4: 3801a 911815i bk5: 3706a 910846i bk6: 3856a 900905i bk7: 3826a 904698i bk8: 4138a 891392i bk9: 4034a 898979i bk10: 4020a 901035i bk11: 3951a 903917i bk12: 3999a 894806i bk13: 3941a 901830i bk14: 4107a 892837i bk15: 4065a 891530i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491721
Row_Buffer_Locality_read = 0.507559
Row_Buffer_Locality_write = 0.305028
Bank_Level_Parallism = 3.961411
Bank_Level_Parallism_Col = 2.739582
Bank_Level_Parallism_Ready = 1.631504
write_to_read_ratio_blp_rw_average = 0.172590
GrpLevelPara = 1.905198 

BW Util details:
bwutil = 0.296007 
total_CMD = 1113163 
util_bw = 329504 
Wasted_Col = 413675 
Wasted_Row = 142555 
Idle = 227429 

BW Util Bottlenecks: 
RCDc_limit = 495747 
RCDWRc_limit = 21784 
WTRc_limit = 136795 
RTWc_limit = 119497 
CCDLc_limit = 64325 
rwq = 0 
CCDLc_limit_alone = 48382 
WTRc_limit_alone = 128343 
RTWc_limit_alone = 112006 

Commands details: 
total_CMD = 1113163 
n_nop = 965803 
Read = 63301 
Write = 0 
L2_Alloc = 0 
L2_WB = 19075 
n_act = 34904 
n_pre = 34888 
n_ref = 0 
n_req = 68671 
total_req = 82376 

Dual Bus Interface Util: 
issued_total_row = 69792 
issued_total_col = 82376 
Row_Bus_Util =  0.062697 
CoL_Bus_Util = 0.074002 
Either_Row_CoL_Bus_Util = 0.132380 
Issued_on_Two_Bus_Simul_Util = 0.004319 
issued_two_Eff = 0.032628 
queue_avg = 5.779290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.77929
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=966679 n_act=34596 n_pre=34580 n_ref_event=0 n_req=68231 n_rd=62886 n_rd_L2_A=0 n_write=0 n_wr_bk=19077 bw_util=0.2945
n_activity=983868 dram_eff=0.3332
bk0: 4167a 892260i bk1: 4141a 895172i bk2: 3622a 932670i bk3: 3723a 916634i bk4: 3769a 909855i bk5: 3722a 912227i bk6: 3789a 908546i bk7: 3778a 908680i bk8: 4023a 900567i bk9: 4065a 896083i bk10: 3876a 910966i bk11: 3926a 905298i bk12: 4018a 901318i bk13: 4020a 905095i bk14: 4145a 892105i bk15: 4102a 901539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492958
Row_Buffer_Locality_read = 0.510288
Row_Buffer_Locality_write = 0.289055
Bank_Level_Parallism = 3.872243
Bank_Level_Parallism_Col = 2.724529
Bank_Level_Parallism_Ready = 1.637582
write_to_read_ratio_blp_rw_average = 0.169605
GrpLevelPara = 1.895062 

BW Util details:
bwutil = 0.294523 
total_CMD = 1113163 
util_bw = 327852 
Wasted_Col = 412640 
Wasted_Row = 145241 
Idle = 227430 

BW Util Bottlenecks: 
RCDc_limit = 492685 
RCDWRc_limit = 21230 
WTRc_limit = 136841 
RTWc_limit = 112695 
CCDLc_limit = 63657 
rwq = 0 
CCDLc_limit_alone = 47505 
WTRc_limit_alone = 127797 
RTWc_limit_alone = 105587 

Commands details: 
total_CMD = 1113163 
n_nop = 966679 
Read = 62886 
Write = 0 
L2_Alloc = 0 
L2_WB = 19077 
n_act = 34596 
n_pre = 34580 
n_ref = 0 
n_req = 68231 
total_req = 81963 

Dual Bus Interface Util: 
issued_total_row = 69176 
issued_total_col = 81963 
Row_Bus_Util =  0.062144 
CoL_Bus_Util = 0.073631 
Either_Row_CoL_Bus_Util = 0.131593 
Issued_on_Two_Bus_Simul_Util = 0.004182 
issued_two_Eff = 0.031778 
queue_avg = 5.325969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.32597
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=966319 n_act=34739 n_pre=34723 n_ref_event=0 n_req=68472 n_rd=63121 n_rd_L2_A=0 n_write=0 n_wr_bk=19124 bw_util=0.2955
n_activity=982075 dram_eff=0.335
bk0: 4126a 893828i bk1: 4300a 881992i bk2: 3746a 914359i bk3: 3707a 923109i bk4: 3693a 914873i bk5: 3747a 911753i bk6: 3807a 910870i bk7: 3745a 907590i bk8: 4156a 885760i bk9: 3986a 897206i bk10: 3900a 901016i bk11: 4002a 897248i bk12: 4104a 891841i bk13: 3947a 904831i bk14: 4093a 898022i bk15: 4062a 903674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492654
Row_Buffer_Locality_read = 0.510512
Row_Buffer_Locality_write = 0.282003
Bank_Level_Parallism = 3.937468
Bank_Level_Parallism_Col = 2.706886
Bank_Level_Parallism_Ready = 1.640105
write_to_read_ratio_blp_rw_average = 0.169143
GrpLevelPara = 1.892259 

BW Util details:
bwutil = 0.295536 
total_CMD = 1113163 
util_bw = 328980 
Wasted_Col = 411015 
Wasted_Row = 144328 
Idle = 228840 

BW Util Bottlenecks: 
RCDc_limit = 492523 
RCDWRc_limit = 21367 
WTRc_limit = 132717 
RTWc_limit = 109813 
CCDLc_limit = 63157 
rwq = 0 
CCDLc_limit_alone = 47859 
WTRc_limit_alone = 124429 
RTWc_limit_alone = 102803 

Commands details: 
total_CMD = 1113163 
n_nop = 966319 
Read = 63121 
Write = 0 
L2_Alloc = 0 
L2_WB = 19124 
n_act = 34739 
n_pre = 34723 
n_ref = 0 
n_req = 68472 
total_req = 82245 

Dual Bus Interface Util: 
issued_total_row = 69462 
issued_total_col = 82245 
Row_Bus_Util =  0.062401 
CoL_Bus_Util = 0.073884 
Either_Row_CoL_Bus_Util = 0.131916 
Issued_on_Two_Bus_Simul_Util = 0.004369 
issued_two_Eff = 0.033117 
queue_avg = 5.496200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.4962
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=966251 n_act=34738 n_pre=34722 n_ref_event=0 n_req=68352 n_rd=62982 n_rd_L2_A=0 n_write=0 n_wr_bk=19077 bw_util=0.2949
n_activity=980154 dram_eff=0.3349
bk0: 4101a 898134i bk1: 4129a 893037i bk2: 3726a 923655i bk3: 3767a 920446i bk4: 3775a 915829i bk5: 3731a 915535i bk6: 3764a 911058i bk7: 3827a 908916i bk8: 4082a 897908i bk9: 4045a 891202i bk10: 4017a 900426i bk11: 3951a 904679i bk12: 3951a 903918i bk13: 3978a 902983i bk14: 4070a 900156i bk15: 4068a 906522i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491778
Row_Buffer_Locality_read = 0.509336
Row_Buffer_Locality_write = 0.285847
Bank_Level_Parallism = 3.881188
Bank_Level_Parallism_Col = 2.670705
Bank_Level_Parallism_Ready = 1.618906
write_to_read_ratio_blp_rw_average = 0.166692
GrpLevelPara = 1.885797 

BW Util details:
bwutil = 0.294868 
total_CMD = 1113163 
util_bw = 328236 
Wasted_Col = 411447 
Wasted_Row = 142734 
Idle = 230746 

BW Util Bottlenecks: 
RCDc_limit = 492394 
RCDWRc_limit = 21786 
WTRc_limit = 132677 
RTWc_limit = 102213 
CCDLc_limit = 61272 
rwq = 0 
CCDLc_limit_alone = 47358 
WTRc_limit_alone = 124774 
RTWc_limit_alone = 96202 

Commands details: 
total_CMD = 1113163 
n_nop = 966251 
Read = 62982 
Write = 0 
L2_Alloc = 0 
L2_WB = 19077 
n_act = 34738 
n_pre = 34722 
n_ref = 0 
n_req = 68352 
total_req = 82059 

Dual Bus Interface Util: 
issued_total_row = 69460 
issued_total_col = 82059 
Row_Bus_Util =  0.062399 
CoL_Bus_Util = 0.073717 
Either_Row_CoL_Bus_Util = 0.131977 
Issued_on_Two_Bus_Simul_Util = 0.004139 
issued_two_Eff = 0.031359 
queue_avg = 5.187534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.18753
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=966494 n_act=34716 n_pre=34700 n_ref_event=0 n_req=68410 n_rd=63078 n_rd_L2_A=0 n_write=0 n_wr_bk=19018 bw_util=0.295
n_activity=982641 dram_eff=0.3342
bk0: 4125a 895179i bk1: 4125a 891664i bk2: 3758a 914751i bk3: 3798a 916845i bk4: 3666a 915815i bk5: 3702a 914670i bk6: 3812a 907420i bk7: 3824a 907263i bk8: 4088a 892452i bk9: 4042a 895158i bk10: 4070a 896098i bk11: 3904a 905216i bk12: 3924a 902553i bk13: 4059a 894509i bk14: 4097a 888575i bk15: 4084a 895079i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.492530
Row_Buffer_Locality_read = 0.509972
Row_Buffer_Locality_write = 0.286197
Bank_Level_Parallism = 3.955575
Bank_Level_Parallism_Col = 2.695482
Bank_Level_Parallism_Ready = 1.606357
write_to_read_ratio_blp_rw_average = 0.169338
GrpLevelPara = 1.899307 

BW Util details:
bwutil = 0.295001 
total_CMD = 1113163 
util_bw = 328384 
Wasted_Col = 410019 
Wasted_Row = 143645 
Idle = 231115 

BW Util Bottlenecks: 
RCDc_limit = 490881 
RCDWRc_limit = 21976 
WTRc_limit = 139619 
RTWc_limit = 106300 
CCDLc_limit = 62861 
rwq = 0 
CCDLc_limit_alone = 48244 
WTRc_limit_alone = 131045 
RTWc_limit_alone = 100257 

Commands details: 
total_CMD = 1113163 
n_nop = 966494 
Read = 63078 
Write = 0 
L2_Alloc = 0 
L2_WB = 19018 
n_act = 34716 
n_pre = 34700 
n_ref = 0 
n_req = 68410 
total_req = 82096 

Dual Bus Interface Util: 
issued_total_row = 69416 
issued_total_col = 82096 
Row_Bus_Util =  0.062359 
CoL_Bus_Util = 0.073750 
Either_Row_CoL_Bus_Util = 0.131759 
Issued_on_Two_Bus_Simul_Util = 0.004351 
issued_two_Eff = 0.033020 
queue_avg = 5.361824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.36182
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1113163 n_nop=965442 n_act=35070 n_pre=35054 n_ref_event=0 n_req=68602 n_rd=63224 n_rd_L2_A=0 n_write=0 n_wr_bk=19134 bw_util=0.2959
n_activity=983986 dram_eff=0.3348
bk0: 4204a 893928i bk1: 4174a 887700i bk2: 3731a 918381i bk3: 3769a 918794i bk4: 3625a 919609i bk5: 3809a 912516i bk6: 3748a 912277i bk7: 3843a 902919i bk8: 4084a 892578i bk9: 4140a 887625i bk10: 3968a 900593i bk11: 3906a 903730i bk12: 3998a 898323i bk13: 4004a 899745i bk14: 4103a 906362i bk15: 4118a 896413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488790
Row_Buffer_Locality_read = 0.506896
Row_Buffer_Locality_write = 0.275939
Bank_Level_Parallism = 3.906025
Bank_Level_Parallism_Col = 2.676623
Bank_Level_Parallism_Ready = 1.611046
write_to_read_ratio_blp_rw_average = 0.166578
GrpLevelPara = 1.889950 

BW Util details:
bwutil = 0.295942 
total_CMD = 1113163 
util_bw = 329432 
Wasted_Col = 415551 
Wasted_Row = 142691 
Idle = 225489 

BW Util Bottlenecks: 
RCDc_limit = 497656 
RCDWRc_limit = 21646 
WTRc_limit = 141246 
RTWc_limit = 107523 
CCDLc_limit = 63523 
rwq = 0 
CCDLc_limit_alone = 48271 
WTRc_limit_alone = 132661 
RTWc_limit_alone = 100856 

Commands details: 
total_CMD = 1113163 
n_nop = 965442 
Read = 63224 
Write = 0 
L2_Alloc = 0 
L2_WB = 19134 
n_act = 35070 
n_pre = 35054 
n_ref = 0 
n_req = 68602 
total_req = 82358 

Dual Bus Interface Util: 
issued_total_row = 70124 
issued_total_col = 82358 
Row_Bus_Util =  0.062995 
CoL_Bus_Util = 0.073986 
Either_Row_CoL_Bus_Util = 0.132704 
Issued_on_Two_Bus_Simul_Util = 0.004277 
issued_two_Eff = 0.032230 
queue_avg = 5.206356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.20636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 153111, Miss = 41683, Miss_rate = 0.272, Pending_hits = 434, Reservation_fails = 0
L2_cache_bank[1]: Access = 148801, Miss = 42297, Miss_rate = 0.284, Pending_hits = 143, Reservation_fails = 743
L2_cache_bank[2]: Access = 149919, Miss = 41864, Miss_rate = 0.279, Pending_hits = 176, Reservation_fails = 0
L2_cache_bank[3]: Access = 149528, Miss = 42036, Miss_rate = 0.281, Pending_hits = 164, Reservation_fails = 889
L2_cache_bank[4]: Access = 149931, Miss = 42063, Miss_rate = 0.281, Pending_hits = 423, Reservation_fails = 151
L2_cache_bank[5]: Access = 150593, Miss = 41940, Miss_rate = 0.278, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[6]: Access = 150967, Miss = 42191, Miss_rate = 0.279, Pending_hits = 183, Reservation_fails = 331
L2_cache_bank[7]: Access = 151154, Miss = 41886, Miss_rate = 0.277, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[8]: Access = 152815, Miss = 42078, Miss_rate = 0.275, Pending_hits = 461, Reservation_fails = 728
L2_cache_bank[9]: Access = 150985, Miss = 42073, Miss_rate = 0.279, Pending_hits = 174, Reservation_fails = 358
L2_cache_bank[10]: Access = 149249, Miss = 41716, Miss_rate = 0.280, Pending_hits = 145, Reservation_fails = 761
L2_cache_bank[11]: Access = 150296, Miss = 41969, Miss_rate = 0.279, Pending_hits = 166, Reservation_fails = 742
L2_cache_bank[12]: Access = 160221, Miss = 42317, Miss_rate = 0.264, Pending_hits = 439, Reservation_fails = 688
L2_cache_bank[13]: Access = 150854, Miss = 41843, Miss_rate = 0.277, Pending_hits = 160, Reservation_fails = 190
L2_cache_bank[14]: Access = 149906, Miss = 41862, Miss_rate = 0.279, Pending_hits = 154, Reservation_fails = 772
L2_cache_bank[15]: Access = 152156, Miss = 41876, Miss_rate = 0.275, Pending_hits = 169, Reservation_fails = 697
L2_cache_bank[16]: Access = 153947, Miss = 42055, Miss_rate = 0.273, Pending_hits = 459, Reservation_fails = 563
L2_cache_bank[17]: Access = 150147, Miss = 41854, Miss_rate = 0.279, Pending_hits = 173, Reservation_fails = 408
L2_cache_bank[18]: Access = 149565, Miss = 41895, Miss_rate = 0.280, Pending_hits = 150, Reservation_fails = 272
L2_cache_bank[19]: Access = 149545, Miss = 41877, Miss_rate = 0.280, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[20]: Access = 151186, Miss = 41975, Miss_rate = 0.278, Pending_hits = 426, Reservation_fails = 0
L2_cache_bank[21]: Access = 149242, Miss = 41883, Miss_rate = 0.281, Pending_hits = 154, Reservation_fails = 684
L2_cache_bank[22]: Access = 149900, Miss = 41906, Miss_rate = 0.280, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[23]: Access = 150150, Miss = 42169, Miss_rate = 0.281, Pending_hits = 140, Reservation_fails = 451
L2_total_cache_accesses = 3624168
L2_total_cache_misses = 1007308
L2_total_cache_miss_rate = 0.2779
L2_total_cache_pending_hits = 5500
L2_total_cache_reservation_fails = 9428
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2390010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5500
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 230267
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 527634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5500
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 221350
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 69145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 180262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3153411
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 470757
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.255
L2_cache_fill_port_util = 0.073

icnt_total_pkts_mem_to_simt=3624168
icnt_total_pkts_simt_to_mem=3624168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3624168
Req_Network_cycles = 434075
Req_Network_injected_packets_per_cycle =       8.3492 
Req_Network_conflicts_per_cycle =       3.3166
Req_Network_conflicts_per_cycle_util =       3.5604
Req_Bank_Level_Parallism =       8.9630
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.2040
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.6111

Reply_Network_injected_packets_num = 3624168
Reply_Network_cycles = 434075
Reply_Network_injected_packets_per_cycle =        8.3492
Reply_Network_conflicts_per_cycle =        5.0604
Reply_Network_conflicts_per_cycle_util =       5.4151
Reply_Bank_Level_Parallism =       8.9344
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.7075
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2783
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 57 sec (837 sec)
gpgpu_simulation_rate = 66754 (inst/sec)
gpgpu_simulation_rate = 518 (cycle/sec)
gpgpu_silicon_slowdown = 2635135x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f03f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02300 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis1PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis1PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4mis1PiS_S_S_S_S_S_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z4mis1PiS_S_S_S_S_S_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 103342
gpu_sim_insn = 11683446
gpu_ipc =     113.0561
gpu_tot_sim_cycle = 537417
gpu_tot_sim_insn = 67557195
gpu_tot_ipc =     125.7072
gpu_tot_issued_cta = 11685
gpu_occupancy = 68.1523% 
gpu_tot_occupancy = 74.2690% 
max_total_param_size = 0
gpu_stall_dramfull = 82036
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5675
partiton_level_parallism_total  =       7.4297
partiton_level_parallism_util =       3.9590
partiton_level_parallism_util_total  =       8.0282
L2_BW  =     155.8294 GB/Sec
L2_BW_total  =     324.5290 GB/Sec
gpu_total_sim_rate=66954

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208482, Miss = 131509, Miss_rate = 0.631, Pending_hits = 4496, Reservation_fails = 52602
	L1D_cache_core[1]: Access = 212485, Miss = 129809, Miss_rate = 0.611, Pending_hits = 4588, Reservation_fails = 40844
	L1D_cache_core[2]: Access = 206571, Miss = 119656, Miss_rate = 0.579, Pending_hits = 4296, Reservation_fails = 33650
	L1D_cache_core[3]: Access = 209349, Miss = 127428, Miss_rate = 0.609, Pending_hits = 4582, Reservation_fails = 51194
	L1D_cache_core[4]: Access = 216561, Miss = 137242, Miss_rate = 0.634, Pending_hits = 4697, Reservation_fails = 55662
	L1D_cache_core[5]: Access = 216752, Miss = 139477, Miss_rate = 0.643, Pending_hits = 4929, Reservation_fails = 50854
	L1D_cache_core[6]: Access = 210761, Miss = 125568, Miss_rate = 0.596, Pending_hits = 4559, Reservation_fails = 41116
	L1D_cache_core[7]: Access = 216074, Miss = 129321, Miss_rate = 0.599, Pending_hits = 4648, Reservation_fails = 42192
	L1D_cache_core[8]: Access = 209918, Miss = 130226, Miss_rate = 0.620, Pending_hits = 4555, Reservation_fails = 48054
	L1D_cache_core[9]: Access = 209623, Miss = 123936, Miss_rate = 0.591, Pending_hits = 4561, Reservation_fails = 36457
	L1D_cache_core[10]: Access = 209740, Miss = 125283, Miss_rate = 0.597, Pending_hits = 4504, Reservation_fails = 38753
	L1D_cache_core[11]: Access = 217588, Miss = 128347, Miss_rate = 0.590, Pending_hits = 4599, Reservation_fails = 35895
	L1D_cache_core[12]: Access = 217536, Miss = 134076, Miss_rate = 0.616, Pending_hits = 4605, Reservation_fails = 46825
	L1D_cache_core[13]: Access = 208564, Miss = 127652, Miss_rate = 0.612, Pending_hits = 4476, Reservation_fails = 32518
	L1D_cache_core[14]: Access = 218151, Miss = 130836, Miss_rate = 0.600, Pending_hits = 4659, Reservation_fails = 42241
	L1D_cache_core[15]: Access = 216861, Miss = 129366, Miss_rate = 0.597, Pending_hits = 4706, Reservation_fails = 42253
	L1D_cache_core[16]: Access = 206198, Miss = 124876, Miss_rate = 0.606, Pending_hits = 4440, Reservation_fails = 39884
	L1D_cache_core[17]: Access = 210038, Miss = 124515, Miss_rate = 0.593, Pending_hits = 4462, Reservation_fails = 30910
	L1D_cache_core[18]: Access = 219433, Miss = 126122, Miss_rate = 0.575, Pending_hits = 4472, Reservation_fails = 42219
	L1D_cache_core[19]: Access = 208853, Miss = 127972, Miss_rate = 0.613, Pending_hits = 4340, Reservation_fails = 44524
	L1D_cache_core[20]: Access = 213397, Miss = 130629, Miss_rate = 0.612, Pending_hits = 4685, Reservation_fails = 45293
	L1D_cache_core[21]: Access = 213253, Miss = 134098, Miss_rate = 0.629, Pending_hits = 4593, Reservation_fails = 52293
	L1D_cache_core[22]: Access = 215282, Miss = 132404, Miss_rate = 0.615, Pending_hits = 4522, Reservation_fails = 47542
	L1D_cache_core[23]: Access = 216123, Miss = 135293, Miss_rate = 0.626, Pending_hits = 4534, Reservation_fails = 50386
	L1D_cache_core[24]: Access = 215919, Miss = 129091, Miss_rate = 0.598, Pending_hits = 4782, Reservation_fails = 40762
	L1D_cache_core[25]: Access = 216100, Miss = 127733, Miss_rate = 0.591, Pending_hits = 4570, Reservation_fails = 27203
	L1D_cache_core[26]: Access = 212456, Miss = 130760, Miss_rate = 0.615, Pending_hits = 4583, Reservation_fails = 46116
	L1D_cache_core[27]: Access = 208269, Miss = 124063, Miss_rate = 0.596, Pending_hits = 4459, Reservation_fails = 31865
	L1D_cache_core[28]: Access = 210843, Miss = 126300, Miss_rate = 0.599, Pending_hits = 4651, Reservation_fails = 46490
	L1D_cache_core[29]: Access = 216225, Miss = 124106, Miss_rate = 0.574, Pending_hits = 4479, Reservation_fails = 29987
	L1D_total_cache_accesses = 6387405
	L1D_total_cache_misses = 3867694
	L1D_total_cache_miss_rate = 0.6055
	L1D_total_cache_pending_hits = 137032
	L1D_total_cache_reservation_fails = 1266584
	L1D_cache_data_port_util = 0.157
	L1D_cache_fill_port_util = 0.229
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2257530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2539070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1146754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 942754
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 137032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 125149
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 175285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 119830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 210585
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5876386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 511019

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 488309
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 119830
ctas_completed 11685, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6236, 6033, 7014, 6905, 6486, 6086, 6021, 6550, 7233, 6236, 6363, 6855, 5466, 6713, 6963, 6595, 6520, 7001, 5629, 5488, 6879, 6691, 7733, 6822, 7684, 6848, 6222, 6877, 7384, 6505, 6226, 5723, 
gpgpu_n_tot_thrd_icount = 204448480
gpgpu_n_tot_w_icount = 6389015
gpgpu_n_stall_shd_mem = 1741267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3481824
gpgpu_n_mem_write_global = 511019
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9603642
gpgpu_n_store_insn = 2179820
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9572352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1522271
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 218996
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:837474	W0_Idle:814681	W0_Scoreboard:52740354	W1:1371922	W2:680394	W3:465507	W4:352304	W5:284594	W6:237137	W7:208643	W8:178016	W9:151181	W10:130047	W11:110535	W12:95556	W13:81014	W14:72482	W15:65908	W16:60828	W17:56574	W18:51914	W19:51122	W20:45168	W21:43614	W22:41087	W23:40918	W24:37860	W25:37616	W26:34510	W27:34452	W28:26256	W29:22873	W30:17819	W31:9460	W32:1291704
single_issue_nums: WS0:1589869	WS1:1600737	WS2:1595242	WS3:1603167	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27854592 {8:3481824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20440760 {40:511019,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 139272960 {40:3481824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4088152 {8:511019,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 316 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:580254 	17265 	25640 	49344 	135886 	87097 	57359 	36755 	23821 	4854 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2054440 	1738275 	172206 	22066 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3150956 	311127 	326873 	198605 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2358394 	834284 	462056 	225883 	81774 	24253 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	957 	25 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        65        64        65        64        65        64        64        64        64        64        64        65        65 
dram[1]:        64        65        64        64        65        65        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        65        64        64        64        65        65        64        65        64        64        64        64        64        65        64 
dram[3]:        64        64        64        64        65        64        63        64        65        65        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        65        64        67        65        65        64        64        64        64        65        64        64        64 
dram[6]:        64        64        64        64        64        65        65        65        64        65        64        64        65        64        64        66 
dram[7]:        64        66        64        64        64        65        67        65        65        64        64        64        64        64        64        64 
dram[8]:        64        64        65        64        67        65        64        67        66        64        64        64        64        64        64        64 
dram[9]:        64        65        64        64        64        65        64        63        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64 
dram[11]:        65        64        64        65        64        66        65        62        64        64        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  1.931570  1.884729  2.038118  2.049114  2.063386  2.008935  1.983594  1.971794  1.855254  1.948690  1.940000  1.966077  1.955670  1.967504  1.953621  1.919349 
dram[1]:  1.965067  1.907782  2.124683  2.076100  2.022774  2.040287  1.978519  1.980909  1.910407  1.902253  1.944124  1.907659  1.930761  1.952190  1.919423  1.900035 
dram[2]:  1.901065  1.889379  2.045272  2.030218  2.024010  2.018036  1.905939  1.908888  1.859926  1.900035  1.948727  1.902439  1.929178  1.930216  1.891687  1.933715 
dram[3]:  1.917123  1.927394  2.009889  2.024921  2.063734  1.994389  1.951311  1.964938  1.891183  1.931429  1.913059  1.966114  1.983918  1.981360  1.896014  1.986770 
dram[4]:  1.945965  1.919465  2.042732  2.091283  2.155210  2.070486  1.933505  1.980255  1.925626  1.891711  1.932806  1.914500  1.945946  1.923759  1.950216  1.936599 
dram[5]:  1.950145  1.954497  2.074552  2.030495  2.090063  2.076132  1.923596  1.958381  1.886018  1.875215  1.910798  1.944934  1.933118  1.930506  1.939643  1.956875 
dram[6]:  1.878098  1.958559  2.028968  2.032787  2.064309  2.045455  1.955179  1.960814  1.889232  1.887798  1.941134  1.960352  1.921203  1.986481  1.902633  1.903226 
dram[7]:  1.892565  1.929726  2.115904  2.058101  2.023933  2.058101  1.968089  1.960807  1.908606  1.929453  1.998483  1.978692  1.954215  1.971115  1.869800  1.924522 
dram[8]:  1.906120  1.915744  2.003208  2.106016  2.054165  2.034195  1.984983  1.955143  1.888624  1.919520  1.950313  1.950236  1.933240  1.968429  1.935280  1.994141 
dram[9]:  1.933690  1.896754  2.078236  2.048081  2.031487  2.082368  1.965331  1.943083  1.898323  1.871945  1.955771  1.989974  1.961793  1.929156  1.922459  1.933919 
dram[10]:  1.933594  1.906806  2.035829  2.047352  2.048281  2.066998  1.968644  1.984988  1.919287  1.949749  1.912084  1.965897  1.964697  1.887479  1.903560  1.922183 
dram[11]:  1.938740  1.872022  2.098096  2.027222  2.054629  2.023422  2.009109  1.915160  1.879598  1.890915  1.922495  1.933162  1.936777  1.935273  1.918459  1.898892 
average row locality = 1018291/519861 = 1.958776
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4990      5254      4601      4639      4515      4729      4643      4784      5013      4984      4893      4884      4859      4886      5001      4963 
dram[1]:      5097      5090      4590      4608      4547      4665      4731      4753      5082      5046      4935      4891      4912      4911      4988      5042 
dram[2]:      5061      5094      4660      4591      4613      4602      4724      4686      5078      4932      4985      4855      5000      5007      5012      4928 
dram[3]:      5128      5017      4642      4683      4585      4526      4776      4825      4967      4959      4935      4879      4977      4967      5012      4951 
dram[4]:      5143      5127      4673      4647      4557      4590      4812      4674      5026      4911      4933      4925      4956      4980      4932      4910 
dram[5]:      4927      5071      4556      4683      4505      4608      4707      4688      4876      4996      4836      4843      4932      4976      4969      5075 
dram[6]:      5134      4966      4658      4639      4706      4551      4746      4665      5050      4938      4924      4886      4916      4853      5024      5020 
dram[7]:      5057      5018      4433      4589      4637      4594      4672      4713      4926      5022      4824      4843      4935      4956      5042      5069 
dram[8]:      5006      5225      4568      4571      4579      4681      4706      4626      5080      4987      4835      4921      5046      4915      5032      4980 
dram[9]:      4958      5005      4561      4624      4663      4588      4650      4718      4991      4985      4984      4907      4891      4972      5039      5035 
dram[10]:      4977      4980      4612      4663      4576      4581      4767      4711      5038      4985      5010      4903      4845      5054      5036      4994 
dram[11]:      5091      5010      4624      4619      4487      4667      4641      4758      4970      5045      4875      4826      4918      4877      5053      5012 
total dram reads = 931767
bank skew: 5254/4433 = 1.19
chip skew: 77888/77248 = 1.01
number of total write accesses:
dram[0]:      1672      1692      1537      1560      1552      1577      1533      1619      1608      1557      1534      1557      1520      1553      1637      1620 
dram[1]:      1657      1667      1552      1536      1523      1564      1521      1558      1608      1545      1606      1532      1554      1558      1624      1594 
dram[2]:      1658      1682      1550      1556      1567      1546      1563      1568      1590      1556      1587      1569      1567      1543      1634      1606 
dram[3]:      1633      1673      1561      1538      1526      1574      1556      1567      1553      1570      1579      1598      1569      1575      1608      1590 
dram[4]:      1665      1675      1549      1524      1505      1530      1575      1578      1553      1570      1564      1593      1562      1554      1601      1622 
dram[5]:      1658      1656      1499      1559      1557      1525      1547      1548      1578      1549      1577      1612      1533      1551      1607      1622 
dram[6]:      1661      1646      1595      1562      1524      1555      1568      1561      1599      1568      1568      1588      1545      1545      1626      1607 
dram[7]:      1696      1663      1490      1553      1536      1545      1584      1555      1550      1599      1575      1590      1559      1554      1670      1624 
dram[8]:      1645      1682      1533      1552      1533      1542      1585      1542      1600      1569      1591      1570      1553      1576      1635      1643 
dram[9]:      1628      1685      1525      1552      1549      1545      1601      1547      1566      1572      1596      1573      1563      1565      1615      1630 
dram[10]:      1655      1676      1558      1543      1530      1489      1583      1562      1616      1557      1601      1598      1532      1567      1656      1617 
dram[11]:      1655      1692      1566      1572      1543      1495      1535      1537      1572      1567      1580      1546      1566      1575      1633      1656 
total dram writes = 303491
bank skew: 1696/1489 = 1.14
chip skew: 25351/25178 = 1.01
average mf latency per bank:
dram[0]:       1089       973      1329      1306      1165      1121      1082      1016       916       948       934       937       935       895       881       920
dram[1]:       1060      1061      1294      1313      1176      1118      1049      1043       899       935       884       887       862       910       863       865
dram[2]:       1041      1043      1253      1257      1130      1186      1054      1034       896       951       891       911       868       882       848       888
dram[3]:       1069      1112      1268      1269      1218      1243      1016      1021       972       947       893       938       890       888       888       915
dram[4]:       1062      1110      1302      1285      1247      1191      1033      1032      1000       977       922       877       885       878       906       899
dram[5]:       1106      1108      1310      1232      1166      1193       994      1059       950       943       866       888       876       864       842       847
dram[6]:       1084      1048      1252      1215      1173      1199      1037      1072       904       931       934       931       914       911      1597       832
dram[7]:       1041      1068      1376      1349      1189      1176      1068      1079       928       929       941       924       903       902       838       884
dram[8]:       1085      1050      1372      1375      1240      1145      1035      1074       923       963       950       917       882       881       882       890
dram[9]:       1112      1062      1276      1208      1120      1159      1043      1036       911       958       876       904       887       909       888       856
dram[10]:       1068      1095      1224      1202      1200      1167      1029      1001       945       939       886       884       914       855       864       865
dram[11]:       1042      1041      1243      1253      1225      1199      1044      1045       909       904       880       925       880       886       837       840
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194070 n_act=43265 n_pre=43249 n_ref_event=0 n_req=84866 n_rd=77638 n_rd_L2_A=0 n_write=0 n_wr_bk=25328 bw_util=0.2988
n_activity=1221990 dram_eff=0.337
bk0: 4990a 1120023i bk1: 5254a 1106345i bk2: 4601a 1142789i bk3: 4639a 1142039i bk4: 4515a 1145687i bk5: 4729a 1131747i bk6: 4643a 1138001i bk7: 4784a 1121634i bk8: 5013a 1108862i bk9: 4984a 1117419i bk10: 4893a 1122416i bk11: 4884a 1123414i bk12: 4859a 1125415i bk13: 4886a 1126676i bk14: 5001a 1122378i bk15: 4963a 1123538i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490196
Row_Buffer_Locality_read = 0.512584
Row_Buffer_Locality_write = 0.249723
Bank_Level_Parallism = 3.745038
Bank_Level_Parallism_Col = 2.571960
Bank_Level_Parallism_Ready = 1.545400
write_to_read_ratio_blp_rw_average = 0.182119
GrpLevelPara = 1.856676 

BW Util details:
bwutil = 0.298847 
total_CMD = 1378178 
util_bw = 411864 
Wasted_Col = 524615 
Wasted_Row = 173710 
Idle = 267989 

BW Util Bottlenecks: 
RCDc_limit = 602442 
RCDWRc_limit = 35685 
WTRc_limit = 193367 
RTWc_limit = 142800 
CCDLc_limit = 85080 
rwq = 0 
CCDLc_limit_alone = 65277 
WTRc_limit_alone = 181722 
RTWc_limit_alone = 134642 

Commands details: 
total_CMD = 1378178 
n_nop = 1194070 
Read = 77638 
Write = 0 
L2_Alloc = 0 
L2_WB = 25328 
n_act = 43265 
n_pre = 43249 
n_ref = 0 
n_req = 84866 
total_req = 102966 

Dual Bus Interface Util: 
issued_total_row = 86514 
issued_total_col = 102966 
Row_Bus_Util =  0.062774 
CoL_Bus_Util = 0.074712 
Either_Row_CoL_Bus_Util = 0.133588 
Issued_on_Two_Bus_Simul_Util = 0.003898 
issued_two_Eff = 0.029179 
queue_avg = 4.711883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.71188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1193985 n_act=43341 n_pre=43325 n_ref_event=0 n_req=85049 n_rd=77888 n_rd_L2_A=0 n_write=0 n_wr_bk=25199 bw_util=0.2992
n_activity=1222198 dram_eff=0.3374
bk0: 5097a 1114461i bk1: 5090a 1112058i bk2: 4590a 1148080i bk3: 4608a 1144716i bk4: 4547a 1144998i bk5: 4665a 1139092i bk6: 4731a 1127629i bk7: 4753a 1128978i bk8: 5082a 1107965i bk9: 5046a 1108367i bk10: 4935a 1120652i bk11: 4891a 1119165i bk12: 4912a 1118925i bk13: 4911a 1123345i bk14: 4988a 1118532i bk15: 5042a 1117358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490400
Row_Buffer_Locality_read = 0.513109
Row_Buffer_Locality_write = 0.243402
Bank_Level_Parallism = 3.763149
Bank_Level_Parallism_Col = 2.571639
Bank_Level_Parallism_Ready = 1.543032
write_to_read_ratio_blp_rw_average = 0.184715
GrpLevelPara = 1.862069 

BW Util details:
bwutil = 0.299198 
total_CMD = 1378178 
util_bw = 412348 
Wasted_Col = 524491 
Wasted_Row = 174590 
Idle = 266749 

BW Util Bottlenecks: 
RCDc_limit = 604650 
RCDWRc_limit = 34864 
WTRc_limit = 191601 
RTWc_limit = 147120 
CCDLc_limit = 84397 
rwq = 0 
CCDLc_limit_alone = 64378 
WTRc_limit_alone = 179984 
RTWc_limit_alone = 138718 

Commands details: 
total_CMD = 1378178 
n_nop = 1193985 
Read = 77888 
Write = 0 
L2_Alloc = 0 
L2_WB = 25199 
n_act = 43341 
n_pre = 43325 
n_ref = 0 
n_req = 85049 
total_req = 103087 

Dual Bus Interface Util: 
issued_total_row = 86666 
issued_total_col = 103087 
Row_Bus_Util =  0.062884 
CoL_Bus_Util = 0.074799 
Either_Row_CoL_Bus_Util = 0.133650 
Issued_on_Two_Bus_Simul_Util = 0.004034 
issued_two_Eff = 0.030186 
queue_avg = 4.670719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.67072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1192709 n_act=43952 n_pre=43936 n_ref_event=0 n_req=85072 n_rd=77828 n_rd_L2_A=0 n_write=0 n_wr_bk=25342 bw_util=0.2994
n_activity=1222598 dram_eff=0.3375
bk0: 5061a 1115442i bk1: 5094a 1111328i bk2: 4660a 1138669i bk3: 4591a 1142204i bk4: 4613a 1133944i bk5: 4602a 1138342i bk6: 4724a 1122668i bk7: 4686a 1125384i bk8: 5078a 1110182i bk9: 4932a 1118018i bk10: 4985a 1116955i bk11: 4855a 1121222i bk12: 5000a 1117394i bk13: 5007a 1113466i bk14: 5012a 1115863i bk15: 4928a 1126504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.483355
Row_Buffer_Locality_read = 0.506501
Row_Buffer_Locality_write = 0.234677
Bank_Level_Parallism = 3.778205
Bank_Level_Parallism_Col = 2.559693
Bank_Level_Parallism_Ready = 1.543092
write_to_read_ratio_blp_rw_average = 0.180721
GrpLevelPara = 1.854752 

BW Util details:
bwutil = 0.299439 
total_CMD = 1378178 
util_bw = 412680 
Wasted_Col = 529609 
Wasted_Row = 171536 
Idle = 264353 

BW Util Bottlenecks: 
RCDc_limit = 612968 
RCDWRc_limit = 36209 
WTRc_limit = 195232 
RTWc_limit = 143286 
CCDLc_limit = 83955 
rwq = 0 
CCDLc_limit_alone = 64337 
WTRc_limit_alone = 183702 
RTWc_limit_alone = 135198 

Commands details: 
total_CMD = 1378178 
n_nop = 1192709 
Read = 77828 
Write = 0 
L2_Alloc = 0 
L2_WB = 25342 
n_act = 43952 
n_pre = 43936 
n_ref = 0 
n_req = 85072 
total_req = 103170 

Dual Bus Interface Util: 
issued_total_row = 87888 
issued_total_col = 103170 
Row_Bus_Util =  0.063771 
CoL_Bus_Util = 0.074860 
Either_Row_CoL_Bus_Util = 0.134576 
Issued_on_Two_Bus_Simul_Util = 0.004055 
issued_two_Eff = 0.030134 
queue_avg = 4.487596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4876
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1193806 n_act=43374 n_pre=43358 n_ref_event=0 n_req=85033 n_rd=77829 n_rd_L2_A=0 n_write=0 n_wr_bk=25270 bw_util=0.2992
n_activity=1220695 dram_eff=0.3378
bk0: 5128a 1111926i bk1: 5017a 1115943i bk2: 4642a 1141673i bk3: 4683a 1139245i bk4: 4585a 1141148i bk5: 4526a 1133283i bk6: 4776a 1125865i bk7: 4825a 1123439i bk8: 4967a 1113989i bk9: 4959a 1120016i bk10: 4935a 1121801i bk11: 4879a 1123307i bk12: 4977a 1119910i bk13: 4967a 1119663i bk14: 5012a 1117986i bk15: 4951a 1124306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489916
Row_Buffer_Locality_read = 0.511943
Row_Buffer_Locality_write = 0.251943
Bank_Level_Parallism = 3.769356
Bank_Level_Parallism_Col = 2.593630
Bank_Level_Parallism_Ready = 1.563264
write_to_read_ratio_blp_rw_average = 0.180948
GrpLevelPara = 1.859736 

BW Util details:
bwutil = 0.299233 
total_CMD = 1378178 
util_bw = 412396 
Wasted_Col = 526268 
Wasted_Row = 171023 
Idle = 268491 

BW Util Bottlenecks: 
RCDc_limit = 607195 
RCDWRc_limit = 34269 
WTRc_limit = 192579 
RTWc_limit = 141744 
CCDLc_limit = 85183 
rwq = 0 
CCDLc_limit_alone = 64801 
WTRc_limit_alone = 180374 
RTWc_limit_alone = 133567 

Commands details: 
total_CMD = 1378178 
n_nop = 1193806 
Read = 77829 
Write = 0 
L2_Alloc = 0 
L2_WB = 25270 
n_act = 43374 
n_pre = 43358 
n_ref = 0 
n_req = 85033 
total_req = 103099 

Dual Bus Interface Util: 
issued_total_row = 86732 
issued_total_col = 103099 
Row_Bus_Util =  0.062932 
CoL_Bus_Util = 0.074808 
Either_Row_CoL_Bus_Util = 0.133780 
Issued_on_Two_Bus_Simul_Util = 0.003961 
issued_two_Eff = 0.029609 
queue_avg = 4.943295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.9433
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194341 n_act=43190 n_pre=43174 n_ref_event=0 n_req=84992 n_rd=77796 n_rd_L2_A=0 n_write=0 n_wr_bk=25220 bw_util=0.299
n_activity=1222148 dram_eff=0.3372
bk0: 5143a 1109287i bk1: 5127a 1103365i bk2: 4673a 1132340i bk3: 4647a 1139789i bk4: 4557a 1139914i bk5: 4590a 1133107i bk6: 4812a 1115316i bk7: 4674a 1123635i bk8: 5026a 1108104i bk9: 4911a 1105341i bk10: 4933a 1112555i bk11: 4925a 1114288i bk12: 4956a 1117038i bk13: 4980a 1115970i bk14: 4932a 1119082i bk15: 4910a 1119275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491835
Row_Buffer_Locality_read = 0.514667
Row_Buffer_Locality_write = 0.244997
Bank_Level_Parallism = 3.849573
Bank_Level_Parallism_Col = 2.637089
Bank_Level_Parallism_Ready = 1.581152
write_to_read_ratio_blp_rw_average = 0.185172
GrpLevelPara = 1.881883 

BW Util details:
bwutil = 0.298992 
total_CMD = 1378178 
util_bw = 412064 
Wasted_Col = 520876 
Wasted_Row = 176537 
Idle = 268701 

BW Util Bottlenecks: 
RCDc_limit = 601640 
RCDWRc_limit = 35013 
WTRc_limit = 188598 
RTWc_limit = 151941 
CCDLc_limit = 83208 
rwq = 0 
CCDLc_limit_alone = 63101 
WTRc_limit_alone = 177348 
RTWc_limit_alone = 143084 

Commands details: 
total_CMD = 1378178 
n_nop = 1194341 
Read = 77796 
Write = 0 
L2_Alloc = 0 
L2_WB = 25220 
n_act = 43190 
n_pre = 43174 
n_ref = 0 
n_req = 84992 
total_req = 103016 

Dual Bus Interface Util: 
issued_total_row = 86364 
issued_total_col = 103016 
Row_Bus_Util =  0.062665 
CoL_Bus_Util = 0.074748 
Either_Row_CoL_Bus_Util = 0.133391 
Issued_on_Two_Bus_Simul_Util = 0.004022 
issued_two_Eff = 0.030152 
queue_avg = 5.268307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194875 n_act=43048 n_pre=43032 n_ref_event=0 n_req=84417 n_rd=77248 n_rd_L2_A=0 n_write=0 n_wr_bk=25178 bw_util=0.2973
n_activity=1221132 dram_eff=0.3355
bk0: 4927a 1126095i bk1: 5071a 1120375i bk2: 4556a 1151790i bk3: 4683a 1142659i bk4: 4505a 1149472i bk5: 4608a 1143076i bk6: 4707a 1132076i bk7: 4688a 1132220i bk8: 4876a 1122217i bk9: 4996a 1113403i bk10: 4836a 1125700i bk11: 4843a 1131215i bk12: 4932a 1125870i bk13: 4976a 1122299i bk14: 4969a 1131394i bk15: 5075a 1122997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490055
Row_Buffer_Locality_read = 0.513036
Row_Buffer_Locality_write = 0.242433
Bank_Level_Parallism = 3.686401
Bank_Level_Parallism_Col = 2.532606
Bank_Level_Parallism_Ready = 1.529741
write_to_read_ratio_blp_rw_average = 0.182179
GrpLevelPara = 1.850474 

BW Util details:
bwutil = 0.297279 
total_CMD = 1378178 
util_bw = 409704 
Wasted_Col = 525357 
Wasted_Row = 172750 
Idle = 270367 

BW Util Bottlenecks: 
RCDc_limit = 602414 
RCDWRc_limit = 36540 
WTRc_limit = 192688 
RTWc_limit = 141148 
CCDLc_limit = 83936 
rwq = 0 
CCDLc_limit_alone = 64240 
WTRc_limit_alone = 181391 
RTWc_limit_alone = 132749 

Commands details: 
total_CMD = 1378178 
n_nop = 1194875 
Read = 77248 
Write = 0 
L2_Alloc = 0 
L2_WB = 25178 
n_act = 43048 
n_pre = 43032 
n_ref = 0 
n_req = 84417 
total_req = 102426 

Dual Bus Interface Util: 
issued_total_row = 86080 
issued_total_col = 102426 
Row_Bus_Util =  0.062459 
CoL_Bus_Util = 0.074320 
Either_Row_CoL_Bus_Util = 0.133004 
Issued_on_Two_Bus_Simul_Util = 0.003775 
issued_two_Eff = 0.028385 
queue_avg = 4.351710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.35171
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1193881 n_act=43455 n_pre=43439 n_ref_event=0 n_req=84906 n_rd=77676 n_rd_L2_A=0 n_write=0 n_wr_bk=25318 bw_util=0.2989
n_activity=1221875 dram_eff=0.3372
bk0: 5134a 1103930i bk1: 4966a 1120125i bk2: 4658a 1129279i bk3: 4639a 1134809i bk4: 4706a 1133183i bk5: 4551a 1136229i bk6: 4746a 1120033i bk7: 4665a 1129260i bk8: 5050a 1109045i bk9: 4938a 1119860i bk10: 4924a 1121717i bk11: 4886a 1124287i bk12: 4916a 1115223i bk13: 4853a 1122858i bk14: 5024a 1111769i bk15: 5020a 1110700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.488199
Row_Buffer_Locality_read = 0.509244
Row_Buffer_Locality_write = 0.262102
Bank_Level_Parallism = 3.825563
Bank_Level_Parallism_Col = 2.617514
Bank_Level_Parallism_Ready = 1.556363
write_to_read_ratio_blp_rw_average = 0.185567
GrpLevelPara = 1.879203 

BW Util details:
bwutil = 0.298928 
total_CMD = 1378178 
util_bw = 411976 
Wasted_Col = 523151 
Wasted_Row = 172496 
Idle = 270555 

BW Util Bottlenecks: 
RCDc_limit = 605344 
RCDWRc_limit = 35422 
WTRc_limit = 195543 
RTWc_limit = 153317 
CCDLc_limit = 85073 
rwq = 0 
CCDLc_limit_alone = 64641 
WTRc_limit_alone = 183837 
RTWc_limit_alone = 144591 

Commands details: 
total_CMD = 1378178 
n_nop = 1193881 
Read = 77676 
Write = 0 
L2_Alloc = 0 
L2_WB = 25318 
n_act = 43455 
n_pre = 43439 
n_ref = 0 
n_req = 84906 
total_req = 102994 

Dual Bus Interface Util: 
issued_total_row = 86894 
issued_total_col = 102994 
Row_Bus_Util =  0.063050 
CoL_Bus_Util = 0.074732 
Either_Row_CoL_Bus_Util = 0.133725 
Issued_on_Two_Bus_Simul_Util = 0.004057 
issued_two_Eff = 0.030337 
queue_avg = 5.127077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.12708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194913 n_act=42975 n_pre=42959 n_ref_event=0 n_req=84534 n_rd=77330 n_rd_L2_A=0 n_write=0 n_wr_bk=25343 bw_util=0.298
n_activity=1220841 dram_eff=0.3364
bk0: 5057a 1111917i bk1: 5018a 1117880i bk2: 4433a 1157556i bk3: 4589a 1141529i bk4: 4637a 1132979i bk5: 4594a 1137932i bk6: 4672a 1130119i bk7: 4713a 1127483i bk8: 4926a 1121411i bk9: 5022a 1115345i bk10: 4824a 1132146i bk11: 4843a 1127988i bk12: 4935a 1119657i bk13: 4956a 1125644i bk14: 5042a 1111608i bk15: 5069a 1118718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491625
Row_Buffer_Locality_read = 0.513785
Row_Buffer_Locality_write = 0.253748
Bank_Level_Parallism = 3.748120
Bank_Level_Parallism_Col = 2.607656
Bank_Level_Parallism_Ready = 1.560891
write_to_read_ratio_blp_rw_average = 0.183747
GrpLevelPara = 1.868322 

BW Util details:
bwutil = 0.297996 
total_CMD = 1378178 
util_bw = 410692 
Wasted_Col = 520392 
Wasted_Row = 175769 
Idle = 271325 

BW Util Bottlenecks: 
RCDc_limit = 598921 
RCDWRc_limit = 35137 
WTRc_limit = 193447 
RTWc_limit = 146065 
CCDLc_limit = 84377 
rwq = 0 
CCDLc_limit_alone = 63818 
WTRc_limit_alone = 181403 
RTWc_limit_alone = 137550 

Commands details: 
total_CMD = 1378178 
n_nop = 1194913 
Read = 77330 
Write = 0 
L2_Alloc = 0 
L2_WB = 25343 
n_act = 42975 
n_pre = 42959 
n_ref = 0 
n_req = 84534 
total_req = 102673 

Dual Bus Interface Util: 
issued_total_row = 85934 
issued_total_col = 102673 
Row_Bus_Util =  0.062353 
CoL_Bus_Util = 0.074499 
Either_Row_CoL_Bus_Util = 0.132976 
Issued_on_Two_Bus_Simul_Util = 0.003876 
issued_two_Eff = 0.029149 
queue_avg = 4.770783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77078
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194216 n_act=43244 n_pre=43228 n_ref_event=0 n_req=84987 n_rd=77758 n_rd_L2_A=0 n_write=0 n_wr_bk=25351 bw_util=0.2993
n_activity=1219854 dram_eff=0.3381
bk0: 5006a 1115577i bk1: 5225a 1102102i bk2: 4568a 1138834i bk3: 4571a 1146812i bk4: 4579a 1137164i bk5: 4681a 1134019i bk6: 4706a 1130410i bk7: 4626a 1127957i bk8: 5080a 1104874i bk9: 4987a 1112571i bk10: 4835a 1119434i bk11: 4921a 1115795i bk12: 5046a 1111556i bk13: 4915a 1125300i bk14: 5032a 1114924i bk15: 4980a 1123377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.491169
Row_Buffer_Locality_read = 0.513979
Row_Buffer_Locality_write = 0.245815
Bank_Level_Parallism = 3.809746
Bank_Level_Parallism_Col = 2.595234
Bank_Level_Parallism_Ready = 1.565496
write_to_read_ratio_blp_rw_average = 0.183646
GrpLevelPara = 1.869084 

BW Util details:
bwutil = 0.299262 
total_CMD = 1378178 
util_bw = 412436 
Wasted_Col = 520697 
Wasted_Row = 174115 
Idle = 270930 

BW Util Bottlenecks: 
RCDc_limit = 600598 
RCDWRc_limit = 35211 
WTRc_limit = 190527 
RTWc_limit = 145614 
CCDLc_limit = 84260 
rwq = 0 
CCDLc_limit_alone = 64339 
WTRc_limit_alone = 179183 
RTWc_limit_alone = 137037 

Commands details: 
total_CMD = 1378178 
n_nop = 1194216 
Read = 77758 
Write = 0 
L2_Alloc = 0 
L2_WB = 25351 
n_act = 43244 
n_pre = 43228 
n_ref = 0 
n_req = 84987 
total_req = 103109 

Dual Bus Interface Util: 
issued_total_row = 86472 
issued_total_col = 103109 
Row_Bus_Util =  0.062744 
CoL_Bus_Util = 0.074815 
Either_Row_CoL_Bus_Util = 0.133482 
Issued_on_Two_Bus_Simul_Util = 0.004077 
issued_two_Eff = 0.030544 
queue_avg = 4.921179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92118
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194182 n_act=43233 n_pre=43217 n_ref_event=0 n_req=84799 n_rd=77571 n_rd_L2_A=0 n_write=0 n_wr_bk=25312 bw_util=0.2986
n_activity=1218302 dram_eff=0.3378
bk0: 4958a 1121779i bk1: 5005a 1115215i bk2: 4561a 1151276i bk3: 4624a 1143320i bk4: 4663a 1139239i bk5: 4588a 1140344i bk6: 4650a 1131771i bk7: 4718a 1129894i bk8: 4991a 1119109i bk9: 4985a 1111975i bk10: 4984a 1119626i bk11: 4907a 1126923i bk12: 4891a 1125420i bk13: 4972a 1120515i bk14: 5039a 1116208i bk15: 5035a 1124216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.490171
Row_Buffer_Locality_read = 0.512730
Row_Buffer_Locality_write = 0.248063
Bank_Level_Parallism = 3.739274
Bank_Level_Parallism_Col = 2.548473
Bank_Level_Parallism_Ready = 1.541073
write_to_read_ratio_blp_rw_average = 0.181884
GrpLevelPara = 1.854171 

BW Util details:
bwutil = 0.298606 
total_CMD = 1378178 
util_bw = 411532 
Wasted_Col = 522882 
Wasted_Row = 172760 
Idle = 271004 

BW Util Bottlenecks: 
RCDc_limit = 601838 
RCDWRc_limit = 35878 
WTRc_limit = 189691 
RTWc_limit = 136922 
CCDLc_limit = 82159 
rwq = 0 
CCDLc_limit_alone = 63892 
WTRc_limit_alone = 178812 
RTWc_limit_alone = 129534 

Commands details: 
total_CMD = 1378178 
n_nop = 1194182 
Read = 77571 
Write = 0 
L2_Alloc = 0 
L2_WB = 25312 
n_act = 43233 
n_pre = 43217 
n_ref = 0 
n_req = 84799 
total_req = 102883 

Dual Bus Interface Util: 
issued_total_row = 86450 
issued_total_col = 102883 
Row_Bus_Util =  0.062728 
CoL_Bus_Util = 0.074651 
Either_Row_CoL_Bus_Util = 0.133507 
Issued_on_Two_Bus_Simul_Util = 0.003873 
issued_two_Eff = 0.029006 
queue_avg = 4.597725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.59773
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194080 n_act=43333 n_pre=43317 n_ref_event=0 n_req=84939 n_rd=77732 n_rd_L2_A=0 n_write=0 n_wr_bk=25340 bw_util=0.2992
n_activity=1221326 dram_eff=0.3376
bk0: 4977a 1115767i bk1: 4980a 1112134i bk2: 4612a 1137712i bk3: 4663a 1140628i bk4: 4576a 1137638i bk5: 4581a 1139772i bk6: 4767a 1126264i bk7: 4711a 1131084i bk8: 5038a 1110621i bk9: 4985a 1116400i bk10: 5010a 1115103i bk11: 4903a 1125181i bk12: 4845a 1123162i bk13: 5054a 1110692i bk14: 5036a 1106615i bk15: 4994a 1117297i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.489834
Row_Buffer_Locality_read = 0.512620
Row_Buffer_Locality_write = 0.244068
Bank_Level_Parallism = 3.808478
Bank_Level_Parallism_Col = 2.570253
Bank_Level_Parallism_Ready = 1.533186
write_to_read_ratio_blp_rw_average = 0.184217
GrpLevelPara = 1.868144 

BW Util details:
bwutil = 0.299154 
total_CMD = 1378178 
util_bw = 412288 
Wasted_Col = 521584 
Wasted_Row = 172662 
Idle = 271644 

BW Util Bottlenecks: 
RCDc_limit = 600942 
RCDWRc_limit = 36533 
WTRc_limit = 197380 
RTWc_limit = 140938 
CCDLc_limit = 83657 
rwq = 0 
CCDLc_limit_alone = 64771 
WTRc_limit_alone = 185821 
RTWc_limit_alone = 133611 

Commands details: 
total_CMD = 1378178 
n_nop = 1194080 
Read = 77732 
Write = 0 
L2_Alloc = 0 
L2_WB = 25340 
n_act = 43333 
n_pre = 43317 
n_ref = 0 
n_req = 84939 
total_req = 103072 

Dual Bus Interface Util: 
issued_total_row = 86650 
issued_total_col = 103072 
Row_Bus_Util =  0.062873 
CoL_Bus_Util = 0.074789 
Either_Row_CoL_Bus_Util = 0.133581 
Issued_on_Two_Bus_Simul_Util = 0.004081 
issued_two_Eff = 0.030549 
queue_avg = 4.747046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.74705
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1378178 n_nop=1194019 n_act=43451 n_pre=43435 n_ref_event=0 n_req=84697 n_rd=77473 n_rd_L2_A=0 n_write=0 n_wr_bk=25290 bw_util=0.2983
n_activity=1221768 dram_eff=0.3364
bk0: 5091a 1117001i bk1: 5010a 1110537i bk2: 4624a 1142931i bk3: 4619a 1144530i bk4: 4487a 1146930i bk5: 4667a 1137881i bk6: 4641a 1135517i bk7: 4758a 1124134i bk8: 4970a 1113775i bk9: 5045a 1107868i bk10: 4875a 1122680i bk11: 4826a 1125949i bk12: 4918a 1119641i bk13: 4877a 1121618i bk14: 5053a 1124706i bk15: 5012a 1117480i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.486983
Row_Buffer_Locality_read = 0.509958
Row_Buffer_Locality_write = 0.240587
Bank_Level_Parallism = 3.747124
Bank_Level_Parallism_Col = 2.547250
Bank_Level_Parallism_Ready = 1.534895
write_to_read_ratio_blp_rw_average = 0.181033
GrpLevelPara = 1.855667 

BW Util details:
bwutil = 0.298258 
total_CMD = 1378178 
util_bw = 411052 
Wasted_Col = 527008 
Wasted_Row = 173110 
Idle = 267008 

BW Util Bottlenecks: 
RCDc_limit = 606424 
RCDWRc_limit = 35874 
WTRc_limit = 197027 
RTWc_limit = 141355 
CCDLc_limit = 84170 
rwq = 0 
CCDLc_limit_alone = 64497 
WTRc_limit_alone = 185422 
RTWc_limit_alone = 133287 

Commands details: 
total_CMD = 1378178 
n_nop = 1194019 
Read = 77473 
Write = 0 
L2_Alloc = 0 
L2_WB = 25290 
n_act = 43451 
n_pre = 43435 
n_ref = 0 
n_req = 84697 
total_req = 102763 

Dual Bus Interface Util: 
issued_total_row = 86886 
issued_total_col = 102763 
Row_Bus_Util =  0.063044 
CoL_Bus_Util = 0.074564 
Either_Row_CoL_Bus_Util = 0.133625 
Issued_on_Two_Bus_Simul_Util = 0.003984 
issued_two_Eff = 0.029811 
queue_avg = 4.580609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.58061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168318, Miss = 50132, Miss_rate = 0.298, Pending_hits = 532, Reservation_fails = 0
L2_cache_bank[1]: Access = 163703, Miss = 50850, Miss_rate = 0.311, Pending_hits = 161, Reservation_fails = 743
L2_cache_bank[2]: Access = 164961, Miss = 50539, Miss_rate = 0.306, Pending_hits = 196, Reservation_fails = 0
L2_cache_bank[3]: Access = 164628, Miss = 50616, Miss_rate = 0.307, Pending_hits = 174, Reservation_fails = 889
L2_cache_bank[4]: Access = 164955, Miss = 50794, Miss_rate = 0.308, Pending_hits = 523, Reservation_fails = 151
L2_cache_bank[5]: Access = 165612, Miss = 50360, Miss_rate = 0.304, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[6]: Access = 165711, Miss = 50641, Miss_rate = 0.306, Pending_hits = 199, Reservation_fails = 331
L2_cache_bank[7]: Access = 166545, Miss = 50556, Miss_rate = 0.304, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[8]: Access = 168126, Miss = 50682, Miss_rate = 0.301, Pending_hits = 571, Reservation_fails = 728
L2_cache_bank[9]: Access = 165945, Miss = 50499, Miss_rate = 0.304, Pending_hits = 196, Reservation_fails = 358
L2_cache_bank[10]: Access = 164094, Miss = 49972, Miss_rate = 0.305, Pending_hits = 160, Reservation_fails = 761
L2_cache_bank[11]: Access = 165190, Miss = 50553, Miss_rate = 0.306, Pending_hits = 181, Reservation_fails = 742
L2_cache_bank[12]: Access = 184563, Miss = 50870, Miss_rate = 0.276, Pending_hits = 534, Reservation_fails = 688
L2_cache_bank[13]: Access = 165306, Miss = 50230, Miss_rate = 0.304, Pending_hits = 177, Reservation_fails = 190
L2_cache_bank[14]: Access = 164782, Miss = 50259, Miss_rate = 0.305, Pending_hits = 166, Reservation_fails = 772
L2_cache_bank[15]: Access = 167156, Miss = 50515, Miss_rate = 0.302, Pending_hits = 181, Reservation_fails = 697
L2_cache_bank[16]: Access = 169510, Miss = 50577, Miss_rate = 0.298, Pending_hits = 543, Reservation_fails = 563
L2_cache_bank[17]: Access = 165242, Miss = 50570, Miss_rate = 0.306, Pending_hits = 187, Reservation_fails = 408
L2_cache_bank[18]: Access = 164403, Miss = 50430, Miss_rate = 0.307, Pending_hits = 167, Reservation_fails = 272
L2_cache_bank[19]: Access = 164481, Miss = 50521, Miss_rate = 0.307, Pending_hits = 162, Reservation_fails = 0
L2_cache_bank[20]: Access = 166144, Miss = 50600, Miss_rate = 0.305, Pending_hits = 529, Reservation_fails = 0
L2_cache_bank[21]: Access = 163955, Miss = 50488, Miss_rate = 0.308, Pending_hits = 168, Reservation_fails = 684
L2_cache_bank[22]: Access = 164590, Miss = 50412, Miss_rate = 0.306, Pending_hits = 161, Reservation_fails = 0
L2_cache_bank[23]: Access = 164923, Miss = 50492, Miss_rate = 0.306, Pending_hits = 150, Reservation_fails = 451
L2_total_cache_accesses = 3992843
L2_total_cache_misses = 1212158
L2_total_cache_miss_rate = 0.3036
L2_total_cache_pending_hits = 6363
L2_total_cache_reservation_fails = 9428
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2543694
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6363
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 299037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 632730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6363
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 230628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 201968
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3481824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 511019
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.072

icnt_total_pkts_mem_to_simt=3992843
icnt_total_pkts_simt_to_mem=3992843
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3992843
Req_Network_cycles = 537417
Req_Network_injected_packets_per_cycle =       7.4297 
Req_Network_conflicts_per_cycle =       2.8084
Req_Network_conflicts_per_cycle_util =       3.0339
Req_Bank_Level_Parallism =       8.0263
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.7472
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.5222

Reply_Network_injected_packets_num = 3992843
Reply_Network_cycles = 537417
Reply_Network_injected_packets_per_cycle =        7.4297
Reply_Network_conflicts_per_cycle =        4.2005
Reply_Network_conflicts_per_cycle_util =       4.5236
Reply_Bank_Level_Parallism =       8.0012
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3867
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2477
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 49 sec (1009 sec)
gpgpu_simulation_rate = 66954 (inst/sec)
gpgpu_simulation_rate = 532 (cycle/sec)
gpgpu_silicon_slowdown = 2565789x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0460..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e024c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis2PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis2PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z4mis2PiS_S_S_S_S_S_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z4mis2PiS_S_S_S_S_S_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 70191
gpu_sim_insn = 10691396
gpu_ipc =     152.3186
gpu_tot_sim_cycle = 607608
gpu_tot_sim_insn = 78248591
gpu_tot_ipc =     128.7814
gpu_tot_issued_cta = 14022
gpu_occupancy = 71.9347% 
gpu_tot_occupancy = 74.0068% 
max_total_param_size = 0
gpu_stall_dramfull = 82919
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.1114
partiton_level_parallism_total  =       7.1619
partiton_level_parallism_util =       5.7309
partiton_level_parallism_util_total  =       7.7713
L2_BW  =     223.2658 GB/Sec
L2_BW_total  =     312.8310 GB/Sec
gpu_total_sim_rate=68518

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 225893, Miss = 142177, Miss_rate = 0.629, Pending_hits = 5405, Reservation_fails = 54539
	L1D_cache_core[1]: Access = 230609, Miss = 140670, Miss_rate = 0.610, Pending_hits = 5502, Reservation_fails = 42710
	L1D_cache_core[2]: Access = 224697, Miss = 130779, Miss_rate = 0.582, Pending_hits = 5247, Reservation_fails = 35733
	L1D_cache_core[3]: Access = 226236, Miss = 137622, Miss_rate = 0.608, Pending_hits = 5454, Reservation_fails = 52789
	L1D_cache_core[4]: Access = 234564, Miss = 148102, Miss_rate = 0.631, Pending_hits = 5616, Reservation_fails = 57541
	L1D_cache_core[5]: Access = 234350, Miss = 150218, Miss_rate = 0.641, Pending_hits = 5840, Reservation_fails = 52672
	L1D_cache_core[6]: Access = 229272, Miss = 136617, Miss_rate = 0.596, Pending_hits = 5501, Reservation_fails = 43184
	L1D_cache_core[7]: Access = 233148, Miss = 139568, Miss_rate = 0.599, Pending_hits = 5499, Reservation_fails = 43787
	L1D_cache_core[8]: Access = 227400, Miss = 140798, Miss_rate = 0.619, Pending_hits = 5466, Reservation_fails = 49918
	L1D_cache_core[9]: Access = 227250, Miss = 134736, Miss_rate = 0.593, Pending_hits = 5456, Reservation_fails = 38373
	L1D_cache_core[10]: Access = 228007, Miss = 136216, Miss_rate = 0.597, Pending_hits = 5432, Reservation_fails = 40621
	L1D_cache_core[11]: Access = 234338, Miss = 138523, Miss_rate = 0.591, Pending_hits = 5475, Reservation_fails = 37597
	L1D_cache_core[12]: Access = 235448, Miss = 144978, Miss_rate = 0.616, Pending_hits = 5526, Reservation_fails = 48524
	L1D_cache_core[13]: Access = 226185, Miss = 138360, Miss_rate = 0.612, Pending_hits = 5398, Reservation_fails = 34473
	L1D_cache_core[14]: Access = 236202, Miss = 141741, Miss_rate = 0.600, Pending_hits = 5585, Reservation_fails = 44009
	L1D_cache_core[15]: Access = 233424, Miss = 139356, Miss_rate = 0.597, Pending_hits = 5533, Reservation_fails = 44007
	L1D_cache_core[16]: Access = 224343, Miss = 136184, Miss_rate = 0.607, Pending_hits = 5422, Reservation_fails = 41787
	L1D_cache_core[17]: Access = 227573, Miss = 135127, Miss_rate = 0.594, Pending_hits = 5360, Reservation_fails = 32628
	L1D_cache_core[18]: Access = 237563, Miss = 137101, Miss_rate = 0.577, Pending_hits = 5419, Reservation_fails = 43998
	L1D_cache_core[19]: Access = 226167, Miss = 138562, Miss_rate = 0.613, Pending_hits = 5236, Reservation_fails = 46396
	L1D_cache_core[20]: Access = 231545, Miss = 141623, Miss_rate = 0.612, Pending_hits = 5600, Reservation_fails = 47017
	L1D_cache_core[21]: Access = 230654, Miss = 144702, Miss_rate = 0.627, Pending_hits = 5488, Reservation_fails = 53981
	L1D_cache_core[22]: Access = 233274, Miss = 143253, Miss_rate = 0.614, Pending_hits = 5452, Reservation_fails = 49509
	L1D_cache_core[23]: Access = 233873, Miss = 146088, Miss_rate = 0.625, Pending_hits = 5440, Reservation_fails = 52193
	L1D_cache_core[24]: Access = 233672, Miss = 139823, Miss_rate = 0.598, Pending_hits = 5701, Reservation_fails = 42399
	L1D_cache_core[25]: Access = 233914, Miss = 138584, Miss_rate = 0.592, Pending_hits = 5503, Reservation_fails = 29042
	L1D_cache_core[26]: Access = 230454, Miss = 141613, Miss_rate = 0.614, Pending_hits = 5469, Reservation_fails = 48066
	L1D_cache_core[27]: Access = 225330, Miss = 134444, Miss_rate = 0.597, Pending_hits = 5341, Reservation_fails = 33759
	L1D_cache_core[28]: Access = 228561, Miss = 137136, Miss_rate = 0.600, Pending_hits = 5569, Reservation_fails = 48414
	L1D_cache_core[29]: Access = 234743, Miss = 135410, Miss_rate = 0.577, Pending_hits = 5478, Reservation_fails = 32132
	L1D_total_cache_accesses = 6918689
	L1D_total_cache_misses = 4190111
	L1D_total_cache_miss_rate = 0.6056
	L1D_total_cache_pending_hits = 164413
	L1D_total_cache_reservation_fails = 1321798
	L1D_cache_data_port_util = 0.150
	L1D_cache_fill_port_util = 0.219
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2402659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 164413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2681616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1201771
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1072481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 164413
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 201074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 234940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6321169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 597520

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 543326
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120027
ctas_completed 14022, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7497, 7179, 8203, 8139, 7704, 7244, 7299, 7760, 8414, 7398, 7624, 8217, 6569, 7811, 8127, 7697, 7399, 8040, 6658, 6614, 7940, 7645, 8781, 7774, 9077, 8043, 7633, 8239, 8673, 7499, 7354, 6920, 
gpgpu_n_tot_thrd_icount = 239688864
gpgpu_n_tot_w_icount = 7490277
gpgpu_n_stall_shd_mem = 1792245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3754097
gpgpu_n_mem_write_global = 597520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10729149
gpgpu_n_store_insn = 2315508
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12264576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1570329
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 221916
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1049283	W0_Idle:904463	W0_Scoreboard:59028633	W1:1663782	W2:830742	W3:564570	W4:424201	W5:337205	W6:277191	W7:241644	W8:202023	W9:170141	W10:144764	W11:121061	W12:102852	W13:86983	W14:76647	W15:69097	W16:63427	W17:58827	W18:53403	W19:52505	W20:46273	W21:44486	W22:41727	W23:41446	W24:38240	W25:37880	W26:34682	W27:34557	W28:26332	W29:22885	W30:17823	W31:9460	W32:1553421
single_issue_nums: WS0:1866447	WS1:1875575	WS2:1871872	WS3:1876383	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30032776 {8:3754097,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 23900800 {40:597520,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150163880 {40:3754097,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4780160 {8:597520,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 317 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:660221 	21336 	31236 	59782 	177031 	122465 	81412 	42653 	24800 	4905 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2221883 	1920943 	179067 	23868 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3494326 	320463 	331504 	200042 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2669252 	871563 	471125 	227410 	81815 	24253 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	1081 	27 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        65        64        65        64        65        64        64        64        64        64        64        65        65 
dram[1]:        64        65        64        64        65        65        64        64        64        64        64        64        64        64        64        65 
dram[2]:        64        65        64        64        64        65        65        64        65        64        64        64        64        64        65        64 
dram[3]:        64        64        64        64        65        64        63        64        65        65        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        65        64        67        65        65        64        64        64        64        65        64        64        64 
dram[6]:        64        64        64        64        64        65        65        65        64        65        64        64        65        64        64        66 
dram[7]:        64        66        64        64        64        65        67        65        65        64        64        64        64        64        64        64 
dram[8]:        64        64        65        64        67        65        64        67        66        64        64        64        64        64        64        64 
dram[9]:        64        65        64        64        64        65        64        63        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        62        64        64        64        64        64        64        64        64 
dram[11]:        65        64        64        65        64        66        65        62        64        64        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.051805  1.992398  2.151451  2.150545  2.158276  2.100739  2.086231  2.061171  1.960814  2.051290  2.040771  2.055078  2.072422  2.096397  2.091369  2.053158 
dram[1]:  2.084746  2.026862  2.222101  2.190749  2.116883  2.134948  2.065785  2.063717  2.016109  2.004565  2.042453  2.007190  2.033555  2.072762  2.038072  2.027267 
dram[2]:  2.015805  2.014867  2.141464  2.148673  2.113221  2.117155  1.999358  2.002600  1.973341  2.011184  2.060396  2.007258  2.046063  2.031183  2.029892  2.058527 
dram[3]:  2.040866  2.061244  2.127133  2.149321  2.152842  2.107698  2.040777  2.061443  2.000927  2.047408  2.012403  2.085844  2.085323  2.106624  2.017042  2.104737 
dram[4]:  2.068700  2.040441  2.147853  2.203957  2.238833  2.156028  2.037979  2.064029  2.042933  2.000624  2.039296  2.039290  2.055049  2.024052  2.067089  2.065238 
dram[5]:  2.058899  2.079485  2.191304  2.124143  2.187295  2.175714  2.014318  2.053821  1.982962  1.982355  2.023440  2.045266  2.038279  2.047173  2.064964  2.080338 
dram[6]:  1.988674  2.058712  2.128586  2.150738  2.154007  2.138653  2.040288  2.047078  1.992751  1.986728  2.060045  2.067628  2.036209  2.104497  2.017764  2.011547 
dram[7]:  2.014971  2.031918  2.237462  2.167558  2.106004  2.157839  2.061831  2.057020  2.013121  2.040912  2.085378  2.091296  2.073459  2.099935  1.995192  2.052115 
dram[8]:  2.034257  2.021636  2.114035  2.203182  2.140177  2.131959  2.060717  2.040347  1.982288  2.021395  2.058274  2.047891  2.037003  2.086063  2.062830  2.108946 
dram[9]:  2.048418  2.022840  2.186729  2.135983  2.122940  2.172587  2.055946  2.033771  2.011388  1.985088  2.064191  2.075152  2.070029  2.041019  2.032927  2.054904 
dram[10]:  2.043711  2.022043  2.129798  2.146671  2.152615  2.166370  2.076058  2.090057  2.030950  2.062421  2.009174  2.070746  2.068609  1.987713  2.012704  2.045738 
dram[11]:  2.047765  1.990232  2.199713  2.139413  2.152633  2.111533  2.109958  2.026393  1.987996  1.993934  2.038302  2.034018  2.050254  2.053906  2.043238  2.030452 
average row locality = 1225857/593118 = 2.066801
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5928      6204      5524      5539      5408      5690      5571      5731      5986      5962      5905      5888      5864      5906      6035      5999 
dram[1]:      6058      6049      5541      5537      5476      5601      5706      5694      6060      6029      5924      5873      5872      5901      6059      6057 
dram[2]:      6037      6050      5569      5495      5554      5517      5674      5602      6086      5910      6001      5813      6021      6030      6017      5956 
dram[3]:      6102      5973      5543      5614      5526      5403      5747      5785      5914      5925      5923      5877      5989      5953      6056      5965 
dram[4]:      6116      6076      5628      5563      5499      5520      5775      5593      5976      5854      5940      5885      5981      6000      5939      5890 
dram[5]:      5837      6036      5500      5617      5429      5524      5641      5615      5836      5961      5825      5850      5893      5998      5978      6089 
dram[6]:      6084      5929      5576      5547      5634      5463      5672      5576      6023      5877      5895      5893      5903      5827      6012      6039 
dram[7]:      5990      5960      5341      5517      5573      5512      5597      5686      5891      5984      5808      5836      5938      5959      6053      6118 
dram[8]:      5942      6208      5471      5530      5496      5650      5649      5568      6027      5958      5825      5898      6040      5937      6053      6031 
dram[9]:      5887      5946      5473      5556      5619      5494      5566      5653      5985      5958      5987      5931      5887      6007      6094      6086 
dram[10]:      5906      5913      5533      5621      5515      5540      5720      5673      6002      5957      6011      5929      5833      6074      6073      6003 
dram[11]:      6084      5927      5560      5542      5437      5566      5552      5673      5897      6014      5825      5798      5890      5814      6080      6019 
total dram reads = 1117174
bank skew: 6208/5341 = 1.16
chip skew: 93437/92629 = 1.01
number of total write accesses:
dram[0]:      1963      1987      1864      1874      1852      1916      1834      1905      1889      1832      1809      1860      1804      1839      1913      1883 
dram[1]:      1941      1960      1851      1885      1846      1875      1842      1867      1906      1834      1879      1801      1830      1815      1900      1885 
dram[2]:      1947      1973      1882      1875      1908      1853      1868      1871      1891      1830      1846      1828      1855      1825      1897      1896 
dram[3]:      1937      1944      1884      1860      1887      1880      1869      1866      1868      1858      1870      1855      1859      1853      1898      1868 
dram[4]:      1967      1953      1891      1838      1876      1860      1866      1874      1808      1838      1838      1857      1846      1879      1910      1877 
dram[5]:      1952      1938      1833      1901      1869      1867      1865      1866      1886      1829      1851      1885      1814      1867      1874      1885 
dram[6]:      1936      1973      1915      1891      1850      1885      1870      1871      1882      1857      1845      1852      1843      1807      1916      1906 
dram[7]:      1952      1954      1834      1874      1866      1857      1920      1857      1830      1858      1861      1872      1852      1806      1925      1904 
dram[8]:      1912      2008      1835      1897      1836      1861      1875      1854      1894      1847      1859      1854      1849      1865      1924      1893 
dram[9]:      1941      1966      1852      1887      1892      1855      1913      1819      1833      1843      1880      1838      1846      1864      1884      1891 
dram[10]:      1951      1943      1882      1866      1825      1835      1864      1877      1888      1826      1887      1877      1828      1852      1938      1904 
dram[11]:      1966      1948      1903      1925      1892      1819      1848      1826      1864      1856      1848      1793      1848      1838      1920      1939 
total dram writes = 360266
bank skew: 2008/1793 = 1.12
chip skew: 30099/29917 = 1.01
average mf latency per bank:
dram[0]:       1004       906      1194      1184      1056      1007       984       927       842       871       853       854       854       818       813       848
dram[1]:        982       981      1166      1181      1062      1014       950       948       827       857       811       815       795       837       794       797
dram[2]:        963       967      1134      1140      1020      1075       957       942       821       871       819       839       796       808       786       816
dram[3]:        984      1025      1147      1147      1091      1127       923       933       887       868       819       860       814       814       815       841
dram[4]:        982      1025      1166      1162      1110      1071       943       941       920       896       845       810       810       798       830       832
dram[5]:       1021      1023      1176      1111      1052      1074       905       963       868       867       797       814       807       788       777       784
dram[6]:       1004       959      1131      1102      1060      1078       946       975       833       856       856       853       834       836      1415       767
dram[7]:        963       985      1230      1211      1069      1065       970       978       852       858       859       845       825       831       778       813
dram[8]:       1005       965      1239      1226      1121      1030       943       972       851       883       873       839       809       805       812       822
dram[9]:       1021       983      1151      1089      1011      1051       950       946       836       880       804       828       814       827       816       790
dram[10]:        988      1015      1107      1088      1081      1044       939       909       868       863       814       809       836       786       796       797
dram[11]:        957       967      1124      1127      1095      1082       950       956       837       831       812       851       808       818       773       776
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342284 n_act=49365 n_pre=49349 n_ref_event=0 n_req=102216 n_rd=93140 n_rd_L2_A=0 n_write=0 n_wr_bk=30024 bw_util=0.3162
n_activity=1380328 dram_eff=0.3569
bk0: 5928a 1262980i bk1: 6204a 1248373i bk2: 5524a 1283552i bk3: 5539a 1282509i bk4: 5408a 1288092i bk5: 5690a 1269479i bk6: 5571a 1280979i bk7: 5731a 1262603i bk8: 5986a 1249678i bk9: 5962a 1259636i bk10: 5905a 1261664i bk11: 5888a 1260440i bk12: 5864a 1266549i bk13: 5906a 1269355i bk14: 6035a 1262100i bk15: 5999a 1263691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517052
Row_Buffer_Locality_read = 0.544460
Row_Buffer_Locality_write = 0.235787
Bank_Level_Parallism = 3.799436
Bank_Level_Parallism_Col = 2.616677
Bank_Level_Parallism_Ready = 1.534463
write_to_read_ratio_blp_rw_average = 0.201281
GrpLevelPara = 1.907371 

BW Util details:
bwutil = 0.316174 
total_CMD = 1558179 
util_bw = 492656 
Wasted_Col = 588432 
Wasted_Row = 182793 
Idle = 294298 

BW Util Bottlenecks: 
RCDc_limit = 659038 
RCDWRc_limit = 45397 
WTRc_limit = 235150 
RTWc_limit = 189260 
CCDLc_limit = 104476 
rwq = 0 
CCDLc_limit_alone = 79522 
WTRc_limit_alone = 221358 
RTWc_limit_alone = 178098 

Commands details: 
total_CMD = 1558179 
n_nop = 1342284 
Read = 93140 
Write = 0 
L2_Alloc = 0 
L2_WB = 30024 
n_act = 49365 
n_pre = 49349 
n_ref = 0 
n_req = 102216 
total_req = 123164 

Dual Bus Interface Util: 
issued_total_row = 98714 
issued_total_col = 123164 
Row_Bus_Util =  0.063352 
CoL_Bus_Util = 0.079044 
Either_Row_CoL_Bus_Util = 0.138556 
Issued_on_Two_Bus_Simul_Util = 0.003840 
issued_two_Eff = 0.027713 
queue_avg = 4.989291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1341986 n_act=49527 n_pre=49511 n_ref_event=0 n_req=102439 n_rd=93437 n_rd_L2_A=0 n_write=0 n_wr_bk=29917 bw_util=0.3167
n_activity=1380996 dram_eff=0.3573
bk0: 6058a 1256491i bk1: 6049a 1251900i bk2: 5541a 1290157i bk3: 5537a 1284928i bk4: 5476a 1284208i bk5: 5601a 1280074i bk6: 5706a 1264439i bk7: 5694a 1268396i bk8: 6060a 1250577i bk9: 6029a 1248824i bk10: 5924a 1260740i bk11: 5873a 1258512i bk12: 5872a 1259874i bk13: 5901a 1264561i bk14: 6059a 1257420i bk15: 6057a 1256473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516522
Row_Buffer_Locality_read = 0.544260
Row_Buffer_Locality_write = 0.228616
Bank_Level_Parallism = 3.822996
Bank_Level_Parallism_Col = 2.621778
Bank_Level_Parallism_Ready = 1.530159
write_to_read_ratio_blp_rw_average = 0.204705
GrpLevelPara = 1.916428 

BW Util details:
bwutil = 0.316662 
total_CMD = 1558179 
util_bw = 493416 
Wasted_Col = 587878 
Wasted_Row = 184057 
Idle = 292828 

BW Util Bottlenecks: 
RCDc_limit = 661113 
RCDWRc_limit = 44688 
WTRc_limit = 232130 
RTWc_limit = 196307 
CCDLc_limit = 103780 
rwq = 0 
CCDLc_limit_alone = 78503 
WTRc_limit_alone = 218509 
RTWc_limit_alone = 184651 

Commands details: 
total_CMD = 1558179 
n_nop = 1341986 
Read = 93437 
Write = 0 
L2_Alloc = 0 
L2_WB = 29917 
n_act = 49527 
n_pre = 49511 
n_ref = 0 
n_req = 102439 
total_req = 123354 

Dual Bus Interface Util: 
issued_total_row = 99038 
issued_total_col = 123354 
Row_Bus_Util =  0.063560 
CoL_Bus_Util = 0.079165 
Either_Row_CoL_Bus_Util = 0.138747 
Issued_on_Two_Bus_Simul_Util = 0.003978 
issued_two_Eff = 0.028673 
queue_avg = 4.945361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94536
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1340892 n_act=50058 n_pre=50042 n_ref_event=0 n_req=102406 n_rd=93332 n_rd_L2_A=0 n_write=0 n_wr_bk=30045 bw_util=0.3167
n_activity=1381897 dram_eff=0.3571
bk0: 6037a 1255903i bk1: 6050a 1253282i bk2: 5569a 1279331i bk3: 5495a 1282691i bk4: 5554a 1272348i bk5: 5517a 1278027i bk6: 5674a 1262480i bk7: 5602a 1266811i bk8: 6086a 1250463i bk9: 5910a 1258939i bk10: 6001a 1258750i bk11: 5813a 1264435i bk12: 6021a 1258692i bk13: 6030a 1253004i bk14: 6017a 1259381i bk15: 5956a 1264920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.511181
Row_Buffer_Locality_read = 0.539043
Row_Buffer_Locality_write = 0.224598
Bank_Level_Parallism = 3.827535
Bank_Level_Parallism_Col = 2.608248
Bank_Level_Parallism_Ready = 1.528952
write_to_read_ratio_blp_rw_average = 0.200667
GrpLevelPara = 1.909080 

BW Util details:
bwutil = 0.316721 
total_CMD = 1558179 
util_bw = 493508 
Wasted_Col = 593312 
Wasted_Row = 181468 
Idle = 289891 

BW Util Bottlenecks: 
RCDc_limit = 669500 
RCDWRc_limit = 46109 
WTRc_limit = 236112 
RTWc_limit = 191020 
CCDLc_limit = 102588 
rwq = 0 
CCDLc_limit_alone = 78215 
WTRc_limit_alone = 222729 
RTWc_limit_alone = 180030 

Commands details: 
total_CMD = 1558179 
n_nop = 1340892 
Read = 93332 
Write = 0 
L2_Alloc = 0 
L2_WB = 30045 
n_act = 50058 
n_pre = 50042 
n_ref = 0 
n_req = 102406 
total_req = 123377 

Dual Bus Interface Util: 
issued_total_row = 100100 
issued_total_col = 123377 
Row_Bus_Util =  0.064242 
CoL_Bus_Util = 0.079180 
Either_Row_CoL_Bus_Util = 0.139449 
Issued_on_Two_Bus_Simul_Util = 0.003973 
issued_two_Eff = 0.028488 
queue_avg = 4.818219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.81822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342161 n_act=49374 n_pre=49358 n_ref_event=0 n_req=102361 n_rd=93295 n_rd_L2_A=0 n_write=0 n_wr_bk=30056 bw_util=0.3167
n_activity=1379296 dram_eff=0.3577
bk0: 6102a 1252927i bk1: 5973a 1260111i bk2: 5543a 1284304i bk3: 5614a 1282453i bk4: 5526a 1280183i bk5: 5403a 1276831i bk6: 5747a 1266072i bk7: 5785a 1265098i bk8: 5914a 1256710i bk9: 5925a 1262003i bk10: 5923a 1262541i bk11: 5877a 1265535i bk12: 5989a 1257903i bk13: 5953a 1261900i bk14: 6056a 1256192i bk15: 5965a 1264758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.517648
Row_Buffer_Locality_read = 0.544617
Row_Buffer_Locality_write = 0.240128
Bank_Level_Parallism = 3.814335
Bank_Level_Parallism_Col = 2.632190
Bank_Level_Parallism_Ready = 1.545430
write_to_read_ratio_blp_rw_average = 0.199644
GrpLevelPara = 1.912156 

BW Util details:
bwutil = 0.316654 
total_CMD = 1558179 
util_bw = 493404 
Wasted_Col = 588610 
Wasted_Row = 181325 
Idle = 294840 

BW Util Bottlenecks: 
RCDc_limit = 662591 
RCDWRc_limit = 43954 
WTRc_limit = 234495 
RTWc_limit = 186976 
CCDLc_limit = 103847 
rwq = 0 
CCDLc_limit_alone = 78670 
WTRc_limit_alone = 220251 
RTWc_limit_alone = 176043 

Commands details: 
total_CMD = 1558179 
n_nop = 1342161 
Read = 93295 
Write = 0 
L2_Alloc = 0 
L2_WB = 30056 
n_act = 49374 
n_pre = 49358 
n_ref = 0 
n_req = 102361 
total_req = 123351 

Dual Bus Interface Util: 
issued_total_row = 98732 
issued_total_col = 123351 
Row_Bus_Util =  0.063364 
CoL_Bus_Util = 0.079164 
Either_Row_CoL_Bus_Util = 0.138635 
Issued_on_Two_Bus_Simul_Util = 0.003892 
issued_two_Eff = 0.028076 
queue_avg = 5.216296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.2163
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342663 n_act=49239 n_pre=49223 n_ref_event=0 n_req=102280 n_rd=93235 n_rd_L2_A=0 n_write=0 n_wr_bk=29978 bw_util=0.3163
n_activity=1380995 dram_eff=0.3569
bk0: 6116a 1250741i bk1: 6076a 1246917i bk2: 5628a 1271533i bk3: 5563a 1281453i bk4: 5499a 1279138i bk5: 5520a 1271623i bk6: 5775a 1256516i bk7: 5593a 1265312i bk8: 5976a 1252869i bk9: 5854a 1248098i bk10: 5940a 1252199i bk11: 5885a 1258265i bk12: 5981a 1256686i bk13: 6000a 1252462i bk14: 5939a 1256829i bk15: 5890a 1262248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518586
Row_Buffer_Locality_read = 0.546308
Row_Buffer_Locality_write = 0.232836
Bank_Level_Parallism = 3.889507
Bank_Level_Parallism_Col = 2.673473
Bank_Level_Parallism_Ready = 1.558585
write_to_read_ratio_blp_rw_average = 0.205832
GrpLevelPara = 1.932073 

BW Util details:
bwutil = 0.316300 
total_CMD = 1558179 
util_bw = 492852 
Wasted_Col = 584459 
Wasted_Row = 186162 
Idle = 294706 

BW Util Bottlenecks: 
RCDc_limit = 657450 
RCDWRc_limit = 44744 
WTRc_limit = 228489 
RTWc_limit = 200766 
CCDLc_limit = 102781 
rwq = 0 
CCDLc_limit_alone = 77246 
WTRc_limit_alone = 215151 
RTWc_limit_alone = 188569 

Commands details: 
total_CMD = 1558179 
n_nop = 1342663 
Read = 93235 
Write = 0 
L2_Alloc = 0 
L2_WB = 29978 
n_act = 49239 
n_pre = 49223 
n_ref = 0 
n_req = 102280 
total_req = 123213 

Dual Bus Interface Util: 
issued_total_row = 98462 
issued_total_col = 123213 
Row_Bus_Util =  0.063190 
CoL_Bus_Util = 0.079075 
Either_Row_CoL_Bus_Util = 0.138313 
Issued_on_Two_Bus_Simul_Util = 0.003953 
issued_two_Eff = 0.028578 
queue_avg = 5.460181 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.46018
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1343086 n_act=49146 n_pre=49130 n_ref_event=0 n_req=101668 n_rd=92629 n_rd_L2_A=0 n_write=0 n_wr_bk=29982 bw_util=0.3148
n_activity=1380253 dram_eff=0.3553
bk0: 5837a 1269324i bk1: 6036a 1264835i bk2: 5500a 1291866i bk3: 5617a 1280534i bk4: 5429a 1289079i bk5: 5524a 1282125i bk6: 5641a 1270850i bk7: 5615a 1271090i bk8: 5836a 1263862i bk9: 5961a 1255370i bk10: 5825a 1266397i bk11: 5850a 1270320i bk12: 5893a 1267245i bk13: 5998a 1263114i bk14: 5978a 1274406i bk15: 6089a 1265625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516603
Row_Buffer_Locality_read = 0.544581
Row_Buffer_Locality_write = 0.229893
Bank_Level_Parallism = 3.746951
Bank_Level_Parallism_Col = 2.581020
Bank_Level_Parallism_Ready = 1.515943
write_to_read_ratio_blp_rw_average = 0.202118
GrpLevelPara = 1.904791 

BW Util details:
bwutil = 0.314755 
total_CMD = 1558179 
util_bw = 490444 
Wasted_Col = 589462 
Wasted_Row = 182119 
Idle = 296154 

BW Util Bottlenecks: 
RCDc_limit = 658902 
RCDWRc_limit = 46512 
WTRc_limit = 235246 
RTWc_limit = 188147 
CCDLc_limit = 103056 
rwq = 0 
CCDLc_limit_alone = 78564 
WTRc_limit_alone = 221968 
RTWc_limit_alone = 176933 

Commands details: 
total_CMD = 1558179 
n_nop = 1343086 
Read = 92629 
Write = 0 
L2_Alloc = 0 
L2_WB = 29982 
n_act = 49146 
n_pre = 49130 
n_ref = 0 
n_req = 101668 
total_req = 122611 

Dual Bus Interface Util: 
issued_total_row = 98276 
issued_total_col = 122611 
Row_Bus_Util =  0.063071 
CoL_Bus_Util = 0.078689 
Either_Row_CoL_Bus_Util = 0.138041 
Issued_on_Two_Bus_Simul_Util = 0.003718 
issued_two_Eff = 0.026937 
queue_avg = 4.705572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.70557
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342268 n_act=49558 n_pre=49542 n_ref_event=0 n_req=102021 n_rd=92950 n_rd_L2_A=0 n_write=0 n_wr_bk=30099 bw_util=0.3159
n_activity=1379706 dram_eff=0.3567
bk0: 6084a 1246246i bk1: 5929a 1259951i bk2: 5576a 1269281i bk3: 5547a 1276438i bk4: 5634a 1274271i bk5: 5463a 1276957i bk6: 5672a 1260737i bk7: 5576a 1269755i bk8: 6023a 1249689i bk9: 5877a 1259678i bk10: 5895a 1264608i bk11: 5893a 1264416i bk12: 5903a 1255420i bk13: 5827a 1265008i bk14: 6012a 1250512i bk15: 6039a 1248941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514237
Row_Buffer_Locality_read = 0.540592
Row_Buffer_Locality_write = 0.244185
Bank_Level_Parallism = 3.875033
Bank_Level_Parallism_Col = 2.662063
Bank_Level_Parallism_Ready = 1.543597
write_to_read_ratio_blp_rw_average = 0.204647
GrpLevelPara = 1.930364 

BW Util details:
bwutil = 0.315879 
total_CMD = 1558179 
util_bw = 492196 
Wasted_Col = 586146 
Wasted_Row = 182338 
Idle = 297499 

BW Util Bottlenecks: 
RCDc_limit = 661710 
RCDWRc_limit = 45320 
WTRc_limit = 237625 
RTWc_limit = 199539 
CCDLc_limit = 104551 
rwq = 0 
CCDLc_limit_alone = 78689 
WTRc_limit_alone = 223712 
RTWc_limit_alone = 187590 

Commands details: 
total_CMD = 1558179 
n_nop = 1342268 
Read = 92950 
Write = 0 
L2_Alloc = 0 
L2_WB = 30099 
n_act = 49558 
n_pre = 49542 
n_ref = 0 
n_req = 102021 
total_req = 123049 

Dual Bus Interface Util: 
issued_total_row = 99100 
issued_total_col = 123049 
Row_Bus_Util =  0.063600 
CoL_Bus_Util = 0.078970 
Either_Row_CoL_Bus_Util = 0.138566 
Issued_on_Two_Bus_Simul_Util = 0.004003 
issued_two_Eff = 0.028892 
queue_avg = 5.370468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.37047
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1343283 n_act=49020 n_pre=49004 n_ref_event=0 n_req=101804 n_rd=92763 n_rd_L2_A=0 n_write=0 n_wr_bk=30022 bw_util=0.3152
n_activity=1379412 dram_eff=0.3561
bk0: 5990a 1257113i bk1: 5960a 1257805i bk2: 5341a 1301033i bk3: 5517a 1282910i bk4: 5573a 1272459i bk5: 5512a 1277735i bk6: 5597a 1269407i bk7: 5686a 1267109i bk8: 5891a 1262936i bk9: 5984a 1259994i bk10: 5808a 1271433i bk11: 5836a 1270191i bk12: 5938a 1259160i bk13: 5959a 1269397i bk14: 6053a 1253593i bk15: 6118a 1257962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.518486
Row_Buffer_Locality_read = 0.545530
Row_Buffer_Locality_write = 0.241013
Bank_Level_Parallism = 3.795923
Bank_Level_Parallism_Col = 2.642478
Bank_Level_Parallism_Ready = 1.539459
write_to_read_ratio_blp_rw_average = 0.202899
GrpLevelPara = 1.916010 

BW Util details:
bwutil = 0.315201 
total_CMD = 1558179 
util_bw = 491140 
Wasted_Col = 584112 
Wasted_Row = 185647 
Idle = 297280 

BW Util Bottlenecks: 
RCDc_limit = 655484 
RCDWRc_limit = 44919 
WTRc_limit = 234526 
RTWc_limit = 192167 
CCDLc_limit = 103917 
rwq = 0 
CCDLc_limit_alone = 78222 
WTRc_limit_alone = 220347 
RTWc_limit_alone = 180651 

Commands details: 
total_CMD = 1558179 
n_nop = 1343283 
Read = 92763 
Write = 0 
L2_Alloc = 0 
L2_WB = 30022 
n_act = 49020 
n_pre = 49004 
n_ref = 0 
n_req = 101804 
total_req = 122785 

Dual Bus Interface Util: 
issued_total_row = 98024 
issued_total_col = 122785 
Row_Bus_Util =  0.062909 
CoL_Bus_Util = 0.078800 
Either_Row_CoL_Bus_Util = 0.137915 
Issued_on_Two_Bus_Simul_Util = 0.003795 
issued_two_Eff = 0.027516 
queue_avg = 5.055209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05521
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342193 n_act=49466 n_pre=49450 n_ref_event=0 n_req=102359 n_rd=93283 n_rd_L2_A=0 n_write=0 n_wr_bk=30063 bw_util=0.3166
n_activity=1377953 dram_eff=0.3581
bk0: 5942a 1260552i bk1: 6208a 1240094i bk2: 5471a 1281595i bk3: 5530a 1286626i bk4: 5496a 1277862i bk5: 5650a 1273913i bk6: 5649a 1271483i bk7: 5568a 1267127i bk8: 6027a 1246505i bk9: 5958a 1253925i bk10: 5825a 1260276i bk11: 5898a 1257003i bk12: 6040a 1251211i bk13: 5937a 1266256i bk14: 6053a 1255351i bk15: 6031a 1262126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516740
Row_Buffer_Locality_read = 0.544279
Row_Buffer_Locality_write = 0.233693
Bank_Level_Parallism = 3.858641
Bank_Level_Parallism_Col = 2.636366
Bank_Level_Parallism_Ready = 1.545132
write_to_read_ratio_blp_rw_average = 0.202065
GrpLevelPara = 1.920634 

BW Util details:
bwutil = 0.316641 
total_CMD = 1558179 
util_bw = 493384 
Wasted_Col = 583659 
Wasted_Row = 183815 
Idle = 297321 

BW Util Bottlenecks: 
RCDc_limit = 657894 
RCDWRc_limit = 45299 
WTRc_limit = 232024 
RTWc_limit = 190978 
CCDLc_limit = 103413 
rwq = 0 
CCDLc_limit_alone = 78324 
WTRc_limit_alone = 218469 
RTWc_limit_alone = 179444 

Commands details: 
total_CMD = 1558179 
n_nop = 1342193 
Read = 93283 
Write = 0 
L2_Alloc = 0 
L2_WB = 30063 
n_act = 49466 
n_pre = 49450 
n_ref = 0 
n_req = 102359 
total_req = 123346 

Dual Bus Interface Util: 
issued_total_row = 98916 
issued_total_col = 123346 
Row_Bus_Util =  0.063482 
CoL_Bus_Util = 0.079160 
Either_Row_CoL_Bus_Util = 0.138614 
Issued_on_Two_Bus_Simul_Util = 0.004028 
issued_two_Eff = 0.029057 
queue_avg = 5.177451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17745
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342141 n_act=49453 n_pre=49437 n_ref_event=0 n_req=102210 n_rd=93129 n_rd_L2_A=0 n_write=0 n_wr_bk=30004 bw_util=0.3161
n_activity=1376813 dram_eff=0.3577
bk0: 5887a 1263366i bk1: 5946a 1257316i bk2: 5473a 1292324i bk3: 5556a 1281786i bk4: 5619a 1277564i bk5: 5494a 1281211i bk6: 5566a 1270682i bk7: 5653a 1269724i bk8: 5985a 1261726i bk9: 5958a 1253229i bk10: 5987a 1260172i bk11: 5931a 1266564i bk12: 5887a 1263796i bk13: 6007a 1259208i bk14: 6094a 1252925i bk15: 6086a 1262781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516163
Row_Buffer_Locality_read = 0.543515
Row_Buffer_Locality_write = 0.235657
Bank_Level_Parallism = 3.805734
Bank_Level_Parallism_Col = 2.604133
Bank_Level_Parallism_Ready = 1.526603
write_to_read_ratio_blp_rw_average = 0.202255
GrpLevelPara = 1.911460 

BW Util details:
bwutil = 0.316095 
total_CMD = 1558179 
util_bw = 492532 
Wasted_Col = 586908 
Wasted_Row = 181964 
Idle = 296775 

BW Util Bottlenecks: 
RCDc_limit = 659631 
RCDWRc_limit = 45845 
WTRc_limit = 232360 
RTWc_limit = 185887 
CCDLc_limit = 101778 
rwq = 0 
CCDLc_limit_alone = 78347 
WTRc_limit_alone = 219456 
RTWc_limit_alone = 175360 

Commands details: 
total_CMD = 1558179 
n_nop = 1342141 
Read = 93129 
Write = 0 
L2_Alloc = 0 
L2_WB = 30004 
n_act = 49453 
n_pre = 49437 
n_ref = 0 
n_req = 102210 
total_req = 123133 

Dual Bus Interface Util: 
issued_total_row = 98890 
issued_total_col = 123133 
Row_Bus_Util =  0.063465 
CoL_Bus_Util = 0.079024 
Either_Row_CoL_Bus_Util = 0.138648 
Issued_on_Two_Bus_Simul_Util = 0.003841 
issued_two_Eff = 0.027703 
queue_avg = 4.901159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.90116
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342080 n_act=49522 n_pre=49506 n_ref_event=0 n_req=102353 n_rd=93303 n_rd_L2_A=0 n_write=0 n_wr_bk=30043 bw_util=0.3166
n_activity=1379712 dram_eff=0.3576
bk0: 5906a 1254898i bk1: 5913a 1251746i bk2: 5533a 1276658i bk3: 5621a 1278395i bk4: 5515a 1280975i bk5: 5540a 1278368i bk6: 5720a 1268327i bk7: 5673a 1271294i bk8: 6002a 1254304i bk9: 5957a 1257158i bk10: 6011a 1253920i bk11: 5929a 1264629i bk12: 5833a 1263891i bk13: 6074a 1247893i bk14: 6073a 1243928i bk15: 6003a 1258580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.516165
Row_Buffer_Locality_read = 0.543777
Row_Buffer_Locality_write = 0.231492
Bank_Level_Parallism = 3.866139
Bank_Level_Parallism_Col = 2.624809
Bank_Level_Parallism_Ready = 1.521318
write_to_read_ratio_blp_rw_average = 0.204433
GrpLevelPara = 1.923586 

BW Util details:
bwutil = 0.316641 
total_CMD = 1558179 
util_bw = 493384 
Wasted_Col = 585057 
Wasted_Row = 181996 
Idle = 297742 

BW Util Bottlenecks: 
RCDc_limit = 658161 
RCDWRc_limit = 46168 
WTRc_limit = 239173 
RTWc_limit = 189656 
CCDLc_limit = 103181 
rwq = 0 
CCDLc_limit_alone = 79093 
WTRc_limit_alone = 225542 
RTWc_limit_alone = 179199 

Commands details: 
total_CMD = 1558179 
n_nop = 1342080 
Read = 93303 
Write = 0 
L2_Alloc = 0 
L2_WB = 30043 
n_act = 49522 
n_pre = 49506 
n_ref = 0 
n_req = 102353 
total_req = 123346 

Dual Bus Interface Util: 
issued_total_row = 99028 
issued_total_col = 123346 
Row_Bus_Util =  0.063554 
CoL_Bus_Util = 0.079160 
Either_Row_CoL_Bus_Util = 0.138687 
Issued_on_Two_Bus_Simul_Util = 0.004027 
issued_two_Eff = 0.029038 
queue_avg = 5.067695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.0677
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1558179 n_nop=1342794 n_act=49390 n_pre=49374 n_ref_event=0 n_req=101740 n_rd=92678 n_rd_L2_A=0 n_write=0 n_wr_bk=30033 bw_util=0.315
n_activity=1379825 dram_eff=0.3557
bk0: 6084a 1257564i bk1: 5927a 1253921i bk2: 5560a 1283415i bk3: 5542a 1284043i bk4: 5437a 1284745i bk5: 5566a 1277741i bk6: 5552a 1277515i bk7: 5673a 1267929i bk8: 5897a 1257505i bk9: 6014a 1248775i bk10: 5825a 1266008i bk11: 5798a 1266311i bk12: 5890a 1260215i bk13: 5814a 1266511i bk14: 6080a 1264117i bk15: 6019a 1258847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.514547
Row_Buffer_Locality_read = 0.542621
Row_Buffer_Locality_write = 0.227433
Bank_Level_Parallism = 3.797755
Bank_Level_Parallism_Col = 2.600819
Bank_Level_Parallism_Ready = 1.524394
write_to_read_ratio_blp_rw_average = 0.201527
GrpLevelPara = 1.909387 

BW Util details:
bwutil = 0.315011 
total_CMD = 1558179 
util_bw = 490844 
Wasted_Col = 589279 
Wasted_Row = 183816 
Idle = 294240 

BW Util Bottlenecks: 
RCDc_limit = 660306 
RCDWRc_limit = 45651 
WTRc_limit = 237925 
RTWc_limit = 188494 
CCDLc_limit = 103187 
rwq = 0 
CCDLc_limit_alone = 78465 
WTRc_limit_alone = 224330 
RTWc_limit_alone = 177367 

Commands details: 
total_CMD = 1558179 
n_nop = 1342794 
Read = 92678 
Write = 0 
L2_Alloc = 0 
L2_WB = 30033 
n_act = 49390 
n_pre = 49374 
n_ref = 0 
n_req = 101740 
total_req = 122711 

Dual Bus Interface Util: 
issued_total_row = 98764 
issued_total_col = 122711 
Row_Bus_Util =  0.063384 
CoL_Bus_Util = 0.078753 
Either_Row_CoL_Bus_Util = 0.138229 
Issued_on_Two_Bus_Simul_Util = 0.003908 
issued_two_Eff = 0.028275 
queue_avg = 4.930744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.93074

========= L2 cache stats =========
L2_cache_bank[0]: Access = 183396, Miss = 59791, Miss_rate = 0.326, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[1]: Access = 178626, Miss = 60615, Miss_rate = 0.339, Pending_hits = 168, Reservation_fails = 743
L2_cache_bank[2]: Access = 180086, Miss = 60347, Miss_rate = 0.335, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[3]: Access = 179620, Miss = 60269, Miss_rate = 0.336, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 180005, Miss = 60613, Miss_rate = 0.337, Pending_hits = 577, Reservation_fails = 151
L2_cache_bank[5]: Access = 180532, Miss = 59970, Miss_rate = 0.332, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[6]: Access = 180590, Miss = 60392, Miss_rate = 0.334, Pending_hits = 208, Reservation_fails = 331
L2_cache_bank[7]: Access = 181724, Miss = 60203, Miss_rate = 0.331, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[8]: Access = 183347, Miss = 60518, Miss_rate = 0.330, Pending_hits = 632, Reservation_fails = 728
L2_cache_bank[9]: Access = 180769, Miss = 60060, Miss_rate = 0.332, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 178939, Miss = 59535, Miss_rate = 0.333, Pending_hits = 170, Reservation_fails = 761
L2_cache_bank[11]: Access = 180152, Miss = 60353, Miss_rate = 0.335, Pending_hits = 188, Reservation_fails = 742
L2_cache_bank[12]: Access = 199452, Miss = 60471, Miss_rate = 0.303, Pending_hits = 582, Reservation_fails = 688
L2_cache_bank[13]: Access = 179929, Miss = 59833, Miss_rate = 0.333, Pending_hits = 184, Reservation_fails = 190
L2_cache_bank[14]: Access = 179592, Miss = 59921, Miss_rate = 0.334, Pending_hits = 175, Reservation_fails = 772
L2_cache_bank[15]: Access = 182250, Miss = 60250, Miss_rate = 0.331, Pending_hits = 189, Reservation_fails = 697
L2_cache_bank[16]: Access = 184785, Miss = 60222, Miss_rate = 0.326, Pending_hits = 591, Reservation_fails = 563
L2_cache_bank[17]: Access = 180203, Miss = 60403, Miss_rate = 0.335, Pending_hits = 190, Reservation_fails = 408
L2_cache_bank[18]: Access = 179325, Miss = 60215, Miss_rate = 0.336, Pending_hits = 176, Reservation_fails = 272
L2_cache_bank[19]: Access = 179415, Miss = 60241, Miss_rate = 0.336, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[20]: Access = 181116, Miss = 60310, Miss_rate = 0.333, Pending_hits = 587, Reservation_fails = 74
L2_cache_bank[21]: Access = 178824, Miss = 60327, Miss_rate = 0.337, Pending_hits = 178, Reservation_fails = 684
L2_cache_bank[22]: Access = 179360, Miss = 60053, Miss_rate = 0.335, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[23]: Access = 179580, Miss = 60018, Miss_rate = 0.334, Pending_hits = 156, Reservation_fails = 451
L2_total_cache_accesses = 4351617
L2_total_cache_misses = 1444930
L2_total_cache_miss_rate = 0.3320
L2_total_cache_pending_hits = 6814
L2_total_cache_reservation_fails = 9585
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2630109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 364110
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 753064
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6814
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269764
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99251
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3754097
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 597520
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 157
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.203
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=4351617
icnt_total_pkts_simt_to_mem=4351617
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4351617
Req_Network_cycles = 607608
Req_Network_injected_packets_per_cycle =       7.1619 
Req_Network_conflicts_per_cycle =       2.6054
Req_Network_conflicts_per_cycle_util =       2.8265
Req_Bank_Level_Parallism =       7.7697
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       6.0368
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4865

Reply_Network_injected_packets_num = 4351617
Reply_Network_cycles = 607608
Reply_Network_injected_packets_per_cycle =        7.1619
Reply_Network_conflicts_per_cycle =        3.8938
Reply_Network_conflicts_per_cycle_util =       4.2110
Reply_Bank_Level_Parallism =       7.7453
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2441
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2387
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 2 sec (1142 sec)
gpgpu_simulation_rate = 68518 (inst/sec)
gpgpu_simulation_rate = 532 (cycle/sec)
gpgpu_silicon_slowdown = 2565789x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e027c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis3PiS_i 
GPGPU-Sim PTX: pushing kernel '_Z4mis3PiS_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z4mis3PiS_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z4mis3PiS_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 13637
gpu_sim_insn = 4999365
gpu_ipc =     366.6030
gpu_tot_sim_cycle = 621245
gpu_tot_sim_insn = 83247956
gpu_tot_ipc =     134.0018
gpu_tot_issued_cta = 16359
gpu_occupancy = 91.2537% 
gpu_tot_occupancy = 74.2608% 
max_total_param_size = 0
gpu_stall_dramfull = 82919
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4585
partiton_level_parallism_total  =       7.1245
partiton_level_parallism_util =       9.1605
partiton_level_parallism_util_total  =       7.7912
L2_BW  =     238.4287 GB/Sec
L2_BW_total  =     311.1978 GB/Sec
gpu_total_sim_rate=71457

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 228437, Miss = 144721, Miss_rate = 0.634, Pending_hits = 5405, Reservation_fails = 54921
	L1D_cache_core[1]: Access = 233002, Miss = 143063, Miss_rate = 0.614, Pending_hits = 5502, Reservation_fails = 43232
	L1D_cache_core[2]: Access = 227253, Miss = 133335, Miss_rate = 0.587, Pending_hits = 5247, Reservation_fails = 36016
	L1D_cache_core[3]: Access = 228598, Miss = 139984, Miss_rate = 0.612, Pending_hits = 5454, Reservation_fails = 53314
	L1D_cache_core[4]: Access = 237104, Miss = 150642, Miss_rate = 0.635, Pending_hits = 5616, Reservation_fails = 57858
	L1D_cache_core[5]: Access = 236801, Miss = 152669, Miss_rate = 0.645, Pending_hits = 5840, Reservation_fails = 53083
	L1D_cache_core[6]: Access = 231754, Miss = 139099, Miss_rate = 0.600, Pending_hits = 5501, Reservation_fails = 43594
	L1D_cache_core[7]: Access = 235683, Miss = 142103, Miss_rate = 0.603, Pending_hits = 5499, Reservation_fails = 44021
	L1D_cache_core[8]: Access = 229917, Miss = 143315, Miss_rate = 0.623, Pending_hits = 5466, Reservation_fails = 50298
	L1D_cache_core[9]: Access = 229677, Miss = 137163, Miss_rate = 0.597, Pending_hits = 5456, Reservation_fails = 38837
	L1D_cache_core[10]: Access = 230556, Miss = 138765, Miss_rate = 0.602, Pending_hits = 5432, Reservation_fails = 41025
	L1D_cache_core[11]: Access = 236731, Miss = 140916, Miss_rate = 0.595, Pending_hits = 5475, Reservation_fails = 38056
	L1D_cache_core[12]: Access = 237999, Miss = 147529, Miss_rate = 0.620, Pending_hits = 5526, Reservation_fails = 48943
	L1D_cache_core[13]: Access = 228631, Miss = 140806, Miss_rate = 0.616, Pending_hits = 5398, Reservation_fails = 34850
	L1D_cache_core[14]: Access = 238714, Miss = 144253, Miss_rate = 0.604, Pending_hits = 5585, Reservation_fails = 44346
	L1D_cache_core[15]: Access = 235879, Miss = 141811, Miss_rate = 0.601, Pending_hits = 5533, Reservation_fails = 44456
	L1D_cache_core[16]: Access = 226769, Miss = 138610, Miss_rate = 0.611, Pending_hits = 5422, Reservation_fails = 42188
	L1D_cache_core[17]: Access = 230124, Miss = 137678, Miss_rate = 0.598, Pending_hits = 5360, Reservation_fails = 32965
	L1D_cache_core[18]: Access = 240051, Miss = 139589, Miss_rate = 0.581, Pending_hits = 5419, Reservation_fails = 44342
	L1D_cache_core[19]: Access = 228620, Miss = 141015, Miss_rate = 0.617, Pending_hits = 5236, Reservation_fails = 46731
	L1D_cache_core[20]: Access = 234094, Miss = 144172, Miss_rate = 0.616, Pending_hits = 5600, Reservation_fails = 47502
	L1D_cache_core[21]: Access = 233107, Miss = 147155, Miss_rate = 0.631, Pending_hits = 5488, Reservation_fails = 54363
	L1D_cache_core[22]: Access = 235725, Miss = 145704, Miss_rate = 0.618, Pending_hits = 5452, Reservation_fails = 49936
	L1D_cache_core[23]: Access = 236327, Miss = 148542, Miss_rate = 0.629, Pending_hits = 5440, Reservation_fails = 52662
	L1D_cache_core[24]: Access = 236161, Miss = 142312, Miss_rate = 0.603, Pending_hits = 5701, Reservation_fails = 42779
	L1D_cache_core[25]: Access = 236282, Miss = 140952, Miss_rate = 0.597, Pending_hits = 5503, Reservation_fails = 29384
	L1D_cache_core[26]: Access = 233009, Miss = 144168, Miss_rate = 0.619, Pending_hits = 5469, Reservation_fails = 48408
	L1D_cache_core[27]: Access = 227879, Miss = 136993, Miss_rate = 0.601, Pending_hits = 5341, Reservation_fails = 34130
	L1D_cache_core[28]: Access = 231015, Miss = 139590, Miss_rate = 0.604, Pending_hits = 5569, Reservation_fails = 48838
	L1D_cache_core[29]: Access = 237228, Miss = 137895, Miss_rate = 0.581, Pending_hits = 5478, Reservation_fails = 32520
	L1D_total_cache_accesses = 6993127
	L1D_total_cache_misses = 4264549
	L1D_total_cache_miss_rate = 0.6098
	L1D_total_cache_pending_hits = 164413
	L1D_total_cache_reservation_fails = 1333598
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.218
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2402659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 164413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2690962
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1212915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1100519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 164413
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 161506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 210420
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 262648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6358553
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 634574

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 554470
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120683
ctas_completed 16359, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7697, 7379, 8403, 8339, 7904, 7444, 7499, 7960, 8614, 7598, 7824, 8417, 6769, 8011, 8327, 7897, 7599, 8240, 6858, 6814, 8140, 7845, 8981, 7974, 9277, 8243, 7833, 8439, 8873, 7699, 7554, 7120, 
gpgpu_n_tot_thrd_icount = 245670944
gpgpu_n_tot_w_icount = 7677217
gpgpu_n_stall_shd_mem = 1792245
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3791481
gpgpu_n_mem_write_global = 634574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11028216
gpgpu_n_store_insn = 2486398
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13161984
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1570329
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 221916
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1077279	W0_Idle:939054	W0_Scoreboard:59802754	W1:1663786	W2:830750	W3:564614	W4:424297	W5:337349	W6:277427	W7:241972	W8:202475	W9:170841	W10:145540	W11:122085	W12:104064	W13:88607	W14:78351	W15:71285	W16:65707	W17:61295	W18:56051	W19:55277	W20:49125	W21:47466	W22:44599	W23:43986	W24:40276	W25:39404	W26:35694	W27:35003	W28:26540	W29:22981	W30:17883	W31:9488	W32:1702999
single_issue_nums: WS0:1913187	WS1:1922315	WS2:1918602	WS3:1923113	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30331848 {8:3791481,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25382960 {40:634574,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 151659240 {40:3791481,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5076592 {8:634574,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 317 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:666572 	23004 	33745 	63783 	184346 	131201 	88024 	44918 	25512 	4915 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2252710 	1960546 	183041 	23902 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3559241 	327702 	333668 	200162 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2717050 	885439 	479619 	230957 	82535 	24256 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	1098 	27 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        64        65        64        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        64        64        65        65        66        68        64        64        65        64        65        64        64        65 
dram[2]:        64        65        65        64        64        65        65        64        65        64        64        64        64        64        65        64 
dram[3]:        65        64        64        64        65        64        63        64        65        65        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        65        65        64        64        64        64        65        64        64        64 
dram[6]:        64        64        64        64        64        65        65        65        64        65        64        64        65        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        64        65        65        64        67        65        64        67        66        64        64        64        64        64        64        64 
dram[9]:        64        65        65        64        64        65        64        63        64        64        65        64        65        64        64        64 
dram[10]:        64        65        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        65        64        64        65        64        66        65        62        66        65        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.113302  2.051372  2.216808  2.212259  2.219582  2.157596  2.144599  2.115297  2.012779  2.110241  2.101545  2.112837  2.129987  2.156856  2.148581  2.109516 
dram[1]:  2.145449  2.086427  2.286026  2.255897  2.176368  2.193948  2.124959  2.121431  2.070070  2.062519  2.100564  2.064777  2.092686  2.134918  2.094363  2.082849 
dram[2]:  2.074523  2.075689  2.205698  2.210359  2.173018  2.178001  2.053890  2.059089  2.028015  2.069616  2.114482  2.063736  2.104218  2.089203  2.085793  2.115855 
dram[3]:  2.103228  2.121364  2.190344  2.212699  2.215590  2.168421  2.096816  2.118332  2.055948  2.104370  2.070148  2.148998  2.143990  2.164952  2.072600  2.162327 
dram[4]:  2.128260  2.100458  2.210345  2.265759  2.304811  2.219831  2.092013  2.125125  2.100499  2.056469  2.099060  2.097507  2.114420  2.083333  2.125474  2.122449 
dram[5]:  2.124241  2.140801  2.256771  2.185983  2.250363  2.243234  2.072515  2.108803  2.041975  2.035703  2.081729  2.107506  2.097730  2.105542  2.123741  2.138222 
dram[6]:  2.049688  2.121813  2.189738  2.213585  2.213989  2.200987  2.096648  2.103151  2.048751  2.043305  2.118676  2.128434  2.096075  2.164091  2.074266  2.067051 
dram[7]:  2.076454  2.093914  2.304085  2.231642  2.165473  2.219944  2.117043  2.112602  2.071295  2.095623  2.144206  2.149788  2.133036  2.158725  2.050390  2.108017 
dram[8]:  2.097235  2.082520  2.175402  2.266643  2.204369  2.190980  2.115207  2.099535  2.036429  2.076141  2.119384  2.109177  2.092723  2.145920  2.120534  2.166401 
dram[9]:  2.110236  2.083667  2.251445  2.199930  2.184552  2.237670  2.109489  2.089193  2.068955  2.041818  2.122923  2.134076  2.132692  2.098483  2.088889  2.109471 
dram[10]:  2.105676  2.084237  2.191105  2.209399  2.214563  2.229351  2.129265  2.148419  2.086876  2.121528  2.067094  2.128848  2.129678  2.043284  2.067914  2.102110 
dram[11]:  2.109752  2.049878  2.265284  2.202091  2.215609  2.171821  2.169643  2.079535  2.044383  2.053523  2.097328  2.092013  2.107980  2.113863  2.099816  2.087531 
average row locality = 1266036/595527 = 2.125909
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6140      6416      5716      5731      5600      5882      5763      5923      6178      6154      6097      6080      6056      6098      6227      6191 
dram[1]:      6270      6261      5733      5729      5668      5793      5898      5886      6252      6221      6116      6065      6064      6093      6251      6249 
dram[2]:      6249      6262      5761      5687      5746      5709      5866      5794      6278      6102      6193      6005      6213      6222      6209      6148 
dram[3]:      6314      6185      5735      5806      5718      5595      5939      5977      6106      6117      6115      6069      6181      6145      6248      6157 
dram[4]:      6328      6288      5820      5755      5691      5712      5967      5785      6168      6046      6132      6077      6173      6192      6131      6082 
dram[5]:      6053      6252      5692      5809      5621      5716      5833      5807      6028      6153      6017      6042      6085      6190      6170      6281 
dram[6]:      6300      6145      5768      5739      5826      5655      5864      5768      6215      6069      6087      6085      6095      6019      6204      6231 
dram[7]:      6206      6176      5533      5709      5765      5704      5789      5878      6083      6176      6000      6028      6130      6151      6245      6310 
dram[8]:      6158      6424      5663      5722      5688      5842      5841      5760      6219      6150      6017      6090      6232      6129      6245      6223 
dram[9]:      6103      6162      5665      5748      5811      5686      5758      5845      6177      6150      6179      6123      6079      6199      6286      6278 
dram[10]:      6118      6125      5725      5813      5707      5732      5912      5865      6194      6149      6203      6121      6025      6266      6265      6195 
dram[11]:      6296      6139      5752      5734      5629      5758      5744      5865      6089      6206      6017      5990      6082      6006      6272      6211 
total dram reads = 1154558
bank skew: 6424/5533 = 1.16
chip skew: 96549/95749 = 1.01
number of total write accesses:
dram[0]:      1974      1992      1880      1896      1890      1952      1886      1963      1971      1918      1860      1920      1866      1896      1926      1890 
dram[1]:      1956      1972      1884      1911      1901      1922      1897      1924      1991      1893      1937      1862      1901      1871      1915      1895 
dram[2]:      1958      1980      1904      1910      1950      1885      1906      1930      1968      1900      1909      1889      1912      1894      1907      1905 
dram[3]:      1944      1964      1898      1889      1928      1932      1919      1917      1936      1931      1927      1918      1920      1920      1904      1880 
dram[4]:      1995      1971      1931      1854      1919      1907      1939      1928      1874      1909      1899      1916      1914      1948      1911      1895 
dram[5]:      1962      1955      1854      1925      1889      1902      1921      1933      1961      1893      1904      1948      1874      1925      1885      1900 
dram[6]:      1938      1980      1933      1916      1895      1936      1926      1912      1938      1937      1900      1911      1901      1887      1933      1907 
dram[7]:      1967      1964      1863      1929      1901      1897      1982      1918      1887      1926      1930      1937      1912      1872      1931      1912 
dram[8]:      1917      2019      1856      1929      1886      1899      1928      1900      1971      1925      1920      1912      1908      1921      1931      1898 
dram[9]:      1968      1979      1875      1910      1932      1890      2008      1882      1913      1918      1939      1899      1905      1921      1891      1899 
dram[10]:      1962      1953      1905      1892      1878      1872      1918      1933      1948      1891      1942      1939      1888      1919      1952      1924 
dram[11]:      1969      1972      1924      1938      1937      1844      1912      1887      1950      1939      1902      1851      1908      1904      1928      1950 
total dram writes = 368445
bank skew: 2019/1844 = 1.09
chip skew: 30750/30631 = 1.00
average mf latency per bank:
dram[0]:        993       898      1180      1169      1042       996       969       913       830       856       843       844       842       808       807       843
dram[1]:        972       971      1151      1166      1046      1000       935       934       815       846       802       806       784       826       788       792
dram[2]:        953       958      1119      1126      1008      1061       945       928       809       859       810       828       787       797       781       811
dram[3]:        974      1013      1134      1132      1076      1109       910       920       874       856       810       848       804       803       810       835
dram[4]:        970      1013      1150      1149      1094      1055       927       927       907       883       835       800       799       788       825       825
dram[5]:       1009      1011      1163      1100      1040      1061       892       947       855       855       788       804       797       779       773       779
dram[6]:        994       950      1120      1090      1045      1062       932       962       823       842       846       842       823       822      1393       764
dram[7]:        953       974      1212      1192      1055      1050       954       962       841       845       847       834       814       819       775       808
dram[8]:        995       955      1222      1208      1103      1017       929       958       838       870       861       829       799       795       807       817
dram[9]:       1008       972      1137      1078       999      1038       932       931       824       868       794       819       803       817       811       786
dram[10]:        978      1004      1094      1076      1064      1030       925       896       858       852       805       800       824       776       791       791
dram[11]:        948       955      1111      1115      1078      1069       934       940       823       819       802       840       798       807       770       772
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1373089 n_act=49572 n_pre=49556 n_ref_event=0 n_req=105550 n_rd=96252 n_rd_L2_A=0 n_write=0 n_wr_bk=30680 bw_util=0.3187
n_activity=1399967 dram_eff=0.3627
bk0: 6140a 1293963i bk1: 6416a 1281267i bk2: 5716a 1314491i bk3: 5731a 1314283i bk4: 5600a 1317130i bk5: 5882a 1300054i bk6: 5763a 1311625i bk7: 5923a 1292302i bk8: 6178a 1277261i bk9: 6154a 1287670i bk10: 6097a 1292650i bk11: 6080a 1288939i bk12: 6056a 1295408i bk13: 6098a 1300221i bk14: 6227a 1294899i bk15: 6191a 1296298i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530346
Row_Buffer_Locality_read = 0.558347
Row_Buffer_Locality_write = 0.240482
Bank_Level_Parallism = 3.801652
Bank_Level_Parallism_Col = 2.635023
Bank_Level_Parallism_Ready = 1.529243
write_to_read_ratio_blp_rw_average = 0.206304
GrpLevelPara = 1.918611 

BW Util details:
bwutil = 0.318695 
total_CMD = 1593149 
util_bw = 507728 
Wasted_Col = 592120 
Wasted_Row = 183359 
Idle = 309942 

BW Util Bottlenecks: 
RCDc_limit = 659826 
RCDWRc_limit = 45883 
WTRc_limit = 236441 
RTWc_limit = 194732 
CCDLc_limit = 107123 
rwq = 0 
CCDLc_limit_alone = 81473 
WTRc_limit_alone = 222580 
RTWc_limit_alone = 182943 

Commands details: 
total_CMD = 1593149 
n_nop = 1373089 
Read = 96252 
Write = 0 
L2_Alloc = 0 
L2_WB = 30680 
n_act = 49572 
n_pre = 49556 
n_ref = 0 
n_req = 105550 
total_req = 126932 

Dual Bus Interface Util: 
issued_total_row = 99128 
issued_total_col = 126932 
Row_Bus_Util =  0.062221 
CoL_Bus_Util = 0.079674 
Either_Row_CoL_Bus_Util = 0.138129 
Issued_on_Two_Bus_Simul_Util = 0.003766 
issued_two_Eff = 0.027265 
queue_avg = 5.145860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.14586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1372738 n_act=49730 n_pre=49714 n_ref_event=0 n_req=105793 n_rd=96549 n_rd_L2_A=0 n_write=0 n_wr_bk=30632 bw_util=0.3193
n_activity=1400673 dram_eff=0.3632
bk0: 6270a 1288514i bk1: 6261a 1283606i bk2: 5733a 1320846i bk3: 5729a 1316525i bk4: 5668a 1313872i bk5: 5793a 1309164i bk6: 5898a 1293400i bk7: 5886a 1297328i bk8: 6252a 1278961i bk9: 6221a 1278481i bk10: 6116a 1290402i bk11: 6065a 1288020i bk12: 6064a 1289549i bk13: 6093a 1296092i bk14: 6251a 1290024i bk15: 6249a 1289469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529931
Row_Buffer_Locality_read = 0.558173
Row_Buffer_Locality_write = 0.234963
Bank_Level_Parallism = 3.825109
Bank_Level_Parallism_Col = 2.640786
Bank_Level_Parallism_Ready = 1.528648
write_to_read_ratio_blp_rw_average = 0.209268
GrpLevelPara = 1.928890 

BW Util details:
bwutil = 0.319320 
total_CMD = 1593149 
util_bw = 508724 
Wasted_Col = 591261 
Wasted_Row = 184669 
Idle = 308495 

BW Util Bottlenecks: 
RCDc_limit = 661792 
RCDWRc_limit = 45179 
WTRc_limit = 233621 
RTWc_limit = 200589 
CCDLc_limit = 105745 
rwq = 0 
CCDLc_limit_alone = 80002 
WTRc_limit_alone = 219873 
RTWc_limit_alone = 188594 

Commands details: 
total_CMD = 1593149 
n_nop = 1372738 
Read = 96549 
Write = 0 
L2_Alloc = 0 
L2_WB = 30632 
n_act = 49730 
n_pre = 49714 
n_ref = 0 
n_req = 105793 
total_req = 127181 

Dual Bus Interface Util: 
issued_total_row = 99444 
issued_total_col = 127181 
Row_Bus_Util =  0.062420 
CoL_Bus_Util = 0.079830 
Either_Row_CoL_Bus_Util = 0.138349 
Issued_on_Two_Bus_Simul_Util = 0.003900 
issued_two_Eff = 0.028193 
queue_avg = 5.121182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.12118
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1371687 n_act=50265 n_pre=50249 n_ref_event=0 n_req=105747 n_rd=96444 n_rd_L2_A=0 n_write=0 n_wr_bk=30707 bw_util=0.3192
n_activity=1401558 dram_eff=0.3629
bk0: 6249a 1287811i bk1: 6262a 1285479i bk2: 5761a 1311370i bk3: 5687a 1313172i bk4: 5746a 1301945i bk5: 5709a 1307899i bk6: 5866a 1292668i bk7: 5794a 1296351i bk8: 6278a 1280097i bk9: 6102a 1288099i bk10: 6193a 1288284i bk11: 6005a 1294848i bk12: 6213a 1289875i bk13: 6222a 1282414i bk14: 6209a 1291649i bk15: 6148a 1297533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.524667
Row_Buffer_Locality_read = 0.553098
Row_Buffer_Locality_write = 0.229926
Bank_Level_Parallism = 3.827288
Bank_Level_Parallism_Col = 2.624436
Bank_Level_Parallism_Ready = 1.523841
write_to_read_ratio_blp_rw_average = 0.205311
GrpLevelPara = 1.919987 

BW Util details:
bwutil = 0.319244 
total_CMD = 1593149 
util_bw = 508604 
Wasted_Col = 596858 
Wasted_Row = 182050 
Idle = 305637 

BW Util Bottlenecks: 
RCDc_limit = 670312 
RCDWRc_limit = 46637 
WTRc_limit = 237432 
RTWc_limit = 195517 
CCDLc_limit = 104818 
rwq = 0 
CCDLc_limit_alone = 79939 
WTRc_limit_alone = 223994 
RTWc_limit_alone = 184076 

Commands details: 
total_CMD = 1593149 
n_nop = 1371687 
Read = 96444 
Write = 0 
L2_Alloc = 0 
L2_WB = 30707 
n_act = 50265 
n_pre = 50249 
n_ref = 0 
n_req = 105747 
total_req = 127151 

Dual Bus Interface Util: 
issued_total_row = 100514 
issued_total_col = 127151 
Row_Bus_Util =  0.063091 
CoL_Bus_Util = 0.079811 
Either_Row_CoL_Bus_Util = 0.139009 
Issued_on_Two_Bus_Simul_Util = 0.003894 
issued_two_Eff = 0.028009 
queue_avg = 4.966822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.96682
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1372969 n_act=49572 n_pre=49556 n_ref_event=0 n_req=105706 n_rd=96407 n_rd_L2_A=0 n_write=0 n_wr_bk=30727 bw_util=0.3192
n_activity=1398558 dram_eff=0.3636
bk0: 6314a 1285011i bk1: 6185a 1290658i bk2: 5735a 1315650i bk3: 5806a 1313663i bk4: 5718a 1309972i bk5: 5595a 1306261i bk6: 5939a 1295788i bk7: 5977a 1294375i bk8: 6106a 1285815i bk9: 6117a 1290951i bk10: 6115a 1292866i bk11: 6069a 1295347i bk12: 6181a 1288889i bk13: 6145a 1291687i bk14: 6248a 1289144i bk15: 6157a 1296019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531039
Row_Buffer_Locality_read = 0.558518
Row_Buffer_Locality_write = 0.246156
Bank_Level_Parallism = 3.818321
Bank_Level_Parallism_Col = 2.652219
Bank_Level_Parallism_Ready = 1.543687
write_to_read_ratio_blp_rw_average = 0.204029
GrpLevelPara = 1.924185 

BW Util details:
bwutil = 0.319202 
total_CMD = 1593149 
util_bw = 508536 
Wasted_Col = 591801 
Wasted_Row = 181795 
Idle = 311017 

BW Util Bottlenecks: 
RCDc_limit = 663203 
RCDWRc_limit = 44413 
WTRc_limit = 235981 
RTWc_limit = 191387 
CCDLc_limit = 106022 
rwq = 0 
CCDLc_limit_alone = 80201 
WTRc_limit_alone = 221616 
RTWc_limit_alone = 179931 

Commands details: 
total_CMD = 1593149 
n_nop = 1372969 
Read = 96407 
Write = 0 
L2_Alloc = 0 
L2_WB = 30727 
n_act = 49572 
n_pre = 49556 
n_ref = 0 
n_req = 105706 
total_req = 127134 

Dual Bus Interface Util: 
issued_total_row = 99128 
issued_total_col = 127134 
Row_Bus_Util =  0.062221 
CoL_Bus_Util = 0.079800 
Either_Row_CoL_Bus_Util = 0.138204 
Issued_on_Two_Bus_Simul_Util = 0.003818 
issued_two_Eff = 0.027623 
queue_avg = 5.336982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1373409 n_act=49438 n_pre=49422 n_ref_event=0 n_req=105637 n_rd=96347 n_rd_L2_A=0 n_write=0 n_wr_bk=30710 bw_util=0.319
n_activity=1400740 dram_eff=0.3628
bk0: 6328a 1280742i bk1: 6288a 1277178i bk2: 5820a 1301668i bk3: 5755a 1313007i bk4: 5691a 1308614i bk5: 5712a 1301230i bk6: 5967a 1285557i bk7: 5785a 1294575i bk8: 6168a 1282278i bk9: 6046a 1275710i bk10: 6132a 1282701i bk11: 6077a 1287528i bk12: 6173a 1287753i bk13: 6192a 1282443i bk14: 6131a 1290131i bk15: 6082a 1293935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532001
Row_Buffer_Locality_read = 0.560132
Row_Buffer_Locality_write = 0.240258
Bank_Level_Parallism = 3.894422
Bank_Level_Parallism_Col = 2.695469
Bank_Level_Parallism_Ready = 1.556679
write_to_read_ratio_blp_rw_average = 0.210389
GrpLevelPara = 1.944910 

BW Util details:
bwutil = 0.319008 
total_CMD = 1593149 
util_bw = 508228 
Wasted_Col = 587942 
Wasted_Row = 186617 
Idle = 310362 

BW Util Bottlenecks: 
RCDc_limit = 658192 
RCDWRc_limit = 45162 
WTRc_limit = 229922 
RTWc_limit = 206207 
CCDLc_limit = 105143 
rwq = 0 
CCDLc_limit_alone = 78911 
WTRc_limit_alone = 216469 
RTWc_limit_alone = 193428 

Commands details: 
total_CMD = 1593149 
n_nop = 1373409 
Read = 96347 
Write = 0 
L2_Alloc = 0 
L2_WB = 30710 
n_act = 49438 
n_pre = 49422 
n_ref = 0 
n_req = 105637 
total_req = 127057 

Dual Bus Interface Util: 
issued_total_row = 98860 
issued_total_col = 127057 
Row_Bus_Util =  0.062053 
CoL_Bus_Util = 0.079752 
Either_Row_CoL_Bus_Util = 0.137928 
Issued_on_Two_Bus_Simul_Util = 0.003877 
issued_two_Eff = 0.028110 
queue_avg = 5.588792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.58879
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1373940 n_act=49326 n_pre=49310 n_ref_event=0 n_req=105008 n_rd=95749 n_rd_L2_A=0 n_write=0 n_wr_bk=30631 bw_util=0.3173
n_activity=1399913 dram_eff=0.3611
bk0: 6053a 1301769i bk1: 6252a 1295421i bk2: 5692a 1322702i bk3: 5809a 1311961i bk4: 5621a 1320562i bk5: 5716a 1312847i bk6: 5833a 1300896i bk7: 5807a 1299602i bk8: 6028a 1294211i bk9: 6153a 1284637i bk10: 6017a 1296848i bk11: 6042a 1300568i bk12: 6085a 1297442i bk13: 6190a 1292143i bk14: 6170a 1306865i bk15: 6281a 1297509i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530264
Row_Buffer_Locality_read = 0.558638
Row_Buffer_Locality_write = 0.236851
Bank_Level_Parallism = 3.747883
Bank_Level_Parallism_Col = 2.598944
Bank_Level_Parallism_Ready = 1.512908
write_to_read_ratio_blp_rw_average = 0.206570
GrpLevelPara = 1.916290 

BW Util details:
bwutil = 0.317309 
total_CMD = 1593149 
util_bw = 505520 
Wasted_Col = 593052 
Wasted_Row = 182701 
Idle = 311876 

BW Util Bottlenecks: 
RCDc_limit = 659669 
RCDWRc_limit = 46951 
WTRc_limit = 236546 
RTWc_limit = 193406 
CCDLc_limit = 105713 
rwq = 0 
CCDLc_limit_alone = 80367 
WTRc_limit_alone = 223193 
RTWc_limit_alone = 181413 

Commands details: 
total_CMD = 1593149 
n_nop = 1373940 
Read = 95749 
Write = 0 
L2_Alloc = 0 
L2_WB = 30631 
n_act = 49326 
n_pre = 49310 
n_ref = 0 
n_req = 105008 
total_req = 126380 

Dual Bus Interface Util: 
issued_total_row = 98636 
issued_total_col = 126380 
Row_Bus_Util =  0.061913 
CoL_Bus_Util = 0.079327 
Either_Row_CoL_Bus_Util = 0.137595 
Issued_on_Two_Bus_Simul_Util = 0.003645 
issued_two_Eff = 0.026491 
queue_avg = 4.851038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85104
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1373087 n_act=49756 n_pre=49740 n_ref_event=0 n_req=105370 n_rd=96070 n_rd_L2_A=0 n_write=0 n_wr_bk=30750 bw_util=0.3184
n_activity=1399370 dram_eff=0.3625
bk0: 6300a 1279386i bk1: 6145a 1291547i bk2: 5768a 1300518i bk3: 5739a 1307644i bk4: 5826a 1304063i bk5: 5655a 1306730i bk6: 5864a 1290907i bk7: 5768a 1299560i bk8: 6215a 1280293i bk9: 6069a 1289254i bk10: 6087a 1294095i bk11: 6085a 1294479i bk12: 6095a 1286946i bk13: 6019a 1293236i bk14: 6204a 1282127i bk15: 6231a 1282248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527797
Row_Buffer_Locality_read = 0.554637
Row_Buffer_Locality_write = 0.250538
Bank_Level_Parallism = 3.873074
Bank_Level_Parallism_Col = 2.676723
Bank_Level_Parallism_Ready = 1.539171
write_to_read_ratio_blp_rw_average = 0.208846
GrpLevelPara = 1.940727 

BW Util details:
bwutil = 0.318413 
total_CMD = 1593149 
util_bw = 507280 
Wasted_Col = 589705 
Wasted_Row = 182932 
Idle = 313232 

BW Util Bottlenecks: 
RCDc_limit = 662537 
RCDWRc_limit = 45804 
WTRc_limit = 238906 
RTWc_limit = 204372 
CCDLc_limit = 106929 
rwq = 0 
CCDLc_limit_alone = 80437 
WTRc_limit_alone = 224887 
RTWc_limit_alone = 191899 

Commands details: 
total_CMD = 1593149 
n_nop = 1373087 
Read = 96070 
Write = 0 
L2_Alloc = 0 
L2_WB = 30750 
n_act = 49756 
n_pre = 49740 
n_ref = 0 
n_req = 105370 
total_req = 126820 

Dual Bus Interface Util: 
issued_total_row = 99496 
issued_total_col = 126820 
Row_Bus_Util =  0.062452 
CoL_Bus_Util = 0.079603 
Either_Row_CoL_Bus_Util = 0.138130 
Issued_on_Two_Bus_Simul_Util = 0.003926 
issued_two_Eff = 0.028419 
queue_avg = 5.500678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.50068
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1374014 n_act=49239 n_pre=49223 n_ref_event=0 n_req=105166 n_rd=95883 n_rd_L2_A=0 n_write=0 n_wr_bk=30728 bw_util=0.3179
n_activity=1399028 dram_eff=0.362
bk0: 6206a 1287932i bk1: 6176a 1289558i bk2: 5533a 1331296i bk3: 5709a 1313445i bk4: 5765a 1302497i bk5: 5704a 1307624i bk6: 5789a 1297807i bk7: 5878a 1295835i bk8: 6083a 1293828i bk9: 6176a 1289041i bk10: 6000a 1300492i bk11: 6028a 1299730i bk12: 6130a 1289439i bk13: 6151a 1297901i bk14: 6245a 1286645i bk15: 6310a 1290868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531797
Row_Buffer_Locality_read = 0.559421
Row_Buffer_Locality_write = 0.246472
Bank_Level_Parallism = 3.800864
Bank_Level_Parallism_Col = 2.663347
Bank_Level_Parallism_Ready = 1.535683
write_to_read_ratio_blp_rw_average = 0.207900
GrpLevelPara = 1.929293 

BW Util details:
bwutil = 0.317889 
total_CMD = 1593149 
util_bw = 506444 
Wasted_Col = 587559 
Wasted_Row = 186161 
Idle = 312985 

BW Util Bottlenecks: 
RCDc_limit = 656434 
RCDWRc_limit = 45320 
WTRc_limit = 236024 
RTWc_limit = 196823 
CCDLc_limit = 105802 
rwq = 0 
CCDLc_limit_alone = 79658 
WTRc_limit_alone = 221742 
RTWc_limit_alone = 184961 

Commands details: 
total_CMD = 1593149 
n_nop = 1374014 
Read = 95883 
Write = 0 
L2_Alloc = 0 
L2_WB = 30728 
n_act = 49239 
n_pre = 49223 
n_ref = 0 
n_req = 105166 
total_req = 126611 

Dual Bus Interface Util: 
issued_total_row = 98462 
issued_total_col = 126611 
Row_Bus_Util =  0.061803 
CoL_Bus_Util = 0.079472 
Either_Row_CoL_Bus_Util = 0.137548 
Issued_on_Two_Bus_Simul_Util = 0.003727 
issued_two_Eff = 0.027097 
queue_avg = 5.170785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17078
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1373006 n_act=49665 n_pre=49649 n_ref_event=0 n_req=105708 n_rd=96403 n_rd_L2_A=0 n_write=0 n_wr_bk=30720 bw_util=0.3192
n_activity=1397591 dram_eff=0.3638
bk0: 6158a 1291606i bk1: 6424a 1271583i bk2: 5663a 1312361i bk3: 5722a 1317419i bk4: 5688a 1307427i bk5: 5842a 1303974i bk6: 5841a 1300515i bk7: 5760a 1297919i bk8: 6219a 1274750i bk9: 6150a 1281490i bk10: 6017a 1291555i bk11: 6090a 1287803i bk12: 6232a 1282059i bk13: 6129a 1297125i bk14: 6245a 1287798i bk15: 6223a 1295143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530168
Row_Buffer_Locality_read = 0.558219
Row_Buffer_Locality_write = 0.239549
Bank_Level_Parallism = 3.858874
Bank_Level_Parallism_Col = 2.654009
Bank_Level_Parallism_Ready = 1.541756
write_to_read_ratio_blp_rw_average = 0.206516
GrpLevelPara = 1.931349 

BW Util details:
bwutil = 0.319174 
total_CMD = 1593149 
util_bw = 508492 
Wasted_Col = 587105 
Wasted_Row = 184492 
Idle = 313060 

BW Util Bottlenecks: 
RCDc_limit = 658672 
RCDWRc_limit = 45804 
WTRc_limit = 233414 
RTWc_limit = 195528 
CCDLc_limit = 105483 
rwq = 0 
CCDLc_limit_alone = 79828 
WTRc_limit_alone = 219766 
RTWc_limit_alone = 183521 

Commands details: 
total_CMD = 1593149 
n_nop = 1373006 
Read = 96403 
Write = 0 
L2_Alloc = 0 
L2_WB = 30720 
n_act = 49665 
n_pre = 49649 
n_ref = 0 
n_req = 105708 
total_req = 127123 

Dual Bus Interface Util: 
issued_total_row = 99314 
issued_total_col = 127123 
Row_Bus_Util =  0.062338 
CoL_Bus_Util = 0.079794 
Either_Row_CoL_Bus_Util = 0.138181 
Issued_on_Two_Bus_Simul_Util = 0.003951 
issued_two_Eff = 0.028591 
queue_avg = 5.283302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.2833
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1372877 n_act=49658 n_pre=49642 n_ref_event=0 n_req=105574 n_rd=96249 n_rd_L2_A=0 n_write=0 n_wr_bk=30729 bw_util=0.3188
n_activity=1396605 dram_eff=0.3637
bk0: 6103a 1293011i bk1: 6162a 1289711i bk2: 5665a 1323146i bk3: 5748a 1312563i bk4: 5811a 1307779i bk5: 5686a 1312394i bk6: 5758a 1298813i bk7: 5845a 1298998i bk8: 6177a 1291474i bk9: 6150a 1282134i bk10: 6179a 1291058i bk11: 6123a 1296526i bk12: 6079a 1295067i bk13: 6199a 1290241i bk14: 6286a 1286055i bk15: 6278a 1294441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529638
Row_Buffer_Locality_read = 0.557491
Row_Buffer_Locality_write = 0.242145
Bank_Level_Parallism = 3.805190
Bank_Level_Parallism_Col = 2.619517
Bank_Level_Parallism_Ready = 1.522071
write_to_read_ratio_blp_rw_average = 0.207045
GrpLevelPara = 1.921308 

BW Util details:
bwutil = 0.318810 
total_CMD = 1593149 
util_bw = 507912 
Wasted_Col = 590684 
Wasted_Row = 182404 
Idle = 312149 

BW Util Bottlenecks: 
RCDc_limit = 660431 
RCDWRc_limit = 46378 
WTRc_limit = 233848 
RTWc_limit = 190828 
CCDLc_limit = 104213 
rwq = 0 
CCDLc_limit_alone = 80152 
WTRc_limit_alone = 220876 
RTWc_limit_alone = 179739 

Commands details: 
total_CMD = 1593149 
n_nop = 1372877 
Read = 96249 
Write = 0 
L2_Alloc = 0 
L2_WB = 30729 
n_act = 49658 
n_pre = 49642 
n_ref = 0 
n_req = 105574 
total_req = 126978 

Dual Bus Interface Util: 
issued_total_row = 99300 
issued_total_col = 126978 
Row_Bus_Util =  0.062329 
CoL_Bus_Util = 0.079703 
Either_Row_CoL_Bus_Util = 0.138262 
Issued_on_Two_Bus_Simul_Util = 0.003770 
issued_two_Eff = 0.027266 
queue_avg = 5.055762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.05576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1372879 n_act=49722 n_pre=49706 n_ref_event=0 n_req=105697 n_rd=96415 n_rd_L2_A=0 n_write=0 n_wr_bk=30716 bw_util=0.3192
n_activity=1399147 dram_eff=0.3635
bk0: 6118a 1286567i bk1: 6125a 1282702i bk2: 5725a 1307315i bk3: 5813a 1309766i bk4: 5707a 1310461i bk5: 5732a 1308138i bk6: 5912a 1296919i bk7: 5865a 1300144i bk8: 6194a 1283077i bk9: 6149a 1286625i bk10: 6203a 1285457i bk11: 6121a 1295387i bk12: 6025a 1293932i bk13: 6266a 1279589i bk14: 6265a 1276103i bk15: 6195a 1291176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529580
Row_Buffer_Locality_read = 0.557641
Row_Buffer_Locality_write = 0.238095
Bank_Level_Parallism = 3.867144
Bank_Level_Parallism_Col = 2.642975
Bank_Level_Parallism_Ready = 1.519041
write_to_read_ratio_blp_rw_average = 0.208882
GrpLevelPara = 1.934775 

BW Util details:
bwutil = 0.319194 
total_CMD = 1593149 
util_bw = 508524 
Wasted_Col = 588365 
Wasted_Row = 182577 
Idle = 313683 

BW Util Bottlenecks: 
RCDc_limit = 659024 
RCDWRc_limit = 46585 
WTRc_limit = 240201 
RTWc_limit = 194044 
CCDLc_limit = 105065 
rwq = 0 
CCDLc_limit_alone = 80478 
WTRc_limit_alone = 226477 
RTWc_limit_alone = 183181 

Commands details: 
total_CMD = 1593149 
n_nop = 1372879 
Read = 96415 
Write = 0 
L2_Alloc = 0 
L2_WB = 30716 
n_act = 49722 
n_pre = 49706 
n_ref = 0 
n_req = 105697 
total_req = 127131 

Dual Bus Interface Util: 
issued_total_row = 99428 
issued_total_col = 127131 
Row_Bus_Util =  0.062410 
CoL_Bus_Util = 0.079799 
Either_Row_CoL_Bus_Util = 0.138261 
Issued_on_Two_Bus_Simul_Util = 0.003948 
issued_two_Eff = 0.028551 
queue_avg = 5.188197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1882
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1593149 n_nop=1373605 n_act=49584 n_pre=49568 n_ref_event=0 n_req=105080 n_rd=95790 n_rd_L2_A=0 n_write=0 n_wr_bk=30715 bw_util=0.3176
n_activity=1399302 dram_eff=0.3616
bk0: 6296a 1290176i bk1: 6139a 1284656i bk2: 5752a 1314726i bk3: 5734a 1315352i bk4: 5629a 1314844i bk5: 5758a 1308668i bk6: 5744a 1307525i bk7: 5865a 1297564i bk8: 6089a 1285247i bk9: 6206a 1277904i bk10: 6017a 1297016i bk11: 5990a 1295674i bk12: 6082a 1291241i bk13: 6006a 1297363i bk14: 6272a 1296663i bk15: 6211a 1291101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528131
Row_Buffer_Locality_read = 0.556634
Row_Buffer_Locality_write = 0.234230
Bank_Level_Parallism = 3.797857
Bank_Level_Parallism_Col = 2.616637
Bank_Level_Parallism_Ready = 1.522124
write_to_read_ratio_blp_rw_average = 0.205713
GrpLevelPara = 1.919952 

BW Util details:
bwutil = 0.317623 
total_CMD = 1593149 
util_bw = 506020 
Wasted_Col = 592697 
Wasted_Row = 184296 
Idle = 310136 

BW Util Bottlenecks: 
RCDc_limit = 661080 
RCDWRc_limit = 46089 
WTRc_limit = 239460 
RTWc_limit = 192765 
CCDLc_limit = 105486 
rwq = 0 
CCDLc_limit_alone = 80133 
WTRc_limit_alone = 225759 
RTWc_limit_alone = 181113 

Commands details: 
total_CMD = 1593149 
n_nop = 1373605 
Read = 95790 
Write = 0 
L2_Alloc = 0 
L2_WB = 30715 
n_act = 49584 
n_pre = 49568 
n_ref = 0 
n_req = 105080 
total_req = 126505 

Dual Bus Interface Util: 
issued_total_row = 99152 
issued_total_col = 126505 
Row_Bus_Util =  0.062236 
CoL_Bus_Util = 0.079406 
Either_Row_CoL_Bus_Util = 0.137805 
Issued_on_Two_Bus_Simul_Util = 0.003837 
issued_two_Eff = 0.027844 
queue_avg = 5.061570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.06157

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186497, Miss = 61789, Miss_rate = 0.331, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[1]: Access = 181729, Miss = 62600, Miss_rate = 0.344, Pending_hits = 168, Reservation_fails = 743
L2_cache_bank[2]: Access = 183186, Miss = 62379, Miss_rate = 0.341, Pending_hits = 200, Reservation_fails = 0
L2_cache_bank[3]: Access = 182721, Miss = 62348, Miss_rate = 0.341, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 183109, Miss = 62626, Miss_rate = 0.342, Pending_hits = 577, Reservation_fails = 151
L2_cache_bank[5]: Access = 183633, Miss = 61991, Miss_rate = 0.338, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[6]: Access = 183693, Miss = 62425, Miss_rate = 0.340, Pending_hits = 208, Reservation_fails = 331
L2_cache_bank[7]: Access = 184830, Miss = 62191, Miss_rate = 0.336, Pending_hits = 183, Reservation_fails = 0
L2_cache_bank[8]: Access = 186446, Miss = 62535, Miss_rate = 0.335, Pending_hits = 632, Reservation_fails = 728
L2_cache_bank[9]: Access = 183866, Miss = 62094, Miss_rate = 0.338, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 182047, Miss = 61557, Miss_rate = 0.338, Pending_hits = 170, Reservation_fails = 761
L2_cache_bank[11]: Access = 183257, Miss = 62388, Miss_rate = 0.340, Pending_hits = 188, Reservation_fails = 742
L2_cache_bank[12]: Access = 202559, Miss = 62461, Miss_rate = 0.308, Pending_hits = 582, Reservation_fails = 688
L2_cache_bank[13]: Access = 183033, Miss = 61861, Miss_rate = 0.338, Pending_hits = 184, Reservation_fails = 190
L2_cache_bank[14]: Access = 182701, Miss = 61939, Miss_rate = 0.339, Pending_hits = 175, Reservation_fails = 772
L2_cache_bank[15]: Access = 185354, Miss = 62224, Miss_rate = 0.336, Pending_hits = 189, Reservation_fails = 697
L2_cache_bank[16]: Access = 187888, Miss = 62212, Miss_rate = 0.331, Pending_hits = 591, Reservation_fails = 563
L2_cache_bank[17]: Access = 183296, Miss = 62434, Miss_rate = 0.341, Pending_hits = 190, Reservation_fails = 408
L2_cache_bank[18]: Access = 182427, Miss = 62266, Miss_rate = 0.341, Pending_hits = 176, Reservation_fails = 272
L2_cache_bank[19]: Access = 182512, Miss = 62243, Miss_rate = 0.341, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[20]: Access = 184218, Miss = 62299, Miss_rate = 0.338, Pending_hits = 587, Reservation_fails = 74
L2_cache_bank[21]: Access = 181921, Miss = 62327, Miss_rate = 0.343, Pending_hits = 178, Reservation_fails = 684
L2_cache_bank[22]: Access = 182455, Miss = 62131, Miss_rate = 0.341, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[23]: Access = 182677, Miss = 62009, Miss_rate = 0.339, Pending_hits = 156, Reservation_fails = 451
L2_total_cache_accesses = 4426055
L2_total_cache_misses = 1493329
L2_total_cache_miss_rate = 0.3374
L2_total_cache_pending_hits = 6814
L2_total_cache_reservation_fails = 9585
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2630109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6814
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 371259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 783299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6814
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295803
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 101012
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 237759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3791481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 634574
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 157
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.200
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=4426055
icnt_total_pkts_simt_to_mem=4426055
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4426055
Req_Network_cycles = 621245
Req_Network_injected_packets_per_cycle =       7.1245 
Req_Network_conflicts_per_cycle =       2.6057
Req_Network_conflicts_per_cycle_util =       2.8489
Req_Bank_Level_Parallism =       7.7896
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.9412
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4808

Reply_Network_injected_packets_num = 4426055
Reply_Network_cycles = 621245
Reply_Network_injected_packets_per_cycle =        7.1245
Reply_Network_conflicts_per_cycle =        3.8647
Reply_Network_conflicts_per_cycle_util =       4.2125
Reply_Bank_Level_Parallism =       7.7656
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.2317
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2375
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 25 sec (1165 sec)
gpgpu_simulation_rate = 71457 (inst/sec)
gpgpu_simulation_rate = 533 (cycle/sec)
gpgpu_silicon_slowdown = 2560975x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f03f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02300 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis1PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis1PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z4mis1PiS_S_S_S_S_S_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z4mis1PiS_S_S_S_S_S_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 40971
gpu_sim_insn = 6946656
gpu_ipc =     169.5506
gpu_tot_sim_cycle = 662216
gpu_tot_sim_insn = 90194612
gpu_tot_ipc =     136.2012
gpu_tot_issued_cta = 18696
gpu_occupancy = 45.1432% 
gpu_tot_occupancy = 72.7639% 
max_total_param_size = 0
gpu_stall_dramfull = 82919
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7559
partiton_level_parallism_total  =       6.7923
partiton_level_parallism_util =       2.6448
partiton_level_parallism_util_total  =       7.5560
L2_BW  =      76.6977 GB/Sec
L2_BW_total  =     296.6894 GB/Sec
gpu_total_sim_rate=74173

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 231930, Miss = 147021, Miss_rate = 0.634, Pending_hits = 5553, Reservation_fails = 55128
	L1D_cache_core[1]: Access = 236408, Miss = 145349, Miss_rate = 0.615, Pending_hits = 5643, Reservation_fails = 43394
	L1D_cache_core[2]: Access = 230599, Miss = 135593, Miss_rate = 0.588, Pending_hits = 5393, Reservation_fails = 36196
	L1D_cache_core[3]: Access = 231874, Miss = 142071, Miss_rate = 0.613, Pending_hits = 5584, Reservation_fails = 53534
	L1D_cache_core[4]: Access = 240627, Miss = 152918, Miss_rate = 0.635, Pending_hits = 5766, Reservation_fails = 58058
	L1D_cache_core[5]: Access = 240137, Miss = 154843, Miss_rate = 0.645, Pending_hits = 5968, Reservation_fails = 53280
	L1D_cache_core[6]: Access = 235132, Miss = 141351, Miss_rate = 0.601, Pending_hits = 5635, Reservation_fails = 43796
	L1D_cache_core[7]: Access = 239182, Miss = 144481, Miss_rate = 0.604, Pending_hits = 5643, Reservation_fails = 44214
	L1D_cache_core[8]: Access = 233430, Miss = 145587, Miss_rate = 0.624, Pending_hits = 5605, Reservation_fails = 50487
	L1D_cache_core[9]: Access = 233258, Miss = 139523, Miss_rate = 0.598, Pending_hits = 5603, Reservation_fails = 39076
	L1D_cache_core[10]: Access = 234046, Miss = 141047, Miss_rate = 0.603, Pending_hits = 5583, Reservation_fails = 41209
	L1D_cache_core[11]: Access = 239837, Miss = 143104, Miss_rate = 0.597, Pending_hits = 5608, Reservation_fails = 38275
	L1D_cache_core[12]: Access = 241306, Miss = 149760, Miss_rate = 0.621, Pending_hits = 5667, Reservation_fails = 49125
	L1D_cache_core[13]: Access = 232263, Miss = 143004, Miss_rate = 0.616, Pending_hits = 5522, Reservation_fails = 35098
	L1D_cache_core[14]: Access = 242021, Miss = 146368, Miss_rate = 0.605, Pending_hits = 5713, Reservation_fails = 44513
	L1D_cache_core[15]: Access = 239195, Miss = 144022, Miss_rate = 0.602, Pending_hits = 5671, Reservation_fails = 44640
	L1D_cache_core[16]: Access = 230100, Miss = 140873, Miss_rate = 0.612, Pending_hits = 5557, Reservation_fails = 42356
	L1D_cache_core[17]: Access = 233321, Miss = 139848, Miss_rate = 0.599, Pending_hits = 5489, Reservation_fails = 33150
	L1D_cache_core[18]: Access = 243561, Miss = 141966, Miss_rate = 0.583, Pending_hits = 5559, Reservation_fails = 44535
	L1D_cache_core[19]: Access = 232184, Miss = 143218, Miss_rate = 0.617, Pending_hits = 5380, Reservation_fails = 46897
	L1D_cache_core[20]: Access = 237532, Miss = 146559, Miss_rate = 0.617, Pending_hits = 5751, Reservation_fails = 47675
	L1D_cache_core[21]: Access = 236740, Miss = 149655, Miss_rate = 0.632, Pending_hits = 5640, Reservation_fails = 54549
	L1D_cache_core[22]: Access = 239343, Miss = 148018, Miss_rate = 0.618, Pending_hits = 5595, Reservation_fails = 50141
	L1D_cache_core[23]: Access = 239801, Miss = 150905, Miss_rate = 0.629, Pending_hits = 5586, Reservation_fails = 52829
	L1D_cache_core[24]: Access = 239591, Miss = 144598, Miss_rate = 0.604, Pending_hits = 5848, Reservation_fails = 42920
	L1D_cache_core[25]: Access = 239737, Miss = 143276, Miss_rate = 0.598, Pending_hits = 5645, Reservation_fails = 29594
	L1D_cache_core[26]: Access = 236453, Miss = 146443, Miss_rate = 0.619, Pending_hits = 5610, Reservation_fails = 48639
	L1D_cache_core[27]: Access = 231540, Miss = 139483, Miss_rate = 0.602, Pending_hits = 5497, Reservation_fails = 34323
	L1D_cache_core[28]: Access = 234312, Miss = 141800, Miss_rate = 0.605, Pending_hits = 5696, Reservation_fails = 49006
	L1D_cache_core[29]: Access = 240917, Miss = 140279, Miss_rate = 0.582, Pending_hits = 5631, Reservation_fails = 32688
	L1D_total_cache_accesses = 7096377
	L1D_total_cache_misses = 4332963
	L1D_total_cache_miss_rate = 0.6106
	L1D_total_cache_pending_hits = 168641
	L1D_total_cache_reservation_fails = 1339325
	L1D_cache_data_port_util = 0.142
	L1D_cache_fill_port_util = 0.210
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2429740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 168641
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2722062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1218642
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1133244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 168641
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 165033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 214007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 263650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6453687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642690

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 560197
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120683
ctas_completed 18696, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8141, 7900, 8933, 8901, 8563, 7821, 8033, 8656, 9011, 8056, 8333, 8992, 7213, 8406, 8710, 8462, 8006, 8849, 7439, 7249, 8620, 8335, 9597, 8427, 9946, 8867, 8166, 8834, 9322, 8108, 8063, 7511, 
gpgpu_n_tot_thrd_icount = 260636800
gpgpu_n_tot_w_icount = 8144900
gpgpu_n_stall_shd_mem = 1794848
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3855306
gpgpu_n_mem_write_global = 642690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11396219
gpgpu_n_store_insn = 2498844
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15555072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1572848
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1256675	W0_Idle:1095662	W0_Scoreboard:62765379	W1:1827146	W2:884088	W3:585185	W4:432690	W5:341369	W6:279148	W7:242469	W8:202858	W9:171107	W10:145619	W11:122109	W12:104064	W13:88620	W14:78375	W15:71285	W16:65707	W17:61295	W18:56051	W19:55277	W20:49125	W21:47466	W22:44599	W23:43986	W24:40276	W25:39404	W26:35694	W27:35008	W28:26540	W29:22981	W30:17883	W31:9488	W32:1917988
single_issue_nums: WS0:2030152	WS1:2041428	WS2:2034718	WS3:2038602	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30842448 {8:3855306,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25707600 {40:642690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 154212240 {40:3855306,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5141520 {8:642690,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 317 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 6 
mrq_lat_table:686219 	23837 	34311 	64744 	189927 	132762 	88158 	44918 	25512 	4915 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2294407 	1990722 	183109 	23902 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3627394 	329088 	335868 	200364 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2786203 	887931 	479912 	230960 	82535 	24256 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	1159 	27 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        64        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        64        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        65        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        64        64        64        65        64        64        65 
dram[6]:        64        64        64        64        64        65        65        68        64        65        64        64        65        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        64        65        65        64        67        65        65        68        66        64        64        64        64        64        64        64 
dram[9]:        64        65        65        64        64        67        64        63        64        64        65        64        65        64        64        64 
dram[10]:        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.117178  2.049199  2.215401  2.213893  2.227481  2.172945  2.142006  2.116117  2.021277  2.110024  2.108669  2.107054  2.124921  2.156695  2.151113  2.107861 
dram[1]:  2.144600  2.093806  2.288202  2.258922  2.186198  2.203304  2.120574  2.119962  2.068691  2.064114  2.096231  2.063772  2.096005  2.137465  2.087202  2.090555 
dram[2]:  2.072442  2.075208  2.207880  2.215443  2.174790  2.176252  2.060094  2.066624  2.033410  2.073895  2.112943  2.061099  2.100212  2.096422  2.096056  2.114303 
dram[3]:  2.106675  2.119522  2.190024  2.215666  2.212204  2.172461  2.097057  2.117629  2.055057  2.102792  2.066004  2.144346  2.148863  2.160664  2.068209  2.158372 
dram[4]:  2.127442  2.102510  2.211396  2.267393  2.302847  2.225260  2.089972  2.119335  2.098201  2.060864  2.097061  2.096955  2.120331  2.093740  2.125308  2.123480 
dram[5]:  2.116625  2.144999  2.260177  2.187395  2.257684  2.243750  2.073511  2.112080  2.044331  2.040047  2.085351  2.102484  2.097967  2.101731  2.126578  2.135784 
dram[6]:  2.044250  2.124117  2.192982  2.214556  2.217141  2.200206  2.097112  2.103728  2.055769  2.042630  2.114046  2.132852  2.100154  2.164251  2.073920  2.060803 
dram[7]:  2.080370  2.090882  2.307891  2.238095  2.166833  2.224036  2.124473  2.115064  2.077111  2.094271  2.150733  2.148125  2.126087  2.149400  2.051921  2.103222 
dram[8]:  2.091047  2.085020  2.174359  2.270099  2.205588  2.201672  2.128918  2.098509  2.041982  2.077684  2.121231  2.119018  2.096194  2.147813  2.109003  2.158696 
dram[9]:  2.113650  2.083785  2.245670  2.205442  2.184369  2.238112  2.115796  2.077823  2.070680  2.048057  2.121435  2.135355  2.138714  2.104750  2.084867  2.112515 
dram[10]:  2.101897  2.072206  2.194539  2.219239  2.213917  2.227053  2.133954  2.152592  2.083057  2.121861  2.074430  2.131448  2.130735  2.047214  2.066980  2.105839 
dram[11]:  2.104055  2.048961  2.264243  2.196459  2.213619  2.175244  2.171765  2.077627  2.050776  2.060705  2.095933  2.087294  2.110801  2.111950  2.097139  2.086232 
average row locality = 1295319/609032 = 2.126849
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6270      6527      5818      5849      5736      6049      5895      6070      6325      6308      6236      6208      6160      6228      6354      6319 
dram[1]:      6414      6414      5868      5863      5817      5941      6069      6039      6403      6368      6239      6212      6184      6226      6401      6379 
dram[2]:      6384      6367      5903      5833      5878      5860      5998      5921      6451      6252      6337      6134      6350      6338      6353      6302 
dram[3]:      6449      6297      5872      5953      5856      5721      6101      6132      6273      6265      6262      6193      6307      6297      6370      6294 
dram[4]:      6453      6423      5961      5873      5875      5846      6104      5906      6302      6179      6269      6168      6337      6335      6277      6213 
dram[5]:      6203      6398      5820      5930      5741      5874      5963      5941      6175      6291      6131      6172      6230      6336      6301      6428 
dram[6]:      6407      6297      5902      5859      5971      5800      6019      5903      6362      6207      6216      6204      6242      6146      6343      6373 
dram[7]:      6332      6321      5688      5847      5905      5825      5947      6011      6205      6318      6152      6174      6260      6238      6379      6445 
dram[8]:      6287      6567      5787      5855      5815      6007      5994      5894      6387      6323      6154      6227      6392      6285      6392      6352 
dram[9]:      6229      6280      5778      5896      5953      5817      5914      5982      6330      6303      6315      6242      6200      6326      6425      6420 
dram[10]:      6248      6230      5843      5939      5864      5889      6052      6007      6330      6261      6325      6263      6186      6396      6419      6323 
dram[11]:      6426      6281      5886      5857      5803      5896      5881      6006      6258      6361      6159      6135      6215      6138      6423      6395 
total dram reads = 1181068
bank skew: 6567/5688 = 1.15
chip skew: 98837/97934 = 1.01
number of total write accesses:
dram[0]:      2038      2065      1894      1904      1900      1965      1901      1990      2001      1947      1876      1963      1888      1925      1998      1976 
dram[1]:      2034      2035      1904      1926      1911      1936      1923      1951      2025      1921      1960      1903      1927      1909      2000      1979 
dram[2]:      2041      2045      1930      1927      1973      1896      1932      1956      1995      1922      1949      1910      1950      1906      2012      1981 
dram[3]:      2026      2032      1930      1904      1942      1947      1956      1935      1965      1952      1955      1955      1953      1951      1995      1976 
dram[4]:      2046      2029      1942      1869      1945      1915      1954      1951      1902      1932      1940      1936      1950      1961      2009      1972 
dram[5]:      2038      2026      1868      1949      1894      1916      1946      1950      1991      1916      1922      1974      1895      1949      1976      1993 
dram[6]:      2021      2048      1947      1932      1913      1948      1955      1941      1961      1964      1933      1936      1933      1912      2028      1990 
dram[7]:      2030      2031      1883      1952      1917      1905      1995      1948      1920      1958      1948      1964      1940      1894      2014      1997 
dram[8]:      2004      2094      1874      1947      1914      1912      1954      1923      2009      1972      1947      1962      1952      1945      2024      1980 
dram[9]:      2022      2044      1892      1932      1944      1906      2023      1904      1936      1946      1966      1932      1929      1934      1965      1965 
dram[10]:      2028      2031      1913      1910      1889      1880      1954      1940      1966      1916      1966      1963      1940      1929      2054      1993 
dram[11]:      2047      2042      1939      1952      1964      1869      1924      1913      1997      1972      1939      1911      1935      1940      2019      2060 
total dram writes = 375636
bank skew: 2094/1868 = 1.12
chip skew: 31423/31203 = 1.01
average mf latency per bank:
dram[0]:        984       891      1176      1165      1035       987       963       907       824       849       839       839       840       804       799       833
dram[1]:        961       961      1142      1158      1038       993       927       926       809       840       799       800       781       820       779       782
dram[2]:        942       952      1110      1117      1001      1053       939       922       803       853       804       826       782       795       770       801
dram[3]:        962      1004      1123      1123      1068      1102       900       914       865       850       806       843       800       797       801       824
dram[4]:        964      1004      1141      1143      1079      1049       922       923       902       878       829       800       791       785       813       817
dram[5]:        996      1000      1156      1092      1036      1052       886       942       849       850       787       800       794       775       764       768
dram[6]:        985       938      1113      1085      1038      1054       924       955       818       838       841       839       817       818      1466       756
dram[7]:        944       963      1201      1183      1048      1045       946       955       836       840       842       829       810       819       766       799
dram[8]:        983       945      1213      1199      1095      1008       921       951       830       860       856       821       793       790       797       808
dram[9]:       1000       964      1131      1069       992      1031       924       925       819       860       791       815       800       814       803       778
dram[10]:        968       994      1090      1070      1056      1023       917       892       855       848       801       796       815       774       779       783
dram[11]:        939       945      1104      1109      1065      1061       929       934       815       813       796       832       793       802       760       759
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1473438 n_act=50616 n_pre=50600 n_ref_event=0 n_req=107860 n_rd=98352 n_rd_L2_A=0 n_write=0 n_wr_bk=31231 bw_util=0.3052
n_activity=1458952 dram_eff=0.3553
bk0: 6270a 1394313i bk1: 6527a 1381732i bk2: 5818a 1416504i bk3: 5849a 1416086i bk4: 5736a 1418924i bk5: 6049a 1401544i bk6: 5895a 1412516i bk7: 6070a 1392511i bk8: 6325a 1377995i bk9: 6308a 1387555i bk10: 6236a 1393850i bk11: 6208a 1389166i bk12: 6160a 1396757i bk13: 6228a 1401052i bk14: 6354a 1395603i bk15: 6319a 1396364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530725
Row_Buffer_Locality_read = 0.559002
Row_Buffer_Locality_write = 0.238220
Bank_Level_Parallism = 3.728860
Bank_Level_Parallism_Col = 2.599472
Bank_Level_Parallism_Ready = 1.519384
write_to_read_ratio_blp_rw_average = 0.206055
GrpLevelPara = 1.900314 

BW Util details:
bwutil = 0.305221 
total_CMD = 1698216 
util_bw = 518332 
Wasted_Col = 613222 
Wasted_Row = 196401 
Idle = 370261 

BW Util Bottlenecks: 
RCDc_limit = 677710 
RCDWRc_limit = 47945 
WTRc_limit = 239436 
RTWc_limit = 197749 
CCDLc_limit = 109654 
rwq = 0 
CCDLc_limit_alone = 83702 
WTRc_limit_alone = 225408 
RTWc_limit_alone = 185825 

Commands details: 
total_CMD = 1698216 
n_nop = 1473438 
Read = 98352 
Write = 0 
L2_Alloc = 0 
L2_WB = 31231 
n_act = 50616 
n_pre = 50600 
n_ref = 0 
n_req = 107860 
total_req = 129583 

Dual Bus Interface Util: 
issued_total_row = 101216 
issued_total_col = 129583 
Row_Bus_Util =  0.059601 
CoL_Bus_Util = 0.076305 
Either_Row_CoL_Bus_Util = 0.132361 
Issued_on_Two_Bus_Simul_Util = 0.003545 
issued_two_Eff = 0.026786 
queue_avg = 4.853614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.85361
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1472621 n_act=50882 n_pre=50866 n_ref_event=0 n_req=108320 n_rd=98837 n_rd_L2_A=0 n_write=0 n_wr_bk=31244 bw_util=0.3064
n_activity=1461948 dram_eff=0.3559
bk0: 6414a 1388241i bk1: 6414a 1383910i bk2: 5868a 1422164i bk3: 5863a 1417877i bk4: 5817a 1415207i bk5: 5941a 1410467i bk6: 6069a 1392445i bk7: 6039a 1397236i bk8: 6403a 1378840i bk9: 6368a 1378859i bk10: 6239a 1391034i bk11: 6212a 1387778i bk12: 6184a 1390670i bk13: 6226a 1396763i bk14: 6401a 1388667i bk15: 6379a 1390113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530262
Row_Buffer_Locality_read = 0.558799
Row_Buffer_Locality_write = 0.232838
Bank_Level_Parallism = 3.746892
Bank_Level_Parallism_Col = 2.602041
Bank_Level_Parallism_Ready = 1.517933
write_to_read_ratio_blp_rw_average = 0.209245
GrpLevelPara = 1.908813 

BW Util details:
bwutil = 0.306394 
total_CMD = 1698216 
util_bw = 520324 
Wasted_Col = 614219 
Wasted_Row = 198608 
Idle = 365065 

BW Util Bottlenecks: 
RCDc_limit = 681215 
RCDWRc_limit = 47605 
WTRc_limit = 237172 
RTWc_limit = 203964 
CCDLc_limit = 108513 
rwq = 0 
CCDLc_limit_alone = 82458 
WTRc_limit_alone = 223270 
RTWc_limit_alone = 191811 

Commands details: 
total_CMD = 1698216 
n_nop = 1472621 
Read = 98837 
Write = 0 
L2_Alloc = 0 
L2_WB = 31244 
n_act = 50882 
n_pre = 50866 
n_ref = 0 
n_req = 108320 
total_req = 130081 

Dual Bus Interface Util: 
issued_total_row = 101748 
issued_total_col = 130081 
Row_Bus_Util =  0.059915 
CoL_Bus_Util = 0.076599 
Either_Row_CoL_Bus_Util = 0.132842 
Issued_on_Two_Bus_Simul_Util = 0.003671 
issued_two_Eff = 0.027634 
queue_avg = 4.832073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.83207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1471737 n_act=51370 n_pre=51354 n_ref_event=0 n_req=108189 n_rd=98661 n_rd_L2_A=0 n_write=0 n_wr_bk=31325 bw_util=0.3062
n_activity=1462474 dram_eff=0.3555
bk0: 6384a 1387497i bk1: 6367a 1386410i bk2: 5903a 1412192i bk3: 5833a 1414409i bk4: 5878a 1402954i bk5: 5860a 1408287i bk6: 5998a 1394187i bk7: 5921a 1397907i bk8: 6451a 1380038i bk9: 6252a 1388810i bk10: 6337a 1388567i bk11: 6134a 1395478i bk12: 6350a 1389809i bk13: 6338a 1384423i bk14: 6353a 1391811i bk15: 6302a 1396725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.525183
Row_Buffer_Locality_read = 0.554008
Row_Buffer_Locality_write = 0.226700
Bank_Level_Parallism = 3.751588
Bank_Level_Parallism_Col = 2.587846
Bank_Level_Parallism_Ready = 1.513522
write_to_read_ratio_blp_rw_average = 0.205525
GrpLevelPara = 1.901293 

BW Util details:
bwutil = 0.306171 
total_CMD = 1698216 
util_bw = 519944 
Wasted_Col = 618805 
Wasted_Row = 195419 
Idle = 364048 

BW Util Bottlenecks: 
RCDc_limit = 688804 
RCDWRc_limit = 49025 
WTRc_limit = 240490 
RTWc_limit = 198594 
CCDLc_limit = 107416 
rwq = 0 
CCDLc_limit_alone = 82280 
WTRc_limit_alone = 226959 
RTWc_limit_alone = 186989 

Commands details: 
total_CMD = 1698216 
n_nop = 1471737 
Read = 98661 
Write = 0 
L2_Alloc = 0 
L2_WB = 31325 
n_act = 51370 
n_pre = 51354 
n_ref = 0 
n_req = 108189 
total_req = 129986 

Dual Bus Interface Util: 
issued_total_row = 102724 
issued_total_col = 129986 
Row_Bus_Util =  0.060489 
CoL_Bus_Util = 0.076543 
Either_Row_CoL_Bus_Util = 0.133363 
Issued_on_Two_Bus_Simul_Util = 0.003669 
issued_two_Eff = 0.027512 
queue_avg = 4.684099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.6841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1472821 n_act=50758 n_pre=50742 n_ref_event=0 n_req=108185 n_rd=98642 n_rd_L2_A=0 n_write=0 n_wr_bk=31374 bw_util=0.3062
n_activity=1461409 dram_eff=0.3559
bk0: 6449a 1385370i bk1: 6297a 1391095i bk2: 5872a 1416417i bk3: 5953a 1414556i bk4: 5856a 1410799i bk5: 5721a 1407967i bk6: 6101a 1395616i bk7: 6132a 1394460i bk8: 6273a 1385321i bk9: 6265a 1390933i bk10: 6262a 1392869i bk11: 6193a 1395977i bk12: 6307a 1390076i bk13: 6297a 1391699i bk14: 6370a 1388947i bk15: 6294a 1395421i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530822
Row_Buffer_Locality_read = 0.558687
Row_Buffer_Locality_write = 0.242796
Bank_Level_Parallism = 3.739685
Bank_Level_Parallism_Col = 2.612521
Bank_Level_Parallism_Ready = 1.532627
write_to_read_ratio_blp_rw_average = 0.204216
GrpLevelPara = 1.904099 

BW Util details:
bwutil = 0.306241 
total_CMD = 1698216 
util_bw = 520064 
Wasted_Col = 615251 
Wasted_Row = 195674 
Idle = 367227 

BW Util Bottlenecks: 
RCDc_limit = 683032 
RCDWRc_limit = 46962 
WTRc_limit = 239562 
RTWc_limit = 194800 
CCDLc_limit = 108838 
rwq = 0 
CCDLc_limit_alone = 82702 
WTRc_limit_alone = 225017 
RTWc_limit_alone = 183209 

Commands details: 
total_CMD = 1698216 
n_nop = 1472821 
Read = 98642 
Write = 0 
L2_Alloc = 0 
L2_WB = 31374 
n_act = 50758 
n_pre = 50742 
n_ref = 0 
n_req = 108185 
total_req = 130016 

Dual Bus Interface Util: 
issued_total_row = 101500 
issued_total_col = 130016 
Row_Bus_Util =  0.059769 
CoL_Bus_Util = 0.076560 
Either_Row_CoL_Bus_Util = 0.132725 
Issued_on_Two_Bus_Simul_Util = 0.003604 
issued_two_Eff = 0.027157 
queue_avg = 5.033080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.03308
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1473601 n_act=50530 n_pre=50514 n_ref_event=0 n_req=108028 n_rd=98521 n_rd_L2_A=0 n_write=0 n_wr_bk=31253 bw_util=0.3057
n_activity=1462210 dram_eff=0.355
bk0: 6453a 1381507i bk1: 6423a 1377719i bk2: 5961a 1402685i bk3: 5873a 1414728i bk4: 5875a 1407903i bk5: 5846a 1402682i bk6: 6104a 1386240i bk7: 5906a 1395167i bk8: 6302a 1382722i bk9: 6179a 1376674i bk10: 6269a 1383270i bk11: 6168a 1389551i bk12: 6337a 1387832i bk13: 6335a 1384064i bk14: 6277a 1389275i bk15: 6213a 1394062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.532251
Row_Buffer_Locality_read = 0.560530
Row_Buffer_Locality_write = 0.239192
Bank_Level_Parallism = 3.814027
Bank_Level_Parallism_Col = 2.656316
Bank_Level_Parallism_Ready = 1.545883
write_to_read_ratio_blp_rw_average = 0.209830
GrpLevelPara = 1.924990 

BW Util details:
bwutil = 0.305671 
total_CMD = 1698216 
util_bw = 519096 
Wasted_Col = 610054 
Wasted_Row = 200756 
Idle = 368310 

BW Util Bottlenecks: 
RCDc_limit = 677225 
RCDWRc_limit = 47182 
WTRc_limit = 232708 
RTWc_limit = 209024 
CCDLc_limit = 107655 
rwq = 0 
CCDLc_limit_alone = 81195 
WTRc_limit_alone = 219126 
RTWc_limit_alone = 196146 

Commands details: 
total_CMD = 1698216 
n_nop = 1473601 
Read = 98521 
Write = 0 
L2_Alloc = 0 
L2_WB = 31253 
n_act = 50530 
n_pre = 50514 
n_ref = 0 
n_req = 108028 
total_req = 129774 

Dual Bus Interface Util: 
issued_total_row = 101044 
issued_total_col = 129774 
Row_Bus_Util =  0.059500 
CoL_Bus_Util = 0.076418 
Either_Row_CoL_Bus_Util = 0.132265 
Issued_on_Two_Bus_Simul_Util = 0.003653 
issued_two_Eff = 0.027616 
queue_avg = 5.269722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26972
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1474049 n_act=50438 n_pre=50422 n_ref_event=0 n_req=107420 n_rd=97934 n_rd_L2_A=0 n_write=0 n_wr_bk=31203 bw_util=0.3042
n_activity=1460551 dram_eff=0.3537
bk0: 6203a 1400614i bk1: 6398a 1395619i bk2: 5820a 1424243i bk3: 5930a 1413329i bk4: 5741a 1422731i bk5: 5874a 1413516i bk6: 5963a 1401611i bk7: 5941a 1400736i bk8: 6175a 1394504i bk9: 6291a 1385361i bk10: 6131a 1398361i bk11: 6172a 1401127i bk12: 6230a 1397982i bk13: 6336a 1392014i bk14: 6301a 1407070i bk15: 6428a 1396611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530460
Row_Buffer_Locality_read = 0.559050
Row_Buffer_Locality_write = 0.235294
Bank_Level_Parallism = 3.674103
Bank_Level_Parallism_Col = 2.563655
Bank_Level_Parallism_Ready = 1.503152
write_to_read_ratio_blp_rw_average = 0.206272
GrpLevelPara = 1.898055 

BW Util details:
bwutil = 0.304171 
total_CMD = 1698216 
util_bw = 516548 
Wasted_Col = 615000 
Wasted_Row = 196704 
Idle = 369964 

BW Util Bottlenecks: 
RCDc_limit = 678546 
RCDWRc_limit = 49229 
WTRc_limit = 239514 
RTWc_limit = 196343 
CCDLc_limit = 108251 
rwq = 0 
CCDLc_limit_alone = 82639 
WTRc_limit_alone = 226044 
RTWc_limit_alone = 184201 

Commands details: 
total_CMD = 1698216 
n_nop = 1474049 
Read = 97934 
Write = 0 
L2_Alloc = 0 
L2_WB = 31203 
n_act = 50438 
n_pre = 50422 
n_ref = 0 
n_req = 107420 
total_req = 129137 

Dual Bus Interface Util: 
issued_total_row = 100860 
issued_total_col = 129137 
Row_Bus_Util =  0.059392 
CoL_Bus_Util = 0.076043 
Either_Row_CoL_Bus_Util = 0.132001 
Issued_on_Two_Bus_Simul_Util = 0.003433 
issued_two_Eff = 0.026007 
queue_avg = 4.575158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.57516
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1473129 n_act=50887 n_pre=50871 n_ref_event=0 n_req=107787 n_rd=98251 n_rd_L2_A=0 n_write=0 n_wr_bk=31362 bw_util=0.3053
n_activity=1460630 dram_eff=0.355
bk0: 6407a 1379340i bk1: 6297a 1391500i bk2: 5902a 1401843i bk3: 5859a 1409259i bk4: 5971a 1405276i bk5: 5800a 1407442i bk6: 6019a 1391010i bk7: 5903a 1400417i bk8: 6362a 1381233i bk9: 6207a 1389586i bk10: 6216a 1394560i bk11: 6204a 1396162i bk12: 6242a 1387453i bk13: 6146a 1394553i bk14: 6343a 1381536i bk15: 6373a 1381439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.527893
Row_Buffer_Locality_read = 0.555109
Row_Buffer_Locality_write = 0.247483
Bank_Level_Parallism = 3.794696
Bank_Level_Parallism_Col = 2.637676
Bank_Level_Parallism_Ready = 1.528385
write_to_read_ratio_blp_rw_average = 0.208835
GrpLevelPara = 1.920681 

BW Util details:
bwutil = 0.305292 
total_CMD = 1698216 
util_bw = 518452 
Wasted_Col = 611948 
Wasted_Row = 196509 
Idle = 371307 

BW Util Bottlenecks: 
RCDc_limit = 681387 
RCDWRc_limit = 48302 
WTRc_limit = 241861 
RTWc_limit = 207498 
CCDLc_limit = 109566 
rwq = 0 
CCDLc_limit_alone = 82832 
WTRc_limit_alone = 227762 
RTWc_limit_alone = 194863 

Commands details: 
total_CMD = 1698216 
n_nop = 1473129 
Read = 98251 
Write = 0 
L2_Alloc = 0 
L2_WB = 31362 
n_act = 50887 
n_pre = 50871 
n_ref = 0 
n_req = 107787 
total_req = 129613 

Dual Bus Interface Util: 
issued_total_row = 101758 
issued_total_col = 129613 
Row_Bus_Util =  0.059921 
CoL_Bus_Util = 0.076323 
Either_Row_CoL_Bus_Util = 0.132543 
Issued_on_Two_Bus_Simul_Util = 0.003700 
issued_two_Eff = 0.027918 
queue_avg = 5.184238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.18424
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1474182 n_act=50338 n_pre=50322 n_ref_event=0 n_req=107559 n_rd=98047 n_rd_L2_A=0 n_write=0 n_wr_bk=31296 bw_util=0.3047
n_activity=1459333 dram_eff=0.3545
bk0: 6332a 1388525i bk1: 6321a 1389218i bk2: 5688a 1431911i bk3: 5847a 1415020i bk4: 5905a 1403236i bk5: 5825a 1409478i bk6: 5947a 1398676i bk7: 6011a 1396716i bk8: 6205a 1395132i bk9: 6318a 1389136i bk10: 6152a 1401237i bk11: 6174a 1399957i bk12: 6260a 1389594i bk13: 6238a 1399491i bk14: 6379a 1386655i bk15: 6445a 1390235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.531996
Row_Buffer_Locality_read = 0.559997
Row_Buffer_Locality_write = 0.243377
Bank_Level_Parallism = 3.725676
Bank_Level_Parallism_Col = 2.625679
Bank_Level_Parallism_Ready = 1.525428
write_to_read_ratio_blp_rw_average = 0.207654
GrpLevelPara = 1.909976 

BW Util details:
bwutil = 0.304656 
total_CMD = 1698216 
util_bw = 517372 
Wasted_Col = 609514 
Wasted_Row = 199825 
Idle = 371505 

BW Util Bottlenecks: 
RCDc_limit = 674937 
RCDWRc_limit = 47654 
WTRc_limit = 239146 
RTWc_limit = 200024 
CCDLc_limit = 108432 
rwq = 0 
CCDLc_limit_alone = 82010 
WTRc_limit_alone = 224754 
RTWc_limit_alone = 187994 

Commands details: 
total_CMD = 1698216 
n_nop = 1474182 
Read = 98047 
Write = 0 
L2_Alloc = 0 
L2_WB = 31296 
n_act = 50338 
n_pre = 50322 
n_ref = 0 
n_req = 107559 
total_req = 129343 

Dual Bus Interface Util: 
issued_total_row = 100660 
issued_total_col = 129343 
Row_Bus_Util =  0.059274 
CoL_Bus_Util = 0.076164 
Either_Row_CoL_Bus_Util = 0.131923 
Issued_on_Two_Bus_Simul_Util = 0.003515 
issued_two_Eff = 0.026643 
queue_avg = 4.874723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.87472
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1472747 n_act=50839 n_pre=50823 n_ref_event=0 n_req=108290 n_rd=98718 n_rd_L2_A=0 n_write=0 n_wr_bk=31413 bw_util=0.3065
n_activity=1460499 dram_eff=0.3564
bk0: 6287a 1390876i bk1: 6567a 1371205i bk2: 5787a 1413521i bk3: 5855a 1418907i bk4: 5815a 1408618i bk5: 6007a 1405185i bk6: 5994a 1402085i bk7: 5894a 1398521i bk8: 6387a 1374422i bk9: 6323a 1380588i bk10: 6154a 1392222i bk11: 6227a 1388839i bk12: 6392a 1382040i bk13: 6285a 1397435i bk14: 6392a 1385921i bk15: 6352a 1394609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530529
Row_Buffer_Locality_read = 0.559027
Row_Buffer_Locality_write = 0.236628
Bank_Level_Parallism = 3.778834
Bank_Level_Parallism_Col = 2.613929
Bank_Level_Parallism_Ready = 1.530333
write_to_read_ratio_blp_rw_average = 0.206776
GrpLevelPara = 1.910921 

BW Util details:
bwutil = 0.306512 
total_CMD = 1698216 
util_bw = 520524 
Wasted_Col = 610644 
Wasted_Row = 198066 
Idle = 368982 

BW Util Bottlenecks: 
RCDc_limit = 678059 
RCDWRc_limit = 48438 
WTRc_limit = 237452 
RTWc_limit = 199225 
CCDLc_limit = 108355 
rwq = 0 
CCDLc_limit_alone = 82351 
WTRc_limit_alone = 223636 
RTWc_limit_alone = 187037 

Commands details: 
total_CMD = 1698216 
n_nop = 1472747 
Read = 98718 
Write = 0 
L2_Alloc = 0 
L2_WB = 31413 
n_act = 50839 
n_pre = 50823 
n_ref = 0 
n_req = 108290 
total_req = 130131 

Dual Bus Interface Util: 
issued_total_row = 101662 
issued_total_col = 130131 
Row_Bus_Util =  0.059864 
CoL_Bus_Util = 0.076628 
Either_Row_CoL_Bus_Util = 0.132768 
Issued_on_Two_Bus_Simul_Util = 0.003724 
issued_two_Eff = 0.028048 
queue_avg = 4.986477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98648
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1473130 n_act=50743 n_pre=50727 n_ref_event=0 n_req=107938 n_rd=98410 n_rd_L2_A=0 n_write=0 n_wr_bk=31240 bw_util=0.3054
n_activity=1456902 dram_eff=0.356
bk0: 6229a 1393719i bk1: 6280a 1390229i bk2: 5778a 1424411i bk3: 5896a 1413673i bk4: 5953a 1408586i bk5: 5817a 1413721i bk6: 5914a 1399436i bk7: 5982a 1398667i bk8: 6330a 1391570i bk9: 6303a 1382737i bk10: 6315a 1391416i bk11: 6242a 1397775i bk12: 6200a 1396774i bk13: 6326a 1391827i bk14: 6425a 1385590i bk15: 6420a 1394647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529888
Row_Buffer_Locality_read = 0.557911
Row_Buffer_Locality_write = 0.240449
Bank_Level_Parallism = 3.730782
Bank_Level_Parallism_Col = 2.583738
Bank_Level_Parallism_Ready = 1.512281
write_to_read_ratio_blp_rw_average = 0.206475
GrpLevelPara = 1.902835 

BW Util details:
bwutil = 0.305379 
total_CMD = 1698216 
util_bw = 518600 
Wasted_Col = 612267 
Wasted_Row = 196152 
Idle = 371197 

BW Util Bottlenecks: 
RCDc_limit = 679213 
RCDWRc_limit = 48420 
WTRc_limit = 236742 
RTWc_limit = 193878 
CCDLc_limit = 106680 
rwq = 0 
CCDLc_limit_alone = 82381 
WTRc_limit_alone = 223657 
RTWc_limit_alone = 182664 

Commands details: 
total_CMD = 1698216 
n_nop = 1473130 
Read = 98410 
Write = 0 
L2_Alloc = 0 
L2_WB = 31240 
n_act = 50743 
n_pre = 50727 
n_ref = 0 
n_req = 107938 
total_req = 129650 

Dual Bus Interface Util: 
issued_total_row = 101470 
issued_total_col = 129650 
Row_Bus_Util =  0.059751 
CoL_Bus_Util = 0.076345 
Either_Row_CoL_Bus_Util = 0.132543 
Issued_on_Two_Bus_Simul_Util = 0.003553 
issued_two_Eff = 0.026808 
queue_avg = 4.768590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.76859
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1473075 n_act=50813 n_pre=50797 n_ref_event=0 n_req=108070 n_rd=98575 n_rd_L2_A=0 n_write=0 n_wr_bk=31272 bw_util=0.3058
n_activity=1460386 dram_eff=0.3557
bk0: 6248a 1386728i bk1: 6230a 1382396i bk2: 5843a 1409116i bk3: 5939a 1411832i bk4: 5864a 1410585i bk5: 5889a 1408506i bk6: 6052a 1397820i bk7: 6007a 1401438i bk8: 6330a 1383545i bk9: 6261a 1388230i bk10: 6325a 1387229i bk11: 6263a 1396158i bk12: 6186a 1393550i bk13: 6396a 1381069i bk14: 6419a 1374886i bk15: 6323a 1391756i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529814
Row_Buffer_Locality_read = 0.558103
Row_Buffer_Locality_write = 0.236124
Bank_Level_Parallism = 3.788582
Bank_Level_Parallism_Col = 2.605636
Bank_Level_Parallism_Ready = 1.509099
write_to_read_ratio_blp_rw_average = 0.208468
GrpLevelPara = 1.915084 

BW Util details:
bwutil = 0.305843 
total_CMD = 1698216 
util_bw = 519388 
Wasted_Col = 610428 
Wasted_Row = 196283 
Idle = 372117 

BW Util Bottlenecks: 
RCDc_limit = 677664 
RCDWRc_limit = 48743 
WTRc_limit = 243377 
RTWc_limit = 196964 
CCDLc_limit = 107618 
rwq = 0 
CCDLc_limit_alone = 82725 
WTRc_limit_alone = 229510 
RTWc_limit_alone = 185938 

Commands details: 
total_CMD = 1698216 
n_nop = 1473075 
Read = 98575 
Write = 0 
L2_Alloc = 0 
L2_WB = 31272 
n_act = 50813 
n_pre = 50797 
n_ref = 0 
n_req = 108070 
total_req = 129847 

Dual Bus Interface Util: 
issued_total_row = 101610 
issued_total_col = 129847 
Row_Bus_Util =  0.059833 
CoL_Bus_Util = 0.076461 
Either_Row_CoL_Bus_Util = 0.132575 
Issued_on_Two_Bus_Simul_Util = 0.003719 
issued_two_Eff = 0.028054 
queue_avg = 4.890840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.89084
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1698216 n_nop=1473194 n_act=50818 n_pre=50802 n_ref_event=0 n_req=107673 n_rd=98120 n_rd_L2_A=0 n_write=0 n_wr_bk=31423 bw_util=0.3051
n_activity=1463371 dram_eff=0.3541
bk0: 6426a 1389575i bk1: 6281a 1384058i bk2: 5886a 1415575i bk3: 5857a 1416458i bk4: 5803a 1414142i bk5: 5896a 1409378i bk6: 5881a 1408788i bk7: 6006a 1397680i bk8: 6258a 1385161i bk9: 6361a 1378368i bk10: 6159a 1396892i bk11: 6135a 1394840i bk12: 6215a 1392266i bk13: 6138a 1397914i bk14: 6423a 1395866i bk15: 6395a 1389050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528034
Row_Buffer_Locality_read = 0.556828
Row_Buffer_Locality_write = 0.232283
Bank_Level_Parallism = 3.717362
Bank_Level_Parallism_Col = 2.576391
Bank_Level_Parallism_Ready = 1.511036
write_to_read_ratio_blp_rw_average = 0.206000
GrpLevelPara = 1.899236 

BW Util details:
bwutil = 0.305127 
total_CMD = 1698216 
util_bw = 518172 
Wasted_Col = 617254 
Wasted_Row = 198688 
Idle = 364102 

BW Util Bottlenecks: 
RCDc_limit = 681799 
RCDWRc_limit = 48693 
WTRc_limit = 243646 
RTWc_limit = 196469 
CCDLc_limit = 108469 
rwq = 0 
CCDLc_limit_alone = 82783 
WTRc_limit_alone = 229775 
RTWc_limit_alone = 184654 

Commands details: 
total_CMD = 1698216 
n_nop = 1473194 
Read = 98120 
Write = 0 
L2_Alloc = 0 
L2_WB = 31423 
n_act = 50818 
n_pre = 50802 
n_ref = 0 
n_req = 107673 
total_req = 129543 

Dual Bus Interface Util: 
issued_total_row = 101620 
issued_total_col = 129543 
Row_Bus_Util =  0.059839 
CoL_Bus_Util = 0.076282 
Either_Row_CoL_Bus_Util = 0.132505 
Issued_on_Two_Bus_Simul_Util = 0.003616 
issued_two_Eff = 0.027291 
queue_avg = 4.778169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.77817

========= L2 cache stats =========
L2_cache_bank[0]: Access = 189275, Miss = 62976, Miss_rate = 0.333, Pending_hits = 588, Reservation_fails = 0
L2_cache_bank[1]: Access = 184600, Miss = 63868, Miss_rate = 0.346, Pending_hits = 169, Reservation_fails = 743
L2_cache_bank[2]: Access = 186033, Miss = 63717, Miss_rate = 0.343, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 185568, Miss = 63688, Miss_rate = 0.343, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 185921, Miss = 63961, Miss_rate = 0.344, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 186469, Miss = 63240, Miss_rate = 0.339, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[6]: Access = 186532, Miss = 63770, Miss_rate = 0.342, Pending_hits = 208, Reservation_fails = 331
L2_cache_bank[7]: Access = 187690, Miss = 63505, Miss_rate = 0.338, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[8]: Access = 189333, Miss = 63869, Miss_rate = 0.337, Pending_hits = 635, Reservation_fails = 728
L2_cache_bank[9]: Access = 186702, Miss = 63312, Miss_rate = 0.339, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 184856, Miss = 62828, Miss_rate = 0.340, Pending_hits = 170, Reservation_fails = 761
L2_cache_bank[11]: Access = 186082, Miss = 63685, Miss_rate = 0.342, Pending_hits = 188, Reservation_fails = 742
L2_cache_bank[12]: Access = 208988, Miss = 63753, Miss_rate = 0.305, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 185823, Miss = 63136, Miss_rate = 0.340, Pending_hits = 185, Reservation_fails = 190
L2_cache_bank[14]: Access = 185543, Miss = 63237, Miss_rate = 0.341, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 188256, Miss = 63486, Miss_rate = 0.337, Pending_hits = 190, Reservation_fails = 697
L2_cache_bank[16]: Access = 190862, Miss = 63541, Miss_rate = 0.333, Pending_hits = 594, Reservation_fails = 563
L2_cache_bank[17]: Access = 186189, Miss = 63777, Miss_rate = 0.343, Pending_hits = 191, Reservation_fails = 408
L2_cache_bank[18]: Access = 185188, Miss = 63510, Miss_rate = 0.343, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 185298, Miss = 63511, Miss_rate = 0.343, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[20]: Access = 187120, Miss = 63604, Miss_rate = 0.340, Pending_hits = 589, Reservation_fails = 74
L2_cache_bank[21]: Access = 184710, Miss = 63549, Miss_rate = 0.344, Pending_hits = 178, Reservation_fails = 684
L2_cache_bank[22]: Access = 185307, Miss = 63510, Miss_rate = 0.343, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[23]: Access = 185651, Miss = 63365, Miss_rate = 0.341, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4497996
L2_total_cache_misses = 1524398
L2_total_cache_miss_rate = 0.3389
L2_total_cache_pending_hits = 6841
L2_total_cache_reservation_fails = 9585
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2667397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6841
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 381987
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9585
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 799081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6841
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 299360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 104569
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 238761
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3855306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 642690
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 157
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.191
L2_cache_fill_port_util = 0.074

icnt_total_pkts_mem_to_simt=4497996
icnt_total_pkts_simt_to_mem=4497996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4497996
Req_Network_cycles = 662216
Req_Network_injected_packets_per_cycle =       6.7923 
Req_Network_conflicts_per_cycle =       2.4594
Req_Network_conflicts_per_cycle_util =       2.7354
Req_Bank_Level_Parallism =       7.5545
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.5898
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4556

Reply_Network_injected_packets_num = 4497996
Reply_Network_cycles = 662216
Reply_Network_injected_packets_per_cycle =        6.7923
Reply_Network_conflicts_per_cycle =        3.6358
Reply_Network_conflicts_per_cycle_util =       4.0311
Reply_Bank_Level_Parallism =       7.5308
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.1564
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2264
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 16 sec (1216 sec)
gpgpu_simulation_rate = 74173 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
gpgpu_silicon_slowdown = 2509191x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0460..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e024c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis2PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis2PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z4mis2PiS_S_S_S_S_S_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z4mis2PiS_S_S_S_S_S_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 39616
gpu_sim_insn = 8658123
gpu_ipc =     218.5512
gpu_tot_sim_cycle = 701832
gpu_tot_sim_insn = 98852735
gpu_tot_ipc =     140.8496
gpu_tot_issued_cta = 21033
gpu_occupancy = 55.5532% 
gpu_tot_occupancy = 71.9362% 
max_total_param_size = 0
gpu_stall_dramfull = 84760
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5107
partiton_level_parallism_total  =       6.6071
partiton_level_parallism_util =       4.8286
partiton_level_parallism_util_total  =       7.4302
L2_BW  =     153.3464 GB/Sec
L2_BW_total  =     288.5982 GB/Sec
gpu_total_sim_rate=77653

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 237367, Miss = 151695, Miss_rate = 0.639, Pending_hits = 5675, Reservation_fails = 56879
	L1D_cache_core[1]: Access = 241812, Miss = 149967, Miss_rate = 0.620, Pending_hits = 5760, Reservation_fails = 45037
	L1D_cache_core[2]: Access = 235830, Miss = 140161, Miss_rate = 0.594, Pending_hits = 5494, Reservation_fails = 38095
	L1D_cache_core[3]: Access = 237366, Miss = 146799, Miss_rate = 0.618, Pending_hits = 5699, Reservation_fails = 55239
	L1D_cache_core[4]: Access = 246147, Miss = 157577, Miss_rate = 0.640, Pending_hits = 5879, Reservation_fails = 59803
	L1D_cache_core[5]: Access = 245203, Miss = 159202, Miss_rate = 0.649, Pending_hits = 6060, Reservation_fails = 55066
	L1D_cache_core[6]: Access = 240407, Miss = 145819, Miss_rate = 0.607, Pending_hits = 5753, Reservation_fails = 45536
	L1D_cache_core[7]: Access = 244564, Miss = 149109, Miss_rate = 0.610, Pending_hits = 5766, Reservation_fails = 46292
	L1D_cache_core[8]: Access = 238841, Miss = 150111, Miss_rate = 0.628, Pending_hits = 5725, Reservation_fails = 52130
	L1D_cache_core[9]: Access = 238382, Miss = 143968, Miss_rate = 0.604, Pending_hits = 5702, Reservation_fails = 40994
	L1D_cache_core[10]: Access = 239460, Miss = 145562, Miss_rate = 0.608, Pending_hits = 5710, Reservation_fails = 42831
	L1D_cache_core[11]: Access = 245201, Miss = 147754, Miss_rate = 0.603, Pending_hits = 5726, Reservation_fails = 39922
	L1D_cache_core[12]: Access = 246431, Miss = 154116, Miss_rate = 0.625, Pending_hits = 5769, Reservation_fails = 50715
	L1D_cache_core[13]: Access = 237477, Miss = 147352, Miss_rate = 0.620, Pending_hits = 5649, Reservation_fails = 36621
	L1D_cache_core[14]: Access = 247358, Miss = 150944, Miss_rate = 0.610, Pending_hits = 5834, Reservation_fails = 46383
	L1D_cache_core[15]: Access = 244084, Miss = 148135, Miss_rate = 0.607, Pending_hits = 5789, Reservation_fails = 46240
	L1D_cache_core[16]: Access = 235203, Miss = 145190, Miss_rate = 0.617, Pending_hits = 5661, Reservation_fails = 44110
	L1D_cache_core[17]: Access = 238611, Miss = 144386, Miss_rate = 0.605, Pending_hits = 5602, Reservation_fails = 34884
	L1D_cache_core[18]: Access = 248702, Miss = 146417, Miss_rate = 0.589, Pending_hits = 5659, Reservation_fails = 46305
	L1D_cache_core[19]: Access = 237198, Miss = 147462, Miss_rate = 0.622, Pending_hits = 5493, Reservation_fails = 48479
	L1D_cache_core[20]: Access = 242930, Miss = 151189, Miss_rate = 0.622, Pending_hits = 5870, Reservation_fails = 49482
	L1D_cache_core[21]: Access = 242017, Miss = 154140, Miss_rate = 0.637, Pending_hits = 5747, Reservation_fails = 56208
	L1D_cache_core[22]: Access = 244727, Miss = 152569, Miss_rate = 0.623, Pending_hits = 5715, Reservation_fails = 51814
	L1D_cache_core[23]: Access = 245078, Miss = 155417, Miss_rate = 0.634, Pending_hits = 5696, Reservation_fails = 54434
	L1D_cache_core[24]: Access = 244793, Miss = 149071, Miss_rate = 0.609, Pending_hits = 5961, Reservation_fails = 44592
	L1D_cache_core[25]: Access = 244961, Miss = 147759, Miss_rate = 0.603, Pending_hits = 5757, Reservation_fails = 31217
	L1D_cache_core[26]: Access = 241531, Miss = 150808, Miss_rate = 0.624, Pending_hits = 5709, Reservation_fails = 50327
	L1D_cache_core[27]: Access = 236780, Miss = 143923, Miss_rate = 0.608, Pending_hits = 5610, Reservation_fails = 35950
	L1D_cache_core[28]: Access = 239849, Miss = 146666, Miss_rate = 0.611, Pending_hits = 5809, Reservation_fails = 50819
	L1D_cache_core[29]: Access = 246090, Miss = 144665, Miss_rate = 0.588, Pending_hits = 5745, Reservation_fails = 34108
	L1D_total_cache_accesses = 7254400
	L1D_total_cache_misses = 4467933
	L1D_total_cache_miss_rate = 0.6159
	L1D_total_cache_pending_hits = 172024
	L1D_total_cache_reservation_fails = 1390512
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2445301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2765947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1269827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1219113
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 218502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 264371
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6602385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 652015

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 611382
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 120685
ctas_completed 21033, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
8820, 8390, 9384, 9389, 9041, 8521, 8620, 9307, 9644, 8653, 8838, 9559, 7533, 9032, 9137, 9045, 8428, 9259, 7747, 7915, 9099, 8848, 10095, 8947, 10444, 9440, 8754, 9345, 9863, 8460, 8659, 7978, 
gpgpu_n_tot_thrd_icount = 276191968
gpgpu_n_tot_w_icount = 8630999
gpgpu_n_stall_shd_mem = 1798429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3985060
gpgpu_n_mem_write_global = 652015
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12159425
gpgpu_n_store_insn = 2509075
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18247296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1576426
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1455447	W0_Idle:1185315	W0_Scoreboard:65692451	W1:1982321	W2:908947	W3:590833	W4:433922	W5:342338	W6:280290	W7:244077	W8:205090	W9:173791	W10:148519	W11:125217	W12:106948	W13:91292	W14:80955	W15:73729	W16:67915	W17:63399	W18:57719	W19:56753	W20:50349	W21:48398	W22:45383	W23:44606	W24:40692	W25:39728	W26:35906	W27:35149	W28:26628	W29:23021	W30:17891	W31:9488	W32:2179705
single_issue_nums: WS0:2151427	WS1:2164681	WS2:2155406	WS3:2159485	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31880480 {8:3985060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26080600 {40:652015,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 159402400 {40:3985060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5216120 {8:652015,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 319 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 5 
mrq_lat_table:718542 	27379 	39202 	72546 	211122 	156584 	106610 	51245 	26532 	5013 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2325573 	2089400 	189450 	26796 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3754526 	334565 	340054 	202648 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2908286 	900367 	483614 	231805 	82548 	24256 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	1223 	29 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        64        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        64        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        65        64        64        64        64        65        64 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        64        64        64        65        64        64        65 
dram[6]:        64        64        64        64        64        65        65        68        64        65        64        64        65        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        64        65        65        64        67        65        65        68        66        64        64        64        64        64        64        64 
dram[9]:        64        65        65        64        64        67        64        63        64        64        65        64        65        64        64        64 
dram[10]:        64        65        65        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.221958  2.148466  2.317260  2.315547  2.328814  2.268232  2.253112  2.212572  2.110428  2.212540  2.208729  2.193510  2.226998  2.268834  2.253026  2.197456 
dram[1]:  2.232450  2.196830  2.392071  2.369375  2.293848  2.305403  2.208600  2.220651  2.164693  2.164243  2.186441  2.158231  2.190687  2.234497  2.184764  2.182000 
dram[2]:  2.173082  2.169963  2.308042  2.318377  2.271295  2.276478  2.160072  2.172414  2.121938  2.171503  2.202624  2.153214  2.196693  2.200409  2.194805  2.217810 
dram[3]:  2.201777  2.228013  2.292358  2.312844  2.311803  2.277723  2.192861  2.213446  2.148159  2.196956  2.156367  2.242771  2.245677  2.258451  2.168328  2.264275 
dram[4]:  2.223121  2.190831  2.310946  2.358794  2.401569  2.327912  2.185307  2.209592  2.183062  2.156926  2.196606  2.182923  2.213888  2.180903  2.222516  2.225633 
dram[5]:  2.216031  2.236262  2.363483  2.296931  2.359658  2.337744  2.176848  2.216703  2.133603  2.136842  2.173939  2.205646  2.185685  2.199244  2.222092  2.237102 
dram[6]:  2.135792  2.216192  2.292422  2.315235  2.311852  2.299967  2.198297  2.207154  2.147067  2.144630  2.207738  2.222222  2.199647  2.257502  2.176471  2.168032 
dram[7]:  2.179804  2.180081  2.404285  2.343209  2.262636  2.330672  2.223815  2.215717  2.173201  2.181924  2.243227  2.243194  2.235680  2.237451  2.153436  2.206680 
dram[8]:  2.185992  2.179437  2.277089  2.377537  2.293771  2.286856  2.225926  2.204107  2.133911  2.177317  2.222089  2.222687  2.193410  2.247835  2.216388  2.253846 
dram[9]:  2.213904  2.182821  2.346608  2.293355  2.285393  2.347768  2.218040  2.178365  2.167097  2.140909  2.215766  2.223712  2.240606  2.207979  2.183027  2.212156 
dram[10]:  2.196769  2.173217  2.282051  2.313214  2.318888  2.326410  2.241262  2.250626  2.173249  2.221100  2.166619  2.229899  2.231487  2.151173  2.162230  2.207657 
dram[11]:  2.202415  2.154044  2.361603  2.294501  2.309901  2.268897  2.271795  2.183197  2.137852  2.144272  2.195296  2.178794  2.216240  2.219542  2.196454  2.182979 
average row locality = 1414791/635951 = 2.224685
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6796      7073      6345      6384      6249      6593      6425      6616      6873      6863      6791      6766      6711      6819      6948      6931 
dram[1]:      6985      6949      6420      6408      6362      6468      6610      6575      6989      6935      6809      6769      6763      6783      7010      6967 
dram[2]:      6942      6891      6454      6374      6415      6377      6557      6463      7024      6811      6896      6687      6918      6891      6937      6909 
dram[3]:      7005      6847      6415      6498      6394      6238      6659      6692      6857      6840      6833      6776      6871      6880      6945      6903 
dram[4]:      7005      6969      6498      6396      6392      6363      6636      6434      6852      6716      6859      6712      6907      6911      6867      6793 
dram[5]:      6757      6944      6370      6456      6254      6421      6490      6479      6711      6858      6703      6747      6800      6903      6897      7045 
dram[6]:      6963      6870      6422      6384      6508      6330      6570      6450      6907      6757      6762      6772      6817      6726      6937      6996 
dram[7]:      6882      6854      6222      6386      6423      6350      6466      6546      6767      6851      6703      6751      6838      6801      6995      7053 
dram[8]:      6832      7121      6335      6396      6350      6526      6551      6438      6959      6901      6731      6787      6985      6866      6996      6950 
dram[9]:      6779      6822      6318      6431      6476      6348      6454      6510      6887      6859      6906      6806      6741      6878      7043      7033 
dram[10]:      6796      6775      6388      6452      6393      6430      6595      6527      6882      6820      6894      6819      6753      6954      7031      6929 
dram[11]:      6968      6847      6420      6390      6344      6424      6433      6563      6826      6909      6712      6697      6800      6707      6995      7005 
total dram reads = 1287881
bank skew: 7121/6222 = 1.14
chip skew: 107802/106835 = 1.01
number of total write accesses:
dram[0]:      2204      2226      2049      2063      2037      2153      2072      2173      2192      2111      2070      2130      2074      2099      2205      2170 
dram[1]:      2208      2191      2078      2081      2098      2111      2057      2119      2218      2114      2156      2075      2140      2093      2175      2186 
dram[2]:      2193      2220      2096      2090      2130      2048      2100      2133      2184      2127      2137      2104      2122      2095      2174      2182 
dram[3]:      2176      2181      2071      2083      2101      2093      2101      2121      2159      2158      2154      2155      2137      2133      2162      2163 
dram[4]:      2218      2201      2110      2035      2075      2087      2125      2128      2090      2123      2136      2124      2119      2188      2185      2178 
dram[5]:      2187      2167      2047      2109      2081      2071      2113      2122      2155      2103      2140      2176      2079      2132      2165      2182 
dram[6]:      2195      2235      2095      2091      2069      2107      2130      2097      2134      2144      2104      2149      2118      2114      2210      2196 
dram[7]:      2222      2172      2016      2114      2067      2104      2162      2096      2124      2139      2137      2183      2132      2092      2202      2194 
dram[8]:      2166      2248      2052      2085      2077      2038      2129      2094      2161      2138      2147      2143      2131      2147      2217      2161 
dram[9]:      2184      2224      2057      2086      2092      2084      2213      2087      2139      2141      2174      2118      2112      2111      2182      2188 
dram[10]:      2193      2205      2075      2048      2036      2043      2110      2112      2140      2111      2166      2169      2107      2131      2242      2222 
dram[11]:      2206      2210      2114      2114      2109      2024      2118      2080      2171      2155      2121      2052      2124      2140      2198      2237 
total dram writes = 409515
bank skew: 2248/2016 = 1.12
chip skew: 34192/34028 = 1.00
average mf latency per bank:
dram[0]:        939       855      1118      1109       988       938       915       864       785       810       799       799       800       766       758       792
dram[1]:        915       921      1084      1102       985       948       888       883       769       799       759       763       741       782       742       744
dram[2]:        901       912      1055      1063       953      1005       892       877       765       808       766       785       746       757       736       763
dram[3]:        921       958      1070      1067      1017      1050       859       868       821       806       765       799       762       760       764       782
dram[4]:        920       958      1085      1087      1031       997       880       878       857       834       786       763       755       744       774       776
dram[5]:        949       957      1096      1042       984      1000       845       895       811       807       746       759       756       739       728       731
dram[6]:        937       893      1064      1035       989      1003       878       909       781       798       801       796       777       775      1372       718
dram[7]:        898       922      1142      1123      1001       992       901       911       792       801       800       784       769       779       730       759
dram[8]:        938       907      1146      1142      1042       965       876       905       793       819       811       781       755       750       759       771
dram[9]:        953       917      1076      1020       949       982       876       881       780       818       750       774       761       778       760       739
dram[10]:        925       948      1036      1026      1008       975       875       852       815       805       762       757       777       738       742       742
dram[11]:        899       901      1052      1056      1015      1012       880       888       777       776       759       795       753       763       727       725
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1559294 n_act=52775 n_pre=52759 n_ref_event=0 n_req=117718 n_rd=107183 n_rd_L2_A=0 n_write=0 n_wr_bk=34028 bw_util=0.3138
n_activity=1532754 dram_eff=0.3685
bk0: 6796a 1479367i bk1: 7073a 1465186i bk2: 6345a 1501198i bk3: 6384a 1499380i bk4: 6249a 1503516i bk5: 6593a 1483155i bk6: 6425a 1496528i bk7: 6616a 1473056i bk8: 6873a 1460047i bk9: 6863a 1470829i bk10: 6791a 1476067i bk11: 6766a 1471096i bk12: 6711a 1479692i bk13: 6819a 1481472i bk14: 6948a 1476246i bk15: 6931a 1473961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551683
Row_Buffer_Locality_read = 0.582583
Row_Buffer_Locality_write = 0.237304
Bank_Level_Parallism = 3.763273
Bank_Level_Parallism_Col = 2.649992
Bank_Level_Parallism_Ready = 1.526306
write_to_read_ratio_blp_rw_average = 0.218144
GrpLevelPara = 1.935648 

BW Util details:
bwutil = 0.313836 
total_CMD = 1799808 
util_bw = 564844 
Wasted_Col = 636357 
Wasted_Row = 198971 
Idle = 399636 

BW Util Bottlenecks: 
RCDc_limit = 691633 
RCDWRc_limit = 52060 
WTRc_limit = 254266 
RTWc_limit = 224207 
CCDLc_limit = 119941 
rwq = 0 
CCDLc_limit_alone = 91135 
WTRc_limit_alone = 239543 
RTWc_limit_alone = 210124 

Commands details: 
total_CMD = 1799808 
n_nop = 1559294 
Read = 107183 
Write = 0 
L2_Alloc = 0 
L2_WB = 34028 
n_act = 52775 
n_pre = 52759 
n_ref = 0 
n_req = 117718 
total_req = 141211 

Dual Bus Interface Util: 
issued_total_row = 105534 
issued_total_col = 141211 
Row_Bus_Util =  0.058636 
CoL_Bus_Util = 0.078459 
Either_Row_CoL_Bus_Util = 0.133633 
Issued_on_Two_Bus_Simul_Util = 0.003462 
issued_two_Eff = 0.025907 
queue_avg = 5.141182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.14118
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558051 n_act=53158 n_pre=53142 n_ref_event=0 n_req=118353 n_rd=107802 n_rd_L2_A=0 n_write=0 n_wr_bk=34100 bw_util=0.3154
n_activity=1536474 dram_eff=0.3694
bk0: 6985a 1469952i bk1: 6949a 1467446i bk2: 6420a 1505050i bk3: 6408a 1501480i bk4: 6362a 1496110i bk5: 6468a 1493855i bk6: 6610a 1475159i bk7: 6575a 1479939i bk8: 6989a 1460882i bk9: 6935a 1462907i bk10: 6809a 1471299i bk11: 6769a 1468858i bk12: 6763a 1469158i bk13: 6783a 1478189i bk14: 7010a 1468172i bk15: 6967a 1468930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550852
Row_Buffer_Locality_read = 0.582049
Row_Buffer_Locality_write = 0.232111
Bank_Level_Parallism = 3.785812
Bank_Level_Parallism_Col = 2.657451
Bank_Level_Parallism_Ready = 1.524278
write_to_read_ratio_blp_rw_average = 0.220655
GrpLevelPara = 1.948188 

BW Util details:
bwutil = 0.315371 
total_CMD = 1799808 
util_bw = 567608 
Wasted_Col = 637097 
Wasted_Row = 201610 
Idle = 393493 

BW Util Bottlenecks: 
RCDc_limit = 695533 
RCDWRc_limit = 51805 
WTRc_limit = 253897 
RTWc_limit = 228291 
CCDLc_limit = 118622 
rwq = 0 
CCDLc_limit_alone = 89802 
WTRc_limit_alone = 239118 
RTWc_limit_alone = 214250 

Commands details: 
total_CMD = 1799808 
n_nop = 1558051 
Read = 107802 
Write = 0 
L2_Alloc = 0 
L2_WB = 34100 
n_act = 53158 
n_pre = 53142 
n_ref = 0 
n_req = 118353 
total_req = 141902 

Dual Bus Interface Util: 
issued_total_row = 106300 
issued_total_col = 141902 
Row_Bus_Util =  0.059062 
CoL_Bus_Util = 0.078843 
Either_Row_CoL_Bus_Util = 0.134324 
Issued_on_Two_Bus_Simul_Util = 0.003581 
issued_two_Eff = 0.026659 
queue_avg = 5.163674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.16367
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1557376 n_act=53589 n_pre=53573 n_ref_event=0 n_req=118123 n_rd=107546 n_rd_L2_A=0 n_write=0 n_wr_bk=34135 bw_util=0.3149
n_activity=1536267 dram_eff=0.3689
bk0: 6942a 1471973i bk1: 6891a 1469843i bk2: 6454a 1495156i bk3: 6374a 1498879i bk4: 6415a 1486179i bk5: 6377a 1491784i bk6: 6557a 1474850i bk7: 6463a 1480609i bk8: 7024a 1459950i bk9: 6811a 1468634i bk10: 6896a 1470897i bk11: 6687a 1476007i bk12: 6918a 1472584i bk13: 6891a 1467510i bk14: 6937a 1473593i bk15: 6909a 1475940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546329
Row_Buffer_Locality_read = 0.577781
Row_Buffer_Locality_write = 0.226529
Bank_Level_Parallism = 3.786373
Bank_Level_Parallism_Col = 2.639460
Bank_Level_Parallism_Ready = 1.516227
write_to_read_ratio_blp_rw_average = 0.217024
GrpLevelPara = 1.935373 

BW Util details:
bwutil = 0.314880 
total_CMD = 1799808 
util_bw = 566724 
Wasted_Col = 642042 
Wasted_Row = 197918 
Idle = 393124 

BW Util Bottlenecks: 
RCDc_limit = 702477 
RCDWRc_limit = 53246 
WTRc_limit = 256786 
RTWc_limit = 222806 
CCDLc_limit = 117389 
rwq = 0 
CCDLc_limit_alone = 89633 
WTRc_limit_alone = 242436 
RTWc_limit_alone = 209400 

Commands details: 
total_CMD = 1799808 
n_nop = 1557376 
Read = 107546 
Write = 0 
L2_Alloc = 0 
L2_WB = 34135 
n_act = 53589 
n_pre = 53573 
n_ref = 0 
n_req = 118123 
total_req = 141681 

Dual Bus Interface Util: 
issued_total_row = 107162 
issued_total_col = 141681 
Row_Bus_Util =  0.059541 
CoL_Bus_Util = 0.078720 
Either_Row_CoL_Bus_Util = 0.134699 
Issued_on_Two_Bus_Simul_Util = 0.003562 
issued_two_Eff = 0.026445 
queue_avg = 4.987962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.98796
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558301 n_act=53026 n_pre=53010 n_ref_event=0 n_req=118238 n_rd=107653 n_rd_L2_A=0 n_write=0 n_wr_bk=34148 bw_util=0.3151
n_activity=1535497 dram_eff=0.3694
bk0: 7005a 1467940i bk1: 6847a 1476400i bk2: 6415a 1500565i bk3: 6498a 1496679i bk4: 6394a 1493590i bk5: 6238a 1493597i bk6: 6659a 1478663i bk7: 6692a 1474979i bk8: 6857a 1465322i bk9: 6840a 1470211i bk10: 6833a 1472362i bk11: 6776a 1475071i bk12: 6871a 1472076i bk13: 6880a 1472726i bk14: 6945a 1470918i bk15: 6903a 1476505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551532
Row_Buffer_Locality_read = 0.582074
Row_Buffer_Locality_write = 0.240907
Bank_Level_Parallism = 3.778440
Bank_Level_Parallism_Col = 2.663975
Bank_Level_Parallism_Ready = 1.534457
write_to_read_ratio_blp_rw_average = 0.216712
GrpLevelPara = 1.940055 

BW Util details:
bwutil = 0.315147 
total_CMD = 1799808 
util_bw = 567204 
Wasted_Col = 638321 
Wasted_Row = 198011 
Idle = 396272 

BW Util Bottlenecks: 
RCDc_limit = 697640 
RCDWRc_limit = 51015 
WTRc_limit = 255357 
RTWc_limit = 220658 
CCDLc_limit = 118737 
rwq = 0 
CCDLc_limit_alone = 89903 
WTRc_limit_alone = 240012 
RTWc_limit_alone = 207169 

Commands details: 
total_CMD = 1799808 
n_nop = 1558301 
Read = 107653 
Write = 0 
L2_Alloc = 0 
L2_WB = 34148 
n_act = 53026 
n_pre = 53010 
n_ref = 0 
n_req = 118238 
total_req = 141801 

Dual Bus Interface Util: 
issued_total_row = 106036 
issued_total_col = 141801 
Row_Bus_Util =  0.058915 
CoL_Bus_Util = 0.078787 
Either_Row_CoL_Bus_Util = 0.134185 
Issued_on_Two_Bus_Simul_Util = 0.003517 
issued_two_Eff = 0.026210 
queue_avg = 5.311248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.31125
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1559181 n_act=52818 n_pre=52802 n_ref_event=0 n_req=117892 n_rd=107310 n_rd_L2_A=0 n_write=0 n_wr_bk=34122 bw_util=0.3143
n_activity=1535814 dram_eff=0.3684
bk0: 7005a 1465022i bk1: 6969a 1459670i bk2: 6498a 1485371i bk3: 6396a 1497517i bk4: 6392a 1492817i bk5: 6363a 1484102i bk6: 6636a 1468850i bk7: 6434a 1478520i bk8: 6852a 1463745i bk9: 6716a 1458631i bk10: 6859a 1463222i bk11: 6712a 1469642i bk12: 6907a 1468183i bk13: 6911a 1461022i bk14: 6867a 1469795i bk15: 6793a 1472759i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551980
Row_Buffer_Locality_read = 0.583245
Row_Buffer_Locality_write = 0.234927
Bank_Level_Parallism = 3.855057
Bank_Level_Parallism_Col = 2.712048
Bank_Level_Parallism_Ready = 1.548807
write_to_read_ratio_blp_rw_average = 0.222258
GrpLevelPara = 1.960667 

BW Util details:
bwutil = 0.314327 
total_CMD = 1799808 
util_bw = 565728 
Wasted_Col = 633027 
Wasted_Row = 203389 
Idle = 397664 

BW Util Bottlenecks: 
RCDc_limit = 691215 
RCDWRc_limit = 51695 
WTRc_limit = 248223 
RTWc_limit = 235573 
CCDLc_limit = 117911 
rwq = 0 
CCDLc_limit_alone = 88545 
WTRc_limit_alone = 233835 
RTWc_limit_alone = 220595 

Commands details: 
total_CMD = 1799808 
n_nop = 1559181 
Read = 107310 
Write = 0 
L2_Alloc = 0 
L2_WB = 34122 
n_act = 52818 
n_pre = 52802 
n_ref = 0 
n_req = 117892 
total_req = 141432 

Dual Bus Interface Util: 
issued_total_row = 105620 
issued_total_col = 141432 
Row_Bus_Util =  0.058684 
CoL_Bus_Util = 0.078582 
Either_Row_CoL_Bus_Util = 0.133696 
Issued_on_Two_Bus_Simul_Util = 0.003570 
issued_two_Eff = 0.026701 
queue_avg = 5.523247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.52325
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1559646 n_act=52691 n_pre=52675 n_ref_event=0 n_req=117374 n_rd=106835 n_rd_L2_A=0 n_write=0 n_wr_bk=34029 bw_util=0.3131
n_activity=1534334 dram_eff=0.3672
bk0: 6757a 1483723i bk1: 6944a 1479018i bk2: 6370a 1507091i bk3: 6456a 1498370i bk4: 6254a 1504414i bk5: 6421a 1495840i bk6: 6490a 1486285i bk7: 6479a 1483852i bk8: 6711a 1476214i bk9: 6858a 1468258i bk10: 6703a 1476925i bk11: 6747a 1483150i bk12: 6800a 1478366i bk13: 6903a 1472239i bk14: 6897a 1489528i bk15: 7045a 1475913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551085
Row_Buffer_Locality_read = 0.582421
Row_Buffer_Locality_write = 0.233419
Bank_Level_Parallism = 3.713997
Bank_Level_Parallism_Col = 2.615130
Bank_Level_Parallism_Ready = 1.505398
write_to_read_ratio_blp_rw_average = 0.218407
GrpLevelPara = 1.934173 

BW Util details:
bwutil = 0.313065 
total_CMD = 1799808 
util_bw = 563456 
Wasted_Col = 638117 
Wasted_Row = 199149 
Idle = 399086 

BW Util Bottlenecks: 
RCDc_limit = 692486 
RCDWRc_limit = 53607 
WTRc_limit = 255100 
RTWc_limit = 222464 
CCDLc_limit = 119087 
rwq = 0 
CCDLc_limit_alone = 90387 
WTRc_limit_alone = 240736 
RTWc_limit_alone = 208128 

Commands details: 
total_CMD = 1799808 
n_nop = 1559646 
Read = 106835 
Write = 0 
L2_Alloc = 0 
L2_WB = 34029 
n_act = 52691 
n_pre = 52675 
n_ref = 0 
n_req = 117374 
total_req = 140864 

Dual Bus Interface Util: 
issued_total_row = 105366 
issued_total_col = 140864 
Row_Bus_Util =  0.058543 
CoL_Bus_Util = 0.078266 
Either_Row_CoL_Bus_Util = 0.133438 
Issued_on_Two_Bus_Simul_Util = 0.003371 
issued_two_Eff = 0.025266 
queue_avg = 4.873640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.87364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558649 n_act=53154 n_pre=53138 n_ref_event=0 n_req=117779 n_rd=107171 n_rd_L2_A=0 n_write=0 n_wr_bk=34188 bw_util=0.3142
n_activity=1534845 dram_eff=0.3684
bk0: 6963a 1462028i bk1: 6870a 1473271i bk2: 6422a 1486442i bk3: 6384a 1492521i bk4: 6508a 1488549i bk5: 6330a 1489868i bk6: 6570a 1471282i bk7: 6450a 1483570i bk8: 6907a 1462369i bk9: 6757a 1471850i bk10: 6762a 1476432i bk11: 6772a 1476003i bk12: 6817a 1468907i bk13: 6726a 1473776i bk14: 6937a 1462361i bk15: 6996a 1462086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548697
Row_Buffer_Locality_read = 0.578823
Row_Buffer_Locality_write = 0.244344
Bank_Level_Parallism = 3.831070
Bank_Level_Parallism_Col = 2.689451
Bank_Level_Parallism_Ready = 1.531957
write_to_read_ratio_blp_rw_average = 0.220575
GrpLevelPara = 1.954789 

BW Util details:
bwutil = 0.314165 
total_CMD = 1799808 
util_bw = 565436 
Wasted_Col = 635123 
Wasted_Row = 199171 
Idle = 400078 

BW Util Bottlenecks: 
RCDc_limit = 695581 
RCDWRc_limit = 52626 
WTRc_limit = 257590 
RTWc_limit = 232654 
CCDLc_limit = 119732 
rwq = 0 
CCDLc_limit_alone = 90161 
WTRc_limit_alone = 242590 
RTWc_limit_alone = 218083 

Commands details: 
total_CMD = 1799808 
n_nop = 1558649 
Read = 107171 
Write = 0 
L2_Alloc = 0 
L2_WB = 34188 
n_act = 53154 
n_pre = 53138 
n_ref = 0 
n_req = 117779 
total_req = 141359 

Dual Bus Interface Util: 
issued_total_row = 106292 
issued_total_col = 141359 
Row_Bus_Util =  0.059057 
CoL_Bus_Util = 0.078541 
Either_Row_CoL_Bus_Util = 0.133992 
Issued_on_Two_Bus_Simul_Util = 0.003607 
issued_two_Eff = 0.026920 
queue_avg = 5.484434 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.48443
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1559837 n_act=52563 n_pre=52547 n_ref_event=0 n_req=117460 n_rd=106888 n_rd_L2_A=0 n_write=0 n_wr_bk=34156 bw_util=0.3135
n_activity=1533218 dram_eff=0.368
bk0: 6882a 1471570i bk1: 6854a 1473957i bk2: 6222a 1515514i bk3: 6386a 1498355i bk4: 6423a 1486731i bk5: 6350a 1491382i bk6: 6466a 1481702i bk7: 6546a 1481379i bk8: 6767a 1476022i bk9: 6851a 1470380i bk10: 6703a 1482310i bk11: 6751a 1480010i bk12: 6838a 1471836i bk13: 6801a 1478448i bk14: 6995a 1465299i bk15: 7053a 1470211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552503
Row_Buffer_Locality_read = 0.583199
Row_Buffer_Locality_write = 0.242149
Bank_Level_Parallism = 3.764495
Bank_Level_Parallism_Col = 2.677764
Bank_Level_Parallism_Ready = 1.526298
write_to_read_ratio_blp_rw_average = 0.220375
GrpLevelPara = 1.947509 

BW Util details:
bwutil = 0.313465 
total_CMD = 1799808 
util_bw = 564176 
Wasted_Col = 632688 
Wasted_Row = 202469 
Idle = 400475 

BW Util Bottlenecks: 
RCDc_limit = 688910 
RCDWRc_limit = 51976 
WTRc_limit = 255110 
RTWc_limit = 226078 
CCDLc_limit = 118805 
rwq = 0 
CCDLc_limit_alone = 89468 
WTRc_limit_alone = 239907 
RTWc_limit_alone = 211944 

Commands details: 
total_CMD = 1799808 
n_nop = 1559837 
Read = 106888 
Write = 0 
L2_Alloc = 0 
L2_WB = 34156 
n_act = 52563 
n_pre = 52547 
n_ref = 0 
n_req = 117460 
total_req = 141044 

Dual Bus Interface Util: 
issued_total_row = 105110 
issued_total_col = 141044 
Row_Bus_Util =  0.058401 
CoL_Bus_Util = 0.078366 
Either_Row_CoL_Bus_Util = 0.133331 
Issued_on_Two_Bus_Simul_Util = 0.003435 
issued_two_Eff = 0.025766 
queue_avg = 5.123151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.12315
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558309 n_act=53099 n_pre=53083 n_ref_event=0 n_req=118322 n_rd=107724 n_rd_L2_A=0 n_write=0 n_wr_bk=34134 bw_util=0.3153
n_activity=1534688 dram_eff=0.3697
bk0: 6832a 1473983i bk1: 7121a 1453740i bk2: 6335a 1495231i bk3: 6396a 1502507i bk4: 6350a 1490698i bk5: 6526a 1488048i bk6: 6551a 1485182i bk7: 6438a 1479826i bk8: 6959a 1454187i bk9: 6901a 1462579i bk10: 6731a 1473284i bk11: 6787a 1470987i bk12: 6985a 1463193i bk13: 6866a 1477189i bk14: 6996a 1465905i bk15: 6950a 1473161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551233
Row_Buffer_Locality_read = 0.582498
Row_Buffer_Locality_write = 0.233440
Bank_Level_Parallism = 3.818794
Bank_Level_Parallism_Col = 2.670198
Bank_Level_Parallism_Ready = 1.536854
write_to_read_ratio_blp_rw_average = 0.218897
GrpLevelPara = 1.947621 

BW Util details:
bwutil = 0.315274 
total_CMD = 1799808 
util_bw = 567432 
Wasted_Col = 634145 
Wasted_Row = 200477 
Idle = 397754 

BW Util Bottlenecks: 
RCDc_limit = 692628 
RCDWRc_limit = 52749 
WTRc_limit = 253700 
RTWc_limit = 225552 
CCDLc_limit = 118766 
rwq = 0 
CCDLc_limit_alone = 89687 
WTRc_limit_alone = 239104 
RTWc_limit_alone = 211069 

Commands details: 
total_CMD = 1799808 
n_nop = 1558309 
Read = 107724 
Write = 0 
L2_Alloc = 0 
L2_WB = 34134 
n_act = 53099 
n_pre = 53083 
n_ref = 0 
n_req = 118322 
total_req = 141858 

Dual Bus Interface Util: 
issued_total_row = 106182 
issued_total_col = 141858 
Row_Bus_Util =  0.058996 
CoL_Bus_Util = 0.078818 
Either_Row_CoL_Bus_Util = 0.134180 
Issued_on_Two_Bus_Simul_Util = 0.003634 
issued_two_Eff = 0.027085 
queue_avg = 5.268333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26833
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558605 n_act=52977 n_pre=52961 n_ref_event=0 n_req=117907 n_rd=107291 n_rd_L2_A=0 n_write=0 n_wr_bk=34192 bw_util=0.3144
n_activity=1530870 dram_eff=0.3697
bk0: 6779a 1479086i bk1: 6822a 1473428i bk2: 6318a 1507640i bk3: 6431a 1496700i bk4: 6476a 1493240i bk5: 6348a 1498757i bk6: 6454a 1482606i bk7: 6510a 1481143i bk8: 6887a 1472627i bk9: 6859a 1463654i bk10: 6906a 1470477i bk11: 6806a 1478183i bk12: 6741a 1478885i bk13: 6878a 1474454i bk14: 7043a 1464584i bk15: 7033a 1474178i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550688
Row_Buffer_Locality_read = 0.581587
Row_Buffer_Locality_write = 0.238414
Bank_Level_Parallism = 3.766093
Bank_Level_Parallism_Col = 2.632974
Bank_Level_Parallism_Ready = 1.512680
write_to_read_ratio_blp_rw_average = 0.219193
GrpLevelPara = 1.939065 

BW Util details:
bwutil = 0.314440 
total_CMD = 1799808 
util_bw = 565932 
Wasted_Col = 635549 
Wasted_Row = 198296 
Idle = 400031 

BW Util Bottlenecks: 
RCDc_limit = 692519 
RCDWRc_limit = 52747 
WTRc_limit = 252533 
RTWc_limit = 219041 
CCDLc_limit = 116899 
rwq = 0 
CCDLc_limit_alone = 90181 
WTRc_limit_alone = 238798 
RTWc_limit_alone = 206058 

Commands details: 
total_CMD = 1799808 
n_nop = 1558605 
Read = 107291 
Write = 0 
L2_Alloc = 0 
L2_WB = 34192 
n_act = 52977 
n_pre = 52961 
n_ref = 0 
n_req = 117907 
total_req = 141483 

Dual Bus Interface Util: 
issued_total_row = 105938 
issued_total_col = 141483 
Row_Bus_Util =  0.058861 
CoL_Bus_Util = 0.078610 
Either_Row_CoL_Bus_Util = 0.134016 
Issued_on_Two_Bus_Simul_Util = 0.003455 
issued_two_Eff = 0.025779 
queue_avg = 5.092185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558716 n_act=53028 n_pre=53012 n_ref_event=0 n_req=117982 n_rd=107438 n_rd_L2_A=0 n_write=0 n_wr_bk=34110 bw_util=0.3146
n_activity=1534586 dram_eff=0.369
bk0: 6796a 1469717i bk1: 6775a 1465622i bk2: 6388a 1492467i bk3: 6452a 1496250i bk4: 6393a 1495791i bk5: 6430a 1490032i bk6: 6595a 1482254i bk7: 6527a 1484560i bk8: 6882a 1465645i bk9: 6820a 1470289i bk10: 6894a 1467877i bk11: 6819a 1476448i bk12: 6753a 1473495i bk13: 6954a 1461554i bk14: 7031a 1452745i bk15: 6929a 1471951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550542
Row_Buffer_Locality_read = 0.581238
Row_Buffer_Locality_write = 0.237766
Bank_Level_Parallism = 3.823692
Bank_Level_Parallism_Col = 2.659446
Bank_Level_Parallism_Ready = 1.513700
write_to_read_ratio_blp_rw_average = 0.220402
GrpLevelPara = 1.950658 

BW Util details:
bwutil = 0.314585 
total_CMD = 1799808 
util_bw = 566192 
Wasted_Col = 633443 
Wasted_Row = 199032 
Idle = 401141 

BW Util Bottlenecks: 
RCDc_limit = 691753 
RCDWRc_limit = 52863 
WTRc_limit = 258746 
RTWc_limit = 223151 
CCDLc_limit = 118025 
rwq = 0 
CCDLc_limit_alone = 90265 
WTRc_limit_alone = 244178 
RTWc_limit_alone = 209959 

Commands details: 
total_CMD = 1799808 
n_nop = 1558716 
Read = 107438 
Write = 0 
L2_Alloc = 0 
L2_WB = 34110 
n_act = 53028 
n_pre = 53012 
n_ref = 0 
n_req = 117982 
total_req = 141548 

Dual Bus Interface Util: 
issued_total_row = 106040 
issued_total_col = 141548 
Row_Bus_Util =  0.058917 
CoL_Bus_Util = 0.078646 
Either_Row_CoL_Bus_Util = 0.133954 
Issued_on_Two_Bus_Simul_Util = 0.003609 
issued_two_Eff = 0.026944 
queue_avg = 5.174216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17422
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1799808 n_nop=1558821 n_act=53073 n_pre=53057 n_ref_event=0 n_req=117643 n_rd=107040 n_rd_L2_A=0 n_write=0 n_wr_bk=34173 bw_util=0.3138
n_activity=1537629 dram_eff=0.3674
bk0: 6968a 1472956i bk1: 6847a 1466415i bk2: 6420a 1497917i bk3: 6390a 1499746i bk4: 6344a 1497081i bk5: 6424a 1490110i bk6: 6433a 1488875i bk7: 6563a 1480644i bk8: 6826a 1466558i bk9: 6909a 1459392i bk10: 6712a 1477147i bk11: 6697a 1477151i bk12: 6800a 1474299i bk13: 6707a 1478629i bk14: 6995a 1475942i bk15: 7005a 1469840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548864
Row_Buffer_Locality_read = 0.580372
Row_Buffer_Locality_write = 0.230784
Bank_Level_Parallism = 3.759300
Bank_Level_Parallism_Col = 2.633346
Bank_Level_Parallism_Ready = 1.516226
write_to_read_ratio_blp_rw_average = 0.218260
GrpLevelPara = 1.937426 

BW Util details:
bwutil = 0.313840 
total_CMD = 1799808 
util_bw = 564852 
Wasted_Col = 640708 
Wasted_Row = 201275 
Idle = 392973 

BW Util Bottlenecks: 
RCDc_limit = 696342 
RCDWRc_limit = 52763 
WTRc_limit = 258552 
RTWc_limit = 223983 
CCDLc_limit = 118993 
rwq = 0 
CCDLc_limit_alone = 90457 
WTRc_limit_alone = 243957 
RTWc_limit_alone = 210042 

Commands details: 
total_CMD = 1799808 
n_nop = 1558821 
Read = 107040 
Write = 0 
L2_Alloc = 0 
L2_WB = 34173 
n_act = 53073 
n_pre = 53057 
n_ref = 0 
n_req = 117643 
total_req = 141213 

Dual Bus Interface Util: 
issued_total_row = 106130 
issued_total_col = 141213 
Row_Bus_Util =  0.058967 
CoL_Bus_Util = 0.078460 
Either_Row_CoL_Bus_Util = 0.133896 
Issued_on_Two_Bus_Simul_Util = 0.003531 
issued_two_Eff = 0.026375 
queue_avg = 5.090044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09004

========= L2 cache stats =========
L2_cache_bank[0]: Access = 195020, Miss = 67515, Miss_rate = 0.346, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 190440, Miss = 68568, Miss_rate = 0.360, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 191805, Miss = 68489, Miss_rate = 0.357, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 191394, Miss = 68337, Miss_rate = 0.357, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 191655, Miss = 68667, Miss_rate = 0.358, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 192249, Miss = 67850, Miss_rate = 0.353, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 192304, Miss = 68450, Miss_rate = 0.356, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 193482, Miss = 68227, Miss_rate = 0.353, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[8]: Access = 195203, Miss = 68523, Miss_rate = 0.351, Pending_hits = 637, Reservation_fails = 728
L2_cache_bank[9]: Access = 192455, Miss = 67885, Miss_rate = 0.353, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 190583, Miss = 67462, Miss_rate = 0.354, Pending_hits = 170, Reservation_fails = 761
L2_cache_bank[11]: Access = 191868, Miss = 68370, Miss_rate = 0.356, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 214782, Miss = 68411, Miss_rate = 0.319, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 191603, Miss = 67858, Miss_rate = 0.354, Pending_hits = 187, Reservation_fails = 190
L2_cache_bank[14]: Access = 191291, Miss = 67858, Miss_rate = 0.355, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 194044, Miss = 68138, Miss_rate = 0.351, Pending_hits = 192, Reservation_fails = 697
L2_cache_bank[16]: Access = 196770, Miss = 68306, Miss_rate = 0.347, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 192024, Miss = 68438, Miss_rate = 0.356, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 190944, Miss = 68196, Miss_rate = 0.357, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 191081, Miss = 68167, Miss_rate = 0.357, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 192977, Miss = 68283, Miss_rate = 0.354, Pending_hits = 590, Reservation_fails = 74
L2_cache_bank[21]: Access = 190512, Miss = 68194, Miss_rate = 0.358, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 191080, Miss = 68160, Miss_rate = 0.357, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 191509, Miss = 68030, Miss_rate = 0.355, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4637075
L2_total_cache_misses = 1636382
L2_total_cache_miss_rate = 0.3529
L2_total_cache_pending_hits = 6866
L2_total_cache_reservation_fails = 10019
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2690313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 412599
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 875282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6866
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303514
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 108992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 239509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3985060
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 652015
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.182
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=4637075
icnt_total_pkts_simt_to_mem=4637075
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4637075
Req_Network_cycles = 701832
Req_Network_injected_packets_per_cycle =       6.6071 
Req_Network_conflicts_per_cycle =       2.3581
Req_Network_conflicts_per_cycle_util =       2.6513
Req_Bank_Level_Parallism =       7.4286
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.3248
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4383

Reply_Network_injected_packets_num = 4637075
Reply_Network_cycles = 701832
Reply_Network_injected_packets_per_cycle =        6.6071
Reply_Network_conflicts_per_cycle =        3.4964
Reply_Network_conflicts_per_cycle_util =       3.9180
Reply_Bank_Level_Parallism =       7.4037
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0970
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2202
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 13 sec (1273 sec)
gpgpu_simulation_rate = 77653 (inst/sec)
gpgpu_simulation_rate = 551 (cycle/sec)
gpgpu_silicon_slowdown = 2477313x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e027c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis3PiS_i 
GPGPU-Sim PTX: pushing kernel '_Z4mis3PiS_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z4mis3PiS_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z4mis3PiS_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 13340
gpu_sim_insn = 5004699
gpu_ipc =     375.1649
gpu_tot_sim_cycle = 715172
gpu_tot_sim_insn = 103857434
gpu_tot_ipc =     145.2202
gpu_tot_issued_cta = 23370
gpu_occupancy = 92.2676% 
gpu_tot_occupancy = 72.1947% 
max_total_param_size = 0
gpu_stall_dramfull = 84760
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.5819
partiton_level_parallism_total  =       6.5880
partiton_level_parallism_util =       9.5416
partiton_level_parallism_util_total  =       7.4562
L2_BW  =     243.8189 GB/Sec
L2_BW_total  =     287.7629 GB/Sec
gpu_total_sim_rate=80198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 239827, Miss = 154155, Miss_rate = 0.643, Pending_hits = 5675, Reservation_fails = 57248
	L1D_cache_core[1]: Access = 244272, Miss = 152427, Miss_rate = 0.624, Pending_hits = 5760, Reservation_fails = 45645
	L1D_cache_core[2]: Access = 238312, Miss = 142643, Miss_rate = 0.599, Pending_hits = 5494, Reservation_fails = 38510
	L1D_cache_core[3]: Access = 239915, Miss = 149348, Miss_rate = 0.623, Pending_hits = 5699, Reservation_fails = 55503
	L1D_cache_core[4]: Access = 248576, Miss = 160006, Miss_rate = 0.644, Pending_hits = 5879, Reservation_fails = 60113
	L1D_cache_core[5]: Access = 247656, Miss = 161655, Miss_rate = 0.653, Pending_hits = 6060, Reservation_fails = 55339
	L1D_cache_core[6]: Access = 242964, Miss = 148376, Miss_rate = 0.611, Pending_hits = 5753, Reservation_fails = 45886
	L1D_cache_core[7]: Access = 247115, Miss = 151660, Miss_rate = 0.614, Pending_hits = 5766, Reservation_fails = 46729
	L1D_cache_core[8]: Access = 241235, Miss = 152505, Miss_rate = 0.632, Pending_hits = 5725, Reservation_fails = 52626
	L1D_cache_core[9]: Access = 240833, Miss = 146419, Miss_rate = 0.608, Pending_hits = 5702, Reservation_fails = 41777
	L1D_cache_core[10]: Access = 241854, Miss = 147956, Miss_rate = 0.612, Pending_hits = 5710, Reservation_fails = 43541
	L1D_cache_core[11]: Access = 247751, Miss = 150304, Miss_rate = 0.607, Pending_hits = 5726, Reservation_fails = 40176
	L1D_cache_core[12]: Access = 248979, Miss = 156664, Miss_rate = 0.629, Pending_hits = 5769, Reservation_fails = 51077
	L1D_cache_core[13]: Access = 239958, Miss = 149833, Miss_rate = 0.624, Pending_hits = 5649, Reservation_fails = 37047
	L1D_cache_core[14]: Access = 249877, Miss = 153463, Miss_rate = 0.614, Pending_hits = 5834, Reservation_fails = 46679
	L1D_cache_core[15]: Access = 246504, Miss = 150555, Miss_rate = 0.611, Pending_hits = 5789, Reservation_fails = 47103
	L1D_cache_core[16]: Access = 237598, Miss = 147585, Miss_rate = 0.621, Pending_hits = 5661, Reservation_fails = 44505
	L1D_cache_core[17]: Access = 241065, Miss = 146840, Miss_rate = 0.609, Pending_hits = 5602, Reservation_fails = 35219
	L1D_cache_core[18]: Access = 251187, Miss = 148902, Miss_rate = 0.593, Pending_hits = 5659, Reservation_fails = 46606
	L1D_cache_core[19]: Access = 239719, Miss = 149983, Miss_rate = 0.626, Pending_hits = 5493, Reservation_fails = 48840
	L1D_cache_core[20]: Access = 245478, Miss = 153737, Miss_rate = 0.626, Pending_hits = 5870, Reservation_fails = 49829
	L1D_cache_core[21]: Access = 244564, Miss = 156687, Miss_rate = 0.641, Pending_hits = 5747, Reservation_fails = 56476
	L1D_cache_core[22]: Access = 247144, Miss = 154986, Miss_rate = 0.627, Pending_hits = 5715, Reservation_fails = 52455
	L1D_cache_core[23]: Access = 247534, Miss = 157873, Miss_rate = 0.638, Pending_hits = 5696, Reservation_fails = 54780
	L1D_cache_core[24]: Access = 247273, Miss = 151551, Miss_rate = 0.613, Pending_hits = 5961, Reservation_fails = 44961
	L1D_cache_core[25]: Access = 247482, Miss = 150280, Miss_rate = 0.607, Pending_hits = 5757, Reservation_fails = 31533
	L1D_cache_core[26]: Access = 244072, Miss = 153349, Miss_rate = 0.628, Pending_hits = 5709, Reservation_fails = 50634
	L1D_cache_core[27]: Access = 239295, Miss = 146438, Miss_rate = 0.612, Pending_hits = 5610, Reservation_fails = 36300
	L1D_cache_core[28]: Access = 242318, Miss = 149135, Miss_rate = 0.615, Pending_hits = 5809, Reservation_fails = 51165
	L1D_cache_core[29]: Access = 248506, Miss = 147081, Miss_rate = 0.592, Pending_hits = 5745, Reservation_fails = 34579
	L1D_total_cache_accesses = 7328863
	L1D_total_cache_misses = 4542396
	L1D_total_cache_miss_rate = 0.6198
	L1D_total_cache_pending_hits = 172024
	L1D_total_cache_reservation_fails = 1402881
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2445301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2775293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1281252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1247151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 227848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 292104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6639769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 689094

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 622807
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 121629
ctas_completed 23370, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9020, 8590, 9584, 9589, 9241, 8721, 8820, 9507, 9844, 8853, 9038, 9759, 7713, 9212, 9317, 9225, 8608, 9439, 7927, 8095, 9279, 9028, 10275, 9127, 10644, 9640, 8954, 9545, 10063, 8660, 8859, 8178, 
gpgpu_n_tot_thrd_icount = 282174048
gpgpu_n_tot_w_icount = 8817939
gpgpu_n_stall_shd_mem = 1798429
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4022444
gpgpu_n_mem_write_global = 689094
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12458492
gpgpu_n_store_insn = 2681743
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 19144704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1576426
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1482869	W0_Idle:1215964	W0_Scoreboard:66438796	W1:1982321	W2:908959	W3:590873	W4:434010	W5:342478	W6:280494	W7:244405	W8:205534	W9:174403	W10:149291	W11:126161	W12:108164	W13:92800	W14:82623	W15:75829	W16:70123	W17:65879	W18:60271	W19:59453	W20:53245	W21:51498	W22:48243	W23:47290	W24:42904	W25:41324	W26:36978	W27:35639	W28:26872	W29:23121	W30:17951	W31:9520	W32:2329283
single_issue_nums: WS0:2198167	WS1:2211421	WS2:2202136	WS3:2206215	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32179552 {8:4022444,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27563760 {40:689094,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 160897760 {40:4022444,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5512752 {8:689094,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 319 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 5 
mrq_lat_table:727280 	29902 	42955 	77785 	218338 	163058 	110473 	52853 	26820 	5017 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2355489 	2130651 	192740 	26802 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3818798 	342048 	342510 	202900 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2954949 	914965 	492689 	235690 	82790 	24256 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	46 	1238 	29 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        64        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        65        64        64        65        65        65        64 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        64        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        64        65        64        64        66        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        64        65        65        64        67        65        65        68        66        64        64        64        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        64        64        65        64        65        64        64        64 
dram[10]:        64        65        65        64        64        65        64        64        64        65        64        64        64        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.275516  2.200220  2.374627  2.373154  2.389659  2.323355  2.307497  2.265053  2.160814  2.262310  2.259982  2.246326  2.278313  2.320738  2.305858  2.247984 
dram[1]:  2.285797  2.251435  2.452365  2.429863  2.351924  2.361908  2.257351  2.275123  2.214266  2.215748  2.237333  2.208225  2.239156  2.285500  2.234428  2.233248 
dram[2]:  2.227363  2.226156  2.363020  2.374918  2.328846  2.331072  2.209365  2.226209  2.171978  2.221034  2.254139  2.203331  2.247399  2.254153  2.246978  2.269869 
dram[3]:  2.256637  2.285546  2.348220  2.368675  2.366721  2.334872  2.244996  2.265006  2.198068  2.247014  2.207045  2.297086  2.298277  2.311085  2.219131  2.316260 
dram[4]:  2.277330  2.244229  2.366881  2.415861  2.458927  2.383878  2.237896  2.264122  2.234049  2.209086  2.248324  2.237278  2.266803  2.232425  2.274378  2.278883 
dram[5]:  2.273509  2.296014  2.419127  2.350048  2.418169  2.392434  2.229110  2.265495  2.182498  2.186119  2.225551  2.259633  2.235260  2.249783  2.273259  2.287612 
dram[6]:  2.188160  2.269309  2.346662  2.372581  2.367623  2.358806  2.246600  2.260762  2.197290  2.194940  2.257701  2.273187  2.251904  2.311070  2.229695  2.219533 
dram[7]:  2.236457  2.236023  2.464523  2.399205  2.315739  2.385124  2.277950  2.269715  2.225788  2.230547  2.294759  2.296051  2.285630  2.290207  2.203300  2.259829 
dram[8]:  2.240243  2.233629  2.331926  2.436511  2.352614  2.343850  2.279127  2.258135  2.182628  2.226648  2.273842  2.275216  2.242156  2.298871  2.268468  2.306014 
dram[9]:  2.269855  2.237009  2.405042  2.346439  2.341643  2.406020  2.273573  2.230699  2.216633  2.189197  2.265039  2.274021  2.293390  2.258837  2.235045  2.264286 
dram[10]:  2.252558  2.229052  2.336240  2.370166  2.373478  2.383000  2.296057  2.305391  2.224584  2.274370  2.218884  2.280166  2.283488  2.200113  2.211334  2.257943 
dram[11]:  2.254644  2.205114  2.416667  2.348769  2.366086  2.325641  2.325678  2.235880  2.189381  2.194978  2.246665  2.229450  2.267476  2.272154  2.247079  2.234295 
average row locality = 1454497/638573 = 2.277730
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7008      7285      6537      6576      6441      6785      6617      6808      7065      7055      6983      6958      6903      7011      7140      7123 
dram[1]:      7197      7161      6612      6600      6554      6660      6802      6767      7181      7127      7001      6961      6955      6975      7202      7159 
dram[2]:      7154      7103      6646      6566      6607      6569      6749      6655      7216      7003      7088      6879      7110      7083      7129      7101 
dram[3]:      7217      7059      6607      6690      6586      6430      6851      6884      7049      7032      7025      6968      7063      7072      7137      7095 
dram[4]:      7217      7181      6690      6588      6584      6555      6828      6626      7044      6908      7051      6904      7099      7103      7059      6985 
dram[5]:      6973      7160      6562      6648      6446      6613      6682      6671      6903      7050      6895      6939      6992      7095      7089      7237 
dram[6]:      7179      7086      6610      6576      6700      6522      6762      6642      7099      6949      6954      6964      7009      6918      7129      7188 
dram[7]:      7098      7070      6414      6578      6615      6542      6658      6738      6959      7043      6895      6943      7030      6993      7187      7245 
dram[8]:      7048      7337      6527      6588      6542      6718      6743      6630      7151      7093      6923      6979      7177      7058      7188      7142 
dram[9]:      6995      7038      6510      6623      6668      6540      6646      6702      7079      7051      7098      6998      6933      7070      7235      7225 
dram[10]:      7008      6987      6580      6644      6585      6622      6787      6719      7074      7012      7086      7011      6945      7146      7223      7121 
dram[11]:      7180      7059      6612      6582      6536      6616      6625      6755      7018      7101      6904      6889      6992      6899      7187      7197 
total dram reads = 1325261
bank skew: 7337/6414 = 1.14
chip skew: 110914/109955 = 1.01
number of total write accesses:
dram[0]:      2226      2254      2067      2076      2053      2171      2091      2188      2206      2135      2088      2147      2101      2123      2224      2186 
dram[1]:      2222      2204      2090      2099      2111      2125      2078      2133      2236      2131      2171      2093      2163      2116      2199      2189 
dram[2]:      2222      2243      2119      2110      2146      2080      2111      2152      2189      2142      2154      2130      2140      2112      2189      2198 
dram[3]:      2194      2195      2095      2094      2119      2111      2122      2135      2181      2180      2175      2169      2153      2153      2187      2180 
dram[4]:      2237      2224      2126      2064      2100      2103      2141      2137      2105      2141      2151      2140      2134      2195      2206      2203 
dram[5]:      2206      2178      2071      2127      2096      2089      2139      2146      2174      2128      2154      2186      2107      2155      2183      2198 
dram[6]:      2213      2255      2111      2101      2086      2124      2153      2118      2165      2165      2122      2172      2144      2132      2230      2224 
dram[7]:      2233      2191      2035      2136      2092      2126      2177      2119      2138      2152      2159      2196      2151      2111      2216      2205 
dram[8]:      2179      2268      2074      2106      2092      2060      2143      2113      2182      2154      2164      2156      2152      2176      2247      2179 
dram[9]:      2210      2240      2071      2106      2121      2095      2225      2095      2160      2161      2197      2136      2131      2130      2199      2213 
dram[10]:      2215      2219      2088      2063      2050      2063      2130      2135      2167      2125      2181      2185      2130      2146      2259      2236 
dram[11]:      2228      2228      2133      2129      2121      2040      2135      2098      2189      2165      2141      2068      2146      2159      2214      2247 
total dram writes = 413040
bank skew: 2268/2035 = 1.11
chip skew: 34515/34336 = 1.01
average mf latency per bank:
dram[0]:        930       848      1108      1099       979       932       907       857       781       805       793       794       794       761       754       787
dram[1]:        908       913      1075      1092       977       941       880       876       764       794       755       758       737       777       739       741
dram[2]:        892       903      1046      1054       946       995       885       870       762       804       762       781       742       753       733       759
dram[3]:        913       950      1060      1058      1008      1041       852       862       815       801       761       795       758       755       759       777
dram[4]:        912       949      1075      1076      1020       989       873       871       851       828       781       758       751       741       770       770
dram[5]:        940       949      1084      1033       976       991       837       887       806       803       742       756       751       735       725       728
dram[6]:        929       885      1054      1027       981       995       870       901       776       794       797       791       772       771      1353       714
dram[7]:        891       914      1129      1113       991       983       893       903       788       797       795       780       764       773       727       756
dram[8]:        930       899      1134      1131      1032       957       870       897       789       815       806       777       751       745       754       767
dram[9]:        943       910      1067      1011       940       974       869       874       775       813       746       769       757       773       756       735
dram[10]:        916       939      1028      1019       999       966       867       845       809       800       758       753       772       734       738       739
dram[11]:        892       894      1042      1047      1007      1003       873       881       772       772       754       791       749       758       724       722
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1589672 n_act=52991 n_pre=52975 n_ref_event=0 n_req=121020 n_rd=110295 n_rd_L2_A=0 n_write=0 n_wr_bk=34336 bw_util=0.3154
n_activity=1551785 dram_eff=0.3728
bk0: 7008a 1508304i bk1: 7285a 1492866i bk2: 6537a 1531624i bk3: 6576a 1529622i bk4: 6441a 1533375i bk5: 6785a 1513312i bk6: 6617a 1526803i bk7: 6808a 1503010i bk8: 7065a 1490464i bk9: 7055a 1500799i bk10: 6983a 1506183i bk11: 6958a 1500426i bk12: 6903a 1507688i bk13: 7011a 1510309i bk14: 7140a 1506230i bk15: 7123a 1503339i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562130
Row_Buffer_Locality_read = 0.593608
Row_Buffer_Locality_write = 0.238415
Bank_Level_Parallism = 3.767932
Bank_Level_Parallism_Col = 2.669103
Bank_Level_Parallism_Ready = 1.522608
write_to_read_ratio_blp_rw_average = 0.222181
GrpLevelPara = 1.945523 

BW Util details:
bwutil = 0.315441 
total_CMD = 1834016 
util_bw = 578524 
Wasted_Col = 640542 
Wasted_Row = 199865 
Idle = 415085 

BW Util Bottlenecks: 
RCDc_limit = 692597 
RCDWRc_limit = 52663 
WTRc_limit = 255199 
RTWc_limit = 231000 
CCDLc_limit = 122363 
rwq = 0 
CCDLc_limit_alone = 92817 
WTRc_limit_alone = 240464 
RTWc_limit_alone = 216189 

Commands details: 
total_CMD = 1834016 
n_nop = 1589672 
Read = 110295 
Write = 0 
L2_Alloc = 0 
L2_WB = 34336 
n_act = 52991 
n_pre = 52975 
n_ref = 0 
n_req = 121020 
total_req = 144631 

Dual Bus Interface Util: 
issued_total_row = 105966 
issued_total_col = 144631 
Row_Bus_Util =  0.057778 
CoL_Bus_Util = 0.078860 
Either_Row_CoL_Bus_Util = 0.133229 
Issued_on_Two_Bus_Simul_Util = 0.003409 
issued_two_Eff = 0.025591 
queue_avg = 5.207154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.20715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1588485 n_act=53368 n_pre=53352 n_ref_event=0 n_req=121641 n_rd=110914 n_rd_L2_A=0 n_write=0 n_wr_bk=34360 bw_util=0.3168
n_activity=1555178 dram_eff=0.3737
bk0: 7197a 1499079i bk1: 7161a 1498003i bk2: 6612a 1535778i bk3: 6600a 1532143i bk4: 6554a 1527287i bk5: 6660a 1524311i bk6: 6802a 1504270i bk7: 6767a 1511369i bk8: 7181a 1490150i bk9: 7127a 1492453i bk10: 7001a 1502322i bk11: 6961a 1498282i bk12: 6955a 1499041i bk13: 6975a 1508349i bk14: 7202a 1498358i bk15: 7159a 1500744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561266
Row_Buffer_Locality_read = 0.593072
Row_Buffer_Locality_write = 0.232404
Bank_Level_Parallism = 3.784036
Bank_Level_Parallism_Col = 2.668560
Bank_Level_Parallism_Ready = 1.519069
write_to_read_ratio_blp_rw_average = 0.223839
GrpLevelPara = 1.955769 

BW Util details:
bwutil = 0.316843 
total_CMD = 1834016 
util_bw = 581096 
Wasted_Col = 641020 
Wasted_Row = 202415 
Idle = 409485 

BW Util Bottlenecks: 
RCDc_limit = 696455 
RCDWRc_limit = 52377 
WTRc_limit = 254678 
RTWc_limit = 233857 
CCDLc_limit = 120916 
rwq = 0 
CCDLc_limit_alone = 91448 
WTRc_limit_alone = 239883 
RTWc_limit_alone = 219184 

Commands details: 
total_CMD = 1834016 
n_nop = 1588485 
Read = 110914 
Write = 0 
L2_Alloc = 0 
L2_WB = 34360 
n_act = 53368 
n_pre = 53352 
n_ref = 0 
n_req = 121641 
total_req = 145274 

Dual Bus Interface Util: 
issued_total_row = 106720 
issued_total_col = 145274 
Row_Bus_Util =  0.058189 
CoL_Bus_Util = 0.079211 
Either_Row_CoL_Bus_Util = 0.133876 
Issued_on_Two_Bus_Simul_Util = 0.003524 
issued_two_Eff = 0.026323 
queue_avg = 5.200610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.20061
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1587774 n_act=53795 n_pre=53779 n_ref_event=0 n_req=121422 n_rd=110658 n_rd_L2_A=0 n_write=0 n_wr_bk=34437 bw_util=0.3165
n_activity=1555197 dram_eff=0.3732
bk0: 7154a 1502490i bk1: 7103a 1499712i bk2: 6646a 1524741i bk3: 6566a 1528915i bk4: 6607a 1516627i bk5: 6569a 1521058i bk6: 6749a 1505809i bk7: 6655a 1511533i bk8: 7216a 1491409i bk9: 7003a 1499138i bk10: 7088a 1501350i bk11: 6879a 1505481i bk12: 7110a 1503563i bk13: 7083a 1498541i bk14: 7129a 1504668i bk15: 7101a 1507738i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556958
Row_Buffer_Locality_read = 0.588941
Row_Buffer_Locality_write = 0.228168
Bank_Level_Parallism = 3.780812
Bank_Level_Parallism_Col = 2.646923
Bank_Level_Parallism_Ready = 1.510875
write_to_read_ratio_blp_rw_average = 0.220005
GrpLevelPara = 1.943125 

BW Util details:
bwutil = 0.316453 
total_CMD = 1834016 
util_bw = 580380 
Wasted_Col = 646039 
Wasted_Row = 198824 
Idle = 408773 

BW Util Bottlenecks: 
RCDc_limit = 703433 
RCDWRc_limit = 53810 
WTRc_limit = 257731 
RTWc_limit = 228738 
CCDLc_limit = 119885 
rwq = 0 
CCDLc_limit_alone = 91390 
WTRc_limit_alone = 243338 
RTWc_limit_alone = 214636 

Commands details: 
total_CMD = 1834016 
n_nop = 1587774 
Read = 110658 
Write = 0 
L2_Alloc = 0 
L2_WB = 34437 
n_act = 53795 
n_pre = 53779 
n_ref = 0 
n_req = 121422 
total_req = 145095 

Dual Bus Interface Util: 
issued_total_row = 107574 
issued_total_col = 145095 
Row_Bus_Util =  0.058655 
CoL_Bus_Util = 0.079113 
Either_Row_CoL_Bus_Util = 0.134264 
Issued_on_Two_Bus_Simul_Util = 0.003504 
issued_two_Eff = 0.026100 
queue_avg = 5.040791 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04079
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1588689 n_act=53240 n_pre=53224 n_ref_event=0 n_req=121549 n_rd=110765 n_rd_L2_A=0 n_write=0 n_wr_bk=34443 bw_util=0.3167
n_activity=1554335 dram_eff=0.3737
bk0: 7217a 1498114i bk1: 7059a 1506804i bk2: 6607a 1529952i bk3: 6690a 1527308i bk4: 6586a 1522973i bk5: 6430a 1522605i bk6: 6851a 1508953i bk7: 6884a 1504783i bk8: 7049a 1494491i bk9: 7032a 1500951i bk10: 7025a 1502009i bk11: 6968a 1504853i bk12: 7063a 1501636i bk13: 7072a 1502805i bk14: 7137a 1500032i bk15: 7095a 1507013i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561987
Row_Buffer_Locality_read = 0.593157
Row_Buffer_Locality_write = 0.241840
Bank_Level_Parallism = 3.781182
Bank_Level_Parallism_Col = 2.680106
Bank_Level_Parallism_Ready = 1.529914
write_to_read_ratio_blp_rw_average = 0.220723
GrpLevelPara = 1.948683 

BW Util details:
bwutil = 0.316700 
total_CMD = 1834016 
util_bw = 580832 
Wasted_Col = 642324 
Wasted_Row = 198743 
Idle = 412117 

BW Util Bottlenecks: 
RCDc_limit = 698518 
RCDWRc_limit = 51710 
WTRc_limit = 256286 
RTWc_limit = 227537 
CCDLc_limit = 121099 
rwq = 0 
CCDLc_limit_alone = 91499 
WTRc_limit_alone = 240911 
RTWc_limit_alone = 213312 

Commands details: 
total_CMD = 1834016 
n_nop = 1588689 
Read = 110765 
Write = 0 
L2_Alloc = 0 
L2_WB = 34443 
n_act = 53240 
n_pre = 53224 
n_ref = 0 
n_req = 121549 
total_req = 145208 

Dual Bus Interface Util: 
issued_total_row = 106464 
issued_total_col = 145208 
Row_Bus_Util =  0.058050 
CoL_Bus_Util = 0.079175 
Either_Row_CoL_Bus_Util = 0.133765 
Issued_on_Two_Bus_Simul_Util = 0.003460 
issued_two_Eff = 0.025863 
queue_avg = 5.356340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.35634
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1589605 n_act=53019 n_pre=53003 n_ref_event=0 n_req=121187 n_rd=110422 n_rd_L2_A=0 n_write=0 n_wr_bk=34407 bw_util=0.3159
n_activity=1554579 dram_eff=0.3727
bk0: 7217a 1495757i bk1: 7181a 1489329i bk2: 6690a 1515593i bk3: 6588a 1527735i bk4: 6584a 1522587i bk5: 6555a 1514430i bk6: 6828a 1499021i bk7: 6626a 1510100i bk8: 7044a 1494676i bk9: 6908a 1488988i bk10: 7051a 1492560i bk11: 6904a 1500064i bk12: 7099a 1499156i bk13: 7103a 1493093i bk14: 7059a 1500814i bk15: 6985a 1502771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562503
Row_Buffer_Locality_read = 0.594284
Row_Buffer_Locality_write = 0.236507
Bank_Level_Parallism = 3.849596
Bank_Level_Parallism_Col = 2.719563
Bank_Level_Parallism_Ready = 1.543391
write_to_read_ratio_blp_rw_average = 0.225216
GrpLevelPara = 1.966166 

BW Util details:
bwutil = 0.315873 
total_CMD = 1834016 
util_bw = 579316 
Wasted_Col = 636914 
Wasted_Row = 204272 
Idle = 413514 

BW Util Bottlenecks: 
RCDc_limit = 692111 
RCDWRc_limit = 52252 
WTRc_limit = 248943 
RTWc_limit = 240134 
CCDLc_limit = 119796 
rwq = 0 
CCDLc_limit_alone = 90000 
WTRc_limit_alone = 234543 
RTWc_limit_alone = 224738 

Commands details: 
total_CMD = 1834016 
n_nop = 1589605 
Read = 110422 
Write = 0 
L2_Alloc = 0 
L2_WB = 34407 
n_act = 53019 
n_pre = 53003 
n_ref = 0 
n_req = 121187 
total_req = 144829 

Dual Bus Interface Util: 
issued_total_row = 106022 
issued_total_col = 144829 
Row_Bus_Util =  0.057809 
CoL_Bus_Util = 0.078968 
Either_Row_CoL_Bus_Util = 0.133265 
Issued_on_Two_Bus_Simul_Util = 0.003511 
issued_two_Eff = 0.026349 
queue_avg = 5.550743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.55074
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1589967 n_act=52928 n_pre=52912 n_ref_event=0 n_req=120696 n_rd=109955 n_rd_L2_A=0 n_write=0 n_wr_bk=34337 bw_util=0.3147
n_activity=1553291 dram_eff=0.3716
bk0: 6973a 1512895i bk1: 7160a 1509617i bk2: 6562a 1537684i bk3: 6648a 1528795i bk4: 6446a 1534353i bk5: 6613a 1525480i bk6: 6682a 1515961i bk7: 6671a 1512231i bk8: 6903a 1506943i bk9: 7050a 1497630i bk10: 6895a 1507889i bk11: 6939a 1512753i bk12: 6992a 1508861i bk13: 7095a 1502401i bk14: 7089a 1519479i bk15: 7237a 1505356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561477
Row_Buffer_Locality_read = 0.593488
Row_Buffer_Locality_write = 0.233777
Bank_Level_Parallism = 3.716235
Bank_Level_Parallism_Col = 2.629863
Bank_Level_Parallism_Ready = 1.502093
write_to_read_ratio_blp_rw_average = 0.221890
GrpLevelPara = 1.942489 

BW Util details:
bwutil = 0.314702 
total_CMD = 1834016 
util_bw = 577168 
Wasted_Col = 642216 
Wasted_Row = 199833 
Idle = 414799 

BW Util Bottlenecks: 
RCDc_limit = 693449 
RCDWRc_limit = 54334 
WTRc_limit = 256111 
RTWc_limit = 228795 
CCDLc_limit = 121387 
rwq = 0 
CCDLc_limit_alone = 92091 
WTRc_limit_alone = 241719 
RTWc_limit_alone = 213891 

Commands details: 
total_CMD = 1834016 
n_nop = 1589967 
Read = 109955 
Write = 0 
L2_Alloc = 0 
L2_WB = 34337 
n_act = 52928 
n_pre = 52912 
n_ref = 0 
n_req = 120696 
total_req = 144292 

Dual Bus Interface Util: 
issued_total_row = 105840 
issued_total_col = 144292 
Row_Bus_Util =  0.057709 
CoL_Bus_Util = 0.078675 
Either_Row_CoL_Bus_Util = 0.133068 
Issued_on_Two_Bus_Simul_Util = 0.003317 
issued_two_Eff = 0.024925 
queue_avg = 4.929977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.92998
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1588975 n_act=53383 n_pre=53367 n_ref_event=0 n_req=121102 n_rd=110287 n_rd_L2_A=0 n_write=0 n_wr_bk=34515 bw_util=0.3158
n_activity=1553941 dram_eff=0.3727
bk0: 7179a 1491780i bk1: 7086a 1502737i bk2: 6610a 1517189i bk3: 6576a 1523747i bk4: 6700a 1518973i bk5: 6522a 1520275i bk6: 6762a 1500638i bk7: 6642a 1514321i bk8: 7099a 1492261i bk9: 6949a 1501610i bk10: 6954a 1506566i bk11: 6964a 1505704i bk12: 7009a 1498656i bk13: 6918a 1504041i bk14: 7129a 1493963i bk15: 7188a 1492160i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559190
Row_Buffer_Locality_read = 0.589943
Row_Buffer_Locality_write = 0.245585
Bank_Level_Parallism = 3.827467
Bank_Level_Parallism_Col = 2.698638
Bank_Level_Parallism_Ready = 1.526393
write_to_read_ratio_blp_rw_average = 0.223995
GrpLevelPara = 1.961002 

BW Util details:
bwutil = 0.315814 
total_CMD = 1834016 
util_bw = 579208 
Wasted_Col = 639541 
Wasted_Row = 199871 
Idle = 415396 

BW Util Bottlenecks: 
RCDc_limit = 696466 
RCDWRc_limit = 53309 
WTRc_limit = 258703 
RTWc_limit = 238294 
CCDLc_limit = 122105 
rwq = 0 
CCDLc_limit_alone = 92082 
WTRc_limit_alone = 243675 
RTWc_limit_alone = 223299 

Commands details: 
total_CMD = 1834016 
n_nop = 1588975 
Read = 110287 
Write = 0 
L2_Alloc = 0 
L2_WB = 34515 
n_act = 53383 
n_pre = 53367 
n_ref = 0 
n_req = 121102 
total_req = 144802 

Dual Bus Interface Util: 
issued_total_row = 106750 
issued_total_col = 144802 
Row_Bus_Util =  0.058206 
CoL_Bus_Util = 0.078954 
Either_Row_CoL_Bus_Util = 0.133609 
Issued_on_Two_Bus_Simul_Util = 0.003550 
issued_two_Eff = 0.026571 
queue_avg = 5.528552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.52855
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1590216 n_act=52786 n_pre=52770 n_ref_event=0 n_req=120779 n_rd=110008 n_rd_L2_A=0 n_write=0 n_wr_bk=34437 bw_util=0.315
n_activity=1552179 dram_eff=0.3722
bk0: 7098a 1502591i bk1: 7070a 1504123i bk2: 6414a 1546690i bk3: 6578a 1526820i bk4: 6615a 1515896i bk5: 6542a 1521001i bk6: 6658a 1512852i bk7: 6738a 1511944i bk8: 6959a 1507302i bk9: 7043a 1501063i bk10: 6895a 1512232i bk11: 6943a 1510874i bk12: 7030a 1502828i bk13: 6993a 1508986i bk14: 7187a 1496364i bk15: 7245a 1501469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.562954
Row_Buffer_Locality_read = 0.594302
Row_Buffer_Locality_write = 0.242782
Bank_Level_Parallism = 3.759958
Bank_Level_Parallism_Col = 2.684770
Bank_Level_Parallism_Ready = 1.520749
write_to_read_ratio_blp_rw_average = 0.223585
GrpLevelPara = 1.954140 

BW Util details:
bwutil = 0.315035 
total_CMD = 1834016 
util_bw = 577780 
Wasted_Col = 636781 
Wasted_Row = 203238 
Idle = 416217 

BW Util Bottlenecks: 
RCDc_limit = 689828 
RCDWRc_limit = 52703 
WTRc_limit = 256133 
RTWc_limit = 231428 
CCDLc_limit = 121205 
rwq = 0 
CCDLc_limit_alone = 91042 
WTRc_limit_alone = 240914 
RTWc_limit_alone = 216484 

Commands details: 
total_CMD = 1834016 
n_nop = 1590216 
Read = 110008 
Write = 0 
L2_Alloc = 0 
L2_WB = 34437 
n_act = 52786 
n_pre = 52770 
n_ref = 0 
n_req = 120779 
total_req = 144445 

Dual Bus Interface Util: 
issued_total_row = 105556 
issued_total_col = 144445 
Row_Bus_Util =  0.057555 
CoL_Bus_Util = 0.078759 
Either_Row_CoL_Bus_Util = 0.132932 
Issued_on_Two_Bus_Simul_Util = 0.003381 
issued_two_Eff = 0.025435 
queue_avg = 5.171877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.17188
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1588667 n_act=53320 n_pre=53304 n_ref_event=0 n_req=121645 n_rd=110844 n_rd_L2_A=0 n_write=0 n_wr_bk=34445 bw_util=0.3169
n_activity=1553556 dram_eff=0.3741
bk0: 7048a 1503951i bk1: 7337a 1484658i bk2: 6527a 1525295i bk3: 6588a 1532090i bk4: 6542a 1520931i bk5: 6718a 1517565i bk6: 6743a 1515087i bk7: 6630a 1509946i bk8: 7151a 1484254i bk9: 7093a 1492024i bk10: 6923a 1502322i bk11: 6979a 1501857i bk12: 7177a 1492848i bk13: 7058a 1506445i bk14: 7188a 1496675i bk15: 7142a 1504440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561675
Row_Buffer_Locality_read = 0.593519
Row_Buffer_Locality_write = 0.234886
Bank_Level_Parallism = 3.818681
Bank_Level_Parallism_Col = 2.682917
Bank_Level_Parallism_Ready = 1.532856
write_to_read_ratio_blp_rw_average = 0.222434
GrpLevelPara = 1.956154 

BW Util details:
bwutil = 0.316876 
total_CMD = 1834016 
util_bw = 581156 
Wasted_Col = 638282 
Wasted_Row = 201067 
Idle = 413511 

BW Util Bottlenecks: 
RCDc_limit = 693563 
RCDWRc_limit = 53433 
WTRc_limit = 254849 
RTWc_limit = 231307 
CCDLc_limit = 121003 
rwq = 0 
CCDLc_limit_alone = 91437 
WTRc_limit_alone = 240228 
RTWc_limit_alone = 216362 

Commands details: 
total_CMD = 1834016 
n_nop = 1588667 
Read = 110844 
Write = 0 
L2_Alloc = 0 
L2_WB = 34445 
n_act = 53320 
n_pre = 53304 
n_ref = 0 
n_req = 121645 
total_req = 145289 

Dual Bus Interface Util: 
issued_total_row = 106624 
issued_total_col = 145289 
Row_Bus_Util =  0.058137 
CoL_Bus_Util = 0.079219 
Either_Row_CoL_Bus_Util = 0.133777 
Issued_on_Two_Bus_Simul_Util = 0.003579 
issued_two_Eff = 0.026754 
queue_avg = 5.339516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33952
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1588954 n_act=53203 n_pre=53187 n_ref_event=0 n_req=121227 n_rd=110411 n_rd_L2_A=0 n_write=0 n_wr_bk=34490 bw_util=0.316
n_activity=1549525 dram_eff=0.3741
bk0: 6995a 1508125i bk1: 7038a 1503234i bk2: 6510a 1537996i bk3: 6623a 1526595i bk4: 6668a 1523838i bk5: 6540a 1529774i bk6: 6646a 1513598i bk7: 6702a 1512697i bk8: 7079a 1502759i bk9: 7051a 1492895i bk10: 7098a 1499987i bk11: 6998a 1508932i bk12: 6933a 1508363i bk13: 7070a 1504233i bk14: 7235a 1496261i bk15: 7225a 1505335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561129
Row_Buffer_Locality_read = 0.592667
Row_Buffer_Locality_write = 0.239183
Bank_Level_Parallism = 3.764356
Bank_Level_Parallism_Col = 2.643501
Bank_Level_Parallism_Ready = 1.507334
write_to_read_ratio_blp_rw_average = 0.222300
GrpLevelPara = 1.945371 

BW Util details:
bwutil = 0.316030 
total_CMD = 1834016 
util_bw = 579604 
Wasted_Col = 639378 
Wasted_Row = 199009 
Idle = 416025 

BW Util Bottlenecks: 
RCDc_limit = 693527 
RCDWRc_limit = 53452 
WTRc_limit = 253489 
RTWc_limit = 223820 
CCDLc_limit = 118883 
rwq = 0 
CCDLc_limit_alone = 91672 
WTRc_limit_alone = 239727 
RTWc_limit_alone = 210371 

Commands details: 
total_CMD = 1834016 
n_nop = 1588954 
Read = 110411 
Write = 0 
L2_Alloc = 0 
L2_WB = 34490 
n_act = 53203 
n_pre = 53187 
n_ref = 0 
n_req = 121227 
total_req = 144901 

Dual Bus Interface Util: 
issued_total_row = 106390 
issued_total_col = 144901 
Row_Bus_Util =  0.058009 
CoL_Bus_Util = 0.079007 
Either_Row_CoL_Bus_Util = 0.133620 
Issued_on_Two_Bus_Simul_Util = 0.003396 
issued_two_Eff = 0.025418 
queue_avg = 5.138597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.1386
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1589115 n_act=53243 n_pre=53227 n_ref_event=0 n_req=121288 n_rd=110550 n_rd_L2_A=0 n_write=0 n_wr_bk=34392 bw_util=0.3161
n_activity=1553247 dram_eff=0.3733
bk0: 7008a 1499359i bk1: 6987a 1496476i bk2: 6580a 1522967i bk3: 6644a 1526823i bk4: 6585a 1526444i bk5: 6622a 1519695i bk6: 6787a 1510927i bk7: 6719a 1514678i bk8: 7074a 1496495i bk9: 7012a 1501650i bk10: 7086a 1498564i bk11: 7011a 1507403i bk12: 6945a 1503554i bk13: 7146a 1492727i bk14: 7223a 1482490i bk15: 7121a 1502703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.561020
Row_Buffer_Locality_read = 0.592356
Row_Buffer_Locality_write = 0.238406
Bank_Level_Parallism = 3.820308
Bank_Level_Parallism_Col = 2.669092
Bank_Level_Parallism_Ready = 1.506974
write_to_read_ratio_blp_rw_average = 0.223855
GrpLevelPara = 1.958729 

BW Util details:
bwutil = 0.316119 
total_CMD = 1834016 
util_bw = 579768 
Wasted_Col = 637190 
Wasted_Row = 199873 
Idle = 417185 

BW Util Bottlenecks: 
RCDc_limit = 692562 
RCDWRc_limit = 53533 
WTRc_limit = 259442 
RTWc_limit = 228685 
CCDLc_limit = 120194 
rwq = 0 
CCDLc_limit_alone = 91849 
WTRc_limit_alone = 244846 
RTWc_limit_alone = 214936 

Commands details: 
total_CMD = 1834016 
n_nop = 1589115 
Read = 110550 
Write = 0 
L2_Alloc = 0 
L2_WB = 34392 
n_act = 53243 
n_pre = 53227 
n_ref = 0 
n_req = 121288 
total_req = 144942 

Dual Bus Interface Util: 
issued_total_row = 106470 
issued_total_col = 144942 
Row_Bus_Util =  0.058053 
CoL_Bus_Util = 0.079030 
Either_Row_CoL_Bus_Util = 0.133533 
Issued_on_Two_Bus_Simul_Util = 0.003550 
issued_two_Eff = 0.026586 
queue_avg = 5.210016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.21002
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1834016 n_nop=1589220 n_act=53297 n_pre=53281 n_ref_event=0 n_req=120941 n_rd=110152 n_rd_L2_A=0 n_write=0 n_wr_bk=34441 bw_util=0.3154
n_activity=1556367 dram_eff=0.3716
bk0: 7180a 1502156i bk1: 7059a 1496056i bk2: 6612a 1528275i bk3: 6582a 1530629i bk4: 6536a 1527807i bk5: 6616a 1520078i bk6: 6625a 1519602i bk7: 6755a 1511178i bk8: 7018a 1496938i bk9: 7101a 1490762i bk10: 6904a 1508066i bk11: 6889a 1507900i bk12: 6992a 1504361i bk13: 6899a 1509689i bk14: 7187a 1506890i bk15: 7197a 1500211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559314
Row_Buffer_Locality_read = 0.591419
Row_Buffer_Locality_write = 0.231532
Bank_Level_Parallism = 3.755066
Bank_Level_Parallism_Col = 2.641312
Bank_Level_Parallism_Ready = 1.509903
write_to_read_ratio_blp_rw_average = 0.221201
GrpLevelPara = 1.944189 

BW Util details:
bwutil = 0.315358 
total_CMD = 1834016 
util_bw = 578372 
Wasted_Col = 644628 
Wasted_Row = 202181 
Idle = 408835 

BW Util Bottlenecks: 
RCDc_limit = 697370 
RCDWRc_limit = 53366 
WTRc_limit = 259408 
RTWc_limit = 229079 
CCDLc_limit = 121105 
rwq = 0 
CCDLc_limit_alone = 92072 
WTRc_limit_alone = 244791 
RTWc_limit_alone = 214663 

Commands details: 
total_CMD = 1834016 
n_nop = 1589220 
Read = 110152 
Write = 0 
L2_Alloc = 0 
L2_WB = 34441 
n_act = 53297 
n_pre = 53281 
n_ref = 0 
n_req = 120941 
total_req = 144593 

Dual Bus Interface Util: 
issued_total_row = 106578 
issued_total_col = 144593 
Row_Bus_Util =  0.058112 
CoL_Bus_Util = 0.078840 
Either_Row_CoL_Bus_Util = 0.133475 
Issued_on_Two_Bus_Simul_Util = 0.003476 
issued_two_Eff = 0.026042 
queue_avg = 5.147141 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.14714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 198122, Miss = 69723, Miss_rate = 0.352, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 193544, Miss = 70810, Miss_rate = 0.366, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 194906, Miss = 70741, Miss_rate = 0.363, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 194496, Miss = 70568, Miss_rate = 0.363, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 194759, Miss = 70867, Miss_rate = 0.364, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 195350, Miss = 70066, Miss_rate = 0.359, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 195408, Miss = 70682, Miss_rate = 0.362, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 196589, Miss = 70466, Miss_rate = 0.358, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[8]: Access = 198306, Miss = 70777, Miss_rate = 0.357, Pending_hits = 637, Reservation_fails = 728
L2_cache_bank[9]: Access = 195554, Miss = 70095, Miss_rate = 0.358, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 193691, Miss = 69701, Miss_rate = 0.360, Pending_hits = 170, Reservation_fails = 761
L2_cache_bank[11]: Access = 194975, Miss = 70614, Miss_rate = 0.362, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 217892, Miss = 70623, Miss_rate = 0.324, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 194707, Miss = 70110, Miss_rate = 0.360, Pending_hits = 187, Reservation_fails = 190
L2_cache_bank[14]: Access = 194400, Miss = 70076, Miss_rate = 0.360, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 197148, Miss = 70375, Miss_rate = 0.357, Pending_hits = 192, Reservation_fails = 697
L2_cache_bank[16]: Access = 199874, Miss = 70583, Miss_rate = 0.353, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 195120, Miss = 70635, Miss_rate = 0.362, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 194047, Miss = 70483, Miss_rate = 0.363, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 194179, Miss = 70430, Miss_rate = 0.363, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 196080, Miss = 70500, Miss_rate = 0.360, Pending_hits = 590, Reservation_fails = 74
L2_cache_bank[21]: Access = 193609, Miss = 70399, Miss_rate = 0.364, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 194176, Miss = 70366, Miss_rate = 0.362, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 194606, Miss = 70185, Miss_rate = 0.361, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4711538
L2_total_cache_misses = 1689875
L2_total_cache_miss_rate = 0.3587
L2_total_cache_pending_hits = 6866
L2_total_cache_reservation_fails = 10019
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2690317
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 903816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6866
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112687
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 251927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4022444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 689094
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.180
L2_cache_fill_port_util = 0.077

icnt_total_pkts_mem_to_simt=4711538
icnt_total_pkts_simt_to_mem=4711538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4711538
Req_Network_cycles = 715172
Req_Network_injected_packets_per_cycle =       6.5880 
Req_Network_conflicts_per_cycle =       2.3650
Req_Network_conflicts_per_cycle_util =       2.6762
Req_Bank_Level_Parallism =       7.4547
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.2624
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4344

Reply_Network_injected_packets_num = 4711538
Reply_Network_cycles = 715172
Reply_Network_injected_packets_per_cycle =        6.5880
Reply_Network_conflicts_per_cycle =        3.4826
Reply_Network_conflicts_per_cycle_util =       3.9277
Reply_Bank_Level_Parallism =       7.4300
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0891
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2196
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 35 sec (1295 sec)
gpgpu_simulation_rate = 80198 (inst/sec)
gpgpu_simulation_rate = 552 (cycle/sec)
gpgpu_silicon_slowdown = 2472826x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f03f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02300 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis1PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis1PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z4mis1PiS_S_S_S_S_S_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z4mis1PiS_S_S_S_S_S_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 15731
gpu_sim_insn = 6594407
gpu_ipc =     419.1982
gpu_tot_sim_cycle = 730903
gpu_tot_sim_insn = 110451841
gpu_tot_ipc =     151.1170
gpu_tot_issued_cta = 25707
gpu_occupancy = 62.8623% 
gpu_tot_occupancy = 72.0726% 
max_total_param_size = 0
gpu_stall_dramfull = 84760
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4728
partiton_level_parallism_total  =       6.4994
partiton_level_parallism_util =       5.8806
partiton_level_parallism_util_total  =       7.4399
L2_BW  =     108.0130 GB/Sec
L2_BW_total  =     283.8942 GB/Sec
gpu_total_sim_rate=83739

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 241051, Miss = 155317, Miss_rate = 0.644, Pending_hits = 5682, Reservation_fails = 58016
	L1D_cache_core[1]: Access = 245600, Miss = 153669, Miss_rate = 0.626, Pending_hits = 5769, Reservation_fails = 46007
	L1D_cache_core[2]: Access = 239674, Miss = 143967, Miss_rate = 0.601, Pending_hits = 5501, Reservation_fails = 39105
	L1D_cache_core[3]: Access = 241191, Miss = 150574, Miss_rate = 0.624, Pending_hits = 5706, Reservation_fails = 55882
	L1D_cache_core[4]: Access = 249921, Miss = 161320, Miss_rate = 0.645, Pending_hits = 5883, Reservation_fails = 60661
	L1D_cache_core[5]: Access = 248956, Miss = 162943, Miss_rate = 0.655, Pending_hits = 6063, Reservation_fails = 56241
	L1D_cache_core[6]: Access = 244359, Miss = 149658, Miss_rate = 0.612, Pending_hits = 5765, Reservation_fails = 46222
	L1D_cache_core[7]: Access = 248482, Miss = 152982, Miss_rate = 0.616, Pending_hits = 5773, Reservation_fails = 47039
	L1D_cache_core[8]: Access = 242718, Miss = 153945, Miss_rate = 0.634, Pending_hits = 5732, Reservation_fails = 52906
	L1D_cache_core[9]: Access = 242245, Miss = 147788, Miss_rate = 0.610, Pending_hits = 5706, Reservation_fails = 42437
	L1D_cache_core[10]: Access = 243142, Miss = 149199, Miss_rate = 0.614, Pending_hits = 5715, Reservation_fails = 43921
	L1D_cache_core[11]: Access = 249183, Miss = 151705, Miss_rate = 0.609, Pending_hits = 5729, Reservation_fails = 40537
	L1D_cache_core[12]: Access = 250355, Miss = 158010, Miss_rate = 0.631, Pending_hits = 5774, Reservation_fails = 51481
	L1D_cache_core[13]: Access = 241380, Miss = 151220, Miss_rate = 0.626, Pending_hits = 5655, Reservation_fails = 37534
	L1D_cache_core[14]: Access = 251260, Miss = 154813, Miss_rate = 0.616, Pending_hits = 5839, Reservation_fails = 47043
	L1D_cache_core[15]: Access = 247897, Miss = 151930, Miss_rate = 0.613, Pending_hits = 5794, Reservation_fails = 47582
	L1D_cache_core[16]: Access = 238777, Miss = 148728, Miss_rate = 0.623, Pending_hits = 5666, Reservation_fails = 45591
	L1D_cache_core[17]: Access = 242483, Miss = 148213, Miss_rate = 0.611, Pending_hits = 5609, Reservation_fails = 35634
	L1D_cache_core[18]: Access = 252386, Miss = 150035, Miss_rate = 0.594, Pending_hits = 5668, Reservation_fails = 46981
	L1D_cache_core[19]: Access = 240937, Miss = 151169, Miss_rate = 0.627, Pending_hits = 5497, Reservation_fails = 49367
	L1D_cache_core[20]: Access = 247000, Miss = 155221, Miss_rate = 0.628, Pending_hits = 5876, Reservation_fails = 50253
	L1D_cache_core[21]: Access = 245798, Miss = 157867, Miss_rate = 0.642, Pending_hits = 5755, Reservation_fails = 57178
	L1D_cache_core[22]: Access = 248482, Miss = 156289, Miss_rate = 0.629, Pending_hits = 5722, Reservation_fails = 52937
	L1D_cache_core[23]: Access = 248907, Miss = 159178, Miss_rate = 0.640, Pending_hits = 5703, Reservation_fails = 55303
	L1D_cache_core[24]: Access = 248529, Miss = 152772, Miss_rate = 0.615, Pending_hits = 5966, Reservation_fails = 45537
	L1D_cache_core[25]: Access = 248844, Miss = 151605, Miss_rate = 0.609, Pending_hits = 5764, Reservation_fails = 31946
	L1D_cache_core[26]: Access = 245426, Miss = 154655, Miss_rate = 0.630, Pending_hits = 5715, Reservation_fails = 50965
	L1D_cache_core[27]: Access = 240429, Miss = 147517, Miss_rate = 0.614, Pending_hits = 5622, Reservation_fails = 36687
	L1D_cache_core[28]: Access = 243561, Miss = 150352, Miss_rate = 0.617, Pending_hits = 5812, Reservation_fails = 51976
	L1D_cache_core[29]: Access = 249949, Miss = 148493, Miss_rate = 0.594, Pending_hits = 5751, Reservation_fails = 35043
	L1D_total_cache_accesses = 7368922
	L1D_total_cache_misses = 4581134
	L1D_total_cache_miss_rate = 0.6217
	L1D_total_cache_pending_hits = 172212
	L1D_total_cache_reservation_fails = 1418012
	L1D_cache_data_port_util = 0.132
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446272
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2785630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1296383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1275319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172212
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228070
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 292115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6679433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 689489

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 637938
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 121629
ctas_completed 25707, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9296, 8866, 9860, 9865, 9500, 8928, 9027, 9714, 9982, 8991, 9176, 10039, 7979, 9373, 9478, 9386, 8944, 9692, 8180, 8348, 9463, 9261, 10459, 9311, 10805, 9900, 9115, 9706, 10247, 8844, 9092, 8362, 
gpgpu_n_tot_thrd_icount = 289451904
gpgpu_n_tot_w_icount = 9045372
gpgpu_n_stall_shd_mem = 1798463
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4060949
gpgpu_n_mem_write_global = 689489
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12760069
gpgpu_n_store_insn = 2682221
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21537792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1576460
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1672538	W0_Idle:1354230	W0_Scoreboard:66917212	W1:1992853	W2:910208	W3:591406	W4:434111	W5:342478	W6:280518	W7:244405	W8:205534	W9:174403	W10:149291	W11:126161	W12:108164	W13:92800	W14:82623	W15:75829	W16:70123	W17:65879	W18:60271	W19:59453	W20:53245	W21:51498	W22:48243	W23:47290	W24:42904	W25:41324	W26:36978	W27:35644	W28:26872	W29:23121	W30:17951	W31:9520	W32:2544272
single_issue_nums: WS0:2255771	WS1:2268261	WS2:2258694	WS3:2262646	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32487592 {8:4060949,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27579560 {40:689489,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 162437960 {40:4060949,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5515912 {8:689489,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1363 
max_icnt2sh_latency = 234 
averagemflatency = 319 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 30 
avg_icnt2sh_latency = 5 
mrq_lat_table:735662 	31711 	44621 	79269 	220671 	163625 	110517 	52853 	26820 	5017 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2371659 	2152934 	193187 	26802 	5856 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3850591 	346586 	344937 	203042 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2985077 	920579 	494929 	236458 	82939 	24257 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1251 	29 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        64        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        65        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        64        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        64        65        64        64        66        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        64        65        65        64        67        65        65        68        66        64        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        64        64        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        64        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.299676  2.231255  2.397750  2.392927  2.407420  2.354186  2.331430  2.280967  2.182679  2.282494  2.280862  2.263420  2.294011  2.340772  2.331765  2.267031 
dram[1]:  2.312301  2.270487  2.479946  2.457372  2.382612  2.382835  2.267857  2.299297  2.237093  2.238149  2.257699  2.224342  2.265223  2.304010  2.251485  2.258046 
dram[2]:  2.249717  2.254349  2.385259  2.393910  2.352302  2.352467  2.229738  2.247874  2.191886  2.244592  2.271594  2.220344  2.259942  2.272939  2.267107  2.289948 
dram[3]:  2.279852  2.305948  2.371567  2.386298  2.391659  2.357472  2.261103  2.287384  2.224113  2.273997  2.226259  2.322125  2.320973  2.334226  2.236395  2.339774 
dram[4]:  2.299138  2.264714  2.394348  2.441783  2.483226  2.404817  2.256785  2.286423  2.254635  2.230814  2.273151  2.259237  2.288630  2.250215  2.297400  2.299140 
dram[5]:  2.295441  2.314018  2.449548  2.375882  2.443274  2.414890  2.253487  2.289190  2.197126  2.205999  2.245892  2.278402  2.257143  2.271177  2.295063  2.311130 
dram[6]:  2.209709  2.298516  2.366591  2.397839  2.387781  2.381467  2.272097  2.277503  2.212958  2.212583  2.275872  2.298485  2.271930  2.335771  2.254411  2.242765 
dram[7]:  2.264740  2.256749  2.479777  2.423382  2.335343  2.409901  2.295722  2.285233  2.247014  2.248340  2.319020  2.319194  2.307829  2.315884  2.223464  2.284657 
dram[8]:  2.261308  2.256993  2.363460  2.458333  2.375734  2.357938  2.300583  2.278602  2.200333  2.243637  2.296959  2.295252  2.261539  2.324036  2.292683  2.325198 
dram[9]:  2.292158  2.265571  2.428859  2.366999  2.364766  2.432288  2.297490  2.251966  2.236737  2.212874  2.292973  2.292899  2.315456  2.277502  2.258519  2.288686 
dram[10]:  2.276013  2.254851  2.359768  2.389484  2.393314  2.400000  2.315595  2.320473  2.240677  2.298105  2.239211  2.300888  2.307025  2.214987  2.230340  2.282954 
dram[11]:  2.275036  2.227234  2.441020  2.365192  2.385448  2.347311  2.349777  2.252187  2.204024  2.212676  2.270438  2.242397  2.292899  2.296641  2.262738  2.254453 
average row locality = 1470782/639663 = 2.299308
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7106      7409      6614      6653      6508      6898      6704      6872      7150      7132      7065      7031      6962      7096      7235      7205 
dram[1]:      7300      7241      6711      6692      6660      6744      6847      6862      7268      7216      7087      7030      7052      7046      7269      7255 
dram[2]:      7244      7213      6734      6643      6699      6647      6823      6733      7306      7097      7163      6954      7174      7152      7208      7186 
dram[3]:      7312      7142      6691      6759      6672      6508      6921      6970      7154      7136      7101      7056      7150      7158      7209      7188 
dram[4]:      7302      7271      6785      6678      6668      6628      6907      6707      7124      6996      7143      6985      7191      7174      7156      7067 
dram[5]:      7062      7233      6660      6745      6532      6703      6778      6757      6966      7128      6971      7014      7075      7186      7175      7330 
dram[6]:      7272      7200      6686      6663      6784      6603      6860      6711      7168      7017      7028      7053      7089      7005      7227      7284 
dram[7]:      7208      7169      6475      6667      6693      6628      6728      6800      7043      7117      6989      7035      7113      7087      7268      7339 
dram[8]:      7148      7437      6643      6669      6627      6774      6821      6712      7229      7167      7020      7067      7252      7152      7286      7227 
dram[9]:      7082      7146      6593      6701      6764      6638      6730      6779      7163      7146      7201      7079      7019      7142      7334      7331 
dram[10]:      7111      7085      6667      6713      6674      6693      6862      6779      7139      7097      7164      7096      7041      7220      7300      7219 
dram[11]:      7265      7147      6699      6654      6614      6693      6716      6817      7085      7177      6991      6944      7086      6992      7251      7275 
total dram reads = 1341474
bank skew: 7437/6475 = 1.15
chip skew: 112280/111315 = 1.01
number of total write accesses:
dram[0]:      2226      2254      2067      2076      2053      2171      2091      2188      2206      2136      2088      2148      2101      2123      2224      2186 
dram[1]:      2222      2204      2090      2099      2111      2125      2080      2133      2238      2132      2173      2093      2164      2116      2199      2189 
dram[2]:      2222      2243      2119      2110      2146      2080      2114      2152      2189      2143      2155      2131      2143      2112      2189      2198 
dram[3]:      2194      2195      2095      2094      2119      2111      2125      2135      2181      2180      2175      2169      2154      2154      2187      2180 
dram[4]:      2237      2224      2126      2064      2100      2103      2141      2137      2105      2141      2151      2140      2135      2195      2206      2203 
dram[5]:      2207      2178      2071      2127      2096      2089      2139      2146      2175      2129      2154      2188      2108      2156      2183      2198 
dram[6]:      2213      2255      2111      2104      2086      2124      2153      2119      2167      2165      2123      2177      2146      2133      2230      2224 
dram[7]:      2233      2191      2035      2137      2092      2127      2178      2119      2138      2153      2159      2197      2152      2112      2216      2205 
dram[8]:      2179      2268      2074      2107      2092      2060      2146      2113      2183      2155      2166      2156      2155      2176      2247      2180 
dram[9]:      2210      2240      2071      2106      2121      2095      2225      2095      2162      2164      2197      2137      2133      2131      2199      2213 
dram[10]:      2215      2219      2088      2063      2050      2063      2130      2135      2167      2127      2183      2186      2131      2147      2259      2236 
dram[11]:      2228      2229      2134      2129      2121      2040      2136      2099      2189      2165      2141      2068      2147      2159      2214      2247 
total dram writes = 413127
bank skew: 2268/2035 = 1.11
chip skew: 34530/34338 = 1.01
average mf latency per bank:
dram[0]:        927       845      1105      1097       979       927       905       858       780       805       792       794       795       761       753       787
dram[1]:        905       912      1070      1088       972       939       882       874       764       793       754       759       736       778       740       741
dram[2]:        891       900      1043      1052       943       993       884       869       761       802       762       781       743       753       733       759
dram[3]:        911       948      1057      1057      1005      1038       852       860       813       798       761       793       757       754       760       776
dram[4]:        911       947      1071      1072      1018       988       871       870       850       827       780       758       750       741       769       770
dram[5]:        938       948      1080      1030       973       988       835       885       807       802       742       756       751       734       724       727
dram[6]:        926       882      1053      1024       979       992       868       900       776       794       797       789       771       770      1351       714
dram[7]:        888       911      1129      1110       989       980       892       903       787       797       793       779       764       772       727       755
dram[8]:        927       897      1127      1128      1029       958       868       895       788       815       804       776       751       744       752       767
dram[9]:        942       907      1064      1010       937       970       868       873       775       811       745       769       756       773       755       733
dram[10]:        914       937      1026      1018       996       965       866       846       809       799       757       753       770       735       739       738
dram[11]:        891       893      1040      1046      1005      1001       871       881       773       772       754       792       747       757       726       723
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1628499 n_act=53075 n_pre=53059 n_ref_event=0 n_req=122367 n_rd=111640 n_rd_L2_A=0 n_write=0 n_wr_bk=34338 bw_util=0.3115
n_activity=1562872 dram_eff=0.3736
bk0: 7106a 1547842i bk1: 7409a 1532257i bk2: 6614a 1571322i bk3: 6653a 1569088i bk4: 6508a 1572939i bk5: 6898a 1552580i bk6: 6704a 1566543i bk7: 6872a 1542800i bk8: 7150a 1530151i bk9: 7132a 1540372i bk10: 7065a 1545919i bk11: 7031a 1540119i bk12: 6962a 1547624i bk13: 7096a 1549758i bk14: 7235a 1545872i bk15: 7205a 1542844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566264
Row_Buffer_Locality_read = 0.597770
Row_Buffer_Locality_write = 0.238370
Bank_Level_Parallism = 3.756204
Bank_Level_Parallism_Col = 2.663137
Bank_Level_Parallism_Ready = 1.520333
write_to_read_ratio_blp_rw_average = 0.220994
GrpLevelPara = 1.943409 

BW Util details:
bwutil = 0.311527 
total_CMD = 1874356 
util_bw = 583912 
Wasted_Col = 642543 
Wasted_Row = 200938 
Idle = 446963 

BW Util Bottlenecks: 
RCDc_limit = 693895 
RCDWRc_limit = 52690 
WTRc_limit = 255243 
RTWc_limit = 231059 
CCDLc_limit = 123248 
rwq = 0 
CCDLc_limit_alone = 93696 
WTRc_limit_alone = 240506 
RTWc_limit_alone = 216244 

Commands details: 
total_CMD = 1874356 
n_nop = 1628499 
Read = 111640 
Write = 0 
L2_Alloc = 0 
L2_WB = 34338 
n_act = 53075 
n_pre = 53059 
n_ref = 0 
n_req = 122367 
total_req = 145978 

Dual Bus Interface Util: 
issued_total_row = 106134 
issued_total_col = 145978 
Row_Bus_Util =  0.056624 
CoL_Bus_Util = 0.077882 
Either_Row_CoL_Bus_Util = 0.131169 
Issued_on_Two_Bus_Simul_Util = 0.003337 
issued_two_Eff = 0.025442 
queue_avg = 5.107446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.10745
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1627284 n_act=53452 n_pre=53436 n_ref_event=0 n_req=123013 n_rd=112280 n_rd_L2_A=0 n_write=0 n_wr_bk=34368 bw_util=0.313
n_activity=1566138 dram_eff=0.3745
bk0: 7300a 1538751i bk1: 7241a 1537707i bk2: 6711a 1575352i bk3: 6692a 1571784i bk4: 6660a 1566769i bk5: 6744a 1563578i bk6: 6847a 1544009i bk7: 6862a 1550908i bk8: 7268a 1529726i bk9: 7216a 1531942i bk10: 7087a 1541877i bk11: 7030a 1537961i bk12: 7052a 1538690i bk13: 7046a 1548052i bk14: 7269a 1538224i bk15: 7255a 1540312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565477
Row_Buffer_Locality_read = 0.597328
Row_Buffer_Locality_write = 0.232274
Bank_Level_Parallism = 3.772325
Bank_Level_Parallism_Col = 2.662242
Bank_Level_Parallism_Ready = 1.516369
write_to_read_ratio_blp_rw_average = 0.222791
GrpLevelPara = 1.953424 

BW Util details:
bwutil = 0.312957 
total_CMD = 1874356 
util_bw = 586592 
Wasted_Col = 643033 
Wasted_Row = 203324 
Idle = 441407 

BW Util Bottlenecks: 
RCDc_limit = 697703 
RCDWRc_limit = 52434 
WTRc_limit = 254744 
RTWc_limit = 234051 
CCDLc_limit = 121738 
rwq = 0 
CCDLc_limit_alone = 92266 
WTRc_limit_alone = 239949 
RTWc_limit_alone = 219374 

Commands details: 
total_CMD = 1874356 
n_nop = 1627284 
Read = 112280 
Write = 0 
L2_Alloc = 0 
L2_WB = 34368 
n_act = 53452 
n_pre = 53436 
n_ref = 0 
n_req = 123013 
total_req = 146648 

Dual Bus Interface Util: 
issued_total_row = 106888 
issued_total_col = 146648 
Row_Bus_Util =  0.057027 
CoL_Bus_Util = 0.078239 
Either_Row_CoL_Bus_Util = 0.131817 
Issued_on_Two_Bus_Simul_Util = 0.003449 
issued_two_Eff = 0.026162 
queue_avg = 5.099619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.09962
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1626596 n_act=53892 n_pre=53876 n_ref_event=0 n_req=122746 n_rd=111976 n_rd_L2_A=0 n_write=0 n_wr_bk=34446 bw_util=0.3125
n_activity=1566405 dram_eff=0.3739
bk0: 7244a 1542194i bk1: 7213a 1539376i bk2: 6734a 1564142i bk3: 6643a 1568396i bk4: 6699a 1555888i bk5: 6647a 1560670i bk6: 6823a 1545569i bk7: 6733a 1551344i bk8: 7306a 1530614i bk9: 7097a 1538363i bk10: 7163a 1541029i bk11: 6954a 1545085i bk12: 7174a 1542998i bk13: 7152a 1538391i bk14: 7208a 1544444i bk15: 7186a 1547238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.560947
Row_Buffer_Locality_read = 0.592966
Row_Buffer_Locality_write = 0.228041
Bank_Level_Parallism = 3.768533
Bank_Level_Parallism_Col = 2.640907
Bank_Level_Parallism_Ready = 1.508737
write_to_read_ratio_blp_rw_average = 0.218852
GrpLevelPara = 1.940899 

BW Util details:
bwutil = 0.312474 
total_CMD = 1874356 
util_bw = 585688 
Wasted_Col = 648294 
Wasted_Row = 200048 
Idle = 440326 

BW Util Bottlenecks: 
RCDc_limit = 704952 
RCDWRc_limit = 53861 
WTRc_limit = 257789 
RTWc_limit = 228830 
CCDLc_limit = 120736 
rwq = 0 
CCDLc_limit_alone = 92233 
WTRc_limit_alone = 243390 
RTWc_limit_alone = 214726 

Commands details: 
total_CMD = 1874356 
n_nop = 1626596 
Read = 111976 
Write = 0 
L2_Alloc = 0 
L2_WB = 34446 
n_act = 53892 
n_pre = 53876 
n_ref = 0 
n_req = 122746 
total_req = 146422 

Dual Bus Interface Util: 
issued_total_row = 107768 
issued_total_col = 146422 
Row_Bus_Util =  0.057496 
CoL_Bus_Util = 0.078119 
Either_Row_CoL_Bus_Util = 0.132184 
Issued_on_Two_Bus_Simul_Util = 0.003431 
issued_two_Eff = 0.025953 
queue_avg = 4.946636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.94664
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1627500 n_act=53321 n_pre=53305 n_ref_event=0 n_req=122915 n_rd=112127 n_rd_L2_A=0 n_write=0 n_wr_bk=34448 bw_util=0.3128
n_activity=1564922 dram_eff=0.3747
bk0: 7312a 1537662i bk1: 7142a 1546490i bk2: 6691a 1569471i bk3: 6759a 1566816i bk4: 6672a 1562489i bk5: 6508a 1562097i bk6: 6921a 1548474i bk7: 6970a 1544383i bk8: 7154a 1533716i bk9: 7136a 1540196i bk10: 7101a 1541797i bk11: 7056a 1544658i bk12: 7150a 1541237i bk13: 7158a 1542429i bk14: 7209a 1539765i bk15: 7188a 1546524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566196
Row_Buffer_Locality_read = 0.597412
Row_Buffer_Locality_write = 0.241750
Bank_Level_Parallism = 3.770368
Bank_Level_Parallism_Col = 2.674634
Bank_Level_Parallism_Ready = 1.528042
write_to_read_ratio_blp_rw_average = 0.219577
GrpLevelPara = 1.947179 

BW Util details:
bwutil = 0.312801 
total_CMD = 1874356 
util_bw = 586300 
Wasted_Col = 644184 
Wasted_Row = 199633 
Idle = 444239 

BW Util Bottlenecks: 
RCDc_limit = 699676 
RCDWRc_limit = 51738 
WTRc_limit = 256312 
RTWc_limit = 227644 
CCDLc_limit = 121906 
rwq = 0 
CCDLc_limit_alone = 92304 
WTRc_limit_alone = 240937 
RTWc_limit_alone = 213417 

Commands details: 
total_CMD = 1874356 
n_nop = 1627500 
Read = 112127 
Write = 0 
L2_Alloc = 0 
L2_WB = 34448 
n_act = 53321 
n_pre = 53305 
n_ref = 0 
n_req = 122915 
total_req = 146575 

Dual Bus Interface Util: 
issued_total_row = 106626 
issued_total_col = 146575 
Row_Bus_Util =  0.056887 
CoL_Bus_Util = 0.078200 
Either_Row_CoL_Bus_Util = 0.131702 
Issued_on_Two_Bus_Simul_Util = 0.003385 
issued_two_Eff = 0.025703 
queue_avg = 5.254514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.25451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1628420 n_act=53102 n_pre=53086 n_ref_event=0 n_req=122548 n_rd=111782 n_rd_L2_A=0 n_write=0 n_wr_bk=34408 bw_util=0.312
n_activity=1565691 dram_eff=0.3735
bk0: 7302a 1535595i bk1: 7271a 1528992i bk2: 6785a 1555403i bk3: 6678a 1567447i bk4: 6668a 1562400i bk5: 6628a 1554265i bk6: 6907a 1538649i bk7: 6707a 1549837i bk8: 7124a 1534370i bk9: 6996a 1528350i bk10: 7143a 1532346i bk11: 6985a 1539890i bk12: 7191a 1538705i bk13: 7174a 1532921i bk14: 7156a 1540263i bk15: 7067a 1542248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.566684
Row_Buffer_Locality_read = 0.598486
Row_Buffer_Locality_write = 0.236485
Bank_Level_Parallism = 3.836926
Bank_Level_Parallism_Col = 2.712412
Bank_Level_Parallism_Ready = 1.539597
write_to_read_ratio_blp_rw_average = 0.223958
GrpLevelPara = 1.963256 

BW Util details:
bwutil = 0.311979 
total_CMD = 1874356 
util_bw = 584760 
Wasted_Col = 638939 
Wasted_Row = 205243 
Idle = 445414 

BW Util Bottlenecks: 
RCDc_limit = 693377 
RCDWRc_limit = 52267 
WTRc_limit = 248943 
RTWc_limit = 240134 
CCDLc_limit = 120749 
rwq = 0 
CCDLc_limit_alone = 90953 
WTRc_limit_alone = 234543 
RTWc_limit_alone = 224738 

Commands details: 
total_CMD = 1874356 
n_nop = 1628420 
Read = 111782 
Write = 0 
L2_Alloc = 0 
L2_WB = 34408 
n_act = 53102 
n_pre = 53086 
n_ref = 0 
n_req = 122548 
total_req = 146190 

Dual Bus Interface Util: 
issued_total_row = 106188 
issued_total_col = 146190 
Row_Bus_Util =  0.056653 
CoL_Bus_Util = 0.077995 
Either_Row_CoL_Bus_Util = 0.131211 
Issued_on_Two_Bus_Simul_Util = 0.003437 
issued_two_Eff = 0.026194 
queue_avg = 5.443081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.44308
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1628768 n_act=53016 n_pre=53000 n_ref_event=0 n_req=122063 n_rd=111315 n_rd_L2_A=0 n_write=0 n_wr_bk=34344 bw_util=0.3108
n_activity=1564326 dram_eff=0.3725
bk0: 7062a 1552540i bk1: 7233a 1549440i bk2: 6660a 1577318i bk3: 6745a 1568021i bk4: 6532a 1573825i bk5: 6703a 1564711i bk6: 6778a 1555590i bk7: 6757a 1551853i bk8: 6966a 1546598i bk9: 7128a 1537140i bk10: 6971a 1547741i bk11: 7014a 1552283i bk12: 7075a 1548612i bk13: 7186a 1541888i bk14: 7175a 1559197i bk15: 7330a 1544968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565667
Row_Buffer_Locality_read = 0.597727
Row_Buffer_Locality_write = 0.233625
Bank_Level_Parallism = 3.704694
Bank_Level_Parallism_Col = 2.623870
Bank_Level_Parallism_Ready = 1.499710
write_to_read_ratio_blp_rw_average = 0.220768
GrpLevelPara = 1.940295 

BW Util details:
bwutil = 0.310846 
total_CMD = 1874356 
util_bw = 582636 
Wasted_Col = 644295 
Wasted_Row = 200846 
Idle = 446579 

BW Util Bottlenecks: 
RCDc_limit = 694776 
RCDWRc_limit = 54422 
WTRc_limit = 256133 
RTWc_limit = 228913 
CCDLc_limit = 122241 
rwq = 0 
CCDLc_limit_alone = 92929 
WTRc_limit_alone = 241739 
RTWc_limit_alone = 213995 

Commands details: 
total_CMD = 1874356 
n_nop = 1628768 
Read = 111315 
Write = 0 
L2_Alloc = 0 
L2_WB = 34344 
n_act = 53016 
n_pre = 53000 
n_ref = 0 
n_req = 122063 
total_req = 145659 

Dual Bus Interface Util: 
issued_total_row = 106016 
issued_total_col = 145659 
Row_Bus_Util =  0.056561 
CoL_Bus_Util = 0.077711 
Either_Row_CoL_Bus_Util = 0.131025 
Issued_on_Two_Bus_Simul_Util = 0.003248 
issued_two_Eff = 0.024785 
queue_avg = 4.836599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.8366
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1627760 n_act=53473 n_pre=53457 n_ref_event=0 n_req=122477 n_rd=111650 n_rd_L2_A=0 n_write=0 n_wr_bk=34530 bw_util=0.312
n_activity=1565031 dram_eff=0.3736
bk0: 7272a 1531298i bk1: 7200a 1542126i bk2: 6686a 1556866i bk3: 6663a 1563245i bk4: 6784a 1558327i bk5: 6603a 1559784i bk6: 6860a 1540244i bk7: 6711a 1553981i bk8: 7168a 1531890i bk9: 7017a 1541482i bk10: 7028a 1546214i bk11: 7053a 1545388i bk12: 7089a 1537980i bk13: 7005a 1543625i bk14: 7227a 1533462i bk15: 7284a 1531520i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563404
Row_Buffer_Locality_read = 0.594223
Row_Buffer_Locality_write = 0.245590
Bank_Level_Parallism = 3.815383
Bank_Level_Parallism_Col = 2.692462
Bank_Level_Parallism_Ready = 1.523742
write_to_read_ratio_blp_rw_average = 0.223072
GrpLevelPara = 1.958856 

BW Util details:
bwutil = 0.311958 
total_CMD = 1874356 
util_bw = 584720 
Wasted_Col = 641629 
Wasted_Row = 200928 
Idle = 447079 

BW Util Bottlenecks: 
RCDc_limit = 697661 
RCDWRc_limit = 53396 
WTRc_limit = 258756 
RTWc_limit = 238579 
CCDLc_limit = 122953 
rwq = 0 
CCDLc_limit_alone = 92918 
WTRc_limit_alone = 243728 
RTWc_limit_alone = 223572 

Commands details: 
total_CMD = 1874356 
n_nop = 1627760 
Read = 111650 
Write = 0 
L2_Alloc = 0 
L2_WB = 34530 
n_act = 53473 
n_pre = 53457 
n_ref = 0 
n_req = 122477 
total_req = 146180 

Dual Bus Interface Util: 
issued_total_row = 106930 
issued_total_col = 146180 
Row_Bus_Util =  0.057049 
CoL_Bus_Util = 0.077989 
Either_Row_CoL_Bus_Util = 0.131563 
Issued_on_Two_Bus_Simul_Util = 0.003475 
issued_two_Eff = 0.026416 
queue_avg = 5.420528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.42053
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1629015 n_act=52879 n_pre=52863 n_ref_event=0 n_req=122137 n_rd=111359 n_rd_L2_A=0 n_write=0 n_wr_bk=34444 bw_util=0.3112
n_activity=1563295 dram_eff=0.3731
bk0: 7208a 1542259i bk1: 7169a 1543367i bk2: 6475a 1586400i bk3: 6667a 1566198i bk4: 6693a 1555514i bk5: 6628a 1560638i bk6: 6728a 1552403i bk7: 6800a 1551726i bk8: 7043a 1546888i bk9: 7117a 1540662i bk10: 6989a 1551847i bk11: 7035a 1550400i bk12: 7113a 1542521i bk13: 7087a 1548541i bk14: 7268a 1536094i bk15: 7339a 1541064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.567052
Row_Buffer_Locality_read = 0.598452
Row_Buffer_Locality_write = 0.242624
Bank_Level_Parallism = 3.747798
Bank_Level_Parallism_Col = 2.678110
Bank_Level_Parallism_Ready = 1.517683
write_to_read_ratio_blp_rw_average = 0.222586
GrpLevelPara = 1.951533 

BW Util details:
bwutil = 0.311153 
total_CMD = 1874356 
util_bw = 583212 
Wasted_Col = 638980 
Wasted_Row = 204268 
Idle = 447896 

BW Util Bottlenecks: 
RCDc_limit = 691152 
RCDWRc_limit = 52773 
WTRc_limit = 256167 
RTWc_limit = 231641 
CCDLc_limit = 122186 
rwq = 0 
CCDLc_limit_alone = 91979 
WTRc_limit_alone = 240948 
RTWc_limit_alone = 216653 

Commands details: 
total_CMD = 1874356 
n_nop = 1629015 
Read = 111359 
Write = 0 
L2_Alloc = 0 
L2_WB = 34444 
n_act = 52879 
n_pre = 52863 
n_ref = 0 
n_req = 122137 
total_req = 145803 

Dual Bus Interface Util: 
issued_total_row = 105742 
issued_total_col = 145803 
Row_Bus_Util =  0.056415 
CoL_Bus_Util = 0.077788 
Either_Row_CoL_Bus_Util = 0.130893 
Issued_on_Two_Bus_Simul_Util = 0.003310 
issued_two_Eff = 0.025287 
queue_avg = 5.073631 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.07363
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1627388 n_act=53431 n_pre=53415 n_ref_event=0 n_req=123040 n_rd=112231 n_rd_L2_A=0 n_write=0 n_wr_bk=34457 bw_util=0.313
n_activity=1565738 dram_eff=0.3747
bk0: 7148a 1543163i bk1: 7437a 1524152i bk2: 6643a 1564587i bk3: 6669a 1571404i bk4: 6627a 1560560i bk5: 6774a 1557263i bk6: 6821a 1554826i bk7: 6712a 1549573i bk8: 7229a 1523833i bk9: 7167a 1531470i bk10: 7020a 1541872i bk11: 7067a 1541371i bk12: 7252a 1532629i bk13: 7152a 1546081i bk14: 7286a 1536103i bk15: 7227a 1543673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565743
Row_Buffer_Locality_read = 0.597616
Row_Buffer_Locality_write = 0.234804
Bank_Level_Parallism = 3.805497
Bank_Level_Parallism_Col = 2.676218
Bank_Level_Parallism_Ready = 1.530262
write_to_read_ratio_blp_rw_average = 0.221229
GrpLevelPara = 1.953640 

BW Util details:
bwutil = 0.313042 
total_CMD = 1874356 
util_bw = 586752 
Wasted_Col = 640713 
Wasted_Row = 202365 
Idle = 444526 

BW Util Bottlenecks: 
RCDc_limit = 695200 
RCDWRc_limit = 53515 
WTRc_limit = 254862 
RTWc_limit = 231405 
CCDLc_limit = 121964 
rwq = 0 
CCDLc_limit_alone = 92394 
WTRc_limit_alone = 240241 
RTWc_limit_alone = 216456 

Commands details: 
total_CMD = 1874356 
n_nop = 1627388 
Read = 112231 
Write = 0 
L2_Alloc = 0 
L2_WB = 34457 
n_act = 53431 
n_pre = 53415 
n_ref = 0 
n_req = 123040 
total_req = 146688 

Dual Bus Interface Util: 
issued_total_row = 106846 
issued_total_col = 146688 
Row_Bus_Util =  0.057004 
CoL_Bus_Util = 0.078260 
Either_Row_CoL_Bus_Util = 0.131762 
Issued_on_Two_Bus_Simul_Util = 0.003503 
issued_two_Eff = 0.026586 
queue_avg = 5.237967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.23797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1627660 n_act=53297 n_pre=53281 n_ref_event=0 n_req=122671 n_rd=111848 n_rd_L2_A=0 n_write=0 n_wr_bk=34499 bw_util=0.3123
n_activity=1561431 dram_eff=0.3749
bk0: 7082a 1547867i bk1: 7146a 1542939i bk2: 6593a 1577737i bk3: 6701a 1566248i bk4: 6764a 1563202i bk5: 6638a 1569242i bk6: 6730a 1553292i bk7: 6779a 1552417i bk8: 7163a 1542064i bk9: 7146a 1532211i bk10: 7201a 1539715i bk11: 7079a 1548442i bk12: 7019a 1548034i bk13: 7142a 1543991i bk14: 7334a 1535761i bk15: 7331a 1544563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.565529
Row_Buffer_Locality_read = 0.597114
Row_Buffer_Locality_write = 0.239120
Bank_Level_Parallism = 3.751779
Bank_Level_Parallism_Col = 2.636712
Bank_Level_Parallism_Ready = 1.504403
write_to_read_ratio_blp_rw_average = 0.221083
GrpLevelPara = 1.942672 

BW Util details:
bwutil = 0.312314 
total_CMD = 1874356 
util_bw = 585388 
Wasted_Col = 641614 
Wasted_Row = 200043 
Idle = 447311 

BW Util Bottlenecks: 
RCDc_limit = 694989 
RCDWRc_limit = 53524 
WTRc_limit = 253581 
RTWc_limit = 223922 
CCDLc_limit = 119847 
rwq = 0 
CCDLc_limit_alone = 92613 
WTRc_limit_alone = 239819 
RTWc_limit_alone = 210450 

Commands details: 
total_CMD = 1874356 
n_nop = 1627660 
Read = 111848 
Write = 0 
L2_Alloc = 0 
L2_WB = 34499 
n_act = 53297 
n_pre = 53281 
n_ref = 0 
n_req = 122671 
total_req = 146347 

Dual Bus Interface Util: 
issued_total_row = 106578 
issued_total_col = 146347 
Row_Bus_Util =  0.056861 
CoL_Bus_Util = 0.078079 
Either_Row_CoL_Bus_Util = 0.131616 
Issued_on_Two_Bus_Simul_Util = 0.003323 
issued_two_Eff = 0.025250 
queue_avg = 5.040816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1627942 n_act=53342 n_pre=53326 n_ref_event=0 n_req=122605 n_rd=111860 n_rd_L2_A=0 n_write=0 n_wr_bk=34399 bw_util=0.3121
n_activity=1564539 dram_eff=0.3739
bk0: 7111a 1538717i bk1: 7085a 1536188i bk2: 6667a 1562670i bk3: 6713a 1566626i bk4: 6674a 1565750i bk5: 6693a 1559308i bk6: 6862a 1550612i bk7: 6779a 1554362i bk8: 7139a 1536250i bk9: 7097a 1541274i bk10: 7164a 1538238i bk11: 7096a 1546951i bk12: 7041a 1543036i bk13: 7220a 1532134i bk14: 7300a 1522209i bk15: 7219a 1542161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.564928
Row_Buffer_Locality_read = 0.596299
Row_Buffer_Locality_write = 0.238343
Bank_Level_Parallism = 3.806720
Bank_Level_Parallism_Col = 2.662003
Bank_Level_Parallism_Ready = 1.504047
write_to_read_ratio_blp_rw_average = 0.222684
GrpLevelPara = 1.955762 

BW Util details:
bwutil = 0.312126 
total_CMD = 1874356 
util_bw = 585036 
Wasted_Col = 639546 
Wasted_Row = 201194 
Idle = 448580 

BW Util Bottlenecks: 
RCDc_limit = 694096 
RCDWRc_limit = 53589 
WTRc_limit = 259489 
RTWc_limit = 228800 
CCDLc_limit = 121122 
rwq = 0 
CCDLc_limit_alone = 92773 
WTRc_limit_alone = 244893 
RTWc_limit_alone = 215047 

Commands details: 
total_CMD = 1874356 
n_nop = 1627942 
Read = 111860 
Write = 0 
L2_Alloc = 0 
L2_WB = 34399 
n_act = 53342 
n_pre = 53326 
n_ref = 0 
n_req = 122605 
total_req = 146259 

Dual Bus Interface Util: 
issued_total_row = 106668 
issued_total_col = 146259 
Row_Bus_Util =  0.056909 
CoL_Bus_Util = 0.078032 
Either_Row_CoL_Bus_Util = 0.131466 
Issued_on_Two_Bus_Simul_Util = 0.003475 
issued_two_Eff = 0.026431 
queue_avg = 5.108875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.10888
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1874356 n_nop=1628130 n_act=53383 n_pre=53367 n_ref_event=0 n_req=122200 n_rd=111406 n_rd_L2_A=0 n_write=0 n_wr_bk=34446 bw_util=0.3113
n_activity=1567204 dram_eff=0.3723
bk0: 7265a 1541784i bk1: 7147a 1535727i bk2: 6699a 1567880i bk3: 6654a 1570231i bk4: 6614a 1567419i bk5: 6693a 1559756i bk6: 6716a 1559065i bk7: 6817a 1550901i bk8: 7085a 1536580i bk9: 7177a 1530385i bk10: 6991a 1547905i bk11: 6944a 1547752i bk12: 7086a 1544011i bk13: 6992a 1549246i bk14: 7251a 1546710i bk15: 7275a 1539975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.563151
Row_Buffer_Locality_read = 0.595291
Row_Buffer_Locality_write = 0.231425
Bank_Level_Parallism = 3.743316
Bank_Level_Parallism_Col = 2.635140
Bank_Level_Parallism_Ready = 1.506810
write_to_read_ratio_blp_rw_average = 0.220189
GrpLevelPara = 1.941603 

BW Util details:
bwutil = 0.311258 
total_CMD = 1874356 
util_bw = 583408 
Wasted_Col = 646726 
Wasted_Row = 203277 
Idle = 440945 

BW Util Bottlenecks: 
RCDc_limit = 698727 
RCDWRc_limit = 53406 
WTRc_limit = 259469 
RTWc_limit = 229185 
CCDLc_limit = 121926 
rwq = 0 
CCDLc_limit_alone = 92889 
WTRc_limit_alone = 244850 
RTWc_limit_alone = 214767 

Commands details: 
total_CMD = 1874356 
n_nop = 1628130 
Read = 111406 
Write = 0 
L2_Alloc = 0 
L2_WB = 34446 
n_act = 53383 
n_pre = 53367 
n_ref = 0 
n_req = 122200 
total_req = 145852 

Dual Bus Interface Util: 
issued_total_row = 106750 
issued_total_col = 145852 
Row_Bus_Util =  0.056953 
CoL_Bus_Util = 0.077814 
Either_Row_CoL_Bus_Util = 0.131366 
Issued_on_Two_Bus_Simul_Util = 0.003402 
issued_two_Eff = 0.025895 
queue_avg = 5.044448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.04445

========= L2 cache stats =========
L2_cache_bank[0]: Access = 199728, Miss = 70376, Miss_rate = 0.352, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 195161, Miss = 71508, Miss_rate = 0.366, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 196525, Miss = 71447, Miss_rate = 0.364, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 196105, Miss = 71245, Miss_rate = 0.363, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 196377, Miss = 71531, Miss_rate = 0.364, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 196971, Miss = 70738, Miss_rate = 0.359, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 197023, Miss = 71367, Miss_rate = 0.362, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 198192, Miss = 71160, Miss_rate = 0.359, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[8]: Access = 199912, Miss = 71485, Miss_rate = 0.358, Pending_hits = 637, Reservation_fails = 728
L2_cache_bank[9]: Access = 197195, Miss = 70762, Miss_rate = 0.359, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 195302, Miss = 70385, Miss_rate = 0.360, Pending_hits = 170, Reservation_fails = 761
L2_cache_bank[11]: Access = 196579, Miss = 71300, Miss_rate = 0.363, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 219710, Miss = 71302, Miss_rate = 0.325, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 196304, Miss = 70806, Miss_rate = 0.361, Pending_hits = 187, Reservation_fails = 190
L2_cache_bank[14]: Access = 196005, Miss = 70742, Miss_rate = 0.361, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 198767, Miss = 71074, Miss_rate = 0.358, Pending_hits = 192, Reservation_fails = 697
L2_cache_bank[16]: Access = 201484, Miss = 71314, Miss_rate = 0.354, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 196740, Miss = 71302, Miss_rate = 0.362, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 195649, Miss = 71210, Miss_rate = 0.364, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 195798, Miss = 71157, Miss_rate = 0.363, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 197693, Miss = 71176, Miss_rate = 0.360, Pending_hits = 590, Reservation_fails = 74
L2_cache_bank[21]: Access = 195215, Miss = 71043, Miss_rate = 0.364, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 195784, Miss = 71023, Miss_rate = 0.363, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 196219, Miss = 70796, Miss_rate = 0.361, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4750438
L2_total_cache_misses = 1706249
L2_total_cache_miss_rate = 0.3592
L2_total_cache_pending_hits = 6866
L2_total_cache_reservation_fails = 10019
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2712609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10019
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 919587
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6866
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112837
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 251938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4060949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 689489
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 591
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.177
L2_cache_fill_port_util = 0.076

icnt_total_pkts_mem_to_simt=4750438
icnt_total_pkts_simt_to_mem=4750438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4750438
Req_Network_cycles = 730903
Req_Network_injected_packets_per_cycle =       6.4994 
Req_Network_conflicts_per_cycle =       2.3309
Req_Network_conflicts_per_cycle_util =       2.6676
Req_Bank_Level_Parallism =       7.4384
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.1686
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4273

Reply_Network_injected_packets_num = 4750438
Reply_Network_cycles = 730903
Reply_Network_injected_packets_per_cycle =        6.4994
Reply_Network_conflicts_per_cycle =        3.4312
Reply_Network_conflicts_per_cycle_util =       3.9136
Reply_Bank_Level_Parallism =       7.4132
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0692
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2166
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 59 sec (1319 sec)
gpgpu_simulation_rate = 83739 (inst/sec)
gpgpu_simulation_rate = 554 (cycle/sec)
gpgpu_silicon_slowdown = 2463898x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0460..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e024c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis2PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis2PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z4mis2PiS_S_S_S_S_S_ii'
Destroy streams for kernel 12: size 0
kernel_name = _Z4mis2PiS_S_S_S_S_S_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 22993
gpu_sim_insn = 8463732
gpu_ipc =     368.1004
gpu_tot_sim_cycle = 753896
gpu_tot_sim_insn = 118915573
gpu_tot_ipc =     157.7347
gpu_tot_issued_cta = 28044
gpu_occupancy = 78.6466% 
gpu_tot_occupancy = 72.2252% 
max_total_param_size = 0
gpu_stall_dramfull = 87070
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.8901
partiton_level_parallism_total  =       6.4503
partiton_level_parallism_util =       7.9799
partiton_level_parallism_util_total  =       7.4516
L2_BW  =     213.5975 GB/Sec
L2_BW_total  =     281.7502 GB/Sec
gpu_total_sim_rate=87695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 244842, Miss = 159089, Miss_rate = 0.650, Pending_hits = 5684, Reservation_fails = 60265
	L1D_cache_core[1]: Access = 249515, Miss = 157541, Miss_rate = 0.631, Pending_hits = 5775, Reservation_fails = 48037
	L1D_cache_core[2]: Access = 243483, Miss = 147732, Miss_rate = 0.607, Pending_hits = 5507, Reservation_fails = 41045
	L1D_cache_core[3]: Access = 245235, Miss = 154596, Miss_rate = 0.630, Pending_hits = 5710, Reservation_fails = 58518
	L1D_cache_core[4]: Access = 253733, Miss = 165107, Miss_rate = 0.651, Pending_hits = 5889, Reservation_fails = 62669
	L1D_cache_core[5]: Access = 252689, Miss = 166617, Miss_rate = 0.659, Pending_hits = 6072, Reservation_fails = 58284
	L1D_cache_core[6]: Access = 248286, Miss = 153573, Miss_rate = 0.619, Pending_hits = 5767, Reservation_fails = 48715
	L1D_cache_core[7]: Access = 252331, Miss = 156828, Miss_rate = 0.622, Pending_hits = 5773, Reservation_fails = 49442
	L1D_cache_core[8]: Access = 246809, Miss = 158014, Miss_rate = 0.640, Pending_hits = 5736, Reservation_fails = 55065
	L1D_cache_core[9]: Access = 246226, Miss = 151757, Miss_rate = 0.616, Pending_hits = 5709, Reservation_fails = 44750
	L1D_cache_core[10]: Access = 246702, Miss = 152723, Miss_rate = 0.619, Pending_hits = 5723, Reservation_fails = 46219
	L1D_cache_core[11]: Access = 252914, Miss = 155403, Miss_rate = 0.614, Pending_hits = 5735, Reservation_fails = 42519
	L1D_cache_core[12]: Access = 253962, Miss = 161568, Miss_rate = 0.636, Pending_hits = 5780, Reservation_fails = 53713
	L1D_cache_core[13]: Access = 245171, Miss = 154979, Miss_rate = 0.632, Pending_hits = 5660, Reservation_fails = 39758
	L1D_cache_core[14]: Access = 255052, Miss = 158588, Miss_rate = 0.622, Pending_hits = 5843, Reservation_fails = 49438
	L1D_cache_core[15]: Access = 251573, Miss = 155544, Miss_rate = 0.618, Pending_hits = 5799, Reservation_fails = 49487
	L1D_cache_core[16]: Access = 242560, Miss = 152479, Miss_rate = 0.629, Pending_hits = 5671, Reservation_fails = 47664
	L1D_cache_core[17]: Access = 246129, Miss = 151801, Miss_rate = 0.617, Pending_hits = 5616, Reservation_fails = 37768
	L1D_cache_core[18]: Access = 256044, Miss = 153651, Miss_rate = 0.600, Pending_hits = 5675, Reservation_fails = 49225
	L1D_cache_core[19]: Access = 244640, Miss = 154828, Miss_rate = 0.633, Pending_hits = 5504, Reservation_fails = 51620
	L1D_cache_core[20]: Access = 250740, Miss = 158926, Miss_rate = 0.634, Pending_hits = 5880, Reservation_fails = 52427
	L1D_cache_core[21]: Access = 249671, Miss = 161733, Miss_rate = 0.648, Pending_hits = 5757, Reservation_fails = 59713
	L1D_cache_core[22]: Access = 252000, Miss = 159761, Miss_rate = 0.634, Pending_hits = 5726, Reservation_fails = 55138
	L1D_cache_core[23]: Access = 252751, Miss = 163006, Miss_rate = 0.645, Pending_hits = 5706, Reservation_fails = 57567
	L1D_cache_core[24]: Access = 252389, Miss = 156583, Miss_rate = 0.620, Pending_hits = 5972, Reservation_fails = 47830
	L1D_cache_core[25]: Access = 252565, Miss = 155298, Miss_rate = 0.615, Pending_hits = 5768, Reservation_fails = 34194
	L1D_cache_core[26]: Access = 249291, Miss = 158498, Miss_rate = 0.636, Pending_hits = 5719, Reservation_fails = 53027
	L1D_cache_core[27]: Access = 244220, Miss = 151247, Miss_rate = 0.619, Pending_hits = 5631, Reservation_fails = 38793
	L1D_cache_core[28]: Access = 246924, Miss = 153678, Miss_rate = 0.622, Pending_hits = 5820, Reservation_fails = 54395
	L1D_cache_core[29]: Access = 253733, Miss = 152252, Miss_rate = 0.600, Pending_hits = 5756, Reservation_fails = 37411
	L1D_total_cache_accesses = 7482180
	L1D_total_cache_misses = 4693400
	L1D_total_cache_miss_rate = 0.6273
	L1D_total_cache_pending_hits = 172363
	L1D_total_cache_reservation_fails = 1484696
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2814405
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1363067
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1358589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172363
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 121629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 292125
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6792299
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 689881

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 704622
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 121629
ctas_completed 28044, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9648, 9218, 10208, 10213, 9820, 9248, 9347, 10034, 10298, 9307, 9496, 10359, 8308, 9629, 9734, 9642, 9328, 10076, 8564, 8732, 9815, 9613, 10811, 9663, 11093, 10188, 9403, 9994, 10595, 9100, 9348, 8618, 
gpgpu_n_tot_thrd_icount = 299313984
gpgpu_n_tot_w_icount = 9353562
gpgpu_n_stall_shd_mem = 1803406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4172994
gpgpu_n_mem_write_global = 689881
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13486217
gpgpu_n_store_insn = 2682625
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 24230016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1581403
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1888581	W0_Idle:1429186	W0_Scoreboard:68195359	W1:2001567	W2:910630	W3:591570	W4:434355	W5:342970	W6:281590	W7:246001	W8:207746	W9:177083	W10:152167	W11:129269	W12:111052	W13:95492	W14:85179	W15:78301	W16:72343	W17:67975	W18:61935	W19:60957	W20:54457	W21:52442	W22:49011	W23:47922	W24:43328	W25:41656	W26:37186	W27:35789	W28:26960	W29:23161	W30:17959	W31:9520	W32:2805989
single_issue_nums: WS0:2333511	WS1:2345056	WS2:2335628	WS3:2339367	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33383952 {8:4172994,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27595240 {40:689881,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166919760 {40:4172994,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5519048 {8:689881,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1442 
max_icnt2sh_latency = 234 
averagemflatency = 323 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 5 
mrq_lat_table:753627 	35193 	49199 	85397 	229581 	175101 	124383 	65198 	33885 	6010 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2393872 	2203449 	228160 	31531 	5863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3928820 	371717 	352169 	204887 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3065341 	936743 	504305 	241607 	84331 	24349 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1270 	42 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        68        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        68        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        64        65        64        64        66        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        64        65        65        64        67        65        65        68        66        65        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        64        67        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        68        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.413450  2.333242  2.525140  2.526162  2.543106  2.467907  2.443046  2.389489  2.297925  2.405578  2.406048  2.389667  2.422076  2.469424  2.462573  2.398283 
dram[1]:  2.423309  2.378908  2.603673  2.591952  2.504215  2.506244  2.378647  2.406630  2.353400  2.359401  2.382770  2.352535  2.387791  2.427977  2.378059  2.387426 
dram[2]:  2.357243  2.360985  2.511665  2.521612  2.470719  2.470947  2.336692  2.361824  2.308784  2.367968  2.396770  2.345797  2.381048  2.396931  2.397539  2.422498 
dram[3]:  2.389360  2.419544  2.490711  2.511836  2.512820  2.482770  2.376485  2.398987  2.340557  2.398842  2.346985  2.448791  2.446576  2.462245  2.364636  2.472797 
dram[4]:  2.411513  2.374436  2.523931  2.564128  2.611860  2.526281  2.372404  2.403514  2.376620  2.352007  2.397106  2.387779  2.406476  2.370981  2.426044  2.431899 
dram[5]:  2.409653  2.426201  2.573520  2.503666  2.571573  2.536856  2.363911  2.401408  2.314979  2.327140  2.373357  2.406894  2.382140  2.390818  2.431607  2.442147 
dram[6]:  2.317430  2.409367  2.488513  2.525820  2.506232  2.502119  2.383508  2.388838  2.332120  2.333619  2.402235  2.427558  2.394195  2.468001  2.381289  2.370142 
dram[7]:  2.380193  2.364103  2.610708  2.554716  2.448265  2.528389  2.410130  2.399512  2.370800  2.371338  2.449895  2.448998  2.435322  2.445371  2.352712  2.415581 
dram[8]:  2.370074  2.363936  2.490335  2.582498  2.497890  2.477338  2.415751  2.392627  2.318408  2.365396  2.426030  2.424099  2.382220  2.453499  2.421728  2.453193 
dram[9]:  2.411592  2.382985  2.550200  2.494882  2.485098  2.557252  2.408433  2.366125  2.353158  2.336052  2.419896  2.424573  2.443679  2.402439  2.383819  2.417564 
dram[10]:  2.388696  2.363218  2.482692  2.513209  2.510937  2.520508  2.426781  2.435874  2.363014  2.423779  2.361751  2.428908  2.432689  2.337060  2.355876  2.414921 
dram[11]:  2.383154  2.333427  2.557888  2.487171  2.510770  2.467495  2.467890  2.361103  2.320203  2.328300  2.400118  2.371915  2.416397  2.426523  2.389423  2.381542 
average row locality = 1557632/643438 = 2.420796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7523      7820      7030      7090      6933      7286      7102      7272      7598      7585      7511      7479      7411      7544      7704      7675 
dram[1]:      7707      7656      7129      7110      7057      7148      7252      7246      7717      7664      7533      7478      7501      7492      7736      7723 
dram[2]:      7656      7618      7157      7068      7095      7040      7215      7141      7754      7544      7611      7401      7626      7604      7677      7654 
dram[3]:      7725      7554      7104      7171      7064      6902      7332      7373      7604      7586      7549      7500      7595      7607      7679      7657 
dram[4]:      7731      7692      7212      7090      7076      7020      7319      7115      7572      7445      7591      7438      7640      7626      7630      7536 
dram[5]:      7474      7637      7068      7162      6943      7106      7172      7157      7412      7576      7417      7461      7523      7634      7644      7798 
dram[6]:      7685      7608      7106      7092      7189      6995      7263      7117      7616      7461      7478      7501      7538      7453      7699      7755 
dram[7]:      7628      7581      6896      7081      7087      7020      7116      7198      7490      7563      7438      7485      7557      7534      7741      7812 
dram[8]:      7571      7862      7054      7065      7028      7170      7227      7119      7678      7615      7472      7518      7704      7604      7763      7701 
dram[9]:      7513      7578      7002      7116      7168      7039      7130      7188      7608      7595      7651      7528      7467      7586      7802      7805 
dram[10]:      7519      7495      7071      7127      7059      7092      7261      7171      7587      7546      7612      7544      7484      7668      7774      7692 
dram[11]:      7669      7562      7109      7062      7017      7093      7121      7217      7533      7626      7439      7398      7535      7441      7723      7743 
total dram reads = 1424192
bank skew: 7862/6896 = 1.14
chip skew: 119151/118184 = 1.01
number of total write accesses:
dram[0]:      2311      2334      2146      2175      2107      2187      2139      2213      2275      2230      2163      2223      2173      2200      2297      2254 
dram[1]:      2305      2296      2166      2189      2146      2156      2108      2148      2308      2205      2250      2165      2239      2193      2273      2280 
dram[2]:      2315      2322      2207      2199      2171      2113      2138      2182      2257      2217      2233      2208      2213      2189      2257      2272 
dram[3]:      2280      2280      2175      2175      2153      2144      2153      2181      2254      2248      2245      2241      2223      2224      2262      2249 
dram[4]:      2337      2308      2217      2151      2146      2133      2185      2173      2178      2210      2233      2225      2208      2277      2290      2275 
dram[5]:      2282      2246      2143      2222      2132      2126      2162      2183      2242      2198      2226      2258      2187      2236      2267      2273 
dram[6]:      2291      2333      2198      2201      2121      2147      2194      2158      2243      2247      2198      2246      2224      2204      2319      2300 
dram[7]:      2333      2279      2120      2217      2110      2158      2207      2155      2215      2235      2231      2278      2218      2183      2287      2281 
dram[8]:      2267      2356      2160      2178      2127      2089      2195      2146      2251      2222      2240      2228      2230      2249      2323      2262 
dram[9]:      2313      2338      2150      2192      2155      2128      2254      2126      2238      2240      2263      2220      2202      2201      2270      2289 
dram[10]:      2286      2301      2165      2151      2064      2098      2159      2171      2242      2200      2261      2259      2201      2221      2334      2308 
dram[11]:      2300      2314      2216      2202      2167      2070      2179      2137      2259      2237      2209      2145      2219      2224      2286      2310 
total dram writes = 425891
bank skew: 2356/2064 = 1.14
chip skew: 35624/35383 = 1.01
average mf latency per bank:
dram[0]:        907       832      1078      1068       960       915       892       848       776       794       786       785       784       750       743       773
dram[1]:        885       892      1044      1059       953       923       868       863       754       780       742       747       724       764       726       728
dram[2]:        874       884      1017      1026       930       974       871       856       752       792       752       770       733       741       722       745
dram[3]:        892       928      1031      1033       986      1016       839       845       798       787       748       783       745       743       744       763
dram[4]:        898       931      1049      1049      1002       972       864       859       846       818       776       751       749       737       761       759
dram[5]:        918       928      1053      1005       954       970       823       870       793       791       733       747       737       723       712       714
dram[6]:        909       867      1026       997       961       975       855       885       765       782       785       779       759       757      1304       703
dram[7]:        869       894      1098      1082       973       964       877       889       775       786       781       768       753       760       714       744
dram[8]:        912       881      1098      1103      1011       942       854       882       778       805       792       769       740       736       743       755
dram[9]:        920       887      1038       987       922       955       856       863       763       802       735       762       743       763       741       723
dram[10]:        897       919      1004       995       980       947       852       834       795       787       747       745       757       724       725       726
dram[11]:        873       874      1014      1023       984       981       856       868       763       759       745       780       736       749       713       715
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1678822 n_act=53407 n_pre=53391 n_ref_event=0 n_req=129643 n_rd=118563 n_rd_L2_A=0 n_write=0 n_wr_bk=35427 bw_util=0.3186
n_activity=1598594 dram_eff=0.3853
bk0: 7523a 1594014i bk1: 7820a 1573003i bk2: 7030a 1617148i bk3: 7090a 1611335i bk4: 6933a 1619395i bk5: 7286a 1601686i bk6: 7102a 1613346i bk7: 7272a 1590594i bk8: 7598a 1573896i bk9: 7585a 1581804i bk10: 7511a 1590282i bk11: 7479a 1585524i bk12: 7411a 1591246i bk13: 7544a 1595637i bk14: 7704a 1591534i bk15: 7675a 1587849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588046
Row_Buffer_Locality_read = 0.619485
Row_Buffer_Locality_write = 0.251625
Bank_Level_Parallism = 3.825387
Bank_Level_Parallism_Col = 2.769053
Bank_Level_Parallism_Ready = 1.568742
write_to_read_ratio_blp_rw_average = 0.226793
GrpLevelPara = 1.988386 

BW Util details:
bwutil = 0.318602 
total_CMD = 1933319 
util_bw = 615960 
Wasted_Col = 645358 
Wasted_Row = 201121 
Idle = 470880 

BW Util Bottlenecks: 
RCDc_limit = 694624 
RCDWRc_limit = 52829 
WTRc_limit = 257777 
RTWc_limit = 238719 
CCDLc_limit = 125883 
rwq = 0 
CCDLc_limit_alone = 95239 
WTRc_limit_alone = 242791 
RTWc_limit_alone = 223061 

Commands details: 
total_CMD = 1933319 
n_nop = 1678822 
Read = 118563 
Write = 0 
L2_Alloc = 0 
L2_WB = 35427 
n_act = 53407 
n_pre = 53391 
n_ref = 0 
n_req = 129643 
total_req = 153990 

Dual Bus Interface Util: 
issued_total_row = 106798 
issued_total_col = 153990 
Row_Bus_Util =  0.055241 
CoL_Bus_Util = 0.079651 
Either_Row_CoL_Bus_Util = 0.131637 
Issued_on_Two_Bus_Simul_Util = 0.003254 
issued_two_Eff = 0.024719 
queue_avg = 5.845170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.84517
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1677730 n_act=53769 n_pre=53753 n_ref_event=0 n_req=130238 n_rd=119149 n_rd_L2_A=0 n_write=0 n_wr_bk=35427 bw_util=0.3198
n_activity=1602091 dram_eff=0.3859
bk0: 7707a 1586547i bk1: 7656a 1581889i bk2: 7129a 1622804i bk3: 7110a 1617032i bk4: 7057a 1618463i bk5: 7148a 1612779i bk6: 7252a 1592585i bk7: 7246a 1599798i bk8: 7717a 1572758i bk9: 7664a 1577368i bk10: 7533a 1584024i bk11: 7478a 1582089i bk12: 7501a 1583672i bk13: 7492a 1592176i bk14: 7736a 1580283i bk15: 7723a 1583318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587148
Row_Buffer_Locality_read = 0.618855
Row_Buffer_Locality_write = 0.246460
Bank_Level_Parallism = 3.832935
Bank_Level_Parallism_Col = 2.758424
Bank_Level_Parallism_Ready = 1.556509
write_to_read_ratio_blp_rw_average = 0.228368
GrpLevelPara = 1.993603 

BW Util details:
bwutil = 0.319815 
total_CMD = 1933319 
util_bw = 618304 
Wasted_Col = 646231 
Wasted_Row = 203469 
Idle = 465315 

BW Util Bottlenecks: 
RCDc_limit = 698491 
RCDWRc_limit = 52617 
WTRc_limit = 257341 
RTWc_limit = 240739 
CCDLc_limit = 124386 
rwq = 0 
CCDLc_limit_alone = 94147 
WTRc_limit_alone = 242301 
RTWc_limit_alone = 225540 

Commands details: 
total_CMD = 1933319 
n_nop = 1677730 
Read = 119149 
Write = 0 
L2_Alloc = 0 
L2_WB = 35427 
n_act = 53769 
n_pre = 53753 
n_ref = 0 
n_req = 130238 
total_req = 154576 

Dual Bus Interface Util: 
issued_total_row = 107522 
issued_total_col = 154576 
Row_Bus_Util =  0.055615 
CoL_Bus_Util = 0.079954 
Either_Row_CoL_Bus_Util = 0.132202 
Issued_on_Two_Bus_Simul_Util = 0.003367 
issued_two_Eff = 0.025467 
queue_avg = 5.722516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.72252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1677041 n_act=54202 n_pre=54186 n_ref_event=0 n_req=129970 n_rd=118861 n_rd_L2_A=0 n_write=0 n_wr_bk=35493 bw_util=0.3194
n_activity=1601872 dram_eff=0.3854
bk0: 7656a 1586272i bk1: 7618a 1584945i bk2: 7157a 1610879i bk3: 7068a 1614589i bk4: 7095a 1604633i bk5: 7040a 1610621i bk6: 7215a 1593387i bk7: 7141a 1600454i bk8: 7754a 1578446i bk9: 7544a 1584280i bk10: 7611a 1585810i bk11: 7401a 1588292i bk12: 7626a 1591513i bk13: 7604a 1585237i bk14: 7677a 1591411i bk15: 7654a 1592331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.582965
Row_Buffer_Locality_read = 0.614802
Row_Buffer_Locality_write = 0.242326
Bank_Level_Parallism = 3.819442
Bank_Level_Parallism_Col = 2.725882
Bank_Level_Parallism_Ready = 1.547927
write_to_read_ratio_blp_rw_average = 0.223538
GrpLevelPara = 1.981282 

BW Util details:
bwutil = 0.319355 
total_CMD = 1933319 
util_bw = 617416 
Wasted_Col = 651034 
Wasted_Row = 200273 
Idle = 464596 

BW Util Bottlenecks: 
RCDc_limit = 705689 
RCDWRc_limit = 54006 
WTRc_limit = 260404 
RTWc_limit = 235022 
CCDLc_limit = 123013 
rwq = 0 
CCDLc_limit_alone = 93785 
WTRc_limit_alone = 245756 
RTWc_limit_alone = 220442 

Commands details: 
total_CMD = 1933319 
n_nop = 1677041 
Read = 118861 
Write = 0 
L2_Alloc = 0 
L2_WB = 35493 
n_act = 54202 
n_pre = 54186 
n_ref = 0 
n_req = 129970 
total_req = 154354 

Dual Bus Interface Util: 
issued_total_row = 108388 
issued_total_col = 154354 
Row_Bus_Util =  0.056063 
CoL_Bus_Util = 0.079839 
Either_Row_CoL_Bus_Util = 0.132559 
Issued_on_Two_Bus_Simul_Util = 0.003343 
issued_two_Eff = 0.025223 
queue_avg = 5.588789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.58879
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1677990 n_act=53618 n_pre=53602 n_ref_event=0 n_req=130113 n_rd=119002 n_rd_L2_A=0 n_write=0 n_wr_bk=35487 bw_util=0.3196
n_activity=1600510 dram_eff=0.3861
bk0: 7725a 1582800i bk1: 7554a 1590138i bk2: 7104a 1616662i bk3: 7171a 1614020i bk4: 7064a 1613352i bk5: 6902a 1612119i bk6: 7332a 1599652i bk7: 7373a 1591810i bk8: 7604a 1574723i bk9: 7586a 1583174i bk10: 7549a 1587864i bk11: 7500a 1588655i bk12: 7595a 1587734i bk13: 7607a 1588293i bk14: 7679a 1584964i bk15: 7657a 1590158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587912
Row_Buffer_Locality_read = 0.619006
Row_Buffer_Locality_write = 0.254883
Bank_Level_Parallism = 3.827360
Bank_Level_Parallism_Col = 2.766790
Bank_Level_Parallism_Ready = 1.571317
write_to_read_ratio_blp_rw_average = 0.224949
GrpLevelPara = 1.988264 

BW Util details:
bwutil = 0.319635 
total_CMD = 1933319 
util_bw = 617956 
Wasted_Col = 647178 
Wasted_Row = 199797 
Idle = 468388 

BW Util Bottlenecks: 
RCDc_limit = 700405 
RCDWRc_limit = 51882 
WTRc_limit = 258711 
RTWc_limit = 233708 
CCDLc_limit = 124398 
rwq = 0 
CCDLc_limit_alone = 93840 
WTRc_limit_alone = 243072 
RTWc_limit_alone = 218789 

Commands details: 
total_CMD = 1933319 
n_nop = 1677990 
Read = 119002 
Write = 0 
L2_Alloc = 0 
L2_WB = 35487 
n_act = 53618 
n_pre = 53602 
n_ref = 0 
n_req = 130113 
total_req = 154489 

Dual Bus Interface Util: 
issued_total_row = 107220 
issued_total_col = 154489 
Row_Bus_Util =  0.055459 
CoL_Bus_Util = 0.079909 
Either_Row_CoL_Bus_Util = 0.132068 
Issued_on_Two_Bus_Simul_Util = 0.003300 
issued_two_Eff = 0.024987 
queue_avg = 5.860119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.86012
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1678635 n_act=53455 n_pre=53439 n_ref_event=0 n_req=129879 n_rd=118733 n_rd_L2_A=0 n_write=0 n_wr_bk=35546 bw_util=0.3192
n_activity=1602315 dram_eff=0.3851
bk0: 7731a 1575800i bk1: 7692a 1571583i bk2: 7212a 1599903i bk3: 7090a 1612677i bk4: 7076a 1609984i bk5: 7020a 1604112i bk6: 7319a 1586285i bk7: 7115a 1596919i bk8: 7572a 1580168i bk9: 7445a 1574285i bk10: 7591a 1576068i bk11: 7438a 1584251i bk12: 7640a 1583555i bk13: 7626a 1576475i bk14: 7630a 1587321i bk15: 7536a 1586273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588425
Row_Buffer_Locality_read = 0.620173
Row_Buffer_Locality_write = 0.250224
Bank_Level_Parallism = 3.898634
Bank_Level_Parallism_Col = 2.811003
Bank_Level_Parallism_Ready = 1.586559
write_to_read_ratio_blp_rw_average = 0.229819
GrpLevelPara = 2.008575 

BW Util details:
bwutil = 0.319200 
total_CMD = 1933319 
util_bw = 617116 
Wasted_Col = 642254 
Wasted_Row = 205587 
Idle = 468362 

BW Util Bottlenecks: 
RCDc_limit = 694212 
RCDWRc_limit = 52543 
WTRc_limit = 251223 
RTWc_limit = 249549 
CCDLc_limit = 123475 
rwq = 0 
CCDLc_limit_alone = 92755 
WTRc_limit_alone = 236587 
RTWc_limit_alone = 233465 

Commands details: 
total_CMD = 1933319 
n_nop = 1678635 
Read = 118733 
Write = 0 
L2_Alloc = 0 
L2_WB = 35546 
n_act = 53455 
n_pre = 53439 
n_ref = 0 
n_req = 129879 
total_req = 154279 

Dual Bus Interface Util: 
issued_total_row = 106894 
issued_total_col = 154279 
Row_Bus_Util =  0.055290 
CoL_Bus_Util = 0.079800 
Either_Row_CoL_Bus_Util = 0.131734 
Issued_on_Two_Bus_Simul_Util = 0.003356 
issued_two_Eff = 0.025479 
queue_avg = 6.205411 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20541
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1679271 n_act=53311 n_pre=53295 n_ref_event=0 n_req=129266 n_rd=118184 n_rd_L2_A=0 n_write=0 n_wr_bk=35383 bw_util=0.3177
n_activity=1599667 dram_eff=0.384
bk0: 7474a 1599467i bk1: 7637a 1596444i bk2: 7068a 1624338i bk3: 7162a 1613832i bk4: 6943a 1622047i bk5: 7106a 1612937i bk6: 7172a 1605577i bk7: 7157a 1599289i bk8: 7412a 1591357i bk9: 7576a 1581848i bk10: 7417a 1592101i bk11: 7461a 1597119i bk12: 7523a 1595485i bk13: 7634a 1585849i bk14: 7644a 1604376i bk15: 7798a 1593235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587587
Row_Buffer_Locality_read = 0.619466
Row_Buffer_Locality_write = 0.247609
Bank_Level_Parallism = 3.760787
Bank_Level_Parallism_Col = 2.714441
Bank_Level_Parallism_Ready = 1.543992
write_to_read_ratio_blp_rw_average = 0.225179
GrpLevelPara = 1.982725 

BW Util details:
bwutil = 0.317727 
total_CMD = 1933319 
util_bw = 614268 
Wasted_Col = 646834 
Wasted_Row = 201102 
Idle = 471115 

BW Util Bottlenecks: 
RCDc_limit = 695418 
RCDWRc_limit = 54518 
WTRc_limit = 258022 
RTWc_limit = 235002 
CCDLc_limit = 124367 
rwq = 0 
CCDLc_limit_alone = 94396 
WTRc_limit_alone = 243508 
RTWc_limit_alone = 219545 

Commands details: 
total_CMD = 1933319 
n_nop = 1679271 
Read = 118184 
Write = 0 
L2_Alloc = 0 
L2_WB = 35383 
n_act = 53311 
n_pre = 53295 
n_ref = 0 
n_req = 129266 
total_req = 153567 

Dual Bus Interface Util: 
issued_total_row = 106606 
issued_total_col = 153567 
Row_Bus_Util =  0.055141 
CoL_Bus_Util = 0.079432 
Either_Row_CoL_Bus_Util = 0.131405 
Issued_on_Two_Bus_Simul_Util = 0.003168 
issued_two_Eff = 0.024110 
queue_avg = 5.453767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.45377
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1678100 n_act=53802 n_pre=53786 n_ref_event=0 n_req=129734 n_rd=118556 n_rd_L2_A=0 n_write=0 n_wr_bk=35624 bw_util=0.319
n_activity=1600477 dram_eff=0.3853
bk0: 7685a 1572782i bk1: 7608a 1585050i bk2: 7106a 1602262i bk3: 7092a 1608758i bk4: 7189a 1607394i bk5: 6995a 1608214i bk6: 7263a 1586619i bk7: 7117a 1598881i bk8: 7616a 1576245i bk9: 7461a 1584794i bk10: 7478a 1589785i bk11: 7501a 1588760i bk12: 7538a 1581355i bk13: 7453a 1588140i bk14: 7699a 1576730i bk15: 7755a 1576873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.585290
Row_Buffer_Locality_read = 0.616030
Row_Buffer_Locality_write = 0.259259
Bank_Level_Parallism = 3.887079
Bank_Level_Parallism_Col = 2.802315
Bank_Level_Parallism_Ready = 1.570253
write_to_read_ratio_blp_rw_average = 0.229776
GrpLevelPara = 2.003038 

BW Util details:
bwutil = 0.318995 
total_CMD = 1933319 
util_bw = 616720 
Wasted_Col = 644254 
Wasted_Row = 201182 
Idle = 471163 

BW Util Bottlenecks: 
RCDc_limit = 698226 
RCDWRc_limit = 53604 
WTRc_limit = 260961 
RTWc_limit = 244854 
CCDLc_limit = 125154 
rwq = 0 
CCDLc_limit_alone = 94289 
WTRc_limit_alone = 245736 
RTWc_limit_alone = 229214 

Commands details: 
total_CMD = 1933319 
n_nop = 1678100 
Read = 118556 
Write = 0 
L2_Alloc = 0 
L2_WB = 35624 
n_act = 53802 
n_pre = 53786 
n_ref = 0 
n_req = 129734 
total_req = 154180 

Dual Bus Interface Util: 
issued_total_row = 107588 
issued_total_col = 154180 
Row_Bus_Util =  0.055649 
CoL_Bus_Util = 0.079749 
Either_Row_CoL_Bus_Util = 0.132011 
Issued_on_Two_Bus_Simul_Util = 0.003387 
issued_two_Eff = 0.025660 
queue_avg = 6.079583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1679509 n_act=53166 n_pre=53150 n_ref_event=0 n_req=129345 n_rd=118227 n_rd_L2_A=0 n_write=0 n_wr_bk=35507 bw_util=0.3181
n_activity=1598922 dram_eff=0.3846
bk0: 7628a 1582672i bk1: 7581a 1584877i bk2: 6896a 1632588i bk3: 7081a 1613350i bk4: 7087a 1604727i bk5: 7020a 1607921i bk6: 7116a 1601462i bk7: 7198a 1599112i bk8: 7490a 1591378i bk9: 7563a 1582987i bk10: 7438a 1598479i bk11: 7485a 1592656i bk12: 7557a 1589023i bk13: 7534a 1594668i bk14: 7741a 1582755i bk15: 7812a 1585425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588960
Row_Buffer_Locality_read = 0.620315
Row_Buffer_Locality_write = 0.255532
Bank_Level_Parallism = 3.811832
Bank_Level_Parallism_Col = 2.778997
Bank_Level_Parallism_Ready = 1.560137
write_to_read_ratio_blp_rw_average = 0.229363
GrpLevelPara = 1.996207 

BW Util details:
bwutil = 0.318073 
total_CMD = 1933319 
util_bw = 614936 
Wasted_Col = 642104 
Wasted_Row = 204503 
Idle = 471776 

BW Util Bottlenecks: 
RCDc_limit = 691707 
RCDWRc_limit = 52997 
WTRc_limit = 258657 
RTWc_limit = 239774 
CCDLc_limit = 125126 
rwq = 0 
CCDLc_limit_alone = 94036 
WTRc_limit_alone = 243259 
RTWc_limit_alone = 224082 

Commands details: 
total_CMD = 1933319 
n_nop = 1679509 
Read = 118227 
Write = 0 
L2_Alloc = 0 
L2_WB = 35507 
n_act = 53166 
n_pre = 53150 
n_ref = 0 
n_req = 129345 
total_req = 153734 

Dual Bus Interface Util: 
issued_total_row = 106316 
issued_total_col = 153734 
Row_Bus_Util =  0.054991 
CoL_Bus_Util = 0.079518 
Either_Row_CoL_Bus_Util = 0.131282 
Issued_on_Two_Bus_Simul_Util = 0.003228 
issued_two_Eff = 0.024585 
queue_avg = 5.754447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75445
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1677762 n_act=53751 n_pre=53735 n_ref_event=0 n_req=130296 n_rd=119151 n_rd_L2_A=0 n_write=0 n_wr_bk=35523 bw_util=0.32
n_activity=1601643 dram_eff=0.3863
bk0: 7571a 1585777i bk1: 7862a 1568587i bk2: 7054a 1611675i bk3: 7065a 1619290i bk4: 7028a 1607883i bk5: 7170a 1606768i bk6: 7227a 1602738i bk7: 7119a 1596544i bk8: 7678a 1570660i bk9: 7615a 1575564i bk10: 7472a 1586440i bk11: 7518a 1586847i bk12: 7704a 1579657i bk13: 7604a 1590374i bk14: 7763a 1582977i bk15: 7701a 1586900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587470
Row_Buffer_Locality_read = 0.619197
Row_Buffer_Locality_write = 0.248273
Bank_Level_Parallism = 3.861187
Bank_Level_Parallism_Col = 2.767960
Bank_Level_Parallism_Ready = 1.573517
write_to_read_ratio_blp_rw_average = 0.226240
GrpLevelPara = 1.995005 

BW Util details:
bwutil = 0.320018 
total_CMD = 1933319 
util_bw = 618696 
Wasted_Col = 643884 
Wasted_Row = 202654 
Idle = 468085 

BW Util Bottlenecks: 
RCDc_limit = 696003 
RCDWRc_limit = 53729 
WTRc_limit = 257669 
RTWc_limit = 237185 
CCDLc_limit = 124519 
rwq = 0 
CCDLc_limit_alone = 94246 
WTRc_limit_alone = 242813 
RTWc_limit_alone = 221768 

Commands details: 
total_CMD = 1933319 
n_nop = 1677762 
Read = 119151 
Write = 0 
L2_Alloc = 0 
L2_WB = 35523 
n_act = 53751 
n_pre = 53735 
n_ref = 0 
n_req = 130296 
total_req = 154674 

Dual Bus Interface Util: 
issued_total_row = 107486 
issued_total_col = 154674 
Row_Bus_Util =  0.055597 
CoL_Bus_Util = 0.080004 
Either_Row_CoL_Bus_Util = 0.132186 
Issued_on_Two_Bus_Simul_Util = 0.003415 
issued_two_Eff = 0.025838 
queue_avg = 5.957488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.95749
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1678033 n_act=53604 n_pre=53588 n_ref_event=0 n_req=129953 n_rd=118776 n_rd_L2_A=0 n_write=0 n_wr_bk=35579 bw_util=0.3194
n_activity=1597273 dram_eff=0.3865
bk0: 7513a 1590708i bk1: 7578a 1584930i bk2: 7002a 1623589i bk3: 7116a 1610198i bk4: 7168a 1613058i bk5: 7039a 1616634i bk6: 7130a 1600246i bk7: 7188a 1600228i bk8: 7608a 1585626i bk9: 7595a 1576993i bk10: 7651a 1586829i bk11: 7528a 1592122i bk12: 7467a 1594307i bk13: 7586a 1588038i bk14: 7802a 1577040i bk15: 7805a 1583709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.587512
Row_Buffer_Locality_read = 0.619048
Row_Buffer_Locality_write = 0.252393
Bank_Level_Parallism = 3.823327
Bank_Level_Parallism_Col = 2.747075
Bank_Level_Parallism_Ready = 1.545469
write_to_read_ratio_blp_rw_average = 0.228252
GrpLevelPara = 1.987392 

BW Util details:
bwutil = 0.319358 
total_CMD = 1933319 
util_bw = 617420 
Wasted_Col = 644453 
Wasted_Row = 200364 
Idle = 471082 

BW Util Bottlenecks: 
RCDc_limit = 695516 
RCDWRc_limit = 53655 
WTRc_limit = 255769 
RTWc_limit = 232073 
CCDLc_limit = 122471 
rwq = 0 
CCDLc_limit_alone = 94160 
WTRc_limit_alone = 241892 
RTWc_limit_alone = 217639 

Commands details: 
total_CMD = 1933319 
n_nop = 1678033 
Read = 118776 
Write = 0 
L2_Alloc = 0 
L2_WB = 35579 
n_act = 53604 
n_pre = 53588 
n_ref = 0 
n_req = 129953 
total_req = 154355 

Dual Bus Interface Util: 
issued_total_row = 107192 
issued_total_col = 154355 
Row_Bus_Util =  0.055445 
CoL_Bus_Util = 0.079839 
Either_Row_CoL_Bus_Util = 0.132045 
Issued_on_Two_Bus_Simul_Util = 0.003238 
issued_two_Eff = 0.024525 
queue_avg = 5.686032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.68603
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1678471 n_act=53642 n_pre=53626 n_ref_event=0 n_req=129789 n_rd=118702 n_rd_L2_A=0 n_write=0 n_wr_bk=35421 bw_util=0.3189
n_activity=1600072 dram_eff=0.3853
bk0: 7519a 1584106i bk1: 7495a 1580046i bk2: 7071a 1608955i bk3: 7127a 1611739i bk4: 7059a 1618448i bk5: 7092a 1606129i bk6: 7261a 1598427i bk7: 7171a 1603741i bk8: 7587a 1581542i bk9: 7546a 1584690i bk10: 7612a 1584500i bk11: 7544a 1588693i bk12: 7484a 1588325i bk13: 7668a 1578717i bk14: 7774a 1566312i bk15: 7692a 1584443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.586698
Row_Buffer_Locality_read = 0.617968
Row_Buffer_Locality_write = 0.251917
Bank_Level_Parallism = 3.866517
Bank_Level_Parallism_Col = 2.758693
Bank_Level_Parallism_Ready = 1.549928
write_to_read_ratio_blp_rw_average = 0.228874
GrpLevelPara = 1.997787 

BW Util details:
bwutil = 0.318878 
total_CMD = 1933319 
util_bw = 616492 
Wasted_Col = 642822 
Wasted_Row = 201361 
Idle = 472644 

BW Util Bottlenecks: 
RCDc_limit = 694914 
RCDWRc_limit = 53788 
WTRc_limit = 261397 
RTWc_limit = 236379 
CCDLc_limit = 123540 
rwq = 0 
CCDLc_limit_alone = 94482 
WTRc_limit_alone = 246653 
RTWc_limit_alone = 222065 

Commands details: 
total_CMD = 1933319 
n_nop = 1678471 
Read = 118702 
Write = 0 
L2_Alloc = 0 
L2_WB = 35421 
n_act = 53642 
n_pre = 53626 
n_ref = 0 
n_req = 129789 
total_req = 154123 

Dual Bus Interface Util: 
issued_total_row = 107268 
issued_total_col = 154123 
Row_Bus_Util =  0.055484 
CoL_Bus_Util = 0.079719 
Either_Row_CoL_Bus_Util = 0.131819 
Issued_on_Two_Bus_Simul_Util = 0.003384 
issued_two_Eff = 0.025674 
queue_avg = 5.785385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.78538
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1933319 n_nop=1678577 n_act=53711 n_pre=53695 n_ref_event=0 n_req=129406 n_rd=118288 n_rd_L2_A=0 n_write=0 n_wr_bk=35474 bw_util=0.3181
n_activity=1603188 dram_eff=0.3836
bk0: 7669a 1587452i bk1: 7562a 1581344i bk2: 7109a 1614243i bk3: 7062a 1614921i bk4: 7017a 1618114i bk5: 7093a 1609806i bk6: 7121a 1606653i bk7: 7217a 1598454i bk8: 7533a 1582230i bk9: 7626a 1574891i bk10: 7439a 1591293i bk11: 7398a 1590764i bk12: 7535a 1589719i bk13: 7441a 1595749i bk14: 7723a 1590944i bk15: 7743a 1583518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.584942
Row_Buffer_Locality_read = 0.616994
Row_Buffer_Locality_write = 0.243929
Bank_Level_Parallism = 3.801486
Bank_Level_Parallism_Col = 2.728896
Bank_Level_Parallism_Ready = 1.545891
write_to_read_ratio_blp_rw_average = 0.226463
GrpLevelPara = 1.981823 

BW Util details:
bwutil = 0.318131 
total_CMD = 1933319 
util_bw = 615048 
Wasted_Col = 650165 
Wasted_Row = 203596 
Idle = 464510 

BW Util Bottlenecks: 
RCDc_limit = 699567 
RCDWRc_limit = 53563 
WTRc_limit = 261206 
RTWc_limit = 236577 
CCDLc_limit = 124467 
rwq = 0 
CCDLc_limit_alone = 94640 
WTRc_limit_alone = 246477 
RTWc_limit_alone = 221479 

Commands details: 
total_CMD = 1933319 
n_nop = 1678577 
Read = 118288 
Write = 0 
L2_Alloc = 0 
L2_WB = 35474 
n_act = 53711 
n_pre = 53695 
n_ref = 0 
n_req = 129406 
total_req = 153762 

Dual Bus Interface Util: 
issued_total_row = 107406 
issued_total_col = 153762 
Row_Bus_Util =  0.055555 
CoL_Bus_Util = 0.079533 
Either_Row_CoL_Bus_Util = 0.131764 
Issued_on_Two_Bus_Simul_Util = 0.003324 
issued_two_Eff = 0.025226 
queue_avg = 5.723654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.72365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204417, Miss = 73856, Miss_rate = 0.361, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 199858, Miss = 74972, Miss_rate = 0.375, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 201197, Miss = 74893, Miss_rate = 0.372, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 200771, Miss = 74681, Miss_rate = 0.372, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 201058, Miss = 74979, Miss_rate = 0.373, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 201668, Miss = 74195, Miss_rate = 0.368, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 201699, Miss = 74813, Miss_rate = 0.371, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 202867, Miss = 74599, Miss_rate = 0.368, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[8]: Access = 204617, Miss = 74997, Miss_rate = 0.367, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 201886, Miss = 74220, Miss_rate = 0.368, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 199988, Miss = 73830, Miss_rate = 0.369, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 201252, Miss = 74744, Miss_rate = 0.371, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 224429, Miss = 74772, Miss_rate = 0.333, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 200979, Miss = 74259, Miss_rate = 0.369, Pending_hits = 187, Reservation_fails = 190
L2_cache_bank[14]: Access = 200686, Miss = 74185, Miss_rate = 0.370, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 203460, Miss = 74522, Miss_rate = 0.366, Pending_hits = 192, Reservation_fails = 718
L2_cache_bank[16]: Access = 206168, Miss = 74792, Miss_rate = 0.363, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 201442, Miss = 74757, Miss_rate = 0.371, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 200307, Miss = 74672, Miss_rate = 0.373, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 200494, Miss = 74639, Miss_rate = 0.372, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 202371, Miss = 74592, Miss_rate = 0.369, Pending_hits = 590, Reservation_fails = 284
L2_cache_bank[21]: Access = 199889, Miss = 74486, Miss_rate = 0.373, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 200470, Miss = 74470, Miss_rate = 0.371, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 200902, Miss = 74245, Miss_rate = 0.370, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4862875
L2_total_cache_misses = 1789170
L2_total_cache_miss_rate = 0.3679
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 10403
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2741935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 442489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 981703
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 324903
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 113032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 251946
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4172994
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 689881
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 975
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=4862875
icnt_total_pkts_simt_to_mem=4862875
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4862875
Req_Network_cycles = 753896
Req_Network_injected_packets_per_cycle =       6.4503 
Req_Network_conflicts_per_cycle =       2.3200
Req_Network_conflicts_per_cycle_util =       2.6796
Req_Bank_Level_Parallism =       7.4501
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.0827
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4232

Reply_Network_injected_packets_num = 4862875
Reply_Network_cycles = 753896
Reply_Network_injected_packets_per_cycle =        6.4503
Reply_Network_conflicts_per_cycle =        3.3942
Reply_Network_conflicts_per_cycle_util =       3.9058
Reply_Bank_Level_Parallism =       7.4226
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0535
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2150
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 36 sec (1356 sec)
gpgpu_simulation_rate = 87695 (inst/sec)
gpgpu_simulation_rate = 555 (cycle/sec)
gpgpu_silicon_slowdown = 2459459x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e027c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis3PiS_i 
GPGPU-Sim PTX: pushing kernel '_Z4mis3PiS_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z4mis3PiS_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z4mis3PiS_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 13198
gpu_sim_insn = 5004864
gpu_ipc =     379.2138
gpu_tot_sim_cycle = 767094
gpu_tot_sim_insn = 123920437
gpu_tot_ipc =     161.5453
gpu_tot_issued_cta = 30381
gpu_occupancy = 93.4050% 
gpu_tot_occupancy = 72.4763% 
max_total_param_size = 0
gpu_stall_dramfull = 87070
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6422
partiton_level_parallism_total  =       6.4364
partiton_level_parallism_util =       9.6999
partiton_level_parallism_util_total  =       7.4777
L2_BW  =     246.4521 GB/Sec
L2_BW_total  =     281.1429 GB/Sec
gpu_total_sim_rate=89797

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 247300, Miss = 161547, Miss_rate = 0.653, Pending_hits = 5684, Reservation_fails = 60770
	L1D_cache_core[1]: Access = 251970, Miss = 159996, Miss_rate = 0.635, Pending_hits = 5775, Reservation_fails = 48382
	L1D_cache_core[2]: Access = 245942, Miss = 150191, Miss_rate = 0.611, Pending_hits = 5507, Reservation_fails = 41316
	L1D_cache_core[3]: Access = 247753, Miss = 157114, Miss_rate = 0.634, Pending_hits = 5710, Reservation_fails = 58736
	L1D_cache_core[4]: Access = 256091, Miss = 167465, Miss_rate = 0.654, Pending_hits = 5889, Reservation_fails = 63008
	L1D_cache_core[5]: Access = 255174, Miss = 169102, Miss_rate = 0.663, Pending_hits = 6072, Reservation_fails = 58670
	L1D_cache_core[6]: Access = 250833, Miss = 156120, Miss_rate = 0.622, Pending_hits = 5767, Reservation_fails = 49041
	L1D_cache_core[7]: Access = 254849, Miss = 159346, Miss_rate = 0.625, Pending_hits = 5773, Reservation_fails = 49771
	L1D_cache_core[8]: Access = 249291, Miss = 160496, Miss_rate = 0.644, Pending_hits = 5736, Reservation_fails = 55403
	L1D_cache_core[9]: Access = 248714, Miss = 154245, Miss_rate = 0.620, Pending_hits = 5709, Reservation_fails = 45067
	L1D_cache_core[10]: Access = 249062, Miss = 155083, Miss_rate = 0.623, Pending_hits = 5723, Reservation_fails = 46512
	L1D_cache_core[11]: Access = 255460, Miss = 157949, Miss_rate = 0.618, Pending_hits = 5735, Reservation_fails = 42773
	L1D_cache_core[12]: Access = 256512, Miss = 164118, Miss_rate = 0.640, Pending_hits = 5780, Reservation_fails = 54001
	L1D_cache_core[13]: Access = 247658, Miss = 157466, Miss_rate = 0.636, Pending_hits = 5660, Reservation_fails = 40054
	L1D_cache_core[14]: Access = 257563, Miss = 161099, Miss_rate = 0.625, Pending_hits = 5843, Reservation_fails = 49689
	L1D_cache_core[15]: Access = 254055, Miss = 158026, Miss_rate = 0.622, Pending_hits = 5799, Reservation_fails = 49821
	L1D_cache_core[16]: Access = 244979, Miss = 154898, Miss_rate = 0.632, Pending_hits = 5671, Reservation_fails = 47906
	L1D_cache_core[17]: Access = 248583, Miss = 154255, Miss_rate = 0.621, Pending_hits = 5616, Reservation_fails = 38166
	L1D_cache_core[18]: Access = 258558, Miss = 156165, Miss_rate = 0.604, Pending_hits = 5675, Reservation_fails = 49579
	L1D_cache_core[19]: Access = 247127, Miss = 157315, Miss_rate = 0.637, Pending_hits = 5504, Reservation_fails = 51964
	L1D_cache_core[20]: Access = 253262, Miss = 161448, Miss_rate = 0.637, Pending_hits = 5880, Reservation_fails = 52684
	L1D_cache_core[21]: Access = 252188, Miss = 164250, Miss_rate = 0.651, Pending_hits = 5757, Reservation_fails = 60052
	L1D_cache_core[22]: Access = 254363, Miss = 162124, Miss_rate = 0.637, Pending_hits = 5726, Reservation_fails = 55378
	L1D_cache_core[23]: Access = 255298, Miss = 165553, Miss_rate = 0.648, Pending_hits = 5706, Reservation_fails = 57840
	L1D_cache_core[24]: Access = 254907, Miss = 159101, Miss_rate = 0.624, Pending_hits = 5972, Reservation_fails = 48234
	L1D_cache_core[25]: Access = 255029, Miss = 157762, Miss_rate = 0.619, Pending_hits = 5768, Reservation_fails = 34529
	L1D_cache_core[26]: Access = 251814, Miss = 161021, Miss_rate = 0.639, Pending_hits = 5719, Reservation_fails = 53295
	L1D_cache_core[27]: Access = 246705, Miss = 153732, Miss_rate = 0.623, Pending_hits = 5631, Reservation_fails = 39271
	L1D_cache_core[28]: Access = 249321, Miss = 156075, Miss_rate = 0.626, Pending_hits = 5820, Reservation_fails = 54796
	L1D_cache_core[29]: Access = 256285, Miss = 154804, Miss_rate = 0.604, Pending_hits = 5756, Reservation_fails = 37696
	L1D_total_cache_accesses = 7556646
	L1D_total_cache_misses = 4767866
	L1D_total_cache_miss_rate = 0.6310
	L1D_total_cache_pending_hits = 172363
	L1D_total_cache_reservation_fails = 1494404
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446942
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2823751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1371743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1386627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172363
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169475
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 122661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 319861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6829683
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 726963

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 713298
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 122661
ctas_completed 30381, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9848, 9418, 10408, 10413, 10020, 9448, 9547, 10234, 10498, 9507, 9696, 10559, 8508, 9829, 9934, 9842, 9508, 10256, 8744, 8912, 9995, 9793, 10991, 9843, 11293, 10388, 9603, 10194, 10775, 9280, 9528, 8798, 
gpgpu_n_tot_thrd_icount = 305296064
gpgpu_n_tot_w_icount = 9540502
gpgpu_n_stall_shd_mem = 1803406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4210378
gpgpu_n_mem_write_global = 726963
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13785284
gpgpu_n_store_insn = 2855348
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25127424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1581403
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1913021	W0_Idle:1461454	W0_Scoreboard:68922115	W1:2001567	W2:910642	W3:591610	W4:434443	W5:343106	W6:281798	W7:246329	W8:208170	W9:177715	W10:152935	W11:130213	W12:112268	W13:96992	W14:86843	W15:80405	W16:74547	W17:70451	W18:64495	W19:63649	W20:57341	W21:55562	W22:51879	W23:50602	W24:45544	W25:43248	W26:38258	W27:36287	W28:27204	W29:23261	W30:18019	W31:9552	W32:2955567
single_issue_nums: WS0:2380251	WS1:2391796	WS2:2382358	WS3:2386097	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33683024 {8:4210378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29078520 {40:726963,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 168415120 {40:4210378,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5815704 {8:726963,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1442 
max_icnt2sh_latency = 234 
averagemflatency = 323 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 5 
mrq_lat_table:764496 	38799 	53947 	90332 	234891 	178271 	128226 	67210 	34373 	6075 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2424062 	2243352 	232492 	31572 	5863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3995475 	376989 	354378 	205217 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3106238 	952183 	516457 	246888 	85026 	24350 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1287 	42 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        68        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        68        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        64        65        64        64        66        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        66        65        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        64        67        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        68        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.471841  2.388844  2.585166  2.584550  2.606162  2.526153  2.502672  2.447945  2.351560  2.462565  2.464223  2.445383  2.475522  2.521687  2.518248  2.450314 
dram[1]:  2.482184  2.436844  2.664000  2.652607  2.564401  2.567317  2.436205  2.464763  2.407902  2.414999  2.438673  2.409379  2.440835  2.482646  2.428451  2.439321 
dram[2]:  2.413929  2.418999  2.569378  2.580792  2.531469  2.529468  2.394729  2.419355  2.361187  2.423904  2.452374  2.401215  2.434086  2.450997  2.450857  2.472607 
dram[3]:  2.446484  2.478248  2.549760  2.570789  2.573372  2.543906  2.431832  2.455817  2.395839  2.455491  2.402328  2.507156  2.500884  2.515223  2.415307  2.526409 
dram[4]:  2.469986  2.431107  2.582218  2.623766  2.676649  2.588062  2.430350  2.461065  2.430623  2.407728  2.453337  2.446009  2.459319  2.423579  2.478726  2.486168 
dram[5]:  2.468154  2.487060  2.632592  2.562420  2.637222  2.599805  2.420229  2.459798  2.369875  2.381675  2.430446  2.464843  2.434858  2.441867  2.485756  2.494984 
dram[6]:  2.375000  2.467975  2.547164  2.583792  2.566550  2.564311  2.439090  2.447917  2.387304  2.388937  2.459618  2.485385  2.446118  2.523463  2.432318  2.421831 
dram[7]:  2.439489  2.421023  2.673681  2.614300  2.508347  2.588601  2.469155  2.458257  2.428365  2.426605  2.509167  2.506718  2.487769  2.500446  2.404332  2.466780 
dram[8]:  2.429997  2.420143  2.548232  2.643881  2.558147  2.537512  2.473476  2.452286  2.370932  2.420858  2.484750  2.481569  2.434549  2.506333  2.475513  2.506259 
dram[9]:  2.470502  2.443078  2.611222  2.551867  2.545109  2.620152  2.466523  2.422776  2.408937  2.391182  2.476754  2.481765  2.498803  2.455230  2.433678  2.470155 
dram[10]:  2.445762  2.421521  2.541613  2.570235  2.572639  2.581033  2.484590  2.495049  2.418187  2.481482  2.417707  2.486622  2.487682  2.387448  2.406086  2.468195 
dram[11]:  2.442210  2.390168  2.616972  2.545804  2.569010  2.526550  2.527313  2.418138  2.376054  2.382468  2.458002  2.429032  2.471382  2.479440  2.441558  2.432061 
average row locality = 1596678/644491 = 2.477425
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7735      8032      7222      7278      7125      7478      7294      7464      7790      7777      7703      7671      7603      7732      7896      7867 
dram[1]:      7919      7868      7321      7302      7249      7340      7444      7438      7909      7856      7725      7670      7693      7684      7928      7915 
dram[2]:      7868      7830      7349      7260      7287      7232      7407      7333      7946      7736      7803      7593      7818      7796      7869      7846 
dram[3]:      7937      7766      7296      7363      7256      7094      7524      7565      7796      7778      7741      7692      7787      7795      7871      7849 
dram[4]:      7943      7904      7404      7282      7268      7212      7511      7303      7764      7637      7783      7630      7832      7818      7822      7728 
dram[5]:      7690      7853      7260      7354      7135      7298      7364      7349      7604      7768      7609      7653      7715      7826      7836      7990 
dram[6]:      7901      7820      7298      7284      7381      7187      7455      7309      7808      7653      7670      7693      7730      7645      7891      7947 
dram[7]:      7844      7797      7088      7273      7279      7208      7308      7390      7682      7755      7630      7677      7749      7726      7933      8004 
dram[8]:      7787      8078      7246      7257      7220      7362      7419      7311      7870      7807      7664      7710      7896      7796      7955      7893 
dram[9]:      7729      7794      7194      7308      7360      7231      7322      7380      7800      7787      7843      7720      7659      7778      7994      7997 
dram[10]:      7727      7707      7263      7319      7251      7284      7453      7363      7779      7738      7804      7736      7676      7860      7966      7884 
dram[11]:      7881      7774      7297      7254      7209      7285      7313      7409      7725      7818      7631      7590      7727      7633      7915      7935 
total dram reads = 1461544
bank skew: 8078/7088 = 1.14
chip skew: 122271/121304 = 1.01
number of total write accesses:
dram[0]:      2328      2350      2150      2183      2143      2228      2159      2253      2333      2286      2227      2284      2183      2210      2341      2279 
dram[1]:      2325      2312      2171      2193      2179      2192      2152      2184      2374      2271      2308      2225      2270      2201      2300      2284 
dram[2]:      2329      2342      2217      2208      2207      2145      2182      2225      2324      2274      2297      2266      2225      2217      2290      2288 
dram[3]:      2308      2295      2175      2175      2193      2172      2186      2219      2310      2312      2307      2302      2248      2245      2284      2274 
dram[4]:      2363      2312      2221      2156      2190      2169      2234      2214      2232      2259      2295      2289      2234      2291      2312      2294 
dram[5]:      2296      2258      2154      2222      2184      2182      2212      2227      2310      2259      2292      2323      2190      2245      2283      2298 
dram[6]:      2316      2359      2206      2203      2149      2183      2226      2190      2308      2305      2250      2307      2234      2222      2345      2320 
dram[7]:      2358      2302      2121      2229      2151      2199      2243      2187      2271      2292      2291      2336      2224      2195      2316      2302 
dram[8]:      2288      2365      2163      2195      2160      2121      2222      2194      2313      2279      2304      2285      2247      2271      2359      2279 
dram[9]:      2327      2362      2158      2205      2192      2160      2304      2150      2303      2299      2328      2282      2210      2223      2296      2313 
dram[10]:      2307      2313      2173      2157      2115      2138      2201      2205      2286      2256      2326      2315      2213      2235      2355      2332 
dram[11]:      2324      2330      2216      2206      2189      2109      2217      2169      2320      2298      2265      2210      2239      2238      2314      2332 
total dram writes = 432119
bank skew: 2374/2109 = 1.13
chip skew: 36123/35927 = 1.01
average mf latency per bank:
dram[0]:        900       826      1069      1060       950       907       885       841       769       787       778       777       780       747       738       768
dram[1]:        878       885      1036      1051       945       915       859       856       748       773       736       740       720       761       722       725
dram[2]:        868       877      1009      1019       921       965       862       848       745       785       745       763       730       737       718       742
dram[3]:        884       920      1025      1026       976      1007       833       838       790       780       741       775       741       739       740       759
dram[4]:        891       924      1042      1042       991       963       856       851       839       811       768       745       745       733       757       755
dram[5]:        911       920      1045       998       943       959       816       862       785       784       727       741       735       720       709       710
dram[6]:        900       860      1019       991       953       966       847       877       758       774       778       772       756       753      1288       700
dram[7]:        861       886      1089      1073       964       955       869       881       769       780       774       761       750       757       710       740
dram[8]:        904       875      1090      1093      1002       934       847       872       771       799       785       762       737       732       738       751
dram[9]:        913       879      1030       982       914       947       847       856       757       795       729       755       740       759       737       719
dram[10]:        890       911       997       988       970       939       844       827       789       780       740       739       753       720       722       723
dram[11]:        866       868      1008      1016       976       972       849       861       756       753       739       772       732       745       709       712
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708892 n_act=53491 n_pre=53475 n_ref_event=0 n_req=132882 n_rd=121667 n_rd_L2_A=0 n_write=0 n_wr_bk=35937 bw_util=0.3205
n_activity=1616907 dram_eff=0.3899
bk0: 7735a 1625367i bk1: 8032a 1604583i bk2: 7222a 1649000i bk3: 7278a 1642848i bk4: 7125a 1650405i bk5: 7478a 1632438i bk6: 7294a 1643989i bk7: 7464a 1620878i bk8: 7790a 1604213i bk9: 7777a 1611869i bk10: 7703a 1619959i bk11: 7671a 1615153i bk12: 7603a 1623256i bk13: 7732a 1627418i bk14: 7896a 1621891i bk15: 7867a 1618728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597455
Row_Buffer_Locality_read = 0.628765
Row_Buffer_Locality_write = 0.257780
Bank_Level_Parallism = 3.816136
Bank_Level_Parallism_Col = 2.771132
Bank_Level_Parallism_Ready = 1.563197
write_to_read_ratio_blp_rw_average = 0.227721
GrpLevelPara = 1.991794 

BW Util details:
bwutil = 0.320470 
total_CMD = 1967163 
util_bw = 630416 
Wasted_Col = 647964 
Wasted_Row = 201371 
Idle = 487412 

BW Util Bottlenecks: 
RCDc_limit = 695247 
RCDWRc_limit = 52952 
WTRc_limit = 258471 
RTWc_limit = 240173 
CCDLc_limit = 127334 
rwq = 0 
CCDLc_limit_alone = 96605 
WTRc_limit_alone = 243464 
RTWc_limit_alone = 224451 

Commands details: 
total_CMD = 1967163 
n_nop = 1708892 
Read = 121667 
Write = 0 
L2_Alloc = 0 
L2_WB = 35937 
n_act = 53491 
n_pre = 53475 
n_ref = 0 
n_req = 132882 
total_req = 157604 

Dual Bus Interface Util: 
issued_total_row = 106966 
issued_total_col = 157604 
Row_Bus_Util =  0.054376 
CoL_Bus_Util = 0.080117 
Either_Row_CoL_Bus_Util = 0.131291 
Issued_on_Two_Bus_Simul_Util = 0.003202 
issued_two_Eff = 0.024389 
queue_avg = 5.856297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8563
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1707783 n_act=53854 n_pre=53838 n_ref_event=0 n_req=133491 n_rd=122261 n_rd_L2_A=0 n_write=0 n_wr_bk=35941 bw_util=0.3217
n_activity=1620431 dram_eff=0.3905
bk0: 7919a 1618008i bk1: 7868a 1613462i bk2: 7321a 1654232i bk3: 7302a 1648548i bk4: 7249a 1648777i bk5: 7340a 1643346i bk6: 7444a 1621845i bk7: 7438a 1630028i bk8: 7909a 1602685i bk9: 7856a 1607105i bk10: 7725a 1614300i bk11: 7670a 1611830i bk12: 7693a 1613943i bk13: 7684a 1624662i bk14: 7928a 1610651i bk15: 7915a 1615725i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596572
Row_Buffer_Locality_read = 0.628156
Row_Buffer_Locality_write = 0.252716
Bank_Level_Parallism = 3.825420
Bank_Level_Parallism_Col = 2.762604
Bank_Level_Parallism_Ready = 1.552070
write_to_read_ratio_blp_rw_average = 0.229563
GrpLevelPara = 1.998450 

BW Util details:
bwutil = 0.321686 
total_CMD = 1967163 
util_bw = 632808 
Wasted_Col = 648685 
Wasted_Row = 203726 
Idle = 481944 

BW Util Bottlenecks: 
RCDc_limit = 699054 
RCDWRc_limit = 52725 
WTRc_limit = 258046 
RTWc_limit = 242387 
CCDLc_limit = 125645 
rwq = 0 
CCDLc_limit_alone = 95306 
WTRc_limit_alone = 242980 
RTWc_limit_alone = 227114 

Commands details: 
total_CMD = 1967163 
n_nop = 1707783 
Read = 122261 
Write = 0 
L2_Alloc = 0 
L2_WB = 35941 
n_act = 53854 
n_pre = 53838 
n_ref = 0 
n_req = 133491 
total_req = 158202 

Dual Bus Interface Util: 
issued_total_row = 107692 
issued_total_col = 158202 
Row_Bus_Util =  0.054745 
CoL_Bus_Util = 0.080421 
Either_Row_CoL_Bus_Util = 0.131855 
Issued_on_Two_Bus_Simul_Util = 0.003311 
issued_two_Eff = 0.025114 
queue_avg = 5.749350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.74935
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1707045 n_act=54296 n_pre=54280 n_ref_event=0 n_req=133232 n_rd=121973 n_rd_L2_A=0 n_write=0 n_wr_bk=36036 bw_util=0.3213
n_activity=1620440 dram_eff=0.39
bk0: 7868a 1617603i bk1: 7830a 1616292i bk2: 7349a 1642232i bk3: 7260a 1645958i bk4: 7287a 1635349i bk5: 7232a 1640688i bk6: 7407a 1623535i bk7: 7333a 1629787i bk8: 7946a 1608046i bk9: 7736a 1613628i bk10: 7803a 1613937i bk11: 7593a 1617188i bk12: 7818a 1623061i bk13: 7796a 1616117i bk14: 7869a 1622008i bk15: 7846a 1622896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.592470
Row_Buffer_Locality_read = 0.624204
Row_Buffer_Locality_write = 0.248690
Bank_Level_Parallism = 3.815737
Bank_Level_Parallism_Col = 2.735069
Bank_Level_Parallism_Ready = 1.545646
write_to_read_ratio_blp_rw_average = 0.225120
GrpLevelPara = 1.987501 

BW Util details:
bwutil = 0.321293 
total_CMD = 1967163 
util_bw = 632036 
Wasted_Col = 653580 
Wasted_Row = 200569 
Idle = 480978 

BW Util Bottlenecks: 
RCDc_limit = 706256 
RCDWRc_limit = 54094 
WTRc_limit = 261032 
RTWc_limit = 237228 
CCDLc_limit = 124478 
rwq = 0 
CCDLc_limit_alone = 95093 
WTRc_limit_alone = 246370 
RTWc_limit_alone = 222505 

Commands details: 
total_CMD = 1967163 
n_nop = 1707045 
Read = 121973 
Write = 0 
L2_Alloc = 0 
L2_WB = 36036 
n_act = 54296 
n_pre = 54280 
n_ref = 0 
n_req = 133232 
total_req = 158009 

Dual Bus Interface Util: 
issued_total_row = 108576 
issued_total_col = 158009 
Row_Bus_Util =  0.055194 
CoL_Bus_Util = 0.080323 
Either_Row_CoL_Bus_Util = 0.132230 
Issued_on_Two_Bus_Simul_Util = 0.003287 
issued_two_Eff = 0.024862 
queue_avg = 5.621794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.62179
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708041 n_act=53707 n_pre=53691 n_ref_event=0 n_req=133361 n_rd=122110 n_rd_L2_A=0 n_write=0 n_wr_bk=36005 bw_util=0.3215
n_activity=1618747 dram_eff=0.3907
bk0: 7937a 1612418i bk1: 7766a 1621918i bk2: 7296a 1649091i bk3: 7363a 1646323i bk4: 7256a 1643128i bk5: 7094a 1643443i bk6: 7524a 1630237i bk7: 7565a 1622140i bk8: 7796a 1604861i bk9: 7778a 1612996i bk10: 7741a 1618073i bk11: 7692a 1618954i bk12: 7787a 1618262i bk13: 7795a 1619481i bk14: 7871a 1615703i bk15: 7849a 1620880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597281
Row_Buffer_Locality_read = 0.628286
Row_Buffer_Locality_write = 0.260777
Bank_Level_Parallism = 3.819942
Bank_Level_Parallism_Col = 2.770777
Bank_Level_Parallism_Ready = 1.566537
write_to_read_ratio_blp_rw_average = 0.225997
GrpLevelPara = 1.992177 

BW Util details:
bwutil = 0.321509 
total_CMD = 1967163 
util_bw = 632460 
Wasted_Col = 649553 
Wasted_Row = 200035 
Idle = 485115 

BW Util Bottlenecks: 
RCDc_limit = 700963 
RCDWRc_limit = 51944 
WTRc_limit = 259253 
RTWc_limit = 235431 
CCDLc_limit = 125744 
rwq = 0 
CCDLc_limit_alone = 95084 
WTRc_limit_alone = 243574 
RTWc_limit_alone = 220450 

Commands details: 
total_CMD = 1967163 
n_nop = 1708041 
Read = 122110 
Write = 0 
L2_Alloc = 0 
L2_WB = 36005 
n_act = 53707 
n_pre = 53691 
n_ref = 0 
n_req = 133361 
total_req = 158115 

Dual Bus Interface Util: 
issued_total_row = 107398 
issued_total_col = 158115 
Row_Bus_Util =  0.054595 
CoL_Bus_Util = 0.080377 
Either_Row_CoL_Bus_Util = 0.131724 
Issued_on_Two_Bus_Simul_Util = 0.003249 
issued_two_Eff = 0.024664 
queue_avg = 5.888144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.88814
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708683 n_act=53541 n_pre=53525 n_ref_event=0 n_req=133131 n_rd=121841 n_rd_L2_A=0 n_write=0 n_wr_bk=36065 bw_util=0.3211
n_activity=1620722 dram_eff=0.3897
bk0: 7943a 1607423i bk1: 7904a 1603599i bk2: 7404a 1631799i bk3: 7282a 1644128i bk4: 7268a 1640380i bk5: 7212a 1634432i bk6: 7511a 1616703i bk7: 7303a 1627044i bk8: 7764a 1608960i bk9: 7637a 1604165i bk10: 7783a 1605769i bk11: 7630a 1613221i bk12: 7832a 1614873i bk13: 7818a 1608022i bk14: 7822a 1618481i bk15: 7728a 1617052i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597832
Row_Buffer_Locality_read = 0.629427
Row_Buffer_Locality_write = 0.256864
Bank_Level_Parallism = 3.891198
Bank_Level_Parallism_Col = 2.815569
Bank_Level_Parallism_Ready = 1.581130
write_to_read_ratio_blp_rw_average = 0.230853
GrpLevelPara = 2.013942 

BW Util details:
bwutil = 0.321084 
total_CMD = 1967163 
util_bw = 631624 
Wasted_Col = 644686 
Wasted_Row = 205920 
Idle = 484933 

BW Util Bottlenecks: 
RCDc_limit = 694815 
RCDWRc_limit = 52626 
WTRc_limit = 251896 
RTWc_limit = 251386 
CCDLc_limit = 125094 
rwq = 0 
CCDLc_limit_alone = 94210 
WTRc_limit_alone = 237204 
RTWc_limit_alone = 235194 

Commands details: 
total_CMD = 1967163 
n_nop = 1708683 
Read = 121841 
Write = 0 
L2_Alloc = 0 
L2_WB = 36065 
n_act = 53541 
n_pre = 53525 
n_ref = 0 
n_req = 133131 
total_req = 157906 

Dual Bus Interface Util: 
issued_total_row = 107066 
issued_total_col = 157906 
Row_Bus_Util =  0.054427 
CoL_Bus_Util = 0.080271 
Either_Row_CoL_Bus_Util = 0.131397 
Issued_on_Two_Bus_Simul_Util = 0.003300 
issued_two_Eff = 0.025116 
queue_avg = 6.271060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.27106
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1709267 n_act=53402 n_pre=53386 n_ref_event=0 n_req=132534 n_rd=121304 n_rd_L2_A=0 n_write=0 n_wr_bk=35935 bw_util=0.3197
n_activity=1617912 dram_eff=0.3887
bk0: 7690a 1629385i bk1: 7853a 1628554i bk2: 7260a 1655765i bk3: 7354a 1645980i bk4: 7135a 1651759i bk5: 7298a 1642428i bk6: 7364a 1635831i bk7: 7349a 1628956i bk8: 7604a 1620720i bk9: 7768a 1611327i bk10: 7609a 1621009i bk11: 7653a 1626919i bk12: 7715a 1627406i bk13: 7826a 1617642i bk14: 7836a 1636393i bk15: 7990a 1623844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.597069
Row_Buffer_Locality_read = 0.628817
Row_Buffer_Locality_write = 0.254141
Bank_Level_Parallism = 3.756489
Bank_Level_Parallism_Col = 2.721882
Bank_Level_Parallism_Ready = 1.542763
write_to_read_ratio_blp_rw_average = 0.226031
GrpLevelPara = 1.988183 

BW Util details:
bwutil = 0.319727 
total_CMD = 1967163 
util_bw = 628956 
Wasted_Col = 648964 
Wasted_Row = 201379 
Idle = 487864 

BW Util Bottlenecks: 
RCDc_limit = 695963 
RCDWRc_limit = 54610 
WTRc_limit = 258712 
RTWc_limit = 236125 
CCDLc_limit = 125635 
rwq = 0 
CCDLc_limit_alone = 95564 
WTRc_limit_alone = 244181 
RTWc_limit_alone = 220585 

Commands details: 
total_CMD = 1967163 
n_nop = 1709267 
Read = 121304 
Write = 0 
L2_Alloc = 0 
L2_WB = 35935 
n_act = 53402 
n_pre = 53386 
n_ref = 0 
n_req = 132534 
total_req = 157239 

Dual Bus Interface Util: 
issued_total_row = 106788 
issued_total_col = 157239 
Row_Bus_Util =  0.054285 
CoL_Bus_Util = 0.079932 
Either_Row_CoL_Bus_Util = 0.131100 
Issued_on_Two_Bus_Simul_Util = 0.003117 
issued_two_Eff = 0.023773 
queue_avg = 5.516214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.51621
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708161 n_act=53888 n_pre=53872 n_ref_event=0 n_req=132986 n_rd=121672 n_rd_L2_A=0 n_write=0 n_wr_bk=36123 bw_util=0.3209
n_activity=1618856 dram_eff=0.3899
bk0: 7901a 1603491i bk1: 7820a 1616497i bk2: 7298a 1633982i bk3: 7284a 1640368i bk4: 7381a 1637506i bk5: 7187a 1638118i bk6: 7455a 1617213i bk7: 7309a 1629429i bk8: 7808a 1606170i bk9: 7653a 1614029i bk10: 7670a 1619011i bk11: 7693a 1618755i bk12: 7730a 1612987i bk13: 7645a 1619610i bk14: 7891a 1607542i bk15: 7947a 1607367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594784
Row_Buffer_Locality_read = 0.625444
Row_Buffer_Locality_write = 0.265070
Bank_Level_Parallism = 3.879899
Bank_Level_Parallism_Col = 2.807154
Bank_Level_Parallism_Ready = 1.565640
write_to_read_ratio_blp_rw_average = 0.231364
GrpLevelPara = 2.007413 

BW Util details:
bwutil = 0.320858 
total_CMD = 1967163 
util_bw = 631180 
Wasted_Col = 647002 
Wasted_Row = 201325 
Idle = 487656 

BW Util Bottlenecks: 
RCDc_limit = 698758 
RCDWRc_limit = 53689 
WTRc_limit = 261640 
RTWc_limit = 246901 
CCDLc_limit = 126762 
rwq = 0 
CCDLc_limit_alone = 95739 
WTRc_limit_alone = 246393 
RTWc_limit_alone = 231125 

Commands details: 
total_CMD = 1967163 
n_nop = 1708161 
Read = 121672 
Write = 0 
L2_Alloc = 0 
L2_WB = 36123 
n_act = 53888 
n_pre = 53872 
n_ref = 0 
n_req = 132986 
total_req = 157795 

Dual Bus Interface Util: 
issued_total_row = 107760 
issued_total_col = 157795 
Row_Bus_Util =  0.054779 
CoL_Bus_Util = 0.080215 
Either_Row_CoL_Bus_Util = 0.131663 
Issued_on_Two_Bus_Simul_Util = 0.003331 
issued_two_Eff = 0.025301 
queue_avg = 6.084463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.08446
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1709557 n_act=53253 n_pre=53237 n_ref_event=0 n_req=132601 n_rd=121343 n_rd_L2_A=0 n_write=0 n_wr_bk=36017 bw_util=0.32
n_activity=1617276 dram_eff=0.3892
bk0: 7844a 1614261i bk1: 7797a 1616189i bk2: 7088a 1664775i bk3: 7273a 1644620i bk4: 7279a 1635170i bk5: 7208a 1637744i bk6: 7308a 1631659i bk7: 7390a 1629550i bk8: 7682a 1621727i bk9: 7755a 1612285i bk10: 7630a 1627728i bk11: 7677a 1622344i bk12: 7749a 1621046i bk13: 7726a 1626962i bk14: 7933a 1613311i bk15: 8004a 1616657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.598397
Row_Buffer_Locality_read = 0.629628
Row_Buffer_Locality_write = 0.261769
Bank_Level_Parallism = 3.804403
Bank_Level_Parallism_Col = 2.782948
Bank_Level_Parallism_Ready = 1.555488
write_to_read_ratio_blp_rw_average = 0.230082
GrpLevelPara = 2.000449 

BW Util details:
bwutil = 0.319973 
total_CMD = 1967163 
util_bw = 629440 
Wasted_Col = 644515 
Wasted_Row = 204796 
Idle = 488412 

BW Util Bottlenecks: 
RCDc_limit = 692363 
RCDWRc_limit = 53141 
WTRc_limit = 259309 
RTWc_limit = 241100 
CCDLc_limit = 126416 
rwq = 0 
CCDLc_limit_alone = 95267 
WTRc_limit_alone = 243890 
RTWc_limit_alone = 225370 

Commands details: 
total_CMD = 1967163 
n_nop = 1709557 
Read = 121343 
Write = 0 
L2_Alloc = 0 
L2_WB = 36017 
n_act = 53253 
n_pre = 53237 
n_ref = 0 
n_req = 132601 
total_req = 157360 

Dual Bus Interface Util: 
issued_total_row = 106490 
issued_total_col = 157360 
Row_Bus_Util =  0.054134 
CoL_Bus_Util = 0.079993 
Either_Row_CoL_Bus_Util = 0.130953 
Issued_on_Two_Bus_Simul_Util = 0.003174 
issued_two_Eff = 0.024239 
queue_avg = 5.776549 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.77655
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1707794 n_act=53837 n_pre=53821 n_ref_event=0 n_req=133558 n_rd=122271 n_rd_L2_A=0 n_write=0 n_wr_bk=36045 bw_util=0.3219
n_activity=1620044 dram_eff=0.3909
bk0: 7787a 1617382i bk1: 8078a 1600313i bk2: 7246a 1643066i bk3: 7257a 1650099i bk4: 7220a 1637902i bk5: 7362a 1636817i bk6: 7419a 1633576i bk7: 7311a 1627057i bk8: 7870a 1600692i bk9: 7807a 1604677i bk10: 7664a 1616077i bk11: 7710a 1615211i bk12: 7896a 1611058i bk13: 7796a 1620838i bk14: 7955a 1613609i bk15: 7893a 1617702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596902
Row_Buffer_Locality_read = 0.628481
Row_Buffer_Locality_write = 0.254806
Bank_Level_Parallism = 3.856158
Bank_Level_Parallism_Col = 2.775562
Bank_Level_Parallism_Ready = 1.570633
write_to_read_ratio_blp_rw_average = 0.227335
GrpLevelPara = 2.000719 

BW Util details:
bwutil = 0.321917 
total_CMD = 1967163 
util_bw = 633264 
Wasted_Col = 646335 
Wasted_Row = 202926 
Idle = 484638 

BW Util Bottlenecks: 
RCDc_limit = 696634 
RCDWRc_limit = 53825 
WTRc_limit = 258155 
RTWc_limit = 239003 
CCDLc_limit = 126144 
rwq = 0 
CCDLc_limit_alone = 95703 
WTRc_limit_alone = 243289 
RTWc_limit_alone = 223428 

Commands details: 
total_CMD = 1967163 
n_nop = 1707794 
Read = 122271 
Write = 0 
L2_Alloc = 0 
L2_WB = 36045 
n_act = 53837 
n_pre = 53821 
n_ref = 0 
n_req = 133558 
total_req = 158316 

Dual Bus Interface Util: 
issued_total_row = 107658 
issued_total_col = 158316 
Row_Bus_Util =  0.054728 
CoL_Bus_Util = 0.080479 
Either_Row_CoL_Bus_Util = 0.131849 
Issued_on_Two_Bus_Simul_Util = 0.003358 
issued_two_Eff = 0.025466 
queue_avg = 6.017423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01742
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708051 n_act=53694 n_pre=53678 n_ref_event=0 n_req=133218 n_rd=121896 n_rd_L2_A=0 n_write=0 n_wr_bk=36112 bw_util=0.3213
n_activity=1615595 dram_eff=0.3912
bk0: 7729a 1621919i bk1: 7794a 1616690i bk2: 7194a 1654719i bk3: 7308a 1640841i bk4: 7360a 1643294i bk5: 7231a 1646693i bk6: 7322a 1630146i bk7: 7380a 1630821i bk8: 7800a 1615209i bk9: 7787a 1606550i bk10: 7843a 1616369i bk11: 7720a 1621174i bk12: 7659a 1626635i bk13: 7778a 1618428i bk14: 7994a 1607837i bk15: 7997a 1614629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596946
Row_Buffer_Locality_read = 0.628380
Row_Buffer_Locality_write = 0.258523
Bank_Level_Parallism = 3.817789
Bank_Level_Parallism_Col = 2.753866
Bank_Level_Parallism_Ready = 1.541627
write_to_read_ratio_blp_rw_average = 0.229248
GrpLevelPara = 1.992888 

BW Util details:
bwutil = 0.321291 
total_CMD = 1967163 
util_bw = 632032 
Wasted_Col = 647031 
Wasted_Row = 200609 
Idle = 487491 

BW Util Bottlenecks: 
RCDc_limit = 696057 
RCDWRc_limit = 53817 
WTRc_limit = 256775 
RTWc_limit = 234033 
CCDLc_limit = 123950 
rwq = 0 
CCDLc_limit_alone = 95447 
WTRc_limit_alone = 242871 
RTWc_limit_alone = 219434 

Commands details: 
total_CMD = 1967163 
n_nop = 1708051 
Read = 121896 
Write = 0 
L2_Alloc = 0 
L2_WB = 36112 
n_act = 53694 
n_pre = 53678 
n_ref = 0 
n_req = 133218 
total_req = 158008 

Dual Bus Interface Util: 
issued_total_row = 107372 
issued_total_col = 158008 
Row_Bus_Util =  0.054582 
CoL_Bus_Util = 0.080323 
Either_Row_CoL_Bus_Util = 0.131719 
Issued_on_Two_Bus_Simul_Util = 0.003186 
issued_two_Eff = 0.024190 
queue_avg = 5.741595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.7416
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708533 n_act=53729 n_pre=53713 n_ref_event=0 n_req=133035 n_rd=121810 n_rd_L2_A=0 n_write=0 n_wr_bk=35927 bw_util=0.3207
n_activity=1618283 dram_eff=0.3899
bk0: 7727a 1614094i bk1: 7707a 1611919i bk2: 7263a 1640851i bk3: 7319a 1643412i bk4: 7251a 1648030i bk5: 7284a 1636327i bk6: 7453a 1628495i bk7: 7363a 1633723i bk8: 7779a 1611697i bk9: 7738a 1614419i bk10: 7804a 1613126i bk11: 7736a 1618240i bk12: 7676a 1619794i bk13: 7860a 1609825i bk14: 7966a 1596707i bk15: 7884a 1615349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596129
Row_Buffer_Locality_read = 0.627256
Row_Buffer_Locality_write = 0.258352
Bank_Level_Parallism = 3.861686
Bank_Level_Parallism_Col = 2.766687
Bank_Level_Parallism_Ready = 1.546841
write_to_read_ratio_blp_rw_average = 0.230123
GrpLevelPara = 2.003886 

BW Util details:
bwutil = 0.320740 
total_CMD = 1967163 
util_bw = 630948 
Wasted_Col = 645220 
Wasted_Row = 201658 
Idle = 489337 

BW Util Bottlenecks: 
RCDc_limit = 695527 
RCDWRc_limit = 53884 
WTRc_limit = 261851 
RTWc_limit = 238297 
CCDLc_limit = 124938 
rwq = 0 
CCDLc_limit_alone = 95786 
WTRc_limit_alone = 247080 
RTWc_limit_alone = 223916 

Commands details: 
total_CMD = 1967163 
n_nop = 1708533 
Read = 121810 
Write = 0 
L2_Alloc = 0 
L2_WB = 35927 
n_act = 53729 
n_pre = 53713 
n_ref = 0 
n_req = 133035 
total_req = 157737 

Dual Bus Interface Util: 
issued_total_row = 107442 
issued_total_col = 157737 
Row_Bus_Util =  0.054618 
CoL_Bus_Util = 0.080185 
Either_Row_CoL_Bus_Util = 0.131474 
Issued_on_Two_Bus_Simul_Util = 0.003329 
issued_two_Eff = 0.025322 
queue_avg = 5.832795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.8328
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1967163 n_nop=1708640 n_act=53799 n_pre=53783 n_ref_event=0 n_req=132649 n_rd=121396 n_rd_L2_A=0 n_write=0 n_wr_bk=35976 bw_util=0.32
n_activity=1621442 dram_eff=0.3882
bk0: 7881a 1619119i bk1: 7774a 1612674i bk2: 7297a 1646370i bk3: 7254a 1646414i bk4: 7209a 1648273i bk5: 7285a 1639514i bk6: 7313a 1636592i bk7: 7409a 1628900i bk8: 7725a 1612398i bk9: 7818a 1604647i bk10: 7631a 1622063i bk11: 7590a 1620135i bk12: 7727a 1621917i bk13: 7633a 1627220i bk14: 7915a 1621620i bk15: 7935a 1613936i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594426
Row_Buffer_Locality_read = 0.626372
Row_Buffer_Locality_write = 0.249800
Bank_Level_Parallism = 3.794289
Bank_Level_Parallism_Col = 2.733738
Bank_Level_Parallism_Ready = 1.542919
write_to_read_ratio_blp_rw_average = 0.227448
GrpLevelPara = 1.986730 

BW Util details:
bwutil = 0.319998 
total_CMD = 1967163 
util_bw = 629488 
Wasted_Col = 652540 
Wasted_Row = 203969 
Idle = 481166 

BW Util Bottlenecks: 
RCDc_limit = 700197 
RCDWRc_limit = 53664 
WTRc_limit = 261896 
RTWc_limit = 238086 
CCDLc_limit = 125842 
rwq = 0 
CCDLc_limit_alone = 95938 
WTRc_limit_alone = 247141 
RTWc_limit_alone = 222937 

Commands details: 
total_CMD = 1967163 
n_nop = 1708640 
Read = 121396 
Write = 0 
L2_Alloc = 0 
L2_WB = 35976 
n_act = 53799 
n_pre = 53783 
n_ref = 0 
n_req = 132649 
total_req = 157372 

Dual Bus Interface Util: 
issued_total_row = 107582 
issued_total_col = 157372 
Row_Bus_Util =  0.054689 
CoL_Bus_Util = 0.079999 
Either_Row_CoL_Bus_Util = 0.131419 
Issued_on_Two_Bus_Simul_Util = 0.003269 
issued_two_Eff = 0.024876 
queue_avg = 5.755216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.75522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 207519, Miss = 75807, Miss_rate = 0.365, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 202962, Miss = 76908, Miss_rate = 0.379, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 204298, Miss = 76864, Miss_rate = 0.376, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 203874, Miss = 76605, Miss_rate = 0.376, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 204162, Miss = 76948, Miss_rate = 0.377, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 204769, Miss = 76162, Miss_rate = 0.372, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 204803, Miss = 76777, Miss_rate = 0.375, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 205974, Miss = 76563, Miss_rate = 0.372, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[8]: Access = 207721, Miss = 76983, Miss_rate = 0.371, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 204985, Miss = 76143, Miss_rate = 0.371, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 203096, Miss = 75791, Miss_rate = 0.373, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 204359, Miss = 76724, Miss_rate = 0.375, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 227539, Miss = 76724, Miss_rate = 0.337, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 204083, Miss = 76218, Miss_rate = 0.373, Pending_hits = 187, Reservation_fails = 190
L2_cache_bank[14]: Access = 203795, Miss = 76150, Miss_rate = 0.374, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 206564, Miss = 76484, Miss_rate = 0.370, Pending_hits = 192, Reservation_fails = 718
L2_cache_bank[16]: Access = 209272, Miss = 76766, Miss_rate = 0.367, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 204538, Miss = 76729, Miss_rate = 0.375, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 203410, Miss = 76637, Miss_rate = 0.377, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 203593, Miss = 76600, Miss_rate = 0.376, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 205474, Miss = 76540, Miss_rate = 0.373, Pending_hits = 590, Reservation_fails = 284
L2_cache_bank[21]: Access = 202986, Miss = 76425, Miss_rate = 0.377, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 203566, Miss = 76434, Miss_rate = 0.375, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 203999, Miss = 76188, Miss_rate = 0.373, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4937341
L2_total_cache_misses = 1836170
L2_total_cache_miss_rate = 0.3719
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 10403
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2741967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451794
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1009750
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115430
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 259196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4210378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 726963
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 975
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.172
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=4937341
icnt_total_pkts_simt_to_mem=4937341
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4937341
Req_Network_cycles = 767094
Req_Network_injected_packets_per_cycle =       6.4364 
Req_Network_conflicts_per_cycle =       2.3224
Req_Network_conflicts_per_cycle_util =       2.6976
Req_Bank_Level_Parallism =       7.4763
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       5.0247
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4200

Reply_Network_injected_packets_num = 4937341
Reply_Network_cycles = 767094
Reply_Network_injected_packets_per_cycle =        6.4364
Reply_Network_conflicts_per_cycle =        3.3946
Reply_Network_conflicts_per_cycle_util =       3.9287
Reply_Bank_Level_Parallism =       7.4490
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0512
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2145
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 0 sec (1380 sec)
gpgpu_simulation_rate = 89797 (inst/sec)
gpgpu_simulation_rate = 555 (cycle/sec)
gpgpu_silicon_slowdown = 2459459x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f03f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02300 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis1PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis1PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z4mis1PiS_S_S_S_S_S_ii'
Destroy streams for kernel 14: size 0
kernel_name = _Z4mis1PiS_S_S_S_S_S_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 12329
gpu_sim_insn = 6581190
gpu_ipc =     533.7975
gpu_tot_sim_cycle = 779423
gpu_tot_sim_insn = 130501627
gpu_tot_ipc =     167.4336
gpu_tot_issued_cta = 32718
gpu_occupancy = 87.9725% 
gpu_tot_occupancy = 72.6059% 
max_total_param_size = 0
gpu_stall_dramfull = 87070
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.0369
partiton_level_parallism_total  =       6.3826
partiton_level_parallism_util =       7.6994
partiton_level_parallism_util_total  =       7.4793
L2_BW  =     132.6520 GB/Sec
L2_BW_total  =     278.7941 GB/Sec
gpu_total_sim_rate=92883

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 248516, Miss = 162763, Miss_rate = 0.655, Pending_hits = 5684, Reservation_fails = 61233
	L1D_cache_core[1]: Access = 253282, Miss = 161308, Miss_rate = 0.637, Pending_hits = 5775, Reservation_fails = 48915
	L1D_cache_core[2]: Access = 247206, Miss = 151455, Miss_rate = 0.613, Pending_hits = 5507, Reservation_fails = 41883
	L1D_cache_core[3]: Access = 249033, Miss = 158394, Miss_rate = 0.636, Pending_hits = 5710, Reservation_fails = 59240
	L1D_cache_core[4]: Access = 257361, Miss = 168734, Miss_rate = 0.656, Pending_hits = 5890, Reservation_fails = 63502
	L1D_cache_core[5]: Access = 256390, Miss = 170318, Miss_rate = 0.664, Pending_hits = 6072, Reservation_fails = 59199
	L1D_cache_core[6]: Access = 252081, Miss = 157368, Miss_rate = 0.624, Pending_hits = 5767, Reservation_fails = 49615
	L1D_cache_core[7]: Access = 256113, Miss = 160610, Miss_rate = 0.627, Pending_hits = 5773, Reservation_fails = 50234
	L1D_cache_core[8]: Access = 250491, Miss = 161696, Miss_rate = 0.646, Pending_hits = 5736, Reservation_fails = 56082
	L1D_cache_core[9]: Access = 249954, Miss = 155484, Miss_rate = 0.622, Pending_hits = 5710, Reservation_fails = 45490
	L1D_cache_core[10]: Access = 250374, Miss = 156395, Miss_rate = 0.625, Pending_hits = 5723, Reservation_fails = 46899
	L1D_cache_core[11]: Access = 256796, Miss = 159285, Miss_rate = 0.620, Pending_hits = 5735, Reservation_fails = 43076
	L1D_cache_core[12]: Access = 257824, Miss = 165430, Miss_rate = 0.642, Pending_hits = 5780, Reservation_fails = 54400
	L1D_cache_core[13]: Access = 248980, Miss = 158785, Miss_rate = 0.638, Pending_hits = 5661, Reservation_fails = 40452
	L1D_cache_core[14]: Access = 258809, Miss = 162340, Miss_rate = 0.627, Pending_hits = 5844, Reservation_fails = 50230
	L1D_cache_core[15]: Access = 255319, Miss = 159290, Miss_rate = 0.624, Pending_hits = 5799, Reservation_fails = 50118
	L1D_cache_core[16]: Access = 246253, Miss = 156169, Miss_rate = 0.634, Pending_hits = 5672, Reservation_fails = 48285
	L1D_cache_core[17]: Access = 249767, Miss = 155439, Miss_rate = 0.622, Pending_hits = 5616, Reservation_fails = 38662
	L1D_cache_core[18]: Access = 259790, Miss = 157397, Miss_rate = 0.606, Pending_hits = 5675, Reservation_fails = 50058
	L1D_cache_core[19]: Access = 248439, Miss = 158627, Miss_rate = 0.638, Pending_hits = 5504, Reservation_fails = 52508
	L1D_cache_core[20]: Access = 254606, Miss = 162792, Miss_rate = 0.639, Pending_hits = 5880, Reservation_fails = 53089
	L1D_cache_core[21]: Access = 253340, Miss = 165402, Miss_rate = 0.653, Pending_hits = 5757, Reservation_fails = 60771
	L1D_cache_core[22]: Access = 255473, Miss = 163233, Miss_rate = 0.639, Pending_hits = 5727, Reservation_fails = 56058
	L1D_cache_core[23]: Access = 256444, Miss = 166694, Miss_rate = 0.650, Pending_hits = 5707, Reservation_fails = 58455
	L1D_cache_core[24]: Access = 256155, Miss = 160349, Miss_rate = 0.626, Pending_hits = 5972, Reservation_fails = 48761
	L1D_cache_core[25]: Access = 256341, Miss = 159074, Miss_rate = 0.621, Pending_hits = 5768, Reservation_fails = 34970
	L1D_cache_core[26]: Access = 253094, Miss = 162301, Miss_rate = 0.641, Pending_hits = 5719, Reservation_fails = 53902
	L1D_cache_core[27]: Access = 247878, Miss = 154896, Miss_rate = 0.625, Pending_hits = 5633, Reservation_fails = 39700
	L1D_cache_core[28]: Access = 250537, Miss = 157291, Miss_rate = 0.628, Pending_hits = 5820, Reservation_fails = 55474
	L1D_cache_core[29]: Access = 257469, Miss = 155988, Miss_rate = 0.606, Pending_hits = 5756, Reservation_fails = 38410
	L1D_total_cache_accesses = 7594115
	L1D_total_cache_misses = 4805307
	L1D_total_cache_miss_rate = 0.6328
	L1D_total_cache_pending_hits = 172372
	L1D_total_cache_reservation_fails = 1509671
	L1D_cache_data_port_util = 0.127
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2833132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1387010
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1414670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172372
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 122661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 319861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6867134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 726981

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 728565
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 122661
ctas_completed 32718, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10078, 9648, 10638, 10643, 10250, 9678, 9777, 10464, 10728, 9737, 9926, 10789, 8715, 10036, 10141, 10049, 9715, 10463, 8951, 9119, 10202, 10000, 11198, 10050, 11500, 10595, 9810, 10401, 11005, 9510, 9758, 9028, 
gpgpu_n_tot_thrd_icount = 312190912
gpgpu_n_tot_w_icount = 9755966
gpgpu_n_stall_shd_mem = 1803406
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4247802
gpgpu_n_mem_write_global = 726981
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14084423
gpgpu_n_store_insn = 2855368
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 27520512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1581403
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2104354	W0_Idle:1487168	W0_Scoreboard:69179744	W1:2001978	W2:910701	W3:591610	W4:434443	W5:343106	W6:281798	W7:246329	W8:208170	W9:177715	W10:152935	W11:130213	W12:112268	W13:96992	W14:86843	W15:80405	W16:74547	W17:70451	W18:64495	W19:63649	W20:57341	W21:55562	W22:51879	W23:50602	W24:45544	W25:43248	W26:38258	W27:36292	W28:27204	W29:23261	W30:18019	W31:9552	W32:3170556
single_issue_nums: WS0:2434144	WS1:2445826	WS2:2436153	WS3:2439843	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33982416 {8:4247802,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29079240 {40:726981,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 169912080 {40:4247802,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5815848 {8:726981,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1442 
max_icnt2sh_latency = 234 
averagemflatency = 323 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 33 
avg_icnt2sh_latency = 5 
mrq_lat_table:766571 	39298 	54467 	90987 	236419 	179588 	130137 	67794 	34373 	6075 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2442647 	2260293 	234408 	31572 	5863 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4024188 	383184 	356717 	205412 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3129792 	958993 	520926 	248848 	85666 	24359 	6199 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	1296 	42 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        68        64        64        64        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        64        68        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        64        65        64        64        66        64        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        66        65        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        64        67        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        68        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.490670  2.405493  2.600853  2.600713  2.618139  2.538818  2.515085  2.460108  2.366096  2.479988  2.481091  2.461874  2.477171  2.523325  2.530493  2.455479 
dram[1]:  2.502585  2.454184  2.679880  2.672088  2.579237  2.579284  2.447479  2.473732  2.424757  2.431229  2.454703  2.424792  2.447376  2.484282  2.433259  2.441617 
dram[2]:  2.431939  2.438542  2.587185  2.598249  2.543202  2.545455  2.410302  2.430380  2.377687  2.440562  2.469505  2.415847  2.436535  2.458381  2.458024  2.475367 
dram[3]:  2.467965  2.497520  2.565899  2.589137  2.589511  2.555665  2.440000  2.471743  2.410343  2.471982  2.418393  2.523100  2.505889  2.520390  2.420298  2.531996 
dram[4]:  2.491612  2.444382  2.596815  2.641894  2.695257  2.603081  2.445926  2.474008  2.444572  2.419188  2.471115  2.463772  2.464667  2.426015  2.485681  2.489412 
dram[5]:  2.484013  2.503633  2.650746  2.580070  2.653522  2.617963  2.435920  2.476321  2.386519  2.396179  2.448105  2.482059  2.434858  2.442886  2.490993  2.502435 
dram[6]:  2.394607  2.487601  2.564968  2.601102  2.577856  2.578450  2.451825  2.459112  2.404975  2.405529  2.474163  2.501476  2.446889  2.527542  2.438557  2.427176 
dram[7]:  2.461102  2.441226  2.690345  2.632252  2.521725  2.605108  2.483970  2.470911  2.445023  2.444699  2.524639  2.522089  2.488214  2.502973  2.410491  2.470189 
dram[8]:  2.447736  2.435701  2.564589  2.667777  2.572215  2.551266  2.487047  2.468098  2.385994  2.436080  2.501480  2.497200  2.437818  2.511484  2.484917  2.511202 
dram[9]:  2.487157  2.462550  2.627737  2.569378  2.558861  2.632869  2.480970  2.430159  2.426512  2.408083  2.494226  2.498383  2.500449  2.460313  2.437779  2.476393 
dram[10]:  2.462272  2.439346  2.560461  2.587857  2.588733  2.594156  2.496949  2.508506  2.431747  2.496327  2.434610  2.501176  2.490505  2.389741  2.411114  2.473654 
dram[11]:  2.462061  2.409882  2.636096  2.560499  2.581002  2.539879  2.540865  2.430153  2.393088  2.397321  2.473188  2.446497  2.476526  2.481680  2.449210  2.435624 
average row locality = 1605767/644796 = 2.490349
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7807      8098      7275      7333      7166      7524      7336      7507      7845      7842      7763      7735      7611      7740      7943      7890 
dram[1]:      7995      7934      7374      7366      7300      7380      7484      7470      7972      7916      7783      7726      7718      7692      7950      7928 
dram[2]:      7937      7904      7410      7319      7329      7287      7462      7372      8009      7799      7865      7646      7829      7824      7899      7863 
dram[3]:      8018      7837      7349      7423      7311      7135      7554      7621      7850      7840      7800      7748      7809      7815      7896      7873 
dram[4]:      8024      7956      7455      7345      7326      7263      7566      7350      7815      7684      7847      7693      7853      7829      7851      7744 
dram[5]:      7749      7915      7320      7412      7186      7359      7421      7408      7672      7822      7672      7714      7715      7832      7859      8021 
dram[6]:      7977      7893      7359      7340      7419      7233      7500      7348      7876      7716      7722      7750      7740      7661      7918      7971 
dram[7]:      7925      7873      7139      7333      7324      7261      7361      7434      7742      7823      7684      7731      7753      7737      7960      8021 
dram[8]:      7859      8142      7302      7334      7266      7408      7466      7365      7927      7863      7723      7768      7910      7816      7993      7915 
dram[9]:      7791      7867      7249      7368      7406      7272      7374      7407      7867      7852      7906      7779      7667      7798      8016      8024 
dram[10]:      7789      7774      7327      7379      7303      7327      7496      7409      7829      7791      7866      7788      7688      7873      7989      7908 
dram[11]:      7956      7849      7358      7305      7251      7332      7361      7454      7788      7876      7685      7652      7747      7643      7947      7955 
total dram reads = 1470633
bank skew: 8142/7135 = 1.14
chip skew: 123057/122077 = 1.01
number of total write accesses:
dram[0]:      2328      2350      2150      2183      2143      2228      2159      2253      2333      2286      2227      2284      2183      2210      2341      2279 
dram[1]:      2325      2312      2171      2193      2179      2192      2152      2184      2374      2271      2308      2225      2270      2201      2300      2284 
dram[2]:      2329      2342      2217      2208      2207      2145      2182      2225      2324      2274      2297      2266      2225      2217      2290      2288 
dram[3]:      2308      2295      2175      2175      2193      2172      2186      2219      2310      2312      2307      2302      2248      2245      2284      2274 
dram[4]:      2363      2312      2221      2156      2190      2169      2234      2214      2232      2259      2295      2289      2234      2291      2312      2294 
dram[5]:      2296      2258      2154      2222      2184      2182      2212      2227      2310      2259      2292      2323      2190      2245      2283      2298 
dram[6]:      2316      2359      2206      2203      2149      2183      2226      2190      2308      2305      2250      2307      2234      2222      2345      2320 
dram[7]:      2358      2302      2121      2229      2151      2199      2243      2187      2271      2292      2291      2336      2224      2195      2316      2302 
dram[8]:      2288      2365      2163      2195      2160      2121      2222      2194      2313      2279      2304      2285      2247      2271      2359      2279 
dram[9]:      2327      2362      2158      2205      2192      2160      2304      2150      2303      2299      2328      2282      2210      2223      2296      2313 
dram[10]:      2307      2313      2173      2157      2115      2138      2201      2205      2286      2256      2326      2315      2213      2235      2355      2332 
dram[11]:      2324      2330      2216      2206      2189      2109      2217      2169      2320      2298      2265      2210      2239      2238      2314      2332 
total dram writes = 432119
bank skew: 2374/2109 = 1.13
chip skew: 36123/35927 = 1.01
average mf latency per bank:
dram[0]:        900       827      1071      1061       952       908       887       843       770       788       779       778       784       751       740       772
dram[1]:        878       886      1038      1052       945       917       861       858       749       774       738       742       723       765       726       730
dram[2]:        868       877      1010      1020       923       966       863       850       746       786       747       765       734       740       721       746
dram[3]:        884       920      1026      1027       976      1009       835       839       792       781       743       777       744       742       744       762
dram[4]:        890       926      1043      1042       991       964       856       853       840       812       769       747       748       737       760       759
dram[5]:        912       920      1046      1000       944       959       816       862       786       785       728       743       740       724       713       713
dram[6]:        900       860      1019       993       955       967       849       879       759       776       779       773       760       757      1290       704
dram[7]:        861       886      1091      1074       965       956       870       882       770       780       775       763       755       761       714       744
dram[8]:        904       876      1091      1092      1003       935       849       873       772       800       786       763       741       736       741       755
dram[9]:        913       879      1031       984       915       949       848       859       758       796       730       757       744       762       741       723
dram[10]:        891       912       997       990       970       940       846       829       791       782       741       741       757       724       726       726
dram[11]:        866       868      1009      1018       977       973       850       862       757       754       741       773       735       749       712       715
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1739704 n_act=53519 n_pre=53503 n_ref_event=0 n_req=133630 n_rd=122415 n_rd_L2_A=0 n_write=0 n_wr_bk=35937 bw_util=0.3169
n_activity=1621608 dram_eff=0.3906
bk0: 7807a 1656272i bk1: 8098a 1635540i bk2: 7275a 1679751i bk3: 7333a 1673533i bk4: 7166a 1681057i bk5: 7524a 1663116i bk6: 7336a 1675347i bk7: 7507a 1652198i bk8: 7845a 1635380i bk9: 7842a 1642867i bk10: 7763a 1650941i bk11: 7735a 1645994i bk12: 7611a 1654790i bk13: 7740a 1658958i bk14: 7943a 1653160i bk15: 7890a 1650103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599499
Row_Buffer_Locality_read = 0.630805
Row_Buffer_Locality_write = 0.257780
Bank_Level_Parallism = 3.812622
Bank_Level_Parallism_Col = 2.770429
Bank_Level_Parallism_Ready = 1.564750
write_to_read_ratio_blp_rw_average = 0.227073
GrpLevelPara = 1.992701 

BW Util details:
bwutil = 0.316898 
total_CMD = 1998778 
util_bw = 633408 
Wasted_Col = 648608 
Wasted_Row = 201720 
Idle = 515042 

BW Util Bottlenecks: 
RCDc_limit = 695648 
RCDWRc_limit = 52952 
WTRc_limit = 258471 
RTWc_limit = 240173 
CCDLc_limit = 127635 
rwq = 0 
CCDLc_limit_alone = 96906 
WTRc_limit_alone = 243464 
RTWc_limit_alone = 224451 

Commands details: 
total_CMD = 1998778 
n_nop = 1739704 
Read = 122415 
Write = 0 
L2_Alloc = 0 
L2_WB = 35937 
n_act = 53519 
n_pre = 53503 
n_ref = 0 
n_req = 133630 
total_req = 158352 

Dual Bus Interface Util: 
issued_total_row = 107022 
issued_total_col = 158352 
Row_Bus_Util =  0.053544 
CoL_Bus_Util = 0.079224 
Either_Row_CoL_Bus_Util = 0.129616 
Issued_on_Two_Bus_Simul_Util = 0.003152 
issued_two_Eff = 0.024317 
queue_avg = 5.801525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.80153
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1738625 n_act=53877 n_pre=53861 n_ref_event=0 n_req=134218 n_rd=122988 n_rd_L2_A=0 n_write=0 n_wr_bk=35941 bw_util=0.3181
n_activity=1624620 dram_eff=0.3913
bk0: 7995a 1649019i bk1: 7934a 1644397i bk2: 7374a 1684951i bk3: 7366a 1679136i bk4: 7300a 1679366i bk5: 7380a 1674003i bk6: 7484a 1653221i bk7: 7470a 1661468i bk8: 7972a 1633758i bk9: 7916a 1638266i bk10: 7783a 1645285i bk11: 7726a 1642800i bk12: 7718a 1645415i bk13: 7692a 1656212i bk14: 7950a 1642068i bk15: 7928a 1647169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.598586
Row_Buffer_Locality_read = 0.630167
Row_Buffer_Locality_write = 0.252716
Bank_Level_Parallism = 3.822627
Bank_Level_Parallism_Col = 2.762257
Bank_Level_Parallism_Ready = 1.553806
write_to_read_ratio_blp_rw_average = 0.228953
GrpLevelPara = 1.999441 

BW Util details:
bwutil = 0.318052 
total_CMD = 1998778 
util_bw = 635716 
Wasted_Col = 649186 
Wasted_Row = 203929 
Idle = 509947 

BW Util Bottlenecks: 
RCDc_limit = 699351 
RCDWRc_limit = 52725 
WTRc_limit = 258046 
RTWc_limit = 242387 
CCDLc_limit = 125908 
rwq = 0 
CCDLc_limit_alone = 95569 
WTRc_limit_alone = 242980 
RTWc_limit_alone = 227114 

Commands details: 
total_CMD = 1998778 
n_nop = 1738625 
Read = 122988 
Write = 0 
L2_Alloc = 0 
L2_WB = 35941 
n_act = 53877 
n_pre = 53861 
n_ref = 0 
n_req = 134218 
total_req = 158929 

Dual Bus Interface Util: 
issued_total_row = 107738 
issued_total_col = 158929 
Row_Bus_Util =  0.053902 
CoL_Bus_Util = 0.079513 
Either_Row_CoL_Bus_Util = 0.130156 
Issued_on_Two_Bus_Simul_Util = 0.003259 
issued_two_Eff = 0.025039 
queue_avg = 5.697945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69795
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1737827 n_act=54322 n_pre=54306 n_ref_event=0 n_req=134013 n_rd=122754 n_rd_L2_A=0 n_write=0 n_wr_bk=36036 bw_util=0.3178
n_activity=1625153 dram_eff=0.3908
bk0: 7937a 1648666i bk1: 7904a 1647281i bk2: 7410a 1673110i bk3: 7319a 1676767i bk4: 7329a 1666115i bk5: 7287a 1671376i bk6: 7462a 1654846i bk7: 7372a 1661173i bk8: 8009a 1639115i bk9: 7799a 1644620i bk10: 7865a 1644725i bk11: 7646a 1647992i bk12: 7829a 1654597i bk13: 7824a 1647485i bk14: 7899a 1653392i bk15: 7863a 1654249i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594651
Row_Buffer_Locality_read = 0.626383
Row_Buffer_Locality_write = 0.248690
Bank_Level_Parallism = 3.812148
Bank_Level_Parallism_Col = 2.734241
Bank_Level_Parallism_Ready = 1.547063
write_to_read_ratio_blp_rw_average = 0.224467
GrpLevelPara = 1.988459 

BW Util details:
bwutil = 0.317774 
total_CMD = 1998778 
util_bw = 635160 
Wasted_Col = 654191 
Wasted_Row = 200843 
Idle = 508584 

BW Util Bottlenecks: 
RCDc_limit = 706608 
RCDWRc_limit = 54094 
WTRc_limit = 261032 
RTWc_limit = 237228 
CCDLc_limit = 124810 
rwq = 0 
CCDLc_limit_alone = 95425 
WTRc_limit_alone = 246370 
RTWc_limit_alone = 222505 

Commands details: 
total_CMD = 1998778 
n_nop = 1737827 
Read = 122754 
Write = 0 
L2_Alloc = 0 
L2_WB = 36036 
n_act = 54322 
n_pre = 54306 
n_ref = 0 
n_req = 134013 
total_req = 158790 

Dual Bus Interface Util: 
issued_total_row = 108628 
issued_total_col = 158790 
Row_Bus_Util =  0.054347 
CoL_Bus_Util = 0.079444 
Either_Row_CoL_Bus_Util = 0.130555 
Issued_on_Two_Bus_Simul_Util = 0.003235 
issued_two_Eff = 0.024782 
queue_avg = 5.574276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.57428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1738837 n_act=53732 n_pre=53716 n_ref_event=0 n_req=134130 n_rd=122879 n_rd_L2_A=0 n_write=0 n_wr_bk=36005 bw_util=0.318
n_activity=1623298 dram_eff=0.3915
bk0: 8018a 1643396i bk1: 7837a 1652977i bk2: 7349a 1680021i bk3: 7423a 1677094i bk4: 7311a 1673784i bk5: 7135a 1674140i bk6: 7554a 1661630i bk7: 7621a 1653396i bk8: 7850a 1636004i bk9: 7840a 1643942i bk10: 7800a 1648950i bk11: 7748a 1649784i bk12: 7809a 1649630i bk13: 7815a 1650949i bk14: 7896a 1647067i bk15: 7873a 1652292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599404
Row_Buffer_Locality_read = 0.630409
Row_Buffer_Locality_write = 0.260777
Bank_Level_Parallism = 3.816566
Bank_Level_Parallism_Col = 2.770095
Bank_Level_Parallism_Ready = 1.568003
write_to_read_ratio_blp_rw_average = 0.225358
GrpLevelPara = 1.993281 

BW Util details:
bwutil = 0.317962 
total_CMD = 1998778 
util_bw = 635536 
Wasted_Col = 650116 
Wasted_Row = 200318 
Idle = 512808 

BW Util Bottlenecks: 
RCDc_limit = 701300 
RCDWRc_limit = 51944 
WTRc_limit = 259253 
RTWc_limit = 235431 
CCDLc_limit = 126025 
rwq = 0 
CCDLc_limit_alone = 95365 
WTRc_limit_alone = 243574 
RTWc_limit_alone = 220450 

Commands details: 
total_CMD = 1998778 
n_nop = 1738837 
Read = 122879 
Write = 0 
L2_Alloc = 0 
L2_WB = 36005 
n_act = 53732 
n_pre = 53716 
n_ref = 0 
n_req = 134130 
total_req = 158884 

Dual Bus Interface Util: 
issued_total_row = 107448 
issued_total_col = 158884 
Row_Bus_Util =  0.053757 
CoL_Bus_Util = 0.079491 
Either_Row_CoL_Bus_Util = 0.130050 
Issued_on_Two_Bus_Simul_Util = 0.003197 
issued_two_Eff = 0.024586 
queue_avg = 5.839929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.83993
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1739486 n_act=53568 n_pre=53552 n_ref_event=0 n_req=133891 n_rd=122601 n_rd_L2_A=0 n_write=0 n_wr_bk=36065 bw_util=0.3175
n_activity=1625459 dram_eff=0.3905
bk0: 8024a 1638329i bk1: 7956a 1634665i bk2: 7455a 1662691i bk3: 7345a 1674802i bk4: 7326a 1671041i bk5: 7263a 1665027i bk6: 7566a 1647980i bk7: 7350a 1658345i bk8: 7815a 1640159i bk9: 7684a 1635296i bk10: 7847a 1636777i bk11: 7693a 1644210i bk12: 7853a 1646384i bk13: 7829a 1639558i bk14: 7851a 1649848i bk15: 7744a 1648458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599913
Row_Buffer_Locality_read = 0.631504
Row_Buffer_Locality_write = 0.256864
Bank_Level_Parallism = 3.887108
Bank_Level_Parallism_Col = 2.814324
Bank_Level_Parallism_Ready = 1.581905
write_to_read_ratio_blp_rw_average = 0.230192
GrpLevelPara = 2.014513 

BW Util details:
bwutil = 0.317526 
total_CMD = 1998778 
util_bw = 634664 
Wasted_Col = 645333 
Wasted_Row = 206277 
Idle = 512504 

BW Util Bottlenecks: 
RCDc_limit = 695221 
RCDWRc_limit = 52626 
WTRc_limit = 251896 
RTWc_limit = 251386 
CCDLc_limit = 125369 
rwq = 0 
CCDLc_limit_alone = 94485 
WTRc_limit_alone = 237204 
RTWc_limit_alone = 235194 

Commands details: 
total_CMD = 1998778 
n_nop = 1739486 
Read = 122601 
Write = 0 
L2_Alloc = 0 
L2_WB = 36065 
n_act = 53568 
n_pre = 53552 
n_ref = 0 
n_req = 133891 
total_req = 158666 

Dual Bus Interface Util: 
issued_total_row = 107120 
issued_total_col = 158666 
Row_Bus_Util =  0.053593 
CoL_Bus_Util = 0.079382 
Either_Row_CoL_Bus_Util = 0.129725 
Issued_on_Two_Bus_Simul_Util = 0.003249 
issued_two_Eff = 0.025045 
queue_avg = 6.206279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20628
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1740057 n_act=53428 n_pre=53412 n_ref_event=0 n_req=133307 n_rd=122077 n_rd_L2_A=0 n_write=0 n_wr_bk=35935 bw_util=0.3162
n_activity=1622416 dram_eff=0.3896
bk0: 7749a 1660457i bk1: 7915a 1659527i bk2: 7320a 1686580i bk3: 7412a 1676740i bk4: 7186a 1682436i bk5: 7359a 1673006i bk6: 7421a 1667077i bk7: 7408a 1660212i bk8: 7672a 1651672i bk9: 7822a 1642431i bk10: 7672a 1651928i bk11: 7714a 1657873i bk12: 7715a 1659019i bk13: 7832a 1649195i bk14: 7859a 1667787i bk15: 8021a 1655209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599211
Row_Buffer_Locality_read = 0.630954
Row_Buffer_Locality_write = 0.254141
Bank_Level_Parallism = 3.753160
Bank_Level_Parallism_Col = 2.721236
Bank_Level_Parallism_Ready = 1.543985
write_to_read_ratio_blp_rw_average = 0.225387
GrpLevelPara = 1.989141 

BW Util details:
bwutil = 0.316217 
total_CMD = 1998778 
util_bw = 632048 
Wasted_Col = 649493 
Wasted_Row = 201672 
Idle = 515565 

BW Util Bottlenecks: 
RCDc_limit = 696293 
RCDWRc_limit = 54610 
WTRc_limit = 258712 
RTWc_limit = 236125 
CCDLc_limit = 125886 
rwq = 0 
CCDLc_limit_alone = 95815 
WTRc_limit_alone = 244181 
RTWc_limit_alone = 220585 

Commands details: 
total_CMD = 1998778 
n_nop = 1740057 
Read = 122077 
Write = 0 
L2_Alloc = 0 
L2_WB = 35935 
n_act = 53428 
n_pre = 53412 
n_ref = 0 
n_req = 133307 
total_req = 158012 

Dual Bus Interface Util: 
issued_total_row = 106840 
issued_total_col = 158012 
Row_Bus_Util =  0.053453 
CoL_Bus_Util = 0.079054 
Either_Row_CoL_Bus_Util = 0.129440 
Issued_on_Two_Bus_Simul_Util = 0.003067 
issued_two_Eff = 0.023697 
queue_avg = 5.472124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.47212
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1738975 n_act=53913 n_pre=53897 n_ref_event=0 n_req=133737 n_rd=122423 n_rd_L2_A=0 n_write=0 n_wr_bk=36123 bw_util=0.3173
n_activity=1623328 dram_eff=0.3907
bk0: 7977a 1634538i bk1: 7893a 1647626i bk2: 7359a 1664907i bk3: 7340a 1671272i bk4: 7419a 1668604i bk5: 7233a 1668950i bk6: 7500a 1648561i bk7: 7348a 1660776i bk8: 7876a 1637168i bk9: 7716a 1644999i bk10: 7722a 1650001i bk11: 7750a 1649655i bk12: 7740a 1644430i bk13: 7661a 1651129i bk14: 7918a 1638920i bk15: 7971a 1638782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596873
Row_Buffer_Locality_read = 0.627537
Row_Buffer_Locality_write = 0.265070
Bank_Level_Parallism = 3.875727
Bank_Level_Parallism_Col = 2.805535
Bank_Level_Parallism_Ready = 1.565997
write_to_read_ratio_blp_rw_average = 0.230712
GrpLevelPara = 2.007796 

BW Util details:
bwutil = 0.317286 
total_CMD = 1998778 
util_bw = 634184 
Wasted_Col = 647610 
Wasted_Row = 201582 
Idle = 515402 

BW Util Bottlenecks: 
RCDc_limit = 699096 
RCDWRc_limit = 53689 
WTRc_limit = 261640 
RTWc_limit = 246901 
CCDLc_limit = 127095 
rwq = 0 
CCDLc_limit_alone = 96072 
WTRc_limit_alone = 246393 
RTWc_limit_alone = 231125 

Commands details: 
total_CMD = 1998778 
n_nop = 1738975 
Read = 122423 
Write = 0 
L2_Alloc = 0 
L2_WB = 36123 
n_act = 53913 
n_pre = 53897 
n_ref = 0 
n_req = 133737 
total_req = 158546 

Dual Bus Interface Util: 
issued_total_row = 107810 
issued_total_col = 158546 
Row_Bus_Util =  0.053938 
CoL_Bus_Util = 0.079321 
Either_Row_CoL_Bus_Util = 0.129981 
Issued_on_Two_Bus_Simul_Util = 0.003279 
issued_two_Eff = 0.025223 
queue_avg = 6.024402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.0244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1740368 n_act=53276 n_pre=53260 n_ref_event=0 n_req=133359 n_rd=122101 n_rd_L2_A=0 n_write=0 n_wr_bk=36017 bw_util=0.3164
n_activity=1621801 dram_eff=0.39
bk0: 7925a 1645239i bk1: 7873a 1647281i bk2: 7139a 1695757i bk3: 7333a 1675390i bk4: 7324a 1665999i bk5: 7261a 1668501i bk6: 7361a 1662879i bk7: 7434a 1660862i bk8: 7742a 1652773i bk9: 7823a 1643265i bk10: 7684a 1658742i bk11: 7731a 1653308i bk12: 7753a 1652598i bk13: 7737a 1658509i bk14: 7960a 1644725i bk15: 8021a 1648088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600507
Row_Buffer_Locality_read = 0.631739
Row_Buffer_Locality_write = 0.261769
Bank_Level_Parallism = 3.800987
Bank_Level_Parallism_Col = 2.782011
Bank_Level_Parallism_Ready = 1.556346
write_to_read_ratio_blp_rw_average = 0.229455
GrpLevelPara = 2.001271 

BW Util details:
bwutil = 0.316429 
total_CMD = 1998778 
util_bw = 632472 
Wasted_Col = 645016 
Wasted_Row = 205062 
Idle = 516228 

BW Util Bottlenecks: 
RCDc_limit = 692664 
RCDWRc_limit = 53141 
WTRc_limit = 259309 
RTWc_limit = 241100 
CCDLc_limit = 126656 
rwq = 0 
CCDLc_limit_alone = 95507 
WTRc_limit_alone = 243890 
RTWc_limit_alone = 225370 

Commands details: 
total_CMD = 1998778 
n_nop = 1740368 
Read = 122101 
Write = 0 
L2_Alloc = 0 
L2_WB = 36017 
n_act = 53276 
n_pre = 53260 
n_ref = 0 
n_req = 133359 
total_req = 158118 

Dual Bus Interface Util: 
issued_total_row = 106536 
issued_total_col = 158118 
Row_Bus_Util =  0.053301 
CoL_Bus_Util = 0.079107 
Either_Row_CoL_Bus_Util = 0.129284 
Issued_on_Two_Bus_Simul_Util = 0.003124 
issued_two_Eff = 0.024163 
queue_avg = 5.724610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.72461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1738572 n_act=53863 n_pre=53847 n_ref_event=0 n_req=134344 n_rd=123057 n_rd_L2_A=0 n_write=0 n_wr_bk=36045 bw_util=0.3184
n_activity=1624990 dram_eff=0.3916
bk0: 7859a 1648284i bk1: 8142a 1631148i bk2: 7302a 1673799i bk3: 7334a 1680690i bk4: 7266a 1668825i bk5: 7408a 1667503i bk6: 7466a 1664854i bk7: 7365a 1658345i bk8: 7927a 1631795i bk9: 7863a 1635749i bk10: 7723a 1647019i bk11: 7768a 1646069i bk12: 7910a 1642579i bk13: 7816a 1652346i bk14: 7993a 1644991i bk15: 7915a 1649077i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599067
Row_Buffer_Locality_read = 0.630643
Row_Buffer_Locality_write = 0.254806
Bank_Level_Parallism = 3.852492
Bank_Level_Parallism_Col = 2.774818
Bank_Level_Parallism_Ready = 1.572097
write_to_read_ratio_blp_rw_average = 0.226677
GrpLevelPara = 2.001711 

BW Util details:
bwutil = 0.318399 
total_CMD = 1998778 
util_bw = 636408 
Wasted_Col = 646957 
Wasted_Row = 203262 
Idle = 512151 

BW Util Bottlenecks: 
RCDc_limit = 697027 
RCDWRc_limit = 53825 
WTRc_limit = 258155 
RTWc_limit = 239003 
CCDLc_limit = 126421 
rwq = 0 
CCDLc_limit_alone = 95980 
WTRc_limit_alone = 243289 
RTWc_limit_alone = 223428 

Commands details: 
total_CMD = 1998778 
n_nop = 1738572 
Read = 123057 
Write = 0 
L2_Alloc = 0 
L2_WB = 36045 
n_act = 53863 
n_pre = 53847 
n_ref = 0 
n_req = 134344 
total_req = 159102 

Dual Bus Interface Util: 
issued_total_row = 107710 
issued_total_col = 159102 
Row_Bus_Util =  0.053888 
CoL_Bus_Util = 0.079600 
Either_Row_CoL_Bus_Util = 0.130183 
Issued_on_Two_Bus_Simul_Util = 0.003305 
issued_two_Eff = 0.025388 
queue_avg = 5.961419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.96142
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1738868 n_act=53720 n_pre=53704 n_ref_event=0 n_req=133965 n_rd=122643 n_rd_L2_A=0 n_write=0 n_wr_bk=36112 bw_util=0.3177
n_activity=1620232 dram_eff=0.3919
bk0: 7791a 1653022i bk1: 7867a 1647630i bk2: 7249a 1685482i bk3: 7368a 1671496i bk4: 7406a 1674145i bk5: 7272a 1677553i bk6: 7374a 1661481i bk7: 7407a 1662248i bk8: 7867a 1646286i bk9: 7852a 1637595i bk10: 7906a 1647219i bk11: 7779a 1651991i bk12: 7667a 1658167i bk13: 7798a 1649862i bk14: 8016a 1639199i bk15: 8024a 1645994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.599000
Row_Buffer_Locality_read = 0.630431
Row_Buffer_Locality_write = 0.258523
Bank_Level_Parallism = 3.814299
Bank_Level_Parallism_Col = 2.753092
Bank_Level_Parallism_Ready = 1.543079
write_to_read_ratio_blp_rw_average = 0.228609
GrpLevelPara = 1.993879 

BW Util details:
bwutil = 0.317704 
total_CMD = 1998778 
util_bw = 635020 
Wasted_Col = 647638 
Wasted_Row = 200908 
Idle = 515212 

BW Util Bottlenecks: 
RCDc_limit = 696414 
RCDWRc_limit = 53817 
WTRc_limit = 256775 
RTWc_limit = 234033 
CCDLc_limit = 124253 
rwq = 0 
CCDLc_limit_alone = 95750 
WTRc_limit_alone = 242871 
RTWc_limit_alone = 219434 

Commands details: 
total_CMD = 1998778 
n_nop = 1738868 
Read = 122643 
Write = 0 
L2_Alloc = 0 
L2_WB = 36112 
n_act = 53720 
n_pre = 53704 
n_ref = 0 
n_req = 133965 
total_req = 158755 

Dual Bus Interface Util: 
issued_total_row = 107424 
issued_total_col = 158755 
Row_Bus_Util =  0.053745 
CoL_Bus_Util = 0.079426 
Either_Row_CoL_Bus_Util = 0.130034 
Issued_on_Two_Bus_Simul_Util = 0.003136 
issued_two_Eff = 0.024120 
queue_avg = 5.694412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.69441
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1739378 n_act=53752 n_pre=53736 n_ref_event=0 n_req=133761 n_rd=122536 n_rd_L2_A=0 n_write=0 n_wr_bk=35927 bw_util=0.3171
n_activity=1622417 dram_eff=0.3907
bk0: 7789a 1645196i bk1: 7774a 1642868i bk2: 7327a 1671643i bk3: 7379a 1674135i bk4: 7303a 1678671i bk5: 7327a 1667107i bk6: 7496a 1659840i bk7: 7409a 1664999i bk8: 7829a 1642870i bk9: 7791a 1645553i bk10: 7866a 1644006i bk11: 7788a 1649190i bk12: 7688a 1651328i bk13: 7873a 1641316i bk14: 7989a 1628105i bk15: 7908a 1646702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.598149
Row_Buffer_Locality_read = 0.629276
Row_Buffer_Locality_write = 0.258352
Bank_Level_Parallism = 3.858821
Bank_Level_Parallism_Col = 2.766314
Bank_Level_Parallism_Ready = 1.548466
write_to_read_ratio_blp_rw_average = 0.229519
GrpLevelPara = 2.005055 

BW Util details:
bwutil = 0.317120 
total_CMD = 1998778 
util_bw = 633852 
Wasted_Col = 645692 
Wasted_Row = 201863 
Idle = 517371 

BW Util Bottlenecks: 
RCDc_limit = 695840 
RCDWRc_limit = 53884 
WTRc_limit = 261851 
RTWc_limit = 238297 
CCDLc_limit = 125162 
rwq = 0 
CCDLc_limit_alone = 96010 
WTRc_limit_alone = 247080 
RTWc_limit_alone = 223916 

Commands details: 
total_CMD = 1998778 
n_nop = 1739378 
Read = 122536 
Write = 0 
L2_Alloc = 0 
L2_WB = 35927 
n_act = 53752 
n_pre = 53736 
n_ref = 0 
n_req = 133761 
total_req = 158463 

Dual Bus Interface Util: 
issued_total_row = 107488 
issued_total_col = 158463 
Row_Bus_Util =  0.053777 
CoL_Bus_Util = 0.079280 
Either_Row_CoL_Bus_Util = 0.129779 
Issued_on_Two_Bus_Simul_Util = 0.003278 
issued_two_Eff = 0.025254 
queue_avg = 5.774694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.77469
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1998778 n_nop=1739439 n_act=53826 n_pre=53810 n_ref_event=0 n_req=133412 n_rd=122159 n_rd_L2_A=0 n_write=0 n_wr_bk=35976 bw_util=0.3165
n_activity=1625909 dram_eff=0.389
bk0: 7956a 1650136i bk1: 7849a 1643658i bk2: 7358a 1677169i bk3: 7305a 1677114i bk4: 7251a 1678966i bk5: 7332a 1670510i bk6: 7361a 1667804i bk7: 7454a 1660124i bk8: 7788a 1643489i bk9: 7876a 1635659i bk10: 7685a 1652939i bk11: 7652a 1650935i bk12: 7747a 1653387i bk13: 7643a 1658759i bk14: 7947a 1652993i bk15: 7955a 1645320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596543
Row_Buffer_Locality_read = 0.628484
Row_Buffer_Locality_write = 0.249800
Bank_Level_Parallism = 3.791082
Bank_Level_Parallism_Col = 2.733157
Bank_Level_Parallism_Ready = 1.544403
write_to_read_ratio_blp_rw_average = 0.226808
GrpLevelPara = 1.987881 

BW Util details:
bwutil = 0.316463 
total_CMD = 1998778 
util_bw = 632540 
Wasted_Col = 653116 
Wasted_Row = 204211 
Idle = 508911 

BW Util Bottlenecks: 
RCDc_limit = 700551 
RCDWRc_limit = 53664 
WTRc_limit = 261896 
RTWc_limit = 238086 
CCDLc_limit = 126112 
rwq = 0 
CCDLc_limit_alone = 96208 
WTRc_limit_alone = 247141 
RTWc_limit_alone = 222937 

Commands details: 
total_CMD = 1998778 
n_nop = 1739439 
Read = 122159 
Write = 0 
L2_Alloc = 0 
L2_WB = 35976 
n_act = 53826 
n_pre = 53810 
n_ref = 0 
n_req = 133412 
total_req = 158135 

Dual Bus Interface Util: 
issued_total_row = 107636 
issued_total_col = 158135 
Row_Bus_Util =  0.053851 
CoL_Bus_Util = 0.079116 
Either_Row_CoL_Bus_Util = 0.129749 
Issued_on_Two_Bus_Simul_Util = 0.003218 
issued_two_Eff = 0.024802 
queue_avg = 5.708763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.70876

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209083, Miss = 76185, Miss_rate = 0.364, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 204523, Miss = 77278, Miss_rate = 0.378, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 205861, Miss = 77253, Miss_rate = 0.375, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[3]: Access = 205435, Miss = 76944, Miss_rate = 0.375, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 205725, Miss = 77341, Miss_rate = 0.376, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 206330, Miss = 76550, Miss_rate = 0.371, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 206367, Miss = 77156, Miss_rate = 0.374, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 207536, Miss = 76953, Miss_rate = 0.371, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[8]: Access = 209281, Miss = 77393, Miss_rate = 0.370, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 206554, Miss = 76493, Miss_rate = 0.370, Pending_hits = 197, Reservation_fails = 358
L2_cache_bank[10]: Access = 204654, Miss = 76172, Miss_rate = 0.372, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 205917, Miss = 77117, Miss_rate = 0.375, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 229106, Miss = 77101, Miss_rate = 0.337, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 205639, Miss = 76592, Miss_rate = 0.372, Pending_hits = 187, Reservation_fails = 190
L2_cache_bank[14]: Access = 205351, Miss = 76525, Miss_rate = 0.373, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 208122, Miss = 76867, Miss_rate = 0.369, Pending_hits = 192, Reservation_fails = 718
L2_cache_bank[16]: Access = 210830, Miss = 77155, Miss_rate = 0.366, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 206096, Miss = 77126, Miss_rate = 0.374, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 204967, Miss = 77012, Miss_rate = 0.376, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 205151, Miss = 76972, Miss_rate = 0.375, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[20]: Access = 207031, Miss = 76908, Miss_rate = 0.371, Pending_hits = 590, Reservation_fails = 284
L2_cache_bank[21]: Access = 204543, Miss = 76783, Miss_rate = 0.375, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 205122, Miss = 76829, Miss_rate = 0.375, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 205559, Miss = 76558, Miss_rate = 0.372, Pending_hits = 157, Reservation_fails = 451
L2_total_cache_accesses = 4974783
L2_total_cache_misses = 1845263
L2_total_cache_miss_rate = 0.3709
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 10403
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2770302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 451813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 10403
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1018820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115434
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 259196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4247802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 726981
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 975
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.171
L2_cache_fill_port_util = 0.079

icnt_total_pkts_mem_to_simt=4974783
icnt_total_pkts_simt_to_mem=4974783
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4974783
Req_Network_cycles = 779423
Req_Network_injected_packets_per_cycle =       6.3826 
Req_Network_conflicts_per_cycle =       2.3053
Req_Network_conflicts_per_cycle_util =       2.7008
Req_Bank_Level_Parallism =       7.4779
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.9671
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4154

Reply_Network_injected_packets_num = 4974783
Reply_Network_cycles = 779423
Reply_Network_injected_packets_per_cycle =        6.3826
Reply_Network_conflicts_per_cycle =        3.3716
Reply_Network_conflicts_per_cycle_util =       3.9348
Reply_Bank_Level_Parallism =       7.4489
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0414
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2128
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 25 sec (1405 sec)
gpgpu_simulation_rate = 92883 (inst/sec)
gpgpu_simulation_rate = 554 (cycle/sec)
gpgpu_silicon_slowdown = 2463898x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0460..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e024c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis2PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis2PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z4mis2PiS_S_S_S_S_S_ii'
Destroy streams for kernel 15: size 0
kernel_name = _Z4mis2PiS_S_S_S_S_S_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 20576
gpu_sim_insn = 8455536
gpu_ipc =     410.9417
gpu_tot_sim_cycle = 799999
gpu_tot_sim_insn = 138957163
gpu_tot_ipc =     173.6967
gpu_tot_issued_cta = 35055
gpu_occupancy = 87.4596% 
gpu_tot_occupancy = 72.9044% 
max_total_param_size = 0
gpu_stall_dramfull = 91757
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.4078
partiton_level_parallism_total  =       6.3576
partiton_level_parallism_util =       8.6909
partiton_level_parallism_util_total  =       7.5022
L2_BW  =     236.2108 GB/Sec
L2_BW_total  =     277.6988 GB/Sec
gpu_total_sim_rate=96364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 252234, Miss = 166481, Miss_rate = 0.660, Pending_hits = 5684, Reservation_fails = 63465
	L1D_cache_core[1]: Access = 257101, Miss = 165127, Miss_rate = 0.642, Pending_hits = 5775, Reservation_fails = 51173
	L1D_cache_core[2]: Access = 251069, Miss = 155318, Miss_rate = 0.619, Pending_hits = 5507, Reservation_fails = 44238
	L1D_cache_core[3]: Access = 252896, Miss = 162257, Miss_rate = 0.642, Pending_hits = 5710, Reservation_fails = 61653
	L1D_cache_core[4]: Access = 260922, Miss = 172295, Miss_rate = 0.660, Pending_hits = 5890, Reservation_fails = 65811
	L1D_cache_core[5]: Access = 260291, Miss = 174219, Miss_rate = 0.669, Pending_hits = 6072, Reservation_fails = 61367
	L1D_cache_core[6]: Access = 255769, Miss = 161056, Miss_rate = 0.630, Pending_hits = 5767, Reservation_fails = 52138
	L1D_cache_core[7]: Access = 259779, Miss = 164276, Miss_rate = 0.632, Pending_hits = 5773, Reservation_fails = 52923
	L1D_cache_core[8]: Access = 254287, Miss = 165492, Miss_rate = 0.651, Pending_hits = 5736, Reservation_fails = 58410
	L1D_cache_core[9]: Access = 253711, Miss = 159241, Miss_rate = 0.628, Pending_hits = 5710, Reservation_fails = 47595
	L1D_cache_core[10]: Access = 254086, Miss = 160107, Miss_rate = 0.630, Pending_hits = 5723, Reservation_fails = 49185
	L1D_cache_core[11]: Access = 260652, Miss = 163141, Miss_rate = 0.626, Pending_hits = 5735, Reservation_fails = 45388
	L1D_cache_core[12]: Access = 261493, Miss = 169099, Miss_rate = 0.647, Pending_hits = 5780, Reservation_fails = 56978
	L1D_cache_core[13]: Access = 252750, Miss = 162551, Miss_rate = 0.643, Pending_hits = 5662, Reservation_fails = 42941
	L1D_cache_core[14]: Access = 262478, Miss = 166009, Miss_rate = 0.632, Pending_hits = 5844, Reservation_fails = 52495
	L1D_cache_core[15]: Access = 258924, Miss = 162895, Miss_rate = 0.629, Pending_hits = 5799, Reservation_fails = 52537
	L1D_cache_core[16]: Access = 249930, Miss = 159842, Miss_rate = 0.640, Pending_hits = 5673, Reservation_fails = 50734
	L1D_cache_core[17]: Access = 253484, Miss = 159156, Miss_rate = 0.628, Pending_hits = 5616, Reservation_fails = 41428
	L1D_cache_core[18]: Access = 263317, Miss = 160922, Miss_rate = 0.611, Pending_hits = 5676, Reservation_fails = 52233
	L1D_cache_core[19]: Access = 252056, Miss = 162244, Miss_rate = 0.644, Pending_hits = 5504, Reservation_fails = 54841
	L1D_cache_core[20]: Access = 258360, Miss = 166546, Miss_rate = 0.645, Pending_hits = 5880, Reservation_fails = 55289
	L1D_cache_core[21]: Access = 256966, Miss = 169026, Miss_rate = 0.658, Pending_hits = 5758, Reservation_fails = 63062
	L1D_cache_core[22]: Access = 258906, Miss = 166666, Miss_rate = 0.644, Pending_hits = 5727, Reservation_fails = 58689
	L1D_cache_core[23]: Access = 260297, Miss = 170547, Miss_rate = 0.655, Pending_hits = 5707, Reservation_fails = 60618
	L1D_cache_core[24]: Access = 259743, Miss = 163930, Miss_rate = 0.631, Pending_hits = 5974, Reservation_fails = 51003
	L1D_cache_core[25]: Access = 259925, Miss = 162652, Miss_rate = 0.626, Pending_hits = 5769, Reservation_fails = 37477
	L1D_cache_core[26]: Access = 256992, Miss = 166199, Miss_rate = 0.647, Pending_hits = 5719, Reservation_fails = 56236
	L1D_cache_core[27]: Access = 251634, Miss = 158652, Miss_rate = 0.630, Pending_hits = 5633, Reservation_fails = 41899
	L1D_cache_core[28]: Access = 254122, Miss = 160868, Miss_rate = 0.633, Pending_hits = 5822, Reservation_fails = 57716
	L1D_cache_core[29]: Access = 261235, Miss = 159754, Miss_rate = 0.612, Pending_hits = 5756, Reservation_fails = 40819
	L1D_total_cache_accesses = 7705409
	L1D_total_cache_misses = 4916568
	L1D_total_cache_miss_rate = 0.6381
	L1D_total_cache_pending_hits = 172381
	L1D_total_cache_reservation_fails = 1580341
	L1D_cache_data_port_util = 0.124
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2861197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1457680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1497856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172381
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 237654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 122661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 319861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6978409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 727000

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 799235
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 122661
ctas_completed 35055, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10430, 10000, 10990, 10995, 10570, 9998, 10097, 10784, 11048, 10057, 10246, 11109, 9035, 10356, 10461, 10369, 10003, 10751, 9239, 9407, 10490, 10288, 11486, 10338, 11788, 10883, 10098, 10689, 11325, 9830, 10078, 9348, 
gpgpu_n_tot_thrd_icount = 321774688
gpgpu_n_tot_w_icount = 10055459
gpgpu_n_stall_shd_mem = 1809317
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4359053
gpgpu_n_mem_write_global = 727000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14808970
gpgpu_n_store_insn = 2855387
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30212736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1587314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2327088	W0_Idle:1515812	W0_Scoreboard:70321409	W1:2002421	W2:910761	W3:591710	W4:434687	W5:343598	W6:282870	W7:247921	W8:210378	W9:180403	W10:155803	W11:133329	W12:115156	W13:99684	W14:89399	W15:82873	W16:76767	W17:72551	W18:66159	W19:65145	W20:58561	W21:56506	W22:52647	W23:51234	W24:45968	W25:43580	W26:38466	W27:36437	W28:27292	W29:23301	W30:18027	W31:9552	W32:3432273
single_issue_nums: WS0:2509050	WS1:2520844	WS2:2510963	WS3:2514602	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34872424 {8:4359053,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 29080000 {40:727000,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174362120 {40:4359053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5816000 {8:727000,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1473 
max_icnt2sh_latency = 234 
averagemflatency = 327 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 5 
mrq_lat_table:785556 	43199 	59375 	96867 	245032 	189626 	142933 	79295 	40948 	6787 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2461204 	2315119 	265648 	38205 	5877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4094599 	413149 	366456 	206567 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3197663 	975821 	532384 	257440 	90794 	25746 	6205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	1314 	52 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        64        65        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        64        64        65        64        65        64        65        65 
dram[2]:        64        65        65        64        65        65        65        68        65        68        64        64        73        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        65        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        64        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        69        68        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        64        65        64        64        66        70        65        66 
dram[7]:        64        66        64        64        64        65        67        65        65        65        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        66        65        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        64        67        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        64        65        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        66        65        64        64        64        68        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.599710  2.508525  2.718333  2.722814  2.738492  2.651342  2.628053  2.570659  2.486241  2.606245  2.610997  2.590421  2.604575  2.651281  2.660372  2.584020 
dram[1]:  2.613383  2.562112  2.802518  2.797686  2.696227  2.696332  2.556553  2.584368  2.536889  2.550786  2.582158  2.552367  2.571016  2.611817  2.558783  2.569014 
dram[2]:  2.535844  2.547552  2.709339  2.722868  2.660114  2.663047  2.519504  2.542994  2.491067  2.563766  2.597015  2.543698  2.561859  2.582782  2.585442  2.604418 
dram[3]:  2.579539  2.608418  2.682222  2.712102  2.707136  2.672757  2.549246  2.579822  2.527817  2.596259  2.544322  2.653880  2.633030  2.646851  2.549916  2.665883 
dram[4]:  2.599265  2.554902  2.718591  2.766459  2.818456  2.724003  2.553160  2.586217  2.566772  2.542898  2.598675  2.592278  2.586850  2.549830  2.618869  2.624817 
dram[5]:  2.598598  2.617588  2.771768  2.711429  2.774009  2.735886  2.547555  2.588899  2.501977  2.514541  2.576621  2.611910  2.559561  2.567637  2.623226  2.632781 
dram[6]:  2.496171  2.597131  2.685379  2.725218  2.694241  2.698181  2.561660  2.570730  2.515950  2.525957  2.603807  2.631439  2.569865  2.656721  2.567575  2.555803 
dram[7]:  2.572156  2.548870  2.809165  2.757180  2.635479  2.724926  2.595941  2.582624  2.568876  2.567637  2.656681  2.651502  2.615204  2.627625  2.535655  2.597355 
dram[8]:  2.554832  2.540120  2.686940  2.793493  2.689377  2.666246  2.595628  2.578674  2.500823  2.557725  2.632605  2.625734  2.561003  2.639566  2.611158  2.641471 
dram[9]:  2.600465  2.570819  2.744316  2.689863  2.673611  2.750413  2.594793  2.545373  2.546862  2.527669  2.620610  2.627089  2.629023  2.583333  2.564637  2.605804 
dram[10]:  2.572497  2.547218  2.672802  2.704792  2.706723  2.712528  2.607968  2.621572  2.549448  2.619883  2.559989  2.631378  2.618386  2.510975  2.537190  2.602224 
dram[11]:  2.573525  2.522664  2.749350  2.684227  2.700649  2.655468  2.657439  2.542959  2.509360  2.516254  2.603291  2.574978  2.602864  2.611342  2.578903  2.562290 
average row locality = 1689705/647232 = 2.610664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8213      8502      7675      7733      7550      7908      7724      7891      8293      8290      8211      8184      8059      8188      8411      8358 
dram[1]:      8399      8338      7770      7762      7684      7764      7872      7854      8420      8364      8231      8174      8166      8140      8418      8396 
dram[2]:      8341      8308      7806      7719      7713      7671      7846      7764      8457      8247      8313      8094      8277      8272      8367      8332 
dram[3]:      8430      8245      7757      7819      7695      7519      7938      8005      8298      8288      8248      8192      8258      8263      8364      8341 
dram[4]:      8432      8376      7851      7741      7710      7648      7954      7746      8263      8132      8295      8141      8300      8277      8319      8212 
dram[5]:      8157      8327      7716      7828      7570      7743      7813      7792      8122      8270      8119      8162      8163      8280      8327      8489 
dram[6]:      8381      8297      7755      7736      7807      7617      7884      7732      8324      8163      8170      8198      8189      8109      8386      8439 
dram[7]:      8329      8277      7535      7733      7708      7645      7745      7822      8189      8271      8132      8179      8201      8184      8432      8493 
dram[8]:      8263      8547      7698      7726      7650      7796      7854      7757      8375      8310      8171      8216      8358      8264      8465      8387 
dram[9]:      8195      8271      7641      7760      7790      7656      7762      7811      8315      8300      8354      8227      8115      8246      8488      8496 
dram[10]:      8193      8178      7727      7771      7687      7715      7884      7801      8277      8239      8314      8236      8136      8321      8461      8380 
dram[11]:      8360      8261      7750      7697      7635      7716      7753      7850      8236      8324      8133      8100      8195      8091      8419      8429 
total dram reads = 1551999
bank skew: 8547/7519 = 1.14
chip skew: 129837/128875 = 1.01
number of total write accesses:
dram[0]:      2403      2425      2219      2254      2149      2229      2165      2253      2397      2350      2289      2348      2246      2273      2402      2338 
dram[1]:      2400      2386      2236      2257      2181      2193      2156      2185      2436      2336      2373      2286      2334      2264      2362      2342 
dram[2]:      2406      2416      2282      2276      2207      2153      2182      2233      2388      2339      2361      2328      2288      2279      2351      2349 
dram[3]:      2390      2369      2252      2239      2194      2175      2186      2219      2375      2376      2371      2366      2312      2309      2344      2336 
dram[4]:      2438      2393      2288      2220      2198      2181      2239      2228      2294      2322      2359      2353      2298      2354      2372      2350 
dram[5]:      2372      2339      2218      2306      2191      2185      2220      2227      2373      2322      2356      2388      2253      2306      2345      2359 
dram[6]:      2389      2433      2271      2268      2153      2183      2227      2191      2373      2369      2314      2368      2299      2284      2411      2378 
dram[7]:      2430      2377      2185      2294      2152      2201      2243      2192      2336      2355      2355      2403      2289      2258      2379      2363 
dram[8]:      2359      2436      2231      2259      2165      2129      2227      2202      2377      2341      2366      2348      2310      2329      2419      2345 
dram[9]:      2398      2436      2223      2271      2192      2162      2308      2170      2367      2362      2389      2345      2271      2284      2355      2373 
dram[10]:      2380      2384      2245      2223      2115      2142      2209      2222      2350      2318      2391      2376      2277      2299      2414      2389 
dram[11]:      2394      2408      2281      2270      2189      2110      2227      2182      2383      2362      2328      2274      2304      2300      2369      2390 
total dram writes = 441742
bank skew: 2438/2110 = 1.16
chip skew: 36911/36727 = 1.01
average mf latency per bank:
dram[0]:        889       819      1047      1045       940       898       875       833       763       780       773       773       777       747       731       762
dram[1]:        865       875      1017      1033       935       907       850       849       744       771       734       740       718       759       717       721
dram[2]:        855       866       992      1004       912       952       852       841       741       783       742       762       735       735       715       739
dram[3]:        870       906      1004      1010       962       995       826       829       783       775       739       772       738       738       734       752
dram[4]:        876       912      1023      1024       976       950       846       844       829       805       764       744       744       736       751       752
dram[5]:        896       907      1025       980       932       946       808       853       777       779       725       740       733       720       703       706
dram[6]:        884       849      1000       977       944       954       839       868       750       768       772       768       753       753      1253       697
dram[7]:        848       875      1067      1057       952       944       859       871       761       775       768       760       748       753       705       735
dram[8]:        889       866      1069      1072       988       924       839       862       764       792       780       761       736       732       732       747
dram[9]:        897       870      1011       967       904       937       837       847       750       788       725       752       737       758       732       715
dram[10]:        879       898       977       973       957       927       834       819       781       775       734       738       752       721       719       719
dram[11]:        852       855       992       999       963       961       838       851       749       748       734       767       727       741       703       707
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1784497 n_act=53728 n_pre=53712 n_ref_event=0 n_req=140623 n_rd=129190 n_rd_L2_A=0 n_write=0 n_wr_bk=36740 bw_util=0.3235
n_activity=1655029 dram_eff=0.401
bk0: 8213a 1699464i bk1: 8502a 1678852i bk2: 7675a 1721738i bk3: 7733a 1711393i bk4: 7550a 1727637i bk5: 7908a 1709811i bk6: 7724a 1721487i bk7: 7891a 1699672i bk8: 8293a 1678736i bk9: 8290a 1685744i bk10: 8211a 1693161i bk11: 8184a 1687375i bk12: 8059a 1694571i bk13: 8188a 1699319i bk14: 8411a 1696618i bk15: 8358a 1693137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617929
Row_Buffer_Locality_read = 0.648928
Row_Buffer_Locality_write = 0.267646
Bank_Level_Parallism = 3.838123
Bank_Level_Parallism_Col = 2.823246
Bank_Level_Parallism_Ready = 1.599651
write_to_read_ratio_blp_rw_average = 0.228341
GrpLevelPara = 2.026914 

BW Util details:
bwutil = 0.323523 
total_CMD = 2051542 
util_bw = 663720 
Wasted_Col = 650651 
Wasted_Row = 202033 
Idle = 535138 

BW Util Bottlenecks: 
RCDc_limit = 696258 
RCDWRc_limit = 53030 
WTRc_limit = 259892 
RTWc_limit = 242751 
CCDLc_limit = 129186 
rwq = 0 
CCDLc_limit_alone = 98162 
WTRc_limit_alone = 244785 
RTWc_limit_alone = 226834 

Commands details: 
total_CMD = 2051542 
n_nop = 1784497 
Read = 129190 
Write = 0 
L2_Alloc = 0 
L2_WB = 36740 
n_act = 53728 
n_pre = 53712 
n_ref = 0 
n_req = 140623 
total_req = 165930 

Dual Bus Interface Util: 
issued_total_row = 107440 
issued_total_col = 165930 
Row_Bus_Util =  0.052370 
CoL_Bus_Util = 0.080881 
Either_Row_CoL_Bus_Util = 0.130168 
Issued_on_Two_Bus_Simul_Util = 0.003083 
issued_two_Eff = 0.023685 
queue_avg = 6.388340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38834
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1783446 n_act=54084 n_pre=54068 n_ref_event=0 n_req=141194 n_rd=129752 n_rd_L2_A=0 n_write=0 n_wr_bk=36727 bw_util=0.3246
n_activity=1657878 dram_eff=0.4017
bk0: 8399a 1692542i bk1: 8338a 1686259i bk2: 7770a 1728748i bk3: 7762a 1722642i bk4: 7684a 1725200i bk5: 7764a 1720883i bk6: 7872a 1700613i bk7: 7854a 1708288i bk8: 8420a 1675347i bk9: 8364a 1677922i bk10: 8231a 1687686i bk11: 8174a 1684820i bk12: 8166a 1688094i bk13: 8140a 1697772i bk14: 8418a 1686167i bk15: 8396a 1690448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616953
Row_Buffer_Locality_read = 0.648167
Row_Buffer_Locality_write = 0.262978
Bank_Level_Parallism = 3.843425
Bank_Level_Parallism_Col = 2.809942
Bank_Level_Parallism_Ready = 1.592938
write_to_read_ratio_blp_rw_average = 0.229086
GrpLevelPara = 2.032813 

BW Util details:
bwutil = 0.324593 
total_CMD = 2051542 
util_bw = 665916 
Wasted_Col = 651124 
Wasted_Row = 204286 
Idle = 530216 

BW Util Bottlenecks: 
RCDc_limit = 699780 
RCDWRc_limit = 52776 
WTRc_limit = 259074 
RTWc_limit = 245193 
CCDLc_limit = 127437 
rwq = 0 
CCDLc_limit_alone = 96694 
WTRc_limit_alone = 243934 
RTWc_limit_alone = 229590 

Commands details: 
total_CMD = 2051542 
n_nop = 1783446 
Read = 129752 
Write = 0 
L2_Alloc = 0 
L2_WB = 36727 
n_act = 54084 
n_pre = 54068 
n_ref = 0 
n_req = 141194 
total_req = 166479 

Dual Bus Interface Util: 
issued_total_row = 108152 
issued_total_col = 166479 
Row_Bus_Util =  0.052717 
CoL_Bus_Util = 0.081148 
Either_Row_CoL_Bus_Util = 0.130680 
Issued_on_Two_Bus_Simul_Util = 0.003185 
issued_two_Eff = 0.024376 
queue_avg = 6.268516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.26852
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1782651 n_act=54512 n_pre=54496 n_ref_event=0 n_req=141000 n_rd=129527 n_rd_L2_A=0 n_write=0 n_wr_bk=36838 bw_util=0.3244
n_activity=1658448 dram_eff=0.4013
bk0: 8341a 1690940i bk1: 8308a 1690481i bk2: 7806a 1716751i bk3: 7719a 1718690i bk4: 7713a 1713753i bk5: 7671a 1717756i bk6: 7846a 1702834i bk7: 7764a 1707948i bk8: 8457a 1681540i bk9: 8247a 1686018i bk10: 8313a 1688127i bk11: 8094a 1689552i bk12: 8277a 1696202i bk13: 8272a 1690627i bk14: 8367a 1696819i bk15: 8332a 1695514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.613390
Row_Buffer_Locality_read = 0.644761
Row_Buffer_Locality_write = 0.259217
Bank_Level_Parallism = 3.831587
Bank_Level_Parallism_Col = 2.781201
Bank_Level_Parallism_Ready = 1.585749
write_to_read_ratio_blp_rw_average = 0.224567
GrpLevelPara = 2.020642 

BW Util details:
bwutil = 0.324371 
total_CMD = 2051542 
util_bw = 665460 
Wasted_Col = 656387 
Wasted_Row = 201083 
Idle = 528612 

BW Util Bottlenecks: 
RCDc_limit = 707291 
RCDWRc_limit = 54145 
WTRc_limit = 262518 
RTWc_limit = 239388 
CCDLc_limit = 126234 
rwq = 0 
CCDLc_limit_alone = 96529 
WTRc_limit_alone = 247730 
RTWc_limit_alone = 224471 

Commands details: 
total_CMD = 2051542 
n_nop = 1782651 
Read = 129527 
Write = 0 
L2_Alloc = 0 
L2_WB = 36838 
n_act = 54512 
n_pre = 54496 
n_ref = 0 
n_req = 141000 
total_req = 166365 

Dual Bus Interface Util: 
issued_total_row = 109008 
issued_total_col = 166365 
Row_Bus_Util =  0.053135 
CoL_Bus_Util = 0.081093 
Either_Row_CoL_Bus_Util = 0.131068 
Issued_on_Two_Bus_Simul_Util = 0.003160 
issued_two_Eff = 0.024106 
queue_avg = 6.205489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20549
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1783634 n_act=53928 n_pre=53912 n_ref_event=0 n_req=141126 n_rd=129660 n_rd_L2_A=0 n_write=0 n_wr_bk=36813 bw_util=0.3246
n_activity=1656346 dram_eff=0.402
bk0: 8430a 1685170i bk1: 8245a 1695719i bk2: 7757a 1718462i bk3: 7819a 1720133i bk4: 7695a 1721895i bk5: 7519a 1719830i bk6: 7938a 1710141i bk7: 8005a 1700990i bk8: 8298a 1673192i bk9: 8288a 1685498i bk10: 8248a 1692820i bk11: 8192a 1692235i bk12: 8258a 1693033i bk13: 8263a 1691047i bk14: 8364a 1691349i bk15: 8341a 1693528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617873
Row_Buffer_Locality_read = 0.648558
Row_Buffer_Locality_write = 0.270888
Bank_Level_Parallism = 3.842203
Bank_Level_Parallism_Col = 2.823488
Bank_Level_Parallism_Ready = 1.606374
write_to_read_ratio_blp_rw_average = 0.226646
GrpLevelPara = 2.028397 

BW Util details:
bwutil = 0.324581 
total_CMD = 2051542 
util_bw = 665892 
Wasted_Col = 651802 
Wasted_Row = 200680 
Idle = 533168 

BW Util Bottlenecks: 
RCDc_limit = 701758 
RCDWRc_limit = 52020 
WTRc_limit = 260428 
RTWc_limit = 237363 
CCDLc_limit = 127234 
rwq = 0 
CCDLc_limit_alone = 96323 
WTRc_limit_alone = 244666 
RTWc_limit_alone = 222214 

Commands details: 
total_CMD = 2051542 
n_nop = 1783634 
Read = 129660 
Write = 0 
L2_Alloc = 0 
L2_WB = 36813 
n_act = 53928 
n_pre = 53912 
n_ref = 0 
n_req = 141126 
total_req = 166473 

Dual Bus Interface Util: 
issued_total_row = 107840 
issued_total_col = 166473 
Row_Bus_Util =  0.052565 
CoL_Bus_Util = 0.081145 
Either_Row_CoL_Bus_Util = 0.130589 
Issued_on_Two_Bus_Simul_Util = 0.003122 
issued_two_Eff = 0.023907 
queue_avg = 6.408362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.40836
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1784263 n_act=53762 n_pre=53746 n_ref_event=0 n_req=140907 n_rd=129397 n_rd_L2_A=0 n_write=0 n_wr_bk=36887 bw_util=0.3242
n_activity=1658761 dram_eff=0.401
bk0: 8432a 1680578i bk1: 8376a 1674542i bk2: 7851a 1704263i bk3: 7741a 1717853i bk4: 7710a 1719190i bk5: 7648a 1711148i bk6: 7954a 1695353i bk7: 7746a 1703678i bk8: 8263a 1682717i bk9: 8132a 1676133i bk10: 8295a 1679164i bk11: 8141a 1686349i bk12: 8300a 1688797i bk13: 8277a 1681184i bk14: 8319a 1693745i bk15: 8212a 1691004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618458
Row_Buffer_Locality_read = 0.649675
Row_Buffer_Locality_write = 0.267507
Bank_Level_Parallism = 3.909584
Bank_Level_Parallism_Col = 2.864652
Bank_Level_Parallism_Ready = 1.619043
write_to_read_ratio_blp_rw_average = 0.229973
GrpLevelPara = 2.046633 

BW Util details:
bwutil = 0.324213 
total_CMD = 2051542 
util_bw = 665136 
Wasted_Col = 647235 
Wasted_Row = 206495 
Idle = 532676 

BW Util Bottlenecks: 
RCDc_limit = 695730 
RCDWRc_limit = 52676 
WTRc_limit = 253057 
RTWc_limit = 253827 
CCDLc_limit = 126727 
rwq = 0 
CCDLc_limit_alone = 95547 
WTRc_limit_alone = 238299 
RTWc_limit_alone = 237405 

Commands details: 
total_CMD = 2051542 
n_nop = 1784263 
Read = 129397 
Write = 0 
L2_Alloc = 0 
L2_WB = 36887 
n_act = 53762 
n_pre = 53746 
n_ref = 0 
n_req = 140907 
total_req = 166284 

Dual Bus Interface Util: 
issued_total_row = 107508 
issued_total_col = 166284 
Row_Bus_Util =  0.052404 
CoL_Bus_Util = 0.081053 
Either_Row_CoL_Bus_Util = 0.130282 
Issued_on_Two_Bus_Simul_Util = 0.003175 
issued_two_Eff = 0.024368 
queue_avg = 6.754433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.75443
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1784819 n_act=53624 n_pre=53608 n_ref_event=0 n_req=140325 n_rd=128878 n_rd_L2_A=0 n_write=0 n_wr_bk=36760 bw_util=0.323
n_activity=1655377 dram_eff=0.4002
bk0: 8157a 1702113i bk1: 8327a 1697342i bk2: 7716a 1731683i bk3: 7828a 1718500i bk4: 7570a 1729973i bk5: 7743a 1716934i bk6: 7813a 1712890i bk7: 7792a 1707770i bk8: 8122a 1693353i bk9: 8270a 1683945i bk10: 8119a 1691885i bk11: 8162a 1699556i bk12: 8163a 1702178i bk13: 8280a 1691745i bk14: 8327a 1711809i bk15: 8489a 1697847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617859
Row_Buffer_Locality_read = 0.649234
Row_Buffer_Locality_write = 0.264611
Bank_Level_Parallism = 3.780992
Bank_Level_Parallism_Col = 2.776965
Bank_Level_Parallism_Ready = 1.582293
write_to_read_ratio_blp_rw_average = 0.226019
GrpLevelPara = 2.022701 

BW Util details:
bwutil = 0.322953 
total_CMD = 2051542 
util_bw = 662552 
Wasted_Col = 651210 
Wasted_Row = 201938 
Idle = 535842 

BW Util Bottlenecks: 
RCDc_limit = 696719 
RCDWRc_limit = 54670 
WTRc_limit = 259880 
RTWc_limit = 238070 
CCDLc_limit = 127083 
rwq = 0 
CCDLc_limit_alone = 96778 
WTRc_limit_alone = 245245 
RTWc_limit_alone = 222400 

Commands details: 
total_CMD = 2051542 
n_nop = 1784819 
Read = 128878 
Write = 0 
L2_Alloc = 0 
L2_WB = 36760 
n_act = 53624 
n_pre = 53608 
n_ref = 0 
n_req = 140325 
total_req = 165638 

Dual Bus Interface Util: 
issued_total_row = 107232 
issued_total_col = 165638 
Row_Bus_Util =  0.052269 
CoL_Bus_Util = 0.080738 
Either_Row_CoL_Bus_Util = 0.130011 
Issued_on_Two_Bus_Simul_Util = 0.002996 
issued_two_Eff = 0.023046 
queue_avg = 6.018120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.01812
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1783801 n_act=54117 n_pre=54101 n_ref_event=0 n_req=140711 n_rd=129187 n_rd_L2_A=0 n_write=0 n_wr_bk=36911 bw_util=0.3239
n_activity=1656226 dram_eff=0.4011
bk0: 8381a 1677064i bk1: 8297a 1687948i bk2: 7755a 1708950i bk3: 7736a 1714369i bk4: 7807a 1715667i bk5: 7617a 1716084i bk6: 7884a 1696367i bk7: 7732a 1708621i bk8: 8324a 1677985i bk9: 8163a 1687242i bk10: 8170a 1692636i bk11: 8198a 1691497i bk12: 8189a 1685605i bk13: 8109a 1691982i bk14: 8386a 1682845i bk15: 8439a 1682055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615403
Row_Buffer_Locality_read = 0.645816
Row_Buffer_Locality_write = 0.274471
Bank_Level_Parallism = 3.896600
Bank_Level_Parallism_Col = 2.852876
Bank_Level_Parallism_Ready = 1.600224
write_to_read_ratio_blp_rw_average = 0.230687
GrpLevelPara = 2.037826 

BW Util details:
bwutil = 0.323850 
total_CMD = 2051542 
util_bw = 664392 
Wasted_Col = 649382 
Wasted_Row = 201725 
Idle = 536043 

BW Util Bottlenecks: 
RCDc_limit = 699535 
RCDWRc_limit = 53753 
WTRc_limit = 262733 
RTWc_limit = 248871 
CCDLc_limit = 128427 
rwq = 0 
CCDLc_limit_alone = 97092 
WTRc_limit_alone = 247388 
RTWc_limit_alone = 232881 

Commands details: 
total_CMD = 2051542 
n_nop = 1783801 
Read = 129187 
Write = 0 
L2_Alloc = 0 
L2_WB = 36911 
n_act = 54117 
n_pre = 54101 
n_ref = 0 
n_req = 140711 
total_req = 166098 

Dual Bus Interface Util: 
issued_total_row = 108218 
issued_total_col = 166098 
Row_Bus_Util =  0.052750 
CoL_Bus_Util = 0.080963 
Either_Row_CoL_Bus_Util = 0.130507 
Issued_on_Two_Bus_Simul_Util = 0.003205 
issued_two_Eff = 0.024557 
queue_avg = 6.529438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.52944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1785160 n_act=53487 n_pre=53471 n_ref_event=0 n_req=140349 n_rd=128875 n_rd_L2_A=0 n_write=0 n_wr_bk=36812 bw_util=0.323
n_activity=1655089 dram_eff=0.4004
bk0: 8329a 1690199i bk1: 8277a 1687561i bk2: 7535a 1740072i bk3: 7733a 1716640i bk4: 7708a 1714054i bk5: 7645a 1715552i bk6: 7745a 1710533i bk7: 7822a 1707153i bk8: 8189a 1693874i bk9: 8271a 1685533i bk10: 8132a 1698741i bk11: 8179a 1691818i bk12: 8201a 1694395i bk13: 8184a 1700937i bk14: 8432a 1689128i bk15: 8493a 1690810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.618900
Row_Buffer_Locality_read = 0.649862
Row_Buffer_Locality_write = 0.271135
Bank_Level_Parallism = 3.824560
Bank_Level_Parallism_Col = 2.831903
Bank_Level_Parallism_Ready = 1.594055
write_to_read_ratio_blp_rw_average = 0.229875
GrpLevelPara = 2.033826 

BW Util details:
bwutil = 0.323049 
total_CMD = 2051542 
util_bw = 662748 
Wasted_Col = 647146 
Wasted_Row = 205256 
Idle = 536392 

BW Util Bottlenecks: 
RCDc_limit = 693058 
RCDWRc_limit = 53230 
WTRc_limit = 260682 
RTWc_limit = 243586 
CCDLc_limit = 128433 
rwq = 0 
CCDLc_limit_alone = 96905 
WTRc_limit_alone = 245158 
RTWc_limit_alone = 227582 

Commands details: 
total_CMD = 2051542 
n_nop = 1785160 
Read = 128875 
Write = 0 
L2_Alloc = 0 
L2_WB = 36812 
n_act = 53487 
n_pre = 53471 
n_ref = 0 
n_req = 140349 
total_req = 165687 

Dual Bus Interface Util: 
issued_total_row = 106958 
issued_total_col = 165687 
Row_Bus_Util =  0.052135 
CoL_Bus_Util = 0.080762 
Either_Row_CoL_Bus_Util = 0.129845 
Issued_on_Two_Bus_Simul_Util = 0.003053 
issued_two_Eff = 0.023511 
queue_avg = 6.308287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30829
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1783362 n_act=54073 n_pre=54057 n_ref_event=0 n_req=141334 n_rd=129837 n_rd_L2_A=0 n_write=0 n_wr_bk=36843 bw_util=0.325
n_activity=1657886 dram_eff=0.4022
bk0: 8263a 1691724i bk1: 8547a 1673852i bk2: 7698a 1717384i bk3: 7726a 1724463i bk4: 7650a 1716524i bk5: 7796a 1712483i bk6: 7854a 1711843i bk7: 7757a 1704649i bk8: 8375a 1675242i bk9: 8310a 1677165i bk10: 8171a 1689854i bk11: 8216a 1687909i bk12: 8358a 1684527i bk13: 8264a 1692227i bk14: 8465a 1687859i bk15: 8387a 1690414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617410
Row_Buffer_Locality_read = 0.648621
Row_Buffer_Locality_write = 0.264939
Bank_Level_Parallism = 3.874356
Bank_Level_Parallism_Col = 2.823705
Bank_Level_Parallism_Ready = 1.610422
write_to_read_ratio_blp_rw_average = 0.226569
GrpLevelPara = 2.034117 

BW Util details:
bwutil = 0.324985 
total_CMD = 2051542 
util_bw = 666720 
Wasted_Col = 648753 
Wasted_Row = 203447 
Idle = 532622 

BW Util Bottlenecks: 
RCDc_limit = 697400 
RCDWRc_limit = 53854 
WTRc_limit = 259343 
RTWc_limit = 240906 
CCDLc_limit = 127620 
rwq = 0 
CCDLc_limit_alone = 96932 
WTRc_limit_alone = 244391 
RTWc_limit_alone = 225170 

Commands details: 
total_CMD = 2051542 
n_nop = 1783362 
Read = 129837 
Write = 0 
L2_Alloc = 0 
L2_WB = 36843 
n_act = 54073 
n_pre = 54057 
n_ref = 0 
n_req = 141334 
total_req = 166680 

Dual Bus Interface Util: 
issued_total_row = 108130 
issued_total_col = 166680 
Row_Bus_Util =  0.052707 
CoL_Bus_Util = 0.081246 
Either_Row_CoL_Bus_Util = 0.130721 
Issued_on_Two_Bus_Simul_Util = 0.003232 
issued_two_Eff = 0.024722 
queue_avg = 6.560060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.56006
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1783659 n_act=53924 n_pre=53908 n_ref_event=0 n_req=140961 n_rd=129427 n_rd_L2_A=0 n_write=0 n_wr_bk=36906 bw_util=0.3243
n_activity=1653573 dram_eff=0.4024
bk0: 8195a 1697311i bk1: 8271a 1689464i bk2: 7641a 1729478i bk3: 7760a 1715202i bk4: 7790a 1721997i bk5: 7656a 1722658i bk6: 7762a 1709835i bk7: 7811a 1705372i bk8: 8315a 1689640i bk9: 8300a 1680169i bk10: 8354a 1691003i bk11: 8227a 1693928i bk12: 8115a 1700943i bk13: 8246a 1690993i bk14: 8488a 1683014i bk15: 8496a 1685840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.617454
Row_Buffer_Locality_read = 0.648566
Row_Buffer_Locality_write = 0.268337
Bank_Level_Parallism = 3.835025
Bank_Level_Parallism_Col = 2.800412
Bank_Level_Parallism_Ready = 1.578854
write_to_read_ratio_blp_rw_average = 0.228694
GrpLevelPara = 2.025206 

BW Util details:
bwutil = 0.324308 
total_CMD = 2051542 
util_bw = 665332 
Wasted_Col = 649658 
Wasted_Row = 201094 
Idle = 535458 

BW Util Bottlenecks: 
RCDc_limit = 696887 
RCDWRc_limit = 53878 
WTRc_limit = 258336 
RTWc_limit = 236443 
CCDLc_limit = 126105 
rwq = 0 
CCDLc_limit_alone = 97132 
WTRc_limit_alone = 244198 
RTWc_limit_alone = 221608 

Commands details: 
total_CMD = 2051542 
n_nop = 1783659 
Read = 129427 
Write = 0 
L2_Alloc = 0 
L2_WB = 36906 
n_act = 53924 
n_pre = 53908 
n_ref = 0 
n_req = 140961 
total_req = 166333 

Dual Bus Interface Util: 
issued_total_row = 107832 
issued_total_col = 166333 
Row_Bus_Util =  0.052561 
CoL_Bus_Util = 0.081077 
Either_Row_CoL_Bus_Util = 0.130576 
Issued_on_Two_Bus_Simul_Util = 0.003062 
issued_two_Eff = 0.023451 
queue_avg = 6.221029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.22103
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1784129 n_act=53975 n_pre=53959 n_ref_event=0 n_req=140761 n_rd=129320 n_rd_L2_A=0 n_write=0 n_wr_bk=36734 bw_util=0.3238
n_activity=1655647 dram_eff=0.4012
bk0: 8193a 1687879i bk1: 8178a 1686671i bk2: 7727a 1715194i bk3: 7771a 1714409i bk4: 7687a 1726205i bk5: 7715a 1712661i bk6: 7884a 1706683i bk7: 7801a 1709824i bk8: 8277a 1685447i bk9: 8239a 1687339i bk10: 8314a 1686187i bk11: 8236a 1690939i bk12: 8136a 1692524i bk13: 8321a 1681967i bk14: 8461a 1670105i bk15: 8380a 1689402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.616549
Row_Buffer_Locality_read = 0.647355
Row_Buffer_Locality_write = 0.268333
Bank_Level_Parallism = 3.883351
Bank_Level_Parallism_Col = 2.818875
Bank_Level_Parallism_Ready = 1.586373
write_to_read_ratio_blp_rw_average = 0.230014
GrpLevelPara = 2.037047 

BW Util details:
bwutil = 0.323764 
total_CMD = 2051542 
util_bw = 664216 
Wasted_Col = 647642 
Wasted_Row = 202118 
Idle = 537566 

BW Util Bottlenecks: 
RCDc_limit = 696493 
RCDWRc_limit = 53931 
WTRc_limit = 263209 
RTWc_limit = 241039 
CCDLc_limit = 126726 
rwq = 0 
CCDLc_limit_alone = 97065 
WTRc_limit_alone = 248317 
RTWc_limit_alone = 226270 

Commands details: 
total_CMD = 2051542 
n_nop = 1784129 
Read = 129320 
Write = 0 
L2_Alloc = 0 
L2_WB = 36734 
n_act = 53975 
n_pre = 53959 
n_ref = 0 
n_req = 140761 
total_req = 166054 

Dual Bus Interface Util: 
issued_total_row = 107934 
issued_total_col = 166054 
Row_Bus_Util =  0.052611 
CoL_Bus_Util = 0.080941 
Either_Row_CoL_Bus_Util = 0.130347 
Issued_on_Two_Bus_Simul_Util = 0.003205 
issued_two_Eff = 0.024587 
queue_avg = 6.306835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30683
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2051542 n_nop=1784265 n_act=54018 n_pre=54002 n_ref_event=0 n_req=140414 n_rd=128949 n_rd_L2_A=0 n_write=0 n_wr_bk=36771 bw_util=0.3231
n_activity=1658981 dram_eff=0.3996
bk0: 8360a 1694867i bk1: 8261a 1684764i bk2: 7750a 1720207i bk3: 7697a 1721670i bk4: 7635a 1727619i bk5: 7716a 1717158i bk6: 7753a 1715660i bk7: 7850a 1702098i bk8: 8236a 1685961i bk9: 8324a 1677772i bk10: 8133a 1694975i bk11: 8100a 1692158i bk12: 8195a 1692946i bk13: 8091a 1700964i bk14: 8419a 1696521i bk15: 8429a 1687917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615295
Row_Buffer_Locality_read = 0.646876
Row_Buffer_Locality_write = 0.260096
Bank_Level_Parallism = 3.815007
Bank_Level_Parallism_Col = 2.784330
Bank_Level_Parallism_Ready = 1.582440
write_to_read_ratio_blp_rw_average = 0.226769
GrpLevelPara = 2.018508 

BW Util details:
bwutil = 0.323113 
total_CMD = 2051542 
util_bw = 662880 
Wasted_Col = 654808 
Wasted_Row = 204433 
Idle = 529421 

BW Util Bottlenecks: 
RCDc_limit = 700949 
RCDWRc_limit = 53709 
WTRc_limit = 262879 
RTWc_limit = 239915 
CCDLc_limit = 127425 
rwq = 0 
CCDLc_limit_alone = 97230 
WTRc_limit_alone = 247988 
RTWc_limit_alone = 224611 

Commands details: 
total_CMD = 2051542 
n_nop = 1784265 
Read = 128949 
Write = 0 
L2_Alloc = 0 
L2_WB = 36771 
n_act = 54018 
n_pre = 54002 
n_ref = 0 
n_req = 140414 
total_req = 165720 

Dual Bus Interface Util: 
issued_total_row = 108020 
issued_total_col = 165720 
Row_Bus_Util =  0.052653 
CoL_Bus_Util = 0.080778 
Either_Row_CoL_Bus_Util = 0.130281 
Issued_on_Two_Bus_Simul_Util = 0.003150 
issued_two_Eff = 0.024181 
queue_avg = 6.200436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.20044

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213723, Miss = 79575, Miss_rate = 0.372, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 209165, Miss = 80664, Miss_rate = 0.386, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 210493, Miss = 80637, Miss_rate = 0.383, Pending_hits = 201, Reservation_fails = 46
L2_cache_bank[3]: Access = 210061, Miss = 80324, Miss_rate = 0.382, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 210362, Miss = 80721, Miss_rate = 0.384, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 210971, Miss = 79945, Miss_rate = 0.379, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 211000, Miss = 80558, Miss_rate = 0.382, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 212177, Miss = 80333, Miss_rate = 0.379, Pending_hits = 187, Reservation_fails = 8
L2_cache_bank[8]: Access = 213930, Miss = 80782, Miss_rate = 0.378, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 211198, Miss = 79902, Miss_rate = 0.378, Pending_hits = 197, Reservation_fails = 649
L2_cache_bank[10]: Access = 209292, Miss = 79565, Miss_rate = 0.380, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 210552, Miss = 80526, Miss_rate = 0.382, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 233754, Miss = 80487, Miss_rate = 0.344, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 210273, Miss = 79971, Miss_rate = 0.380, Pending_hits = 187, Reservation_fails = 191
L2_cache_bank[14]: Access = 209984, Miss = 79908, Miss_rate = 0.381, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 212756, Miss = 80258, Miss_rate = 0.377, Pending_hits = 192, Reservation_fails = 923
L2_cache_bank[16]: Access = 215462, Miss = 80543, Miss_rate = 0.374, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 210745, Miss = 80519, Miss_rate = 0.382, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 209586, Miss = 80396, Miss_rate = 0.384, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 209782, Miss = 80372, Miss_rate = 0.383, Pending_hits = 169, Reservation_fails = 85
L2_cache_bank[20]: Access = 211661, Miss = 80300, Miss_rate = 0.379, Pending_hits = 590, Reservation_fails = 458
L2_cache_bank[21]: Access = 209173, Miss = 80176, Miss_rate = 0.383, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 209757, Miss = 80217, Miss_rate = 0.382, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 210196, Miss = 79960, Miss_rate = 0.380, Pending_hits = 157, Reservation_fails = 614
L2_total_cache_accesses = 5086053
L2_total_cache_misses = 1926639
L2_total_cache_miss_rate = 0.3788
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 11376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2800187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 472160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1079839
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 115444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 259196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4359053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 727000
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1948
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.168
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=5086053
icnt_total_pkts_simt_to_mem=5086053
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5086053
Req_Network_cycles = 799999
Req_Network_injected_packets_per_cycle =       6.3576 
Req_Network_conflicts_per_cycle =       2.3073
Req_Network_conflicts_per_cycle_util =       2.7221
Req_Bank_Level_Parallism =       7.5007
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.9164
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4124

Reply_Network_injected_packets_num = 5086053
Reply_Network_cycles = 799999
Reply_Network_injected_packets_per_cycle =        6.3576
Reply_Network_conflicts_per_cycle =        3.3661
Reply_Network_conflicts_per_cycle_util =       3.9539
Reply_Bank_Level_Parallism =       7.4679
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0490
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2119
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 2 sec (1442 sec)
gpgpu_simulation_rate = 96364 (inst/sec)
gpgpu_simulation_rate = 554 (cycle/sec)
gpgpu_silicon_slowdown = 2463898x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e027c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis3PiS_i 
GPGPU-Sim PTX: pushing kernel '_Z4mis3PiS_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z4mis3PiS_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z4mis3PiS_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 13228
gpu_sim_insn = 5004867
gpu_ipc =     378.3540
gpu_tot_sim_cycle = 813227
gpu_tot_sim_insn = 143962030
gpu_tot_ipc =     177.0256
gpu_tot_issued_cta = 37392
gpu_occupancy = 93.2386% 
gpu_tot_occupancy = 73.1386% 
max_total_param_size = 0
gpu_stall_dramfull = 91757
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6294
partiton_level_parallism_total  =       6.3457
partiton_level_parallism_util =       9.6659
partiton_level_parallism_util_total  =       7.5265
L2_BW  =     245.8932 GB/Sec
L2_BW_total  =     277.1815 GB/Sec
gpu_total_sim_rate=98334

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 254690, Miss = 168937, Miss_rate = 0.663, Pending_hits = 5684, Reservation_fails = 63947
	L1D_cache_core[1]: Access = 259559, Miss = 167585, Miss_rate = 0.646, Pending_hits = 5775, Reservation_fails = 51607
	L1D_cache_core[2]: Access = 253490, Miss = 157739, Miss_rate = 0.622, Pending_hits = 5507, Reservation_fails = 44679
	L1D_cache_core[3]: Access = 255440, Miss = 164801, Miss_rate = 0.645, Pending_hits = 5710, Reservation_fails = 61977
	L1D_cache_core[4]: Access = 263410, Miss = 174783, Miss_rate = 0.664, Pending_hits = 5890, Reservation_fails = 66219
	L1D_cache_core[5]: Access = 262806, Miss = 176734, Miss_rate = 0.672, Pending_hits = 6072, Reservation_fails = 61660
	L1D_cache_core[6]: Access = 258159, Miss = 163446, Miss_rate = 0.633, Pending_hits = 5767, Reservation_fails = 52551
	L1D_cache_core[7]: Access = 262264, Miss = 166761, Miss_rate = 0.636, Pending_hits = 5773, Reservation_fails = 53210
	L1D_cache_core[8]: Access = 256806, Miss = 168011, Miss_rate = 0.654, Pending_hits = 5736, Reservation_fails = 58723
	L1D_cache_core[9]: Access = 256167, Miss = 161697, Miss_rate = 0.631, Pending_hits = 5710, Reservation_fails = 47947
	L1D_cache_core[10]: Access = 256571, Miss = 162592, Miss_rate = 0.634, Pending_hits = 5723, Reservation_fails = 49495
	L1D_cache_core[11]: Access = 263197, Miss = 165686, Miss_rate = 0.630, Pending_hits = 5735, Reservation_fails = 45910
	L1D_cache_core[12]: Access = 263917, Miss = 171523, Miss_rate = 0.650, Pending_hits = 5780, Reservation_fails = 57215
	L1D_cache_core[13]: Access = 255173, Miss = 164974, Miss_rate = 0.647, Pending_hits = 5662, Reservation_fails = 43435
	L1D_cache_core[14]: Access = 264933, Miss = 168464, Miss_rate = 0.636, Pending_hits = 5844, Reservation_fails = 52830
	L1D_cache_core[15]: Access = 261410, Miss = 165381, Miss_rate = 0.633, Pending_hits = 5799, Reservation_fails = 52999
	L1D_cache_core[16]: Access = 252483, Miss = 162395, Miss_rate = 0.643, Pending_hits = 5673, Reservation_fails = 51131
	L1D_cache_core[17]: Access = 256035, Miss = 161707, Miss_rate = 0.632, Pending_hits = 5616, Reservation_fails = 41811
	L1D_cache_core[18]: Access = 265780, Miss = 163385, Miss_rate = 0.615, Pending_hits = 5676, Reservation_fails = 52670
	L1D_cache_core[19]: Access = 254481, Miss = 164669, Miss_rate = 0.647, Pending_hits = 5504, Reservation_fails = 55181
	L1D_cache_core[20]: Access = 260844, Miss = 169030, Miss_rate = 0.648, Pending_hits = 5880, Reservation_fails = 55686
	L1D_cache_core[21]: Access = 259459, Miss = 171519, Miss_rate = 0.661, Pending_hits = 5758, Reservation_fails = 63320
	L1D_cache_core[22]: Access = 261367, Miss = 169127, Miss_rate = 0.647, Pending_hits = 5727, Reservation_fails = 59160
	L1D_cache_core[23]: Access = 262753, Miss = 173003, Miss_rate = 0.658, Pending_hits = 5707, Reservation_fails = 61200
	L1D_cache_core[24]: Access = 262289, Miss = 166476, Miss_rate = 0.635, Pending_hits = 5974, Reservation_fails = 51194
	L1D_cache_core[25]: Access = 262468, Miss = 165195, Miss_rate = 0.629, Pending_hits = 5769, Reservation_fails = 37772
	L1D_cache_core[26]: Access = 259481, Miss = 168688, Miss_rate = 0.650, Pending_hits = 5719, Reservation_fails = 56559
	L1D_cache_core[27]: Access = 254119, Miss = 161137, Miss_rate = 0.634, Pending_hits = 5633, Reservation_fails = 42234
	L1D_cache_core[28]: Access = 256634, Miss = 163380, Miss_rate = 0.637, Pending_hits = 5822, Reservation_fails = 58030
	L1D_cache_core[29]: Access = 263690, Miss = 162209, Miss_rate = 0.615, Pending_hits = 5756, Reservation_fails = 41298
	L1D_total_cache_accesses = 7779875
	L1D_total_cache_misses = 4991034
	L1D_total_cache_miss_rate = 0.6415
	L1D_total_cache_pending_hits = 172381
	L1D_total_cache_reservation_fails = 1591650
	L1D_cache_data_port_util = 0.123
	L1D_cache_fill_port_util = 0.206
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2870543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1467788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1525894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172381
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 247000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 123862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 347597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7015793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 764082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 809343
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 123862
ctas_completed 37392, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10630, 10200, 11190, 11195, 10770, 10198, 10297, 10984, 11248, 10257, 10446, 11309, 9235, 10556, 10661, 10569, 10183, 10931, 9419, 9587, 10670, 10468, 11666, 10518, 11968, 11063, 10278, 10869, 11525, 10030, 10278, 9548, 
gpgpu_n_tot_thrd_icount = 327756768
gpgpu_n_tot_w_icount = 10242399
gpgpu_n_stall_shd_mem = 1809317
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4396437
gpgpu_n_mem_write_global = 764082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15108037
gpgpu_n_store_insn = 3028111
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31110144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1587314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2352932	W0_Idle:1547260	W0_Scoreboard:71058693	W1:2002421	W2:910773	W3:591750	W4:434775	W5:343734	W6:283078	W7:248249	W8:210802	W9:181035	W10:156571	W11:134273	W12:116372	W13:101184	W14:91063	W15:84973	W16:78975	W17:75027	W18:68719	W19:67837	W20:61445	W21:59626	W22:55515	W23:53914	W24:48184	W25:45172	W26:39538	W27:36935	W28:27536	W29:23401	W30:18087	W31:9584	W32:3581851
single_issue_nums: WS0:2555790	WS1:2567584	WS2:2557693	WS3:2561332	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35171496 {8:4396437,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30563280 {40:764082,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 175857480 {40:4396437,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6112656 {8:764082,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1473 
max_icnt2sh_latency = 234 
averagemflatency = 327 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 5 
mrq_lat_table:796150 	46527 	63553 	101794 	250928 	193242 	146283 	81222 	41881 	6808 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2488424 	2357952 	270059 	38207 	5877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4159581 	420023 	368792 	206841 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3236313 	989776 	544160 	265514 	92623 	25928 	6205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	65 	1329 	52 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        70        70        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        70        70        65        64        65        67        65        65 
dram[2]:        64        65        65        64        65        65        65        68        70        70        64        64        73        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        69        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        70        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        69        69        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        68        68        64        64        66        70        65        66 
dram[7]:        64        66        64        64        64        65        67        65        67        69        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        68        67        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        68        68        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        68        68        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        68        68        64        64        64        68        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.657598  2.563396  2.778139  2.782076  2.801865  2.710940  2.689181  2.628588  2.540682  2.663298  2.668712  2.647724  2.658754  2.706040  2.713871  2.636467 
dram[1]:  2.671714  2.619746  2.863290  2.858322  2.758454  2.757885  2.615362  2.642663  2.591499  2.606222  2.638977  2.609057  2.623703  2.666175  2.610321  2.620991 
dram[2]:  2.592809  2.605004  2.767132  2.782188  2.721659  2.723852  2.575856  2.599820  2.544619  2.620120  2.653670  2.600230  2.614355  2.635605  2.637887  2.657307 
dram[3]:  2.637002  2.667633  2.740565  2.770601  2.769752  2.736070  2.605908  2.635448  2.583077  2.653061  2.600283  2.712504  2.686987  2.700970  2.601681  2.719988 
dram[4]:  2.656965  2.612091  2.776862  2.826571  2.882708  2.785504  2.609555  2.645151  2.623250  2.599025  2.655540  2.650015  2.639518  2.601810  2.670795  2.678582 
dram[5]:  2.659369  2.677261  2.832290  2.769743  2.838699  2.798120  2.604853  2.647883  2.557844  2.569832  2.634040  2.669303  2.612216  2.620188  2.676598  2.685396 
dram[6]:  2.553005  2.656823  2.743663  2.784516  2.755322  2.760545  2.618963  2.628929  2.570795  2.582035  2.661597  2.689503  2.622913  2.712135  2.618968  2.607173 
dram[7]:  2.631043  2.607677  2.871882  2.817085  2.695516  2.787602  2.654791  2.640777  2.625792  2.624002  2.715739  2.710128  2.669208  2.682033  2.586692  2.649241 
dram[8]:  2.613360  2.596238  2.745763  2.854395  2.750726  2.726843  2.653729  2.636863  2.555068  2.613624  2.690856  2.683686  2.612440  2.692556  2.663366  2.694533 
dram[9]:  2.660953  2.630008  2.804806  2.748254  2.733922  2.814375  2.653411  2.602752  2.602474  2.582915  2.677401  2.684919  2.683835  2.636416  2.615940  2.657754 
dram[10]:  2.631216  2.605016  2.731135  2.763485  2.769705  2.774976  2.666363  2.679803  2.605434  2.677570  2.615885  2.689221  2.672770  2.562188  2.588057  2.654799 
dram[11]:  2.631134  2.579815  2.809029  2.742903  2.763294  2.714737  2.717248  2.598629  2.564611  2.570755  2.661286  2.632701  2.656642  2.665974  2.630795  2.613839 
average row locality = 1728475/647961 = 2.667560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8425      8714      7867      7925      7742      8100      7916      8083      8485      8482      8403      8376      8251      8380      8603      8550 
dram[1]:      8611      8550      7962      7954      7876      7956      8064      8046      8612      8556      8423      8366      8358      8332      8610      8588 
dram[2]:      8553      8520      7998      7911      7905      7863      8038      7956      8649      8439      8505      8286      8469      8464      8559      8524 
dram[3]:      8642      8457      7949      8011      7887      7711      8130      8197      8490      8480      8440      8384      8450      8455      8556      8533 
dram[4]:      8644      8588      8043      7933      7902      7840      8146      7938      8455      8324      8487      8333      8492      8469      8511      8404 
dram[5]:      8373      8543      7908      8020      7762      7935      8005      7984      8314      8462      8311      8354      8355      8472      8519      8681 
dram[6]:      8597      8513      7947      7928      7999      7809      8076      7924      8516      8355      8362      8390      8381      8301      8578      8631 
dram[7]:      8545      8493      7727      7925      7900      7837      7937      8014      8381      8463      8324      8371      8393      8376      8624      8685 
dram[8]:      8479      8763      7890      7918      7842      7988      8046      7949      8567      8502      8363      8408      8550      8456      8657      8579 
dram[9]:      8411      8487      7833      7952      7982      7848      7954      8003      8507      8492      8546      8419      8307      8438      8680      8688 
dram[10]:      8405      8390      7919      7963      7879      7907      8076      7993      8469      8431      8506      8428      8328      8513      8653      8572 
dram[11]:      8572      8473      7942      7889      7827      7908      7945      8042      8428      8516      8325      8292      8387      8283      8611      8621 
total dram reads = 1589383
bank skew: 8763/7711 = 1.14
chip skew: 132957/131995 = 1.01
number of total write accesses:
dram[0]:      2407      2429      2219      2254      2197      2277      2221      2301      2461      2414      2353      2412      2250      2273      2414      2350 
dram[1]:      2400      2386      2236      2257      2229      2241      2216      2229      2500      2400      2437      2350      2335      2264      2374      2354 
dram[2]:      2406      2416      2286      2276      2259      2201      2218      2270      2452      2403      2425      2393      2288      2287      2363      2361 
dram[3]:      2402      2369      2252      2239      2246      2227      2226      2243      2439      2440      2435      2430      2312      2309      2356      2348 
dram[4]:      2438      2393      2288      2220      2242      2221      2287      2272      2358      2378      2423      2417      2306      2362      2385      2358 
dram[5]:      2372      2343      2218      2306      2239      2229      2268      2275      2437      2386      2420      2453      2257      2306      2357      2371 
dram[6]:      2397      2433      2271      2268      2197      2227      2279      2227      2437      2433      2378      2432      2299      2284      2427      2390 
dram[7]:      2430      2377      2185      2294      2192      2245      2283      2232      2400      2419      2419      2467      2289      2258      2391      2375 
dram[8]:      2363      2436      2231      2259      2201      2173      2266      2238      2441      2405      2430      2412      2314      2334      2431      2353 
dram[9]:      2398      2436      2223      2271      2232      2214      2348      2210      2431      2426      2453      2409      2271      2284      2367      2385 
dram[10]:      2380      2388      2245      2223      2167      2190      2241      2242      2414      2382      2455      2440      2277      2299      2426      2401 
dram[11]:      2394      2408      2281      2270      2237      2163      2263      2202      2447      2427      2392      2338      2304      2300      2381      2402 
total dram writes = 447261
bank skew: 2500/2163 = 1.16
chip skew: 37379/37170 = 1.01
average mf latency per bank:
dram[0]:        884       815      1041      1039       931       890       866       826       756       773       767       767       774       745       729       759
dram[1]:        860       870      1011      1027       927       899       841       841       738       766       729       734       716       757       715       719
dram[2]:        851       861       986       998       904       943       845       834       736       776       737       755       733       733       713       737
dram[3]:        864       900       999      1005       953       985       820       824       776       768       733       766       736       736       731       749
dram[4]:        871       907      1017      1019       967       942       838       837       820       798       758       738       741       733       748       749
dram[5]:        891       901      1018       975       924       938       801       845       770       772       721       735       732       719       701       704
dram[6]:        878       844       994       972       935       945       831       861       744       761       766       762       751       751      1240       695
dram[7]:        844       870      1060      1050       943       936       851       864       754       768       761       754       746       751       702       732
dram[8]:        884       861      1062      1065       979       916       832       855       757       785       773       755       733       730       730       745
dram[9]:        892       866      1005       962       897       928       830       840       743       780       720       747       735       756       729       713
dram[10]:        874       893       972       968       947       919       828       814       774       769       729       733       749       719       717       716
dram[11]:        848       851       986       994       953       950       831       846       743       742       729       760       725       739       701       704
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1814689 n_act=53791 n_pre=53775 n_ref_event=0 n_req=143858 n_rd=132302 n_rd_L2_A=0 n_write=0 n_wr_bk=37232 bw_util=0.3252
n_activity=1672681 dram_eff=0.4054
bk0: 8425a 1731715i bk1: 8714a 1711135i bk2: 7867a 1753984i bk3: 7925a 1743430i bk4: 7742a 1757137i bk5: 8100a 1739458i bk6: 7916a 1751982i bk7: 8083a 1730323i bk8: 8485a 1710164i bk9: 8482a 1716116i bk10: 8403a 1723534i bk11: 8376a 1717756i bk12: 8251a 1726863i bk13: 8380a 1731824i bk14: 8603a 1728275i bk15: 8550a 1724782i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626083
Row_Buffer_Locality_read = 0.656815
Row_Buffer_Locality_write = 0.274230
Bank_Level_Parallism = 3.829150
Bank_Level_Parallism_Col = 2.824240
Bank_Level_Parallism_Ready = 1.596122
write_to_read_ratio_blp_rw_average = 0.228259
GrpLevelPara = 2.030231 

BW Util details:
bwutil = 0.325173 
total_CMD = 2085463 
util_bw = 678136 
Wasted_Col = 652192 
Wasted_Row = 202267 
Idle = 552868 

BW Util Bottlenecks: 
RCDc_limit = 696806 
RCDWRc_limit = 53041 
WTRc_limit = 260097 
RTWc_limit = 243104 
CCDLc_limit = 130266 
rwq = 0 
CCDLc_limit_alone = 99206 
WTRc_limit_alone = 244972 
RTWc_limit_alone = 227169 

Commands details: 
total_CMD = 2085463 
n_nop = 1814689 
Read = 132302 
Write = 0 
L2_Alloc = 0 
L2_WB = 37232 
n_act = 53791 
n_pre = 53775 
n_ref = 0 
n_req = 143858 
total_req = 169534 

Dual Bus Interface Util: 
issued_total_row = 107566 
issued_total_col = 169534 
Row_Bus_Util =  0.051579 
CoL_Bus_Util = 0.081293 
Either_Row_CoL_Bus_Util = 0.129839 
Issued_on_Two_Bus_Simul_Util = 0.003033 
issued_two_Eff = 0.023363 
queue_avg = 6.430462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.43046
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1813660 n_act=54143 n_pre=54127 n_ref_event=0 n_req=144427 n_rd=132864 n_rd_L2_A=0 n_write=0 n_wr_bk=37208 bw_util=0.3262
n_activity=1675589 dram_eff=0.406
bk0: 8611a 1724881i bk1: 8550a 1718587i bk2: 7962a 1761210i bk3: 7954a 1754963i bk4: 7876a 1755452i bk5: 7956a 1751080i bk6: 8064a 1731116i bk7: 8046a 1738881i bk8: 8612a 1706099i bk9: 8556a 1707824i bk10: 8423a 1717723i bk11: 8366a 1715591i bk12: 8358a 1720692i bk13: 8332a 1730029i bk14: 8610a 1717615i bk15: 8588a 1721809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625119
Row_Buffer_Locality_read = 0.656047
Row_Buffer_Locality_write = 0.269740
Bank_Level_Parallism = 3.834425
Bank_Level_Parallism_Col = 2.811262
Bank_Level_Parallism_Ready = 1.589734
write_to_read_ratio_blp_rw_average = 0.228600
GrpLevelPara = 2.036292 

BW Util details:
bwutil = 0.326205 
total_CMD = 2085463 
util_bw = 680288 
Wasted_Col = 652695 
Wasted_Row = 204573 
Idle = 547907 

BW Util Bottlenecks: 
RCDc_limit = 700267 
RCDWRc_limit = 52788 
WTRc_limit = 259374 
RTWc_limit = 245794 
CCDLc_limit = 128634 
rwq = 0 
CCDLc_limit_alone = 97794 
WTRc_limit_alone = 244201 
RTWc_limit_alone = 230127 

Commands details: 
total_CMD = 2085463 
n_nop = 1813660 
Read = 132864 
Write = 0 
L2_Alloc = 0 
L2_WB = 37208 
n_act = 54143 
n_pre = 54127 
n_ref = 0 
n_req = 144427 
total_req = 170072 

Dual Bus Interface Util: 
issued_total_row = 108270 
issued_total_col = 170072 
Row_Bus_Util =  0.051917 
CoL_Bus_Util = 0.081551 
Either_Row_CoL_Bus_Util = 0.130332 
Issued_on_Two_Bus_Simul_Util = 0.003136 
issued_two_Eff = 0.024058 
queue_avg = 6.329879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32988
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1812870 n_act=54575 n_pre=54559 n_ref_event=0 n_req=144230 n_rd=132639 n_rd_L2_A=0 n_write=0 n_wr_bk=37304 bw_util=0.326
n_activity=1676247 dram_eff=0.4055
bk0: 8553a 1723190i bk1: 8520a 1722762i bk2: 7998a 1748769i bk3: 7911a 1751017i bk4: 7905a 1743854i bk5: 7863a 1747684i bk6: 8038a 1733169i bk7: 7956a 1738306i bk8: 8649a 1713114i bk9: 8439a 1716355i bk10: 8505a 1718976i bk11: 8286a 1719659i bk12: 8469a 1728870i bk13: 8464a 1722755i bk14: 8559a 1728477i bk15: 8524a 1727110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.621611
Row_Buffer_Locality_read = 0.652734
Row_Buffer_Locality_write = 0.265465
Bank_Level_Parallism = 3.821812
Bank_Level_Parallism_Col = 2.781704
Bank_Level_Parallism_Ready = 1.580894
write_to_read_ratio_blp_rw_average = 0.224596
GrpLevelPara = 2.023358 

BW Util details:
bwutil = 0.325957 
total_CMD = 2085463 
util_bw = 679772 
Wasted_Col = 658207 
Wasted_Row = 201293 
Idle = 546191 

BW Util Bottlenecks: 
RCDc_limit = 707840 
RCDWRc_limit = 54162 
WTRc_limit = 262776 
RTWc_limit = 240045 
CCDLc_limit = 127482 
rwq = 0 
CCDLc_limit_alone = 97728 
WTRc_limit_alone = 247982 
RTWc_limit_alone = 225085 

Commands details: 
total_CMD = 2085463 
n_nop = 1812870 
Read = 132639 
Write = 0 
L2_Alloc = 0 
L2_WB = 37304 
n_act = 54575 
n_pre = 54559 
n_ref = 0 
n_req = 144230 
total_req = 169943 

Dual Bus Interface Util: 
issued_total_row = 109134 
issued_total_col = 169943 
Row_Bus_Util =  0.052331 
CoL_Bus_Util = 0.081489 
Either_Row_CoL_Bus_Util = 0.130711 
Issued_on_Two_Bus_Simul_Util = 0.003109 
issued_two_Eff = 0.023786 
queue_avg = 6.243745 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.24375
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1813867 n_act=53987 n_pre=53971 n_ref_event=0 n_req=144353 n_rd=132772 n_rd_L2_A=0 n_write=0 n_wr_bk=37273 bw_util=0.3262
n_activity=1673960 dram_eff=0.4063
bk0: 8642a 1717130i bk1: 8457a 1728090i bk2: 7949a 1750749i bk3: 8011a 1752369i bk4: 7887a 1752247i bk5: 7711a 1750077i bk6: 8130a 1740466i bk7: 8197a 1731677i bk8: 8490a 1703537i bk9: 8480a 1716479i bk10: 8440a 1723588i bk11: 8384a 1722988i bk12: 8450a 1725572i bk13: 8455a 1723483i bk14: 8556a 1722760i bk15: 8533a 1724922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626007
Row_Buffer_Locality_read = 0.656434
Row_Buffer_Locality_write = 0.277178
Bank_Level_Parallism = 3.832223
Bank_Level_Parallism_Col = 2.823532
Bank_Level_Parallism_Ready = 1.602065
write_to_read_ratio_blp_rw_average = 0.226406
GrpLevelPara = 2.030807 

BW Util details:
bwutil = 0.326153 
total_CMD = 2085463 
util_bw = 680180 
Wasted_Col = 653370 
Wasted_Row = 201035 
Idle = 550878 

BW Util Bottlenecks: 
RCDc_limit = 702324 
RCDWRc_limit = 52038 
WTRc_limit = 260578 
RTWc_limit = 237897 
CCDLc_limit = 128364 
rwq = 0 
CCDLc_limit_alone = 97405 
WTRc_limit_alone = 244804 
RTWc_limit_alone = 222712 

Commands details: 
total_CMD = 2085463 
n_nop = 1813867 
Read = 132772 
Write = 0 
L2_Alloc = 0 
L2_WB = 37273 
n_act = 53987 
n_pre = 53971 
n_ref = 0 
n_req = 144353 
total_req = 170045 

Dual Bus Interface Util: 
issued_total_row = 107958 
issued_total_col = 170045 
Row_Bus_Util =  0.051767 
CoL_Bus_Util = 0.081538 
Either_Row_CoL_Bus_Util = 0.130233 
Issued_on_Two_Bus_Simul_Util = 0.003072 
issued_two_Eff = 0.023590 
queue_avg = 6.440810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.44081
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1814487 n_act=53826 n_pre=53810 n_ref_event=0 n_req=144135 n_rd=132509 n_rd_L2_A=0 n_write=0 n_wr_bk=37348 bw_util=0.3258
n_activity=1676469 dram_eff=0.4053
bk0: 8644a 1713013i bk1: 8588a 1706925i bk2: 8043a 1736694i bk3: 7933a 1750127i bk4: 7902a 1749314i bk5: 7840a 1740988i bk6: 8146a 1725267i bk7: 7938a 1734323i bk8: 8455a 1714267i bk9: 8324a 1706743i bk10: 8487a 1709915i bk11: 8333a 1716542i bk12: 8492a 1720041i bk13: 8469a 1712521i bk14: 8511a 1724948i bk15: 8404a 1722559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626558
Row_Buffer_Locality_read = 0.657533
Row_Buffer_Locality_write = 0.273525
Bank_Level_Parallism = 3.900605
Bank_Level_Parallism_Col = 2.866172
Bank_Level_Parallism_Ready = 1.614686
write_to_read_ratio_blp_rw_average = 0.230289
GrpLevelPara = 2.049837 

BW Util details:
bwutil = 0.325792 
total_CMD = 2085463 
util_bw = 679428 
Wasted_Col = 648939 
Wasted_Row = 206804 
Idle = 550292 

BW Util Bottlenecks: 
RCDc_limit = 696334 
RCDWRc_limit = 52690 
WTRc_limit = 253220 
RTWc_limit = 254521 
CCDLc_limit = 127887 
rwq = 0 
CCDLc_limit_alone = 96637 
WTRc_limit_alone = 238450 
RTWc_limit_alone = 238041 

Commands details: 
total_CMD = 2085463 
n_nop = 1814487 
Read = 132509 
Write = 0 
L2_Alloc = 0 
L2_WB = 37348 
n_act = 53826 
n_pre = 53810 
n_ref = 0 
n_req = 144135 
total_req = 169857 

Dual Bus Interface Util: 
issued_total_row = 107636 
issued_total_col = 169857 
Row_Bus_Util =  0.051613 
CoL_Bus_Util = 0.081448 
Either_Row_CoL_Bus_Util = 0.129936 
Issued_on_Two_Bus_Simul_Util = 0.003125 
issued_two_Eff = 0.024050 
queue_avg = 6.775684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.77568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1815021 n_act=53686 n_pre=53670 n_ref_event=0 n_req=143565 n_rd=131998 n_rd_L2_A=0 n_write=0 n_wr_bk=37237 bw_util=0.3246
n_activity=1673050 dram_eff=0.4046
bk0: 8373a 1734603i bk1: 8543a 1729618i bk2: 7908a 1764252i bk3: 8020a 1750917i bk4: 7762a 1759790i bk5: 7935a 1746670i bk6: 8005a 1742928i bk7: 7984a 1738449i bk8: 8314a 1724895i bk9: 8462a 1714565i bk10: 8311a 1722000i bk11: 8354a 1729168i bk12: 8355a 1734451i bk13: 8472a 1724161i bk14: 8519a 1743341i bk15: 8681a 1729284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626051
Row_Buffer_Locality_read = 0.657161
Row_Buffer_Locality_write = 0.271030
Bank_Level_Parallism = 3.773083
Bank_Level_Parallism_Col = 2.779024
Bank_Level_Parallism_Ready = 1.579143
write_to_read_ratio_blp_rw_average = 0.225886
GrpLevelPara = 2.025947 

BW Util details:
bwutil = 0.324599 
total_CMD = 2085463 
util_bw = 676940 
Wasted_Col = 652717 
Wasted_Row = 202233 
Idle = 553573 

BW Util Bottlenecks: 
RCDc_limit = 697246 
RCDWRc_limit = 54670 
WTRc_limit = 259984 
RTWc_limit = 238465 
CCDLc_limit = 128210 
rwq = 0 
CCDLc_limit_alone = 97864 
WTRc_limit_alone = 245335 
RTWc_limit_alone = 222768 

Commands details: 
total_CMD = 2085463 
n_nop = 1815021 
Read = 131998 
Write = 0 
L2_Alloc = 0 
L2_WB = 37237 
n_act = 53686 
n_pre = 53670 
n_ref = 0 
n_req = 143565 
total_req = 169235 

Dual Bus Interface Util: 
issued_total_row = 107356 
issued_total_col = 169235 
Row_Bus_Util =  0.051478 
CoL_Bus_Util = 0.081150 
Either_Row_CoL_Bus_Util = 0.129680 
Issued_on_Two_Bus_Simul_Util = 0.002949 
issued_two_Eff = 0.022737 
queue_avg = 6.072134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.07213
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1814014 n_act=54178 n_pre=54162 n_ref_event=0 n_req=143948 n_rd=132307 n_rd_L2_A=0 n_write=0 n_wr_bk=37379 bw_util=0.3255
n_activity=1674114 dram_eff=0.4054
bk0: 8597a 1709028i bk1: 8513a 1720356i bk2: 7947a 1741462i bk3: 7928a 1746760i bk4: 7999a 1745548i bk5: 7809a 1745771i bk6: 8076a 1726349i bk7: 7924a 1739336i bk8: 8516a 1708713i bk9: 8355a 1718583i bk10: 8362a 1723375i bk11: 8390a 1721739i bk12: 8381a 1718072i bk13: 8301a 1724403i bk14: 8578a 1714063i bk15: 8631a 1713689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.623628
Row_Buffer_Locality_read = 0.653805
Row_Buffer_Locality_write = 0.280646
Bank_Level_Parallism = 3.886135
Bank_Level_Parallism_Col = 2.852819
Bank_Level_Parallism_Ready = 1.596058
write_to_read_ratio_blp_rw_average = 0.230493
GrpLevelPara = 2.040532 

BW Util details:
bwutil = 0.325464 
total_CMD = 2085463 
util_bw = 678744 
Wasted_Col = 651089 
Wasted_Row = 202068 
Idle = 553562 

BW Util Bottlenecks: 
RCDc_limit = 700087 
RCDWRc_limit = 53753 
WTRc_limit = 262853 
RTWc_limit = 249315 
CCDLc_limit = 129647 
rwq = 0 
CCDLc_limit_alone = 98285 
WTRc_limit_alone = 247504 
RTWc_limit_alone = 233302 

Commands details: 
total_CMD = 2085463 
n_nop = 1814014 
Read = 132307 
Write = 0 
L2_Alloc = 0 
L2_WB = 37379 
n_act = 54178 
n_pre = 54162 
n_ref = 0 
n_req = 143948 
total_req = 169686 

Dual Bus Interface Util: 
issued_total_row = 108340 
issued_total_col = 169686 
Row_Bus_Util =  0.051950 
CoL_Bus_Util = 0.081366 
Either_Row_CoL_Bus_Util = 0.130162 
Issued_on_Two_Bus_Simul_Util = 0.003154 
issued_two_Eff = 0.024229 
queue_avg = 6.573359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.57336
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1815405 n_act=53545 n_pre=53529 n_ref_event=0 n_req=143580 n_rd=131995 n_rd_L2_A=0 n_write=0 n_wr_bk=37256 bw_util=0.3246
n_activity=1672677 dram_eff=0.4047
bk0: 8545a 1722636i bk1: 8493a 1719935i bk2: 7727a 1772567i bk3: 7925a 1749040i bk4: 7900a 1744088i bk5: 7837a 1745466i bk6: 7937a 1741270i bk7: 8014a 1737942i bk8: 8381a 1725427i bk9: 8463a 1716934i bk10: 8324a 1729053i bk11: 8371a 1722087i bk12: 8393a 1726997i bk13: 8376a 1733472i bk14: 8624a 1720782i bk15: 8685a 1722327i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627072
Row_Buffer_Locality_read = 0.657775
Row_Buffer_Locality_write = 0.277255
Bank_Level_Parallism = 3.813975
Bank_Level_Parallism_Col = 2.830657
Bank_Level_Parallism_Ready = 1.589615
write_to_read_ratio_blp_rw_average = 0.229371
GrpLevelPara = 2.036019 

BW Util details:
bwutil = 0.324630 
total_CMD = 2085463 
util_bw = 677004 
Wasted_Col = 648724 
Wasted_Row = 205517 
Idle = 554218 

BW Util Bottlenecks: 
RCDc_limit = 693618 
RCDWRc_limit = 53232 
WTRc_limit = 260872 
RTWc_limit = 243845 
CCDLc_limit = 129606 
rwq = 0 
CCDLc_limit_alone = 98033 
WTRc_limit_alone = 245320 
RTWc_limit_alone = 227824 

Commands details: 
total_CMD = 2085463 
n_nop = 1815405 
Read = 131995 
Write = 0 
L2_Alloc = 0 
L2_WB = 37256 
n_act = 53545 
n_pre = 53529 
n_ref = 0 
n_req = 143580 
total_req = 169251 

Dual Bus Interface Util: 
issued_total_row = 107074 
issued_total_col = 169251 
Row_Bus_Util =  0.051343 
CoL_Bus_Util = 0.081158 
Either_Row_CoL_Bus_Util = 0.129495 
Issued_on_Two_Bus_Simul_Util = 0.003005 
issued_two_Eff = 0.023206 
queue_avg = 6.342332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.34233
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1813594 n_act=54136 n_pre=54120 n_ref_event=0 n_req=144566 n_rd=132957 n_rd_L2_A=0 n_write=0 n_wr_bk=37287 bw_util=0.3265
n_activity=1675484 dram_eff=0.4064
bk0: 8479a 1724081i bk1: 8763a 1706167i bk2: 7890a 1749792i bk3: 7918a 1756797i bk4: 7842a 1746553i bk5: 7988a 1742350i bk6: 8046a 1742603i bk7: 7949a 1735493i bk8: 8567a 1706042i bk9: 8502a 1707901i bk10: 8363a 1720405i bk11: 8408a 1718350i bk12: 8550a 1716852i bk13: 8456a 1724451i bk14: 8657a 1719532i bk15: 8579a 1722118i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625527
Row_Buffer_Locality_read = 0.656498
Row_Buffer_Locality_write = 0.270824
Bank_Level_Parallism = 3.864148
Bank_Level_Parallism_Col = 2.823598
Bank_Level_Parallism_Ready = 1.605153
write_to_read_ratio_blp_rw_average = 0.226311
GrpLevelPara = 2.036196 

BW Util details:
bwutil = 0.326535 
total_CMD = 2085463 
util_bw = 680976 
Wasted_Col = 650407 
Wasted_Row = 203725 
Idle = 550355 

BW Util Bottlenecks: 
RCDc_limit = 697967 
RCDWRc_limit = 53876 
WTRc_limit = 259529 
RTWc_limit = 241295 
CCDLc_limit = 128828 
rwq = 0 
CCDLc_limit_alone = 98097 
WTRc_limit_alone = 244552 
RTWc_limit_alone = 225541 

Commands details: 
total_CMD = 2085463 
n_nop = 1813594 
Read = 132957 
Write = 0 
L2_Alloc = 0 
L2_WB = 37287 
n_act = 54136 
n_pre = 54120 
n_ref = 0 
n_req = 144566 
total_req = 170244 

Dual Bus Interface Util: 
issued_total_row = 108256 
issued_total_col = 170244 
Row_Bus_Util =  0.051910 
CoL_Bus_Util = 0.081634 
Either_Row_CoL_Bus_Util = 0.130364 
Issued_on_Two_Bus_Simul_Util = 0.003180 
issued_two_Eff = 0.024390 
queue_avg = 6.586808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.58681
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1813893 n_act=53982 n_pre=53966 n_ref_event=0 n_req=144194 n_rd=132547 n_rd_L2_A=0 n_write=0 n_wr_bk=37358 bw_util=0.3259
n_activity=1670879 dram_eff=0.4067
bk0: 8411a 1729579i bk1: 8487a 1721743i bk2: 7833a 1761825i bk3: 7952a 1747354i bk4: 7982a 1751935i bk5: 7848a 1752373i bk6: 7954a 1740552i bk7: 8003a 1736057i bk8: 8507a 1720463i bk9: 8492a 1711657i bk10: 8546a 1721354i bk11: 8419a 1724258i bk12: 8307a 1733447i bk13: 8438a 1723503i bk14: 8680a 1714384i bk15: 8688a 1717158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625629
Row_Buffer_Locality_read = 0.656477
Row_Buffer_Locality_write = 0.274577
Bank_Level_Parallism = 3.826442
Bank_Level_Parallism_Col = 2.801751
Bank_Level_Parallism_Ready = 1.575253
write_to_read_ratio_blp_rw_average = 0.228228
GrpLevelPara = 2.028692 

BW Util details:
bwutil = 0.325884 
total_CMD = 2085463 
util_bw = 679620 
Wasted_Col = 650997 
Wasted_Row = 201304 
Idle = 553542 

BW Util Bottlenecks: 
RCDc_limit = 697372 
RCDWRc_limit = 53893 
WTRc_limit = 258604 
RTWc_limit = 236937 
CCDLc_limit = 127179 
rwq = 0 
CCDLc_limit_alone = 98110 
WTRc_limit_alone = 244431 
RTWc_limit_alone = 222041 

Commands details: 
total_CMD = 2085463 
n_nop = 1813893 
Read = 132547 
Write = 0 
L2_Alloc = 0 
L2_WB = 37358 
n_act = 53982 
n_pre = 53966 
n_ref = 0 
n_req = 144194 
total_req = 169905 

Dual Bus Interface Util: 
issued_total_row = 107948 
issued_total_col = 169905 
Row_Bus_Util =  0.051762 
CoL_Bus_Util = 0.081471 
Either_Row_CoL_Bus_Util = 0.130220 
Issued_on_Two_Bus_Simul_Util = 0.003013 
issued_two_Eff = 0.023136 
queue_avg = 6.257357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.25736
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1814389 n_act=54032 n_pre=54016 n_ref_event=0 n_req=143982 n_rd=132432 n_rd_L2_A=0 n_write=0 n_wr_bk=37170 bw_util=0.3253
n_activity=1673287 dram_eff=0.4054
bk0: 8405a 1720254i bk1: 8390a 1718865i bk2: 7919a 1747451i bk3: 7963a 1746576i bk4: 7879a 1756393i bk5: 7907a 1742746i bk6: 8076a 1737358i bk7: 7993a 1740730i bk8: 8469a 1716875i bk9: 8431a 1717847i bk10: 8506a 1717237i bk11: 8428a 1721974i bk12: 8328a 1725194i bk13: 8513a 1714612i bk14: 8653a 1701441i bk15: 8572a 1720808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.624731
Row_Buffer_Locality_read = 0.655280
Row_Buffer_Locality_write = 0.274459
Bank_Level_Parallism = 3.872103
Bank_Level_Parallism_Col = 2.817845
Bank_Level_Parallism_Ready = 1.581185
write_to_read_ratio_blp_rw_average = 0.229467
GrpLevelPara = 2.038385 

BW Util details:
bwutil = 0.325303 
total_CMD = 2085463 
util_bw = 678408 
Wasted_Col = 649338 
Wasted_Row = 202355 
Idle = 555362 

BW Util Bottlenecks: 
RCDc_limit = 696940 
RCDWRc_limit = 53932 
WTRc_limit = 263410 
RTWc_limit = 241488 
CCDLc_limit = 128011 
rwq = 0 
CCDLc_limit_alone = 98292 
WTRc_limit_alone = 248492 
RTWc_limit_alone = 226687 

Commands details: 
total_CMD = 2085463 
n_nop = 1814389 
Read = 132432 
Write = 0 
L2_Alloc = 0 
L2_WB = 37170 
n_act = 54032 
n_pre = 54016 
n_ref = 0 
n_req = 143982 
total_req = 169602 

Dual Bus Interface Util: 
issued_total_row = 108048 
issued_total_col = 169602 
Row_Bus_Util =  0.051810 
CoL_Bus_Util = 0.081326 
Either_Row_CoL_Bus_Util = 0.129983 
Issued_on_Two_Bus_Simul_Util = 0.003153 
issued_two_Eff = 0.024259 
queue_avg = 6.324039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.32404
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2085463 n_nop=1814514 n_act=54080 n_pre=54064 n_ref_event=0 n_req=143637 n_rd=132061 n_rd_L2_A=0 n_write=0 n_wr_bk=37209 bw_util=0.3247
n_activity=1676407 dram_eff=0.4039
bk0: 8572a 1727208i bk1: 8473a 1717124i bk2: 7942a 1752524i bk3: 7889a 1753932i bk4: 7827a 1757701i bk5: 7908a 1746907i bk6: 7945a 1746379i bk7: 8042a 1733003i bk8: 8428a 1716973i bk9: 8516a 1708314i bk10: 8325a 1725590i bk11: 8292a 1722888i bk12: 8387a 1725569i bk13: 8283a 1733522i bk14: 8611a 1727880i bk15: 8621a 1719114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.623495
Row_Buffer_Locality_read = 0.654826
Row_Buffer_Locality_write = 0.266068
Bank_Level_Parallism = 3.805732
Bank_Level_Parallism_Col = 2.785061
Bank_Level_Parallism_Ready = 1.578626
write_to_read_ratio_blp_rw_average = 0.226417
GrpLevelPara = 2.020989 

BW Util details:
bwutil = 0.324667 
total_CMD = 2085463 
util_bw = 677080 
Wasted_Col = 656265 
Wasted_Row = 204735 
Idle = 547383 

BW Util Bottlenecks: 
RCDc_limit = 701564 
RCDWRc_limit = 53718 
WTRc_limit = 263012 
RTWc_limit = 240412 
CCDLc_limit = 128412 
rwq = 0 
CCDLc_limit_alone = 98179 
WTRc_limit_alone = 248113 
RTWc_limit_alone = 225078 

Commands details: 
total_CMD = 2085463 
n_nop = 1814514 
Read = 132061 
Write = 0 
L2_Alloc = 0 
L2_WB = 37209 
n_act = 54080 
n_pre = 54064 
n_ref = 0 
n_req = 143637 
total_req = 169270 

Dual Bus Interface Util: 
issued_total_row = 108144 
issued_total_col = 169270 
Row_Bus_Util =  0.051856 
CoL_Bus_Util = 0.081167 
Either_Row_CoL_Bus_Util = 0.129923 
Issued_on_Two_Bus_Simul_Util = 0.003100 
issued_two_Eff = 0.023861 
queue_avg = 6.226519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.22652

========= L2 cache stats =========
L2_cache_bank[0]: Access = 216825, Miss = 81515, Miss_rate = 0.376, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 212269, Miss = 82588, Miss_rate = 0.389, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 213594, Miss = 82569, Miss_rate = 0.387, Pending_hits = 201, Reservation_fails = 46
L2_cache_bank[3]: Access = 213164, Miss = 82240, Miss_rate = 0.386, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 213466, Miss = 82637, Miss_rate = 0.387, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 214072, Miss = 81869, Miss_rate = 0.382, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 214104, Miss = 82486, Miss_rate = 0.385, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 215284, Miss = 82233, Miss_rate = 0.382, Pending_hits = 187, Reservation_fails = 8
L2_cache_bank[8]: Access = 217034, Miss = 82715, Miss_rate = 0.381, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 214297, Miss = 81813, Miss_rate = 0.382, Pending_hits = 197, Reservation_fails = 649
L2_cache_bank[10]: Access = 212400, Miss = 81498, Miss_rate = 0.384, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 213659, Miss = 82450, Miss_rate = 0.386, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 236864, Miss = 82427, Miss_rate = 0.348, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 213377, Miss = 81880, Miss_rate = 0.384, Pending_hits = 187, Reservation_fails = 191
L2_cache_bank[14]: Access = 213093, Miss = 81817, Miss_rate = 0.384, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 215860, Miss = 82167, Miss_rate = 0.381, Pending_hits = 192, Reservation_fails = 923
L2_cache_bank[16]: Access = 218566, Miss = 82459, Miss_rate = 0.377, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 213841, Miss = 82435, Miss_rate = 0.385, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 212689, Miss = 82304, Miss_rate = 0.387, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 212881, Miss = 82292, Miss_rate = 0.387, Pending_hits = 169, Reservation_fails = 85
L2_cache_bank[20]: Access = 214764, Miss = 82212, Miss_rate = 0.383, Pending_hits = 590, Reservation_fails = 458
L2_cache_bank[21]: Access = 212270, Miss = 82080, Miss_rate = 0.387, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 212853, Miss = 82125, Miss_rate = 0.386, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 213293, Miss = 81856, Miss_rate = 0.384, Pending_hits = 157, Reservation_fails = 614
L2_total_cache_accesses = 5160519
L2_total_cache_misses = 1972667
L2_total_cache_miss_rate = 0.3823
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 11376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2800187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 481505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1107878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 380798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 265682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4396437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 764082
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1948
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.167
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=5160519
icnt_total_pkts_simt_to_mem=5160519
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5160519
Req_Network_cycles = 813227
Req_Network_injected_packets_per_cycle =       6.3457 
Req_Network_conflicts_per_cycle =       2.3099
Req_Network_conflicts_per_cycle_util =       2.7392
Req_Bank_Level_Parallism =       7.5250
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.8667
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4095

Reply_Network_injected_packets_num = 5160519
Reply_Network_cycles = 813227
Reply_Network_injected_packets_per_cycle =        6.3457
Reply_Network_conflicts_per_cycle =        3.3697
Reply_Network_conflicts_per_cycle_util =       3.9786
Reply_Bank_Level_Parallism =       7.4923
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0525
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2115
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 24 sec (1464 sec)
gpgpu_simulation_rate = 98334 (inst/sec)
gpgpu_simulation_rate = 555 (cycle/sec)
gpgpu_silicon_slowdown = 2459459x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f03f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0400..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0408..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0410..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0418..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0420..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0428..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03a8..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e02300 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis1PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis1PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z4mis1PiS_S_S_S_S_S_ii'
Destroy streams for kernel 17: size 0
kernel_name = _Z4mis1PiS_S_S_S_S_S_ii 
kernel_launch_uid = 17 
gpu_sim_cycle = 10642
gpu_sim_insn = 6580716
gpu_ipc =     618.3721
gpu_tot_sim_cycle = 823869
gpu_tot_sim_insn = 150542746
gpu_tot_ipc =     182.7266
gpu_tot_issued_cta = 39729
gpu_occupancy = 93.9440% 
gpu_tot_occupancy = 73.2984% 
max_total_param_size = 0
gpu_stall_dramfull = 91757
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5129
partiton_level_parallism_total  =       6.3091
partiton_level_parallism_util =       7.7900
partiton_level_parallism_util_total  =       7.5284
L2_BW  =     153.4423 GB/Sec
L2_BW_total  =     275.5831 GB/Sec
gpu_total_sim_rate=101171

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 255970, Miss = 170217, Miss_rate = 0.665, Pending_hits = 5684, Reservation_fails = 64405
	L1D_cache_core[1]: Access = 260855, Miss = 168881, Miss_rate = 0.647, Pending_hits = 5775, Reservation_fails = 52061
	L1D_cache_core[2]: Access = 254706, Miss = 158955, Miss_rate = 0.624, Pending_hits = 5507, Reservation_fails = 45214
	L1D_cache_core[3]: Access = 256544, Miss = 165905, Miss_rate = 0.647, Pending_hits = 5710, Reservation_fails = 62766
	L1D_cache_core[4]: Access = 264498, Miss = 175871, Miss_rate = 0.665, Pending_hits = 5890, Reservation_fails = 67058
	L1D_cache_core[5]: Access = 264070, Miss = 177998, Miss_rate = 0.674, Pending_hits = 6072, Reservation_fails = 62383
	L1D_cache_core[6]: Access = 259535, Miss = 164822, Miss_rate = 0.635, Pending_hits = 5767, Reservation_fails = 53064
	L1D_cache_core[7]: Access = 263544, Miss = 168041, Miss_rate = 0.638, Pending_hits = 5773, Reservation_fails = 53646
	L1D_cache_core[8]: Access = 258038, Miss = 169243, Miss_rate = 0.656, Pending_hits = 5736, Reservation_fails = 59346
	L1D_cache_core[9]: Access = 257495, Miss = 163025, Miss_rate = 0.633, Pending_hits = 5710, Reservation_fails = 48386
	L1D_cache_core[10]: Access = 257739, Miss = 163760, Miss_rate = 0.635, Pending_hits = 5723, Reservation_fails = 50204
	L1D_cache_core[11]: Access = 264493, Miss = 166982, Miss_rate = 0.631, Pending_hits = 5735, Reservation_fails = 46375
	L1D_cache_core[12]: Access = 265117, Miss = 172723, Miss_rate = 0.651, Pending_hits = 5780, Reservation_fails = 57910
	L1D_cache_core[13]: Access = 256357, Miss = 166158, Miss_rate = 0.648, Pending_hits = 5662, Reservation_fails = 44052
	L1D_cache_core[14]: Access = 266149, Miss = 169680, Miss_rate = 0.638, Pending_hits = 5844, Reservation_fails = 53655
	L1D_cache_core[15]: Access = 262594, Miss = 166565, Miss_rate = 0.634, Pending_hits = 5799, Reservation_fails = 53710
	L1D_cache_core[16]: Access = 253819, Miss = 163731, Miss_rate = 0.645, Pending_hits = 5673, Reservation_fails = 51697
	L1D_cache_core[17]: Access = 257251, Miss = 162923, Miss_rate = 0.633, Pending_hits = 5616, Reservation_fails = 42428
	L1D_cache_core[18]: Access = 267092, Miss = 164697, Miss_rate = 0.617, Pending_hits = 5676, Reservation_fails = 53163
	L1D_cache_core[19]: Access = 255809, Miss = 165997, Miss_rate = 0.649, Pending_hits = 5504, Reservation_fails = 55652
	L1D_cache_core[20]: Access = 261980, Miss = 170166, Miss_rate = 0.650, Pending_hits = 5880, Reservation_fails = 56404
	L1D_cache_core[21]: Access = 260627, Miss = 172687, Miss_rate = 0.663, Pending_hits = 5758, Reservation_fails = 64049
	L1D_cache_core[22]: Access = 262695, Miss = 170455, Miss_rate = 0.649, Pending_hits = 5727, Reservation_fails = 59656
	L1D_cache_core[23]: Access = 264081, Miss = 174331, Miss_rate = 0.660, Pending_hits = 5707, Reservation_fails = 61735
	L1D_cache_core[24]: Access = 263521, Miss = 167708, Miss_rate = 0.636, Pending_hits = 5974, Reservation_fails = 51948
	L1D_cache_core[25]: Access = 263748, Miss = 166475, Miss_rate = 0.631, Pending_hits = 5769, Reservation_fails = 38143
	L1D_cache_core[26]: Access = 260681, Miss = 169888, Miss_rate = 0.652, Pending_hits = 5719, Reservation_fails = 57250
	L1D_cache_core[27]: Access = 255351, Miss = 162369, Miss_rate = 0.636, Pending_hits = 5633, Reservation_fails = 42708
	L1D_cache_core[28]: Access = 257930, Miss = 164676, Miss_rate = 0.638, Pending_hits = 5822, Reservation_fails = 58456
	L1D_cache_core[29]: Access = 264970, Miss = 163489, Miss_rate = 0.617, Pending_hits = 5756, Reservation_fails = 41880
	L1D_total_cache_accesses = 7817259
	L1D_total_cache_misses = 5028418
	L1D_total_cache_miss_rate = 0.6432
	L1D_total_cache_pending_hits = 172381
	L1D_total_cache_reservation_fails = 1609404
	L1D_cache_data_port_util = 0.122
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2879889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1485542
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1553932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172381
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 247000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 123862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 347597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7053177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 764082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 827097
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 123862
ctas_completed 39729, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
10860, 10430, 11420, 11425, 11000, 10428, 10527, 11214, 11478, 10487, 10676, 11539, 9488, 10809, 10914, 10822, 10413, 11161, 9649, 9817, 10900, 10698, 11896, 10748, 12175, 11270, 10485, 11076, 11755, 10260, 10508, 9778, 
gpgpu_n_tot_thrd_icount = 334636576
gpgpu_n_tot_w_icount = 10457393
gpgpu_n_stall_shd_mem = 1809317
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4433821
gpgpu_n_mem_write_global = 764082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15407104
gpgpu_n_store_insn = 3028111
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33503232
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1587314
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2546705	W0_Idle:1549553	W0_Scoreboard:71307249	W1:2002421	W2:910773	W3:591750	W4:434775	W5:343734	W6:283078	W7:248249	W8:210802	W9:181035	W10:156571	W11:134273	W12:116372	W13:101184	W14:91063	W15:84973	W16:78975	W17:75027	W18:68719	W19:67837	W20:61445	W21:59626	W22:55515	W23:53914	W24:48184	W25:45172	W26:39538	W27:36940	W28:27536	W29:23401	W30:18087	W31:9584	W32:3796840
single_issue_nums: WS0:2609541	WS1:2621335	WS2:2611439	WS3:2615078	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 35470568 {8:4433821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30563280 {40:764082,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 177352840 {40:4433821,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6112656 {8:764082,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1473 
max_icnt2sh_latency = 234 
averagemflatency = 327 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 36 
avg_icnt2sh_latency = 6 
mrq_lat_table:797499 	46899 	63983 	102380 	252348 	194627 	148029 	82018 	41881 	6808 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2505100 	2376558 	272161 	38207 	5877 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4188611 	425749 	371135 	207126 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3253393 	996804 	550908 	270392 	94181 	26020 	6205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	1337 	52 	11 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        70        70        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        70        70        65        64        65        67        65        65 
dram[2]:        64        65        65        64        65        65        65        68        70        70        64        64        73        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        69        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        70        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        69        69        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        68        68        64        64        66        70        65        66 
dram[7]:        64        66        64        64        64        65        67        65        67        69        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        68        67        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        68        68        65        64        65        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        68        68        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        68        68        64        64        64        68        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.674863  2.579573  2.796098  2.800516  2.816306  2.724276  2.705533  2.641256  2.557021  2.680139  2.685456  2.665217  2.659152  2.706040  2.716275  2.638842 
dram[1]:  2.687518  2.634518  2.882528  2.877187  2.771732  2.771019  2.631312  2.653962  2.608168  2.622303  2.655747  2.625501  2.623703  2.666175  2.612660  2.623066 
dram[2]:  2.608248  2.621417  2.785986  2.800000  2.735676  2.738687  2.585718  2.609544  2.560962  2.637322  2.670679  2.615894  2.614355  2.637148  2.640545  2.659983 
dram[3]:  2.654882  2.684546  2.757768  2.788804  2.782721  2.749837  2.616361  2.641778  2.599665  2.669828  2.617364  2.729513  2.686987  2.700970  2.604033  2.721831 
dram[4]:  2.673446  2.627028  2.794360  2.844619  2.899163  2.799021  2.622936  2.657492  2.639635  2.613467  2.673187  2.667640  2.641055  2.603336  2.672905  2.679848 
dram[5]:  2.675810  2.694484  2.850791  2.787254  2.853838  2.810172  2.617850  2.660171  2.574612  2.585311  2.651568  2.686383  2.612615  2.620188  2.679294  2.687767 
dram[6]:  2.570180  2.672399  2.762116  2.801999  2.768425  2.772949  2.633085  2.638194  2.587812  2.598017  2.678070  2.706643  2.622913  2.712135  2.622827  2.609783 
dram[7]:  2.646976  2.622743  2.891052  2.834420  2.706583  2.800065  2.665029  2.650895  2.642302  2.641493  2.732276  2.727732  2.669208  2.682033  2.589015  2.651026 
dram[8]:  2.629703  2.611883  2.762468  2.873674  2.762411  2.739842  2.665050  2.646431  2.571076  2.629839  2.707461  2.701085  2.612831  2.692939  2.665441  2.696645 
dram[9]:  2.675864  2.645455  2.822639  2.765471  2.744721  2.829598  2.663914  2.613337  2.619449  2.599219  2.694740  2.701405  2.683835  2.636416  2.618268  2.660101 
dram[10]:  2.645977  2.621475  2.748970  2.781749  2.784695  2.788623  2.674058  2.685750  2.621958  2.693431  2.632665  2.706003  2.672770  2.562188  2.590647  2.657460 
dram[11]:  2.647026  2.596143  2.827922  2.760204  2.776985  2.729687  2.726759  2.603217  2.581473  2.587240  2.678697  2.650029  2.656642  2.665974  2.633427  2.615900 
average row locality = 1736559/648148 = 2.679263
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8490      8779      7925      7985      7791      8146      7971      8128      8547      8543      8463      8439      8255      8380      8614      8561 
dram[1]:      8669      8605      8023      8014      7920      8000      8120      8086      8675      8616      8484      8426      8358      8332      8621      8598 
dram[2]:      8611      8581      8063      7969      7952      7915      8074      7991      8712      8502      8567      8343      8469      8472      8571      8536 
dram[3]:      8711      8518      8006      8071      7930      7756      8168      8221      8552      8541      8503      8444      8450      8455      8567      8542 
dram[4]:      8705      8644      8101      7991      7954      7887      8194      7981      8515      8377      8551      8396      8500      8477      8521      8411 
dram[5]:      8432      8608      7967      8078      7810      7975      8051      8027      8376      8520      8374      8415      8359      8472      8531      8692 
dram[6]:      8665      8570      8008      7985      8043      7850      8126      7957      8580      8414      8421      8451      8381      8301      8597      8643 
dram[7]:      8604      8549      7786      7981      7938      7878      7973      8050      8441      8527      8382      8433      8393      8376      8635      8694 
dram[8]:      8542      8823      7945      7979      7881      8032      8086      7983      8628      8562      8422      8470      8554      8460      8667      8589 
dram[9]:      8465      8544      7890      8009      8019      7897      7991      8041      8570      8553      8609      8478      8307      8438      8691      8699 
dram[10]:      8459      8453      7978      8023      7928      7952      8104      8015      8530      8488      8568      8488      8328      8513      8665      8584 
dram[11]:      8631      8534      8003      7946      7872      7958      7978      8060      8491      8578      8387      8354      8387      8283      8623      8631 
total dram reads = 1597467
bank skew: 8823/7756 = 1.14
chip skew: 133623/132640 = 1.01
number of total write accesses:
dram[0]:      2407      2429      2219      2254      2197      2277      2221      2301      2461      2414      2353      2412      2250      2273      2414      2350 
dram[1]:      2400      2386      2236      2257      2229      2241      2216      2229      2500      2400      2437      2350      2335      2264      2374      2354 
dram[2]:      2406      2416      2286      2276      2259      2201      2218      2270      2452      2403      2425      2393      2288      2287      2363      2361 
dram[3]:      2402      2369      2252      2239      2246      2227      2226      2243      2439      2440      2435      2430      2312      2309      2356      2348 
dram[4]:      2438      2393      2288      2220      2242      2221      2287      2272      2358      2378      2423      2417      2306      2362      2385      2358 
dram[5]:      2372      2343      2218      2306      2239      2229      2268      2275      2437      2386      2420      2453      2257      2306      2357      2371 
dram[6]:      2397      2433      2271      2268      2197      2227      2279      2227      2437      2433      2378      2432      2299      2284      2427      2390 
dram[7]:      2430      2377      2185      2294      2192      2245      2283      2232      2400      2419      2419      2467      2289      2258      2391      2375 
dram[8]:      2363      2436      2231      2259      2201      2173      2266      2238      2441      2405      2430      2412      2314      2334      2431      2353 
dram[9]:      2398      2436      2223      2271      2232      2214      2348      2210      2431      2426      2453      2409      2271      2284      2367      2385 
dram[10]:      2380      2388      2245      2223      2167      2190      2241      2242      2414      2382      2455      2440      2277      2299      2426      2401 
dram[11]:      2394      2408      2281      2270      2237      2163      2263      2202      2447      2427      2392      2338      2304      2300      2381      2402 
total dram writes = 447261
bank skew: 2500/2163 = 1.16
chip skew: 37379/37170 = 1.01
average mf latency per bank:
dram[0]:        885       816      1042      1040       932       892       866       828       757       774       768       769       778       750       733       763
dram[1]:        862       872      1012      1028       928       900       842       843       740       767       731       736       721       762       719       723
dram[2]:        852       863       987       999       905       944       848       837       737       777       738       757       737       737       717       741
dram[3]:        865       902      1000      1006       954       986       822       827       777       770       734       767       740       741       735       753
dram[4]:        872       908      1018      1020       967       944       840       839       821       799       759       740       745       737       753       753
dram[5]:        892       902      1020       977       925       940       802       846       771       773       722       736       736       723       705       708
dram[6]:        879       846       995       974       937       947       832       863       745       762       767       763       755       755      1243       699
dram[7]:        845       872      1061      1052       945       937       853       866       755       769       762       755       750       756       707       737
dram[8]:        885       863      1063      1066       981       918       834       857       758       786       774       756       738       735       734       749
dram[9]:        893       867      1006       964       899       929       832       842       745       782       721       748       740       760       733       717
dram[10]:        875       894       973       969       949       920       831       818       775       770       730       734       754       724       721       721
dram[11]:        849       853       987       995       954       951       834       849       744       743       730       762       730       744       705       708
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1841228 n_act=53809 n_pre=53793 n_ref_event=0 n_req=144573 n_rd=133017 n_rd_L2_A=0 n_write=0 n_wr_bk=37232 bw_util=0.3223
n_activity=1676408 dram_eff=0.4062
bk0: 8490a 1758482i bk1: 8779a 1737834i bk2: 7925a 1780519i bk3: 7985a 1769903i bk4: 7791a 1783436i bk5: 8146a 1765828i bk6: 7971a 1778958i bk7: 8128a 1757313i bk8: 8547a 1736952i bk9: 8543a 1742883i bk10: 8463a 1750072i bk11: 8439a 1744277i bk12: 8255a 1754091i bk13: 8380a 1759111i bk14: 8614a 1755447i bk15: 8561a 1751956i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627807
Row_Buffer_Locality_read = 0.658525
Row_Buffer_Locality_write = 0.274230
Bank_Level_Parallism = 3.826611
Bank_Level_Parallism_Col = 2.823779
Bank_Level_Parallism_Ready = 1.597360
write_to_read_ratio_blp_rw_average = 0.227697
GrpLevelPara = 2.031340 

BW Util details:
bwutil = 0.322327 
total_CMD = 2112752 
util_bw = 680996 
Wasted_Col = 652566 
Wasted_Row = 202416 
Idle = 576774 

BW Util Bottlenecks: 
RCDc_limit = 697022 
RCDWRc_limit = 53041 
WTRc_limit = 260097 
RTWc_limit = 243104 
CCDLc_limit = 130475 
rwq = 0 
CCDLc_limit_alone = 99415 
WTRc_limit_alone = 244972 
RTWc_limit_alone = 227169 

Commands details: 
total_CMD = 2112752 
n_nop = 1841228 
Read = 133017 
Write = 0 
L2_Alloc = 0 
L2_WB = 37232 
n_act = 53809 
n_pre = 53793 
n_ref = 0 
n_req = 144573 
total_req = 170249 

Dual Bus Interface Util: 
issued_total_row = 107602 
issued_total_col = 170249 
Row_Bus_Util =  0.050930 
CoL_Bus_Util = 0.080582 
Either_Row_CoL_Bus_Util = 0.128517 
Issued_on_Two_Bus_Simul_Util = 0.002995 
issued_two_Eff = 0.023302 
queue_avg = 6.386967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.38697
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1840239 n_act=54157 n_pre=54141 n_ref_event=0 n_req=145110 n_rd=133547 n_rd_L2_A=0 n_write=0 n_wr_bk=37208 bw_util=0.3233
n_activity=1678946 dram_eff=0.4068
bk0: 8669a 1751697i bk1: 8605a 1745417i bk2: 8023a 1787765i bk3: 8014a 1781421i bk4: 7920a 1781857i bk5: 8000a 1777524i bk6: 8120a 1758107i bk7: 8086a 1765948i bk8: 8675a 1732825i bk9: 8616a 1734551i bk10: 8484a 1744292i bk11: 8426a 1742089i bk12: 8358a 1747981i bk13: 8332a 1757319i bk14: 8621a 1744790i bk15: 8598a 1748986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626787
Row_Buffer_Locality_read = 0.657701
Row_Buffer_Locality_write = 0.269740
Bank_Level_Parallism = 3.832417
Bank_Level_Parallism_Col = 2.811093
Bank_Level_Parallism_Ready = 1.591060
write_to_read_ratio_blp_rw_average = 0.228082
GrpLevelPara = 2.037493 

BW Util details:
bwutil = 0.323285 
total_CMD = 2112752 
util_bw = 683020 
Wasted_Col = 652944 
Wasted_Row = 204638 
Idle = 572150 

BW Util Bottlenecks: 
RCDc_limit = 700386 
RCDWRc_limit = 52788 
WTRc_limit = 259374 
RTWc_limit = 245794 
CCDLc_limit = 128811 
rwq = 0 
CCDLc_limit_alone = 97971 
WTRc_limit_alone = 244201 
RTWc_limit_alone = 230127 

Commands details: 
total_CMD = 2112752 
n_nop = 1840239 
Read = 133547 
Write = 0 
L2_Alloc = 0 
L2_WB = 37208 
n_act = 54157 
n_pre = 54141 
n_ref = 0 
n_req = 145110 
total_req = 170755 

Dual Bus Interface Util: 
issued_total_row = 108298 
issued_total_col = 170755 
Row_Bus_Util =  0.051259 
CoL_Bus_Util = 0.080821 
Either_Row_CoL_Bus_Util = 0.128985 
Issued_on_Two_Bus_Simul_Util = 0.003095 
issued_two_Eff = 0.023999 
queue_avg = 6.288302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2883
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1839436 n_act=54592 n_pre=54576 n_ref_event=0 n_req=144919 n_rd=133328 n_rd_L2_A=0 n_write=0 n_wr_bk=37304 bw_util=0.3231
n_activity=1679536 dram_eff=0.4064
bk0: 8611a 1749867i bk1: 8581a 1749371i bk2: 8063a 1775035i bk3: 7969a 1777313i bk4: 7952a 1770052i bk5: 7915a 1774089i bk6: 8074a 1760178i bk7: 7991a 1765377i bk8: 8712a 1739879i bk9: 8502a 1743074i bk10: 8567a 1745528i bk11: 8343a 1746216i bk12: 8469a 1756161i bk13: 8472a 1749898i bk14: 8571a 1755618i bk15: 8536a 1754246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.623293
Row_Buffer_Locality_read = 0.654401
Row_Buffer_Locality_write = 0.265465
Bank_Level_Parallism = 3.820425
Bank_Level_Parallism_Col = 2.782408
Bank_Level_Parallism_Ready = 1.583030
write_to_read_ratio_blp_rw_average = 0.224085
GrpLevelPara = 2.025104 

BW Util details:
bwutil = 0.323052 
total_CMD = 2112752 
util_bw = 682528 
Wasted_Col = 658402 
Wasted_Row = 201410 
Idle = 570412 

BW Util Bottlenecks: 
RCDc_limit = 707980 
RCDWRc_limit = 54162 
WTRc_limit = 262776 
RTWc_limit = 240045 
CCDLc_limit = 127574 
rwq = 0 
CCDLc_limit_alone = 97820 
WTRc_limit_alone = 247982 
RTWc_limit_alone = 225085 

Commands details: 
total_CMD = 2112752 
n_nop = 1839436 
Read = 133328 
Write = 0 
L2_Alloc = 0 
L2_WB = 37304 
n_act = 54592 
n_pre = 54576 
n_ref = 0 
n_req = 144919 
total_req = 170632 

Dual Bus Interface Util: 
issued_total_row = 109168 
issued_total_col = 170632 
Row_Bus_Util =  0.051671 
CoL_Bus_Util = 0.080763 
Either_Row_CoL_Bus_Util = 0.129365 
Issued_on_Two_Bus_Simul_Util = 0.003069 
issued_two_Eff = 0.023723 
queue_avg = 6.213211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.21321
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1840464 n_act=54002 n_pre=53986 n_ref_event=0 n_req=145016 n_rd=133435 n_rd_L2_A=0 n_write=0 n_wr_bk=37273 bw_util=0.3232
n_activity=1677271 dram_eff=0.4071
bk0: 8711a 1743750i bk1: 8518a 1754701i bk2: 8006a 1777098i bk3: 8071a 1778647i bk4: 7930a 1778638i bk5: 7756a 1776760i bk6: 8168a 1767523i bk7: 8221a 1758784i bk8: 8552a 1730321i bk9: 8541a 1743267i bk10: 8503a 1750142i bk11: 8444a 1749575i bk12: 8450a 1752856i bk13: 8455a 1750769i bk14: 8567a 1749926i bk15: 8542a 1752091i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627613
Row_Buffer_Locality_read = 0.658028
Row_Buffer_Locality_write = 0.277178
Bank_Level_Parallism = 3.830450
Bank_Level_Parallism_Col = 2.823701
Bank_Level_Parallism_Ready = 1.603595
write_to_read_ratio_blp_rw_average = 0.225907
GrpLevelPara = 2.032140 

BW Util details:
bwutil = 0.323196 
total_CMD = 2112752 
util_bw = 682832 
Wasted_Col = 653607 
Wasted_Row = 201155 
Idle = 575158 

BW Util Bottlenecks: 
RCDc_limit = 702477 
RCDWRc_limit = 52038 
WTRc_limit = 260578 
RTWc_limit = 237897 
CCDLc_limit = 128472 
rwq = 0 
CCDLc_limit_alone = 97513 
WTRc_limit_alone = 244804 
RTWc_limit_alone = 222712 

Commands details: 
total_CMD = 2112752 
n_nop = 1840464 
Read = 133435 
Write = 0 
L2_Alloc = 0 
L2_WB = 37273 
n_act = 54002 
n_pre = 53986 
n_ref = 0 
n_req = 145016 
total_req = 170708 

Dual Bus Interface Util: 
issued_total_row = 107988 
issued_total_col = 170708 
Row_Bus_Util =  0.051112 
CoL_Bus_Util = 0.080799 
Either_Row_CoL_Bus_Util = 0.128878 
Issued_on_Two_Bus_Simul_Util = 0.003033 
issued_two_Eff = 0.023534 
queue_avg = 6.404514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.40451
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1841046 n_act=53843 n_pre=53827 n_ref_event=0 n_req=144831 n_rd=133205 n_rd_L2_A=0 n_write=0 n_wr_bk=37348 bw_util=0.3229
n_activity=1679918 dram_eff=0.4061
bk0: 8705a 1739767i bk1: 8644a 1733685i bk2: 8101a 1763136i bk3: 7991a 1776503i bk4: 7954a 1775535i bk5: 7887a 1767365i bk6: 8194a 1752222i bk7: 7981a 1761301i bk8: 8515a 1741099i bk9: 8377a 1733634i bk10: 8551a 1736668i bk11: 8396a 1743285i bk12: 8500a 1747250i bk13: 8477a 1739732i bk14: 8521a 1752136i bk15: 8411a 1749750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.628236
Row_Buffer_Locality_read = 0.659194
Row_Buffer_Locality_write = 0.273525
Bank_Level_Parallism = 3.898113
Bank_Level_Parallism_Col = 2.865663
Bank_Level_Parallism_Ready = 1.615372
write_to_read_ratio_blp_rw_average = 0.229744
GrpLevelPara = 2.050789 

BW Util details:
bwutil = 0.322902 
total_CMD = 2112752 
util_bw = 682212 
Wasted_Col = 649222 
Wasted_Row = 206920 
Idle = 574398 

BW Util Bottlenecks: 
RCDc_limit = 696539 
RCDWRc_limit = 52690 
WTRc_limit = 253220 
RTWc_limit = 254521 
CCDLc_limit = 128021 
rwq = 0 
CCDLc_limit_alone = 96771 
WTRc_limit_alone = 238450 
RTWc_limit_alone = 238041 

Commands details: 
total_CMD = 2112752 
n_nop = 1841046 
Read = 133205 
Write = 0 
L2_Alloc = 0 
L2_WB = 37348 
n_act = 53843 
n_pre = 53827 
n_ref = 0 
n_req = 144831 
total_req = 170553 

Dual Bus Interface Util: 
issued_total_row = 107670 
issued_total_col = 170553 
Row_Bus_Util =  0.050962 
CoL_Bus_Util = 0.080726 
Either_Row_CoL_Bus_Util = 0.128603 
Issued_on_Two_Bus_Simul_Util = 0.003085 
issued_two_Eff = 0.023985 
queue_avg = 6.721215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.72122
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1841589 n_act=53702 n_pre=53686 n_ref_event=0 n_req=144254 n_rd=132687 n_rd_L2_A=0 n_write=0 n_wr_bk=37237 bw_util=0.3217
n_activity=1676314 dram_eff=0.4055
bk0: 8432a 1761288i bk1: 8608a 1756207i bk2: 7967a 1790623i bk3: 8078a 1777243i bk4: 7810a 1785968i bk5: 7975a 1773067i bk6: 8051a 1769918i bk7: 8027a 1765459i bk8: 8376a 1751710i bk9: 8520a 1741394i bk10: 8374a 1748718i bk11: 8415a 1755901i bk12: 8359a 1761671i bk13: 8472a 1751445i bk14: 8531a 1770500i bk15: 8692a 1756441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627726
Row_Buffer_Locality_read = 0.658821
Row_Buffer_Locality_write = 0.271030
Bank_Level_Parallism = 3.771383
Bank_Level_Parallism_Col = 2.779240
Bank_Level_Parallism_Ready = 1.580457
write_to_read_ratio_blp_rw_average = 0.225366
GrpLevelPara = 2.027151 

BW Util details:
bwutil = 0.321711 
total_CMD = 2112752 
util_bw = 679696 
Wasted_Col = 652922 
Wasted_Row = 202329 
Idle = 577805 

BW Util Bottlenecks: 
RCDc_limit = 697369 
RCDWRc_limit = 54670 
WTRc_limit = 259984 
RTWc_limit = 238465 
CCDLc_limit = 128324 
rwq = 0 
CCDLc_limit_alone = 97978 
WTRc_limit_alone = 245335 
RTWc_limit_alone = 222768 

Commands details: 
total_CMD = 2112752 
n_nop = 1841589 
Read = 132687 
Write = 0 
L2_Alloc = 0 
L2_WB = 37237 
n_act = 53702 
n_pre = 53686 
n_ref = 0 
n_req = 144254 
total_req = 169924 

Dual Bus Interface Util: 
issued_total_row = 107388 
issued_total_col = 169924 
Row_Bus_Util =  0.050828 
CoL_Bus_Util = 0.080428 
Either_Row_CoL_Bus_Util = 0.128346 
Issued_on_Two_Bus_Simul_Util = 0.002910 
issued_two_Eff = 0.022676 
queue_avg = 6.031950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.03195
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1840587 n_act=54194 n_pre=54178 n_ref_event=0 n_req=144633 n_rd=132992 n_rd_L2_A=0 n_write=0 n_wr_bk=37379 bw_util=0.3226
n_activity=1677658 dram_eff=0.4062
bk0: 8665a 1735635i bk1: 8570a 1747063i bk2: 8008a 1767846i bk3: 7985a 1773103i bk4: 8043a 1772290i bk5: 7850a 1772474i bk6: 8126a 1753360i bk7: 7957a 1766399i bk8: 8580a 1735467i bk9: 8414a 1745396i bk10: 8421a 1750006i bk11: 8451a 1748295i bk12: 8381a 1745361i bk13: 8301a 1751693i bk14: 8597a 1741139i bk15: 8643a 1740817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625300
Row_Buffer_Locality_read = 0.655468
Row_Buffer_Locality_write = 0.280646
Bank_Level_Parallism = 3.883659
Bank_Level_Parallism_Col = 2.852288
Bank_Level_Parallism_Ready = 1.596920
write_to_read_ratio_blp_rw_average = 0.229958
GrpLevelPara = 2.041410 

BW Util details:
bwutil = 0.322558 
total_CMD = 2112752 
util_bw = 681484 
Wasted_Col = 651388 
Wasted_Row = 202188 
Idle = 577692 

BW Util Bottlenecks: 
RCDc_limit = 700248 
RCDWRc_limit = 53753 
WTRc_limit = 262853 
RTWc_limit = 249315 
CCDLc_limit = 129817 
rwq = 0 
CCDLc_limit_alone = 98455 
WTRc_limit_alone = 247504 
RTWc_limit_alone = 233302 

Commands details: 
total_CMD = 2112752 
n_nop = 1840587 
Read = 132992 
Write = 0 
L2_Alloc = 0 
L2_WB = 37379 
n_act = 54194 
n_pre = 54178 
n_ref = 0 
n_req = 144633 
total_req = 170371 

Dual Bus Interface Util: 
issued_total_row = 108372 
issued_total_col = 170371 
Row_Bus_Util =  0.051294 
CoL_Bus_Util = 0.080639 
Either_Row_CoL_Bus_Util = 0.128820 
Issued_on_Two_Bus_Simul_Util = 0.003113 
issued_two_Eff = 0.024169 
queue_avg = 6.530160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53016
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1842022 n_act=53559 n_pre=53543 n_ref_event=0 n_req=144225 n_rd=132640 n_rd_L2_A=0 n_write=0 n_wr_bk=37256 bw_util=0.3217
n_activity=1675771 dram_eff=0.4055
bk0: 8604a 1749352i bk1: 8549a 1746589i bk2: 7786a 1798967i bk3: 7981a 1775349i bk4: 7938a 1770706i bk5: 7878a 1772042i bk6: 7973a 1768321i bk7: 8050a 1765003i bk8: 8441a 1752213i bk9: 8527a 1743681i bk10: 8382a 1755594i bk11: 8433a 1748610i bk12: 8393a 1754287i bk13: 8376a 1760765i bk14: 8635a 1747938i bk15: 8694a 1749506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.628643
Row_Buffer_Locality_read = 0.659334
Row_Buffer_Locality_write = 0.277255
Bank_Level_Parallism = 3.812335
Bank_Level_Parallism_Col = 2.830781
Bank_Level_Parallism_Ready = 1.591145
write_to_read_ratio_blp_rw_average = 0.228871
GrpLevelPara = 2.037210 

BW Util details:
bwutil = 0.321658 
total_CMD = 2112752 
util_bw = 679584 
Wasted_Col = 648968 
Wasted_Row = 205591 
Idle = 578609 

BW Util Bottlenecks: 
RCDc_limit = 693746 
RCDWRc_limit = 53232 
WTRc_limit = 260872 
RTWc_limit = 243845 
CCDLc_limit = 129754 
rwq = 0 
CCDLc_limit_alone = 98181 
WTRc_limit_alone = 245320 
RTWc_limit_alone = 227824 

Commands details: 
total_CMD = 2112752 
n_nop = 1842022 
Read = 132640 
Write = 0 
L2_Alloc = 0 
L2_WB = 37256 
n_act = 53559 
n_pre = 53543 
n_ref = 0 
n_req = 144225 
total_req = 169896 

Dual Bus Interface Util: 
issued_total_row = 107102 
issued_total_col = 169896 
Row_Bus_Util =  0.050693 
CoL_Bus_Util = 0.080415 
Either_Row_CoL_Bus_Util = 0.128141 
Issued_on_Two_Bus_Simul_Util = 0.002967 
issued_two_Eff = 0.023152 
queue_avg = 6.305509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.30551
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1840183 n_act=54153 n_pre=54137 n_ref_event=0 n_req=145232 n_rd=133623 n_rd_L2_A=0 n_write=0 n_wr_bk=37287 bw_util=0.3236
n_activity=1678911 dram_eff=0.4072
bk0: 8542a 1750901i bk1: 8823a 1732942i bk2: 7945a 1776410i bk3: 7979a 1783326i bk4: 7881a 1773462i bk5: 8032a 1769030i bk6: 8086a 1769639i bk7: 7983a 1762576i bk8: 8628a 1732854i bk9: 8562a 1734706i bk10: 8422a 1747124i bk11: 8470a 1745021i bk12: 8554a 1744075i bk13: 8460a 1751671i bk14: 8667a 1746710i bk15: 8589a 1749306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627128
Row_Buffer_Locality_read = 0.658083
Row_Buffer_Locality_write = 0.270824
Bank_Level_Parallism = 3.861067
Bank_Level_Parallism_Col = 2.822318
Bank_Level_Parallism_Ready = 1.604793
write_to_read_ratio_blp_rw_average = 0.225795
GrpLevelPara = 2.036455 

BW Util details:
bwutil = 0.323578 
total_CMD = 2112752 
util_bw = 683640 
Wasted_Col = 650731 
Wasted_Row = 203845 
Idle = 574536 

BW Util Bottlenecks: 
RCDc_limit = 698151 
RCDWRc_limit = 53876 
WTRc_limit = 259529 
RTWc_limit = 241295 
CCDLc_limit = 129025 
rwq = 0 
CCDLc_limit_alone = 98294 
WTRc_limit_alone = 244552 
RTWc_limit_alone = 225541 

Commands details: 
total_CMD = 2112752 
n_nop = 1840183 
Read = 133623 
Write = 0 
L2_Alloc = 0 
L2_WB = 37287 
n_act = 54153 
n_pre = 54137 
n_ref = 0 
n_req = 145232 
total_req = 170910 

Dual Bus Interface Util: 
issued_total_row = 108290 
issued_total_col = 170910 
Row_Bus_Util =  0.051255 
CoL_Bus_Util = 0.080894 
Either_Row_CoL_Bus_Util = 0.129011 
Issued_on_Two_Bus_Simul_Util = 0.003139 
issued_two_Eff = 0.024328 
queue_avg = 6.535176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.53518
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1840501 n_act=53996 n_pre=53980 n_ref_event=0 n_req=144848 n_rd=133201 n_rd_L2_A=0 n_write=0 n_wr_bk=37358 bw_util=0.3229
n_activity=1674027 dram_eff=0.4075
bk0: 8465a 1756418i bk1: 8544a 1748580i bk2: 7890a 1788446i bk3: 8009a 1773871i bk4: 8019a 1778983i bk5: 7897a 1779046i bk6: 7991a 1767606i bk7: 8041a 1763103i bk8: 8570a 1747280i bk9: 8553a 1738438i bk10: 8609a 1748067i bk11: 8478a 1750910i bk12: 8307a 1760732i bk13: 8438a 1750792i bk14: 8691a 1741566i bk15: 8699a 1744333i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.627223
Row_Buffer_Locality_read = 0.658058
Row_Buffer_Locality_write = 0.274577
Bank_Level_Parallism = 3.823593
Bank_Level_Parallism_Col = 2.800607
Bank_Level_Parallism_Ready = 1.575043
write_to_read_ratio_blp_rw_average = 0.227726
GrpLevelPara = 2.029093 

BW Util details:
bwutil = 0.322913 
total_CMD = 2112752 
util_bw = 682236 
Wasted_Col = 651270 
Wasted_Row = 201382 
Idle = 577864 

BW Util Bottlenecks: 
RCDc_limit = 697516 
RCDWRc_limit = 53893 
WTRc_limit = 258604 
RTWc_limit = 236937 
CCDLc_limit = 127353 
rwq = 0 
CCDLc_limit_alone = 98284 
WTRc_limit_alone = 244431 
RTWc_limit_alone = 222041 

Commands details: 
total_CMD = 2112752 
n_nop = 1840501 
Read = 133201 
Write = 0 
L2_Alloc = 0 
L2_WB = 37358 
n_act = 53996 
n_pre = 53980 
n_ref = 0 
n_req = 144848 
total_req = 170559 

Dual Bus Interface Util: 
issued_total_row = 107976 
issued_total_col = 170559 
Row_Bus_Util =  0.051107 
CoL_Bus_Util = 0.080728 
Either_Row_CoL_Bus_Util = 0.128861 
Issued_on_Two_Bus_Simul_Util = 0.002974 
issued_two_Eff = 0.023082 
queue_avg = 6.210100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.2101
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1841004 n_act=54047 n_pre=54031 n_ref_event=0 n_req=144626 n_rd=133076 n_rd_L2_A=0 n_write=0 n_wr_bk=37170 bw_util=0.3223
n_activity=1676503 dram_eff=0.4062
bk0: 8459a 1746967i bk1: 8453a 1745450i bk2: 7978a 1773789i bk3: 8023a 1772837i bk4: 7928a 1782565i bk5: 7952a 1768978i bk6: 8104a 1764475i bk7: 8015a 1767865i bk8: 8530a 1743701i bk9: 8488a 1744680i bk10: 8568a 1743963i bk11: 8488a 1748714i bk12: 8328a 1752481i bk13: 8513a 1741901i bk14: 8665a 1728603i bk15: 8584a 1747959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.626298
Row_Buffer_Locality_read = 0.656835
Row_Buffer_Locality_write = 0.274459
Bank_Level_Parallism = 3.870485
Bank_Level_Parallism_Col = 2.818208
Bank_Level_Parallism_Ready = 1.583140
write_to_read_ratio_blp_rw_average = 0.228964
GrpLevelPara = 2.039624 

BW Util details:
bwutil = 0.322321 
total_CMD = 2112752 
util_bw = 680984 
Wasted_Col = 649619 
Wasted_Row = 202451 
Idle = 579698 

BW Util Bottlenecks: 
RCDc_limit = 697071 
RCDWRc_limit = 53932 
WTRc_limit = 263410 
RTWc_limit = 241488 
CCDLc_limit = 128191 
rwq = 0 
CCDLc_limit_alone = 98472 
WTRc_limit_alone = 248492 
RTWc_limit_alone = 226687 

Commands details: 
total_CMD = 2112752 
n_nop = 1841004 
Read = 133076 
Write = 0 
L2_Alloc = 0 
L2_WB = 37170 
n_act = 54047 
n_pre = 54031 
n_ref = 0 
n_req = 144626 
total_req = 170246 

Dual Bus Interface Util: 
issued_total_row = 108078 
issued_total_col = 170246 
Row_Bus_Util =  0.051155 
CoL_Bus_Util = 0.080580 
Either_Row_CoL_Bus_Util = 0.128623 
Issued_on_Two_Bus_Simul_Util = 0.003113 
issued_two_Eff = 0.024199 
queue_avg = 6.274420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.27442
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2112752 n_nop=1841120 n_act=54094 n_pre=54078 n_ref_event=0 n_req=144292 n_rd=132716 n_rd_L2_A=0 n_write=0 n_wr_bk=37209 bw_util=0.3217
n_activity=1679574 dram_eff=0.4047
bk0: 8631a 1753917i bk1: 8534a 1743691i bk2: 8003a 1778827i bk3: 7946a 1780170i bk4: 7872a 1784072i bk5: 7958a 1773319i bk6: 7978a 1773449i bk7: 8060a 1760158i bk8: 8491a 1743825i bk9: 8578a 1735114i bk10: 8387a 1752298i bk11: 8354a 1749539i bk12: 8387a 1752856i bk13: 8283a 1760812i bk14: 8623a 1755034i bk15: 8631a 1746288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625107
Row_Buffer_Locality_read = 0.656424
Row_Buffer_Locality_write = 0.266068
Bank_Level_Parallism = 3.804174
Bank_Level_Parallism_Col = 2.785393
Bank_Level_Parallism_Ready = 1.580278
write_to_read_ratio_blp_rw_average = 0.225924
GrpLevelPara = 2.022138 

BW Util details:
bwutil = 0.321713 
total_CMD = 2112752 
util_bw = 679700 
Wasted_Col = 656497 
Wasted_Row = 204822 
Idle = 571733 

BW Util Bottlenecks: 
RCDc_limit = 701680 
RCDWRc_limit = 53718 
WTRc_limit = 263012 
RTWc_limit = 240412 
CCDLc_limit = 128572 
rwq = 0 
CCDLc_limit_alone = 98339 
WTRc_limit_alone = 248113 
RTWc_limit_alone = 225078 

Commands details: 
total_CMD = 2112752 
n_nop = 1841120 
Read = 132716 
Write = 0 
L2_Alloc = 0 
L2_WB = 37209 
n_act = 54094 
n_pre = 54078 
n_ref = 0 
n_req = 144292 
total_req = 169925 

Dual Bus Interface Util: 
issued_total_row = 108172 
issued_total_col = 169925 
Row_Bus_Util =  0.051200 
CoL_Bus_Util = 0.080428 
Either_Row_CoL_Bus_Util = 0.128568 
Issued_on_Two_Bus_Simul_Util = 0.003060 
issued_two_Eff = 0.023801 
queue_avg = 6.184090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.18409

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218385, Miss = 81879, Miss_rate = 0.375, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 213829, Miss = 82939, Miss_rate = 0.388, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 215154, Miss = 82923, Miss_rate = 0.385, Pending_hits = 201, Reservation_fails = 46
L2_cache_bank[3]: Access = 214724, Miss = 82569, Miss_rate = 0.385, Pending_hits = 184, Reservation_fails = 972
L2_cache_bank[4]: Access = 215026, Miss = 82980, Miss_rate = 0.386, Pending_hits = 578, Reservation_fails = 151
L2_cache_bank[5]: Access = 215632, Miss = 82215, Miss_rate = 0.381, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 215664, Miss = 82829, Miss_rate = 0.384, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 216844, Miss = 82553, Miss_rate = 0.381, Pending_hits = 187, Reservation_fails = 8
L2_cache_bank[8]: Access = 218594, Miss = 83076, Miss_rate = 0.380, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 215857, Miss = 82148, Miss_rate = 0.381, Pending_hits = 197, Reservation_fails = 649
L2_cache_bank[10]: Access = 213956, Miss = 81851, Miss_rate = 0.383, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 215215, Miss = 82786, Miss_rate = 0.385, Pending_hits = 189, Reservation_fails = 744
L2_cache_bank[12]: Access = 238420, Miss = 82792, Miss_rate = 0.347, Pending_hits = 584, Reservation_fails = 688
L2_cache_bank[13]: Access = 214933, Miss = 82200, Miss_rate = 0.382, Pending_hits = 187, Reservation_fails = 191
L2_cache_bank[14]: Access = 214649, Miss = 82138, Miss_rate = 0.383, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 217416, Miss = 82491, Miss_rate = 0.379, Pending_hits = 192, Reservation_fails = 923
L2_cache_bank[16]: Access = 220122, Miss = 82790, Miss_rate = 0.376, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 215397, Miss = 82770, Miss_rate = 0.384, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 214245, Miss = 82626, Miss_rate = 0.386, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 214437, Miss = 82624, Miss_rate = 0.385, Pending_hits = 169, Reservation_fails = 85
L2_cache_bank[20]: Access = 216320, Miss = 82537, Miss_rate = 0.382, Pending_hits = 590, Reservation_fails = 458
L2_cache_bank[21]: Access = 213826, Miss = 82399, Miss_rate = 0.385, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 214409, Miss = 82460, Miss_rate = 0.385, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 214849, Miss = 82176, Miss_rate = 0.382, Pending_hits = 157, Reservation_fails = 614
L2_total_cache_accesses = 5197903
L2_total_cache_misses = 1980751
L2_total_cache_miss_rate = 0.3811
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 11376
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2829487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 481505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1115962
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 380798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 265682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4433821
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 764082
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 1948
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.166
L2_cache_fill_port_util = 0.081

icnt_total_pkts_mem_to_simt=5197903
icnt_total_pkts_simt_to_mem=5197903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5197903
Req_Network_cycles = 823869
Req_Network_injected_packets_per_cycle =       6.3091 
Req_Network_conflicts_per_cycle =       2.2968
Req_Network_conflicts_per_cycle_util =       2.7400
Req_Bank_Level_Parallism =       7.5269
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.8229
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4061

Reply_Network_injected_packets_num = 5197903
Reply_Network_cycles = 823869
Reply_Network_injected_packets_per_cycle =        6.3091
Reply_Network_conflicts_per_cycle =        3.3719
Reply_Network_conflicts_per_cycle_util =       4.0042
Reply_Bank_Level_Parallism =       7.4923
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0516
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2103
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 24 min, 48 sec (1488 sec)
gpgpu_simulation_rate = 101171 (inst/sec)
gpgpu_simulation_rate = 553 (cycle/sec)
gpgpu_silicon_slowdown = 2468354x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0430..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0438..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0440..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0448..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0450..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0458..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0460..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e024c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis2PiS_S_S_S_S_S_ii 
GPGPU-Sim PTX: pushing kernel '_Z4mis2PiS_S_S_S_S_S_ii' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z4mis2PiS_S_S_S_S_S_ii'
Destroy streams for kernel 18: size 0
kernel_name = _Z4mis2PiS_S_S_S_S_S_ii 
kernel_launch_uid = 18 
gpu_sim_cycle = 19172
gpu_sim_insn = 8455173
gpu_ipc =     441.0168
gpu_tot_sim_cycle = 843041
gpu_tot_sim_insn = 158997919
gpu_tot_ipc =     188.6005
gpu_tot_issued_cta = 42066
gpu_occupancy = 89.6189% 
gpu_tot_occupancy = 73.6123% 
max_total_param_size = 0
gpu_stall_dramfull = 94611
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8008
partiton_level_parallism_total  =       6.2976
partiton_level_parallism_util =       8.6581
partiton_level_parallism_util_total  =       7.5490
L2_BW  =     253.3791 GB/Sec
L2_BW_total  =     275.0782 GB/Sec
gpu_total_sim_rate=104397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 259656, Miss = 173903, Miss_rate = 0.670, Pending_hits = 5684, Reservation_fails = 66950
	L1D_cache_core[1]: Access = 264569, Miss = 172595, Miss_rate = 0.652, Pending_hits = 5775, Reservation_fails = 54845
	L1D_cache_core[2]: Access = 258283, Miss = 162532, Miss_rate = 0.629, Pending_hits = 5507, Reservation_fails = 47693
	L1D_cache_core[3]: Access = 260249, Miss = 169610, Miss_rate = 0.652, Pending_hits = 5710, Reservation_fails = 64948
	L1D_cache_core[4]: Access = 268221, Miss = 179594, Miss_rate = 0.670, Pending_hits = 5890, Reservation_fails = 69513
	L1D_cache_core[5]: Access = 267737, Miss = 181665, Miss_rate = 0.679, Pending_hits = 6072, Reservation_fails = 64725
	L1D_cache_core[6]: Access = 263394, Miss = 168681, Miss_rate = 0.640, Pending_hits = 5767, Reservation_fails = 55451
	L1D_cache_core[7]: Access = 267498, Miss = 171995, Miss_rate = 0.643, Pending_hits = 5773, Reservation_fails = 56059
	L1D_cache_core[8]: Access = 261747, Miss = 172952, Miss_rate = 0.661, Pending_hits = 5736, Reservation_fails = 61804
	L1D_cache_core[9]: Access = 260920, Miss = 166450, Miss_rate = 0.638, Pending_hits = 5710, Reservation_fails = 50904
	L1D_cache_core[10]: Access = 261412, Miss = 167433, Miss_rate = 0.640, Pending_hits = 5723, Reservation_fails = 52561
	L1D_cache_core[11]: Access = 268253, Miss = 170742, Miss_rate = 0.636, Pending_hits = 5735, Reservation_fails = 48773
	L1D_cache_core[12]: Access = 268638, Miss = 176244, Miss_rate = 0.656, Pending_hits = 5780, Reservation_fails = 60780
	L1D_cache_core[13]: Access = 260119, Miss = 169920, Miss_rate = 0.653, Pending_hits = 5662, Reservation_fails = 46478
	L1D_cache_core[14]: Access = 270007, Miss = 173538, Miss_rate = 0.643, Pending_hits = 5844, Reservation_fails = 55973
	L1D_cache_core[15]: Access = 266347, Miss = 170318, Miss_rate = 0.639, Pending_hits = 5799, Reservation_fails = 56010
	L1D_cache_core[16]: Access = 257479, Miss = 167391, Miss_rate = 0.650, Pending_hits = 5673, Reservation_fails = 54222
	L1D_cache_core[17]: Access = 261002, Miss = 166674, Miss_rate = 0.639, Pending_hits = 5616, Reservation_fails = 44911
	L1D_cache_core[18]: Access = 270803, Miss = 168408, Miss_rate = 0.622, Pending_hits = 5676, Reservation_fails = 55855
	L1D_cache_core[19]: Access = 259520, Miss = 169708, Miss_rate = 0.654, Pending_hits = 5504, Reservation_fails = 58107
	L1D_cache_core[20]: Access = 265581, Miss = 173767, Miss_rate = 0.654, Pending_hits = 5880, Reservation_fails = 58772
	L1D_cache_core[21]: Access = 264340, Miss = 176400, Miss_rate = 0.667, Pending_hits = 5758, Reservation_fails = 66659
	L1D_cache_core[22]: Access = 266213, Miss = 173973, Miss_rate = 0.654, Pending_hits = 5727, Reservation_fails = 62311
	L1D_cache_core[23]: Access = 267896, Miss = 178146, Miss_rate = 0.665, Pending_hits = 5707, Reservation_fails = 64173
	L1D_cache_core[24]: Access = 267287, Miss = 171474, Miss_rate = 0.642, Pending_hits = 5974, Reservation_fails = 54738
	L1D_cache_core[25]: Access = 267499, Miss = 170226, Miss_rate = 0.636, Pending_hits = 5769, Reservation_fails = 40739
	L1D_cache_core[26]: Access = 264442, Miss = 173649, Miss_rate = 0.657, Pending_hits = 5719, Reservation_fails = 59589
	L1D_cache_core[27]: Access = 259208, Miss = 166226, Miss_rate = 0.641, Pending_hits = 5633, Reservation_fails = 44762
	L1D_cache_core[28]: Access = 261556, Miss = 168302, Miss_rate = 0.643, Pending_hits = 5822, Reservation_fails = 60750
	L1D_cache_core[29]: Access = 268596, Miss = 167115, Miss_rate = 0.622, Pending_hits = 5756, Reservation_fails = 44399
	L1D_total_cache_accesses = 7928472
	L1D_total_cache_misses = 5139631
	L1D_total_cache_miss_rate = 0.6482
	L1D_total_cache_pending_hits = 172381
	L1D_total_cache_reservation_fails = 1683454
	L1D_cache_data_port_util = 0.120
	L1D_cache_fill_port_util = 0.208
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2907920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1559592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1637114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172381
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 247000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 123862
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 347597
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7164390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 764082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 901147
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 123862
ctas_completed 42066, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11180, 10750, 11740, 11745, 11352, 10780, 10866, 11553, 11766, 10775, 10964, 11827, 9808, 11129, 11234, 11142, 10733, 11481, 9969, 10137, 11188, 10986, 12184, 11036, 12495, 11590, 10805, 11396, 12043, 10548, 10796, 10066, 
gpgpu_n_tot_thrd_icount = 344207200
gpgpu_n_tot_w_icount = 10756475
gpgpu_n_stall_shd_mem = 1816180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4545034
gpgpu_n_mem_write_global = 764082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16131589
gpgpu_n_store_insn = 3028111
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36195456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1594177
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2773007	W0_Idle:1569069	W0_Scoreboard:72445981	W1:2002453	W2:910833	W3:591850	W4:435019	W5:344226	W6:284150	W7:249841	W8:213010	W9:183723	W10:159439	W11:137389	W12:119260	W13:103876	W14:93619	W15:87441	W16:81195	W17:77127	W18:70383	W19:69333	W20:62665	W21:60570	W22:56283	W23:54546	W24:48608	W25:45504	W26:39746	W27:37085	W28:27624	W29:23441	W30:18095	W31:9584	W32:4058557
single_issue_nums: WS0:2684321	WS1:2696111	WS2:2686206	WS3:2689837	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36360272 {8:4545034,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30563280 {40:764082,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 181801360 {40:4545034,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6112656 {8:764082,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1636 
max_icnt2sh_latency = 234 
averagemflatency = 331 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 6 
mrq_lat_table:817156 	50792 	68635 	107773 	260494 	204649 	161573 	93623 	47849 	7497 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2521422 	2431870 	305503 	44432 	5889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4255079 	458367 	381488 	208900 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3315926 	1013305 	563021 	281696 	101173 	27736 	6259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	1354 	62 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        70        70        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        70        70        65        64        65        67        65        65 
dram[2]:        64        65        65        64        65        65        65        68        70        70        64        64        73        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        69        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        70        64        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        69        69        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        68        68        64        64        66        70        65        66 
dram[7]:        64        66        64        64        64        65        67        65        67        69        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        68        67        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        68        68        65        64        74        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        68        68        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        68        68        64        64        64        73        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.781133  2.681818  2.922478  2.922929  2.934328  2.833845  2.816765  2.751640  2.671315  2.804373  2.814394  2.793233  2.787700  2.834816  2.844310  2.767620 
dram[1]:  2.798748  2.742978  3.000987  3.004279  2.889781  2.887794  2.746273  2.765097  2.724924  2.742323  2.782683  2.752144  2.745622  2.794057  2.737705  2.749159 
dram[2]:  2.714008  2.729563  2.907396  2.923473  2.851817  2.856280  2.697880  2.719892  2.674832  2.759296  2.797255  2.743177  2.736379  2.760241  2.766186  2.789834 
dram[3]:  2.764114  2.796997  2.868388  2.907824  2.899035  2.868139  2.721731  2.748080  2.715556  2.790332  2.741890  2.860486  2.810622  2.826596  2.732682  2.854636 
dram[4]:  2.783061  2.737312  2.912906  2.970646  3.021732  2.916694  2.729706  2.766464  2.755606  2.736226  2.800230  2.796620  2.765076  2.724507  2.803674  2.812555 
dram[5]:  2.786752  2.804198  2.968893  2.909580  2.976581  2.928872  2.727952  2.774233  2.690323  2.702057  2.779548  2.815129  2.739156  2.743889  2.810320  2.816941 
dram[6]:  2.673009  2.781232  2.881982  2.924486  2.884908  2.891874  2.741005  2.750304  2.698404  2.719165  2.807176  2.834701  2.744626  2.840732  2.748533  2.735938 
dram[7]:  2.753798  2.731666  3.013238  2.960988  2.821652  2.919596  2.777812  2.760666  2.762819  2.762851  2.864220  2.857862  2.794625  2.808066  2.715465  2.777996 
dram[8]:  2.736694  2.714324  2.881847  2.998018  2.880631  2.855392  2.777072  2.757530  2.687858  2.751338  2.837599  2.830553  2.734923  2.818155  2.793181  2.830401 
dram[9]:  2.787905  2.755166  2.941407  2.887623  2.860333  2.950329  2.776930  2.722338  2.739082  2.718098  2.819198  2.828130  2.811925  2.758176  2.742328  2.787216 
dram[10]:  2.755365  2.730649  2.867382  2.900826  2.903560  2.907097  2.783399  2.797177  2.742390  2.818208  2.755988  2.833041  2.800706  2.682812  2.715186  2.787681 
dram[11]:  2.756673  2.704261  2.945091  2.882952  2.893954  2.843898  2.838447  2.709534  2.701140  2.706191  2.806612  2.777357  2.781559  2.793674  2.758881  2.742079 
average row locality = 1820173/650325 = 2.798867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      8894      9183      8321      8381      8175      8530      8355      8520      8995      8991      8911      8887      8703      8828      9082      9029 
dram[1]:      9073      9009      8419      8410      8304      8384      8520      8470      9123      9064      8932      8874      8806      8780      9089      9066 
dram[2]:      9015      8985      8459      8365      8336      8303      8470      8375      9160      8950      9015      8791      8917      8920      9039      9004 
dram[3]:      9119      8926      8402      8467      8314      8144      8552      8609      9000      8989      8951      8892      8898      8903      9035      9010 
dram[4]:      9113      9052      8497      8387      8338      8271      8578      8365      8963      8825      8999      8844      8947      8925      8989      8879 
dram[5]:      8836      9012      8363      8474      8194      8359      8435      8419      8824      8968      8821      8863      8807      8920      8999      9160 
dram[6]:      9069      8978      8404      8381      8427      8234      8510      8341      9028      8861      8869      8899      8829      8749      9065      9111 
dram[7]:      9008      8957      8182      8377      8322      8262      8357      8434      8888      8971      8830      8881      8841      8823      9107      9166 
dram[8]:      8946      9227      8337      8371      8265      8416      8474      8371      9076      9009      8870      8918      9002      8908      9139      9061 
dram[9]:      8869      8948      8282      8401      8403      8281      8379      8429      9018      9001      9057      8926      8755      8886      9163      9171 
dram[10]:      8863      8861      8370      8415      8312      8336      8488      8403      8978      8936      9016      8936      8776      8961      9137      9056 
dram[11]:      9035      8938      8395      8338      8256      8342      8362      8444      8939      9026      8835      8802      8835      8731      9095      9103 
total dram reads = 1678689
bank skew: 9227/8144 = 1.13
chip skew: 140390/139406 = 1.01
number of total write accesses:
dram[0]:      2481      2503      2283      2318      2197      2277      2221      2309      2524      2478      2415      2476      2311      2335      2474      2409 
dram[1]:      2473      2459      2300      2321      2229      2241      2231      2229      2562      2464      2501      2411      2398      2327      2434      2412 
dram[2]:      2480      2489      2350      2340      2259      2205      2230      2270      2516      2466      2489      2454      2351      2349      2423      2420 
dram[3]:      2476      2443      2316      2303      2246      2231      2226      2247      2502      2504      2500      2494      2375      2372      2416      2408 
dram[4]:      2512      2466      2352      2284      2242      2221      2287      2272      2420      2440      2486      2481      2368      2425      2446      2414 
dram[5]:      2444      2414      2282      2370      2239      2229      2268      2283      2500      2449      2483      2518      2320      2367      2419      2432 
dram[6]:      2468      2509      2336      2332      2197      2227      2279      2227      2501      2497      2441      2493      2363      2346      2488      2448 
dram[7]:      2502      2453      2249      2358      2192      2245      2283      2232      2464      2477      2481      2530      2353      2320      2453      2435 
dram[8]:      2434      2506      2295      2323      2201      2173      2270      2242      2505      2466      2492      2474      2377      2392      2491      2414 
dram[9]:      2469      2507      2287      2335      2232      2214      2352      2213      2495      2489      2514      2472      2332      2343      2426      2444 
dram[10]:      2450      2463      2309      2287      2167      2190      2245      2250      2478      2443      2519      2502      2340      2362      2484      2458 
dram[11]:      2464      2478      2345      2334      2237      2163      2263      2202      2510      2491      2454      2402      2366      2362      2436      2460 
total dram writes = 456558
bank skew: 2562/2163 = 1.18
chip skew: 38152/37947 = 1.01
average mf latency per bank:
dram[0]:        873       809      1023      1024       922       882       858       821       752       770       763       765       773       747       725       756
dram[1]:        852       864       995      1013       917       891       833       835       735       763       728       733       718       758       714       718
dram[2]:        842       855       971       985       895       932       838       829       732       774       735       755       733       734       711       734
dram[3]:        856       891       983       990       941       972       814       819       771       765       731       763       737       736       728       746
dram[4]:        859       897      1001      1004       955       932       832       831       814       792       754       737       739       736       743       745
dram[5]:        880       891      1001       964       914       929       795       838       766       767       718       734       734       719       699       704
dram[6]:        868       837       980       961       925       935       824       854       741       759       762       759       750       750      1213       695
dram[7]:        835       862      1041      1035       934       928       844       857       749       764       758       753       744       750       701       729
dram[8]:        873       855      1044      1049       968       907       825       848       752       781       770       753       734       733       726       743
dram[9]:        879       857       988       950       889       919       823       834       739       776       718       745       738       755       725       710
dram[10]:        864       883       957       956       938       910       823       810       768       765       726       732       746       719       714       714
dram[11]:        838       843       971       981       942       940       826       842       739       740       726       757       724       742       698       701
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1882484 n_act=53998 n_pre=53982 n_ref_event=0 n_req=151542 n_rd=139785 n_rd_L2_A=0 n_write=0 n_wr_bk=38011 bw_util=0.329
n_activity=1709372 dram_eff=0.416
bk0: 8894a 1798269i bk1: 9183a 1776599i bk2: 8321a 1821340i bk3: 8381a 1809780i bk4: 8175a 1827947i bk5: 8530a 1808567i bk6: 8355a 1823018i bk7: 8520a 1795821i bk8: 8995a 1776207i bk9: 8991a 1781704i bk10: 8911a 1789381i bk11: 8887a 1782821i bk12: 8703a 1792687i bk13: 8828a 1797086i bk14: 9082a 1796522i bk15: 9029a 1791767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643676
Row_Buffer_Locality_read = 0.673928
Row_Buffer_Locality_write = 0.284001
Bank_Level_Parallism = 3.846654
Bank_Level_Parallism_Col = 2.867869
Bank_Level_Parallism_Ready = 1.637169
write_to_read_ratio_blp_rw_average = 0.226278
GrpLevelPara = 2.061315 

BW Util details:
bwutil = 0.328960 
total_CMD = 2161916 
util_bw = 711184 
Wasted_Col = 654057 
Wasted_Row = 202608 
Idle = 594067 

BW Util Bottlenecks: 
RCDc_limit = 697424 
RCDWRc_limit = 53091 
WTRc_limit = 261203 
RTWc_limit = 244522 
CCDLc_limit = 131698 
rwq = 0 
CCDLc_limit_alone = 100400 
WTRc_limit_alone = 245948 
RTWc_limit_alone = 228479 

Commands details: 
total_CMD = 2161916 
n_nop = 1882484 
Read = 139785 
Write = 0 
L2_Alloc = 0 
L2_WB = 38011 
n_act = 53998 
n_pre = 53982 
n_ref = 0 
n_req = 151542 
total_req = 177796 

Dual Bus Interface Util: 
issued_total_row = 107980 
issued_total_col = 177796 
Row_Bus_Util =  0.049946 
CoL_Bus_Util = 0.082240 
Either_Row_CoL_Bus_Util = 0.129252 
Issued_on_Two_Bus_Simul_Util = 0.002934 
issued_two_Eff = 0.022703 
queue_avg = 6.890152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.89015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1881514 n_act=54331 n_pre=54315 n_ref_event=0 n_req=152088 n_rd=140323 n_rd_L2_A=0 n_write=0 n_wr_bk=37992 bw_util=0.3299
n_activity=1711671 dram_eff=0.4167
bk0: 9073a 1792604i bk1: 9009a 1784289i bk2: 8419a 1827885i bk3: 8410a 1820539i bk4: 8304a 1826368i bk5: 8384a 1821328i bk6: 8520a 1797835i bk7: 8470a 1809679i bk8: 9123a 1772657i bk9: 9064a 1773538i bk10: 8932a 1784176i bk11: 8874a 1780563i bk12: 8806a 1786944i bk13: 8780a 1795567i bk14: 9089a 1784804i bk15: 9066a 1787898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642766
Row_Buffer_Locality_read = 0.673197
Row_Buffer_Locality_write = 0.279813
Bank_Level_Parallism = 3.850740
Bank_Level_Parallism_Col = 2.854134
Bank_Level_Parallism_Ready = 1.627967
write_to_read_ratio_blp_rw_average = 0.226679
GrpLevelPara = 2.066995 

BW Util details:
bwutil = 0.329920 
total_CMD = 2161916 
util_bw = 713260 
Wasted_Col = 654385 
Wasted_Row = 204849 
Idle = 589422 

BW Util Bottlenecks: 
RCDc_limit = 700797 
RCDWRc_limit = 52809 
WTRc_limit = 260378 
RTWc_limit = 247080 
CCDLc_limit = 129937 
rwq = 0 
CCDLc_limit_alone = 98899 
WTRc_limit_alone = 245122 
RTWc_limit_alone = 231298 

Commands details: 
total_CMD = 2161916 
n_nop = 1881514 
Read = 140323 
Write = 0 
L2_Alloc = 0 
L2_WB = 37992 
n_act = 54331 
n_pre = 54315 
n_ref = 0 
n_req = 152088 
total_req = 178315 

Dual Bus Interface Util: 
issued_total_row = 108646 
issued_total_col = 178315 
Row_Bus_Util =  0.050254 
CoL_Bus_Util = 0.082480 
Either_Row_CoL_Bus_Util = 0.129701 
Issued_on_Two_Bus_Simul_Util = 0.003034 
issued_two_Eff = 0.023391 
queue_avg = 6.813594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.81359
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1880701 n_act=54765 n_pre=54749 n_ref_event=0 n_req=151897 n_rd=140104 n_rd_L2_A=0 n_write=0 n_wr_bk=38091 bw_util=0.3297
n_activity=1712412 dram_eff=0.4162
bk0: 9015a 1790002i bk1: 8985a 1788348i bk2: 8459a 1815286i bk3: 8365a 1817721i bk4: 8336a 1814257i bk5: 8303a 1816287i bk6: 8470a 1801208i bk7: 8375a 1809106i bk8: 9160a 1778672i bk9: 8950a 1781325i bk10: 9015a 1785473i bk11: 8791a 1784740i bk12: 8917a 1795235i bk13: 8920a 1788702i bk14: 9039a 1795230i bk15: 9004a 1793176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639460
Row_Buffer_Locality_read = 0.670088
Row_Buffer_Locality_write = 0.275587
Bank_Level_Parallism = 3.840378
Bank_Level_Parallism_Col = 2.827309
Bank_Level_Parallism_Ready = 1.622381
write_to_read_ratio_blp_rw_average = 0.222473
GrpLevelPara = 2.055430 

BW Util details:
bwutil = 0.329698 
total_CMD = 2161916 
util_bw = 712780 
Wasted_Col = 659735 
Wasted_Row = 201592 
Idle = 587809 

BW Util Bottlenecks: 
RCDc_limit = 708329 
RCDWRc_limit = 54172 
WTRc_limit = 263750 
RTWc_limit = 241458 
CCDLc_limit = 128693 
rwq = 0 
CCDLc_limit_alone = 98700 
WTRc_limit_alone = 248877 
RTWc_limit_alone = 226338 

Commands details: 
total_CMD = 2161916 
n_nop = 1880701 
Read = 140104 
Write = 0 
L2_Alloc = 0 
L2_WB = 38091 
n_act = 54765 
n_pre = 54749 
n_ref = 0 
n_req = 151897 
total_req = 178195 

Dual Bus Interface Util: 
issued_total_row = 109514 
issued_total_col = 178195 
Row_Bus_Util =  0.050656 
CoL_Bus_Util = 0.082425 
Either_Row_CoL_Bus_Util = 0.130077 
Issued_on_Two_Bus_Simul_Util = 0.003004 
issued_two_Eff = 0.023093 
queue_avg = 6.713713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.71371
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1881685 n_act=54202 n_pre=54186 n_ref_event=0 n_req=151994 n_rd=140211 n_rd_L2_A=0 n_write=0 n_wr_bk=38059 bw_util=0.3298
n_activity=1710342 dram_eff=0.4169
bk0: 9119a 1782498i bk1: 8926a 1794217i bk2: 8402a 1817111i bk3: 8467a 1818250i bk4: 8314a 1823269i bk5: 8144a 1819703i bk6: 8552a 1812047i bk7: 8609a 1801004i bk8: 9000a 1769144i bk9: 8989a 1781484i bk10: 8951a 1789123i bk11: 8892a 1787794i bk12: 8898a 1790663i bk13: 8903a 1789242i bk14: 9035a 1790689i bk15: 9010a 1792049i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643394
Row_Buffer_Locality_read = 0.673342
Row_Buffer_Locality_write = 0.287024
Bank_Level_Parallism = 3.848703
Bank_Level_Parallism_Col = 2.865756
Bank_Level_Parallism_Ready = 1.636188
write_to_read_ratio_blp_rw_average = 0.225248
GrpLevelPara = 2.060863 

BW Util details:
bwutil = 0.329837 
total_CMD = 2161916 
util_bw = 713080 
Wasted_Col = 655298 
Wasted_Row = 201413 
Idle = 592125 

BW Util Bottlenecks: 
RCDc_limit = 702939 
RCDWRc_limit = 52054 
WTRc_limit = 261605 
RTWc_limit = 239857 
CCDLc_limit = 130035 
rwq = 0 
CCDLc_limit_alone = 98659 
WTRc_limit_alone = 245686 
RTWc_limit_alone = 224400 

Commands details: 
total_CMD = 2161916 
n_nop = 1881685 
Read = 140211 
Write = 0 
L2_Alloc = 0 
L2_WB = 38059 
n_act = 54202 
n_pre = 54186 
n_ref = 0 
n_req = 151994 
total_req = 178270 

Dual Bus Interface Util: 
issued_total_row = 108388 
issued_total_col = 178270 
Row_Bus_Util =  0.050135 
CoL_Bus_Util = 0.082459 
Either_Row_CoL_Bus_Util = 0.129622 
Issued_on_Two_Bus_Simul_Util = 0.002973 
issued_two_Eff = 0.022935 
queue_avg = 6.906477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.90648
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1882336 n_act=54019 n_pre=54003 n_ref_event=0 n_req=151797 n_rd=139972 n_rd_L2_A=0 n_write=0 n_wr_bk=38116 bw_util=0.3295
n_activity=1712926 dram_eff=0.4159
bk0: 9113a 1780630i bk1: 9052a 1773307i bk2: 8497a 1803524i bk3: 8387a 1816004i bk4: 8338a 1819863i bk5: 8271a 1810239i bk6: 8578a 1795918i bk7: 8365a 1804587i bk8: 8963a 1780091i bk9: 8825a 1773178i bk10: 8999a 1775287i bk11: 8844a 1781101i bk12: 8947a 1785817i bk13: 8925a 1776067i bk14: 8989a 1793182i bk15: 8879a 1789382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644137
Row_Buffer_Locality_read = 0.674592
Row_Buffer_Locality_write = 0.283636
Bank_Level_Parallism = 3.914407
Bank_Level_Parallism_Col = 2.906644
Bank_Level_Parallism_Ready = 1.652853
write_to_read_ratio_blp_rw_average = 0.228172
GrpLevelPara = 2.079532 

BW Util details:
bwutil = 0.329500 
total_CMD = 2161916 
util_bw = 712352 
Wasted_Col = 650895 
Wasted_Row = 207156 
Idle = 591513 

BW Util Bottlenecks: 
RCDc_limit = 696945 
RCDWRc_limit = 52717 
WTRc_limit = 254573 
RTWc_limit = 255926 
CCDLc_limit = 129436 
rwq = 0 
CCDLc_limit_alone = 97917 
WTRc_limit_alone = 239673 
RTWc_limit_alone = 239307 

Commands details: 
total_CMD = 2161916 
n_nop = 1882336 
Read = 139972 
Write = 0 
L2_Alloc = 0 
L2_WB = 38116 
n_act = 54019 
n_pre = 54003 
n_ref = 0 
n_req = 151797 
total_req = 178088 

Dual Bus Interface Util: 
issued_total_row = 108022 
issued_total_col = 178088 
Row_Bus_Util =  0.049966 
CoL_Bus_Util = 0.082375 
Either_Row_CoL_Bus_Util = 0.129320 
Issued_on_Two_Bus_Simul_Util = 0.003020 
issued_two_Eff = 0.023356 
queue_avg = 7.219273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.21927
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1882863 n_act=53880 n_pre=53864 n_ref_event=0 n_req=151220 n_rd=139454 n_rd_L2_A=0 n_write=0 n_wr_bk=38017 bw_util=0.3284
n_activity=1709323 dram_eff=0.4153
bk0: 8836a 1801327i bk1: 9012a 1795180i bk2: 8363a 1830898i bk3: 8474a 1816636i bk4: 8194a 1831130i bk5: 8359a 1817192i bk6: 8435a 1814710i bk7: 8419a 1806100i bk8: 8824a 1790520i bk9: 8968a 1780843i bk10: 8821a 1789197i bk11: 8863a 1793009i bk12: 8807a 1800013i bk13: 8920a 1790407i bk14: 8999a 1810531i bk15: 9160a 1795191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643698
Row_Buffer_Locality_read = 0.674301
Row_Buffer_Locality_write = 0.280979
Bank_Level_Parallism = 3.790082
Bank_Level_Parallism_Col = 2.821725
Bank_Level_Parallism_Ready = 1.616758
write_to_read_ratio_blp_rw_average = 0.224326
GrpLevelPara = 2.055686 

BW Util details:
bwutil = 0.328359 
total_CMD = 2161916 
util_bw = 709884 
Wasted_Col = 654641 
Wasted_Row = 202465 
Idle = 594926 

BW Util Bottlenecks: 
RCDc_limit = 697839 
RCDWRc_limit = 54720 
WTRc_limit = 261169 
RTWc_limit = 239997 
CCDLc_limit = 129702 
rwq = 0 
CCDLc_limit_alone = 99096 
WTRc_limit_alone = 246414 
RTWc_limit_alone = 224146 

Commands details: 
total_CMD = 2161916 
n_nop = 1882863 
Read = 139454 
Write = 0 
L2_Alloc = 0 
L2_WB = 38017 
n_act = 53880 
n_pre = 53864 
n_ref = 0 
n_req = 151220 
total_req = 177471 

Dual Bus Interface Util: 
issued_total_row = 107744 
issued_total_col = 177471 
Row_Bus_Util =  0.049837 
CoL_Bus_Util = 0.082090 
Either_Row_CoL_Bus_Util = 0.129077 
Issued_on_Two_Bus_Simul_Util = 0.002850 
issued_two_Eff = 0.022082 
queue_avg = 6.556598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.5566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1881862 n_act=54384 n_pre=54368 n_ref_event=0 n_req=151594 n_rd=139755 n_rd_L2_A=0 n_write=0 n_wr_bk=38152 bw_util=0.3292
n_activity=1710504 dram_eff=0.416
bk0: 9069a 1775692i bk1: 8978a 1785375i bk2: 8404a 1808171i bk3: 8381a 1812628i bk4: 8427a 1817325i bk5: 8234a 1816152i bk6: 8510a 1798152i bk7: 8341a 1810487i bk8: 9028a 1774337i bk9: 8861a 1783879i bk10: 8869a 1789494i bk11: 8899a 1786382i bk12: 8829a 1783823i bk13: 8749a 1789085i bk14: 9065a 1781059i bk15: 9111a 1779901i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641252
Row_Buffer_Locality_read = 0.671003
Row_Buffer_Locality_write = 0.290058
Bank_Level_Parallism = 3.900205
Bank_Level_Parallism_Col = 2.892558
Bank_Level_Parallism_Ready = 1.633782
write_to_read_ratio_blp_rw_average = 0.228425
GrpLevelPara = 2.070257 

BW Util details:
bwutil = 0.329165 
total_CMD = 2161916 
util_bw = 711628 
Wasted_Col = 653033 
Wasted_Row = 202336 
Idle = 594919 

BW Util Bottlenecks: 
RCDc_limit = 700653 
RCDWRc_limit = 53779 
WTRc_limit = 264350 
RTWc_limit = 250854 
CCDLc_limit = 131304 
rwq = 0 
CCDLc_limit_alone = 99652 
WTRc_limit_alone = 248839 
RTWc_limit_alone = 234713 

Commands details: 
total_CMD = 2161916 
n_nop = 1881862 
Read = 139755 
Write = 0 
L2_Alloc = 0 
L2_WB = 38152 
n_act = 54384 
n_pre = 54368 
n_ref = 0 
n_req = 151594 
total_req = 177907 

Dual Bus Interface Util: 
issued_total_row = 108752 
issued_total_col = 177907 
Row_Bus_Util =  0.050304 
CoL_Bus_Util = 0.082291 
Either_Row_CoL_Bus_Util = 0.129540 
Issued_on_Two_Bus_Simul_Util = 0.003055 
issued_two_Eff = 0.023585 
queue_avg = 7.056200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.0562
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1883305 n_act=53737 n_pre=53721 n_ref_event=0 n_req=151187 n_rd=139406 n_rd_L2_A=0 n_write=0 n_wr_bk=38027 bw_util=0.3283
n_activity=1708394 dram_eff=0.4154
bk0: 9008a 1789150i bk1: 8957a 1782457i bk2: 8182a 1839967i bk3: 8377a 1815388i bk4: 8322a 1815709i bk5: 8262a 1815870i bk6: 8357a 1812469i bk7: 8434a 1808863i bk8: 8888a 1791012i bk9: 8971a 1781965i bk10: 8830a 1795629i bk11: 8881a 1787258i bk12: 8841a 1794382i bk13: 8823a 1800034i bk14: 9107a 1787356i bk15: 9166a 1788659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644566
Row_Buffer_Locality_read = 0.674813
Row_Buffer_Locality_write = 0.286648
Bank_Level_Parallism = 3.830411
Bank_Level_Parallism_Col = 2.871882
Bank_Level_Parallism_Ready = 1.628073
write_to_read_ratio_blp_rw_average = 0.227393
GrpLevelPara = 2.067618 

BW Util details:
bwutil = 0.328288 
total_CMD = 2161916 
util_bw = 709732 
Wasted_Col = 650216 
Wasted_Row = 205716 
Idle = 596252 

BW Util Bottlenecks: 
RCDc_limit = 694051 
RCDWRc_limit = 53250 
WTRc_limit = 261846 
RTWc_limit = 245410 
CCDLc_limit = 130893 
rwq = 0 
CCDLc_limit_alone = 98990 
WTRc_limit_alone = 246206 
RTWc_limit_alone = 229147 

Commands details: 
total_CMD = 2161916 
n_nop = 1883305 
Read = 139406 
Write = 0 
L2_Alloc = 0 
L2_WB = 38027 
n_act = 53737 
n_pre = 53721 
n_ref = 0 
n_req = 151187 
total_req = 177433 

Dual Bus Interface Util: 
issued_total_row = 107458 
issued_total_col = 177433 
Row_Bus_Util =  0.049705 
CoL_Bus_Util = 0.082072 
Either_Row_CoL_Bus_Util = 0.128872 
Issued_on_Two_Bus_Simul_Util = 0.002905 
issued_two_Eff = 0.022540 
queue_avg = 6.808777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.80878
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1881479 n_act=54325 n_pre=54309 n_ref_event=0 n_req=152197 n_rd=140390 n_rd_L2_A=0 n_write=0 n_wr_bk=38055 bw_util=0.3302
n_activity=1711639 dram_eff=0.417
bk0: 8946a 1790962i bk1: 9227a 1771145i bk2: 8337a 1817638i bk3: 8371a 1823657i bk4: 8265a 1818100i bk5: 8416a 1812249i bk6: 8474a 1813025i bk7: 8371a 1805485i bk8: 9076a 1772391i bk9: 9009a 1773339i bk10: 8870a 1786323i bk11: 8918a 1783520i bk12: 9002a 1783128i bk13: 8908a 1790117i bk14: 9139a 1787187i bk15: 9061a 1787685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643061
Row_Buffer_Locality_read = 0.673545
Row_Buffer_Locality_write = 0.280596
Bank_Level_Parallism = 3.878120
Bank_Level_Parallism_Col = 2.863859
Bank_Level_Parallism_Ready = 1.643134
write_to_read_ratio_blp_rw_average = 0.224139
GrpLevelPara = 2.067082 

BW Util details:
bwutil = 0.330161 
total_CMD = 2161916 
util_bw = 713780 
Wasted_Col = 652209 
Wasted_Row = 203948 
Idle = 591979 

BW Util Bottlenecks: 
RCDc_limit = 698543 
RCDWRc_limit = 53896 
WTRc_limit = 261216 
RTWc_limit = 242816 
CCDLc_limit = 130375 
rwq = 0 
CCDLc_limit_alone = 99244 
WTRc_limit_alone = 246044 
RTWc_limit_alone = 226857 

Commands details: 
total_CMD = 2161916 
n_nop = 1881479 
Read = 140390 
Write = 0 
L2_Alloc = 0 
L2_WB = 38055 
n_act = 54325 
n_pre = 54309 
n_ref = 0 
n_req = 152197 
total_req = 178445 

Dual Bus Interface Util: 
issued_total_row = 108634 
issued_total_col = 178445 
Row_Bus_Util =  0.050249 
CoL_Bus_Util = 0.082540 
Either_Row_CoL_Bus_Util = 0.129717 
Issued_on_Two_Bus_Simul_Util = 0.003072 
issued_two_Eff = 0.023684 
queue_avg = 7.037146 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.03715
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1881787 n_act=54179 n_pre=54163 n_ref_event=0 n_req=151814 n_rd=139969 n_rd_L2_A=0 n_write=0 n_wr_bk=38124 bw_util=0.3295
n_activity=1707013 dram_eff=0.4173
bk0: 8869a 1797746i bk1: 8948a 1788743i bk2: 8282a 1830248i bk3: 8401a 1813640i bk4: 8403a 1823834i bk5: 8281a 1823171i bk6: 8379a 1811486i bk7: 8429a 1806549i bk8: 9018a 1786486i bk9: 9001a 1777010i bk10: 9057a 1787318i bk11: 8926a 1790015i bk12: 8755a 1798782i bk13: 8886a 1789828i bk14: 9163a 1781799i bk15: 9171a 1784007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.643122
Row_Buffer_Locality_read = 0.673513
Row_Buffer_Locality_write = 0.284002
Bank_Level_Parallism = 3.836888
Bank_Level_Parallism_Col = 2.837285
Bank_Level_Parallism_Ready = 1.605701
write_to_read_ratio_blp_rw_average = 0.226144
GrpLevelPara = 2.057194 

BW Util details:
bwutil = 0.329510 
total_CMD = 2161916 
util_bw = 712372 
Wasted_Col = 652947 
Wasted_Row = 201545 
Idle = 595052 

BW Util Bottlenecks: 
RCDc_limit = 697947 
RCDWRc_limit = 53924 
WTRc_limit = 259794 
RTWc_limit = 238227 
CCDLc_limit = 128769 
rwq = 0 
CCDLc_limit_alone = 99451 
WTRc_limit_alone = 245502 
RTWc_limit_alone = 223201 

Commands details: 
total_CMD = 2161916 
n_nop = 1881787 
Read = 139969 
Write = 0 
L2_Alloc = 0 
L2_WB = 38124 
n_act = 54179 
n_pre = 54163 
n_ref = 0 
n_req = 151814 
total_req = 178093 

Dual Bus Interface Util: 
issued_total_row = 108342 
issued_total_col = 178093 
Row_Bus_Util =  0.050114 
CoL_Bus_Util = 0.082377 
Either_Row_CoL_Bus_Util = 0.129574 
Issued_on_Two_Bus_Simul_Util = 0.002917 
issued_two_Eff = 0.022511 
queue_avg = 6.702098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7021
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1882278 n_act=54227 n_pre=54211 n_ref_event=0 n_req=151595 n_rd=139844 n_rd_L2_A=0 n_write=0 n_wr_bk=37947 bw_util=0.329
n_activity=1709707 dram_eff=0.416
bk0: 8863a 1787506i bk1: 8861a 1783252i bk2: 8370a 1814173i bk3: 8415a 1812244i bk4: 8312a 1827075i bk5: 8336a 1812763i bk6: 8488a 1808756i bk7: 8403a 1809746i bk8: 8978a 1782957i bk9: 8936a 1783045i bk10: 9016a 1783176i bk11: 8936a 1787067i bk12: 8776a 1791013i bk13: 8961a 1780288i bk14: 9137a 1768594i bk15: 9056a 1787302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642290
Row_Buffer_Locality_read = 0.672378
Row_Buffer_Locality_write = 0.284231
Bank_Level_Parallism = 3.888386
Bank_Level_Parallism_Col = 2.861288
Bank_Level_Parallism_Ready = 1.619460
write_to_read_ratio_blp_rw_average = 0.227713
GrpLevelPara = 2.068379 

BW Util details:
bwutil = 0.328951 
total_CMD = 2161916 
util_bw = 711164 
Wasted_Col = 651259 
Wasted_Row = 202694 
Idle = 596799 

BW Util Bottlenecks: 
RCDc_limit = 697479 
RCDWRc_limit = 53973 
WTRc_limit = 264205 
RTWc_limit = 242817 
CCDLc_limit = 129440 
rwq = 0 
CCDLc_limit_alone = 99562 
WTRc_limit_alone = 249228 
RTWc_limit_alone = 227916 

Commands details: 
total_CMD = 2161916 
n_nop = 1882278 
Read = 139844 
Write = 0 
L2_Alloc = 0 
L2_WB = 37947 
n_act = 54227 
n_pre = 54211 
n_ref = 0 
n_req = 151595 
total_req = 177791 

Dual Bus Interface Util: 
issued_total_row = 108438 
issued_total_col = 177791 
Row_Bus_Util =  0.050158 
CoL_Bus_Util = 0.082238 
Either_Row_CoL_Bus_Util = 0.129347 
Issued_on_Two_Bus_Simul_Util = 0.003049 
issued_two_Eff = 0.023570 
queue_avg = 6.772298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.7723
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2161916 n_nop=1882414 n_act=54278 n_pre=54262 n_ref_event=0 n_req=151248 n_rd=139476 n_rd_L2_A=0 n_write=0 n_wr_bk=37967 bw_util=0.3283
n_activity=1712294 dram_eff=0.4145
bk0: 9035a 1795976i bk1: 8938a 1784505i bk2: 8395a 1819886i bk3: 8338a 1820204i bk4: 8256a 1828608i bk5: 8342a 1817094i bk6: 8362a 1817645i bk7: 8444a 1803859i bk8: 8939a 1783086i bk9: 9026a 1773674i bk10: 8835a 1791603i bk11: 8802a 1788636i bk12: 8835a 1793002i bk13: 8731a 1798486i bk14: 9095a 1795662i bk15: 9103a 1785930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.641132
Row_Buffer_Locality_read = 0.671965
Row_Buffer_Locality_write = 0.275824
Bank_Level_Parallism = 3.816991
Bank_Level_Parallism_Col = 2.821152
Bank_Level_Parallism_Ready = 1.612688
write_to_read_ratio_blp_rw_average = 0.224400
GrpLevelPara = 2.049838 

BW Util details:
bwutil = 0.328307 
total_CMD = 2161916 
util_bw = 709772 
Wasted_Col = 658004 
Wasted_Row = 204983 
Idle = 589157 

BW Util Bottlenecks: 
RCDc_limit = 702054 
RCDWRc_limit = 53757 
WTRc_limit = 264206 
RTWc_limit = 241875 
CCDLc_limit = 130033 
rwq = 0 
CCDLc_limit_alone = 99473 
WTRc_limit_alone = 249154 
RTWc_limit_alone = 226367 

Commands details: 
total_CMD = 2161916 
n_nop = 1882414 
Read = 139476 
Write = 0 
L2_Alloc = 0 
L2_WB = 37967 
n_act = 54278 
n_pre = 54262 
n_ref = 0 
n_req = 151248 
total_req = 177443 

Dual Bus Interface Util: 
issued_total_row = 108540 
issued_total_col = 177443 
Row_Bus_Util =  0.050205 
CoL_Bus_Util = 0.082077 
Either_Row_CoL_Bus_Util = 0.129284 
Issued_on_Two_Bus_Simul_Util = 0.002998 
issued_two_Eff = 0.023188 
queue_avg = 6.687869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.68787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 223023, Miss = 85259, Miss_rate = 0.382, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 218468, Miss = 86327, Miss_rate = 0.395, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 219785, Miss = 86319, Miss_rate = 0.393, Pending_hits = 201, Reservation_fails = 46
L2_cache_bank[3]: Access = 219349, Miss = 85949, Miss_rate = 0.392, Pending_hits = 184, Reservation_fails = 1165
L2_cache_bank[4]: Access = 219660, Miss = 86372, Miss_rate = 0.393, Pending_hits = 578, Reservation_fails = 218
L2_cache_bank[5]: Access = 220269, Miss = 85599, Miss_rate = 0.389, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 220293, Miss = 86213, Miss_rate = 0.391, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 221484, Miss = 85945, Miss_rate = 0.388, Pending_hits = 187, Reservation_fails = 8
L2_cache_bank[8]: Access = 223241, Miss = 86459, Miss_rate = 0.387, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 220490, Miss = 85532, Miss_rate = 0.388, Pending_hits = 197, Reservation_fails = 649
L2_cache_bank[10]: Access = 218591, Miss = 85230, Miss_rate = 0.390, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 219848, Miss = 86174, Miss_rate = 0.392, Pending_hits = 189, Reservation_fails = 898
L2_cache_bank[12]: Access = 243063, Miss = 86172, Miss_rate = 0.355, Pending_hits = 584, Reservation_fails = 703
L2_cache_bank[13]: Access = 219567, Miss = 85583, Miss_rate = 0.390, Pending_hits = 187, Reservation_fails = 191
L2_cache_bank[14]: Access = 219282, Miss = 85521, Miss_rate = 0.390, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 222049, Miss = 85874, Miss_rate = 0.387, Pending_hits = 192, Reservation_fails = 1111
L2_cache_bank[16]: Access = 224751, Miss = 86174, Miss_rate = 0.383, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 220043, Miss = 86153, Miss_rate = 0.392, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 218863, Miss = 86010, Miss_rate = 0.393, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 219067, Miss = 86008, Miss_rate = 0.393, Pending_hits = 169, Reservation_fails = 139
L2_cache_bank[20]: Access = 220949, Miss = 85917, Miss_rate = 0.389, Pending_hits = 590, Reservation_fails = 458
L2_cache_bank[21]: Access = 218453, Miss = 85787, Miss_rate = 0.393, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 219044, Miss = 85840, Miss_rate = 0.392, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 219484, Miss = 85556, Miss_rate = 0.390, Pending_hits = 157, Reservation_fails = 614
L2_total_cache_accesses = 5309116
L2_total_cache_misses = 2061973
L2_total_cache_miss_rate = 0.3884
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 12047
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2859478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 501812
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1176877
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 380798
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 117602
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 265682
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4545034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 764082
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2619
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.164
L2_cache_fill_port_util = 0.083

icnt_total_pkts_mem_to_simt=5309116
icnt_total_pkts_simt_to_mem=5309116
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5309116
Req_Network_cycles = 843041
Req_Network_injected_packets_per_cycle =       6.2976 
Req_Network_conflicts_per_cycle =       2.3037
Req_Network_conflicts_per_cycle_util =       2.7609
Req_Bank_Level_Parallism =       7.5476
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.7946
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4034

Reply_Network_injected_packets_num = 5309116
Reply_Network_cycles = 843041
Reply_Network_injected_packets_per_cycle =        6.2976
Reply_Network_conflicts_per_cycle =        3.3824
Reply_Network_conflicts_per_cycle_util =       4.0336
Reply_Bank_Level_Parallism =       7.5100
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0690
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2099
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 23 sec (1523 sec)
gpgpu_simulation_rate = 104397 (inst/sec)
gpgpu_simulation_rate = 553 (cycle/sec)
gpgpu_silicon_slowdown = 2468354x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0468..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff175f0470..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff175f03b4..

GPGPU-Sim PTX: cudaLaunch for 0x0x561d50e027c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4mis3PiS_i 
GPGPU-Sim PTX: pushing kernel '_Z4mis3PiS_i' to stream 0, gridDim= (2337,1,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 19 '_Z4mis3PiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z4mis3PiS_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z4mis3PiS_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 13261
gpu_sim_insn = 5004867
gpu_ipc =     377.4125
gpu_tot_sim_cycle = 856302
gpu_tot_sim_insn = 164002786
gpu_tot_ipc =     191.5245
gpu_tot_issued_cta = 44403
gpu_occupancy = 93.7571% 
gpu_tot_occupancy = 73.8355% 
max_total_param_size = 0
gpu_stall_dramfull = 94611
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.6154
partiton_level_parallism_total  =       6.2870
partiton_level_parallism_util =       9.6184
partiton_level_parallism_util_total  =       7.5715
L2_BW  =     245.2813 GB/Sec
L2_BW_total  =     274.6167 GB/Sec
gpu_total_sim_rate=106219

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 262138, Miss = 176385, Miss_rate = 0.673, Pending_hits = 5684, Reservation_fails = 67289
	L1D_cache_core[1]: Access = 267104, Miss = 175130, Miss_rate = 0.656, Pending_hits = 5775, Reservation_fails = 55184
	L1D_cache_core[2]: Access = 260771, Miss = 165020, Miss_rate = 0.633, Pending_hits = 5507, Reservation_fails = 47974
	L1D_cache_core[3]: Access = 262737, Miss = 172098, Miss_rate = 0.655, Pending_hits = 5710, Reservation_fails = 65336
	L1D_cache_core[4]: Access = 270673, Miss = 182046, Miss_rate = 0.673, Pending_hits = 5890, Reservation_fails = 69863
	L1D_cache_core[5]: Access = 270289, Miss = 184217, Miss_rate = 0.682, Pending_hits = 6072, Reservation_fails = 64979
	L1D_cache_core[6]: Access = 265947, Miss = 171234, Miss_rate = 0.644, Pending_hits = 5767, Reservation_fails = 55887
	L1D_cache_core[7]: Access = 270013, Miss = 174510, Miss_rate = 0.646, Pending_hits = 5773, Reservation_fails = 56408
	L1D_cache_core[8]: Access = 264172, Miss = 175377, Miss_rate = 0.664, Pending_hits = 5736, Reservation_fails = 62099
	L1D_cache_core[9]: Access = 263368, Miss = 168898, Miss_rate = 0.641, Pending_hits = 5710, Reservation_fails = 51313
	L1D_cache_core[10]: Access = 263919, Miss = 169940, Miss_rate = 0.644, Pending_hits = 5723, Reservation_fails = 52897
	L1D_cache_core[11]: Access = 270768, Miss = 173257, Miss_rate = 0.640, Pending_hits = 5735, Reservation_fails = 49040
	L1D_cache_core[12]: Access = 271092, Miss = 178698, Miss_rate = 0.659, Pending_hits = 5780, Reservation_fails = 61236
	L1D_cache_core[13]: Access = 262574, Miss = 172375, Miss_rate = 0.656, Pending_hits = 5662, Reservation_fails = 46811
	L1D_cache_core[14]: Access = 272523, Miss = 176054, Miss_rate = 0.646, Pending_hits = 5844, Reservation_fails = 56374
	L1D_cache_core[15]: Access = 268804, Miss = 172775, Miss_rate = 0.643, Pending_hits = 5799, Reservation_fails = 56480
	L1D_cache_core[16]: Access = 259870, Miss = 169782, Miss_rate = 0.653, Pending_hits = 5673, Reservation_fails = 54613
	L1D_cache_core[17]: Access = 263425, Miss = 169097, Miss_rate = 0.642, Pending_hits = 5616, Reservation_fails = 45338
	L1D_cache_core[18]: Access = 273263, Miss = 170868, Miss_rate = 0.625, Pending_hits = 5676, Reservation_fails = 56218
	L1D_cache_core[19]: Access = 261943, Miss = 172131, Miss_rate = 0.657, Pending_hits = 5504, Reservation_fails = 58394
	L1D_cache_core[20]: Access = 268133, Miss = 176319, Miss_rate = 0.658, Pending_hits = 5880, Reservation_fails = 59089
	L1D_cache_core[21]: Access = 266887, Miss = 178947, Miss_rate = 0.670, Pending_hits = 5758, Reservation_fails = 67037
	L1D_cache_core[22]: Access = 268695, Miss = 176455, Miss_rate = 0.657, Pending_hits = 5727, Reservation_fails = 62584
	L1D_cache_core[23]: Access = 270382, Miss = 180632, Miss_rate = 0.668, Pending_hits = 5707, Reservation_fails = 64573
	L1D_cache_core[24]: Access = 269805, Miss = 173992, Miss_rate = 0.645, Pending_hits = 5974, Reservation_fails = 55070
	L1D_cache_core[25]: Access = 269988, Miss = 172715, Miss_rate = 0.640, Pending_hits = 5769, Reservation_fails = 41054
	L1D_cache_core[26]: Access = 266869, Miss = 176076, Miss_rate = 0.660, Pending_hits = 5719, Reservation_fails = 59908
	L1D_cache_core[27]: Access = 261629, Miss = 168647, Miss_rate = 0.645, Pending_hits = 5633, Reservation_fails = 45236
	L1D_cache_core[28]: Access = 264078, Miss = 170824, Miss_rate = 0.647, Pending_hits = 5822, Reservation_fails = 61001
	L1D_cache_core[29]: Access = 271079, Miss = 169598, Miss_rate = 0.626, Pending_hits = 5756, Reservation_fails = 44801
	L1D_total_cache_accesses = 8002938
	L1D_total_cache_misses = 5214097
	L1D_total_cache_miss_rate = 0.6515
	L1D_total_cache_pending_hits = 172381
	L1D_total_cache_reservation_fails = 1694086
	L1D_cache_data_port_util = 0.118
	L1D_cache_fill_port_util = 0.207
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2446975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 172381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2917266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1569178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1665152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 172381
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 169485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 124908
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 375333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7201774
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801164

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 910733
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 658445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 124908
ctas_completed 44403, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
11380, 10950, 11940, 11945, 11552, 10980, 11066, 11753, 11966, 10975, 11164, 12027, 10008, 11329, 11434, 11342, 10933, 11681, 10169, 10337, 11388, 11186, 12384, 11236, 12675, 11770, 10985, 11576, 12223, 10728, 10976, 10246, 
gpgpu_n_tot_thrd_icount = 350189280
gpgpu_n_tot_w_icount = 10943415
gpgpu_n_stall_shd_mem = 1816180
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4582418
gpgpu_n_mem_write_global = 801164
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16430656
gpgpu_n_store_insn = 3200835
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37092864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1594177
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 222003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2797655	W0_Idle:1599665	W0_Scoreboard:73184993	W1:2002453	W2:910845	W3:591890	W4:435107	W5:344362	W6:284358	W7:250169	W8:213434	W9:184355	W10:160207	W11:138333	W12:120476	W13:105376	W14:95283	W15:89541	W16:83403	W17:79603	W18:72943	W19:72025	W20:65549	W21:63690	W22:59151	W23:57226	W24:50824	W25:47096	W26:40818	W27:37583	W28:27868	W29:23541	W30:18155	W31:9616	W32:4208135
single_issue_nums: WS0:2731061	WS1:2742851	WS2:2732936	WS3:2736567	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36659344 {8:4582418,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32046560 {40:801164,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 183296720 {40:4582418,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6409312 {8:801164,}
maxmflatency = 4073 
max_icnt2mem_latency = 1922 
maxmrqlatency = 1636 
max_icnt2sh_latency = 234 
averagemflatency = 331 
avg_icnt2mem_latency = 66 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 6 
mrq_lat_table:827202 	54137 	73031 	113043 	267023 	207613 	165028 	95603 	48604 	7502 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2547886 	2474366 	311009 	44432 	5889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4320649 	464495 	384062 	209094 	5001 	281 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3354784 	1025947 	573173 	289911 	105546 	27962 	6259 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	1371 	62 	12 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        66        65        66        65        64        65        70        70        64        64        64        64        65        65 
dram[1]:        64        65        65        65        65        65        66        68        70        70        65        64        65        67        65        65 
dram[2]:        64        65        65        64        65        65        65        68        70        70        64        64        73        64        65        65 
dram[3]:        65        64        64        64        71        67        64        71        69        69        64        64        65        65        65        65 
dram[4]:        64        64        64        64        64        71        66        70        70        69        64        64        64        65        64        64 
dram[5]:        64        64        65        65        64        67        66        65        69        69        64        64        65        64        65        65 
dram[6]:        64        64        64        65        64        65        65        68        68        68        64        64        66        70        65        66 
dram[7]:        64        66        64        64        64        65        67        65        67        69        64        64        64        64        64        64 
dram[8]:        65        65        65        64        67        65        65        68        68        67        64        65        64        64        64        64 
dram[9]:        64        65        65        64        64        67        65        64        68        68        65        64        74        65        64        64 
dram[10]:        64        65        65        64        64        65        64        64        68        68        64        64        65        64        64        64 
dram[11]:        65        64        64        65        64        66        65        64        68        68        64        64        64        73        65        65 
maximum service time to same row:
dram[0]:     12051     12053     11885     11892     12584     12594     12643     12661     13130     13144      6513      6540      7221      7278     12431     12447 
dram[1]:     12106     12094     11904     11913     12572     12579     12710     12723     13218     13218      6639      6596      7281      7259     12415     12431 
dram[2]:     12053     12056     11994     11997     12507     12510     12672     12650     13034     13034      6602      6641      7207      7207     12452     12455 
dram[3]:     12043     12075     11993     11994     12520     12515     12654     12685     13080     13065      6680      6649      7182      7248     12462     12472 
dram[4]:     12027     12059     11940     11945     12603     12613     12679     12827     13284     13284      6511      6572      7267      7213     12416     12416 
dram[5]:     12013     12044     11971     11981     12520     12507     12780     12785     13149     13158      6691      6656      7145      7127     12407     12439 
dram[6]:     12015     12005     11926     11944     12507     12503     12776     12733     13089     13084      6132      6671      7161      7103     12414     12425 
dram[7]:     12137     12115     11929     11947     12537     12528     12757     12767     13104     13094      6663      6672      7101      7100     12438     12459 
dram[8]:     12070     12083     11908     11934     12525     12535     12726     12682     13216     13205      6501      6547      7315      7361     12444     12462 
dram[9]:     12013     12030     11910     11925     12517     12530     12722     12733     13255     13256      6596      6561      7367      7342     12460     12466 
dram[10]:     12041     12050     11899     11903     12459     12478     12758     12740     13154     13172      6609      6636      7269      7257     12425     12446 
dram[11]:     12033     12036     11909     11913     12468     12497     12694     12722     13167     13168      6557      6560      7308      7329     12455     12469 
average row accesses per activate:
dram[0]:  2.839127  2.736163  2.981853  2.981713  2.998344  2.893558  2.875195  2.807624  2.725212  2.860919  2.871653  2.850087  2.841950  2.889185  2.897288  2.819621 
dram[1]:  2.856696  2.800225  3.061124  3.064452  2.951861  2.949206  2.802561  2.821773  2.779028  2.797267  2.839061  2.808395  2.798336  2.848031  2.788787  2.800672 
dram[2]:  2.770297  2.786074  2.965267  2.982332  2.912906  2.918069  2.753529  2.775584  2.727884  2.814342  2.853470  2.799713  2.788489  2.812822  2.818130  2.842270 
dram[3]:  2.820771  2.855206  2.926077  2.965823  2.959243  2.929336  2.776765  2.802655  2.770255  2.845758  2.797408  2.918639  2.864140  2.880304  2.784040  2.908267 
dram[4]:  2.839798  2.793593  2.970681  3.030303  3.086143  2.979526  2.785546  2.823995  2.811455  2.792415  2.856651  2.853900  2.817533  2.776245  2.856365  2.866142 
dram[5]:  2.846489  2.863297  3.028786  2.967467  3.041096  2.991928  2.785309  2.830956  2.745587  2.756802  2.836516  2.872520  2.791906  2.796081  2.863231  2.869108 
dram[6]:  2.729025  2.839886  2.939786  2.983307  2.946485  2.954413  2.795785  2.807786  2.752611  2.774739  2.864511  2.892272  2.797251  2.895715  2.799888  2.786881 
dram[7]:  2.811973  2.790065  3.075280  3.020461  2.882500  2.982445  2.835629  2.817165  2.819170  2.817924  2.922802  2.916001  2.848219  2.862059  2.766080  2.829418 
dram[8]:  2.795160  2.770669  2.940185  3.058416  2.942481  2.915856  2.834743  2.814950  2.741619  2.806751  2.895092  2.887752  2.786435  2.871683  2.844920  2.883319 
dram[9]:  2.847933  2.813914  3.001308  2.945604  2.921458  3.013798  2.834806  2.777778  2.794183  2.772841  2.875501  2.885456  2.866331  2.810834  2.793151  2.838701 
dram[10]:  2.813375  2.788162  2.925237  2.959035  2.966063  2.969717  2.841404  2.855304  2.797860  2.875363  2.811146  2.890379  2.854706  2.733684  2.765608  2.839807 
dram[11]:  2.813359  2.760501  3.004195  2.941214  2.954824  2.903368  2.895280  2.764758  2.755901  2.759867  2.864115  2.834593  2.834932  2.847903  2.810282  2.793170 
average row locality = 1858918/651054 = 2.855244
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      9106      9395      8513      8573      8367      8722      8547      8712      9187      9183      9103      9079      8895      9020      9274      9221 
dram[1]:      9285      9221      8611      8602      8496      8576      8712      8662      9315      9256      9124      9066      8998      8972      9281      9258 
dram[2]:      9227      9197      8651      8557      8528      8495      8662      8567      9352      9142      9207      8983      9109      9112      9231      9196 
dram[3]:      9331      9138      8594      8659      8506      8336      8744      8801      9192      9181      9143      9084      9090      9095      9227      9202 
dram[4]:      9325      9264      8689      8579      8530      8463      8770      8557      9155      9017      9191      9036      9139      9117      9181      9071 
dram[5]:      9052      9228      8555      8666      8386      8551      8627      8611      9016      9160      9013      9055      8999      9112      9191      9352 
dram[6]:      9285      9194      8596      8573      8619      8426      8702      8533      9220      9053      9061      9091      9021      8941      9257      9303 
dram[7]:      9224      9173      8374      8569      8514      8454      8549      8626      9080      9163      9022      9073      9033      9015      9299      9358 
dram[8]:      9162      9443      8529      8563      8457      8608      8666      8563      9268      9201      9062      9110      9194      9100      9331      9253 
dram[9]:      9085      9164      8474      8593      8595      8473      8571      8621      9210      9193      9249      9118      8947      9078      9355      9363 
dram[10]:      9075      9073      8562      8607      8504      8528      8680      8595      9170      9128      9208      9128      8968      9153      9329      9248 
dram[11]:      9247      9150      8587      8530      8448      8534      8554      8636      9131      9218      9027      8994      9027      8923      9287      9295 
total dram reads = 1716073
bank skew: 9443/8336 = 1.13
chip skew: 143510/142526 = 1.01
number of total write accesses:
dram[0]:      2485      2507      2283      2318      2249      2333      2249      2337      2588      2542      2479      2540      2311      2335      2486      2421 
dram[1]:      2485      2471      2300      2321      2281      2293      2263      2257      2626      2528      2565      2475      2398      2327      2446      2424 
dram[2]:      2488      2493      2350      2340      2311      2261      2262      2290      2580      2530      2553      2518      2351      2349      2435      2432 
dram[3]:      2484      2447      2316      2303      2298      2287      2250      2263      2566      2568      2564      2558      2375      2372      2428      2420 
dram[4]:      2516      2470      2352      2284      2294      2273      2323      2304      2484      2504      2550      2545      2368      2425      2458      2426 
dram[5]:      2448      2418      2282      2370      2291      2289      2312      2307      2564      2513      2547      2582      2320      2367      2431      2444 
dram[6]:      2472      2513      2336      2332      2253      2279      2315      2259      2565      2561      2505      2557      2363      2346      2500      2460 
dram[7]:      2510      2465      2249      2358      2248      2297      2315      2256      2528      2541      2545      2594      2353      2320      2465      2447 
dram[8]:      2434      2506      2295      2323      2249      2221      2309      2274      2569      2530      2552      2534      2377      2392      2503      2426 
dram[9]:      2469      2507      2287      2335      2288      2266      2388      2233      2559      2553      2578      2536      2332      2343      2438      2456 
dram[10]:      2458      2471      2309      2287      2219      2246      2277      2274      2542      2507      2579      2566      2340      2362      2496      2470 
dram[11]:      2468      2482      2345      2334      2293      2219      2279      2222      2574      2555      2518      2466      2366      2362      2448      2472 
total dram writes = 462001
bank skew: 2626/2219 = 1.18
chip skew: 38616/38403 = 1.01
average mf latency per bank:
dram[0]:        868       806      1018      1019       913       875       852       816       745       763       758       760       771       745       723       753
dram[1]:        847       859       990      1008       909       884       828       830       730       758       724       729       716       756       712       716
dram[2]:        838       850       967       981       887       923       832       824       727       767       730       750       731       732       708       732
dram[3]:        852       886       978       985       932       962       809       815       765       759       726       757       735       734       725       744
dram[4]:        855       892       996       999       946       923       827       826       807       786       749       732       737       734       741       742
dram[5]:        875       886       996       960       905       920       789       833       761       762       714       730       732       718       697       702
dram[6]:        863       833       975       957       917       926       819       848       736       754       756       754       748       748      1202       693
dram[7]:        831       856      1035      1030       925       919       839       852       744       758       752       748       742       748       699       726
dram[8]:        869       851      1038      1043       959       900       819       842       747       776       764       748       732       731       724       740
dram[9]:        875       853       983       946       881       910       818       829       734       770       714       740       736       752       723       708
dram[10]:        859       878       953       951       929       902       818       805       763       759       722       727       744       718       711       712
dram[11]:        834       839       967       976       933       931       822       836       733       734       721       752       722       740       696       699
maximum mf latency per bank:
dram[0]:       3363      2844      3544      2969      2952      2963      3001      2956      3196      2896      3007      2966      3222      2966      3188      3075
dram[1]:       2815      3706      2708      3818      2716      3557      2536      3249      2377      3338      2790      3380      3091      3469      3243      3719
dram[2]:       3094      3548      2997      3283      2574      3293      2475      3081      2486      2999      2808      3597      2828      3232      3114      3565
dram[3]:       3370      3732      3208      3531      3218      3636      3200      3441      3122      3316      3021      3394      3122      3440      3588      3643
dram[4]:       3033      3540      3225      3479      3059      3242      3143      2948      2641      3007      2859      2996      2794      2800      3096      3041
dram[5]:       3330      3011      2954      3290      2943      3400      2889      3119      2762      3062      3081      2918      3077      3473      3021      3508
dram[6]:       3309      2696      3422      3000      3705      2762      3202      2827      3146      2655      3197      2517      3609      3137      3604      3029
dram[7]:       3703      3362      4050      3451      3741      3600      3612      3309      3359      3229      3465      3354      4073      3528      3940      3364
dram[8]:       2917      3053      3035      3625      3086      3301      2769      3207      2951      3323      3038      3330      3057      3451      2947      3380
dram[9]:       3014      3049      3084      2894      3141      2710      2949      2635      2939      2539      2937      2897      3090      3034      3388      3185
dram[10]:       3069      3891      2957      3473      3166      3304      2690      3481      2940      3264      2842      3176      3219      3408      3657      3460
dram[11]:       3296      3421      3191      3410      2778      3211      3163      3140      2766      3032      2791      3021      2965      3211      4023      3418
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912806 n_act=54058 n_pre=54042 n_ref_event=0 n_req=154767 n_rd=142897 n_rd_L2_A=0 n_write=0 n_wr_bk=38463 bw_util=0.3304
n_activity=1726814 dram_eff=0.4201
bk0: 9106a 1830633i bk1: 9395a 1809003i bk2: 8513a 1853852i bk3: 8573a 1842134i bk4: 8367a 1858095i bk5: 8722a 1838600i bk6: 8547a 1853949i bk7: 8712a 1826761i bk8: 9187a 1808000i bk9: 9183a 1813445i bk10: 9103a 1819899i bk11: 9079a 1813358i bk12: 8895a 1825162i bk13: 9020a 1829638i bk14: 9274a 1828229i bk15: 9221a 1823406i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650714
Row_Buffer_Locality_read = 0.680693
Row_Buffer_Locality_write = 0.289806
Bank_Level_Parallism = 3.835965
Bank_Level_Parallism_Col = 2.865906
Bank_Level_Parallism_Ready = 1.631851
write_to_read_ratio_blp_rw_average = 0.225931
GrpLevelPara = 2.063277 

BW Util details:
bwutil = 0.330358 
total_CMD = 2195921 
util_bw = 725440 
Wasted_Col = 655639 
Wasted_Row = 202847 
Idle = 611995 

BW Util Bottlenecks: 
RCDc_limit = 697976 
RCDWRc_limit = 53101 
WTRc_limit = 261327 
RTWc_limit = 244936 
CCDLc_limit = 132898 
rwq = 0 
CCDLc_limit_alone = 101556 
WTRc_limit_alone = 246066 
RTWc_limit_alone = 228855 

Commands details: 
total_CMD = 2195921 
n_nop = 1912806 
Read = 142897 
Write = 0 
L2_Alloc = 0 
L2_WB = 38463 
n_act = 54058 
n_pre = 54042 
n_ref = 0 
n_req = 154767 
total_req = 181360 

Dual Bus Interface Util: 
issued_total_row = 108100 
issued_total_col = 181360 
Row_Bus_Util =  0.049228 
CoL_Bus_Util = 0.082589 
Either_Row_CoL_Bus_Util = 0.128928 
Issued_on_Two_Bus_Simul_Util = 0.002889 
issued_two_Eff = 0.022411 
queue_avg = 6.912078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.91208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1911819 n_act=54391 n_pre=54375 n_ref_event=0 n_req=155317 n_rd=143435 n_rd_L2_A=0 n_write=0 n_wr_bk=38460 bw_util=0.3313
n_activity=1729080 dram_eff=0.4208
bk0: 9285a 1824986i bk1: 9221a 1816677i bk2: 8611a 1860278i bk3: 8602a 1852839i bk4: 8496a 1857550i bk5: 8576a 1851566i bk6: 8712a 1828458i bk7: 8662a 1840378i bk8: 9315a 1804235i bk9: 9256a 1804782i bk10: 9124a 1815179i bk11: 9066a 1811182i bk12: 8998a 1819560i bk13: 8972a 1828155i bk14: 9281a 1816609i bk15: 9258a 1819698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649806
Row_Buffer_Locality_read = 0.679953
Row_Buffer_Locality_write = 0.285895
Bank_Level_Parallism = 3.839436
Bank_Level_Parallism_Col = 2.851698
Bank_Level_Parallism_Ready = 1.621711
write_to_read_ratio_blp_rw_average = 0.226130
GrpLevelPara = 2.068504 

BW Util details:
bwutil = 0.331333 
total_CMD = 2195921 
util_bw = 727580 
Wasted_Col = 655896 
Wasted_Row = 205091 
Idle = 607354 

BW Util Bottlenecks: 
RCDc_limit = 701329 
RCDWRc_limit = 52836 
WTRc_limit = 260584 
RTWc_limit = 247455 
CCDLc_limit = 131028 
rwq = 0 
CCDLc_limit_alone = 99962 
WTRc_limit_alone = 245320 
RTWc_limit_alone = 231653 

Commands details: 
total_CMD = 2195921 
n_nop = 1911819 
Read = 143435 
Write = 0 
L2_Alloc = 0 
L2_WB = 38460 
n_act = 54391 
n_pre = 54375 
n_ref = 0 
n_req = 155317 
total_req = 181895 

Dual Bus Interface Util: 
issued_total_row = 108766 
issued_total_col = 181895 
Row_Bus_Util =  0.049531 
CoL_Bus_Util = 0.082833 
Either_Row_CoL_Bus_Util = 0.129377 
Issued_on_Two_Bus_Simul_Util = 0.002987 
issued_two_Eff = 0.023087 
queue_avg = 6.832489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.83249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1911022 n_act=54826 n_pre=54810 n_ref_event=0 n_req=155122 n_rd=143216 n_rd_L2_A=0 n_write=0 n_wr_bk=38543 bw_util=0.3311
n_activity=1729956 dram_eff=0.4203
bk0: 9227a 1822334i bk1: 9197a 1820717i bk2: 8651a 1847919i bk3: 8557a 1850120i bk4: 8528a 1844396i bk5: 8495a 1846193i bk6: 8662a 1832282i bk7: 8567a 1840344i bk8: 9352a 1809651i bk9: 9142a 1810972i bk10: 9207a 1815900i bk11: 8983a 1815289i bk12: 9109a 1827778i bk13: 9112a 1821249i bk14: 9231a 1827069i bk15: 9196a 1824902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646562
Row_Buffer_Locality_read = 0.676922
Row_Buffer_Locality_write = 0.281371
Bank_Level_Parallism = 3.830806
Bank_Level_Parallism_Col = 2.827163
Bank_Level_Parallism_Ready = 1.617111
write_to_read_ratio_blp_rw_average = 0.222344
GrpLevelPara = 2.057841 

BW Util details:
bwutil = 0.331085 
total_CMD = 2195921 
util_bw = 727036 
Wasted_Col = 661485 
Wasted_Row = 201810 
Idle = 605590 

BW Util Bottlenecks: 
RCDc_limit = 708876 
RCDWRc_limit = 54192 
WTRc_limit = 263919 
RTWc_limit = 242230 
CCDLc_limit = 130033 
rwq = 0 
CCDLc_limit_alone = 99934 
WTRc_limit_alone = 249036 
RTWc_limit_alone = 227014 

Commands details: 
total_CMD = 2195921 
n_nop = 1911022 
Read = 143216 
Write = 0 
L2_Alloc = 0 
L2_WB = 38543 
n_act = 54826 
n_pre = 54810 
n_ref = 0 
n_req = 155122 
total_req = 181759 

Dual Bus Interface Util: 
issued_total_row = 109636 
issued_total_col = 181759 
Row_Bus_Util =  0.049927 
CoL_Bus_Util = 0.082771 
Either_Row_CoL_Bus_Util = 0.129740 
Issued_on_Two_Bus_Simul_Util = 0.002958 
issued_two_Eff = 0.022801 
queue_avg = 6.733512 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.73351
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912011 n_act=54267 n_pre=54251 n_ref_event=0 n_req=155216 n_rd=143323 n_rd_L2_A=0 n_write=0 n_wr_bk=38499 bw_util=0.3312
n_activity=1727790 dram_eff=0.4209
bk0: 9331a 1814733i bk1: 9138a 1826508i bk2: 8594a 1849537i bk3: 8659a 1850518i bk4: 8506a 1853390i bk5: 8336a 1849795i bk6: 8744a 1842966i bk7: 8801a 1832073i bk8: 9192a 1800968i bk9: 9181a 1812558i bk10: 9143a 1820113i bk11: 9084a 1818820i bk12: 9090a 1823264i bk13: 9095a 1821822i bk14: 9227a 1822348i bk15: 9202a 1823685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650378
Row_Buffer_Locality_read = 0.680086
Row_Buffer_Locality_write = 0.292357
Bank_Level_Parallism = 3.837954
Bank_Level_Parallism_Col = 2.863724
Bank_Level_Parallism_Ready = 1.630360
write_to_read_ratio_blp_rw_average = 0.225044
GrpLevelPara = 2.062824 

BW Util details:
bwutil = 0.331200 
total_CMD = 2195921 
util_bw = 727288 
Wasted_Col = 656822 
Wasted_Row = 201689 
Idle = 610122 

BW Util Bottlenecks: 
RCDc_limit = 703507 
RCDWRc_limit = 52056 
WTRc_limit = 261764 
RTWc_limit = 240301 
CCDLc_limit = 131095 
rwq = 0 
CCDLc_limit_alone = 99671 
WTRc_limit_alone = 245835 
RTWc_limit_alone = 224806 

Commands details: 
total_CMD = 2195921 
n_nop = 1912011 
Read = 143323 
Write = 0 
L2_Alloc = 0 
L2_WB = 38499 
n_act = 54267 
n_pre = 54251 
n_ref = 0 
n_req = 155216 
total_req = 181822 

Dual Bus Interface Util: 
issued_total_row = 108518 
issued_total_col = 181822 
Row_Bus_Util =  0.049418 
CoL_Bus_Util = 0.082800 
Either_Row_CoL_Bus_Util = 0.129290 
Issued_on_Two_Bus_Simul_Util = 0.002928 
issued_two_Eff = 0.022648 
queue_avg = 6.915508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.91551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912649 n_act=54079 n_pre=54063 n_ref_event=0 n_req=155024 n_rd=143084 n_rd_L2_A=0 n_write=0 n_wr_bk=38576 bw_util=0.3309
n_activity=1730468 dram_eff=0.4199
bk0: 9325a 1812979i bk1: 9264a 1805599i bk2: 8689a 1836021i bk3: 8579a 1848332i bk4: 8530a 1850865i bk5: 8463a 1841077i bk6: 8770a 1826307i bk7: 8557a 1835161i bk8: 9155a 1811646i bk9: 9017a 1804051i bk10: 9191a 1806055i bk11: 9036a 1811863i bk12: 9139a 1818402i bk13: 9117a 1808602i bk14: 9181a 1824826i bk15: 9071a 1820927i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651157
Row_Buffer_Locality_read = 0.681334
Row_Buffer_Locality_write = 0.289531
Bank_Level_Parallism = 3.903364
Bank_Level_Parallism_Col = 2.904611
Bank_Level_Parallism_Ready = 1.647200
write_to_read_ratio_blp_rw_average = 0.227700
GrpLevelPara = 2.081345 

BW Util details:
bwutil = 0.330904 
total_CMD = 2195921 
util_bw = 726640 
Wasted_Col = 652399 
Wasted_Row = 207397 
Idle = 609485 

BW Util Bottlenecks: 
RCDc_limit = 697465 
RCDWRc_limit = 52722 
WTRc_limit = 254748 
RTWc_limit = 256406 
CCDLc_limit = 130538 
rwq = 0 
CCDLc_limit_alone = 98959 
WTRc_limit_alone = 239826 
RTWc_limit_alone = 239749 

Commands details: 
total_CMD = 2195921 
n_nop = 1912649 
Read = 143084 
Write = 0 
L2_Alloc = 0 
L2_WB = 38576 
n_act = 54079 
n_pre = 54063 
n_ref = 0 
n_req = 155024 
total_req = 181660 

Dual Bus Interface Util: 
issued_total_row = 108142 
issued_total_col = 181660 
Row_Bus_Util =  0.049247 
CoL_Bus_Util = 0.082726 
Either_Row_CoL_Bus_Util = 0.128999 
Issued_on_Two_Bus_Simul_Util = 0.002974 
issued_two_Eff = 0.023052 
queue_avg = 7.234992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.23499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1913162 n_act=53940 n_pre=53924 n_ref_event=0 n_req=154457 n_rd=142574 n_rd_L2_A=0 n_write=0 n_wr_bk=38485 bw_util=0.3298
n_activity=1726868 dram_eff=0.4194
bk0: 9052a 1833543i bk1: 9228a 1827514i bk2: 8555a 1863340i bk3: 8666a 1848956i bk4: 8386a 1861972i bk5: 8551a 1847792i bk6: 8627a 1844936i bk7: 8611a 1836624i bk8: 9016a 1821922i bk9: 9160a 1811555i bk10: 9013a 1820035i bk11: 9055a 1823629i bk12: 8999a 1832620i bk13: 9112a 1822985i bk14: 9191a 1842220i bk15: 9352a 1826731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650777
Row_Buffer_Locality_read = 0.681092
Row_Buffer_Locality_write = 0.287049
Bank_Level_Parallism = 3.780499
Bank_Level_Parallism_Col = 2.821075
Bank_Level_Parallism_Ready = 1.611598
write_to_read_ratio_blp_rw_average = 0.223764
GrpLevelPara = 2.057879 

BW Util details:
bwutil = 0.329810 
total_CMD = 2195921 
util_bw = 724236 
Wasted_Col = 656172 
Wasted_Row = 202744 
Idle = 612769 

BW Util Bottlenecks: 
RCDc_limit = 698409 
RCDWRc_limit = 54739 
WTRc_limit = 261453 
RTWc_limit = 240534 
CCDLc_limit = 130841 
rwq = 0 
CCDLc_limit_alone = 100147 
WTRc_limit_alone = 246648 
RTWc_limit_alone = 224645 

Commands details: 
total_CMD = 2195921 
n_nop = 1913162 
Read = 142574 
Write = 0 
L2_Alloc = 0 
L2_WB = 38485 
n_act = 53940 
n_pre = 53924 
n_ref = 0 
n_req = 154457 
total_req = 181059 

Dual Bus Interface Util: 
issued_total_row = 107864 
issued_total_col = 181059 
Row_Bus_Util =  0.049120 
CoL_Bus_Util = 0.082452 
Either_Row_CoL_Bus_Util = 0.128766 
Issued_on_Two_Bus_Simul_Util = 0.002807 
issued_two_Eff = 0.021799 
queue_avg = 6.593102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.5931
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912160 n_act=54446 n_pre=54430 n_ref_event=0 n_req=154830 n_rd=142875 n_rd_L2_A=0 n_write=0 n_wr_bk=38616 bw_util=0.3306
n_activity=1728030 dram_eff=0.4201
bk0: 9285a 1807917i bk1: 9194a 1817581i bk2: 8596a 1840622i bk3: 8573a 1844940i bk4: 8619a 1848056i bk5: 8426a 1846796i bk6: 8702a 1828648i bk7: 8533a 1841069i bk8: 9220a 1805671i bk9: 9053a 1814741i bk10: 9061a 1820024i bk11: 9091a 1817064i bk12: 9021a 1816414i bk13: 8941a 1821651i bk14: 9257a 1812655i bk15: 9303a 1811419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648350
Row_Buffer_Locality_read = 0.677844
Row_Buffer_Locality_write = 0.295859
Bank_Level_Parallism = 3.889622
Bank_Level_Parallism_Col = 2.891267
Bank_Level_Parallism_Ready = 1.628856
write_to_read_ratio_blp_rw_average = 0.227863
GrpLevelPara = 2.072217 

BW Util details:
bwutil = 0.330597 
total_CMD = 2195921 
util_bw = 725964 
Wasted_Col = 654542 
Wasted_Row = 202637 
Idle = 612778 

BW Util Bottlenecks: 
RCDc_limit = 701171 
RCDWRc_limit = 53799 
WTRc_limit = 264490 
RTWc_limit = 251353 
CCDLc_limit = 132399 
rwq = 0 
CCDLc_limit_alone = 100696 
WTRc_limit_alone = 248967 
RTWc_limit_alone = 235173 

Commands details: 
total_CMD = 2195921 
n_nop = 1912160 
Read = 142875 
Write = 0 
L2_Alloc = 0 
L2_WB = 38616 
n_act = 54446 
n_pre = 54430 
n_ref = 0 
n_req = 154830 
total_req = 181491 

Dual Bus Interface Util: 
issued_total_row = 108876 
issued_total_col = 181491 
Row_Bus_Util =  0.049581 
CoL_Bus_Util = 0.082649 
Either_Row_CoL_Bus_Util = 0.129222 
Issued_on_Two_Bus_Simul_Util = 0.003008 
issued_two_Eff = 0.023280 
queue_avg = 7.082595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.08259
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1913608 n_act=53798 n_pre=53782 n_ref_event=0 n_req=154423 n_rd=142526 n_rd_L2_A=0 n_write=0 n_wr_bk=38491 bw_util=0.3297
n_activity=1725823 dram_eff=0.4195
bk0: 9224a 1821306i bk1: 9173a 1814651i bk2: 8374a 1872303i bk3: 8569a 1847676i bk4: 8514a 1846618i bk5: 8454a 1845898i bk6: 8549a 1842924i bk7: 8626a 1839413i bk8: 9080a 1822654i bk9: 9163a 1812206i bk10: 9022a 1826486i bk11: 9073a 1818049i bk12: 9033a 1827053i bk13: 9015a 1832605i bk14: 9299a 1819087i bk15: 9358a 1820465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651619
Row_Buffer_Locality_read = 0.681595
Row_Buffer_Locality_write = 0.292511
Bank_Level_Parallism = 3.820598
Bank_Level_Parallism_Col = 2.870682
Bank_Level_Parallism_Ready = 1.622830
write_to_read_ratio_blp_rw_average = 0.227124
GrpLevelPara = 2.069359 

BW Util details:
bwutil = 0.329733 
total_CMD = 2195921 
util_bw = 724068 
Wasted_Col = 651856 
Wasted_Row = 205887 
Idle = 614110 

BW Util Bottlenecks: 
RCDc_limit = 694598 
RCDWRc_limit = 53253 
WTRc_limit = 262022 
RTWc_limit = 245878 
CCDLc_limit = 132097 
rwq = 0 
CCDLc_limit_alone = 100140 
WTRc_limit_alone = 246373 
RTWc_limit_alone = 229570 

Commands details: 
total_CMD = 2195921 
n_nop = 1913608 
Read = 142526 
Write = 0 
L2_Alloc = 0 
L2_WB = 38491 
n_act = 53798 
n_pre = 53782 
n_ref = 0 
n_req = 154423 
total_req = 181017 

Dual Bus Interface Util: 
issued_total_row = 107580 
issued_total_col = 181017 
Row_Bus_Util =  0.048991 
CoL_Bus_Util = 0.082433 
Either_Row_CoL_Bus_Util = 0.128562 
Issued_on_Two_Bus_Simul_Util = 0.002862 
issued_two_Eff = 0.022259 
queue_avg = 6.829620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.82962
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1911810 n_act=54383 n_pre=54367 n_ref_event=0 n_req=155427 n_rd=143510 n_rd_L2_A=0 n_write=0 n_wr_bk=38494 bw_util=0.3315
n_activity=1729056 dram_eff=0.421
bk0: 9162a 1823336i bk1: 9443a 1803400i bk2: 8529a 1849880i bk3: 8563a 1855771i bk4: 8457a 1848719i bk5: 8608a 1842682i bk6: 8666a 1843836i bk7: 8563a 1836431i bk8: 9268a 1803529i bk9: 9201a 1804285i bk10: 9062a 1816841i bk11: 9110a 1814105i bk12: 9194a 1815789i bk13: 9100a 1822708i bk14: 9331a 1819114i bk15: 9253a 1819604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650106
Row_Buffer_Locality_read = 0.680308
Row_Buffer_Locality_write = 0.286398
Bank_Level_Parallism = 3.867351
Bank_Level_Parallism_Col = 2.862421
Bank_Level_Parallism_Ready = 1.638410
write_to_read_ratio_blp_rw_average = 0.223521
GrpLevelPara = 2.069189 

BW Util details:
bwutil = 0.331531 
total_CMD = 2195921 
util_bw = 728016 
Wasted_Col = 653826 
Wasted_Row = 204219 
Idle = 609860 

BW Util Bottlenecks: 
RCDc_limit = 699107 
RCDWRc_limit = 53896 
WTRc_limit = 261436 
RTWc_limit = 243218 
CCDLc_limit = 131626 
rwq = 0 
CCDLc_limit_alone = 100420 
WTRc_limit_alone = 246230 
RTWc_limit_alone = 227218 

Commands details: 
total_CMD = 2195921 
n_nop = 1911810 
Read = 143510 
Write = 0 
L2_Alloc = 0 
L2_WB = 38494 
n_act = 54383 
n_pre = 54367 
n_ref = 0 
n_req = 155427 
total_req = 182004 

Dual Bus Interface Util: 
issued_total_row = 108750 
issued_total_col = 182004 
Row_Bus_Util =  0.049524 
CoL_Bus_Util = 0.082883 
Either_Row_CoL_Bus_Util = 0.129381 
Issued_on_Two_Bus_Simul_Util = 0.003025 
issued_two_Eff = 0.023382 
queue_avg = 7.057317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.05732
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912114 n_act=54237 n_pre=54221 n_ref_event=0 n_req=155045 n_rd=143089 n_rd_L2_A=0 n_write=0 n_wr_bk=38568 bw_util=0.3309
n_activity=1724338 dram_eff=0.4214
bk0: 9085a 1830178i bk1: 9164a 1821235i bk2: 8474a 1862567i bk3: 8593a 1845880i bk4: 8595a 1853921i bk5: 8473a 1853303i bk6: 8571a 1842039i bk7: 8621a 1837292i bk8: 9210a 1817683i bk9: 9193a 1808220i bk10: 9249a 1818164i bk11: 9118a 1820824i bk12: 8947a 1831327i bk13: 9078a 1822317i bk14: 9355a 1813298i bk15: 9363a 1815499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.650185
Row_Buffer_Locality_read = 0.680297
Row_Buffer_Locality_write = 0.289813
Bank_Level_Parallism = 3.827020
Bank_Level_Parallism_Col = 2.836945
Bank_Level_Parallism_Ready = 1.600822
write_to_read_ratio_blp_rw_average = 0.225625
GrpLevelPara = 2.059201 

BW Util details:
bwutil = 0.330899 
total_CMD = 2195921 
util_bw = 726628 
Wasted_Col = 654448 
Wasted_Row = 201869 
Idle = 612976 

BW Util Bottlenecks: 
RCDc_limit = 698612 
RCDWRc_limit = 53925 
WTRc_limit = 259973 
RTWc_limit = 238567 
CCDLc_limit = 129828 
rwq = 0 
CCDLc_limit_alone = 100463 
WTRc_limit_alone = 245649 
RTWc_limit_alone = 223526 

Commands details: 
total_CMD = 2195921 
n_nop = 1912114 
Read = 143089 
Write = 0 
L2_Alloc = 0 
L2_WB = 38568 
n_act = 54237 
n_pre = 54221 
n_ref = 0 
n_req = 155045 
total_req = 181657 

Dual Bus Interface Util: 
issued_total_row = 108458 
issued_total_col = 181657 
Row_Bus_Util =  0.049391 
CoL_Bus_Util = 0.082725 
Either_Row_CoL_Bus_Util = 0.129243 
Issued_on_Two_Bus_Simul_Util = 0.002873 
issued_two_Eff = 0.022226 
queue_avg = 6.724998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912601 n_act=54285 n_pre=54269 n_ref_event=0 n_req=154821 n_rd=142956 n_rd_L2_A=0 n_write=0 n_wr_bk=38403 bw_util=0.3304
n_activity=1727214 dram_eff=0.42
bk0: 9075a 1819807i bk1: 9073a 1815466i bk2: 8562a 1846489i bk3: 8607a 1844488i bk4: 8504a 1858013i bk5: 8528a 1842758i bk6: 8680a 1839137i bk7: 8595a 1840200i bk8: 9170a 1814564i bk9: 9128a 1814166i bk10: 9208a 1814063i bk11: 9128a 1817938i bk12: 8968a 1823572i bk13: 9153a 1812899i bk14: 9329a 1800164i bk15: 9248a 1818847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.649369
Row_Buffer_Locality_read = 0.679174
Row_Buffer_Locality_write = 0.290266
Bank_Level_Parallism = 3.877626
Bank_Level_Parallism_Col = 2.860050
Bank_Level_Parallism_Ready = 1.614094
write_to_read_ratio_blp_rw_average = 0.227241
GrpLevelPara = 2.069893 

BW Util details:
bwutil = 0.330356 
total_CMD = 2195921 
util_bw = 725436 
Wasted_Col = 652942 
Wasted_Row = 202911 
Idle = 614632 

BW Util Bottlenecks: 
RCDc_limit = 698030 
RCDWRc_limit = 53979 
WTRc_limit = 264386 
RTWc_limit = 243246 
CCDLc_limit = 130661 
rwq = 0 
CCDLc_limit_alone = 100749 
WTRc_limit_alone = 249397 
RTWc_limit_alone = 228323 

Commands details: 
total_CMD = 2195921 
n_nop = 1912601 
Read = 142956 
Write = 0 
L2_Alloc = 0 
L2_WB = 38403 
n_act = 54285 
n_pre = 54269 
n_ref = 0 
n_req = 154821 
total_req = 181359 

Dual Bus Interface Util: 
issued_total_row = 108554 
issued_total_col = 181359 
Row_Bus_Util =  0.049434 
CoL_Bus_Util = 0.082589 
Either_Row_CoL_Bus_Util = 0.129021 
Issued_on_Two_Bus_Simul_Util = 0.003002 
issued_two_Eff = 0.023271 
queue_avg = 6.793955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.79395
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2195921 n_nop=1912740 n_act=54344 n_pre=54328 n_ref_event=0 n_req=154469 n_rd=142588 n_rd_L2_A=0 n_write=0 n_wr_bk=38403 bw_util=0.3297
n_activity=1729648 dram_eff=0.4186
bk0: 9247a 1828214i bk1: 9150a 1816761i bk2: 8587a 1852379i bk3: 8530a 1852631i bk4: 8448a 1858787i bk5: 8534a 1847269i bk6: 8554a 1848043i bk7: 8636a 1834728i bk8: 9131a 1814694i bk9: 9218a 1804475i bk10: 9027a 1822562i bk11: 8994a 1819572i bk12: 9027a 1825550i bk13: 8923a 1831004i bk14: 9287a 1827529i bk15: 9295a 1817703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.648188
Row_Buffer_Locality_read = 0.678774
Row_Buffer_Locality_write = 0.281121
Bank_Level_Parallism = 3.806834
Bank_Level_Parallism_Col = 2.819892
Bank_Level_Parallism_Ready = 1.607327
write_to_read_ratio_blp_rw_average = 0.224307
GrpLevelPara = 2.051984 

BW Util details:
bwutil = 0.329686 
total_CMD = 2195921 
util_bw = 723964 
Wasted_Col = 659630 
Wasted_Row = 205264 
Idle = 607063 

BW Util Bottlenecks: 
RCDc_limit = 702619 
RCDWRc_limit = 53760 
WTRc_limit = 264381 
RTWc_limit = 242443 
CCDLc_limit = 131111 
rwq = 0 
CCDLc_limit_alone = 100507 
WTRc_limit_alone = 249318 
RTWc_limit_alone = 226902 

Commands details: 
total_CMD = 2195921 
n_nop = 1912740 
Read = 142588 
Write = 0 
L2_Alloc = 0 
L2_WB = 38403 
n_act = 54344 
n_pre = 54328 
n_ref = 0 
n_req = 154469 
total_req = 180991 

Dual Bus Interface Util: 
issued_total_row = 108672 
issued_total_col = 180991 
Row_Bus_Util =  0.049488 
CoL_Bus_Util = 0.082421 
Either_Row_CoL_Bus_Util = 0.128958 
Issued_on_Two_Bus_Simul_Util = 0.002952 
issued_two_Eff = 0.022890 
queue_avg = 6.707387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=6.70739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 226125, Miss = 87167, Miss_rate = 0.385, Pending_hits = 590, Reservation_fails = 0
L2_cache_bank[1]: Access = 221572, Miss = 88239, Miss_rate = 0.398, Pending_hits = 169, Reservation_fails = 758
L2_cache_bank[2]: Access = 222886, Miss = 88239, Miss_rate = 0.396, Pending_hits = 201, Reservation_fails = 46
L2_cache_bank[3]: Access = 222452, Miss = 87865, Miss_rate = 0.395, Pending_hits = 184, Reservation_fails = 1165
L2_cache_bank[4]: Access = 222764, Miss = 88288, Miss_rate = 0.396, Pending_hits = 578, Reservation_fails = 218
L2_cache_bank[5]: Access = 223370, Miss = 87503, Miss_rate = 0.392, Pending_hits = 185, Reservation_fails = 183
L2_cache_bank[6]: Access = 223397, Miss = 88121, Miss_rate = 0.394, Pending_hits = 209, Reservation_fails = 331
L2_cache_bank[7]: Access = 224591, Miss = 87845, Miss_rate = 0.391, Pending_hits = 187, Reservation_fails = 8
L2_cache_bank[8]: Access = 226345, Miss = 88376, Miss_rate = 0.390, Pending_hits = 637, Reservation_fails = 881
L2_cache_bank[9]: Access = 223589, Miss = 87444, Miss_rate = 0.391, Pending_hits = 197, Reservation_fails = 649
L2_cache_bank[10]: Access = 221699, Miss = 87159, Miss_rate = 0.393, Pending_hits = 171, Reservation_fails = 761
L2_cache_bank[11]: Access = 222955, Miss = 88090, Miss_rate = 0.395, Pending_hits = 189, Reservation_fails = 898
L2_cache_bank[12]: Access = 246173, Miss = 88096, Miss_rate = 0.358, Pending_hits = 584, Reservation_fails = 703
L2_cache_bank[13]: Access = 222671, Miss = 87500, Miss_rate = 0.393, Pending_hits = 187, Reservation_fails = 191
L2_cache_bank[14]: Access = 222391, Miss = 87446, Miss_rate = 0.393, Pending_hits = 176, Reservation_fails = 772
L2_cache_bank[15]: Access = 225153, Miss = 87791, Miss_rate = 0.390, Pending_hits = 192, Reservation_fails = 1111
L2_cache_bank[16]: Access = 227855, Miss = 88085, Miss_rate = 0.387, Pending_hits = 596, Reservation_fails = 563
L2_cache_bank[17]: Access = 223139, Miss = 88058, Miss_rate = 0.395, Pending_hits = 194, Reservation_fails = 642
L2_cache_bank[18]: Access = 221966, Miss = 87930, Miss_rate = 0.396, Pending_hits = 178, Reservation_fails = 272
L2_cache_bank[19]: Access = 222166, Miss = 87908, Miss_rate = 0.396, Pending_hits = 169, Reservation_fails = 139
L2_cache_bank[20]: Access = 224052, Miss = 87833, Miss_rate = 0.392, Pending_hits = 590, Reservation_fails = 458
L2_cache_bank[21]: Access = 221550, Miss = 87703, Miss_rate = 0.396, Pending_hits = 179, Reservation_fails = 684
L2_cache_bank[22]: Access = 222140, Miss = 87740, Miss_rate = 0.395, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[23]: Access = 222581, Miss = 87460, Miss_rate = 0.393, Pending_hits = 157, Reservation_fails = 614
L2_total_cache_accesses = 5383582
L2_total_cache_misses = 2107886
L2_total_cache_miss_rate = 0.3915
L2_total_cache_pending_hits = 6867
L2_total_cache_reservation_fails = 12047
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2859478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 511158
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1204915
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6867
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 119733
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 272080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4582418
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 801164
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2619
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 9428
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.084

icnt_total_pkts_mem_to_simt=5383582
icnt_total_pkts_simt_to_mem=5383582
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5383582
Req_Network_cycles = 856302
Req_Network_injected_packets_per_cycle =       6.2870 
Req_Network_conflicts_per_cycle =       2.3050
Req_Network_conflicts_per_cycle_util =       2.7755
Req_Bank_Level_Parallism =       7.5702
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.7489
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.4008

Reply_Network_injected_packets_num = 5383582
Reply_Network_cycles = 856302
Reply_Network_injected_packets_per_cycle =        6.2870
Reply_Network_conflicts_per_cycle =        3.3849
Reply_Network_conflicts_per_cycle_util =       4.0556
Reply_Bank_Level_Parallism =       7.5328
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0768
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2096
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 44 sec (1544 sec)
gpgpu_simulation_rate = 106219 (inst/sec)
gpgpu_simulation_rate = 554 (cycle/sec)
gpgpu_silicon_slowdown = 2463898x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
number of iterations: 6
kernel + memcpy time 1543946.766138 ms
GPGPU-Sim: *** exit detected ***
