#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f7eece05a60 .scope module, "register_tb" "register_tb" 2 4;
 .timescale -9 -11;
P_0x7f7eece01c10 .param/l "period" 1 2 30, +C4<00000000000000000000000000010100>;
v0x7f7eece231e0_0 .var "ALU_IN", 7 0;
v0x7f7eece232b0_0 .var "OR2", 7 0;
v0x7f7eece23340_0 .var "clk", 0 0;
v0x7f7eece233f0_0 .net "dataout_A", 7 0, L_0x7f7eece238b0;  1 drivers
v0x7f7eece234a0_0 .net "dataout_B", 7 0, L_0x7f7eece23920;  1 drivers
v0x7f7eece23570_0 .var "enab", 1 0;
v0x7f7eece23620_0 .var "mux_sel", 2 0;
v0x7f7eece236d0_0 .var "reg_sel", 2 0;
v0x7f7eece23780_0 .var "seg", 2 0;
S_0x7f7eece00030 .scope module, "reg1" "register1" 2 17, 3 1 0, S_0x7f7eece05a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "OR2"
    .port_info 2 /INPUT 8 "ALU_IN"
    .port_info 3 /INPUT 3 "mux_sel"
    .port_info 4 /INPUT 3 "reg_sel"
    .port_info 5 /INPUT 2 "enab"
    .port_info 6 /INPUT 3 "seg"
    .port_info 7 /OUTPUT 8 "dataout_A"
    .port_info 8 /OUTPUT 8 "dataout_B"
L_0x7f7eece238b0 .functor BUFZ 8, v0x7f7eece22a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f7eece23920 .functor BUFZ 8, v0x7f7eece22c10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f7eece12cf0_0 .net "ALU_IN", 7 0, v0x7f7eece231e0_0;  1 drivers
v0x7f7eece22880_0 .net "OR2", 7 0, v0x7f7eece232b0_0;  1 drivers
v0x7f7eece22920_0 .net "clk", 0 0, v0x7f7eece23340_0;  1 drivers
v0x7f7eece229d0_0 .net "dataout_A", 7 0, L_0x7f7eece238b0;  alias, 1 drivers
v0x7f7eece22a70_0 .var "dataout_A1", 7 0;
v0x7f7eece22b60_0 .net "dataout_B", 7 0, L_0x7f7eece23920;  alias, 1 drivers
v0x7f7eece22c10_0 .var "dataout_B1", 7 0;
v0x7f7eece22cc0_0 .net "enab", 1 0, v0x7f7eece23570_0;  1 drivers
v0x7f7eece22d70_0 .net "mux_sel", 2 0, v0x7f7eece23620_0;  1 drivers
v0x7f7eece22e80_0 .net "reg_sel", 2 0, v0x7f7eece236d0_0;  1 drivers
v0x7f7eece22f30 .array "regmemory", 0 7, 2 0;
v0x7f7eece23050_0 .net "seg", 2 0, v0x7f7eece23780_0;  1 drivers
v0x7f7eece22f30_0 .array/port v0x7f7eece22f30, 0;
v0x7f7eece22f30_1 .array/port v0x7f7eece22f30, 1;
E_0x7f7eece0ddf0/0 .event edge, v0x7f7eece22cc0_0, v0x7f7eece22d70_0, v0x7f7eece22f30_0, v0x7f7eece22f30_1;
v0x7f7eece22f30_2 .array/port v0x7f7eece22f30, 2;
v0x7f7eece22f30_3 .array/port v0x7f7eece22f30, 3;
v0x7f7eece22f30_4 .array/port v0x7f7eece22f30, 4;
v0x7f7eece22f30_5 .array/port v0x7f7eece22f30, 5;
E_0x7f7eece0ddf0/1 .event edge, v0x7f7eece22f30_2, v0x7f7eece22f30_3, v0x7f7eece22f30_4, v0x7f7eece22f30_5;
v0x7f7eece22f30_6 .array/port v0x7f7eece22f30, 6;
v0x7f7eece22f30_7 .array/port v0x7f7eece22f30, 7;
E_0x7f7eece0ddf0/2 .event edge, v0x7f7eece22f30_6, v0x7f7eece22f30_7, v0x7f7eece23050_0, v0x7f7eece22e80_0;
E_0x7f7eece0ddf0/3 .event edge, v0x7f7eece22880_0, v0x7f7eece12cf0_0;
E_0x7f7eece0ddf0 .event/or E_0x7f7eece0ddf0/0, E_0x7f7eece0ddf0/1, E_0x7f7eece0ddf0/2, E_0x7f7eece0ddf0/3;
    .scope S_0x7f7eece00030;
T_0 ;
    %wait E_0x7f7eece0ddf0;
    %load/vec4 v0x7f7eece22cc0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f7eece22f30, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f7eece22cc0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x7f7eece22d70_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7eece22f30, 4;
    %load/vec4 v0x7f7eece23050_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7f7eece22f30, 4, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f7eece22d70_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x7f7eece22e80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f7eece22f30, 4;
    %load/vec4 v0x7f7eece23050_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7f7eece22f30, 4, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f7eece22d70_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x7f7eece22880_0;
    %pad/u 3;
    %load/vec4 v0x7f7eece23050_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7f7eece22f30, 4, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7f7eece22d70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v0x7f7eece12cf0_0;
    %pad/u 3;
    %load/vec4 v0x7f7eece23050_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x7f7eece22f30, 4, 0;
T_0.10 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f7eece22cc0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.12, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f7eece22f30, 4;
    %pad/u 8;
    %store/vec4 v0x7f7eece22a70_0, 0, 8;
    %load/vec4 v0x7f7eece23050_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x7f7eece22f30, 4;
    %pad/u 8;
    %store/vec4 v0x7f7eece22c10_0, 0, 8;
T_0.12 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f7eece05a60;
T_1 ;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7eece23340_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7eece23340_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7eece05a60;
T_2 ;
    %vpi_call 2 42 "$dumpfile", "register.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f7eece05a60 {0 0 0};
    %vpi_call 2 44 "$monitor", "dataout_A ->%d,dataout_B -> %d,enab -> %d,seg -> %d,mux_sel -> %d", v0x7f7eece233f0_0, v0x7f7eece234a0_0, v0x7f7eece23570_0, v0x7f7eece23780_0, v0x7f7eece23620_0 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7f7eece232b0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece23620_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f7eece23620_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece236d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f7eece23620_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece236d0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x7f7eece231e0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f7eece23620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %delay 2000, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f7eece23570_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f7eece23780_0, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_tb.v";
    "register1.v";
