TimeQuest Timing Analyzer report for AP9
Wed Mar  1 23:27:13 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 13. Slow 1200mV 85C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 22. Slow 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'
 30. Fast 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; AP9                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; clock_divider:clock_manager_dut|reg1Mhz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clock_manager_dut|reg1Mhz } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                            ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 181.23 MHz ; 181.23 MHz      ; clock_divider:clock_manager_dut|reg1Mhz ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                              ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -4.518 ; -850.999      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                              ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.403 ; 0.000         ;
+-----------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.285 ; -278.845      ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.518 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.302      ; 5.818      ;
; -4.515 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.302      ; 5.815      ;
; -4.479 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.386      ;
; -4.479 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.386      ;
; -4.479 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.386      ;
; -4.479 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.386      ;
; -4.479 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.386      ;
; -4.477 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.285      ; 5.760      ;
; -4.476 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.383      ;
; -4.476 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.383      ;
; -4.476 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.383      ;
; -4.476 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.383      ;
; -4.476 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.383      ;
; -4.474 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.285      ; 5.757      ;
; -4.449 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.092     ; 5.355      ;
; -4.447 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.302      ; 5.747      ;
; -4.440 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.092     ; 5.346      ;
; -4.408 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.315      ;
; -4.408 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.315      ;
; -4.408 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.315      ;
; -4.408 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.315      ;
; -4.408 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.315      ;
; -4.406 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.285      ; 5.689      ;
; -4.390 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 5.317      ;
; -4.386 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 5.313      ;
; -4.383 ; cpu_v:cpu_v_dut|IR[7]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 5.302      ;
; -4.377 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 5.304      ;
; -4.373 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 5.300      ;
; -4.362 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.301      ; 5.661      ;
; -4.356 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.700      ;
; -4.356 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.700      ;
; -4.356 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.700      ;
; -4.353 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.697      ;
; -4.353 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.697      ;
; -4.353 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.697      ;
; -4.323 ; cpu_v:cpu_v_dut|IR[14]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.092     ; 5.229      ;
; -4.322 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 5.249      ;
; -4.321 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.284      ; 5.603      ;
; -4.318 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 5.245      ;
; -4.296 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.615      ;
; -4.296 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.615      ;
; -4.296 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.615      ;
; -4.296 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.615      ;
; -4.296 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.615      ;
; -4.285 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.629      ;
; -4.285 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.629      ;
; -4.285 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.346      ; 5.629      ;
; -4.283 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.602      ;
; -4.283 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.602      ;
; -4.283 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.602      ;
; -4.283 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.602      ;
; -4.283 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.602      ;
; -4.282 ; cpu_v:cpu_v_dut|Rn[6][11] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.532     ; 4.748      ;
; -4.278 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.355      ; 5.631      ;
; -4.278 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.355      ; 5.631      ;
; -4.275 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.355      ; 5.628      ;
; -4.275 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.355      ; 5.628      ;
; -4.274 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.302      ; 5.574      ;
; -4.253 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.603      ;
; -4.253 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.603      ;
; -4.253 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.603      ;
; -4.253 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.603      ;
; -4.253 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.603      ;
; -4.253 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.603      ;
; -4.250 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.600      ;
; -4.250 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.600      ;
; -4.250 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.600      ;
; -4.250 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.600      ;
; -4.250 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.600      ;
; -4.250 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.352      ; 5.600      ;
; -4.235 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.142      ;
; -4.235 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.142      ;
; -4.235 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.142      ;
; -4.235 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.142      ;
; -4.235 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.091     ; 5.142      ;
; -4.233 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.285      ; 5.516      ;
; -4.228 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.547      ;
; -4.228 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.547      ;
; -4.228 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.547      ;
; -4.228 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.547      ;
; -4.228 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.321      ; 5.547      ;
; -4.224 ; cpu_v:cpu_v_dut|Rn[6][8]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.532     ; 4.690      ;
; -4.219 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.343      ; 5.560      ;
; -4.219 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.343      ; 5.560      ;
; -4.219 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.343      ; 5.560      ;
; -4.213 ; cpu_v:cpu_v_dut|IR[14]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.301      ; 5.512      ;
; -4.209 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 5.135      ;
; -4.207 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[3][10]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.314      ; 5.519      ;
; -4.207 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[3][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.314      ; 5.519      ;
; -4.207 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[3][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.314      ; 5.519      ;
; -4.207 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[3][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.314      ; 5.519      ;
; -4.207 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.355      ; 5.560      ;
; -4.207 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.355      ; 5.560      ;
; -4.206 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.343      ; 5.547      ;
; -4.206 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.343      ; 5.547      ;
; -4.206 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.343      ; 5.547      ;
; -4.200 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.345      ; 5.543      ;
; -4.200 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.345      ; 5.543      ;
; -4.200 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.345      ; 5.543      ;
; -4.196 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.072     ; 5.122      ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                                ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.403 ; cpu_v:cpu_v_dut|data_debug[14]         ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v:cpu_v_dut|data_debug[11]         ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v:cpu_v_dut|data_debug[0]          ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v:cpu_v_dut|wire_RW                ; cpu_v:cpu_v_dut|wire_RW                ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|processing_instruction ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 0.674      ;
; 0.503 ; cpu_v:cpu_v_dut|END[13]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.134      ; 0.823      ;
; 0.503 ; cpu_v:cpu_v_dut|END[7]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.819      ;
; 0.504 ; cpu_v:cpu_v_dut|END[9]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.820      ;
; 0.505 ; cpu_v:cpu_v_dut|END[5]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.130      ; 0.821      ;
; 0.586 ; cpu_v:cpu_v_dut|END[1]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.134      ; 0.906      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.638 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.922      ;
; 0.639 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.923      ;
; 0.639 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.923      ;
; 0.640 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.924      ;
; 0.640 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.925      ;
; 0.641 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.925      ;
; 0.643 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.927      ;
; 0.643 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.927      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.644 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.928      ;
; 0.665 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[0]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 0.949      ;
; 0.686 ; cpu_v:cpu_v_dut|END[14]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.134      ; 1.006      ;
; 0.687 ; cpu_v:cpu_v_dut|END[4]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.134      ; 1.007      ;
; 0.799 ; cpu_v:cpu_v_dut|END[3]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.526      ; 1.511      ;
; 0.864 ; cpu_v:cpu_v_dut|END[15]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.526      ; 1.576      ;
; 0.897 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.117      ; 1.200      ;
; 0.908 ; cpu_v:cpu_v_dut|END[10]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.134      ; 1.228      ;
; 0.925 ; cpu_v:cpu_v_dut|END[12]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.134      ; 1.245      ;
; 0.953 ; cpu_v:cpu_v_dut|IR[13]                 ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.078      ; 1.217      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.956 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.240      ;
; 0.957 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.241      ;
; 0.958 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.242      ;
; 0.958 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.242      ;
; 0.967 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.251      ;
; 0.969 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.253      ;
; 0.970 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.254      ;
; 0.970 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.254      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.255      ;
; 0.972 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.256      ;
; 0.974 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.258      ;
; 0.975 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.259      ;
; 0.975 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.259      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 0.976 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.260      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.361      ;
; 1.078 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.362      ;
; 1.079 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.363      ;
; 1.079 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.363      ;
; 1.082 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.366      ;
; 1.082 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.366      ;
; 1.082 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.366      ;
; 1.083 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.367      ;
; 1.084 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.368      ;
; 1.084 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.368      ;
; 1.093 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.377      ;
; 1.095 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.379      ;
; 1.096 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.380      ;
; 1.096 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.380      ;
; 1.097 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.381      ;
; 1.097 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.381      ;
; 1.097 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.381      ;
; 1.098 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.382      ;
; 1.100 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.384      ;
; 1.101 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.385      ;
; 1.101 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.385      ;
; 1.102 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.386      ;
; 1.102 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.386      ;
; 1.138 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 1.404      ;
; 1.138 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 1.404      ;
; 1.138 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.080      ; 1.404      ;
; 1.172 ; cpu_v:cpu_v_dut|stage[7]               ; cpu_v:cpu_v_dut|stage[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.081      ; 1.439      ;
; 1.197 ; cpu_v:cpu_v_dut|IR[12]                 ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.078      ; 1.461      ;
; 1.203 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.487      ;
; 1.203 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.487      ;
; 1.203 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.487      ;
; 1.204 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.488      ;
; 1.205 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.489      ;
; 1.205 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.489      ;
; 1.208 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.492      ;
; 1.208 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.492      ;
; 1.208 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.492      ;
; 1.210 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.494      ;
; 1.210 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.494      ;
; 1.215 ; cpu_v:cpu_v_dut|IR[10]                 ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.078      ; 1.479      ;
; 1.219 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.098      ; 1.503      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                             ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 198.85 MHz ; 198.85 MHz      ; clock_divider:clock_manager_dut|reg1Mhz ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -4.029 ; -756.567      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.353 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.285 ; -278.845      ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                 ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.029 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.302      ;
; -4.025 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.298      ;
; -3.997 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.917      ;
; -3.997 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.917      ;
; -3.997 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.917      ;
; -3.997 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.917      ;
; -3.997 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.917      ;
; -3.993 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.913      ;
; -3.993 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.913      ;
; -3.993 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.913      ;
; -3.993 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.913      ;
; -3.993 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.913      ;
; -3.989 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.909      ;
; -3.984 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.264      ; 5.247      ;
; -3.980 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.264      ; 5.243      ;
; -3.965 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.238      ;
; -3.948 ; cpu_v:cpu_v_dut|IR[7]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.071     ; 4.876      ;
; -3.933 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.853      ;
; -3.933 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.853      ;
; -3.933 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.853      ;
; -3.933 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.853      ;
; -3.933 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.853      ;
; -3.924 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.197      ;
; -3.921 ; cpu_v:cpu_v_dut|Rn[6][11] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.484     ; 4.436      ;
; -3.920 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.264      ; 5.183      ;
; -3.896 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.816      ;
; -3.891 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.826      ;
; -3.890 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.825      ;
; -3.881 ; cpu_v:cpu_v_dut|Rn[6][8]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.484     ; 4.396      ;
; -3.879 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.264      ; 5.142      ;
; -3.875 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.190      ;
; -3.875 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.190      ;
; -3.875 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.190      ;
; -3.871 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.186      ;
; -3.871 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.186      ;
; -3.871 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.186      ;
; -3.868 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.803      ;
; -3.856 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.791      ;
; -3.831 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.766      ;
; -3.830 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.765      ;
; -3.819 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.092      ;
; -3.811 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.126      ;
; -3.811 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.126      ;
; -3.811 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.126      ;
; -3.802 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.326      ; 5.127      ;
; -3.802 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.326      ; 5.127      ;
; -3.800 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.091      ;
; -3.800 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.091      ;
; -3.800 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.091      ;
; -3.800 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.091      ;
; -3.800 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.091      ;
; -3.798 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.326      ; 5.123      ;
; -3.798 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.326      ; 5.123      ;
; -3.797 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.088      ;
; -3.797 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.088      ;
; -3.797 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.088      ;
; -3.797 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.088      ;
; -3.797 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.088      ;
; -3.796 ; cpu_v:cpu_v_dut|IR[14]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.069      ;
; -3.787 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.707      ;
; -3.787 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.707      ;
; -3.787 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.707      ;
; -3.787 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.707      ;
; -3.787 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.707      ;
; -3.780 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.102      ;
; -3.780 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.102      ;
; -3.780 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.102      ;
; -3.780 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.102      ;
; -3.780 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.102      ;
; -3.780 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.102      ;
; -3.778 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|stage[3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.703      ;
; -3.776 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.274      ; 5.049      ;
; -3.776 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.098      ;
; -3.776 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.098      ;
; -3.776 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.098      ;
; -3.776 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.098      ;
; -3.776 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.098      ;
; -3.776 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.323      ; 5.098      ;
; -3.775 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|stage[4]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.700      ;
; -3.774 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.264      ; 5.037      ;
; -3.770 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.085      ;
; -3.770 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.085      ;
; -3.770 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.316      ; 5.085      ;
; -3.768 ; cpu_v:cpu_v_dut|IR[14]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.688      ;
; -3.763 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.698      ;
; -3.754 ; cpu_v:cpu_v_dut|IR[4]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.080     ; 4.673      ;
; -3.751 ; cpu_v:cpu_v_dut|IR[14]    ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.264      ; 5.014      ;
; -3.751 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.064     ; 4.686      ;
; -3.740 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.031      ;
; -3.740 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.031      ;
; -3.740 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.031      ;
; -3.740 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.031      ;
; -3.740 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.292      ; 5.031      ;
; -3.738 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|stage[1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.074     ; 4.663      ;
; -3.738 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.326      ; 5.063      ;
; -3.738 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.326      ; 5.063      ;
; -3.736 ; cpu_v:cpu_v_dut|IR[12]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.079     ; 4.656      ;
; -3.734 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.313      ; 5.046      ;
; -3.734 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.313      ; 5.046      ;
; -3.734 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.313      ; 5.046      ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                                 ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.353 ; cpu_v:cpu_v_dut|data_debug[14]         ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|data_debug[11]         ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|data_debug[0]          ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; cpu_v:cpu_v_dut|wire_RW                ; cpu_v:cpu_v_dut|wire_RW                ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.363 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|processing_instruction ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 0.608      ;
; 0.458 ; cpu_v:cpu_v_dut|END[13]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 0.754      ;
; 0.458 ; cpu_v:cpu_v_dut|END[9]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.121      ; 0.750      ;
; 0.458 ; cpu_v:cpu_v_dut|END[7]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.121      ; 0.750      ;
; 0.459 ; cpu_v:cpu_v_dut|END[5]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.121      ; 0.751      ;
; 0.533 ; cpu_v:cpu_v_dut|END[1]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 0.829      ;
; 0.581 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.842      ;
; 0.581 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.842      ;
; 0.581 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.842      ;
; 0.582 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.843      ;
; 0.582 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.843      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.844      ;
; 0.583 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.844      ;
; 0.585 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.846      ;
; 0.585 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.846      ;
; 0.586 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.847      ;
; 0.586 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.847      ;
; 0.586 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.847      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.848      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.848      ;
; 0.587 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.848      ;
; 0.603 ; cpu_v:cpu_v_dut|END[14]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 0.899      ;
; 0.604 ; cpu_v:cpu_v_dut|END[4]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 0.900      ;
; 0.606 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[0]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 0.867      ;
; 0.713 ; cpu_v:cpu_v_dut|END[3]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.481      ; 1.365      ;
; 0.792 ; cpu_v:cpu_v_dut|END[15]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.481      ; 1.444      ;
; 0.815 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.107      ; 1.093      ;
; 0.816 ; cpu_v:cpu_v_dut|END[12]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 1.112      ;
; 0.818 ; cpu_v:cpu_v_dut|END[10]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.125      ; 1.114      ;
; 0.865 ; cpu_v:cpu_v_dut|IR[13]                 ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 1.107      ;
; 0.867 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.128      ;
; 0.867 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.128      ;
; 0.867 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.128      ;
; 0.868 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.129      ;
; 0.870 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.131      ;
; 0.871 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.132      ;
; 0.872 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.133      ;
; 0.872 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.133      ;
; 0.873 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.134      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.135      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.135      ;
; 0.874 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.135      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.136      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.136      ;
; 0.875 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.136      ;
; 0.882 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.143      ;
; 0.884 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.145      ;
; 0.885 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.146      ;
; 0.885 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.146      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.147      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.147      ;
; 0.886 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.147      ;
; 0.966 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.227      ;
; 0.966 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.227      ;
; 0.966 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.227      ;
; 0.967 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.228      ;
; 0.969 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.230      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.232      ;
; 0.971 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.232      ;
; 0.977 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.238      ;
; 0.977 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.238      ;
; 0.978 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.239      ;
; 0.980 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.241      ;
; 0.981 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.242      ;
; 0.982 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.243      ;
; 0.982 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.243      ;
; 0.983 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.244      ;
; 0.984 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.245      ;
; 0.984 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.245      ;
; 0.985 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.246      ;
; 0.985 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.246      ;
; 0.985 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.246      ;
; 0.992 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.253      ;
; 0.994 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.255      ;
; 0.995 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.256      ;
; 0.995 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.256      ;
; 0.996 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.257      ;
; 0.996 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.257      ;
; 1.048 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 1.292      ;
; 1.048 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 1.292      ;
; 1.048 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.073      ; 1.292      ;
; 1.063 ; cpu_v:cpu_v_dut|stage[7]               ; cpu_v:cpu_v_dut|stage[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.074      ; 1.308      ;
; 1.076 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.337      ;
; 1.076 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.337      ;
; 1.077 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.338      ;
; 1.079 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.340      ;
; 1.081 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.342      ;
; 1.081 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.342      ;
; 1.087 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.348      ;
; 1.087 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.348      ;
; 1.090 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.351      ;
; 1.091 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.352      ;
; 1.092 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.353      ;
; 1.092 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.353      ;
; 1.093 ; cpu_v:cpu_v_dut|IR[12]                 ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.071      ; 1.335      ;
; 1.093 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.090      ; 1.354      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.786 ; -302.603      ;
+-----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                               ;
+-----------------------------------------+-------+---------------+
; Clock                                   ; Slack ; End Point TNS ;
+-----------------------------------------+-------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; 0.181 ; 0.000         ;
+-----------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clock_divider:clock_manager_dut|reg1Mhz ; -1.000 ; -217.000      ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                 ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                             ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.786 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.725      ;
; -1.773 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.712      ;
; -1.756 ; cpu_v:cpu_v_dut|IR[7]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.042     ; 2.701      ;
; -1.720 ; cpu_v:cpu_v_dut|IR[14]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.659      ;
; -1.703 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.140      ; 2.830      ;
; -1.693 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.131      ; 2.811      ;
; -1.691 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.140      ; 2.818      ;
; -1.681 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.131      ; 2.799      ;
; -1.662 ; cpu_v:cpu_v_dut|Rn[6][11] ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.257     ; 2.392      ;
; -1.655 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.140      ; 2.782      ;
; -1.654 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.593      ;
; -1.654 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.593      ;
; -1.654 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.593      ;
; -1.654 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.593      ;
; -1.654 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.593      ;
; -1.645 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.131      ; 2.763      ;
; -1.642 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.581      ;
; -1.642 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.581      ;
; -1.642 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.581      ;
; -1.642 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.581      ;
; -1.642 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.581      ;
; -1.632 ; cpu_v:cpu_v_dut|IR[12]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.571      ;
; -1.631 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.778      ;
; -1.631 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.778      ;
; -1.631 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.778      ;
; -1.624 ; cpu_v:cpu_v_dut|Rn[6][6]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.054     ; 2.557      ;
; -1.619 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.766      ;
; -1.619 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.766      ;
; -1.619 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.766      ;
; -1.618 ; cpu_v:cpu_v_dut|Rn[6][8]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.257     ; 2.348      ;
; -1.618 ; cpu_v:cpu_v_dut|Rn[6][7]  ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.257     ; 2.348      ;
; -1.609 ; cpu_v:cpu_v_dut|IR[5]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.548      ;
; -1.607 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.558      ;
; -1.606 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.545      ;
; -1.606 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.545      ;
; -1.606 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.545      ;
; -1.606 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[2]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.545      ;
; -1.606 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[0]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.545      ;
; -1.605 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.037     ; 2.555      ;
; -1.595 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.534      ;
; -1.595 ; cpu_v:cpu_v_dut|IR[4]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.534      ;
; -1.595 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.546      ;
; -1.593 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.037     ; 2.543      ;
; -1.583 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.730      ;
; -1.583 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][3]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.730      ;
; -1.583 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[2][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.160      ; 2.730      ;
; -1.582 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.521      ;
; -1.581 ; cpu_v:cpu_v_dut|Rn[2][14] ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.269     ; 2.299      ;
; -1.581 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.166      ; 2.734      ;
; -1.581 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.166      ; 2.734      ;
; -1.581 ; cpu_v:cpu_v_dut|IR[4]     ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[7]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.520      ;
; -1.580 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.717      ;
; -1.580 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.717      ;
; -1.580 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.717      ;
; -1.580 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.717      ;
; -1.580 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.717      ;
; -1.575 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.140      ; 2.702      ;
; -1.573 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.140      ; 2.700      ;
; -1.569 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.166      ; 2.722      ;
; -1.569 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.166      ; 2.722      ;
; -1.568 ; cpu_v:cpu_v_dut|IR[4]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[8]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.507      ;
; -1.568 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.705      ;
; -1.568 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.705      ;
; -1.568 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.705      ;
; -1.568 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.705      ;
; -1.568 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[7][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.150      ; 2.705      ;
; -1.565 ; cpu_v:cpu_v_dut|stage[2]  ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.131      ; 2.683      ;
; -1.563 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.131      ; 2.681      ;
; -1.562 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|Rn[6][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.140      ; 2.689      ;
; -1.559 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[7][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.036     ; 2.510      ;
; -1.557 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[6][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.037     ; 2.507      ;
; -1.552 ; cpu_v:cpu_v_dut|IR[11]    ; cpu_v:cpu_v_dut|Rn[5][7]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.131      ; 2.670      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[10] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[1]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[3]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[4]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[9]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[15] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[14] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[5]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[13] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.550 ; cpu_v:cpu_v_dut|IR[15]    ; cpu_v:cpu_v_dut|bus_RAM_DATA_IN[12] ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.035     ; 2.502      ;
; -1.546 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.697      ;
; -1.546 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.697      ;
; -1.546 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.697      ;
; -1.546 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.697      ;
; -1.546 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.697      ;
; -1.546 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.697      ;
; -1.543 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.158      ; 2.688      ;
; -1.543 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.158      ; 2.688      ;
; -1.543 ; cpu_v:cpu_v_dut|stage[3]  ; cpu_v:cpu_v_dut|Rn[7][9]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.158      ; 2.688      ;
; -1.542 ; cpu_v:cpu_v_dut|IR[5]     ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[6]  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; -0.048     ; 2.481      ;
; -1.534 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.685      ;
; -1.534 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][0]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.685      ;
; -1.534 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][1]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.685      ;
; -1.534 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][15]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.685      ;
; -1.534 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][14]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.685      ;
; -1.534 ; cpu_v:cpu_v_dut|stage[1]  ; cpu_v:cpu_v_dut|Rn[5][11]           ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.164      ; 2.685      ;
; -1.533 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[4][6]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.166      ; 2.686      ;
; -1.533 ; cpu_v:cpu_v_dut|stage[0]  ; cpu_v:cpu_v_dut|Rn[4][5]            ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 1.000        ; 0.166      ; 2.686      ;
+--------+---------------------------+-------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clock_manager_dut|reg1Mhz'                                                                                                                                                 ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.181 ; cpu_v:cpu_v_dut|data_debug[14]         ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|data_debug[11]         ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|data_debug[0]          ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; cpu_v:cpu_v_dut|wire_RW                ; cpu_v:cpu_v_dut|wire_RW                ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|processing_instruction ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.314      ;
; 0.225 ; cpu_v:cpu_v_dut|END[13]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[13]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.375      ;
; 0.225 ; cpu_v:cpu_v_dut|END[9]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[9]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.064      ; 0.373      ;
; 0.225 ; cpu_v:cpu_v_dut|END[5]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[5]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.064      ; 0.373      ;
; 0.226 ; cpu_v:cpu_v_dut|END[7]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[7]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.064      ; 0.374      ;
; 0.266 ; cpu_v:cpu_v_dut|END[1]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[1]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.416      ;
; 0.290 ; cpu_v:cpu_v_dut|PC[15]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.291 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.292 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.426      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.428      ;
; 0.294 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.428      ;
; 0.303 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[0]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.437      ;
; 0.308 ; cpu_v:cpu_v_dut|END[14]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[14]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.458      ;
; 0.309 ; cpu_v:cpu_v_dut|END[4]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.459      ;
; 0.339 ; cpu_v:cpu_v_dut|END[3]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.253      ; 0.676      ;
; 0.378 ; cpu_v:cpu_v_dut|END[15]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[15]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.253      ; 0.715      ;
; 0.403 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.060      ; 0.547      ;
; 0.409 ; cpu_v:cpu_v_dut|END[10]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.559      ;
; 0.415 ; cpu_v:cpu_v_dut|END[12]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.066      ; 0.565      ;
; 0.427 ; cpu_v:cpu_v_dut|IR[13]                 ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.552      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.440 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.574      ;
; 0.441 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.575      ;
; 0.441 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.575      ;
; 0.450 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[1]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.584      ;
; 0.450 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.584      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[14]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.451 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.585      ;
; 0.452 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.586      ;
; 0.452 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.586      ;
; 0.453 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[2]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.587      ;
; 0.453 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.587      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.454 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.588      ;
; 0.455 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.589      ;
; 0.455 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.589      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[13]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.503 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.637      ;
; 0.504 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.638      ;
; 0.504 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.638      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.506 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.640      ;
; 0.507 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.641      ;
; 0.507 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.641      ;
; 0.516 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[3]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.650      ;
; 0.516 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.650      ;
; 0.517 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.651      ;
; 0.517 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.651      ;
; 0.517 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.651      ;
; 0.518 ; cpu_v:cpu_v_dut|PC[12]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.652      ;
; 0.518 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.652      ;
; 0.519 ; cpu_v:cpu_v_dut|PC[0]                  ; cpu_v:cpu_v_dut|PC[4]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.653      ;
; 0.519 ; cpu_v:cpu_v_dut|PC[6]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.653      ;
; 0.520 ; cpu_v:cpu_v_dut|PC[4]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; cpu_v:cpu_v_dut|PC[2]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.654      ;
; 0.520 ; cpu_v:cpu_v_dut|PC[8]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.654      ;
; 0.521 ; cpu_v:cpu_v_dut|PC[10]                 ; cpu_v:cpu_v_dut|PC[14]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.655      ;
; 0.523 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[11]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.648      ;
; 0.523 ; cpu_v:cpu_v_dut|processing_instruction ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.648      ;
; 0.530 ; cpu_v:cpu_v_dut|stage[7]               ; cpu_v:cpu_v_dut|stage[7]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.656      ;
; 0.545 ; cpu_v:cpu_v_dut|IR[12]                 ; cpu_v:cpu_v_dut|data_debug[14]         ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.670      ;
; 0.563 ; cpu_v:cpu_v_dut|IR[10]                 ; cpu_v:cpu_v_dut|data_debug[0]          ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.041      ; 0.688      ;
; 0.567 ; cpu_v:cpu_v_dut|END[11]                ; cpu_v:cpu_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; -0.153     ; 0.498      ;
; 0.568 ; cpu_v:cpu_v_dut|stage[2]               ; cpu_v:cpu_v_dut|stage[2]               ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.042      ; 0.694      ;
; 0.569 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[9]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.703      ;
; 0.569 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[7]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.703      ;
; 0.569 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[5]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.703      ;
; 0.569 ; cpu_v:cpu_v_dut|PC[11]                 ; cpu_v:cpu_v_dut|PC[15]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.703      ;
; 0.570 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[11]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.704      ;
; 0.570 ; cpu_v:cpu_v_dut|PC[9]                  ; cpu_v:cpu_v_dut|PC[13]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.704      ;
; 0.572 ; cpu_v:cpu_v_dut|PC[5]                  ; cpu_v:cpu_v_dut|PC[10]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.706      ;
; 0.572 ; cpu_v:cpu_v_dut|PC[3]                  ; cpu_v:cpu_v_dut|PC[8]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.706      ;
; 0.572 ; cpu_v:cpu_v_dut|PC[1]                  ; cpu_v:cpu_v_dut|PC[6]                  ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.706      ;
; 0.573 ; cpu_v:cpu_v_dut|PC[7]                  ; cpu_v:cpu_v_dut|PC[12]                 ; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 0.000        ; 0.050      ; 0.707      ;
+-------+----------------------------------------+----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                         ; -4.518   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:clock_manager_dut|reg1Mhz ; -4.518   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                          ; -850.999 ; 0.0   ; 0.0      ; 0.0     ; -278.845            ;
;  clock_divider:clock_manager_dut|reg1Mhz ; -850.999 ; 0.000 ; N/A      ; N/A     ; -278.845            ;
+------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wire_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clock__50Mhz         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_50Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_25Mhz     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; wire_clock_1Mhz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_clock_1KHz      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_ADDRESS[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_ADDRESS[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_OUT[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_OUT[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; wire_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; bus_RAM_DATA_IN[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; bus_RAM_DATA_IN[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_debug[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; data_debug[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; data_debug[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 16441    ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; 16441    ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 228   ; 228  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                   ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; Target                                  ; Clock                                   ; Type ; Status      ;
+-----------------------------------------+-----------------------------------------+------+-------------+
; clock_divider:clock_manager_dut|reg1Mhz ; clock_divider:clock_manager_dut|reg1Mhz ; Base ; Constrained ;
+-----------------------------------------+-----------------------------------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; bus_RAM_ADDRESS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1KHz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1Mhz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_25Mhz     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                   ;
+----------------------+---------------------------------------------------------------------------------------+
; Output Port          ; Comment                                                                               ;
+----------------------+---------------------------------------------------------------------------------------+
; bus_RAM_ADDRESS[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_ADDRESS[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_IN[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bus_RAM_DATA_OUT[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_debug[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1KHz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_1Mhz      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wire_clock_25Mhz     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Wed Mar  1 23:27:10 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:clock_manager_dut|reg1Mhz clock_divider:clock_manager_dut|reg1Mhz
Warning (332125): Found combinational loop of 2 nodes File: /home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v Line: 3
    Warning (332126): Node "clock_gen_dut|clk_out~0|combout"
    Warning (332126): Node "clock_gen_dut|clk_out~0|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.518            -850.999 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285            -278.845 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.029            -756.567 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.285
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.285            -278.845 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.786            -302.603 clock_divider:clock_manager_dut|reg1Mhz 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clock_divider:clock_manager_dut|reg1Mhz 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000            -217.000 clock_divider:clock_manager_dut|reg1Mhz 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 907 megabytes
    Info: Processing ended: Wed Mar  1 23:27:13 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


