Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu5armtbAriel_behav xil_defaultlib.cpu5armtbAriel xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'in0' [E:/arm-processor/arm-processor/cpu5arm.srcs/sources_1/new/cpu5arm.v:235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'in1' [E:/arm-processor/arm-processor/cpu5arm.srcs/sources_1/new/cpu5arm.v:236]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'out' [E:/arm-processor/arm-processor/cpu5arm.srcs/sources_1/new/cpu5arm.v:238]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
