Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Apr 16 10:35:44 2025
| Host         : xavier running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     25.168        0.000                      0                   22        0.263        0.000                      0                   22       14.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        25.168        0.000                      0                   22        0.263        0.000                      0                   22       14.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       25.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.168ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.885ns  (logic 2.084ns (42.663%)  route 2.801ns (57.337%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 34.939 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  FREQ_GENERATOR/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    FREQ_GENERATOR/counter_reg[12]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.122 r  FREQ_GENERATOR/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.122    FREQ_GENERATOR/counter_reg[16]_i_1_n_6
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    34.939    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[17]/C
                         clock pessimism              0.277    35.216    
                         clock uncertainty           -0.035    35.180    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109    35.289    FREQ_GENERATOR/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         35.289    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 25.168    

Slack (MET) :             25.252ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 2.000ns (41.660%)  route 2.801ns (58.340%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 34.939 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  FREQ_GENERATOR/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    FREQ_GENERATOR/counter_reg[12]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.038 r  FREQ_GENERATOR/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.038    FREQ_GENERATOR/counter_reg[16]_i_1_n_5
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    34.939    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[18]/C
                         clock pessimism              0.277    35.216    
                         clock uncertainty           -0.035    35.180    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109    35.289    FREQ_GENERATOR/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         35.289    
                         arrival time                         -10.038    
  -------------------------------------------------------------------
                         slack                                 25.252    

Slack (MET) :             25.272ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 1.980ns (41.415%)  route 2.801ns (58.585%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 34.939 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.799 r  FREQ_GENERATOR/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.799    FREQ_GENERATOR/counter_reg[12]_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.018 r  FREQ_GENERATOR/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.018    FREQ_GENERATOR/counter_reg[16]_i_1_n_7
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.516    34.939    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[16]/C
                         clock pessimism              0.277    35.216    
                         clock uncertainty           -0.035    35.180    
    SLICE_X8Y82          FDCE (Setup_fdce_C_D)        0.109    35.289    FREQ_GENERATOR/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         35.289    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 25.272    

Slack (MET) :             25.283ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.768ns  (logic 1.967ns (41.256%)  route 2.801ns (58.744%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 34.937 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.005 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.005    FREQ_GENERATOR/counter_reg[12]_i_1_n_6
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514    34.937    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[13]/C
                         clock pessimism              0.277    35.214    
                         clock uncertainty           -0.035    35.178    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.109    35.287    FREQ_GENERATOR/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         35.287    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                 25.283    

Slack (MET) :             25.291ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.959ns (41.157%)  route 2.801ns (58.843%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 34.937 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.997 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.997    FREQ_GENERATOR/counter_reg[12]_i_1_n_4
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514    34.937    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[15]/C
                         clock pessimism              0.277    35.214    
                         clock uncertainty           -0.035    35.178    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.109    35.287    FREQ_GENERATOR/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         35.287    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                 25.291    

Slack (MET) :             25.367ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.684ns  (logic 1.883ns (40.202%)  route 2.801ns (59.798%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 34.937 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.921 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.921    FREQ_GENERATOR/counter_reg[12]_i_1_n_5
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514    34.937    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[14]/C
                         clock pessimism              0.277    35.214    
                         clock uncertainty           -0.035    35.178    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.109    35.287    FREQ_GENERATOR/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         35.287    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                 25.367    

Slack (MET) :             25.387ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.863ns (39.946%)  route 2.801ns (60.054%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 34.937 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.682 r  FREQ_GENERATOR/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.682    FREQ_GENERATOR/counter_reg[8]_i_1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.901 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.901    FREQ_GENERATOR/counter_reg[12]_i_1_n_7
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.514    34.937    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[12]/C
                         clock pessimism              0.277    35.214    
                         clock uncertainty           -0.035    35.178    
    SLICE_X8Y81          FDCE (Setup_fdce_C_D)        0.109    35.287    FREQ_GENERATOR/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         35.287    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                 25.387    

Slack (MET) :             25.423ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 1.850ns (39.778%)  route 2.801ns (60.222%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 34.936 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.888 r  FREQ_GENERATOR/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.888    FREQ_GENERATOR/counter_reg[8]_i_1_n_6
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    34.936    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[9]/C
                         clock pessimism              0.301    35.237    
                         clock uncertainty           -0.035    35.201    
    SLICE_X8Y80          FDCE (Setup_fdce_C_D)        0.109    35.310    FREQ_GENERATOR/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         35.310    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                 25.423    

Slack (MET) :             25.431ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.842ns (39.674%)  route 2.801ns (60.326%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 34.936 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.880 r  FREQ_GENERATOR/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.880    FREQ_GENERATOR/counter_reg[8]_i_1_n_4
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    34.936    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[11]/C
                         clock pessimism              0.301    35.237    
                         clock uncertainty           -0.035    35.201    
    SLICE_X8Y80          FDCE (Setup_fdce_C_D)        0.109    35.310    FREQ_GENERATOR/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         35.310    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 25.431    

Slack (MET) :             25.507ns  (required time - arrival time)
  Source:                 FREQ_GENERATOR/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (sys_clk_pin rise@30.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 1.766ns (38.670%)  route 2.801ns (61.330%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 34.936 - 30.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.634     5.237    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.518     5.755 f  FREQ_GENERATOR/counter_reg[8]/Q
                         net (fo=2, routed)           0.818     6.573    FREQ_GENERATOR/counter_reg[8]
    SLICE_X9Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.697 f  FREQ_GENERATOR/display_counter[2]_i_7/O
                         net (fo=2, routed)           0.307     7.004    FREQ_GENERATOR/display_counter[2]_i_7_n_0
    SLICE_X9Y78          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  FREQ_GENERATOR/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     7.762    FREQ_GENERATOR/counter[0]_i_8_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.886 r  FREQ_GENERATOR/counter[0]_i_7/O
                         net (fo=20, routed)          1.042     8.928    FREQ_GENERATOR/counter[0]_i_7_n_0
    SLICE_X8Y79          LUT3 (Prop_lut3_I1_O)        0.124     9.052 r  FREQ_GENERATOR/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     9.052    FREQ_GENERATOR/counter[4]_i_5_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.565 r  FREQ_GENERATOR/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.565    FREQ_GENERATOR/counter_reg[4]_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.804 r  FREQ_GENERATOR/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.804    FREQ_GENERATOR/counter_reg[8]_i_1_n_5
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    31.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    33.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513    34.936    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[10]/C
                         clock pessimism              0.301    35.237    
                         clock uncertainty           -0.035    35.201    
    SLICE_X8Y80          FDCE (Setup_fdce_C_D)        0.109    35.310    FREQ_GENERATOR/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         35.310    
                         arrival time                          -9.804    
  -------------------------------------------------------------------
                         slack                                 25.507    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            DISP_CONTROLLER/display_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.187     1.864    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X6Y78          LUT4 (Prop_lut4_I1_O)        0.043     1.907 r  DISP_CONTROLLER/display_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    DISP_CONTROLLER/display_counter[2]_i_1_n_0
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     2.027    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.131     1.643    DISP_CONTROLLER/display_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            DISP_CONTROLLER/display_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.187     1.864    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X6Y78          LUT4 (Prop_lut4_I1_O)        0.045     1.909 r  DISP_CONTROLLER/display_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    DISP_CONTROLLER/display_counter[1]_i_1_n_0
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.862     2.027    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X6Y78          FDCE (Hold_fdce_C_D)         0.121     1.633    DISP_CONTROLLER/display_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.568     1.487    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  FREQ_GENERATOR/counter_reg[15]/Q
                         net (fo=2, routed)           0.148     1.800    FREQ_GENERATOR/counter_reg[15]
    SLICE_X8Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  FREQ_GENERATOR/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.845    FREQ_GENERATOR/counter[12]_i_2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    FREQ_GENERATOR/counter_reg[12]_i_1_n_4
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[15]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.134     1.621    FREQ_GENERATOR/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.566     1.485    FREQ_GENERATOR/clk
    SLICE_X8Y79          FDCE                                         r  FREQ_GENERATOR/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDCE (Prop_fdce_C_Q)         0.164     1.649 r  FREQ_GENERATOR/counter_reg[7]/Q
                         net (fo=2, routed)           0.148     1.798    FREQ_GENERATOR/counter_reg[7]
    SLICE_X8Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.843 r  FREQ_GENERATOR/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.843    FREQ_GENERATOR/counter[4]_i_2_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.907 r  FREQ_GENERATOR/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    FREQ_GENERATOR/counter_reg[4]_i_1_n_4
    SLICE_X8Y79          FDCE                                         r  FREQ_GENERATOR/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.835     2.000    FREQ_GENERATOR/clk
    SLICE_X8Y79          FDCE                                         r  FREQ_GENERATOR/counter_reg[7]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X8Y79          FDCE (Hold_fdce_C_D)         0.134     1.619    FREQ_GENERATOR/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.567     1.486    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y80          FDCE (Prop_fdce_C_Q)         0.164     1.650 r  FREQ_GENERATOR/counter_reg[11]/Q
                         net (fo=3, routed)           0.149     1.800    FREQ_GENERATOR/counter_reg[11]
    SLICE_X8Y80          LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  FREQ_GENERATOR/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.845    FREQ_GENERATOR/counter[8]_i_2_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.909 r  FREQ_GENERATOR/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    FREQ_GENERATOR/counter_reg[8]_i_1_n_4
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[11]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X8Y80          FDCE (Hold_fdce_C_D)         0.134     1.620    FREQ_GENERATOR/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.275ns (62.194%)  route 0.167ns (37.806%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.488    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164     1.652 f  FREQ_GENERATOR/counter_reg[18]/Q
                         net (fo=21, routed)          0.167     1.819    FREQ_GENERATOR/counter_reg[18]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.864 r  FREQ_GENERATOR/counter[12]_i_4/O
                         net (fo=1, routed)           0.000     1.864    FREQ_GENERATOR/counter[12]_i_4_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.930 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    FREQ_GENERATOR/counter_reg[12]_i_1_n_6
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[13]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.134     1.635    FREQ_GENERATOR/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (62.999%)  route 0.160ns (37.001%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  FREQ_GENERATOR/counter_reg[3]/Q
                         net (fo=3, routed)           0.160     1.809    FREQ_GENERATOR/counter_reg[3]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.854 r  FREQ_GENERATOR/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.854    FREQ_GENERATOR/counter[0]_i_3_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.918 r  FREQ_GENERATOR/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.918    FREQ_GENERATOR/counter_reg[0]_i_1_n_4
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[3]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y78          FDCE (Hold_fdce_C_D)         0.134     1.618    FREQ_GENERATOR/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.279ns (62.254%)  route 0.169ns (37.746%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.488    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164     1.652 f  FREQ_GENERATOR/counter_reg[18]/Q
                         net (fo=21, routed)          0.169     1.821    FREQ_GENERATOR/counter_reg[18]
    SLICE_X8Y81          LUT3 (Prop_lut3_I0_O)        0.045     1.866 r  FREQ_GENERATOR/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.866    FREQ_GENERATOR/counter[12]_i_5_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.936 r  FREQ_GENERATOR/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    FREQ_GENERATOR/counter_reg[12]_i_1_n_7
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[12]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X8Y81          FDCE (Hold_fdce_C_D)         0.134     1.635    FREQ_GENERATOR/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.565     1.484    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDCE (Prop_fdce_C_Q)         0.164     1.648 f  FREQ_GENERATOR/counter_reg[0]/Q
                         net (fo=2, routed)           0.174     1.823    FREQ_GENERATOR/counter_reg[0]
    SLICE_X8Y78          LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  FREQ_GENERATOR/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.868    FREQ_GENERATOR/counter[0]_i_6_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.938 r  FREQ_GENERATOR/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.938    FREQ_GENERATOR/counter_reg[0]_i_1_n_7
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.834     1.999    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[0]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X8Y78          FDCE (Hold_fdce_C_D)         0.134     1.618    FREQ_GENERATOR/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 FREQ_GENERATOR/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            FREQ_GENERATOR/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.569     1.488    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.164     1.652 r  FREQ_GENERATOR/counter_reg[16]/Q
                         net (fo=3, routed)           0.175     1.828    FREQ_GENERATOR/counter_reg[16]
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  FREQ_GENERATOR/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     1.873    FREQ_GENERATOR/counter[16]_i_4_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.943 r  FREQ_GENERATOR/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.943    FREQ_GENERATOR/counter_reg[16]_i_1_n_7
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     2.003    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[16]/C
                         clock pessimism             -0.514     1.488    
    SLICE_X8Y82          FDCE (Hold_fdce_C_D)         0.134     1.622    FREQ_GENERATOR/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         30.000      27.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X8Y78     FREQ_GENERATOR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X8Y80     FREQ_GENERATOR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X8Y80     FREQ_GENERATOR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X8Y81     FREQ_GENERATOR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X8Y81     FREQ_GENERATOR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         30.000      29.000     SLICE_X8Y81     FREQ_GENERATOR/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y78     FREQ_GENERATOR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y78     FREQ_GENERATOR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y80     FREQ_GENERATOR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y80     FREQ_GENERATOR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X6Y78     DISP_CONTROLLER/display_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y78     FREQ_GENERATOR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y78     FREQ_GENERATOR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y80     FREQ_GENERATOR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         15.000      14.500     SLICE_X8Y80     FREQ_GENERATOR/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.217ns  (logic 7.318ns (34.491%)  route 13.899ns (65.509%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.721     8.311    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.358     8.669 r  seg_out_OBUF[6]_inst_i_62/O
                         net (fo=10, routed)          1.156     9.824    seg_out_OBUF[6]_inst_i_62_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.326    10.150 r  seg_out_OBUF[6]_inst_i_46/O
                         net (fo=5, routed)           0.846    10.997    seg_out_OBUF[6]_inst_i_46_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124    11.121 r  seg_out_OBUF[6]_inst_i_31/O
                         net (fo=4, routed)           0.856    11.976    seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.886    12.986    DISP_CONTROLLER/data5[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    13.110 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.110    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y76          MUXF7 (Prop_muxf7_I1_O)      0.214    13.324 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.892    14.216    DISP_CONTROLLER/sel0[2]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.323    14.539 r  DISP_CONTROLLER/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.925    17.464    seg_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    21.217 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.217    seg_out[3]
    K13                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.869ns  (logic 6.502ns (31.154%)  route 14.367ns (68.846%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.949     8.538    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.332     8.870 r  seg_out_OBUF[6]_inst_i_73/O
                         net (fo=4, routed)           0.832     9.702    seg_out_OBUF[6]_inst_i_73_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  seg_out_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.037    10.864    seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.988 r  seg_out_OBUF[6]_inst_i_20/O
                         net (fo=5, routed)           1.169    12.157    seg_out_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124    12.281 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.007    13.288    DISP_CONTROLLER/data4[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.101    14.513    DISP_CONTROLLER/sel0[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.124    14.637 r  DISP_CONTROLLER/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.655    17.292    seg_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.869 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.869    seg_out[0]
    T10                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.758ns  (logic 7.095ns (34.180%)  route 13.663ns (65.820%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.721     8.311    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT4 (Prop_lut4_I2_O)        0.358     8.669 r  seg_out_OBUF[6]_inst_i_62/O
                         net (fo=10, routed)          1.156     9.824    seg_out_OBUF[6]_inst_i_62_n_0
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.326    10.150 r  seg_out_OBUF[6]_inst_i_46/O
                         net (fo=5, routed)           0.846    10.997    seg_out_OBUF[6]_inst_i_46_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I3_O)        0.124    11.121 r  seg_out_OBUF[6]_inst_i_31/O
                         net (fo=4, routed)           0.856    11.976    seg_out_OBUF[6]_inst_i_31_n_0
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.124    12.100 r  seg_out_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.886    12.986    DISP_CONTROLLER/data5[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.124    13.110 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000    13.110    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_13_n_0
    SLICE_X2Y76          MUXF7 (Prop_muxf7_I1_O)      0.214    13.324 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.892    14.216    DISP_CONTROLLER/sel0[2]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.297    14.513 r  DISP_CONTROLLER/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689    17.202    seg_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    20.758 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.758    seg_out[1]
    R10                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.667ns  (logic 6.696ns (32.398%)  route 13.972ns (67.602%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.949     8.538    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.332     8.870 r  seg_out_OBUF[6]_inst_i_73/O
                         net (fo=4, routed)           0.832     9.702    seg_out_OBUF[6]_inst_i_73_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  seg_out_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.037    10.864    seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.988 r  seg_out_OBUF[6]_inst_i_20/O
                         net (fo=5, routed)           1.169    12.157    seg_out_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.124    12.281 r  seg_out_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           1.007    13.288    DISP_CONTROLLER/data4[0]
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124    13.412 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.101    14.513    DISP_CONTROLLER/sel0[0]
    SLICE_X1Y76          LUT4 (Prop_lut4_I1_O)        0.150    14.663 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.259    16.922    seg_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    20.667 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.667    seg_out[6]
    L18                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.604ns  (logic 7.041ns (34.172%)  route 13.563ns (65.828%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.949     8.538    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.332     8.870 r  seg_out_OBUF[6]_inst_i_73/O
                         net (fo=4, routed)           0.832     9.702    seg_out_OBUF[6]_inst_i_73_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  seg_out_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.037    10.864    seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.988 r  seg_out_OBUF[6]_inst_i_20/O
                         net (fo=5, routed)           1.169    12.157    seg_out_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.152    12.309 r  seg_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.735    13.044    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5_1
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.332    13.376 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.376    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    13.588 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.760    14.348    DISP_CONTROLLER/sel0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.299    14.647 r  DISP_CONTROLLER/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.464    17.111    seg_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    20.604 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.604    seg_out[2]
    K16                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.337ns  (logic 7.108ns (34.953%)  route 13.228ns (65.047%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.949     8.538    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.332     8.870 r  seg_out_OBUF[6]_inst_i_73/O
                         net (fo=4, routed)           0.832     9.702    seg_out_OBUF[6]_inst_i_73_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  seg_out_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.037    10.864    seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.988 r  seg_out_OBUF[6]_inst_i_20/O
                         net (fo=5, routed)           1.169    12.157    seg_out_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.152    12.309 r  seg_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.735    13.044    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5_1
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.332    13.376 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.376    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    13.588 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.633    14.221    DISP_CONTROLLER/sel0[1]
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.299    14.520 r  DISP_CONTROLLER/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.256    16.776    seg_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    20.337 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.337    seg_out[5]
    T11                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.295ns  (logic 7.315ns (36.045%)  route 12.979ns (63.955%))
  Logic Levels:           11  (IBUF=1 LUT4=2 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          4.740     6.206    LED_OBUF[12]
    SLICE_X4Y73          LUT5 (Prop_lut5_I3_O)        0.152     6.358 r  seg_out_OBUF[6]_inst_i_96/O
                         net (fo=7, routed)           0.877     7.236    seg_out_OBUF[6]_inst_i_96_n_0
    SLICE_X4Y74          LUT5 (Prop_lut5_I4_O)        0.354     7.590 r  seg_out_OBUF[6]_inst_i_89/O
                         net (fo=9, routed)           0.949     8.538    seg_out_OBUF[6]_inst_i_89_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I1_O)        0.332     8.870 r  seg_out_OBUF[6]_inst_i_73/O
                         net (fo=4, routed)           0.832     9.702    seg_out_OBUF[6]_inst_i_73_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I1_O)        0.124     9.826 r  seg_out_OBUF[6]_inst_i_53/O
                         net (fo=5, routed)           1.037    10.864    seg_out_OBUF[6]_inst_i_53_n_0
    SLICE_X0Y75          LUT5 (Prop_lut5_I4_O)        0.124    10.988 r  seg_out_OBUF[6]_inst_i_20/O
                         net (fo=5, routed)           1.169    12.157    seg_out_OBUF[6]_inst_i_20_n_0
    SLICE_X4Y76          LUT4 (Prop_lut4_I2_O)        0.152    12.309 r  seg_out_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.735    13.044    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5_1
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.332    13.376 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.000    13.376    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_14_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I0_O)      0.212    13.588 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.760    14.348    DISP_CONTROLLER/sel0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.325    14.673 r  DISP_CONTROLLER/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.880    16.553    seg_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    20.295 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.295    seg_out[4]
    P15                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.296ns  (logic 5.018ns (44.424%)  route 6.278ns (55.576%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_binary[12] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  in_binary_IBUF[12]_inst/O
                         net (fo=12, routed)          6.278     7.745    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.296 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.296    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.368ns  (logic 4.530ns (43.689%)  route 5.838ns (56.311%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  in_binary[8] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  in_binary_IBUF[8]_inst/O
                         net (fo=13, routed)          5.838     6.820    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    10.368 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.368    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.209ns  (logic 4.521ns (44.286%)  route 5.688ns (55.714%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  in_binary[9] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  in_binary_IBUF[9]_inst/O
                         net (fo=13, routed)          5.688     6.655    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    10.209 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.209    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_binary[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.517ns (80.220%)  route 0.374ns (19.780%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  in_binary[6] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  in_binary_IBUF[6]_inst/O
                         net (fo=10, routed)          0.374     0.636    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.892 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.892    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.548ns (80.271%)  route 0.381ns (19.729%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  in_binary[14] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  in_binary_IBUF[14]_inst/O
                         net (fo=12, routed)          0.381     0.658    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.929 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.929    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.561ns (80.709%)  route 0.373ns (19.291%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  in_binary[15] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  in_binary_IBUF[15]_inst/O
                         net (fo=12, routed)          0.373     0.665    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.934 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.934    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.513ns (75.531%)  route 0.490ns (24.469%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  in_binary[4] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  in_binary_IBUF[4]_inst/O
                         net (fo=9, routed)           0.490     0.750    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.003 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.003    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.484ns (74.010%)  route 0.521ns (25.990%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  in_binary[1] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  in_binary_IBUF[1]_inst/O
                         net (fo=6, routed)           0.521     0.768    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.005 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.005    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.467ns (73.072%)  route 0.541ns (26.928%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  in_binary[0] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  in_binary_IBUF[0]_inst/O
                         net (fo=2, routed)           0.541     0.786    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.007 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.007    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.008ns  (logic 1.546ns (76.964%)  route 0.463ns (23.036%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  in_binary[13] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  in_binary_IBUF[13]_inst/O
                         net (fo=12, routed)          0.463     0.753    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.008 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.008    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.496ns (74.253%)  route 0.519ns (25.747%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  in_binary[3] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  in_binary_IBUF[3]_inst/O
                         net (fo=8, routed)           0.519     0.764    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.015 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.015    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.503ns (73.139%)  route 0.552ns (26.861%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  in_binary[10] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_binary_IBUF[10]_inst/O
                         net (fo=16, routed)          0.552     0.802    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.055 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.055    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_binary[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.502ns (71.283%)  route 0.605ns (28.717%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  in_binary[11] (IN)
                         net (fo=0)                   0.000     0.000    in_binary[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  in_binary_IBUF[11]_inst/O
                         net (fo=12, routed)          0.605     0.875    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.107 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.107    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 5.028ns (48.030%)  route 5.441ns (51.970%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.975     6.806    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.950     7.880    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.124     8.004 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     8.004    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I1_O)      0.217     8.221 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.590     8.811    DISP_CONTROLLER/sel0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I3_O)        0.293     9.104 r  DISP_CONTROLLER/seg_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.925    12.029    seg_out_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.782 r  seg_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.782    seg_out[3]
    K13                                                               r  seg_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 4.837ns (48.172%)  route 5.205ns (51.828%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.975     6.806    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.950     7.880    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.124     8.004 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     8.004    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I1_O)      0.217     8.221 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.590     8.811    DISP_CONTROLLER/sel0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.299     9.110 r  DISP_CONTROLLER/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.689    11.799    seg_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.355 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.355    seg_out[1]
    R10                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.925ns  (logic 4.775ns (48.114%)  route 5.149ns (51.886%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.975     6.806    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.950     7.880    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.124     8.004 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     8.004    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I1_O)      0.217     8.221 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.760     8.981    DISP_CONTROLLER/sel0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.299     9.280 r  DISP_CONTROLLER/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.464    11.744    seg_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.237 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.237    seg_out[2]
    K16                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 4.794ns (48.372%)  route 5.117ns (51.628%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.691     6.522    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_S_O)       0.276     6.798 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.456    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.299     7.755 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112     8.867    DISP_CONTROLLER/sel0[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I0_O)        0.124     8.991 r  DISP_CONTROLLER/seg_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.655    11.646    seg_out_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.223 r  seg_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.223    seg_out[0]
    T10                                                               r  seg_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.708ns  (logic 4.987ns (51.373%)  route 4.721ns (48.627%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.691     6.522    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X3Y76          MUXF7 (Prop_muxf7_S_O)       0.276     6.798 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.658     7.456    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_6_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.299     7.755 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.112     8.867    DISP_CONTROLLER/sel0[3]
    SLICE_X1Y76          LUT4 (Prop_lut4_I0_O)        0.149     9.016 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.259    11.275    seg_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.021 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.021    seg_out[6]
    L18                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.657ns  (logic 4.843ns (50.145%)  route 4.815ns (49.855%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.975     6.806    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.950     7.880    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.124     8.004 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     8.004    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I1_O)      0.217     8.221 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.633     8.854    DISP_CONTROLLER/sel0[1]
    SLICE_X2Y75          LUT4 (Prop_lut4_I2_O)        0.299     9.153 r  DISP_CONTROLLER/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.256    11.409    seg_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.970 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.970    seg_out[5]
    T11                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.615ns  (logic 5.050ns (52.515%)  route 4.566ns (47.485%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.975     6.806    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.930 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.950     7.880    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_42_n_0
    SLICE_X1Y76          LUT2 (Prop_lut2_I0_O)        0.124     8.004 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.000     8.004    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_15_n_0
    SLICE_X1Y76          MUXF7 (Prop_muxf7_I1_O)      0.217     8.221 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.760     8.981    DISP_CONTROLLER/sel0[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.325     9.306 r  DISP_CONTROLLER/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.880    11.187    seg_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    14.928 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.928    seg_out[4]
    P15                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.258ns  (logic 4.331ns (52.445%)  route 3.927ns (47.555%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.478     5.791 f  DISP_CONTROLLER/display_counter_reg[2]/Q
                         net (fo=12, routed)          1.059     6.850    DISP_CONTROLLER/display_counter_reg_n_0_[2]
    SLICE_X1Y76          LUT3 (Prop_lut3_I2_O)        0.301     7.151 r  DISP_CONTROLLER/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.868    10.019    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.571 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.571    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 4.406ns (53.822%)  route 3.780ns (46.178%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 f  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          1.310     7.140    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.150     7.290 r  DISP_CONTROLLER/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.470     9.761    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    13.498 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.498    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.120ns  (logic 4.216ns (51.926%)  route 3.904ns (48.074%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.710     5.313    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.518     5.831 f  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          1.461     7.291    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X6Y78          LUT3 (Prop_lut3_I1_O)        0.124     7.415 r  DISP_CONTROLLER/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.443     9.858    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.433 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.433    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.498ns (66.970%)  route 0.739ns (33.030%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.148     1.660 f  DISP_CONTROLLER/display_counter_reg[2]/Q
                         net (fo=12, routed)          0.388     2.048    DISP_CONTROLLER/display_counter_reg_n_0_[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I2_O)        0.099     2.147 r  DISP_CONTROLLER/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.351     2.498    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.749 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.749    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.483ns (62.581%)  route 0.887ns (37.419%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.148     1.660 r  DISP_CONTROLLER/display_counter_reg[2]/Q
                         net (fo=12, routed)          0.217     1.877    DISP_CONTROLLER/display_counter_reg_n_0_[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I2_O)        0.099     1.976 r  DISP_CONTROLLER/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.670     2.646    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.883 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.883    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.392ns  (logic 1.484ns (62.026%)  route 0.908ns (37.974%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 f  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          0.246     1.923    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X6Y78          LUT3 (Prop_lut3_I0_O)        0.045     1.968 r  DISP_CONTROLLER/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.662     2.630    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.905 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.905    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.515ns (60.088%)  route 1.006ns (39.912%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          0.236     1.913    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.186     2.144    DISP_CONTROLLER/sel0[3]
    SLICE_X2Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.189 r  DISP_CONTROLLER/seg_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.773    seg_out_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.034 r  seg_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.034    seg_out[5]
    T11                                                               r  seg_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 1.553ns (59.838%)  route 1.043ns (40.162%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          0.236     1.913    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.345     2.303    DISP_CONTROLLER/sel0[3]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.043     2.346 r  DISP_CONTROLLER/seg_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.461     2.807    seg_out_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     4.108 r  seg_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.108    seg_out[4]
    P15                                                               r  seg_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.544ns (59.284%)  route 1.061ns (40.716%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.148     1.660 r  DISP_CONTROLLER/display_counter_reg[2]/Q
                         net (fo=12, routed)          0.388     2.048    DISP_CONTROLLER/display_counter_reg_n_0_[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I2_O)        0.098     2.146 r  DISP_CONTROLLER/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.819    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     4.117 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.117    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.448ns (53.650%)  route 1.251ns (46.350%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          0.236     1.913    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.345     2.303    DISP_CONTROLLER/sel0[3]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.348 r  DISP_CONTROLLER/seg_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.670     3.018    seg_out_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.212 r  seg_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.212    seg_out[2]
    K16                                                               r  seg_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.462ns (53.543%)  route 1.268ns (46.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[0]/Q
                         net (fo=19, routed)          0.429     2.106    DISP_CONTROLLER/display_counter_reg_n_0_[0]
    SLICE_X1Y76          LUT3 (Prop_lut3_I1_O)        0.045     2.151 r  DISP_CONTROLLER/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.839     2.990    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.242 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.242    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.688ns (61.607%)  route 1.052ns (38.393%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          0.321     1.998    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I1_O)        0.045     2.043 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     2.043    DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_12_n_0
    SLICE_X2Y76          MUXF7 (Prop_muxf7_I0_O)      0.062     2.105 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.146     2.251    DISP_CONTROLLER/sel0[2]
    SLICE_X1Y76          LUT4 (Prop_lut4_I2_O)        0.112     2.363 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.947    seg_out_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     4.252 r  seg_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.252    seg_out[6]
    L18                                                               r  seg_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CONTROLLER/display_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            seg_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.864ns  (logic 1.510ns (52.720%)  route 1.354ns (47.280%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.593     1.512    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.164     1.676 r  DISP_CONTROLLER/display_counter_reg[1]/Q
                         net (fo=14, routed)          0.236     1.913    DISP_CONTROLLER/display_counter_reg_n_0_[1]
    SLICE_X2Y76          LUT6 (Prop_lut6_I3_O)        0.045     1.958 r  DISP_CONTROLLER/seg_out_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.345     2.303    DISP_CONTROLLER/sel0[3]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.045     2.348 r  DISP_CONTROLLER/seg_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.773     3.121    seg_out_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.377 r  seg_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.377    seg_out[1]
    R10                                                               r  seg_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.396ns  (logic 1.631ns (25.499%)  route 4.765ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.452     6.396    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y78          FDCE                                         f  FREQ_GENERATOR/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.935    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.396ns  (logic 1.631ns (25.499%)  route 4.765ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.452     6.396    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y78          FDCE                                         f  FREQ_GENERATOR/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.935    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.396ns  (logic 1.631ns (25.499%)  route 4.765ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.452     6.396    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y78          FDCE                                         f  FREQ_GENERATOR/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.935    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.396ns  (logic 1.631ns (25.499%)  route 4.765ns (74.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.452     6.396    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y78          FDCE                                         f  FREQ_GENERATOR/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.512     4.935    FREQ_GENERATOR/clk
    SLICE_X8Y78          FDCE                                         r  FREQ_GENERATOR/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            DISP_CONTROLLER/display_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.357ns  (logic 1.631ns (25.655%)  route 4.726ns (74.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.414     6.357    DISP_CONTROLLER/reset_n
    SLICE_X6Y78          FDCE                                         f  DISP_CONTROLLER/display_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591     5.014    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            DISP_CONTROLLER/display_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.357ns  (logic 1.631ns (25.655%)  route 4.726ns (74.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.414     6.357    DISP_CONTROLLER/reset_n
    SLICE_X6Y78          FDCE                                         f  DISP_CONTROLLER/display_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591     5.014    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            DISP_CONTROLLER/display_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.357ns  (logic 1.631ns (25.655%)  route 4.726ns (74.345%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.414     6.357    DISP_CONTROLLER/reset_n
    SLICE_X6Y78          FDCE                                         f  DISP_CONTROLLER/display_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.591     5.014    DISP_CONTROLLER/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  DISP_CONTROLLER/display_counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.631ns (26.073%)  route 4.625ns (73.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.312     6.256    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y79          FDCE                                         f  FREQ_GENERATOR/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513     4.936    FREQ_GENERATOR/clk
    SLICE_X8Y79          FDCE                                         r  FREQ_GENERATOR/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.631ns (26.073%)  route 4.625ns (73.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.312     6.256    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y79          FDCE                                         f  FREQ_GENERATOR/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513     4.936    FREQ_GENERATOR/clk
    SLICE_X8Y79          FDCE                                         r  FREQ_GENERATOR/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.256ns  (logic 1.631ns (26.073%)  route 4.625ns (73.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.313     4.820    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.124     4.944 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          1.312     6.256    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y79          FDCE                                         f  FREQ_GENERATOR/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.513     4.936    FREQ_GENERATOR/clk
    SLICE_X8Y79          FDCE                                         r  FREQ_GENERATOR/counter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.320ns (15.877%)  route 1.693ns (84.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.359     2.013    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y82          FDCE                                         f  FREQ_GENERATOR/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     2.003    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[16]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.320ns (15.877%)  route 1.693ns (84.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.359     2.013    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y82          FDCE                                         f  FREQ_GENERATOR/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     2.003    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.013ns  (logic 0.320ns (15.877%)  route 1.693ns (84.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.359     2.013    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y82          FDCE                                         f  FREQ_GENERATOR/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.838     2.003    FREQ_GENERATOR/clk
    SLICE_X8Y82          FDCE                                         r  FREQ_GENERATOR/counter_reg[18]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.320ns (15.389%)  route 1.757ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.423     2.077    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y81          FDCE                                         f  FREQ_GENERATOR/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.320ns (15.389%)  route 1.757ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.423     2.077    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y81          FDCE                                         f  FREQ_GENERATOR/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.320ns (15.389%)  route 1.757ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.423     2.077    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y81          FDCE                                         f  FREQ_GENERATOR/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.077ns  (logic 0.320ns (15.389%)  route 1.757ns (84.611%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.423     2.077    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y81          FDCE                                         f  FREQ_GENERATOR/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.837     2.002    FREQ_GENERATOR/clk
    SLICE_X8Y81          FDCE                                         r  FREQ_GENERATOR/counter_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.320ns (14.862%)  route 1.831ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.497     2.150    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y80          FDCE                                         f  FREQ_GENERATOR/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.320ns (14.862%)  route 1.831ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.497     2.150    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y80          FDCE                                         f  FREQ_GENERATOR/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            FREQ_GENERATOR/counter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.150ns  (logic 0.320ns (14.862%)  route 1.831ns (85.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.334     1.609    DISP_CONTROLLER/reset_n_IBUF
    SLICE_X2Y83          LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  DISP_CONTROLLER/display_counter[2]_i_2/O
                         net (fo=22, routed)          0.497     2.150    FREQ_GENERATOR/counter_reg[18]_0
    SLICE_X8Y80          FDCE                                         f  FREQ_GENERATOR/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.836     2.001    FREQ_GENERATOR/clk
    SLICE_X8Y80          FDCE                                         r  FREQ_GENERATOR/counter_reg[8]/C





