// Seed: 1168591045
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor   id_2,
    input logic id_3
);
  always id_5 <= id_3;
  if (id_0 & -1 ^ -1) begin : LABEL_0
    begin : LABEL_0
      wire id_6;
    end
  end
  assign id_5 = id_0 & -1;
  wire id_7;
  always id_5 = -1;
  assign module_1.id_0 = 0;
  assign id_5 = -1;
endmodule
module module_1 (
    input logic id_0,
    input wand id_1,
    input supply0 id_2,
    input wire id_3,
    output logic id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply0 id_7
);
  assign id_4 = -1'h0;
  parameter id_9 = -1;
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0
  );
  always id_4 <= (-1);
endmodule
