/**
 *
 * @file NVIC_RegisterDefines_Set0_ISER.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 21 jun. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 21 jun. 2020     vyldram    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET0_NVIC_REGISTERDEFINES_SET0_ISER_H_
#define XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET0_NVIC_REGISTERDEFINES_SET0_ISER_H_

#include <xUtils/Standard/Standard.h>

/********************************************************************************************/
/************************************* ISER0 ***********************************************/
/********************************************************************************************/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOA_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_R_NVIC_GPIOA_BIT    (0UL)
#define NVIC_ISER0_R_NVIC_GPIOA_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_GPIOA_ENA    ((uint32_t) 0x00000001UL)

#define NVIC_ISER0_NVIC_GPIOA_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_GPIOA_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_GPIOA_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOB_MASK    ((uint32_t) 0x00000002UL)
#define NVIC_ISER0_R_NVIC_GPIOB_BIT    (1UL)
#define NVIC_ISER0_R_NVIC_GPIOB_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_GPIOB_ENA    ((uint32_t) 0x00000002UL)

#define NVIC_ISER0_NVIC_GPIOB_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_GPIOB_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_GPIOB_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOC_MASK    ((uint32_t) 0x00000004UL)
#define NVIC_ISER0_R_NVIC_GPIOC_BIT    (2UL)
#define NVIC_ISER0_R_NVIC_GPIOC_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_GPIOC_ENA    ((uint32_t) 0x00000004UL)

#define NVIC_ISER0_NVIC_GPIOC_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_GPIOC_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_GPIOC_ENA    ((uint32_t) 0x00000001UL)
/*----------*/


/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOD_MASK    ((uint32_t) 0x00000008UL)
#define NVIC_ISER0_R_NVIC_GPIOD_BIT    (3UL)
#define NVIC_ISER0_R_NVIC_GPIOD_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_GPIOD_ENA    ((uint32_t) 0x00000008UL)

#define NVIC_ISER0_NVIC_GPIOD_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_GPIOD_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_GPIOD_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOE_MASK    ((uint32_t) 0x00000010UL)
#define NVIC_ISER0_R_NVIC_GPIOE_BIT    (4UL)
#define NVIC_ISER0_R_NVIC_GPIOE_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_GPIOE_ENA    ((uint32_t) 0x00000010UL)

#define NVIC_ISER0_NVIC_GPIOE_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_GPIOE_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_GPIOE_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_UART0_MASK    ((uint32_t) 0x00000020UL)
#define NVIC_ISER0_R_NVIC_UART0_BIT    (5UL)
#define NVIC_ISER0_R_NVIC_UART0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_UART0_ENA    ((uint32_t) 0x00000020UL)

#define NVIC_ISER0_NVIC_UART0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_UART0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_UART0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_UART1_MASK    ((uint32_t) 0x00000040UL)
#define NVIC_ISER0_R_NVIC_UART1_BIT    (6UL)
#define NVIC_ISER0_R_NVIC_UART1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_UART1_ENA    ((uint32_t) 0x00000040UL)

#define NVIC_ISER0_NVIC_UART1_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_UART1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_UART1_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_SSI0_MASK    ((uint32_t) 0x00000080UL)
#define NVIC_ISER0_R_NVIC_SSI0_BIT    (7UL)
#define NVIC_ISER0_R_NVIC_SSI0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_SSI0_ENA    ((uint32_t) 0x00000080UL)

#define NVIC_ISER0_NVIC_SSI0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_SSI0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_SSI0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_I2C0_MASK    ((uint32_t) 0x00000100UL)
#define NVIC_ISER0_R_NVIC_I2C0_BIT    (8UL)
#define NVIC_ISER0_R_NVIC_I2C0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_I2C0_ENA    ((uint32_t) 0x00000100UL)

#define NVIC_ISER0_NVIC_I2C0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_I2C0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_I2C0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/


/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0FAULT_MASK    ((uint32_t) 0x00000200UL)
#define NVIC_ISER0_R_NVIC_PWM0FAULT_BIT    (9UL)
#define NVIC_ISER0_R_NVIC_PWM0FAULT_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_PWM0FAULT_ENA    ((uint32_t) 0x00000200UL)

#define NVIC_ISER0_NVIC_PWM0FAULT_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_PWM0FAULT_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_PWM0FAULT_ENA    ((uint32_t) 0x00000001UL)
/*----------*/


/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0GEN0_MASK    ((uint32_t) 0x00000400UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN0_BIT    (10UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN0_ENA    ((uint32_t) 0x00000400UL)

#define NVIC_ISER0_NVIC_PWM0GEN0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_PWM0GEN0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_PWM0GEN0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0GEN1_MASK    ((uint32_t) 0x00000800UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN1_BIT    (11UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN1_ENA    ((uint32_t) 0x00000800UL)

#define NVIC_ISER0_NVIC_PWM0GEN1_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_PWM0GEN1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_PWM0GEN1_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_PWM0GEN2_MASK    ((uint32_t) 0x00001000UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN2_BIT    (12UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_PWM0GEN2_ENA    ((uint32_t) 0x00001000UL)

#define NVIC_ISER0_NVIC_PWM0GEN2_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_PWM0GEN2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_PWM0GEN2_ENA    ((uint32_t) 0x00000001UL)
/*----------*/


/*----------*/
#define NVIC_ISER0_R_NVIC_QEI0_MASK    ((uint32_t) 0x00002000UL)
#define NVIC_ISER0_R_NVIC_QEI0_BIT    (13UL)
#define NVIC_ISER0_R_NVIC_QEI0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_QEI0_ENA    ((uint32_t) 0x00002000UL)

#define NVIC_ISER0_NVIC_QEI0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_QEI0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_QEI0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_MASK    ((uint32_t) 0x00004000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_BIT    (14UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ0_ENA    ((uint32_t) 0x00004000UL)

#define NVIC_ISER0_NVIC_ADC0SEQ0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_ADC0SEQ0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_ADC0SEQ0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_MASK    ((uint32_t) 0x00008000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_BIT    (15UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ1_ENA    ((uint32_t) 0x00008000UL)

#define NVIC_ISER0_NVIC_ADC0SEQ1_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_ADC0SEQ1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_ADC0SEQ1_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_MASK    ((uint32_t) 0x00010000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_BIT    (16UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ2_ENA    ((uint32_t) 0x00010000UL)

#define NVIC_ISER0_NVIC_ADC0SEQ2_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_ADC0SEQ2_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_ADC0SEQ2_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_MASK    ((uint32_t) 0x00020000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_BIT    (17UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_ADC0SEQ3_ENA    ((uint32_t) 0x00020000UL)

#define NVIC_ISER0_NVIC_ADC0SEQ3_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_ADC0SEQ3_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_ADC0SEQ3_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_WDT01_MASK    ((uint32_t) 0x00040000UL)
#define NVIC_ISER0_R_NVIC_WDT01_BIT    (18UL)
#define NVIC_ISER0_R_NVIC_WDT01_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_WDT01_ENA    ((uint32_t) 0x00040000UL)

#define NVIC_ISER0_NVIC_WDT01_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_WDT01_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_WDT01_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER0A_MASK    ((uint32_t) 0x00080000UL)
#define NVIC_ISER0_R_NVIC_TIMER0A_BIT    (19UL)
#define NVIC_ISER0_R_NVIC_TIMER0A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_TIMER0A_ENA    ((uint32_t) 0x00080000UL)

#define NVIC_ISER0_NVIC_TIMER0A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_TIMER0A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_TIMER0A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER0B_MASK    ((uint32_t) 0x00100000UL)
#define NVIC_ISER0_R_NVIC_TIMER0B_BIT    (20UL)
#define NVIC_ISER0_R_NVIC_TIMER0B_DI    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_TIMER0B_ENA    ((uint32_t) 0x00100000UL)

#define NVIC_ISER0_NVIC_TIMER0B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_TIMER0B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_TIMER0B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER1A_MASK    ((uint32_t) 0x00200000UL)
#define NVIC_ISER0_R_NVIC_TIMER1A_BIT    (21UL)
#define NVIC_ISER0_R_NVIC_TIMER1A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_TIMER1A_ENA    ((uint32_t) 0x00200000UL)

#define NVIC_ISER0_NVIC_TIMER1A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_TIMER1A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_TIMER1A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER1B_MASK    ((uint32_t) 0x00400000UL)
#define NVIC_ISER0_R_NVIC_TIMER1B_BIT    (22UL)
#define NVIC_ISER0_R_NVIC_TIMER1B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_TIMER1B_ENA    ((uint32_t) 0x00400000UL)

#define NVIC_ISER0_NVIC_TIMER1B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_TIMER1B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_TIMER1B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/


/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER2A_MASK    ((uint32_t) 0x00800000UL)
#define NVIC_ISER0_R_NVIC_TIMER2A_BIT    (23UL)
#define NVIC_ISER0_R_NVIC_TIMER2A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_TIMER2A_ENA    ((uint32_t) 0x00800000UL)

#define NVIC_ISER0_NVIC_TIMER2A_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_TIMER2A_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_TIMER2A_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_TIMER2B_MASK    ((uint32_t) 0x01000000UL)
#define NVIC_ISER0_R_NVIC_TIMER2B_BIT    (24UL)
#define NVIC_ISER0_R_NVIC_TIMER2B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_TIMER2B_ENA    ((uint32_t) 0x01000000UL)

#define NVIC_ISER0_NVIC_TIMER2B_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_TIMER2B_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_TIMER2B_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ACMP0_MASK    ((uint32_t) 0x02000000UL)
#define NVIC_ISER0_R_NVIC_ACMP0_BIT    (25UL)
#define NVIC_ISER0_R_NVIC_ACMP0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_ACMP0_ENA    ((uint32_t) 0x02000000UL)

#define NVIC_ISER0_NVIC_ACMP0_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_ACMP0_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_ACMP0_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_ACMP1_MASK    ((uint32_t) 0x04000000UL)
#define NVIC_ISER0_R_NVIC_ACMP1_BIT    (26UL)
#define NVIC_ISER0_R_NVIC_ACMP1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_ACMP1_ENA    ((uint32_t) 0x04000000UL)

#define NVIC_ISER0_NVIC_ACMP1_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_ACMP1_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_ACMP1_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_RES43_MASK    ((uint32_t) 0x08000000UL)
#define NVIC_ISER0_R_NVIC_RES43_BIT    (27UL)
#define NVIC_ISER0_R_NVIC_RES43_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_RES43_ENA    ((uint32_t) 0x08000000UL)

#define NVIC_ISER0_NVIC_RES43_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_RES43_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_RES43_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_SYSCTL_MASK    ((uint32_t) 0x10000000UL)
#define NVIC_ISER0_R_NVIC_SYSCTL_BIT    (28UL)
#define NVIC_ISER0_R_NVIC_SYSCTL_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_SYSCTL_ENA    ((uint32_t) 0x10000000UL)

#define NVIC_ISER0_NVIC_SYSCTL_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_SYSCTL_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_SYSCTL_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_FLASH_MASK    ((uint32_t) 0x20000000UL)
#define NVIC_ISER0_R_NVIC_FLASH_BIT    (29UL)
#define NVIC_ISER0_R_NVIC_FLASH_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_FLASH_ENA    ((uint32_t) 0x20000000UL)

#define NVIC_ISER0_NVIC_FLASH_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_FLASH_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_FLASH_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_GPIOF_MASK    ((uint32_t) 0x40000000UL)
#define NVIC_ISER0_R_NVIC_GPIOF_BIT    (30UL)
#define NVIC_ISER0_R_NVIC_GPIOF_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_GPIOF_ENA    ((uint32_t) 0x40000000UL)

#define NVIC_ISER0_NVIC_GPIOF_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_GPIOF_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_GPIOF_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define NVIC_ISER0_R_NVIC_RES47_MASK    ((uint32_t) 0x80000000UL)
#define NVIC_ISER0_R_NVIC_RES47_BIT    (31UL)
#define NVIC_ISER0_R_NVIC_RES47_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_R_NVIC_RES47_ENA    ((uint32_t) 0x80000000UL)

#define NVIC_ISER0_NVIC_RES47_MASK    ((uint32_t) 0x00000001UL)
#define NVIC_ISER0_NVIC_RES47_DIS    ((uint32_t) 0x00000000UL)
#define NVIC_ISER0_NVIC_RES47_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_DRIVER_HEADER_NVIC_NVIC_PERIPHERAL_NVIC_REGISTER_NVIC_REGISTERDEFINES_NVIC_REGISTERDEFINES_SET0_NVIC_REGISTERDEFINES_SET0_ISER_H_ */
