module sipo2 #(parameter WIDTH = 20) (

    //inputs
    input wire                     clk,
    input wire                   rst_n,
    input wire                shift_en,
    input wire               serial_in,

    //outputs
    output reg [WIDTH-1:0] parallel_out

);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        parallel_out <= 'b0;
    end

    else if (shift_en) begin
        parallel_out <= {parallel_out[WIDTH-2:0],serial_in};
    end
end
endmodule 