
---------- Begin Simulation Statistics ----------
final_tick                                28928483000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107546                       # Simulator instruction rate (inst/s)
host_mem_usage                                 800204                       # Number of bytes of host memory used
host_op_rate                                   214183                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   105.35                       # Real time elapsed on the host
host_tick_rate                              274589516                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11330188                       # Number of instructions simulated
sim_ops                                      22564572                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028928                       # Number of seconds simulated
sim_ticks                                 28928483000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1673874                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             25357                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1698533                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1671087                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1673874                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2787                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1699985                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          527                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   8128915                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6605348                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             25358                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1619766                       # Number of branches committed
system.cpu.commit.bw_lim_events               1969002                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          271386                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11330188                       # Number of instructions committed
system.cpu.commit.committedOps               22564572                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     28879601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.781333                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.110740                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     23417160     81.09%     81.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2301202      7.97%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166501      0.58%     89.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        55604      0.19%     89.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       889901      3.08%     92.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        33896      0.12%     93.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        41889      0.15%     93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4446      0.02%     93.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1969002      6.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28879601                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    9537592                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.int_insts                  16214421                       # Number of committed integer instructions.
system.cpu.commit.loads                       4781692                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11456249     50.77%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     50.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        3138134     13.91%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              44      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      1593642      7.06%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      1569066      6.95%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1618956      7.17%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            862      0.00%     85.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      3162736     14.02%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        24728      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22564572                       # Class of committed instruction
system.cpu.commit.refs                        4807282                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11330188                       # Number of Instructions Simulated
system.cpu.committedOps                      22564572                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.553222                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.553222                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              24926242                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               23112516                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   983819                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1123566                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  25365                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1863286                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4915842                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        127408                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       26156                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.fetch.Branches                     1699985                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3371997                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      25503604                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5415                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11963812                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  191                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            13                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   50730                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.058765                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3393091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1671690                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.413565                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           28922278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.823798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.174972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24882492     86.03%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      368      0.00%     86.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   515182      1.78%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      336      0.00%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   550614      1.90%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      733      0.00%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1595968      5.52%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      247      0.00%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1376338      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28922278                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   9612861                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9545572                       # number of floating regfile writes
system.cpu.idleCycles                            6206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                25556                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1621561                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.294162                       # Inst execution rate
system.cpu.iew.exec_refs                     19596083                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26155                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1028252                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4843796                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 33                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             29461                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                26889                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22829144                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              19569928                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53095                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              37438153                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48039                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4928813                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25365                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               5003185                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1359096                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               46                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        62104                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1299                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1555                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          24001                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  21942870                       # num instructions consuming a value
system.cpu.iew.wb_count                      22650640                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.755829                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16585055                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.782987                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22651221                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 50715304                       # number of integer regfile reads
system.cpu.int_regfile_writes                11457708                       # number of integer regfile writes
system.cpu.ipc                               0.391662                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.391662                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               293      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11531297     30.76%     30.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     30.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     30.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3189517      8.51%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   77      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  68      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     39.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1593644      4.25%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     43.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569069      4.19%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7212073     19.24%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1555      0.00%     66.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        12368842     32.99%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24731      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               37491248                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                21731205                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            40540141                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9570105                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9745242                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5606505                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.149542                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   29682      0.53%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      7      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              240      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2641438     47.11%     47.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%     47.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           2935134     52.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21366255                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           69003605                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13080535                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13348482                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22829074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  37491248                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          264571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             32467                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             62                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       366239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28922278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.296276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.977759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            17421251     60.23%     60.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2970773     10.27%     70.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1689002      5.84%     76.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1407480      4.87%     81.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2218143      7.67%     88.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1948491      6.74%     95.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              758712      2.62%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              314676      1.09%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              193750      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28922278                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.295998                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3372002                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1017                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1010                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4843796                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               26889                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                22845063                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         28928484                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 6554088                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              27489800                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3809913                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1713967                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               17303598                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 96200                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              47562612                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               22942899                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            27976276                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2215216                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2495                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  25365                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              18413061                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   486476                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           9714341                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         21474668                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            581                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  11320089                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     49746557                       # The number of ROB reads
system.cpu.rob.rob_writes                    45714628                       # The number of ROB writes
system.cpu.timesIdled                             189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1499570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3000387                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1500722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1881                       # Transaction distribution
system.membus.trans_dist::WritebackClean          118                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1497571                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1500382                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      4500404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      4500404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4501203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        29312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        29312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     96150848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     96150848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                96180160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1500817                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000001                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000816                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1500816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1500817                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3008383000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              10.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1800500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8002912250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             27.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       96030464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           96052224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       120384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          120384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             340                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1500476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1500816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            752200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        3319581742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3320333942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       752200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           752200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4161435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4161435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4161435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           752200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       3319581742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3324495377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1500245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001569532250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          109                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          109                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2711672                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1644                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1500817                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1999                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1500817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1999                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             94155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             94008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             94020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             94127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            94362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            94421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  32553109250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7502855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60688815500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21693.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40443.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   858547                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1589                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1500817                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1999                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  246600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  413018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  557848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  283104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       642167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.719160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.116497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   101.727119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       253537     39.48%     39.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       267232     41.61%     81.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90542     14.10%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        23604      3.68%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5615      0.87%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1173      0.18%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          290      0.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       642167                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   13766.376147                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   9104.639327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4987.105137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           12     11.01%     11.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            2      1.83%     12.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            2      1.83%     14.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            6      5.50%     20.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359           28     25.69%     45.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           40     36.70%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407           16     14.68%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            2      1.83%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           109                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          109                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.287348                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              108     99.08%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           109                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               96036544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  111808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                96052288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               127936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3319.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3320.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28928470000                       # Total gap between requests
system.mem_ctrls.avgGap                      19249.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     96015680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       111808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 721226.895997277112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3319070688.912377357483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3864979.715666390024                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1500476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1999                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9145750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  60679669750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 712621220250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26820.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40440.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 356488854.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2314081140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1229932935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5353250700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3413880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2283387600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13048685100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        120171360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        24352922715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        841.832000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    204281750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    965900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27758301250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2271098340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1207090830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5360826240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5705460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2283387600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13049632440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        119373600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        24297114510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        839.902822                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    202006000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    965900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27760577000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3371554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3371554                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3371554                       # number of overall hits
system.cpu.icache.overall_hits::total         3371554                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          442                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            442                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          442                       # number of overall misses
system.cpu.icache.overall_misses::total           442                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24686000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24686000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24686000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24686000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3371996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3371996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3371996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3371996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000131                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55850.678733                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55850.678733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55850.678733                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55850.678733                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          266                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          118                       # number of writebacks
system.cpu.icache.writebacks::total               118                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20027000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20027000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20027000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58730.205279                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58730.205279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58730.205279                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58730.205279                       # average overall mshr miss latency
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3371554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3371554                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          442                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           442                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24686000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24686000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3371996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3371996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55850.678733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55850.678733                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20027000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20027000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58730.205279                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58730.205279                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           209.934619                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3371894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9917.335294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   209.934619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.820057                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6744332                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6744332                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2528633                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2528633                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2528633                       # number of overall hits
system.cpu.dcache.overall_hits::total         2528633                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2382531                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2382531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2382531                       # number of overall misses
system.cpu.dcache.overall_misses::total       2382531                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 157330774998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 157330774998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 157330774998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 157330774998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4911164                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4911164                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4911164                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4911164                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.485126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.485126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.485126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.485126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66035.142879                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66035.142879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66035.142879                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66035.142879                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     23971777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1368506                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.516750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1881                       # number of writebacks
system.cpu.dcache.writebacks::total              1881                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       882055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       882055                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       882055                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       882055                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1500476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1500476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1500476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1500476                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 109562240998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 109562240998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 109562240998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 109562240998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.305523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.305523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.305523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.305523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73018.322851                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73018.322851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73018.322851                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73018.322851                       # average overall mshr miss latency
system.cpu.dcache.replacements                1499452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2503137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2503137                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2382436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2382436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 157324877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 157324877000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4885573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4885573                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.487647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.487647                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66035.300424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66035.300424                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       882054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       882054                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1500382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1500382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 109556598000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 109556598000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.307105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.307105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73019.136460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73019.136460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25496                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      5897998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5897998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62084.189474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62084.189474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5642998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5642998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60031.893617                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60031.893617                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28928483000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.921798                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4029109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1500476                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.685221                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.921798                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          435                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          589                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11322804                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11322804                       # Number of data accesses

---------- End Simulation Statistics   ----------
