{
  "name": "mm::page_table::vaddr_range",
  "safe": true,
  "callees": {
    "mm::page_table::vaddr_range::pt_va_range_start": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "mm::page_table::vaddr_range::pt_va_range_end": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "mm::page_table::vaddr_range::sign_bit_of_va": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "core::ops::RangeInclusive::<Idx>::new": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Creates a new inclusive range. Equivalent to writing `start..=end`.\n\n # Examples\n\n ```\n use std::ops::RangeInclusive;\n\n assert_eq!(3..=5, RangeInclusive::new(3, 5));\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::ops::RangeInclusive": [
      "Plain"
    ]
  },
  "path": 2417,
  "span": "ostd/src/mm/page_table/mod.rs:204:1: 249:2",
  "src": "pub(super) const fn vaddr_range<C: PageTableConfig>() -> RangeInclusive<Vaddr> {\n    const fn top_level_index_width<C: PageTableConfig>() -> usize {\n        C::ADDRESS_WIDTH - pte_index_bit_offset::<C>(C::NR_LEVELS)\n    }\n\n    const {\n        assert!(C::TOP_LEVEL_INDEX_RANGE.start < C::TOP_LEVEL_INDEX_RANGE.end);\n        assert!(top_level_index_width::<C>() <= nr_pte_index_bits::<C>(),);\n        assert!(C::TOP_LEVEL_INDEX_RANGE.start < 1 << top_level_index_width::<C>());\n        assert!(C::TOP_LEVEL_INDEX_RANGE.end <= 1 << top_level_index_width::<C>());\n    };\n\n    const fn pt_va_range_start<C: PageTableConfig>() -> Vaddr {\n        C::TOP_LEVEL_INDEX_RANGE.start << pte_index_bit_offset::<C>(C::NR_LEVELS)\n    }\n\n    const fn pt_va_range_end<C: PageTableConfig>() -> Vaddr {\n        C::TOP_LEVEL_INDEX_RANGE\n            .end\n            .unbounded_shl(pte_index_bit_offset::<C>(C::NR_LEVELS) as u32)\n            .wrapping_sub(1) // Inclusive end.\n    }\n\n    const fn sign_bit_of_va<C: PageTableConfig>(va: Vaddr) -> bool {\n        (va >> (C::ADDRESS_WIDTH - 1)) & 1 != 0\n    }\n\n    let mut start = pt_va_range_start::<C>();\n    let mut end = pt_va_range_end::<C>();\n\n    const {\n        assert!(\n            !C::VA_SIGN_EXT\n                || sign_bit_of_va::<C>(pt_va_range_start::<C>())\n                    == sign_bit_of_va::<C>(pt_va_range_end::<C>()),\n            \"The sign bit of both range endpoints must be the same if sign extension is enabled\"\n        )\n    }\n\n    if C::VA_SIGN_EXT && sign_bit_of_va::<C>(pt_va_range_start::<C>()) {\n        start |= !0 ^ ((1 << C::ADDRESS_WIDTH) - 1);\n        end |= !0 ^ ((1 << C::ADDRESS_WIDTH) - 1);\n    }\n\n    start..=end\n}",
  "mir": "fn mm::page_table::vaddr_range() -> core::ops::RangeInclusive<usize> {\n    let mut _0: core::ops::RangeInclusive<usize>;\n    let mut _1: usize;\n    let mut _2: usize;\n    let mut _3: bool;\n    let mut _4: usize;\n    let mut _5: usize;\n    let mut _6: usize;\n    let mut _7: usize;\n    let mut _8: usize;\n    let mut _9: bool;\n    let mut _10: (usize, bool);\n    let mut _11: usize;\n    let mut _12: usize;\n    let mut _13: usize;\n    let mut _14: usize;\n    let mut _15: bool;\n    let mut _16: (usize, bool);\n    let mut _17: usize;\n    let mut _18: usize;\n    debug start => _1;\n    debug end => _2;\n    bb0: {\n        StorageLive(_1);\n        _1 = mm::page_table::vaddr_range::pt_va_range_start::<C>() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_2);\n        _2 = mm::page_table::vaddr_range::pt_va_range_end::<C>() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        switchInt(<C as mm::PagingConstsTrait>::VA_SIGN_EXT) -> [0: bb12, otherwise: bb3];\n    }\n    bb3: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = mm::page_table::vaddr_range::pt_va_range_start::<C>() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _3 = mm::page_table::vaddr_range::sign_bit_of_va::<C>(move _4) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        switchInt(move _3) -> [0: bb11, otherwise: bb6];\n    }\n    bb6: {\n        StorageDead(_4);\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = Not(0_usize);\n        StorageLive(_7);\n        StorageLive(_8);\n        _9 = Lt(<C as mm::PagingConstsTrait>::ADDRESS_WIDTH, 64_usize);\n        assert(move _9, \"attempt to shift left by `{}`, which would overflow\", <C as mm::PagingConstsTrait>::ADDRESS_WIDTH) -> [success: bb7, unwind unreachable];\n    }\n    bb7: {\n        _8 = Shl(1_usize, <C as mm::PagingConstsTrait>::ADDRESS_WIDTH);\n        _10 = CheckedSub(_8, 1_usize);\n        assert(!move (_10.1: bool), \"attempt to compute `{} - {}`, which would overflow\", move _8, 1_usize) -> [success: bb8, unwind unreachable];\n    }\n    bb8: {\n        _7 = move (_10.0: usize);\n        StorageDead(_8);\n        _5 = BitXor(move _6, move _7);\n        StorageDead(_7);\n        StorageDead(_6);\n        _1 = BitOr(_1, move _5);\n        StorageDead(_5);\n        StorageLive(_11);\n        StorageLive(_12);\n        _12 = Not(0_usize);\n        StorageLive(_13);\n        StorageLive(_14);\n        _15 = Lt(<C as mm::PagingConstsTrait>::ADDRESS_WIDTH, 64_usize);\n        assert(move _15, \"attempt to shift left by `{}`, which would overflow\", <C as mm::PagingConstsTrait>::ADDRESS_WIDTH) -> [success: bb9, unwind unreachable];\n    }\n    bb9: {\n        _14 = Shl(1_usize, <C as mm::PagingConstsTrait>::ADDRESS_WIDTH);\n        _16 = CheckedSub(_14, 1_usize);\n        assert(!move (_16.1: bool), \"attempt to compute `{} - {}`, which would overflow\", move _14, 1_usize) -> [success: bb10, unwind unreachable];\n    }\n    bb10: {\n        _13 = move (_16.0: usize);\n        StorageDead(_14);\n        _11 = BitXor(move _12, move _13);\n        StorageDead(_13);\n        StorageDead(_12);\n        _2 = BitOr(_2, move _11);\n        StorageDead(_11);\n        goto -> bb12;\n    }\n    bb11: {\n        StorageDead(_4);\n        goto -> bb12;\n    }\n    bb12: {\n        StorageDead(_3);\n        StorageLive(_17);\n        _17 = _1;\n        StorageLive(_18);\n        _18 = _2;\n        _0 = core::ops::RangeInclusive::<usize>::new(move _17, move _18) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_18);\n        StorageDead(_17);\n        StorageDead(_2);\n        StorageDead(_1);\n        return;\n    }\n}\n",
  "doc": " Gets the managed virtual addresses range for the page table.\n\n It returns a [`RangeInclusive`] because the end address, if being\n [`Vaddr::MAX`], overflows [`Range<Vaddr>`].\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}