# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name p_read41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read41 \
    op interface \
    ports { p_read41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name p_read142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read142 \
    op interface \
    ports { p_read142 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name p_read243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read243 \
    op interface \
    ports { p_read243 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name p_read344 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read344 \
    op interface \
    ports { p_read344 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name p_read445 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read445 \
    op interface \
    ports { p_read445 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name p_read546 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read546 \
    op interface \
    ports { p_read546 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name p_read647 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read647 \
    op interface \
    ports { p_read647 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name p_read748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read748 \
    op interface \
    ports { p_read748 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name p_read849 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read849 \
    op interface \
    ports { p_read849 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name p_read950 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read950 \
    op interface \
    ports { p_read950 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name p_read1051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1051 \
    op interface \
    ports { p_read1051 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name p_read1152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1152 \
    op interface \
    ports { p_read1152 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name p_read1253 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1253 \
    op interface \
    ports { p_read1253 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name p_read1354 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1354 \
    op interface \
    ports { p_read1354 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name p_read1455 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1455 \
    op interface \
    ports { p_read1455 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name p_read1556 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1556 \
    op interface \
    ports { p_read1556 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name p_read1657 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1657 \
    op interface \
    ports { p_read1657 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name p_read1758 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1758 \
    op interface \
    ports { p_read1758 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name p_read1859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1859 \
    op interface \
    ports { p_read1859 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name p_read1960 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read1960 \
    op interface \
    ports { p_read1960 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name p_read2040 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2040 \
    op interface \
    ports { p_read2040 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name p_read2141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2141 \
    op interface \
    ports { p_read2141 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 352 \
    name p_read2242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2242 \
    op interface \
    ports { p_read2242 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 353 \
    name p_read2343 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2343 \
    op interface \
    ports { p_read2343 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 354 \
    name p_read2444 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2444 \
    op interface \
    ports { p_read2444 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 355 \
    name p_read2545 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2545 \
    op interface \
    ports { p_read2545 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 356 \
    name p_read2646 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2646 \
    op interface \
    ports { p_read2646 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 357 \
    name p_read2747 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2747 \
    op interface \
    ports { p_read2747 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 358 \
    name p_read2848 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2848 \
    op interface \
    ports { p_read2848 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 359 \
    name p_read2949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read2949 \
    op interface \
    ports { p_read2949 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


