
Final_Project_ARM_Basic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d248  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000634  0800d3d8  0800d3d8  0000e3d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da0c  0800da0c  0000f22c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800da0c  0800da0c  0000ea0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da14  0800da14  0000f22c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da14  0800da14  0000ea14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da18  0800da18  0000ea18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000022c  20000000  0800da1c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f22c  2**0
                  CONTENTS
 10 .bss          00000b08  2000022c  2000022c  0000f22c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000d34  20000d34  0000f22c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f22c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011903  00000000  00000000  0000f25c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000277d  00000000  00000000  00020b5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001050  00000000  00000000  000232e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cf0  00000000  00000000  00024330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023be4  00000000  00000000  00025020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012b5f  00000000  00000000  00048c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000daf35  00000000  00000000  0005b763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00136698  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e94  00000000  00000000  001366dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008b  00000000  00000000  0013c570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000022c 	.word	0x2000022c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d3c0 	.word	0x0800d3c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000230 	.word	0x20000230
 80001cc:	0800d3c0 	.word	0x0800d3c0

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <UART_CircularBuffer_init>:
#include "CircularBuffer.h"
#include <stdarg.h>
#include <stdio.h>
#include <string.h>

void UART_CircularBuffer_init(UART_CircularBuffer* buf, UART_HandleTypeDef* huart, uint8_t* dataBuf, int16_t size) {
 8001040:	b480      	push	{r7}
 8001042:	b085      	sub	sp, #20
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	807b      	strh	r3, [r7, #2]
  buf->HUART = huart;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	68ba      	ldr	r2, [r7, #8]
 8001052:	601a      	str	r2, [r3, #0]
  buf->Buffer = dataBuf;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	687a      	ldr	r2, [r7, #4]
 8001058:	605a      	str	r2, [r3, #4]
  buf->Size = size;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	887a      	ldrh	r2, [r7, #2]
 800105e:	819a      	strh	r2, [r3, #12]
  buf->Overflow = 0;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	2200      	movs	r2, #0
 8001064:	741a      	strb	r2, [r3, #16]
  buf->RPos = 0;
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2200      	movs	r2, #0
 800106a:	815a      	strh	r2, [r3, #10]
  buf->WPos = 0;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	2200      	movs	r2, #0
 8001070:	811a      	strh	r2, [r3, #8]
  buf->InReceive = 0;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2200      	movs	r2, #0
 8001076:	745a      	strb	r2, [r3, #17]
  buf->InTransmit = 0;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	2200      	movs	r2, #0
 800107c:	749a      	strb	r2, [r3, #18]
}
 800107e:	bf00      	nop
 8001080:	3714      	adds	r7, #20
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <UART_CircularBuffer_availableUncheck>:

int16_t UART_CircularBuffer_availableUncheck(UART_CircularBuffer* buf) {
 800108a:	b480      	push	{r7}
 800108c:	b083      	sub	sp, #12
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  return buf->Size * buf->Overflow + buf->WPos - buf->RPos;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001098:	b29b      	uxth	r3, r3
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	7c12      	ldrb	r2, [r2, #16]
 800109e:	fb13 f302 	smulbb	r3, r3, r2
 80010a2:	b29a      	uxth	r2, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	4413      	add	r3, r2
 80010ae:	b29a      	uxth	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	b21b      	sxth	r3, r3
}
 80010be:	4618      	mov	r0, r3
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr

080010ca <UART_CircularBuffer_spaceUncheck>:
int16_t UART_CircularBuffer_spaceUncheck(UART_CircularBuffer* buf) {
 80010ca:	b480      	push	{r7}
 80010cc:	b083      	sub	sp, #12
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
  return buf->Size * (!buf->Overflow) + buf->RPos - buf->WPos;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80010d8:	b29a      	uxth	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	7c1b      	ldrb	r3, [r3, #16]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	bf0c      	ite	eq
 80010e2:	2301      	moveq	r3, #1
 80010e4:	2300      	movne	r3, #0
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	fb12 f303 	smulbb	r3, r2, r3
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4413      	add	r3, r2
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001102:	b29b      	uxth	r3, r3
 8001104:	1ad3      	subs	r3, r2, r3
 8001106:	b29b      	uxth	r3, r3
 8001108:	b21b      	sxth	r3, r3
}
 800110a:	4618      	mov	r0, r3
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <UART_CircularBuffer_available>:

int16_t UART_CircularBuffer_available(UART_CircularBuffer* buf) {
 8001116:	b580      	push	{r7, lr}
 8001118:	b084      	sub	sp, #16
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  int16_t bytesLen = buf->HUART->hdmarx ? 
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00d      	beq.n	8001144 <UART_CircularBuffer_available+0x2e>
                      buf->PendingBytes - __HAL_DMA_GET_COUNTER(buf->HUART->hdmarx) :
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800112e:	b29a      	uxth	r2, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	b29b      	uxth	r3, r3
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmarx ? 
 8001140:	b21b      	sxth	r3, r3
 8001142:	e00a      	b.n	800115a <UART_CircularBuffer_available+0x44>
                      buf->PendingBytes - buf->HUART->RxXferCount;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800114a:	b29a      	uxth	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8001152:	b29b      	uxth	r3, r3
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmarx ? 
 8001158:	b21b      	sxth	r3, r3
 800115a:	81fb      	strh	r3, [r7, #14]
  
  if (bytesLen > 0) {
 800115c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001160:	2b00      	cmp	r3, #0
 8001162:	dd0f      	ble.n	8001184 <UART_CircularBuffer_available+0x6e>
    UART_CircularBuffer_moveWritePos(buf, bytesLen);
 8001164:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001168:	4619      	mov	r1, r3
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f911 	bl	8001392 <UART_CircularBuffer_moveWritePos>
    buf->PendingBytes -= bytesLen;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001176:	b29a      	uxth	r2, r3
 8001178:	89fb      	ldrh	r3, [r7, #14]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	b29b      	uxth	r3, r3
 800117e:	b21a      	sxth	r2, r3
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	81da      	strh	r2, [r3, #14]
  }
  
  return UART_CircularBuffer_availableUncheck(buf);
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff ff80 	bl	800108a <UART_CircularBuffer_availableUncheck>
 800118a:	4603      	mov	r3, r0
}
 800118c:	4618      	mov	r0, r3
 800118e:	3710      	adds	r7, #16
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <UART_CircularBuffer_space>:
int16_t UART_CircularBuffer_space(UART_CircularBuffer* buf) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  int16_t bytesLen = buf->HUART->hdmatx ? 
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00d      	beq.n	80011c2 <UART_CircularBuffer_space+0x2e>
                      buf->PendingBytes - __HAL_DMA_GET_COUNTER(buf->HUART->hdmatx) :
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	1ad3      	subs	r3, r2, r3
 80011bc:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmatx ? 
 80011be:	b21b      	sxth	r3, r3
 80011c0:	e00a      	b.n	80011d8 <UART_CircularBuffer_space+0x44>
                      buf->PendingBytes - buf->HUART->TxXferCount;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80011c8:	b29a      	uxth	r2, r3
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80011d0:	b29b      	uxth	r3, r3
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	b29b      	uxth	r3, r3
  int16_t bytesLen = buf->HUART->hdmatx ? 
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	81fb      	strh	r3, [r7, #14]
  
  if (bytesLen > 0) {
 80011da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	dd0f      	ble.n	8001202 <UART_CircularBuffer_space+0x6e>
    UART_CircularBuffer_moveReadPos(buf, bytesLen);
 80011e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80011e6:	4619      	mov	r1, r3
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f000 f8f6 	bl	80013da <UART_CircularBuffer_moveReadPos>
    buf->PendingBytes -= bytesLen;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	89fb      	ldrh	r3, [r7, #14]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	b29b      	uxth	r3, r3
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	81da      	strh	r2, [r3, #14]
  }
  
  return UART_CircularBuffer_spaceUncheck(buf);
 8001202:	6878      	ldr	r0, [r7, #4]
 8001204:	f7ff ff61 	bl	80010ca <UART_CircularBuffer_spaceUncheck>
 8001208:	4603      	mov	r3, r0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <UART_CircularBuffer_writeBytes>:

UART_CircularBuffer_Result UART_CircularBuffer_writeBytes(UART_CircularBuffer* buf, uint8_t* data, uint32_t len) {
 8001212:	b580      	push	{r7, lr}
 8001214:	b086      	sub	sp, #24
 8001216:	af00      	add	r7, sp, #0
 8001218:	60f8      	str	r0, [r7, #12]
 800121a:	60b9      	str	r1, [r7, #8]
 800121c:	607a      	str	r2, [r7, #4]
  if (UART_CircularBuffer_space(buf) < len) {
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f7ff ffb8 	bl	8001194 <UART_CircularBuffer_space>
 8001224:	4603      	mov	r3, r0
 8001226:	461a      	mov	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	4293      	cmp	r3, r2
 800122c:	d901      	bls.n	8001232 <UART_CircularBuffer_writeBytes+0x20>
    return UART_CircularBuffer_Result_NoSpace;
 800122e:	2301      	movs	r3, #1
 8001230:	e04b      	b.n	80012ca <UART_CircularBuffer_writeBytes+0xb8>
  }
  
  if (buf->WPos + len >= buf->Size) {
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001238:	461a      	mov	r2, r3
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4413      	add	r3, r2
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001244:	4293      	cmp	r3, r2
 8001246:	d326      	bcc.n	8001296 <UART_CircularBuffer_writeBytes+0x84>
    int16_t tmpLen = buf->Size - buf->WPos;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800124e:	b29a      	uxth	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001256:	b29b      	uxth	r3, r3
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	b29b      	uxth	r3, r3
 800125c:	82fb      	strh	r3, [r7, #22]
    
    memcpy(&buf->Buffer[buf->WPos], data, tmpLen);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	68fa      	ldr	r2, [r7, #12]
 8001264:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001268:	4413      	add	r3, r2
 800126a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800126e:	68b9      	ldr	r1, [r7, #8]
 8001270:	4618      	mov	r0, r3
 8001272:	f008 f9ec 	bl	800964e <memcpy>
    data += tmpLen;
 8001276:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	4413      	add	r3, r2
 800127e:	60bb      	str	r3, [r7, #8]
    len -= tmpLen;
 8001280:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	607b      	str	r3, [r7, #4]
    // buf->WPos = (buf->WPos + tmpLen) % buf->Size
    buf->WPos = 0;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	2200      	movs	r2, #0
 800128e:	811a      	strh	r2, [r3, #8]
    buf->Overflow = 1;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2201      	movs	r2, #1
 8001294:	741a      	strb	r2, [r3, #16]
  }
  
  if (len > 0) {
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d015      	beq.n	80012c8 <UART_CircularBuffer_writeBytes+0xb6>
    memcpy(&buf->Buffer[buf->WPos], data, len);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	68fa      	ldr	r2, [r7, #12]
 80012a2:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80012a6:	4413      	add	r3, r2
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	68b9      	ldr	r1, [r7, #8]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f008 f9ce 	bl	800964e <memcpy>
    buf->WPos += len;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	b29b      	uxth	r3, r3
 80012be:	4413      	add	r3, r2
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	b21a      	sxth	r2, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	811a      	strh	r2, [r3, #8]
  }
    
  return UART_CircularBuffer_Result_Ok;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3718      	adds	r7, #24
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}

080012d2 <UART_CircularBuffer_readBytes>:
UART_CircularBuffer_Result UART_CircularBuffer_readBytes(UART_CircularBuffer* buf, uint8_t* data, uint32_t len) {
 80012d2:	b580      	push	{r7, lr}
 80012d4:	b086      	sub	sp, #24
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	60f8      	str	r0, [r7, #12]
 80012da:	60b9      	str	r1, [r7, #8]
 80012dc:	607a      	str	r2, [r7, #4]
  if (UART_CircularBuffer_available(buf) < len) {
 80012de:	68f8      	ldr	r0, [r7, #12]
 80012e0:	f7ff ff19 	bl	8001116 <UART_CircularBuffer_available>
 80012e4:	4603      	mov	r3, r0
 80012e6:	461a      	mov	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d901      	bls.n	80012f2 <UART_CircularBuffer_readBytes+0x20>
    return UART_CircularBuffer_Result_NoAvailable;
 80012ee:	2302      	movs	r3, #2
 80012f0:	e04b      	b.n	800138a <UART_CircularBuffer_readBytes+0xb8>
  }
  
  if (buf->RPos + len >= buf->Size) {
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80012f8:	461a      	mov	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4413      	add	r3, r2
 80012fe:	68fa      	ldr	r2, [r7, #12]
 8001300:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001304:	4293      	cmp	r3, r2
 8001306:	d326      	bcc.n	8001356 <UART_CircularBuffer_readBytes+0x84>
    int16_t tmpLen = buf->Size - buf->RPos;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800130e:	b29a      	uxth	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001316:	b29b      	uxth	r3, r3
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	b29b      	uxth	r3, r3
 800131c:	82fb      	strh	r3, [r7, #22]
    
    memcpy(data, &buf->Buffer[buf->RPos], tmpLen);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001328:	4413      	add	r3, r2
 800132a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800132e:	4619      	mov	r1, r3
 8001330:	68b8      	ldr	r0, [r7, #8]
 8001332:	f008 f98c 	bl	800964e <memcpy>
    data += tmpLen;
 8001336:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800133a:	68ba      	ldr	r2, [r7, #8]
 800133c:	4413      	add	r3, r2
 800133e:	60bb      	str	r3, [r7, #8]
    len -= tmpLen;
 8001340:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001344:	687a      	ldr	r2, [r7, #4]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	607b      	str	r3, [r7, #4]
    // buf->RPos = (buf->RPos + tmpLen) % buf->Size
    buf->RPos = 0;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	2200      	movs	r2, #0
 800134e:	815a      	strh	r2, [r3, #10]
    buf->Overflow = 0;
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2200      	movs	r2, #0
 8001354:	741a      	strb	r2, [r3, #16]
  }
  
  if (len > 0) {
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d015      	beq.n	8001388 <UART_CircularBuffer_readBytes+0xb6>
    memcpy(data, &buf->Buffer[buf->RPos], len);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001366:	4413      	add	r3, r2
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	4619      	mov	r1, r3
 800136c:	68b8      	ldr	r0, [r7, #8]
 800136e:	f008 f96e 	bl	800964e <memcpy>
    buf->RPos += len;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001378:	b29a      	uxth	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	b29b      	uxth	r3, r3
 800137e:	4413      	add	r3, r2
 8001380:	b29b      	uxth	r3, r3
 8001382:	b21a      	sxth	r2, r3
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	815a      	strh	r2, [r3, #10]
  }
    
  return UART_CircularBuffer_Result_Ok;
 8001388:	2300      	movs	r3, #0
}
 800138a:	4618      	mov	r0, r3
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}

08001392 <UART_CircularBuffer_moveWritePos>:
  
  return UART_CircularBuffer_writeBytes(buf, (uint8_t*) temp, len);
}


void UART_CircularBuffer_moveWritePos(UART_CircularBuffer* buf, int16_t step) {
 8001392:	b480      	push	{r7}
 8001394:	b083      	sub	sp, #12
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
 800139a:	460b      	mov	r3, r1
 800139c:	807b      	strh	r3, [r7, #2]
  buf->WPos += step;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80013a4:	b29a      	uxth	r2, r3
 80013a6:	887b      	ldrh	r3, [r7, #2]
 80013a8:	4413      	add	r3, r2
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	b21a      	sxth	r2, r3
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	811a      	strh	r2, [r3, #8]
  if (buf->WPos >= buf->Size) {
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80013be:	429a      	cmp	r2, r3
 80013c0:	db05      	blt.n	80013ce <UART_CircularBuffer_moveWritePos+0x3c>
    buf->WPos = 0;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	811a      	strh	r2, [r3, #8]
    buf->Overflow = 1;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2201      	movs	r2, #1
 80013cc:	741a      	strb	r2, [r3, #16]
  }
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr

080013da <UART_CircularBuffer_moveReadPos>:

void UART_CircularBuffer_moveReadPos(UART_CircularBuffer* buf, int16_t step) {
 80013da:	b480      	push	{r7}
 80013dc:	b083      	sub	sp, #12
 80013de:	af00      	add	r7, sp, #0
 80013e0:	6078      	str	r0, [r7, #4]
 80013e2:	460b      	mov	r3, r1
 80013e4:	807b      	strh	r3, [r7, #2]
  buf->RPos += step;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80013ec:	b29a      	uxth	r2, r3
 80013ee:	887b      	ldrh	r3, [r7, #2]
 80013f0:	4413      	add	r3, r2
 80013f2:	b29b      	uxth	r3, r3
 80013f4:	b21a      	sxth	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	815a      	strh	r2, [r3, #10]
  if (buf->RPos >= buf->Size) {
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001406:	429a      	cmp	r2, r3
 8001408:	db05      	blt.n	8001416 <UART_CircularBuffer_moveReadPos+0x3c>
    buf->RPos = 0;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	815a      	strh	r2, [r3, #10]
    buf->Overflow = 0;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	741a      	strb	r2, [r3, #16]
  }
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <UART_CircularBuffer_directAvailable>:
int16_t UART_CircularBuffer_directAvailable(UART_CircularBuffer* buf) {
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  return buf->Overflow ? buf->Size - buf->RPos :
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	7c1b      	ldrb	r3, [r3, #16]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d00b      	beq.n	800144a <UART_CircularBuffer_directAvailable+0x28>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001438:	b29a      	uxth	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001440:	b29b      	uxth	r3, r3
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	b29b      	uxth	r3, r3
 8001446:	b21b      	sxth	r3, r3
 8001448:	e00a      	b.n	8001460 <UART_CircularBuffer_directAvailable+0x3e>
                         buf->WPos - buf->RPos;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001450:	b29a      	uxth	r2, r3
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001458:	b29b      	uxth	r3, r3
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	b29b      	uxth	r3, r3
  return buf->Overflow ? buf->Size - buf->RPos :
 800145e:	b21b      	sxth	r3, r3
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <UART_CircularBuffer_directSpace>:
int16_t UART_CircularBuffer_directSpace(UART_CircularBuffer* buf) {
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  return buf->Overflow ? buf->RPos - buf->WPos :
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7c1b      	ldrb	r3, [r3, #16]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d00b      	beq.n	8001494 <UART_CircularBuffer_directSpace+0x28>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001482:	b29a      	uxth	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800148a:	b29b      	uxth	r3, r3
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	b29b      	uxth	r3, r3
 8001490:	b21b      	sxth	r3, r3
 8001492:	e00a      	b.n	80014aa <UART_CircularBuffer_directSpace+0x3e>
                         buf->Size - buf->WPos;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800149a:	b29a      	uxth	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	b29b      	uxth	r3, r3
  return buf->Overflow ? buf->RPos - buf->WPos :
 80014a8:	b21b      	sxth	r3, r3
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	370c      	adds	r7, #12
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <UART_CircularBuffer_directAvailableAt>:
int16_t UART_CircularBuffer_directAvailableAt(UART_CircularBuffer* buf, int16_t index) {
 80014b6:	b580      	push	{r7, lr}
 80014b8:	b084      	sub	sp, #16
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
 80014be:	460b      	mov	r3, r1
 80014c0:	807b      	strh	r3, [r7, #2]
  int16_t len = UART_CircularBuffer_availableUncheck(buf);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff fde1 	bl	800108a <UART_CircularBuffer_availableUncheck>
 80014c8:	4603      	mov	r3, r0
 80014ca:	81fb      	strh	r3, [r7, #14]
  int16_t dirLen = UART_CircularBuffer_directAvailable(buf);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ffa8 	bl	8001422 <UART_CircularBuffer_directAvailable>
 80014d2:	4603      	mov	r3, r0
 80014d4:	81bb      	strh	r3, [r7, #12]
  if (len == dirLen) {
 80014d6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80014da:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d105      	bne.n	80014ee <UART_CircularBuffer_directAvailableAt+0x38>
      return len - index;
 80014e2:	89fa      	ldrh	r2, [r7, #14]
 80014e4:	887b      	ldrh	r3, [r7, #2]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	e016      	b.n	800151c <UART_CircularBuffer_directAvailableAt+0x66>
  }
  else {
      return dirLen > index ? dirLen - index :
 80014ee:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80014f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	dd05      	ble.n	8001506 <UART_CircularBuffer_directAvailableAt+0x50>
 80014fa:	89ba      	ldrh	r2, [r7, #12]
 80014fc:	887b      	ldrh	r3, [r7, #2]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	b29b      	uxth	r3, r3
 8001502:	b21b      	sxth	r3, r3
 8001504:	e00a      	b.n	800151c <UART_CircularBuffer_directAvailableAt+0x66>
                              buf->WPos - (index - dirLen);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800150c:	b29a      	uxth	r2, r3
 800150e:	89b9      	ldrh	r1, [r7, #12]
 8001510:	887b      	ldrh	r3, [r7, #2]
 8001512:	1acb      	subs	r3, r1, r3
 8001514:	b29b      	uxth	r3, r3
 8001516:	4413      	add	r3, r2
 8001518:	b29b      	uxth	r3, r3
      return dirLen > index ? dirLen - index :
 800151a:	b21b      	sxth	r3, r3
  }
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <UART_CircularBuffer_getReadDataPtr>:
  else {
      return dirLen > index ? dirLen - index :
                              buf->RPos - (index - dirLen);
  }
}
uint8_t* UART_CircularBuffer_getReadDataPtr(UART_CircularBuffer* buf) {
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  return &buf->Buffer[buf->RPos];
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8001536:	4413      	add	r3, r2
}
 8001538:	4618      	mov	r0, r3
 800153a:	370c      	adds	r7, #12
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr

08001544 <UART_CircularBuffer_getWriteDataPtr>:
uint8_t* UART_CircularBuffer_getWriteDataPtr(UART_CircularBuffer* buf) {
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  return &buf->Buffer[buf->WPos];
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8001556:	4413      	add	r3, r2
}
 8001558:	4618      	mov	r0, r3
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <UART_CircularBuffer_getReadDataPtrAt>:
uint8_t* UART_CircularBuffer_getReadDataPtrAt(UART_CircularBuffer* buf, int16_t index) {
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	460b      	mov	r3, r1
 800156e:	807b      	strh	r3, [r7, #2]
  index += buf->RPos;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001576:	b29a      	uxth	r2, r3
 8001578:	887b      	ldrh	r3, [r7, #2]
 800157a:	4413      	add	r3, r2
 800157c:	b29b      	uxth	r3, r3
 800157e:	807b      	strh	r3, [r7, #2]

  if (index >= buf->Size) {
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001586:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800158a:	429a      	cmp	r2, r3
 800158c:	db0a      	blt.n	80015a4 <UART_CircularBuffer_getReadDataPtrAt+0x40>
      index %= buf->Size;
 800158e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8001598:	fb93 f1f2 	sdiv	r1, r3, r2
 800159c:	fb01 f202 	mul.w	r2, r1, r2
 80015a0:	1a9b      	subs	r3, r3, r2
 80015a2:	807b      	strh	r3, [r7, #2]
  }

  return &buf->Buffer[index];
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80015ac:	4413      	add	r3, r2
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	370c      	adds	r7, #12
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr

080015ba <UART_CircularBuffer_findPat>:
  }
  
  return p == NULL ? -1 : (int16_t)(p - base) + offset;
}

int16_t UART_CircularBuffer_findPat(UART_CircularBuffer* buf, uint8_t* pat, int16_t len) {
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b086      	sub	sp, #24
 80015be:	af00      	add	r7, sp, #0
 80015c0:	60f8      	str	r0, [r7, #12]
 80015c2:	60b9      	str	r1, [r7, #8]
 80015c4:	4613      	mov	r3, r2
 80015c6:	80fb      	strh	r3, [r7, #6]
  if (UART_CircularBuffer_available(buf) < len) {
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	f7ff fda4 	bl	8001116 <UART_CircularBuffer_available>
 80015ce:	4603      	mov	r3, r0
 80015d0:	461a      	mov	r2, r3
 80015d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015d6:	4293      	cmp	r3, r2
 80015d8:	dd02      	ble.n	80015e0 <UART_CircularBuffer_findPat+0x26>
    return -1;
 80015da:	f04f 33ff 	mov.w	r3, #4294967295
 80015de:	e026      	b.n	800162e <UART_CircularBuffer_findPat+0x74>
  }

  int16_t index = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	82fb      	strh	r3, [r7, #22]

  while ((index = UART_CircularBuffer_findByteAt(buf, index, *pat)) >= 0) {
 80015e4:	e013      	b.n	800160e <UART_CircularBuffer_findPat+0x54>
    if (UART_CircularBuffer_compareAt(buf, index, pat, len) == 0) {
 80015e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015ea:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	68f8      	ldr	r0, [r7, #12]
 80015f2:	f000 f879 	bl	80016e8 <UART_CircularBuffer_compareAt>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d102      	bne.n	8001602 <UART_CircularBuffer_findPat+0x48>
      return index;
 80015fc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001600:	e015      	b.n	800162e <UART_CircularBuffer_findPat+0x74>
    }
    index++;
 8001602:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001606:	b29b      	uxth	r3, r3
 8001608:	3301      	adds	r3, #1
 800160a:	b29b      	uxth	r3, r3
 800160c:	82fb      	strh	r3, [r7, #22]
  while ((index = UART_CircularBuffer_findByteAt(buf, index, *pat)) >= 0) {
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	781a      	ldrb	r2, [r3, #0]
 8001612:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001616:	4619      	mov	r1, r3
 8001618:	68f8      	ldr	r0, [r7, #12]
 800161a:	f000 f80c 	bl	8001636 <UART_CircularBuffer_findByteAt>
 800161e:	4603      	mov	r3, r0
 8001620:	82fb      	strh	r3, [r7, #22]
 8001622:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001626:	2b00      	cmp	r3, #0
 8001628:	dadd      	bge.n	80015e6 <UART_CircularBuffer_findPat+0x2c>
  }

  return -1;
 800162a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800162e:	4618      	mov	r0, r3
 8001630:	3718      	adds	r7, #24
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <UART_CircularBuffer_findByteAt>:

int16_t UART_CircularBuffer_findByteAt(UART_CircularBuffer* buf, int16_t offset, uint8_t val) {
 8001636:	b590      	push	{r4, r7, lr}
 8001638:	b087      	sub	sp, #28
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
 800163e:	460b      	mov	r3, r1
 8001640:	807b      	strh	r3, [r7, #2]
 8001642:	4613      	mov	r3, r2
 8001644:	707b      	strb	r3, [r7, #1]
  int16_t tmpLen = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	81fb      	strh	r3, [r7, #14]
  uint8_t* pStart = UART_CircularBuffer_getReadDataPtrAt(buf, offset);
 800164a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800164e:	4619      	mov	r1, r3
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f7ff ff87 	bl	8001564 <UART_CircularBuffer_getReadDataPtrAt>
 8001656:	6178      	str	r0, [r7, #20]
  uint8_t* pEnd;

  if (UART_CircularBuffer_availableUncheck(buf) < offset) {
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f7ff fd16 	bl	800108a <UART_CircularBuffer_availableUncheck>
 800165e:	4603      	mov	r3, r0
 8001660:	461a      	mov	r2, r3
 8001662:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001666:	4293      	cmp	r3, r2
 8001668:	dd02      	ble.n	8001670 <UART_CircularBuffer_findByteAt+0x3a>
      return -1;
 800166a:	f04f 33ff 	mov.w	r3, #4294967295
 800166e:	e037      	b.n	80016e0 <UART_CircularBuffer_findByteAt+0xaa>
  }

  tmpLen = UART_CircularBuffer_directAvailableAt(buf, offset);
 8001670:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001674:	4619      	mov	r1, r3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f7ff ff1d 	bl	80014b6 <UART_CircularBuffer_directAvailableAt>
 800167c:	4603      	mov	r3, r0
 800167e:	81fb      	strh	r3, [r7, #14]
  pEnd = memchr(pStart, val, tmpLen);
 8001680:	787b      	ldrb	r3, [r7, #1]
 8001682:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001686:	4619      	mov	r1, r3
 8001688:	6978      	ldr	r0, [r7, #20]
 800168a:	f7fe fdb1 	bl	80001f0 <memchr>
 800168e:	6138      	str	r0, [r7, #16]
  if (!pEnd && (tmpLen + offset) < UART_CircularBuffer_available(buf)) {
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d116      	bne.n	80016c4 <UART_CircularBuffer_findByteAt+0x8e>
 8001696:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800169a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800169e:	18d4      	adds	r4, r2, r3
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f7ff fd38 	bl	8001116 <UART_CircularBuffer_available>
 80016a6:	4603      	mov	r3, r0
 80016a8:	429c      	cmp	r4, r3
 80016aa:	da0b      	bge.n	80016c4 <UART_CircularBuffer_findByteAt+0x8e>
      pStart = buf->Buffer;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	617b      	str	r3, [r7, #20]
      pEnd = memchr(pStart, val, buf->WPos);
 80016b2:	7879      	ldrb	r1, [r7, #1]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80016ba:	461a      	mov	r2, r3
 80016bc:	6978      	ldr	r0, [r7, #20]
 80016be:	f7fe fd97 	bl	80001f0 <memchr>
 80016c2:	6138      	str	r0, [r7, #16]
  }

  return pEnd != NULL ? (int16_t)(pEnd - pStart) + offset : -1;
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d008      	beq.n	80016dc <UART_CircularBuffer_findByteAt+0xa6>
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	1ad3      	subs	r3, r2, r3
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	887b      	ldrh	r3, [r7, #2]
 80016d4:	4413      	add	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	b21b      	sxth	r3, r3
 80016da:	e001      	b.n	80016e0 <UART_CircularBuffer_findByteAt+0xaa>
 80016dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	371c      	adds	r7, #28
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd90      	pop	{r4, r7, pc}

080016e8 <UART_CircularBuffer_compareAt>:

int16_t UART_CircularBuffer_compareAt(UART_CircularBuffer* buf, int16_t index, uint8_t* val, int16_t len) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	461a      	mov	r2, r3
 80016f4:	460b      	mov	r3, r1
 80016f6:	817b      	strh	r3, [r7, #10]
 80016f8:	4613      	mov	r3, r2
 80016fa:	813b      	strh	r3, [r7, #8]
  int16_t result;
  int16_t tmpLen;

  if (len == 0) {
 80016fc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d101      	bne.n	8001708 <UART_CircularBuffer_compareAt+0x20>
    return 0;
 8001704:	2300      	movs	r3, #0
 8001706:	e04f      	b.n	80017a8 <UART_CircularBuffer_compareAt+0xc0>
  }

  if (UART_CircularBuffer_availableUncheck(buf) - index < len) {
 8001708:	68f8      	ldr	r0, [r7, #12]
 800170a:	f7ff fcbe 	bl	800108a <UART_CircularBuffer_availableUncheck>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001716:	1ad2      	subs	r2, r2, r3
 8001718:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800171c:	429a      	cmp	r2, r3
 800171e:	da02      	bge.n	8001726 <UART_CircularBuffer_compareAt+0x3e>
    return -2;
 8001720:	f06f 0301 	mvn.w	r3, #1
 8001724:	e040      	b.n	80017a8 <UART_CircularBuffer_compareAt+0xc0>
  }

  tmpLen = UART_CircularBuffer_directAvailableAt(buf, index);
 8001726:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800172a:	4619      	mov	r1, r3
 800172c:	68f8      	ldr	r0, [r7, #12]
 800172e:	f7ff fec2 	bl	80014b6 <UART_CircularBuffer_directAvailableAt>
 8001732:	4603      	mov	r3, r0
 8001734:	82fb      	strh	r3, [r7, #22]
  if (tmpLen < len) {
 8001736:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 800173a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800173e:	429a      	cmp	r2, r3
 8001740:	da24      	bge.n	800178c <UART_CircularBuffer_compareAt+0xa4>
      if ((result = (int8_t) memcmp(UART_CircularBuffer_getReadDataPtrAt(buf, index), val, tmpLen)) != 0) {
 8001742:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001746:	4619      	mov	r1, r3
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f7ff ff0b 	bl	8001564 <UART_CircularBuffer_getReadDataPtrAt>
 800174e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001752:	461a      	mov	r2, r3
 8001754:	6879      	ldr	r1, [r7, #4]
 8001756:	f007 fe9b 	bl	8009490 <memcmp>
 800175a:	4603      	mov	r3, r0
 800175c:	b25b      	sxtb	r3, r3
 800175e:	82bb      	strh	r3, [r7, #20]
 8001760:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <UART_CircularBuffer_compareAt+0x86>
          return result;
 8001768:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800176c:	e01c      	b.n	80017a8 <UART_CircularBuffer_compareAt+0xc0>
      }

      index += tmpLen;
 800176e:	897a      	ldrh	r2, [r7, #10]
 8001770:	8afb      	ldrh	r3, [r7, #22]
 8001772:	4413      	add	r3, r2
 8001774:	b29b      	uxth	r3, r3
 8001776:	817b      	strh	r3, [r7, #10]
      val += tmpLen;
 8001778:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	4413      	add	r3, r2
 8001780:	607b      	str	r3, [r7, #4]
      len -= tmpLen;
 8001782:	893a      	ldrh	r2, [r7, #8]
 8001784:	8afb      	ldrh	r3, [r7, #22]
 8001786:	1ad3      	subs	r3, r2, r3
 8001788:	b29b      	uxth	r3, r3
 800178a:	813b      	strh	r3, [r7, #8]
  }

  return (int8_t) memcmp(UART_CircularBuffer_getReadDataPtrAt(buf, index), val, len);
 800178c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001790:	4619      	mov	r1, r3
 8001792:	68f8      	ldr	r0, [r7, #12]
 8001794:	f7ff fee6 	bl	8001564 <UART_CircularBuffer_getReadDataPtrAt>
 8001798:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800179c:	461a      	mov	r2, r3
 800179e:	6879      	ldr	r1, [r7, #4]
 80017a0:	f007 fe76 	bl	8009490 <memcmp>
 80017a4:	4603      	mov	r3, r0
 80017a6:	b25b      	sxtb	r3, r3
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	3718      	adds	r7, #24
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <UART_CircularBuffer_receive>:

// --------------------- UART Rx APIs --------------------------
void UART_CircularBuffer_receive(UART_CircularBuffer* buf) {
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b083      	sub	sp, #12
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if (!buf->InReceive) {
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	7c5b      	ldrb	r3, [r3, #17]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d130      	bne.n	8001822 <UART_CircularBuffer_receive+0x72>
    buf->PendingBytes = UART_CircularBuffer_directSpace(buf);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff fe53 	bl	800146c <UART_CircularBuffer_directSpace>
 80017c6:	4603      	mov	r3, r0
 80017c8:	461a      	mov	r2, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	81da      	strh	r2, [r3, #14]
    if (buf->PendingBytes > 0) {
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	dd24      	ble.n	8001822 <UART_CircularBuffer_receive+0x72>
      buf->InReceive = 1;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	745a      	strb	r2, [r3, #17]
      // Check IT or DMA
      if (buf->HUART->hdmarx) {
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d00e      	beq.n	8001806 <UART_CircularBuffer_receive+0x56>
        HAL_UART_Receive_DMA(
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681c      	ldr	r4, [r3, #0]
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f7ff fea9 	bl	8001544 <UART_CircularBuffer_getWriteDataPtr>
 80017f2:	4601      	mov	r1, r0
            buf->HUART, 
            UART_CircularBuffer_getWriteDataPtr(buf), 
            buf->PendingBytes
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Receive_DMA(
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	461a      	mov	r2, r3
 80017fe:	4620      	mov	r0, r4
 8001800:	f004 fdf2 	bl	80063e8 <HAL_UART_Receive_DMA>
            buf->PendingBytes
        );
      }
    }
  }
}
 8001804:	e00d      	b.n	8001822 <UART_CircularBuffer_receive+0x72>
        HAL_UART_Receive_IT(
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681c      	ldr	r4, [r3, #0]
 800180a:	6878      	ldr	r0, [r7, #4]
 800180c:	f7ff fe9a 	bl	8001544 <UART_CircularBuffer_getWriteDataPtr>
 8001810:	4601      	mov	r1, r0
            buf->PendingBytes
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Receive_IT(
 8001818:	b29b      	uxth	r3, r3
 800181a:	461a      	mov	r2, r3
 800181c:	4620      	mov	r0, r4
 800181e:	f004 fd42 	bl	80062a6 <HAL_UART_Receive_IT>
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	bd90      	pop	{r4, r7, pc}

0800182a <UART_CircularBuffer_handleRx>:
void UART_CircularBuffer_handleRx(UART_CircularBuffer* buf) {
 800182a:	b580      	push	{r7, lr}
 800182c:	b082      	sub	sp, #8
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  if (buf->InReceive) {
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	7c5b      	ldrb	r3, [r3, #17]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d00c      	beq.n	8001854 <UART_CircularBuffer_handleRx+0x2a>
    buf->InReceive = 0;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2200      	movs	r2, #0
 800183e:	745a      	strb	r2, [r3, #17]
    UART_CircularBuffer_moveWritePos(buf, buf->PendingBytes);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001846:	4619      	mov	r1, r3
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff fda2 	bl	8001392 <UART_CircularBuffer_moveWritePos>
    UART_CircularBuffer_receive(buf);
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	f7ff ffae 	bl	80017b0 <UART_CircularBuffer_receive>
  }
}
 8001854:	bf00      	nop
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}

0800185c <UART_CircularBuffer_transmit>:
    UART_CircularBuffer_receiveIdle(buf);
  }
}

// --------------------- UART Tx APIs --------------------------
void UART_CircularBuffer_transmit(UART_CircularBuffer* buf) {
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  if (!buf->InTransmit) {
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	7c9b      	ldrb	r3, [r3, #18]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d130      	bne.n	80018ce <UART_CircularBuffer_transmit+0x72>
    buf->PendingBytes = UART_CircularBuffer_directAvailable(buf);
 800186c:	6878      	ldr	r0, [r7, #4]
 800186e:	f7ff fdd8 	bl	8001422 <UART_CircularBuffer_directAvailable>
 8001872:	4603      	mov	r3, r0
 8001874:	461a      	mov	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	81da      	strh	r2, [r3, #14]
    if (buf->PendingBytes > 0) {
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001880:	2b00      	cmp	r3, #0
 8001882:	dd24      	ble.n	80018ce <UART_CircularBuffer_transmit+0x72>
      buf->InTransmit = 1;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	749a      	strb	r2, [r3, #18]
      // Check IT or DMA
      if (buf->HUART->hdmatx) {
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001890:	2b00      	cmp	r3, #0
 8001892:	d00e      	beq.n	80018b2 <UART_CircularBuffer_transmit+0x56>
        HAL_UART_Transmit_DMA(
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681c      	ldr	r4, [r3, #0]
            buf->HUART, 
            UART_CircularBuffer_getReadDataPtr(buf), 
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f7ff fe43 	bl	8001524 <UART_CircularBuffer_getReadDataPtr>
 800189e:	4601      	mov	r1, r0
            buf->PendingBytes
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Transmit_DMA(
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	461a      	mov	r2, r3
 80018aa:	4620      	mov	r0, r4
 80018ac:	f004 fd20 	bl	80062f0 <HAL_UART_Transmit_DMA>
            buf->PendingBytes
        );
      }
    }
  }
}
 80018b0:	e00d      	b.n	80018ce <UART_CircularBuffer_transmit+0x72>
        HAL_UART_Transmit_IT(
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681c      	ldr	r4, [r3, #0]
            UART_CircularBuffer_getReadDataPtr(buf), 
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff fe34 	bl	8001524 <UART_CircularBuffer_getReadDataPtr>
 80018bc:	4601      	mov	r1, r0
            buf->PendingBytes
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
        HAL_UART_Transmit_IT(
 80018c4:	b29b      	uxth	r3, r3
 80018c6:	461a      	mov	r2, r3
 80018c8:	4620      	mov	r0, r4
 80018ca:	f004 fcb6 	bl	800623a <HAL_UART_Transmit_IT>
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd90      	pop	{r4, r7, pc}

080018d6 <UART_CircularBuffer_handleTx>:
void UART_CircularBuffer_handleTx(UART_CircularBuffer* buf) {
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  if (buf->InTransmit) {
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	7c9b      	ldrb	r3, [r3, #18]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d00c      	beq.n	8001900 <UART_CircularBuffer_handleTx+0x2a>
    buf->InTransmit = 0;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	2200      	movs	r2, #0
 80018ea:	749a      	strb	r2, [r3, #18]
    UART_CircularBuffer_moveReadPos(buf, buf->PendingBytes);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80018f2:	4619      	mov	r1, r3
 80018f4:	6878      	ldr	r0, [r7, #4]
 80018f6:	f7ff fd70 	bl	80013da <UART_CircularBuffer_moveReadPos>
    UART_CircularBuffer_transmit(buf);
 80018fa:	6878      	ldr	r0, [r7, #4]
 80018fc:	f7ff ffae 	bl	800185c <UART_CircularBuffer_transmit>
  }
}
 8001900:	bf00      	nop
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <UART_CircularBuffer_resetIO>:

void UART_CircularBuffer_resetIO(UART_CircularBuffer* buf) {
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  buf->InReceive = 0;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2200      	movs	r2, #0
 8001914:	745a      	strb	r2, [r3, #17]
  buf->InTransmit = 0;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	749a      	strb	r2, [r3, #18]
  buf->RPos = 0;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	2200      	movs	r2, #0
 8001920:	815a      	strh	r2, [r3, #10]
  buf->WPos = 0;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2200      	movs	r2, #0
 8001926:	811a      	strh	r2, [r3, #8]
  buf->Overflow = 0;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	741a      	strb	r2, [r3, #16]
  buf->PendingBytes = 0;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	81da      	strh	r2, [r3, #14]
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001944:	f001 fd08 	bl	8003358 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001948:	f000 f88e 	bl	8001a68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194c:	f000 fa9e 	bl	8001e8c <MX_GPIO_Init>
  MX_DMA_Init();
 8001950:	f000 fa56 	bl	8001e00 <MX_DMA_Init>
  MX_ADC1_Init();
 8001954:	f000 f8e6 	bl	8001b24 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001958:	f000 f946 	bl	8001be8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800195c:	f000 f9fc 	bl	8001d58 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001960:	f000 fa24 	bl	8001dac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  UART_CircularBuffer_init(&uart1Tx, &huart1, uart1TxBuf, sizeof(uart1TxBuf));
 8001964:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001968:	4a30      	ldr	r2, [pc, #192]	@ (8001a2c <main+0xec>)
 800196a:	4931      	ldr	r1, [pc, #196]	@ (8001a30 <main+0xf0>)
 800196c:	4831      	ldr	r0, [pc, #196]	@ (8001a34 <main+0xf4>)
 800196e:	f7ff fb67 	bl	8001040 <UART_CircularBuffer_init>
  UART_CircularBuffer_init(&uart3Tx, &huart3, uart3TxBuf, sizeof(uart3TxBuf));
 8001972:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001976:	4a30      	ldr	r2, [pc, #192]	@ (8001a38 <main+0xf8>)
 8001978:	4930      	ldr	r1, [pc, #192]	@ (8001a3c <main+0xfc>)
 800197a:	4831      	ldr	r0, [pc, #196]	@ (8001a40 <main+0x100>)
 800197c:	f7ff fb60 	bl	8001040 <UART_CircularBuffer_init>
  UART_CircularBuffer_init(&uart3Rx, &huart3, uart3RxBuf, sizeof(uart3RxBuf));
 8001980:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001984:	4a2f      	ldr	r2, [pc, #188]	@ (8001a44 <main+0x104>)
 8001986:	492d      	ldr	r1, [pc, #180]	@ (8001a3c <main+0xfc>)
 8001988:	482f      	ldr	r0, [pc, #188]	@ (8001a48 <main+0x108>)
 800198a:	f7ff fb59 	bl	8001040 <UART_CircularBuffer_init>
  UART_CircularBuffer_receive(&uart3Rx);
 800198e:	482e      	ldr	r0, [pc, #184]	@ (8001a48 <main+0x108>)
 8001990:	f7ff ff0e 	bl	80017b0 <UART_CircularBuffer_receive>

	LCD16X2_Init(MyLCD);
 8001994:	2000      	movs	r0, #0
 8001996:	f006 f9b9 	bl	8007d0c <LCD16X2_Init>
	LCD16X2_Clear(MyLCD);
 800199a:	2000      	movs	r0, #0
 800199c:	f006 f936 	bl	8007c0c <LCD16X2_Clear>
	LCD16X2_Set_Cursor(MyLCD, 1, 1);
 80019a0:	2201      	movs	r2, #1
 80019a2:	2101      	movs	r1, #1
 80019a4:	2000      	movs	r0, #0
 80019a6:	f006 f971 	bl	8007c8c <LCD16X2_Set_Cursor>
	LCD16X2_Write_String(MyLCD, "  DeepBlue");
 80019aa:	4928      	ldr	r1, [pc, #160]	@ (8001a4c <main+0x10c>)
 80019ac:	2000      	movs	r0, #0
 80019ae:	f006 fc1f 	bl	80081f0 <LCD16X2_Write_String>
	LCD16X2_Set_Cursor(MyLCD, 2, 1);
 80019b2:	2201      	movs	r2, #1
 80019b4:	2102      	movs	r1, #2
 80019b6:	2000      	movs	r0, #0
 80019b8:	f006 f968 	bl	8007c8c <LCD16X2_Set_Cursor>
	LCD16X2_Write_String(MyLCD, "STM32 Course");
 80019bc:	4924      	ldr	r1, [pc, #144]	@ (8001a50 <main+0x110>)
 80019be:	2000      	movs	r0, #0
 80019c0:	f006 fc16 	bl	80081f0 <LCD16X2_Write_String>
	HAL_Delay(2000);
 80019c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019c8:	f001 fd38 	bl	800343c <HAL_Delay>


	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80019cc:	2104      	movs	r1, #4
 80019ce:	4821      	ldr	r0, [pc, #132]	@ (8001a54 <main+0x114>)
 80019d0:	f003 fd22 	bl	8005418 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80019d4:	2108      	movs	r1, #8
 80019d6:	481f      	ldr	r0, [pc, #124]	@ (8001a54 <main+0x114>)
 80019d8:	f003 fd1e 	bl	8005418 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80019dc:	210c      	movs	r1, #12
 80019de:	481d      	ldr	r0, [pc, #116]	@ (8001a54 <main+0x114>)
 80019e0:	f003 fd1a 	bl	8005418 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	HAL_Delay(1000);
 80019e4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019e8:	f001 fd28 	bl	800343c <HAL_Delay>
	GSM_sendSms(PHONE, MESSAGE);
 80019ec:	491a      	ldr	r1, [pc, #104]	@ (8001a58 <main+0x118>)
 80019ee:	481b      	ldr	r0, [pc, #108]	@ (8001a5c <main+0x11c>)
 80019f0:	f001 f850 	bl	8002a94 <GSM_sendSms>

	GSM_init(&gsm, &uart3Tx, &uart3Rx);
 80019f4:	4a14      	ldr	r2, [pc, #80]	@ (8001a48 <main+0x108>)
 80019f6:	4912      	ldr	r1, [pc, #72]	@ (8001a40 <main+0x100>)
 80019f8:	4819      	ldr	r0, [pc, #100]	@ (8001a60 <main+0x120>)
 80019fa:	f000 fd8d 	bl	8002518 <GSM_init>

  while (1)
  {

	      GSM_process(&gsm);
 80019fe:	4818      	ldr	r0, [pc, #96]	@ (8001a60 <main+0x120>)
 8001a00:	f000 fdb2 	bl	8002568 <GSM_process>
	      smsProcess();
 8001a04:	f000 fc54 	bl	80022b0 <smsProcess>
	      HAL_Delay(500);
 8001a08:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a0c:	f001 fd16 	bl	800343c <HAL_Delay>

		  Display_ADC_On_LCD();
 8001a10:	f000 fb2e 	bl	8002070 <Display_ADC_On_LCD>

		  RGB_Set_Color(ADC_Values[0]);
 8001a14:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <main+0x124>)
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f000 fb6b 	bl	80020f4 <RGB_Set_Color>

		  HAL_Delay(500);
 8001a1e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a22:	f001 fd0b 	bl	800343c <HAL_Delay>
	      GSM_process(&gsm);
 8001a26:	bf00      	nop
 8001a28:	e7e9      	b.n	80019fe <main+0xbe>
 8001a2a:	bf00      	nop
 8001a2c:	20000500 	.word	0x20000500
 8001a30:	200002d8 	.word	0x200002d8
 8001a34:	200004ec 	.word	0x200004ec
 8001a38:	20000714 	.word	0x20000714
 8001a3c:	20000320 	.word	0x20000320
 8001a40:	20000700 	.word	0x20000700
 8001a44:	20000928 	.word	0x20000928
 8001a48:	20000914 	.word	0x20000914
 8001a4c:	0800d3f8 	.word	0x0800d3f8
 8001a50:	0800d404 	.word	0x0800d404
 8001a54:	20000290 	.word	0x20000290
 8001a58:	0800d560 	.word	0x0800d560
 8001a5c:	0800d550 	.word	0x0800d550
 8001a60:	20000b28 	.word	0x20000b28
 8001a64:	200004e8 	.word	0x200004e8

08001a68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b094      	sub	sp, #80	@ 0x50
 8001a6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a6e:	f107 0320 	add.w	r3, r7, #32
 8001a72:	2230      	movs	r2, #48	@ 0x30
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f007 fd1a 	bl	80094b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a7c:	f107 030c 	add.w	r3, r7, #12
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60bb      	str	r3, [r7, #8]
 8001a90:	4b22      	ldr	r3, [pc, #136]	@ (8001b1c <SystemClock_Config+0xb4>)
 8001a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a94:	4a21      	ldr	r2, [pc, #132]	@ (8001b1c <SystemClock_Config+0xb4>)
 8001a96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a9c:	4b1f      	ldr	r3, [pc, #124]	@ (8001b1c <SystemClock_Config+0xb4>)
 8001a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aa4:	60bb      	str	r3, [r7, #8]
 8001aa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	607b      	str	r3, [r7, #4]
 8001aac:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <SystemClock_Config+0xb8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b20 <SystemClock_Config+0xb8>)
 8001ab2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <SystemClock_Config+0xb8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001acc:	2310      	movs	r3, #16
 8001ace:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f002 ff9d 	bl	8004a18 <HAL_RCC_OscConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001ae4:	f001 f8a6 	bl	8002c34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae8:	230f      	movs	r3, #15
 8001aea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001aec:	2300      	movs	r3, #0
 8001aee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f003 fa00 	bl	8004f08 <HAL_RCC_ClockConfig>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b0e:	f001 f891 	bl	8002c34 <Error_Handler>
  }
}
 8001b12:	bf00      	nop
 8001b14:	3750      	adds	r7, #80	@ 0x50
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40007000 	.word	0x40007000

08001b24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b2a:	463b      	mov	r3, r7
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]
 8001b30:	605a      	str	r2, [r3, #4]
 8001b32:	609a      	str	r2, [r3, #8]
 8001b34:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b36:	4b29      	ldr	r3, [pc, #164]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b38:	4a29      	ldr	r2, [pc, #164]	@ (8001be0 <MX_ADC1_Init+0xbc>)
 8001b3a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001b3c:	4b27      	ldr	r3, [pc, #156]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b42:	4b26      	ldr	r3, [pc, #152]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001b48:	4b24      	ldr	r3, [pc, #144]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b4e:	4b23      	ldr	r3, [pc, #140]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b50:	2201      	movs	r2, #1
 8001b52:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b54:	4b21      	ldr	r3, [pc, #132]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b62:	4b1e      	ldr	r3, [pc, #120]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b64:	4a1f      	ldr	r2, [pc, #124]	@ (8001be4 <MX_ADC1_Init+0xc0>)
 8001b66:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b68:	4b1c      	ldr	r3, [pc, #112]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b70:	2202      	movs	r2, #2
 8001b72:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b74:	4b19      	ldr	r3, [pc, #100]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b7c:	4b17      	ldr	r3, [pc, #92]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b82:	4816      	ldr	r0, [pc, #88]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001b84:	f001 fc7e 	bl	8003484 <HAL_ADC_Init>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b8e:	f001 f851 	bl	8002c34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001b92:	2310      	movs	r3, #16
 8001b94:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b96:	2301      	movs	r3, #1
 8001b98:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001b9a:	2307      	movs	r3, #7
 8001b9c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b9e:	463b      	mov	r3, r7
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	480e      	ldr	r0, [pc, #56]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001ba4:	f001 fe50 	bl	8003848 <HAL_ADC_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001bae:	f001 f841 	bl	8002c34 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001bb2:	2304      	movs	r3, #4
 8001bb4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bbe:	463b      	mov	r3, r7
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4806      	ldr	r0, [pc, #24]	@ (8001bdc <MX_ADC1_Init+0xb8>)
 8001bc4:	f001 fe40 	bl	8003848 <HAL_ADC_ConfigChannel>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001bce:	f001 f831 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bd2:	bf00      	nop
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000248 	.word	0x20000248
 8001be0:	40012000 	.word	0x40012000
 8001be4:	0f000001 	.word	0x0f000001

08001be8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b096      	sub	sp, #88	@ 0x58
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bee:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
 8001c10:	609a      	str	r2, [r3, #8]
 8001c12:	60da      	str	r2, [r3, #12]
 8001c14:	611a      	str	r2, [r3, #16]
 8001c16:	615a      	str	r2, [r3, #20]
 8001c18:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	2100      	movs	r1, #0
 8001c20:	4618      	mov	r0, r3
 8001c22:	f007 fc45 	bl	80094b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c26:	4b4a      	ldr	r3, [pc, #296]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c28:	4a4a      	ldr	r2, [pc, #296]	@ (8001d54 <MX_TIM1_Init+0x16c>)
 8001c2a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 8001c2c:	4b48      	ldr	r3, [pc, #288]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c2e:	220f      	movs	r2, #15
 8001c30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c32:	4b47      	ldr	r3, [pc, #284]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4095;
 8001c38:	4b45      	ldr	r3, [pc, #276]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c3a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001c3e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c40:	4b43      	ldr	r3, [pc, #268]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c46:	4b42      	ldr	r3, [pc, #264]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c4c:	4b40      	ldr	r3, [pc, #256]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c52:	483f      	ldr	r0, [pc, #252]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c54:	f003 fb38 	bl	80052c8 <HAL_TIM_Base_Init>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001c5e:	f000 ffe9 	bl	8002c34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c66:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c68:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4838      	ldr	r0, [pc, #224]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c70:	f003 fd5c 	bl	800572c <HAL_TIM_ConfigClockSource>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d001      	beq.n	8001c7e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001c7a:	f000 ffdb 	bl	8002c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c7e:	4834      	ldr	r0, [pc, #208]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c80:	f003 fb71 	bl	8005366 <HAL_TIM_PWM_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001c8a:	f000 ffd3 	bl	8002c34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c92:	2300      	movs	r3, #0
 8001c94:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c96:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	482c      	ldr	r0, [pc, #176]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001c9e:	f004 f923 	bl	8005ee8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ca8:	f000 ffc4 	bl	8002c34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cac:	2360      	movs	r3, #96	@ 0x60
 8001cae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cc8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ccc:	2204      	movs	r2, #4
 8001cce:	4619      	mov	r1, r3
 8001cd0:	481f      	ldr	r0, [pc, #124]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001cd2:	f003 fc69 	bl	80055a8 <HAL_TIM_PWM_ConfigChannel>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001cdc:	f000 ffaa 	bl	8002c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ce4:	2208      	movs	r2, #8
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4819      	ldr	r0, [pc, #100]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001cea:	f003 fc5d 	bl	80055a8 <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001cf4:	f000 ff9e 	bl	8002c34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cf8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cfc:	220c      	movs	r2, #12
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4813      	ldr	r0, [pc, #76]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001d02:	f003 fc51 	bl	80055a8 <HAL_TIM_PWM_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001d0c:	f000 ff92 	bl	8002c34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d14:	2300      	movs	r3, #0
 8001d16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d2e:	1d3b      	adds	r3, r7, #4
 8001d30:	4619      	mov	r1, r3
 8001d32:	4807      	ldr	r0, [pc, #28]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001d34:	f004 f954 	bl	8005fe0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8001d3e:	f000 ff79 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d42:	4803      	ldr	r0, [pc, #12]	@ (8001d50 <MX_TIM1_Init+0x168>)
 8001d44:	f001 f80a 	bl	8002d5c <HAL_TIM_MspPostInit>

}
 8001d48:	bf00      	nop
 8001d4a:	3758      	adds	r7, #88	@ 0x58
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000290 	.word	0x20000290
 8001d54:	40010000 	.word	0x40010000

08001d58 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d5c:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d5e:	4a12      	ldr	r2, [pc, #72]	@ (8001da8 <MX_USART1_UART_Init+0x50>)
 8001d60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d62:	4b10      	ldr	r3, [pc, #64]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d64:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d70:	4b0c      	ldr	r3, [pc, #48]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d76:	4b0b      	ldr	r3, [pc, #44]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d7c:	4b09      	ldr	r3, [pc, #36]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d7e:	220c      	movs	r2, #12
 8001d80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d82:	4b08      	ldr	r3, [pc, #32]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d8e:	4805      	ldr	r0, [pc, #20]	@ (8001da4 <MX_USART1_UART_Init+0x4c>)
 8001d90:	f004 f978 	bl	8006084 <HAL_UART_Init>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d9a:	f000 ff4b 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200002d8 	.word	0x200002d8
 8001da8:	40011000 	.word	0x40011000

08001dac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001db0:	4b11      	ldr	r3, [pc, #68]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001db2:	4a12      	ldr	r2, [pc, #72]	@ (8001dfc <MX_USART3_UART_Init+0x50>)
 8001db4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001db6:	4b10      	ldr	r3, [pc, #64]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001db8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001dbc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001dca:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001dd0:	4b09      	ldr	r3, [pc, #36]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001dd2:	220c      	movs	r2, #12
 8001dd4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dd6:	4b08      	ldr	r3, [pc, #32]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ddc:	4b06      	ldr	r3, [pc, #24]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001de2:	4805      	ldr	r0, [pc, #20]	@ (8001df8 <MX_USART3_UART_Init+0x4c>)
 8001de4:	f004 f94e 	bl	8006084 <HAL_UART_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001dee:	f000 ff21 	bl	8002c34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000320 	.word	0x20000320
 8001dfc:	40004800 	.word	0x40004800

08001e00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e88 <MX_DMA_Init+0x88>)
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e88 <MX_DMA_Init+0x88>)
 8001e10:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e16:	4b1c      	ldr	r3, [pc, #112]	@ (8001e88 <MX_DMA_Init+0x88>)
 8001e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e1e:	607b      	str	r3, [r7, #4]
 8001e20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001e22:	2300      	movs	r3, #0
 8001e24:	603b      	str	r3, [r7, #0]
 8001e26:	4b18      	ldr	r3, [pc, #96]	@ (8001e88 <MX_DMA_Init+0x88>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	4a17      	ldr	r2, [pc, #92]	@ (8001e88 <MX_DMA_Init+0x88>)
 8001e2c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e32:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <MX_DMA_Init+0x88>)
 8001e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e3a:	603b      	str	r3, [r7, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	200c      	movs	r0, #12
 8001e44:	f001 fff9 	bl	8003e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e48:	200c      	movs	r0, #12
 8001e4a:	f002 f812 	bl	8003e72 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	200e      	movs	r0, #14
 8001e54:	f001 fff1 	bl	8003e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e58:	200e      	movs	r0, #14
 8001e5a:	f002 f80a 	bl	8003e72 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	203a      	movs	r0, #58	@ 0x3a
 8001e64:	f001 ffe9 	bl	8003e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001e68:	203a      	movs	r0, #58	@ 0x3a
 8001e6a:	f002 f802 	bl	8003e72 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2100      	movs	r1, #0
 8001e72:	2046      	movs	r0, #70	@ 0x46
 8001e74:	f001 ffe1 	bl	8003e3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001e78:	2046      	movs	r0, #70	@ 0x46
 8001e7a:	f001 fffa 	bl	8003e72 <HAL_NVIC_EnableIRQ>

}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40023800 	.word	0x40023800

08001e8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b08a      	sub	sp, #40	@ 0x28
 8001e90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
 8001e9e:	60da      	str	r2, [r3, #12]
 8001ea0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	613b      	str	r3, [r7, #16]
 8001ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eaa:	4a3e      	ldr	r2, [pc, #248]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001eac:	f043 0310 	orr.w	r3, r3, #16
 8001eb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eb2:	4b3c      	ldr	r3, [pc, #240]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
 8001ec2:	4b38      	ldr	r3, [pc, #224]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	4a37      	ldr	r2, [pc, #220]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001ec8:	f043 0304 	orr.w	r3, r3, #4
 8001ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ece:	4b35      	ldr	r3, [pc, #212]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	f003 0304 	and.w	r3, r3, #4
 8001ed6:	60fb      	str	r3, [r7, #12]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
 8001ede:	4b31      	ldr	r3, [pc, #196]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee2:	4a30      	ldr	r2, [pc, #192]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001ee4:	f043 0301 	orr.w	r3, r3, #1
 8001ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eea:	4b2e      	ldr	r3, [pc, #184]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	60bb      	str	r3, [r7, #8]
 8001ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	607b      	str	r3, [r7, #4]
 8001efa:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001efe:	4a29      	ldr	r2, [pc, #164]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001f00:	f043 0302 	orr.w	r3, r3, #2
 8001f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f06:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0a:	f003 0302 	and.w	r3, r3, #2
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	603b      	str	r3, [r7, #0]
 8001f16:	4b23      	ldr	r3, [pc, #140]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a22      	ldr	r2, [pc, #136]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001f1c:	f043 0308 	orr.w	r3, r3, #8
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <MX_GPIO_Init+0x118>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	603b      	str	r3, [r7, #0]
 8001f2c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_Pin|LED_WHITE_Pin|LED_GREEN_Pin, GPIO_PIN_SET);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 8001f34:	481c      	ldr	r0, [pc, #112]	@ (8001fa8 <MX_GPIO_Init+0x11c>)
 8001f36:	f002 fd55 	bl	80049e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_RW_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D6_Pin
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f64f 4180 	movw	r1, #64640	@ 0xfc80
 8001f40:	481a      	ldr	r0, [pc, #104]	@ (8001fac <MX_GPIO_Init+0x120>)
 8001f42:	f002 fd4f 	bl	80049e4 <HAL_GPIO_WritePin>
                          |LCD_D5_Pin|LCD_D4_Pin|LCD_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin;
 8001f46:	2330      	movs	r3, #48	@ 0x30
 8001f48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	4619      	mov	r1, r3
 8001f58:	4815      	ldr	r0, [pc, #84]	@ (8001fb0 <MX_GPIO_Init+0x124>)
 8001f5a:	f002 fba7 	bl	80046ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_WHITE_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_WHITE_Pin|LED_GREEN_Pin;
 8001f5e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001f62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f64:	2301      	movs	r3, #1
 8001f66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f70:	f107 0314 	add.w	r3, r7, #20
 8001f74:	4619      	mov	r1, r3
 8001f76:	480c      	ldr	r0, [pc, #48]	@ (8001fa8 <MX_GPIO_Init+0x11c>)
 8001f78:	f002 fb98 	bl	80046ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RW_Pin LCD_RS_Pin LCD_D7_Pin LCD_D6_Pin
                           LCD_D5_Pin LCD_D4_Pin LCD_EN_Pin */
  GPIO_InitStruct.Pin = LCD_RW_Pin|LCD_RS_Pin|LCD_D7_Pin|LCD_D6_Pin
 8001f7c:	f64f 4380 	movw	r3, #64640	@ 0xfc80
 8001f80:	617b      	str	r3, [r7, #20]
                          |LCD_D5_Pin|LCD_D4_Pin|LCD_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f82:	2301      	movs	r3, #1
 8001f84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f8e:	f107 0314 	add.w	r3, r7, #20
 8001f92:	4619      	mov	r1, r3
 8001f94:	4805      	ldr	r0, [pc, #20]	@ (8001fac <MX_GPIO_Init+0x120>)
 8001f96:	f002 fb89 	bl	80046ac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f9a:	bf00      	nop
 8001f9c:	3728      	adds	r7, #40	@ 0x28
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023800 	.word	0x40023800
 8001fa8:	40020800 	.word	0x40020800
 8001fac:	40020c00 	.word	0x40020c00
 8001fb0:	40021000 	.word	0x40021000

08001fb4 <Read_ADC_Value>:

/* USER CODE BEGIN 4 */

void Read_ADC_Value(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 8001fba:	4810      	ldr	r0, [pc, #64]	@ (8001ffc <Read_ADC_Value+0x48>)
 8001fbc:	f001 faa6 	bl	800350c <HAL_ADC_Start>

    for(uint8_t i=0; i<NUM_CHANNELS; i++)
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	71fb      	strb	r3, [r7, #7]
 8001fc4:	e00f      	b.n	8001fe6 <Read_ADC_Value+0x32>
    {
        HAL_ADC_PollForConversion(&hadc1, 100);
 8001fc6:	2164      	movs	r1, #100	@ 0x64
 8001fc8:	480c      	ldr	r0, [pc, #48]	@ (8001ffc <Read_ADC_Value+0x48>)
 8001fca:	f001 fba4 	bl	8003716 <HAL_ADC_PollForConversion>
        ADC_Values[i] = HAL_ADC_GetValue(&hadc1);
 8001fce:	480b      	ldr	r0, [pc, #44]	@ (8001ffc <Read_ADC_Value+0x48>)
 8001fd0:	f001 fc2c 	bl	800382c <HAL_ADC_GetValue>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	79fb      	ldrb	r3, [r7, #7]
 8001fd8:	b291      	uxth	r1, r2
 8001fda:	4a09      	ldr	r2, [pc, #36]	@ (8002000 <Read_ADC_Value+0x4c>)
 8001fdc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint8_t i=0; i<NUM_CHANNELS; i++)
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	71fb      	strb	r3, [r7, #7]
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d9ec      	bls.n	8001fc6 <Read_ADC_Value+0x12>
    }

    HAL_ADC_Stop(&hadc1);
 8001fec:	4803      	ldr	r0, [pc, #12]	@ (8001ffc <Read_ADC_Value+0x48>)
 8001fee:	f001 fb5f 	bl	80036b0 <HAL_ADC_Stop>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000248 	.word	0x20000248
 8002000:	200004e8 	.word	0x200004e8

08002004 <Convert_Temp_To_Celsius>:

float Convert_Temp_To_Celsius(uint16_t adc_value)
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	80fb      	strh	r3, [r7, #6]

		float Vsense = ((float)adc_value * 3.3f) / 4095.0f;
 800200e:	88fb      	ldrh	r3, [r7, #6]
 8002010:	ee07 3a90 	vmov	s15, r3
 8002014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002018:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8002060 <Convert_Temp_To_Celsius+0x5c>
 800201c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002020:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8002064 <Convert_Temp_To_Celsius+0x60>
 8002024:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002028:	edc7 7a03 	vstr	s15, [r7, #12]

		float temperature = ((Vsense - 0.76f) / 0.0025f) + 25.0f;
 800202c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002030:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8002068 <Convert_Temp_To_Celsius+0x64>
 8002034:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8002038:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800206c <Convert_Temp_To_Celsius+0x68>
 800203c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002040:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002044:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002048:	edc7 7a02 	vstr	s15, [r7, #8]

		return temperature;
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	ee07 3a90 	vmov	s15, r3
}
 8002052:	eeb0 0a67 	vmov.f32	s0, s15
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr
 8002060:	40533333 	.word	0x40533333
 8002064:	457ff000 	.word	0x457ff000
 8002068:	3f428f5c 	.word	0x3f428f5c
 800206c:	3b23d70a 	.word	0x3b23d70a

08002070 <Display_ADC_On_LCD>:

void Display_ADC_On_LCD(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af02      	add	r7, sp, #8
    float temperature;
    uint16_t pot ;

    char line[17];

   Read_ADC_Value();
 8002076:	f7ff ff9d 	bl	8001fb4 <Read_ADC_Value>

   temperature = Convert_Temp_To_Celsius(ADC_Values[1]);
 800207a:	4b1b      	ldr	r3, [pc, #108]	@ (80020e8 <Display_ADC_On_LCD+0x78>)
 800207c:	885b      	ldrh	r3, [r3, #2]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ffc0 	bl	8002004 <Convert_Temp_To_Celsius>
 8002084:	ed87 0a05 	vstr	s0, [r7, #20]
   pot = ADC_Values[0];
 8002088:	4b17      	ldr	r3, [pc, #92]	@ (80020e8 <Display_ADC_On_LCD+0x78>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	827b      	strh	r3, [r7, #18]

    LCD16X2_Clear(0);
 800208e:	2000      	movs	r0, #0
 8002090:	f005 fdbc 	bl	8007c0c <LCD16X2_Clear>

    LCD16X2_Set_Cursor(0, 1, 1);
 8002094:	2201      	movs	r2, #1
 8002096:	2101      	movs	r1, #1
 8002098:	2000      	movs	r0, #0
 800209a:	f005 fdf7 	bl	8007c8c <LCD16X2_Set_Cursor>

    snprintf(line, sizeof(line), "POT:%4u", pot);
 800209e:	8a7b      	ldrh	r3, [r7, #18]
 80020a0:	4638      	mov	r0, r7
 80020a2:	4a12      	ldr	r2, [pc, #72]	@ (80020ec <Display_ADC_On_LCD+0x7c>)
 80020a4:	2111      	movs	r1, #17
 80020a6:	f007 f859 	bl	800915c <sniprintf>
    LCD16X2_Write_String(0, line);
 80020aa:	463b      	mov	r3, r7
 80020ac:	4619      	mov	r1, r3
 80020ae:	2000      	movs	r0, #0
 80020b0:	f006 f89e 	bl	80081f0 <LCD16X2_Write_String>

    LCD16X2_Set_Cursor(0, 2, 1);
 80020b4:	2201      	movs	r2, #1
 80020b6:	2102      	movs	r1, #2
 80020b8:	2000      	movs	r0, #0
 80020ba:	f005 fde7 	bl	8007c8c <LCD16X2_Set_Cursor>
    snprintf(line, sizeof(line), "TEMP:%.1fC", temperature);
 80020be:	6978      	ldr	r0, [r7, #20]
 80020c0:	f7fe fa52 	bl	8000568 <__aeabi_f2d>
 80020c4:	4602      	mov	r2, r0
 80020c6:	460b      	mov	r3, r1
 80020c8:	4638      	mov	r0, r7
 80020ca:	e9cd 2300 	strd	r2, r3, [sp]
 80020ce:	4a08      	ldr	r2, [pc, #32]	@ (80020f0 <Display_ADC_On_LCD+0x80>)
 80020d0:	2111      	movs	r1, #17
 80020d2:	f007 f843 	bl	800915c <sniprintf>
    LCD16X2_Write_String(0, line);
 80020d6:	463b      	mov	r3, r7
 80020d8:	4619      	mov	r1, r3
 80020da:	2000      	movs	r0, #0
 80020dc:	f006 f888 	bl	80081f0 <LCD16X2_Write_String>
}
 80020e0:	bf00      	nop
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	200004e8 	.word	0x200004e8
 80020ec:	0800d414 	.word	0x0800d414
 80020f0:	0800d41c 	.word	0x0800d41c

080020f4 <RGB_Set_Color>:


void RGB_Set_Color(uint16_t pot)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	4603      	mov	r3, r0
 80020fc:	80fb      	strh	r3, [r7, #6]
    uint16_t r, g, b;

    if(pot < 683)          // 0 - 682
 80020fe:	88fb      	ldrh	r3, [r7, #6]
 8002100:	f240 22aa 	movw	r2, #682	@ 0x2aa
 8002104:	4293      	cmp	r3, r2
 8002106:	d810      	bhi.n	800212a <RGB_Set_Color+0x36>
    {
        r = 4095;
 8002108:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800210c:	81fb      	strh	r3, [r7, #14]
        g = (pot * 4095) / 682;
 800210e:	88fa      	ldrh	r2, [r7, #6]
 8002110:	4613      	mov	r3, r2
 8002112:	031b      	lsls	r3, r3, #12
 8002114:	1a9b      	subs	r3, r3, r2
 8002116:	4a4f      	ldr	r2, [pc, #316]	@ (8002254 <RGB_Set_Color+0x160>)
 8002118:	fb82 1203 	smull	r1, r2, r2, r3
 800211c:	11d2      	asrs	r2, r2, #7
 800211e:	17db      	asrs	r3, r3, #31
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	81bb      	strh	r3, [r7, #12]
        b = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	817b      	strh	r3, [r7, #10]
 8002128:	e079      	b.n	800221e <RGB_Set_Color+0x12a>
    }
    else if(pot < 1366)    // 683 - 1365
 800212a:	88fb      	ldrh	r3, [r7, #6]
 800212c:	f240 5255 	movw	r2, #1365	@ 0x555
 8002130:	4293      	cmp	r3, r2
 8002132:	d815      	bhi.n	8002160 <RGB_Set_Color+0x6c>
    {
        r = 4095 - ((pot - 683) * 4095) / 682;
 8002134:	88fb      	ldrh	r3, [r7, #6]
 8002136:	f2a3 22ab 	subw	r2, r3, #683	@ 0x2ab
 800213a:	4613      	mov	r3, r2
 800213c:	031b      	lsls	r3, r3, #12
 800213e:	1a9b      	subs	r3, r3, r2
 8002140:	4a44      	ldr	r2, [pc, #272]	@ (8002254 <RGB_Set_Color+0x160>)
 8002142:	fb82 1203 	smull	r1, r2, r2, r3
 8002146:	11d2      	asrs	r2, r2, #7
 8002148:	17db      	asrs	r3, r3, #31
 800214a:	1a9b      	subs	r3, r3, r2
 800214c:	b29b      	uxth	r3, r3
 800214e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8002152:	81fb      	strh	r3, [r7, #14]
        g = 4095;
 8002154:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002158:	81bb      	strh	r3, [r7, #12]
        b = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	817b      	strh	r3, [r7, #10]
 800215e:	e05e      	b.n	800221e <RGB_Set_Color+0x12a>
    }
    else if(pot < 2048)    // 1366 - 2047
 8002160:	88fb      	ldrh	r3, [r7, #6]
 8002162:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002166:	d212      	bcs.n	800218e <RGB_Set_Color+0x9a>
    {
        r = 0;
 8002168:	2300      	movs	r3, #0
 800216a:	81fb      	strh	r3, [r7, #14]
        g = 4095;
 800216c:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8002170:	81bb      	strh	r3, [r7, #12]
        b = ((pot - 1366) * 4095) / 682;
 8002172:	88fb      	ldrh	r3, [r7, #6]
 8002174:	f2a3 5256 	subw	r2, r3, #1366	@ 0x556
 8002178:	4613      	mov	r3, r2
 800217a:	031b      	lsls	r3, r3, #12
 800217c:	1a9b      	subs	r3, r3, r2
 800217e:	4a35      	ldr	r2, [pc, #212]	@ (8002254 <RGB_Set_Color+0x160>)
 8002180:	fb82 1203 	smull	r1, r2, r2, r3
 8002184:	11d2      	asrs	r2, r2, #7
 8002186:	17db      	asrs	r3, r3, #31
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	817b      	strh	r3, [r7, #10]
 800218c:	e047      	b.n	800221e <RGB_Set_Color+0x12a>
    }
    else if(pot < 2730)    // 2048 - 2729
 800218e:	88fb      	ldrh	r3, [r7, #6]
 8002190:	f640 22a9 	movw	r2, #2729	@ 0xaa9
 8002194:	4293      	cmp	r3, r2
 8002196:	d815      	bhi.n	80021c4 <RGB_Set_Color+0xd0>
    {
        r = 0;
 8002198:	2300      	movs	r3, #0
 800219a:	81fb      	strh	r3, [r7, #14]
        g = 4095 - ((pot - 2048) * 4095) / 682;
 800219c:	88fb      	ldrh	r3, [r7, #6]
 800219e:	f5a3 6200 	sub.w	r2, r3, #2048	@ 0x800
 80021a2:	4613      	mov	r3, r2
 80021a4:	031b      	lsls	r3, r3, #12
 80021a6:	1a9b      	subs	r3, r3, r2
 80021a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002254 <RGB_Set_Color+0x160>)
 80021aa:	fb82 1203 	smull	r1, r2, r2, r3
 80021ae:	11d2      	asrs	r2, r2, #7
 80021b0:	17db      	asrs	r3, r3, #31
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80021ba:	81bb      	strh	r3, [r7, #12]
        b = 4095;
 80021bc:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80021c0:	817b      	strh	r3, [r7, #10]
 80021c2:	e02c      	b.n	800221e <RGB_Set_Color+0x12a>
    }
    else if(pot < 3413)    // 2730 - 3412
 80021c4:	88fb      	ldrh	r3, [r7, #6]
 80021c6:	f640 5254 	movw	r2, #3412	@ 0xd54
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d812      	bhi.n	80021f4 <RGB_Set_Color+0x100>
    {
        r = ((pot - 2730) * 4095) / 682;
 80021ce:	88fb      	ldrh	r3, [r7, #6]
 80021d0:	f6a3 22aa 	subw	r2, r3, #2730	@ 0xaaa
 80021d4:	4613      	mov	r3, r2
 80021d6:	031b      	lsls	r3, r3, #12
 80021d8:	1a9b      	subs	r3, r3, r2
 80021da:	4a1e      	ldr	r2, [pc, #120]	@ (8002254 <RGB_Set_Color+0x160>)
 80021dc:	fb82 1203 	smull	r1, r2, r2, r3
 80021e0:	11d2      	asrs	r2, r2, #7
 80021e2:	17db      	asrs	r3, r3, #31
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	81fb      	strh	r3, [r7, #14]
        g = 0;
 80021e8:	2300      	movs	r3, #0
 80021ea:	81bb      	strh	r3, [r7, #12]
        b = 4095;
 80021ec:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80021f0:	817b      	strh	r3, [r7, #10]
 80021f2:	e014      	b.n	800221e <RGB_Set_Color+0x12a>
    }
    else                   // 3413 - 4095
    {
        r = 4095;
 80021f4:	f640 73ff 	movw	r3, #4095	@ 0xfff
 80021f8:	81fb      	strh	r3, [r7, #14]
        g = 0;
 80021fa:	2300      	movs	r3, #0
 80021fc:	81bb      	strh	r3, [r7, #12]
        b = 4095 - ((pot - 3413) * 4095) / 682;
 80021fe:	88fb      	ldrh	r3, [r7, #6]
 8002200:	f6a3 5255 	subw	r2, r3, #3413	@ 0xd55
 8002204:	4613      	mov	r3, r2
 8002206:	031b      	lsls	r3, r3, #12
 8002208:	1a9b      	subs	r3, r3, r2
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <RGB_Set_Color+0x160>)
 800220c:	fb82 1203 	smull	r1, r2, r2, r3
 8002210:	11d2      	asrs	r2, r2, #7
 8002212:	17db      	asrs	r3, r3, #31
 8002214:	1a9b      	subs	r3, r3, r2
 8002216:	b29b      	uxth	r3, r3
 8002218:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800221c:	817b      	strh	r3, [r7, #10]
    }

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 4095 - r);
 800221e:	89fb      	ldrh	r3, [r7, #14]
 8002220:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002224:	330f      	adds	r3, #15
 8002226:	4a0c      	ldr	r2, [pc, #48]	@ (8002258 <RGB_Set_Color+0x164>)
 8002228:	6812      	ldr	r2, [r2, #0]
 800222a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 4095 - g);
 800222c:	89bb      	ldrh	r3, [r7, #12]
 800222e:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002232:	330f      	adds	r3, #15
 8002234:	4a08      	ldr	r2, [pc, #32]	@ (8002258 <RGB_Set_Color+0x164>)
 8002236:	6812      	ldr	r2, [r2, #0]
 8002238:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4095 - b);
 800223a:	897b      	ldrh	r3, [r7, #10]
 800223c:	f5c3 637f 	rsb	r3, r3, #4080	@ 0xff0
 8002240:	330f      	adds	r3, #15
 8002242:	4a05      	ldr	r2, [pc, #20]	@ (8002258 <RGB_Set_Color+0x164>)
 8002244:	6812      	ldr	r2, [r2, #0]
 8002246:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002248:	bf00      	nop
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr
 8002254:	300c0301 	.word	0x300c0301
 8002258:	20000290 	.word	0x20000290

0800225c <trimWhitespace>:

char* trimWhitespace(char* str) {
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
    while(*str == ' ') str++;
 8002264:	e002      	b.n	800226c <trimWhitespace+0x10>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	3301      	adds	r3, #1
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b20      	cmp	r3, #32
 8002272:	d0f8      	beq.n	8002266 <trimWhitespace+0xa>
    char* end = str + strlen(str) - 1;
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7fe f80b 	bl	8000290 <strlen>
 800227a:	4603      	mov	r3, r0
 800227c:	3b01      	subs	r3, #1
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	60fb      	str	r3, [r7, #12]
    while(end > str && *end == ' ') end--;
 8002284:	e002      	b.n	800228c <trimWhitespace+0x30>
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	3b01      	subs	r3, #1
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	429a      	cmp	r2, r3
 8002292:	d903      	bls.n	800229c <trimWhitespace+0x40>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	2b20      	cmp	r3, #32
 800229a:	d0f4      	beq.n	8002286 <trimWhitespace+0x2a>
    *(end + 1) = '\0';
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	3301      	adds	r3, #1
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]
    return str;
 80022a4:	687b      	ldr	r3, [r7, #4]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3710      	adds	r7, #16
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <smsProcess>:

void smsProcess(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b090      	sub	sp, #64	@ 0x40
 80022b4:	af02      	add	r7, sp, #8
    if (message[0] == '\0') return;
 80022b6:	4b89      	ldr	r3, [pc, #548]	@ (80024dc <smsProcess+0x22c>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	f000 8109 	beq.w	80024d2 <smsProcess+0x222>

    printf("\r\nPhone: %s\r\nMessage: %s\r\n", phone, message);
 80022c0:	4a86      	ldr	r2, [pc, #536]	@ (80024dc <smsProcess+0x22c>)
 80022c2:	4987      	ldr	r1, [pc, #540]	@ (80024e0 <smsProcess+0x230>)
 80022c4:	4887      	ldr	r0, [pc, #540]	@ (80024e4 <smsProcess+0x234>)
 80022c6:	f006 fed9 	bl	800907c <iprintf>

    char* msg = Str_ignoreWhitespace(message);
 80022ca:	4884      	ldr	r0, [pc, #528]	@ (80024dc <smsProcess+0x22c>)
 80022cc:	f000 fafb 	bl	80028c6 <Str_ignoreWhitespace>
 80022d0:	6338      	str	r0, [r7, #48]	@ 0x30

    for (int i = 0; i < sizeof(leds)/sizeof(leds[0]); i++) {
 80022d2:	2300      	movs	r3, #0
 80022d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80022d6:	e062      	b.n	800239e <smsProcess+0xee>
        int len = strlen(leds[i].name);
 80022d8:	4983      	ldr	r1, [pc, #524]	@ (80024e8 <smsProcess+0x238>)
 80022da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022dc:	4613      	mov	r3, r2
 80022de:	005b      	lsls	r3, r3, #1
 80022e0:	4413      	add	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	440b      	add	r3, r1
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7fd ffd1 	bl	8000290 <strlen>
 80022ee:	4603      	mov	r3, r0
 80022f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (strncmp(msg, leds[i].name, len) == 0) {
 80022f2:	497d      	ldr	r1, [pc, #500]	@ (80024e8 <smsProcess+0x238>)
 80022f4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80022f6:	4613      	mov	r3, r2
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4413      	add	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002304:	4619      	mov	r1, r3
 8002306:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002308:	f007 f8e7 	bl	80094da <strncmp>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d142      	bne.n	8002398 <smsProcess+0xe8>
            char* state = trimWhitespace(msg + len);
 8002312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002316:	4413      	add	r3, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff9f 	bl	800225c <trimWhitespace>
 800231e:	62b8      	str	r0, [r7, #40]	@ 0x28
            if (strcmp(state, "ON") == 0)
 8002320:	4972      	ldr	r1, [pc, #456]	@ (80024ec <smsProcess+0x23c>)
 8002322:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002324:	f7fd ff54 	bl	80001d0 <strcmp>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	d116      	bne.n	800235c <smsProcess+0xac>
                HAL_GPIO_WritePin(leds[i].port, leds[i].pin, RESET);
 800232e:	496e      	ldr	r1, [pc, #440]	@ (80024e8 <smsProcess+0x238>)
 8002330:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002332:	4613      	mov	r3, r2
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	440b      	add	r3, r1
 800233c:	3304      	adds	r3, #4
 800233e:	6818      	ldr	r0, [r3, #0]
 8002340:	4969      	ldr	r1, [pc, #420]	@ (80024e8 <smsProcess+0x238>)
 8002342:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002344:	4613      	mov	r3, r2
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	4413      	add	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	3308      	adds	r3, #8
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	2200      	movs	r2, #0
 8002354:	4619      	mov	r1, r3
 8002356:	f002 fb45 	bl	80049e4 <HAL_GPIO_WritePin>
            else if (strcmp(state, "OFF") == 0)
                HAL_GPIO_WritePin(leds[i].port, leds[i].pin, SET);
            break;
 800235a:	e024      	b.n	80023a6 <smsProcess+0xf6>
            else if (strcmp(state, "OFF") == 0)
 800235c:	4964      	ldr	r1, [pc, #400]	@ (80024f0 <smsProcess+0x240>)
 800235e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002360:	f7fd ff36 	bl	80001d0 <strcmp>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d11d      	bne.n	80023a6 <smsProcess+0xf6>
                HAL_GPIO_WritePin(leds[i].port, leds[i].pin, SET);
 800236a:	495f      	ldr	r1, [pc, #380]	@ (80024e8 <smsProcess+0x238>)
 800236c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800236e:	4613      	mov	r3, r2
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	4413      	add	r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	440b      	add	r3, r1
 8002378:	3304      	adds	r3, #4
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	495a      	ldr	r1, [pc, #360]	@ (80024e8 <smsProcess+0x238>)
 800237e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002380:	4613      	mov	r3, r2
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	4413      	add	r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	3308      	adds	r3, #8
 800238c:	881b      	ldrh	r3, [r3, #0]
 800238e:	2201      	movs	r2, #1
 8002390:	4619      	mov	r1, r3
 8002392:	f002 fb27 	bl	80049e4 <HAL_GPIO_WritePin>
            break;
 8002396:	e006      	b.n	80023a6 <smsProcess+0xf6>
    for (int i = 0; i < sizeof(leds)/sizeof(leds[0]); i++) {
 8002398:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800239a:	3301      	adds	r3, #1
 800239c:	637b      	str	r3, [r7, #52]	@ 0x34
 800239e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d999      	bls.n	80022d8 <smsProcess+0x28>
 80023a4:	e000      	b.n	80023a8 <smsProcess+0xf8>
            break;
 80023a6:	bf00      	nop
        }
    }

    if (strncmp(msg, "RGB", 3) == 0) {
 80023a8:	2203      	movs	r2, #3
 80023aa:	4952      	ldr	r1, [pc, #328]	@ (80024f4 <smsProcess+0x244>)
 80023ac:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023ae:	f007 f894 	bl	80094da <strncmp>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d169      	bne.n	800248c <smsProcess+0x1dc>
           char* ptr = trimWhitespace(msg + 3);
 80023b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ba:	3303      	adds	r3, #3
 80023bc:	4618      	mov	r0, r3
 80023be:	f7ff ff4d 	bl	800225c <trimWhitespace>
 80023c2:	6238      	str	r0, [r7, #32]

           int r = 0, g = 0, b = 0;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61fb      	str	r3, [r7, #28]
 80023c8:	2300      	movs	r3, #0
 80023ca:	61bb      	str	r3, [r7, #24]
 80023cc:	2300      	movs	r3, #0
 80023ce:	617b      	str	r3, [r7, #20]

           if (sscanf(ptr, "%d %d %d", &r, &g, &b) == 3) {
 80023d0:	f107 0118 	add.w	r1, r7, #24
 80023d4:	f107 021c 	add.w	r2, r7, #28
 80023d8:	f107 0314 	add.w	r3, r7, #20
 80023dc:	9300      	str	r3, [sp, #0]
 80023de:	460b      	mov	r3, r1
 80023e0:	4945      	ldr	r1, [pc, #276]	@ (80024f8 <smsProcess+0x248>)
 80023e2:	6a38      	ldr	r0, [r7, #32]
 80023e4:	f006 ff12 	bl	800920c <siscanf>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b03      	cmp	r3, #3
 80023ec:	d16d      	bne.n	80024ca <smsProcess+0x21a>

        	   if (r > 255) r = 255;
 80023ee:	69fb      	ldr	r3, [r7, #28]
 80023f0:	2bff      	cmp	r3, #255	@ 0xff
 80023f2:	dd01      	ble.n	80023f8 <smsProcess+0x148>
 80023f4:	23ff      	movs	r3, #255	@ 0xff
 80023f6:	61fb      	str	r3, [r7, #28]
        	   if (r < 0) r = 0;
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	da01      	bge.n	8002402 <smsProcess+0x152>
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
               if (g > 255) g = 255;
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	2bff      	cmp	r3, #255	@ 0xff
 8002406:	dd01      	ble.n	800240c <smsProcess+0x15c>
 8002408:	23ff      	movs	r3, #255	@ 0xff
 800240a:	61bb      	str	r3, [r7, #24]
               if (g < 0) g = 0;
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	2b00      	cmp	r3, #0
 8002410:	da01      	bge.n	8002416 <smsProcess+0x166>
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
               if (b > 255) b = 255;
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2bff      	cmp	r3, #255	@ 0xff
 800241a:	dd01      	ble.n	8002420 <smsProcess+0x170>
 800241c:	23ff      	movs	r3, #255	@ 0xff
 800241e:	617b      	str	r3, [r7, #20]
               if (b < 0) b = 0;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	2b00      	cmp	r3, #0
 8002424:	da01      	bge.n	800242a <smsProcess+0x17a>
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]


               __HAL_TIM_SET_COMPARE(&htim1, RED_CHANNEL, (r*4095)/255);
 800242a:	69fa      	ldr	r2, [r7, #28]
 800242c:	4613      	mov	r3, r2
 800242e:	031b      	lsls	r3, r3, #12
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	4a32      	ldr	r2, [pc, #200]	@ (80024fc <smsProcess+0x24c>)
 8002434:	fb82 1203 	smull	r1, r2, r2, r3
 8002438:	441a      	add	r2, r3
 800243a:	11d2      	asrs	r2, r2, #7
 800243c:	17db      	asrs	r3, r3, #31
 800243e:	1ad2      	subs	r2, r2, r3
 8002440:	4b2f      	ldr	r3, [pc, #188]	@ (8002500 <smsProcess+0x250>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	639a      	str	r2, [r3, #56]	@ 0x38
               __HAL_TIM_SET_COMPARE(&htim1, GREEN_CHANNEL, (g*4095)/255);
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	4613      	mov	r3, r2
 800244a:	031b      	lsls	r3, r3, #12
 800244c:	1a9b      	subs	r3, r3, r2
 800244e:	4a2b      	ldr	r2, [pc, #172]	@ (80024fc <smsProcess+0x24c>)
 8002450:	fb82 1203 	smull	r1, r2, r2, r3
 8002454:	441a      	add	r2, r3
 8002456:	11d2      	asrs	r2, r2, #7
 8002458:	17db      	asrs	r3, r3, #31
 800245a:	1ad2      	subs	r2, r2, r3
 800245c:	4b28      	ldr	r3, [pc, #160]	@ (8002500 <smsProcess+0x250>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	63da      	str	r2, [r3, #60]	@ 0x3c
               __HAL_TIM_SET_COMPARE(&htim1, BLUE_CHANNEL, (b*4095)/255);
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	4613      	mov	r3, r2
 8002466:	031b      	lsls	r3, r3, #12
 8002468:	1a9b      	subs	r3, r3, r2
 800246a:	4a24      	ldr	r2, [pc, #144]	@ (80024fc <smsProcess+0x24c>)
 800246c:	fb82 1203 	smull	r1, r2, r2, r3
 8002470:	441a      	add	r2, r3
 8002472:	11d2      	asrs	r2, r2, #7
 8002474:	17db      	asrs	r3, r3, #31
 8002476:	1ad2      	subs	r2, r2, r3
 8002478:	4b21      	ldr	r3, [pc, #132]	@ (8002500 <smsProcess+0x250>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	641a      	str	r2, [r3, #64]	@ 0x40

               printf("Set RGB -> R:%d G:%d B:%d\r\n", r, g, b);
 800247e:	69f9      	ldr	r1, [r7, #28]
 8002480:	69ba      	ldr	r2, [r7, #24]
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	481f      	ldr	r0, [pc, #124]	@ (8002504 <smsProcess+0x254>)
 8002486:	f006 fdf9 	bl	800907c <iprintf>
 800248a:	e01e      	b.n	80024ca <smsProcess+0x21a>
           }
       }

    else if (strncmp(msg, "TEMP", 4) == 0) {
 800248c:	2204      	movs	r2, #4
 800248e:	491e      	ldr	r1, [pc, #120]	@ (8002508 <smsProcess+0x258>)
 8002490:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002492:	f007 f822 	bl	80094da <strncmp>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d116      	bne.n	80024ca <smsProcess+0x21a>

    	Read_ADC_Value();
 800249c:	f7ff fd8a 	bl	8001fb4 <Read_ADC_Value>

    	float temperature = Convert_Temp_To_Celsius(ADC_Values[1]);
 80024a0:	4b1a      	ldr	r3, [pc, #104]	@ (800250c <smsProcess+0x25c>)
 80024a2:	885b      	ldrh	r3, [r3, #2]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fdad 	bl	8002004 <Convert_Temp_To_Celsius>
 80024aa:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
        char tempStr[20];
        sprintf(tempStr, "%.0fC", temperature);
 80024ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80024b0:	f7fe f85a 	bl	8000568 <__aeabi_f2d>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4638      	mov	r0, r7
 80024ba:	4915      	ldr	r1, [pc, #84]	@ (8002510 <smsProcess+0x260>)
 80024bc:	f006 fe84 	bl	80091c8 <siprintf>
        GSM_sendSms(PHONE, tempStr);
 80024c0:	463b      	mov	r3, r7
 80024c2:	4619      	mov	r1, r3
 80024c4:	4813      	ldr	r0, [pc, #76]	@ (8002514 <smsProcess+0x264>)
 80024c6:	f000 fae5 	bl	8002a94 <GSM_sendSms>
    }



    message[0] = '\0';
 80024ca:	4b04      	ldr	r3, [pc, #16]	@ (80024dc <smsProcess+0x22c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	701a      	strb	r2, [r3, #0]
 80024d0:	e000      	b.n	80024d4 <smsProcess+0x224>
    if (message[0] == '\0') return;
 80024d2:	bf00      	nop
}
 80024d4:	3738      	adds	r7, #56	@ 0x38
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	20000b48 	.word	0x20000b48
 80024e0:	20000b34 	.word	0x20000b34
 80024e4:	0800d428 	.word	0x0800d428
 80024e8:	20000000 	.word	0x20000000
 80024ec:	0800d444 	.word	0x0800d444
 80024f0:	0800d448 	.word	0x0800d448
 80024f4:	0800d44c 	.word	0x0800d44c
 80024f8:	0800d450 	.word	0x0800d450
 80024fc:	80808081 	.word	0x80808081
 8002500:	20000290 	.word	0x20000290
 8002504:	0800d45c 	.word	0x0800d45c
 8002508:	0800d478 	.word	0x0800d478
 800250c:	200004e8 	.word	0x200004e8
 8002510:	0800d480 	.word	0x0800d480
 8002514:	0800d550 	.word	0x0800d550

08002518 <GSM_init>:
//    message[0] = '\0';
//  }
//}


void GSM_init(GSM* gsm, UART_CircularBuffer* tx, UART_CircularBuffer* rx) {
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
  gsm->State = GSM_State_Config;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	721a      	strb	r2, [r3, #8]
  gsm->ConfigState = GSM_ConfigState_AT;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	725a      	strb	r2, [r3, #9]
  gsm->Tx = tx;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	68ba      	ldr	r2, [r7, #8]
 8002534:	605a      	str	r2, [r3, #4]
  gsm->Rx = rx;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	687a      	ldr	r2, [r7, #4]
 800253a:	601a      	str	r2, [r3, #0]
  gsm->WaitForData = 0;
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	7a93      	ldrb	r3, [r2, #10]
 8002540:	f023 0302 	bic.w	r3, r3, #2
 8002544:	7293      	strb	r3, [r2, #10]
  gsm->WaitForResult = 0;
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	7a93      	ldrb	r3, [r2, #10]
 800254a:	f023 0304 	bic.w	r3, r3, #4
 800254e:	7293      	strb	r3, [r2, #10]
  gsm->WaitForSend = 0;
 8002550:	68fa      	ldr	r2, [r7, #12]
 8002552:	7a93      	ldrb	r3, [r2, #10]
 8002554:	f023 0301 	bic.w	r3, r3, #1
 8002558:	7293      	strb	r3, [r2, #10]
}
 800255a:	bf00      	nop
 800255c:	3714      	adds	r7, #20
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr
	...

08002568 <GSM_process>:

void GSM_process(GSM* gsm) {
 8002568:	b580      	push	{r7, lr}
 800256a:	b0b2      	sub	sp, #200	@ 0xc8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  if (gsm->State == GSM_State_Config && gsm->InSendCommand == 0) {
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	7a1b      	ldrb	r3, [r3, #8]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d171      	bne.n	800265c <GSM_process+0xf4>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	7a9b      	ldrb	r3, [r3, #10]
 800257c:	f003 0308 	and.w	r3, r3, #8
 8002580:	b2db      	uxtb	r3, r3
 8002582:	2b00      	cmp	r3, #0
 8002584:	d16a      	bne.n	800265c <GSM_process+0xf4>
    switch (gsm->ConfigState) {
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	7a5b      	ldrb	r3, [r3, #9]
 800258a:	2b04      	cmp	r3, #4
 800258c:	d866      	bhi.n	800265c <GSM_process+0xf4>
 800258e:	a201      	add	r2, pc, #4	@ (adr r2, 8002594 <GSM_process+0x2c>)
 8002590:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002594:	080025a9 	.word	0x080025a9
 8002598:	080025cd 	.word	0x080025cd
 800259c:	080025f1 	.word	0x080025f1
 80025a0:	08002615 	.word	0x08002615
 80025a4:	08002639 	.word	0x08002639
      case GSM_ConfigState_AT:
        GSM_sendStr(gsm, "AT\r\n");
 80025a8:	49a6      	ldr	r1, [pc, #664]	@ (8002844 <GSM_process+0x2dc>)
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f972 	bl	8002894 <GSM_sendStr>
        puts("Send AT\r");
 80025b0:	48a5      	ldr	r0, [pc, #660]	@ (8002848 <GSM_process+0x2e0>)
 80025b2:	f006 fdcb 	bl	800914c <puts>
        gsm->InSendCommand = 1;
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	7a93      	ldrb	r3, [r2, #10]
 80025ba:	f043 0308 	orr.w	r3, r3, #8
 80025be:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	7a93      	ldrb	r3, [r2, #10]
 80025c4:	f043 0304 	orr.w	r3, r3, #4
 80025c8:	7293      	strb	r3, [r2, #10]
        break;
 80025ca:	e047      	b.n	800265c <GSM_process+0xf4>
      case GSM_ConfigState_ATE0:
        GSM_sendStr(gsm, "ATE0\r\n");
 80025cc:	499f      	ldr	r1, [pc, #636]	@ (800284c <GSM_process+0x2e4>)
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 f960 	bl	8002894 <GSM_sendStr>
        puts("Send Echo Off\r");
 80025d4:	489e      	ldr	r0, [pc, #632]	@ (8002850 <GSM_process+0x2e8>)
 80025d6:	f006 fdb9 	bl	800914c <puts>
        gsm->InSendCommand = 1;
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	7a93      	ldrb	r3, [r2, #10]
 80025de:	f043 0308 	orr.w	r3, r3, #8
 80025e2:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	7a93      	ldrb	r3, [r2, #10]
 80025e8:	f043 0304 	orr.w	r3, r3, #4
 80025ec:	7293      	strb	r3, [r2, #10]
        break;
 80025ee:	e035      	b.n	800265c <GSM_process+0xf4>
      case GSM_ConfigState_CMGF:
        GSM_sendStr(gsm, "AT+CMGF=1\r\n");
 80025f0:	4998      	ldr	r1, [pc, #608]	@ (8002854 <GSM_process+0x2ec>)
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f000 f94e 	bl	8002894 <GSM_sendStr>
        puts("Send Text Mode\r");
 80025f8:	4897      	ldr	r0, [pc, #604]	@ (8002858 <GSM_process+0x2f0>)
 80025fa:	f006 fda7 	bl	800914c <puts>
        gsm->InSendCommand = 1;
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	7a93      	ldrb	r3, [r2, #10]
 8002602:	f043 0308 	orr.w	r3, r3, #8
 8002606:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	7a93      	ldrb	r3, [r2, #10]
 800260c:	f043 0304 	orr.w	r3, r3, #4
 8002610:	7293      	strb	r3, [r2, #10]
        break;
 8002612:	e023      	b.n	800265c <GSM_process+0xf4>
      case GSM_ConfigState_CSMP:
        GSM_sendStr(gsm, "AT+CSMP=17,167,0,0\r\n");
 8002614:	4991      	ldr	r1, [pc, #580]	@ (800285c <GSM_process+0x2f4>)
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f000 f93c 	bl	8002894 <GSM_sendStr>
        puts("Send Text Config\r");
 800261c:	4890      	ldr	r0, [pc, #576]	@ (8002860 <GSM_process+0x2f8>)
 800261e:	f006 fd95 	bl	800914c <puts>
        gsm->InSendCommand = 1;
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	7a93      	ldrb	r3, [r2, #10]
 8002626:	f043 0308 	orr.w	r3, r3, #8
 800262a:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	7a93      	ldrb	r3, [r2, #10]
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	7293      	strb	r3, [r2, #10]
        break;
 8002636:	e011      	b.n	800265c <GSM_process+0xf4>
      case GSM_ConfigState_CNMI:
        GSM_sendStr(gsm, "AT+CNMI=2,2\r\n");
 8002638:	498a      	ldr	r1, [pc, #552]	@ (8002864 <GSM_process+0x2fc>)
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f000 f92a 	bl	8002894 <GSM_sendStr>
        puts("Send Sms Config\r");
 8002640:	4889      	ldr	r0, [pc, #548]	@ (8002868 <GSM_process+0x300>)
 8002642:	f006 fd83 	bl	800914c <puts>
        gsm->InSendCommand = 1;
 8002646:	687a      	ldr	r2, [r7, #4]
 8002648:	7a93      	ldrb	r3, [r2, #10]
 800264a:	f043 0308 	orr.w	r3, r3, #8
 800264e:	7293      	strb	r3, [r2, #10]
        gsm->WaitForResult = 1;
 8002650:	687a      	ldr	r2, [r7, #4]
 8002652:	7a93      	ldrb	r3, [r2, #10]
 8002654:	f043 0304 	orr.w	r3, r3, #4
 8002658:	7293      	strb	r3, [r2, #10]
        break;
 800265a:	bf00      	nop
    }
  }

  int16_t len = UART_CircularBuffer_available(gsm->Rx);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4618      	mov	r0, r3
 8002662:	f7fe fd58 	bl	8001116 <UART_CircularBuffer_available>
 8002666:	4603      	mov	r3, r0
 8002668:	f8a7 30c6 	strh.w	r3, [r7, #198]	@ 0xc6
  if (len > 0) {
 800266c:	f9b7 30c6 	ldrsh.w	r3, [r7, #198]	@ 0xc6
 8002670:	2b00      	cmp	r3, #0
 8002672:	f340 80e2 	ble.w	800283a <GSM_process+0x2d2>
    if (gsm->WaitForSend) {
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	7a9b      	ldrb	r3, [r3, #10]
 800267a:	f003 0301 	and.w	r3, r3, #1
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b00      	cmp	r3, #0
 8002682:	f040 80da 	bne.w	800283a <GSM_process+0x2d2>
      // Send Data Part
    }
    else {
      // Read Line
      int16_t len = UART_CircularBuffer_findPat(gsm->Rx, (uint8_t*) CRLF, sizeof(CRLF));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2202      	movs	r2, #2
 800268c:	4977      	ldr	r1, [pc, #476]	@ (800286c <GSM_process+0x304>)
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe ff93 	bl	80015ba <UART_CircularBuffer_findPat>
 8002694:	4603      	mov	r3, r0
 8002696:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
      if (len >= 0) {
 800269a:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f2c0 80cb 	blt.w	800283a <GSM_process+0x2d2>
        char buf[180];
        len += 2;
 80026a4:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	@ 0xc4
 80026a8:	3302      	adds	r3, #2
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	f8a7 30c4 	strh.w	r3, [r7, #196]	@ 0xc4
        UART_CircularBuffer_readBytes(gsm->Rx, (uint8_t*) buf, len);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f9b7 20c4 	ldrsh.w	r2, [r7, #196]	@ 0xc4
 80026b8:	f107 010c 	add.w	r1, r7, #12
 80026bc:	4618      	mov	r0, r3
 80026be:	f7fe fe08 	bl	80012d2 <UART_CircularBuffer_readBytes>
        buf[len] = '\0';
 80026c2:	f9b7 30c4 	ldrsh.w	r3, [r7, #196]	@ 0xc4
 80026c6:	33c8      	adds	r3, #200	@ 0xc8
 80026c8:	443b      	add	r3, r7
 80026ca:	2200      	movs	r2, #0
 80026cc:	f803 2cbc 	strb.w	r2, [r3, #-188]
        if (gsm->WaitForData) {
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7a9b      	ldrb	r3, [r3, #10]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00b      	beq.n	80026f6 <GSM_process+0x18e>
          // Process Notification with Param, Ex: CMT
          strcpy(message, buf);
 80026de:	f107 030c 	add.w	r3, r7, #12
 80026e2:	4619      	mov	r1, r3
 80026e4:	4862      	ldr	r0, [pc, #392]	@ (8002870 <GSM_process+0x308>)
 80026e6:	f006 ffaa 	bl	800963e <strcpy>
          // End
          gsm->WaitForData = 0;
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	7a93      	ldrb	r3, [r2, #10]
 80026ee:	f023 0302 	bic.w	r3, r3, #2
 80026f2:	7293      	strb	r3, [r2, #10]
      else {
        // Empty Line
      }
    }
  }
}
 80026f4:	e0a1      	b.n	800283a <GSM_process+0x2d2>
          char* line = buf;
 80026f6:	f107 030c 	add.w	r3, r7, #12
 80026fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
          line = Str_ignoreWhitespace(line);
 80026fe:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002702:	f000 f8e0 	bl	80028c6 <Str_ignoreWhitespace>
 8002706:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0
          if (strncmp(line, AT, sizeof(AT) - 1) != 0) {
 800270a:	2202      	movs	r2, #2
 800270c:	4959      	ldr	r1, [pc, #356]	@ (8002874 <GSM_process+0x30c>)
 800270e:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002712:	f006 fee2 	bl	80094da <strncmp>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 808e 	beq.w	800283a <GSM_process+0x2d2>
            if (gsm->WaitForResult) {
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	7a9b      	ldrb	r3, [r3, #10]
 8002722:	f003 0304 	and.w	r3, r3, #4
 8002726:	b2db      	uxtb	r3, r3
 8002728:	2b00      	cmp	r3, #0
 800272a:	d068      	beq.n	80027fe <GSM_process+0x296>
              if (strncmp(line, AT_OK, sizeof(AT_OK) - 1) == 0) {
 800272c:	2202      	movs	r2, #2
 800272e:	4952      	ldr	r1, [pc, #328]	@ (8002878 <GSM_process+0x310>)
 8002730:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002734:	f006 fed1 	bl	80094da <strncmp>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d135      	bne.n	80027aa <GSM_process+0x242>
                if (gsm->State == GSM_State_Config) {
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7a1b      	ldrb	r3, [r3, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d179      	bne.n	800283a <GSM_process+0x2d2>
                  gsm->InSendCommand = 0;
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	7a93      	ldrb	r3, [r2, #10]
 800274a:	f023 0308 	bic.w	r3, r3, #8
 800274e:	7293      	strb	r3, [r2, #10]
                  gsm->WaitForResult = 0;
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	7a93      	ldrb	r3, [r2, #10]
 8002754:	f023 0304 	bic.w	r3, r3, #4
 8002758:	7293      	strb	r3, [r2, #10]
                  switch (gsm->ConfigState) {
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	7a5b      	ldrb	r3, [r3, #9]
 800275e:	2b04      	cmp	r3, #4
 8002760:	d86b      	bhi.n	800283a <GSM_process+0x2d2>
 8002762:	a201      	add	r2, pc, #4	@ (adr r2, 8002768 <GSM_process+0x200>)
 8002764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002768:	0800277d 	.word	0x0800277d
 800276c:	08002785 	.word	0x08002785
 8002770:	0800278d 	.word	0x0800278d
 8002774:	08002795 	.word	0x08002795
 8002778:	0800279d 	.word	0x0800279d
                      gsm->ConfigState = GSM_ConfigState_ATE0;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	725a      	strb	r2, [r3, #9]
                      break;
 8002782:	e05a      	b.n	800283a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_CMGF;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2202      	movs	r2, #2
 8002788:	725a      	strb	r2, [r3, #9]
                      break;
 800278a:	e056      	b.n	800283a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_CSMP;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2203      	movs	r2, #3
 8002790:	725a      	strb	r2, [r3, #9]
                      break;
 8002792:	e052      	b.n	800283a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_CNMI;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2204      	movs	r2, #4
 8002798:	725a      	strb	r2, [r3, #9]
                      break;
 800279a:	e04e      	b.n	800283a <GSM_process+0x2d2>
                      gsm->ConfigState = GSM_ConfigState_AT;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	725a      	strb	r2, [r3, #9]
                      gsm->State = GSM_State_Idle;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2201      	movs	r2, #1
 80027a6:	721a      	strb	r2, [r3, #8]
                      break;
 80027a8:	e047      	b.n	800283a <GSM_process+0x2d2>
              else if (strncmp(line, AT_ERROR, sizeof(AT_ERROR) - 1) == 0) {
 80027aa:	2205      	movs	r2, #5
 80027ac:	4933      	ldr	r1, [pc, #204]	@ (800287c <GSM_process+0x314>)
 80027ae:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80027b2:	f006 fe92 	bl	80094da <strncmp>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10e      	bne.n	80027da <GSM_process+0x272>
                if (gsm->State == GSM_State_Config) {
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	7a1b      	ldrb	r3, [r3, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d13a      	bne.n	800283a <GSM_process+0x2d2>
                  gsm->InSendCommand = 0;
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	7a93      	ldrb	r3, [r2, #10]
 80027c8:	f023 0308 	bic.w	r3, r3, #8
 80027cc:	7293      	strb	r3, [r2, #10]
                  gsm->WaitForResult = 0;
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	7a93      	ldrb	r3, [r2, #10]
 80027d2:	f023 0304 	bic.w	r3, r3, #4
 80027d6:	7293      	strb	r3, [r2, #10]
}
 80027d8:	e02f      	b.n	800283a <GSM_process+0x2d2>
              else if (strncmp(line, AT_CME_ERROR, sizeof(AT_CME_ERROR) - 1) == 0) {
 80027da:	220b      	movs	r2, #11
 80027dc:	4928      	ldr	r1, [pc, #160]	@ (8002880 <GSM_process+0x318>)
 80027de:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80027e2:	f006 fe7a 	bl	80094da <strncmp>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d026      	beq.n	800283a <GSM_process+0x2d2>
              else if (strncmp(line, AT_CMS_ERROR, sizeof(AT_CMS_ERROR) - 1) == 0) {
 80027ec:	220b      	movs	r2, #11
 80027ee:	4925      	ldr	r1, [pc, #148]	@ (8002884 <GSM_process+0x31c>)
 80027f0:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 80027f4:	f006 fe71 	bl	80094da <strncmp>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
}
 80027fc:	e01d      	b.n	800283a <GSM_process+0x2d2>
              if (line[0] == '+') {
 80027fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b2b      	cmp	r3, #43	@ 0x2b
 8002806:	d118      	bne.n	800283a <GSM_process+0x2d2>
                if (strncmp(line, AT_CMT, sizeof(AT_CMT) - 1) == 0) {
 8002808:	2205      	movs	r2, #5
 800280a:	491f      	ldr	r1, [pc, #124]	@ (8002888 <GSM_process+0x320>)
 800280c:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8002810:	f006 fe63 	bl	80094da <strncmp>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d10f      	bne.n	800283a <GSM_process+0x2d2>
                  puts("CMT Received\n");
 800281a:	481c      	ldr	r0, [pc, #112]	@ (800288c <GSM_process+0x324>)
 800281c:	f006 fc96 	bl	800914c <puts>
                  Str_getToken(line, phone, '"', 1);
 8002820:	2301      	movs	r3, #1
 8002822:	2222      	movs	r2, #34	@ 0x22
 8002824:	491a      	ldr	r1, [pc, #104]	@ (8002890 <GSM_process+0x328>)
 8002826:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 800282a:	f000 f88f 	bl	800294c <Str_getToken>
                  gsm->WaitForData = 1;
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	7a93      	ldrb	r3, [r2, #10]
 8002832:	f043 0302 	orr.w	r3, r3, #2
 8002836:	7293      	strb	r3, [r2, #10]
}
 8002838:	e7ff      	b.n	800283a <GSM_process+0x2d2>
 800283a:	bf00      	nop
 800283c:	37c8      	adds	r7, #200	@ 0xc8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	0800d488 	.word	0x0800d488
 8002848:	0800d490 	.word	0x0800d490
 800284c:	0800d49c 	.word	0x0800d49c
 8002850:	0800d4a4 	.word	0x0800d4a4
 8002854:	0800d4b4 	.word	0x0800d4b4
 8002858:	0800d4c0 	.word	0x0800d4c0
 800285c:	0800d4d0 	.word	0x0800d4d0
 8002860:	0800d4e8 	.word	0x0800d4e8
 8002864:	0800d4fc 	.word	0x0800d4fc
 8002868:	0800d50c 	.word	0x0800d50c
 800286c:	20000024 	.word	0x20000024
 8002870:	20000b48 	.word	0x20000b48
 8002874:	20000028 	.word	0x20000028
 8002878:	20000044 	.word	0x20000044
 800287c:	20000048 	.word	0x20000048
 8002880:	2000002c 	.word	0x2000002c
 8002884:	20000038 	.word	0x20000038
 8002888:	20000050 	.word	0x20000050
 800288c:	0800d520 	.word	0x0800d520
 8002890:	20000b34 	.word	0x20000b34

08002894 <GSM_sendStr>:


void GSM_sendStr(GSM* gsm, const char* str) {
 8002894:	b590      	push	{r4, r7, lr}
 8002896:	b083      	sub	sp, #12
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  UART_CircularBuffer_writeBytes(gsm->Tx, (uint8_t*) str, strlen(str));
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685c      	ldr	r4, [r3, #4]
 80028a2:	6838      	ldr	r0, [r7, #0]
 80028a4:	f7fd fcf4 	bl	8000290 <strlen>
 80028a8:	4603      	mov	r3, r0
 80028aa:	461a      	mov	r2, r3
 80028ac:	6839      	ldr	r1, [r7, #0]
 80028ae:	4620      	mov	r0, r4
 80028b0:	f7fe fcaf 	bl	8001212 <UART_CircularBuffer_writeBytes>
  UART_CircularBuffer_transmit(gsm->Tx);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fe ffcf 	bl	800185c <UART_CircularBuffer_transmit>
}
 80028be:	bf00      	nop
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd90      	pop	{r4, r7, pc}

080028c6 <Str_ignoreWhitespace>:

  UART_CircularBuffer_writeBytes(gsm->Tx, (uint8_t*) buf, len);
  UART_CircularBuffer_transmit(gsm->Tx);
}

char* Str_ignoreWhitespace(char* str) {
 80028c6:	b480      	push	{r7}
 80028c8:	b083      	sub	sp, #12
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
  while (*str != '\0' && *str <= ' ') {
 80028ce:	e002      	b.n	80028d6 <Str_ignoreWhitespace+0x10>
    str++;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3301      	adds	r3, #1
 80028d4:	607b      	str	r3, [r7, #4]
  while (*str != '\0' && *str <= ' ') {
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <Str_ignoreWhitespace+0x20>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	2b20      	cmp	r3, #32
 80028e4:	d9f4      	bls.n	80028d0 <Str_ignoreWhitespace+0xa>
  }
  return str;
 80028e6:	687b      	ldr	r3, [r7, #4]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <Str_indexOfAt>:
char* Str_indexOfAt(char* str, char c, int16_t num) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	70fb      	strb	r3, [r7, #3]
 8002900:	4613      	mov	r3, r2
 8002902:	803b      	strh	r3, [r7, #0]
  if (*str == c) {
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	429a      	cmp	r2, r3
 800290c:	d10e      	bne.n	800292c <Str_indexOfAt+0x38>
    num--;
 800290e:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002912:	b29b      	uxth	r3, r3
 8002914:	3b01      	subs	r3, #1
 8002916:	b29b      	uxth	r3, r3
 8002918:	803b      	strh	r3, [r7, #0]
  }

  while (str != NULL && num-- > 0) {
 800291a:	e007      	b.n	800292c <Str_indexOfAt+0x38>
    str = strchr(str + 1, c);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	3301      	adds	r3, #1
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	4611      	mov	r1, r2
 8002924:	4618      	mov	r0, r3
 8002926:	f006 fdcb 	bl	80094c0 <strchr>
 800292a:	6078      	str	r0, [r7, #4]
  while (str != NULL && num-- > 0) {
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <Str_indexOfAt+0x4e>
 8002932:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002936:	b29a      	uxth	r2, r3
 8002938:	3a01      	subs	r2, #1
 800293a:	b292      	uxth	r2, r2
 800293c:	803a      	strh	r2, [r7, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	dcec      	bgt.n	800291c <Str_indexOfAt+0x28>
  }

  return str;
 8002942:	687b      	ldr	r3, [r7, #4]
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <Str_getToken>:
char* Str_getToken(char* str, char* out, char c, int16_t num) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b088      	sub	sp, #32
 8002950:	af00      	add	r7, sp, #0
 8002952:	60f8      	str	r0, [r7, #12]
 8002954:	60b9      	str	r1, [r7, #8]
 8002956:	4611      	mov	r1, r2
 8002958:	461a      	mov	r2, r3
 800295a:	460b      	mov	r3, r1
 800295c:	71fb      	strb	r3, [r7, #7]
 800295e:	4613      	mov	r3, r2
 8002960:	80bb      	strh	r3, [r7, #4]
  char* start = Str_indexOfAt(str, c, num);
 8002962:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	4619      	mov	r1, r3
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f7ff ffc2 	bl	80028f4 <Str_indexOfAt>
 8002970:	61b8      	str	r0, [r7, #24]

  if (start) {
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d023      	beq.n	80029c0 <Str_getToken+0x74>
    char* end = strchr(++start, c);
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	3301      	adds	r3, #1
 800297c:	61bb      	str	r3, [r7, #24]
 800297e:	79fb      	ldrb	r3, [r7, #7]
 8002980:	4619      	mov	r1, r3
 8002982:	69b8      	ldr	r0, [r7, #24]
 8002984:	f006 fd9c 	bl	80094c0 <strchr>
 8002988:	61f8      	str	r0, [r7, #28]
    if (end == NULL) {
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d106      	bne.n	800299e <Str_getToken+0x52>
      end = memchr(start, '\0', 256);
 8002990:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002994:	2100      	movs	r1, #0
 8002996:	69b8      	ldr	r0, [r7, #24]
 8002998:	f7fd fc2a 	bl	80001f0 <memchr>
 800299c:	61f8      	str	r0, [r7, #28]
    }
    int32_t len = (int32_t)(end - start);
 800299e:	69fa      	ldr	r2, [r7, #28]
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	1ad3      	subs	r3, r2, r3
 80029a4:	617b      	str	r3, [r7, #20]
    strncpy(out, start, len);
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	461a      	mov	r2, r3
 80029aa:	69b9      	ldr	r1, [r7, #24]
 80029ac:	68b8      	ldr	r0, [r7, #8]
 80029ae:	f006 fda6 	bl	80094fe <strncpy>
    out[len] = '\0';
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	4413      	add	r3, r2
 80029b8:	2200      	movs	r2, #0
 80029ba:	701a      	strb	r2, [r3, #0]
    return out;
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	e000      	b.n	80029c2 <Str_getToken+0x76>
  }

  return NULL;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3720      	adds	r7, #32
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <HAL_UART_TxCpltCallback>:
  }

  return z;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart) {
 80029cc:	b580      	push	{r7, lr}
 80029ce:	b082      	sub	sp, #8
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  switch ((uint32_t) huart->Instance) {
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4a08      	ldr	r2, [pc, #32]	@ (80029fc <HAL_UART_TxCpltCallback+0x30>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d006      	beq.n	80029ec <HAL_UART_TxCpltCallback+0x20>
 80029de:	4a08      	ldr	r2, [pc, #32]	@ (8002a00 <HAL_UART_TxCpltCallback+0x34>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d107      	bne.n	80029f4 <HAL_UART_TxCpltCallback+0x28>
    case USART1_BASE:
      UART_CircularBuffer_handleTx(&uart1Tx);
 80029e4:	4807      	ldr	r0, [pc, #28]	@ (8002a04 <HAL_UART_TxCpltCallback+0x38>)
 80029e6:	f7fe ff76 	bl	80018d6 <UART_CircularBuffer_handleTx>
      break;
 80029ea:	e003      	b.n	80029f4 <HAL_UART_TxCpltCallback+0x28>
    case USART3_BASE:
      UART_CircularBuffer_handleTx(&uart3Tx);
 80029ec:	4806      	ldr	r0, [pc, #24]	@ (8002a08 <HAL_UART_TxCpltCallback+0x3c>)
 80029ee:	f7fe ff72 	bl	80018d6 <UART_CircularBuffer_handleTx>
      break;
 80029f2:	bf00      	nop
  }
}
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	40004800 	.word	0x40004800
 8002a00:	40011000 	.word	0x40011000
 8002a04:	200004ec 	.word	0x200004ec
 8002a08:	20000700 	.word	0x20000700

08002a0c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b082      	sub	sp, #8
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  switch ((uint32_t) huart->Instance) {
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a07      	ldr	r2, [pc, #28]	@ (8002a38 <HAL_UART_RxCpltCallback+0x2c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d003      	beq.n	8002a26 <HAL_UART_RxCpltCallback+0x1a>
 8002a1e:	4a07      	ldr	r2, [pc, #28]	@ (8002a3c <HAL_UART_RxCpltCallback+0x30>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d104      	bne.n	8002a2e <HAL_UART_RxCpltCallback+0x22>
    case USART1_BASE:

      break;
 8002a24:	e003      	b.n	8002a2e <HAL_UART_RxCpltCallback+0x22>
    case USART3_BASE:
      UART_CircularBuffer_handleRx(&uart3Rx);
 8002a26:	4806      	ldr	r0, [pc, #24]	@ (8002a40 <HAL_UART_RxCpltCallback+0x34>)
 8002a28:	f7fe feff 	bl	800182a <UART_CircularBuffer_handleRx>
      break;
 8002a2c:	bf00      	nop
  }
}
 8002a2e:	bf00      	nop
 8002a30:	3708      	adds	r7, #8
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40004800 	.word	0x40004800
 8002a3c:	40011000 	.word	0x40011000
 8002a40:	20000914 	.word	0x20000914

08002a44 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef* huart) {
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  switch ((uint32_t) huart->Instance) {
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a0b      	ldr	r2, [pc, #44]	@ (8002a80 <HAL_UART_ErrorCallback+0x3c>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d006      	beq.n	8002a64 <HAL_UART_ErrorCallback+0x20>
 8002a56:	4a0b      	ldr	r2, [pc, #44]	@ (8002a84 <HAL_UART_ErrorCallback+0x40>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d10d      	bne.n	8002a78 <HAL_UART_ErrorCallback+0x34>
    case USART1_BASE:
      UART_CircularBuffer_resetIO(&uart1Tx);
 8002a5c:	480a      	ldr	r0, [pc, #40]	@ (8002a88 <HAL_UART_ErrorCallback+0x44>)
 8002a5e:	f7fe ff53 	bl	8001908 <UART_CircularBuffer_resetIO>
      break;
 8002a62:	e009      	b.n	8002a78 <HAL_UART_ErrorCallback+0x34>
    case USART3_BASE:
      UART_CircularBuffer_resetIO(&uart3Rx);
 8002a64:	4809      	ldr	r0, [pc, #36]	@ (8002a8c <HAL_UART_ErrorCallback+0x48>)
 8002a66:	f7fe ff4f 	bl	8001908 <UART_CircularBuffer_resetIO>
      UART_CircularBuffer_resetIO(&uart3Tx);
 8002a6a:	4809      	ldr	r0, [pc, #36]	@ (8002a90 <HAL_UART_ErrorCallback+0x4c>)
 8002a6c:	f7fe ff4c 	bl	8001908 <UART_CircularBuffer_resetIO>
      UART_CircularBuffer_receive(&uart3Rx);
 8002a70:	4806      	ldr	r0, [pc, #24]	@ (8002a8c <HAL_UART_ErrorCallback+0x48>)
 8002a72:	f7fe fe9d 	bl	80017b0 <UART_CircularBuffer_receive>
      break;
 8002a76:	bf00      	nop
  }
}
 8002a78:	bf00      	nop
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	40004800 	.word	0x40004800
 8002a84:	40011000 	.word	0x40011000
 8002a88:	200004ec 	.word	0x200004ec
 8002a8c:	20000914 	.word	0x20000914
 8002a90:	20000700 	.word	0x20000700

08002a94 <GSM_sendSms>:
//            LCD16X2_Set_Cursor(0, row, col);
//        }
//    }
//}

void GSM_sendSms(const char* phone, const char* message) {
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  // Check Connection
  GSM_sendStr2("AT\r\n");
 8002a9e:	481c      	ldr	r0, [pc, #112]	@ (8002b10 <GSM_sendSms+0x7c>)
 8002aa0:	f000 f88e 	bl	8002bc0 <GSM_sendStr2>
  HAL_Delay(250);
 8002aa4:	20fa      	movs	r0, #250	@ 0xfa
 8002aa6:	f000 fcc9 	bl	800343c <HAL_Delay>
  // Check Connection
  GSM_sendStr2("AT\r\n");
 8002aaa:	4819      	ldr	r0, [pc, #100]	@ (8002b10 <GSM_sendSms+0x7c>)
 8002aac:	f000 f888 	bl	8002bc0 <GSM_sendStr2>
  if (GSM_checkResult() == 0) {
 8002ab0:	f000 f838 	bl	8002b24 <GSM_checkResult>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d126      	bne.n	8002b08 <GSM_sendSms+0x74>
    // Echo Off
    GSM_sendStr2("ATE0\r\n");
 8002aba:	4816      	ldr	r0, [pc, #88]	@ (8002b14 <GSM_sendSms+0x80>)
 8002abc:	f000 f880 	bl	8002bc0 <GSM_sendStr2>
    if (GSM_checkResult() == 0) {
 8002ac0:	f000 f830 	bl	8002b24 <GSM_checkResult>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d11e      	bne.n	8002b08 <GSM_sendSms+0x74>
      // Set Text Mode
      GSM_sendStr2("AT+CMGF=1\r\n");
 8002aca:	4813      	ldr	r0, [pc, #76]	@ (8002b18 <GSM_sendSms+0x84>)
 8002acc:	f000 f878 	bl	8002bc0 <GSM_sendStr2>
      if (GSM_checkResult() == 0) {
 8002ad0:	f000 f828 	bl	8002b24 <GSM_checkResult>
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d116      	bne.n	8002b08 <GSM_sendSms+0x74>
        // Set SMS Config
        GSM_sendStr2("AT+CSMP=17,167,0,0\r\n");
 8002ada:	4810      	ldr	r0, [pc, #64]	@ (8002b1c <GSM_sendSms+0x88>)
 8002adc:	f000 f870 	bl	8002bc0 <GSM_sendStr2>
        if (GSM_checkResult() == 0) {
 8002ae0:	f000 f820 	bl	8002b24 <GSM_checkResult>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10e      	bne.n	8002b08 <GSM_sendSms+0x74>
          // Send SMS Phone
          GSM_sendFmt2("AT+CMGS=\"%s\"\r\n", phone);
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	480c      	ldr	r0, [pc, #48]	@ (8002b20 <GSM_sendSms+0x8c>)
 8002aee:	f000 f87d 	bl	8002bec <GSM_sendFmt2>
          // Wait for "> "
          HAL_Delay(50);
 8002af2:	2032      	movs	r0, #50	@ 0x32
 8002af4:	f000 fca2 	bl	800343c <HAL_Delay>
          // Send Message
          GSM_sendStr2((char*) message);
 8002af8:	6838      	ldr	r0, [r7, #0]
 8002afa:	f000 f861 	bl	8002bc0 <GSM_sendStr2>
          // Send Ctrl-Z (0x1A)
          GSM_sendByte(0x1A);
 8002afe:	201a      	movs	r0, #26
 8002b00:	f000 f84c 	bl	8002b9c <GSM_sendByte>
          GSM_checkResult();
 8002b04:	f000 f80e 	bl	8002b24 <GSM_checkResult>
        }
      }
    }
  }
}
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	0800d488 	.word	0x0800d488
 8002b14:	0800d49c 	.word	0x0800d49c
 8002b18:	0800d4b4 	.word	0x0800d4b4
 8002b1c:	0800d4d0 	.word	0x0800d4d0
 8002b20:	0800d530 	.word	0x0800d530

08002b24 <GSM_checkResult>:

int16_t GSM_checkResult(void) {
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b094      	sub	sp, #80	@ 0x50
 8002b28:	af02      	add	r7, sp, #8
  char buf[64] = {0};
 8002b2a:	f107 0308 	add.w	r3, r7, #8
 8002b2e:	2240      	movs	r2, #64	@ 0x40
 8002b30:	2100      	movs	r1, #0
 8002b32:	4618      	mov	r0, r3
 8002b34:	f006 fcbc 	bl	80094b0 <memset>
  uint16_t len = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	80fb      	strh	r3, [r7, #6]

  HAL_UARTEx_ReceiveToIdle(&huart3, (uint8_t*) buf, sizeof(buf), &len, 1000);
 8002b3c:	1dbb      	adds	r3, r7, #6
 8002b3e:	f107 0108 	add.w	r1, r7, #8
 8002b42:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b46:	9200      	str	r2, [sp, #0]
 8002b48:	2240      	movs	r2, #64	@ 0x40
 8002b4a:	4812      	ldr	r0, [pc, #72]	@ (8002b94 <GSM_checkResult+0x70>)
 8002b4c:	f003 fc71 	bl	8006432 <HAL_UARTEx_ReceiveToIdle>

  if (len > 0) {
 8002b50:	88fb      	ldrh	r3, [r7, #6]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d015      	beq.n	8002b82 <GSM_checkResult+0x5e>
    buf[len] = '\0';
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	3348      	adds	r3, #72	@ 0x48
 8002b5a:	443b      	add	r3, r7
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f803 2c40 	strb.w	r2, [r3, #-64]
    // Process
    if (strstr(buf, "OK") != 0) {
 8002b62:	f107 0308 	add.w	r3, r7, #8
 8002b66:	490c      	ldr	r1, [pc, #48]	@ (8002b98 <GSM_checkResult+0x74>)
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f006 fcdb 	bl	8009524 <strstr>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <GSM_checkResult+0x54>
      return 0;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e009      	b.n	8002b8c <GSM_checkResult+0x68>
    }
    else {
      HAL_Delay(50);
 8002b78:	2032      	movs	r0, #50	@ 0x32
 8002b7a:	f000 fc5f 	bl	800343c <HAL_Delay>
      return 1;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e004      	b.n	8002b8c <GSM_checkResult+0x68>
    }
  }
  else {
    // Nothing received
    HAL_Delay(50);
 8002b82:	2032      	movs	r0, #50	@ 0x32
 8002b84:	f000 fc5a 	bl	800343c <HAL_Delay>
    return -1;
 8002b88:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3748      	adds	r7, #72	@ 0x48
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20000320 	.word	0x20000320
 8002b98:	0800d540 	.word	0x0800d540

08002b9c <GSM_sendByte>:

void GSM_sendByte(uint8_t byte)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	71fb      	strb	r3, [r7, #7]
  HAL_UART_Transmit(&huart3, &byte, sizeof(byte), sizeof(byte));
 8002ba6:	1df9      	adds	r1, r7, #7
 8002ba8:	2301      	movs	r3, #1
 8002baa:	2201      	movs	r2, #1
 8002bac:	4803      	ldr	r0, [pc, #12]	@ (8002bbc <GSM_sendByte+0x20>)
 8002bae:	f003 fab9 	bl	8006124 <HAL_UART_Transmit>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000320 	.word	0x20000320

08002bc0 <GSM_sendStr2>:

void GSM_sendStr2(char* str) {
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint16_t len = strlen(str);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f7fd fb61 	bl	8000290 <strlen>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	81fb      	strh	r3, [r7, #14]
  HAL_UART_Transmit(&huart3, (uint8_t*) str, len, len + 1);
 8002bd2:	89fb      	ldrh	r3, [r7, #14]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	89fa      	ldrh	r2, [r7, #14]
 8002bd8:	6879      	ldr	r1, [r7, #4]
 8002bda:	4803      	ldr	r0, [pc, #12]	@ (8002be8 <GSM_sendStr2+0x28>)
 8002bdc:	f003 faa2 	bl	8006124 <HAL_UART_Transmit>
}
 8002be0:	bf00      	nop
 8002be2:	3710      	adds	r7, #16
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	20000320 	.word	0x20000320

08002bec <GSM_sendFmt2>:
void GSM_sendFmt2(const char* fmt, ...) {
 8002bec:	b40f      	push	{r0, r1, r2, r3}
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b0a2      	sub	sp, #136	@ 0x88
 8002bf2:	af00      	add	r7, sp, #0
  char buf[128];
  va_list args;
  va_start(args, fmt);
 8002bf4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002bf8:	603b      	str	r3, [r7, #0]
  uint32_t len = vsnprintf(buf, sizeof(buf), fmt, args);
 8002bfa:	1d38      	adds	r0, r7, #4
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002c02:	2180      	movs	r1, #128	@ 0x80
 8002c04:	f006 fba2 	bl	800934c <vsniprintf>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  va_end(args);

  HAL_UART_Transmit(&huart3, (uint8_t*) buf, len, len + 1);
 8002c0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c12:	b29a      	uxth	r2, r3
 8002c14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002c18:	3301      	adds	r3, #1
 8002c1a:	1d39      	adds	r1, r7, #4
 8002c1c:	4804      	ldr	r0, [pc, #16]	@ (8002c30 <GSM_sendFmt2+0x44>)
 8002c1e:	f003 fa81 	bl	8006124 <HAL_UART_Transmit>
}
 8002c22:	bf00      	nop
 8002c24:	3788      	adds	r7, #136	@ 0x88
 8002c26:	46bd      	mov	sp, r7
 8002c28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002c2c:	b004      	add	sp, #16
 8002c2e:	4770      	bx	lr
 8002c30:	20000320 	.word	0x20000320

08002c34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c34:	b480      	push	{r7}
 8002c36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c38:	b672      	cpsid	i
}
 8002c3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c3c:	bf00      	nop
 8002c3e:	e7fd      	b.n	8002c3c <Error_Handler+0x8>

08002c40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
 8002c4a:	4b10      	ldr	r3, [pc, #64]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c56:	4b0d      	ldr	r3, [pc, #52]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c5e:	607b      	str	r3, [r7, #4]
 8002c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	603b      	str	r3, [r7, #0]
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	4a08      	ldr	r2, [pc, #32]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c72:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_MspInit+0x4c>)
 8002c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c7a:	603b      	str	r3, [r7, #0]
 8002c7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40023800 	.word	0x40023800

08002c90 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b08a      	sub	sp, #40	@ 0x28
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c98:	f107 0314 	add.w	r3, r7, #20
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	601a      	str	r2, [r3, #0]
 8002ca0:	605a      	str	r2, [r3, #4]
 8002ca2:	609a      	str	r2, [r3, #8]
 8002ca4:	60da      	str	r2, [r3, #12]
 8002ca6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a17      	ldr	r2, [pc, #92]	@ (8002d0c <HAL_ADC_MspInit+0x7c>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d127      	bne.n	8002d02 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	613b      	str	r3, [r7, #16]
 8002cb6:	4b16      	ldr	r3, [pc, #88]	@ (8002d10 <HAL_ADC_MspInit+0x80>)
 8002cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cba:	4a15      	ldr	r2, [pc, #84]	@ (8002d10 <HAL_ADC_MspInit+0x80>)
 8002cbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cc2:	4b13      	ldr	r3, [pc, #76]	@ (8002d10 <HAL_ADC_MspInit+0x80>)
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cca:	613b      	str	r3, [r7, #16]
 8002ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8002d10 <HAL_ADC_MspInit+0x80>)
 8002cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd6:	4a0e      	ldr	r2, [pc, #56]	@ (8002d10 <HAL_ADC_MspInit+0x80>)
 8002cd8:	f043 0301 	orr.w	r3, r3, #1
 8002cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cde:	4b0c      	ldr	r3, [pc, #48]	@ (8002d10 <HAL_ADC_MspInit+0x80>)
 8002ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce2:	f003 0301 	and.w	r3, r3, #1
 8002ce6:	60fb      	str	r3, [r7, #12]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC1_IN4_POT_Pin;
 8002cea:	2310      	movs	r3, #16
 8002cec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN4_POT_GPIO_Port, &GPIO_InitStruct);
 8002cf6:	f107 0314 	add.w	r3, r7, #20
 8002cfa:	4619      	mov	r1, r3
 8002cfc:	4805      	ldr	r0, [pc, #20]	@ (8002d14 <HAL_ADC_MspInit+0x84>)
 8002cfe:	f001 fcd5 	bl	80046ac <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002d02:	bf00      	nop
 8002d04:	3728      	adds	r7, #40	@ 0x28
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	bf00      	nop
 8002d0c:	40012000 	.word	0x40012000
 8002d10:	40023800 	.word	0x40023800
 8002d14:	40020000 	.word	0x40020000

08002d18 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b085      	sub	sp, #20
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0b      	ldr	r2, [pc, #44]	@ (8002d54 <HAL_TIM_Base_MspInit+0x3c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d10d      	bne.n	8002d46 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002d58 <HAL_TIM_Base_MspInit+0x40>)
 8002d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d32:	4a09      	ldr	r2, [pc, #36]	@ (8002d58 <HAL_TIM_Base_MspInit+0x40>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d3a:	4b07      	ldr	r3, [pc, #28]	@ (8002d58 <HAL_TIM_Base_MspInit+0x40>)
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002d46:	bf00      	nop
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40010000 	.word	0x40010000
 8002d58:	40023800 	.word	0x40023800

08002d5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d64:	f107 030c 	add.w	r3, r7, #12
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	60da      	str	r2, [r3, #12]
 8002d72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a12      	ldr	r2, [pc, #72]	@ (8002dc4 <HAL_TIM_MspPostInit+0x68>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d11e      	bne.n	8002dbc <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	4b11      	ldr	r3, [pc, #68]	@ (8002dc8 <HAL_TIM_MspPostInit+0x6c>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	4a10      	ldr	r2, [pc, #64]	@ (8002dc8 <HAL_TIM_MspPostInit+0x6c>)
 8002d88:	f043 0310 	orr.w	r3, r3, #16
 8002d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d8e:	4b0e      	ldr	r3, [pc, #56]	@ (8002dc8 <HAL_TIM_MspPostInit+0x6c>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	f003 0310 	and.w	r3, r3, #16
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = TIM1_CH2_PWM_RGB_RED_Pin|TIM1_CH3_PWM_RGB_GREEN_Pin|TIM1_CH4_PWM_RGB_BLUE_Pin;
 8002d9a:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002d9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da0:	2302      	movs	r3, #2
 8002da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da8:	2300      	movs	r3, #0
 8002daa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002dac:	2301      	movs	r3, #1
 8002dae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002db0:	f107 030c 	add.w	r3, r7, #12
 8002db4:	4619      	mov	r1, r3
 8002db6:	4805      	ldr	r0, [pc, #20]	@ (8002dcc <HAL_TIM_MspPostInit+0x70>)
 8002db8:	f001 fc78 	bl	80046ac <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002dbc:	bf00      	nop
 8002dbe:	3720      	adds	r7, #32
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	40010000 	.word	0x40010000
 8002dc8:	40023800 	.word	0x40023800
 8002dcc:	40021000 	.word	0x40021000

08002dd0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08c      	sub	sp, #48	@ 0x30
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd8:	f107 031c 	add.w	r3, r7, #28
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
 8002de6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a97      	ldr	r2, [pc, #604]	@ (800304c <HAL_UART_MspInit+0x27c>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	f040 8091 	bne.w	8002f16 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002df4:	2300      	movs	r3, #0
 8002df6:	61bb      	str	r3, [r7, #24]
 8002df8:	4b95      	ldr	r3, [pc, #596]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfc:	4a94      	ldr	r2, [pc, #592]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002dfe:	f043 0310 	orr.w	r3, r3, #16
 8002e02:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e04:	4b92      	ldr	r3, [pc, #584]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e08:	f003 0310 	and.w	r3, r3, #16
 8002e0c:	61bb      	str	r3, [r7, #24]
 8002e0e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e10:	2300      	movs	r3, #0
 8002e12:	617b      	str	r3, [r7, #20]
 8002e14:	4b8e      	ldr	r3, [pc, #568]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e18:	4a8d      	ldr	r2, [pc, #564]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002e1a:	f043 0302 	orr.w	r3, r3, #2
 8002e1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e20:	4b8b      	ldr	r3, [pc, #556]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e24:	f003 0302 	and.w	r3, r3, #2
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = USART1_TX_PC_Pin|USART1_RX_PC_Pin;
 8002e2c:	23c0      	movs	r3, #192	@ 0xc0
 8002e2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e30:	2302      	movs	r3, #2
 8002e32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e34:	2300      	movs	r3, #0
 8002e36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e3c:	2307      	movs	r3, #7
 8002e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e40:	f107 031c 	add.w	r3, r7, #28
 8002e44:	4619      	mov	r1, r3
 8002e46:	4883      	ldr	r0, [pc, #524]	@ (8003054 <HAL_UART_MspInit+0x284>)
 8002e48:	f001 fc30 	bl	80046ac <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002e4c:	4b82      	ldr	r3, [pc, #520]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e4e:	4a83      	ldr	r2, [pc, #524]	@ (800305c <HAL_UART_MspInit+0x28c>)
 8002e50:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002e52:	4b81      	ldr	r3, [pc, #516]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e54:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002e58:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e5a:	4b7f      	ldr	r3, [pc, #508]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e5c:	2240      	movs	r2, #64	@ 0x40
 8002e5e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e60:	4b7d      	ldr	r3, [pc, #500]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e66:	4b7c      	ldr	r3, [pc, #496]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e68:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e6c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e6e:	4b7a      	ldr	r3, [pc, #488]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e74:	4b78      	ldr	r3, [pc, #480]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002e7a:	4b77      	ldr	r3, [pc, #476]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e80:	4b75      	ldr	r3, [pc, #468]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e86:	4b74      	ldr	r3, [pc, #464]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002e8c:	4872      	ldr	r0, [pc, #456]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002e8e:	f001 f80b 	bl	8003ea8 <HAL_DMA_Init>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002e98:	f7ff fecc 	bl	8002c34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002ea0:	639a      	str	r2, [r3, #56]	@ 0x38
 8002ea2:	4a6d      	ldr	r2, [pc, #436]	@ (8003058 <HAL_UART_MspInit+0x288>)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002ea8:	4b6d      	ldr	r3, [pc, #436]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002eaa:	4a6e      	ldr	r2, [pc, #440]	@ (8003064 <HAL_UART_MspInit+0x294>)
 8002eac:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002eae:	4b6c      	ldr	r3, [pc, #432]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002eb0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002eb4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002eb6:	4b6a      	ldr	r3, [pc, #424]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ebc:	4b68      	ldr	r3, [pc, #416]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002ec2:	4b67      	ldr	r3, [pc, #412]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ec4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ec8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002eca:	4b65      	ldr	r3, [pc, #404]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed0:	4b63      	ldr	r3, [pc, #396]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002ed6:	4b62      	ldr	r3, [pc, #392]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002edc:	4b60      	ldr	r3, [pc, #384]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ee2:	4b5f      	ldr	r3, [pc, #380]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002ee8:	485d      	ldr	r0, [pc, #372]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002eea:	f000 ffdd 	bl	8003ea8 <HAL_DMA_Init>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d001      	beq.n	8002ef8 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 8002ef4:	f7ff fe9e 	bl	8002c34 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a59      	ldr	r2, [pc, #356]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002efc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002efe:	4a58      	ldr	r2, [pc, #352]	@ (8003060 <HAL_UART_MspInit+0x290>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002f04:	2200      	movs	r2, #0
 8002f06:	2100      	movs	r1, #0
 8002f08:	2025      	movs	r0, #37	@ 0x25
 8002f0a:	f000 ff96 	bl	8003e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002f0e:	2025      	movs	r0, #37	@ 0x25
 8002f10:	f000 ffaf 	bl	8003e72 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8002f14:	e096      	b.n	8003044 <HAL_UART_MspInit+0x274>
  else if(huart->Instance==USART3)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a53      	ldr	r2, [pc, #332]	@ (8003068 <HAL_UART_MspInit+0x298>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	f040 8091 	bne.w	8003044 <HAL_UART_MspInit+0x274>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	4b4a      	ldr	r3, [pc, #296]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2a:	4a49      	ldr	r2, [pc, #292]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f32:	4b47      	ldr	r3, [pc, #284]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f3a:	613b      	str	r3, [r7, #16]
 8002f3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3e:	2300      	movs	r3, #0
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	4b43      	ldr	r3, [pc, #268]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f46:	4a42      	ldr	r2, [pc, #264]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002f48:	f043 0302 	orr.w	r3, r3, #2
 8002f4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f4e:	4b40      	ldr	r3, [pc, #256]	@ (8003050 <HAL_UART_MspInit+0x280>)
 8002f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	60fb      	str	r3, [r7, #12]
 8002f58:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_TX_SIM800L_Pin|USART3_RX_SIM800L_Pin;
 8002f5a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f60:	2302      	movs	r3, #2
 8002f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f64:	2300      	movs	r3, #0
 8002f66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f6c:	2307      	movs	r3, #7
 8002f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f70:	f107 031c 	add.w	r3, r7, #28
 8002f74:	4619      	mov	r1, r3
 8002f76:	4837      	ldr	r0, [pc, #220]	@ (8003054 <HAL_UART_MspInit+0x284>)
 8002f78:	f001 fb98 	bl	80046ac <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002f7c:	4b3b      	ldr	r3, [pc, #236]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002f7e:	4a3c      	ldr	r2, [pc, #240]	@ (8003070 <HAL_UART_MspInit+0x2a0>)
 8002f80:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002f82:	4b3a      	ldr	r3, [pc, #232]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002f84:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002f88:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f8a:	4b38      	ldr	r3, [pc, #224]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f90:	4b36      	ldr	r3, [pc, #216]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f96:	4b35      	ldr	r3, [pc, #212]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002f98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f9c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f9e:	4b33      	ldr	r3, [pc, #204]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fa4:	4b31      	ldr	r3, [pc, #196]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002faa:	4b30      	ldr	r3, [pc, #192]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fb6:	4b2d      	ldr	r3, [pc, #180]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002fbc:	482b      	ldr	r0, [pc, #172]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fbe:	f000 ff73 	bl	8003ea8 <HAL_DMA_Init>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d001      	beq.n	8002fcc <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 8002fc8:	f7ff fe34 	bl	8002c34 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a27      	ldr	r2, [pc, #156]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fd0:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fd2:	4a26      	ldr	r2, [pc, #152]	@ (800306c <HAL_UART_MspInit+0x29c>)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002fd8:	4b26      	ldr	r3, [pc, #152]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8002fda:	4a27      	ldr	r2, [pc, #156]	@ (8003078 <HAL_UART_MspInit+0x2a8>)
 8002fdc:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8002fde:	4b25      	ldr	r3, [pc, #148]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8002fe0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002fe4:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fe6:	4b23      	ldr	r3, [pc, #140]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8002fe8:	2240      	movs	r2, #64	@ 0x40
 8002fea:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fec:	4b21      	ldr	r3, [pc, #132]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ff2:	4b20      	ldr	r3, [pc, #128]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8002ff4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ff8:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ffa:	4b1e      	ldr	r3, [pc, #120]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003000:	4b1c      	ldr	r3, [pc, #112]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8003002:	2200      	movs	r2, #0
 8003004:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003006:	4b1b      	ldr	r3, [pc, #108]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8003008:	2200      	movs	r2, #0
 800300a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800300c:	4b19      	ldr	r3, [pc, #100]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 800300e:	2200      	movs	r2, #0
 8003010:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003012:	4b18      	ldr	r3, [pc, #96]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8003014:	2200      	movs	r2, #0
 8003016:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003018:	4816      	ldr	r0, [pc, #88]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 800301a:	f000 ff45 	bl	8003ea8 <HAL_DMA_Init>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_UART_MspInit+0x258>
      Error_Handler();
 8003024:	f7ff fe06 	bl	8002c34 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	4a12      	ldr	r2, [pc, #72]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 800302c:	639a      	str	r2, [r3, #56]	@ 0x38
 800302e:	4a11      	ldr	r2, [pc, #68]	@ (8003074 <HAL_UART_MspInit+0x2a4>)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003034:	2200      	movs	r2, #0
 8003036:	2100      	movs	r1, #0
 8003038:	2027      	movs	r0, #39	@ 0x27
 800303a:	f000 fefe 	bl	8003e3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800303e:	2027      	movs	r0, #39	@ 0x27
 8003040:	f000 ff17 	bl	8003e72 <HAL_NVIC_EnableIRQ>
}
 8003044:	bf00      	nop
 8003046:	3730      	adds	r7, #48	@ 0x30
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40011000 	.word	0x40011000
 8003050:	40023800 	.word	0x40023800
 8003054:	40020400 	.word	0x40020400
 8003058:	20000368 	.word	0x20000368
 800305c:	400264b8 	.word	0x400264b8
 8003060:	200003c8 	.word	0x200003c8
 8003064:	40026440 	.word	0x40026440
 8003068:	40004800 	.word	0x40004800
 800306c:	20000428 	.word	0x20000428
 8003070:	40026028 	.word	0x40026028
 8003074:	20000488 	.word	0x20000488
 8003078:	40026058 	.word	0x40026058

0800307c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003080:	bf00      	nop
 8003082:	e7fd      	b.n	8003080 <NMI_Handler+0x4>

08003084 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003088:	bf00      	nop
 800308a:	e7fd      	b.n	8003088 <HardFault_Handler+0x4>

0800308c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800308c:	b480      	push	{r7}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003090:	bf00      	nop
 8003092:	e7fd      	b.n	8003090 <MemManage_Handler+0x4>

08003094 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <BusFault_Handler+0x4>

0800309c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <UsageFault_Handler+0x4>

080030a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b2:	b480      	push	{r7}
 80030b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030c4:	bf00      	nop
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr

080030ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030d2:	f000 f993 	bl	80033fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030d6:	bf00      	nop
 80030d8:	bd80      	pop	{r7, pc}
	...

080030dc <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80030e0:	4802      	ldr	r0, [pc, #8]	@ (80030ec <DMA1_Stream1_IRQHandler+0x10>)
 80030e2:	f001 f879 	bl	80041d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	20000428 	.word	0x20000428

080030f0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80030f4:	4802      	ldr	r0, [pc, #8]	@ (8003100 <DMA1_Stream3_IRQHandler+0x10>)
 80030f6:	f001 f86f 	bl	80041d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80030fa:	bf00      	nop
 80030fc:	bd80      	pop	{r7, pc}
 80030fe:	bf00      	nop
 8003100:	20000488 	.word	0x20000488

08003104 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003108:	4802      	ldr	r0, [pc, #8]	@ (8003114 <USART1_IRQHandler+0x10>)
 800310a:	f003 fa67 	bl	80065dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800310e:	bf00      	nop
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	200002d8 	.word	0x200002d8

08003118 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800311c:	4802      	ldr	r0, [pc, #8]	@ (8003128 <USART3_IRQHandler+0x10>)
 800311e:	f003 fa5d 	bl	80065dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003122:	bf00      	nop
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	20000320 	.word	0x20000320

0800312c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003130:	4802      	ldr	r0, [pc, #8]	@ (800313c <DMA2_Stream2_IRQHandler+0x10>)
 8003132:	f001 f851 	bl	80041d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003136:	bf00      	nop
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	200003c8 	.word	0x200003c8

08003140 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003144:	4802      	ldr	r0, [pc, #8]	@ (8003150 <DMA2_Stream7_IRQHandler+0x10>)
 8003146:	f001 f847 	bl	80041d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	20000368 	.word	0x20000368

08003154 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003154:	b480      	push	{r7}
 8003156:	af00      	add	r7, sp, #0
  return 1;
 8003158:	2301      	movs	r3, #1
}
 800315a:	4618      	mov	r0, r3
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <_kill>:

int _kill(int pid, int sig)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b082      	sub	sp, #8
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800316e:	f006 fa39 	bl	80095e4 <__errno>
 8003172:	4603      	mov	r3, r0
 8003174:	2216      	movs	r2, #22
 8003176:	601a      	str	r2, [r3, #0]
  return -1;
 8003178:	f04f 33ff 	mov.w	r3, #4294967295
}
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <_exit>:

void _exit (int status)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800318c:	f04f 31ff 	mov.w	r1, #4294967295
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7ff ffe7 	bl	8003164 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003196:	bf00      	nop
 8003198:	e7fd      	b.n	8003196 <_exit+0x12>

0800319a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b086      	sub	sp, #24
 800319e:	af00      	add	r7, sp, #0
 80031a0:	60f8      	str	r0, [r7, #12]
 80031a2:	60b9      	str	r1, [r7, #8]
 80031a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	617b      	str	r3, [r7, #20]
 80031aa:	e00a      	b.n	80031c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031ac:	f3af 8000 	nop.w
 80031b0:	4601      	mov	r1, r0
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	60ba      	str	r2, [r7, #8]
 80031b8:	b2ca      	uxtb	r2, r1
 80031ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	3301      	adds	r3, #1
 80031c0:	617b      	str	r3, [r7, #20]
 80031c2:	697a      	ldr	r2, [r7, #20]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	dbf0      	blt.n	80031ac <_read+0x12>
  }

  return len;
 80031ca:	687b      	ldr	r3, [r7, #4]
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	3718      	adds	r7, #24
 80031d0:	46bd      	mov	sp, r7
 80031d2:	bd80      	pop	{r7, pc}

080031d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b086      	sub	sp, #24
 80031d8:	af00      	add	r7, sp, #0
 80031da:	60f8      	str	r0, [r7, #12]
 80031dc:	60b9      	str	r1, [r7, #8]
 80031de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
 80031e4:	e009      	b.n	80031fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	1c5a      	adds	r2, r3, #1
 80031ea:	60ba      	str	r2, [r7, #8]
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	4618      	mov	r0, r3
 80031f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	3301      	adds	r3, #1
 80031f8:	617b      	str	r3, [r7, #20]
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	429a      	cmp	r2, r3
 8003200:	dbf1      	blt.n	80031e6 <_write+0x12>
  }
  return len;
 8003202:	687b      	ldr	r3, [r7, #4]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3718      	adds	r7, #24
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}

0800320c <_close>:

int _close(int file)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003214:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003218:	4618      	mov	r0, r3
 800321a:	370c      	adds	r7, #12
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003234:	605a      	str	r2, [r3, #4]
  return 0;
 8003236:	2300      	movs	r3, #0
}
 8003238:	4618      	mov	r0, r3
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <_isatty>:

int _isatty(int file)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800324c:	2301      	movs	r3, #1
}
 800324e:	4618      	mov	r0, r3
 8003250:	370c      	adds	r7, #12
 8003252:	46bd      	mov	sp, r7
 8003254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003258:	4770      	bx	lr

0800325a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800325a:	b480      	push	{r7}
 800325c:	b085      	sub	sp, #20
 800325e:	af00      	add	r7, sp, #0
 8003260:	60f8      	str	r0, [r7, #12]
 8003262:	60b9      	str	r1, [r7, #8]
 8003264:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b086      	sub	sp, #24
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800327c:	4a14      	ldr	r2, [pc, #80]	@ (80032d0 <_sbrk+0x5c>)
 800327e:	4b15      	ldr	r3, [pc, #84]	@ (80032d4 <_sbrk+0x60>)
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003288:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <_sbrk+0x64>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d102      	bne.n	8003296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003290:	4b11      	ldr	r3, [pc, #68]	@ (80032d8 <_sbrk+0x64>)
 8003292:	4a12      	ldr	r2, [pc, #72]	@ (80032dc <_sbrk+0x68>)
 8003294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d207      	bcs.n	80032b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032a4:	f006 f99e 	bl	80095e4 <__errno>
 80032a8:	4603      	mov	r3, r0
 80032aa:	220c      	movs	r2, #12
 80032ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295
 80032b2:	e009      	b.n	80032c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032b4:	4b08      	ldr	r3, [pc, #32]	@ (80032d8 <_sbrk+0x64>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032ba:	4b07      	ldr	r3, [pc, #28]	@ (80032d8 <_sbrk+0x64>)
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4413      	add	r3, r2
 80032c2:	4a05      	ldr	r2, [pc, #20]	@ (80032d8 <_sbrk+0x64>)
 80032c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032c6:	68fb      	ldr	r3, [r7, #12]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3718      	adds	r7, #24
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20020000 	.word	0x20020000
 80032d4:	00000400 	.word	0x00000400
 80032d8:	20000be0 	.word	0x20000be0
 80032dc:	20000d38 	.word	0x20000d38

080032e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <SystemInit+0x20>)
 80032e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ea:	4a05      	ldr	r2, [pc, #20]	@ (8003300 <SystemInit+0x20>)
 80032ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80032f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	e000ed00 	.word	0xe000ed00

08003304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003304:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800333c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003308:	f7ff ffea 	bl	80032e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800330c:	480c      	ldr	r0, [pc, #48]	@ (8003340 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800330e:	490d      	ldr	r1, [pc, #52]	@ (8003344 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003310:	4a0d      	ldr	r2, [pc, #52]	@ (8003348 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003314:	e002      	b.n	800331c <LoopCopyDataInit>

08003316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800331a:	3304      	adds	r3, #4

0800331c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800331c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800331e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003320:	d3f9      	bcc.n	8003316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003322:	4a0a      	ldr	r2, [pc, #40]	@ (800334c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003324:	4c0a      	ldr	r4, [pc, #40]	@ (8003350 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003328:	e001      	b.n	800332e <LoopFillZerobss>

0800332a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800332a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800332c:	3204      	adds	r2, #4

0800332e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800332e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003330:	d3fb      	bcc.n	800332a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003332:	f006 f95d 	bl	80095f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003336:	f7fe fb03 	bl	8001940 <main>
  bx  lr    
 800333a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800333c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003344:	2000022c 	.word	0x2000022c
  ldr r2, =_sidata
 8003348:	0800da1c 	.word	0x0800da1c
  ldr r2, =_sbss
 800334c:	2000022c 	.word	0x2000022c
  ldr r4, =_ebss
 8003350:	20000d34 	.word	0x20000d34

08003354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003354:	e7fe      	b.n	8003354 <ADC_IRQHandler>
	...

08003358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800335c:	4b0e      	ldr	r3, [pc, #56]	@ (8003398 <HAL_Init+0x40>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a0d      	ldr	r2, [pc, #52]	@ (8003398 <HAL_Init+0x40>)
 8003362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003366:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_Init+0x40>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0a      	ldr	r2, [pc, #40]	@ (8003398 <HAL_Init+0x40>)
 800336e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003372:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003374:	4b08      	ldr	r3, [pc, #32]	@ (8003398 <HAL_Init+0x40>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a07      	ldr	r2, [pc, #28]	@ (8003398 <HAL_Init+0x40>)
 800337a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800337e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003380:	2003      	movs	r0, #3
 8003382:	f000 fd4f 	bl	8003e24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003386:	2000      	movs	r0, #0
 8003388:	f000 f808 	bl	800339c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800338c:	f7ff fc58 	bl	8002c40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	40023c00 	.word	0x40023c00

0800339c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033a4:	4b12      	ldr	r3, [pc, #72]	@ (80033f0 <HAL_InitTick+0x54>)
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	4b12      	ldr	r3, [pc, #72]	@ (80033f4 <HAL_InitTick+0x58>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	4619      	mov	r1, r3
 80033ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80033b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 fd67 	bl	8003e8e <HAL_SYSTICK_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e00e      	b.n	80033e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b0f      	cmp	r3, #15
 80033ce:	d80a      	bhi.n	80033e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033d0:	2200      	movs	r2, #0
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	f04f 30ff 	mov.w	r0, #4294967295
 80033d8:	f000 fd2f 	bl	8003e3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033dc:	4a06      	ldr	r2, [pc, #24]	@ (80033f8 <HAL_InitTick+0x5c>)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	e000      	b.n	80033e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000058 	.word	0x20000058
 80033f4:	20000060 	.word	0x20000060
 80033f8:	2000005c 	.word	0x2000005c

080033fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003400:	4b06      	ldr	r3, [pc, #24]	@ (800341c <HAL_IncTick+0x20>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_IncTick+0x24>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4413      	add	r3, r2
 800340c:	4a04      	ldr	r2, [pc, #16]	@ (8003420 <HAL_IncTick+0x24>)
 800340e:	6013      	str	r3, [r2, #0]
}
 8003410:	bf00      	nop
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	20000060 	.word	0x20000060
 8003420:	20000be4 	.word	0x20000be4

08003424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  return uwTick;
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <HAL_GetTick+0x14>)
 800342a:	681b      	ldr	r3, [r3, #0]
}
 800342c:	4618      	mov	r0, r3
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000be4 	.word	0x20000be4

0800343c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003444:	f7ff ffee 	bl	8003424 <HAL_GetTick>
 8003448:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003454:	d005      	beq.n	8003462 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003456:	4b0a      	ldr	r3, [pc, #40]	@ (8003480 <HAL_Delay+0x44>)
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4413      	add	r3, r2
 8003460:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003462:	bf00      	nop
 8003464:	f7ff ffde 	bl	8003424 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	429a      	cmp	r2, r3
 8003472:	d8f7      	bhi.n	8003464 <HAL_Delay+0x28>
  {
  }
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	20000060 	.word	0x20000060

08003484 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800348c:	2300      	movs	r3, #0
 800348e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d101      	bne.n	800349a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e033      	b.n	8003502 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d109      	bne.n	80034b6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	f7ff fbf4 	bl	8002c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ba:	f003 0310 	and.w	r3, r3, #16
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d118      	bne.n	80034f4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80034ca:	f023 0302 	bic.w	r3, r3, #2
 80034ce:	f043 0202 	orr.w	r2, r3, #2
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fad8 	bl	8003a8c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e6:	f023 0303 	bic.w	r3, r3, #3
 80034ea:	f043 0201 	orr.w	r2, r3, #1
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	641a      	str	r2, [r3, #64]	@ 0x40
 80034f2:	e001      	b.n	80034f8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003500:	7bfb      	ldrb	r3, [r7, #15]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
	...

0800350c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003514:	2300      	movs	r3, #0
 8003516:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800351e:	2b01      	cmp	r3, #1
 8003520:	d101      	bne.n	8003526 <HAL_ADC_Start+0x1a>
 8003522:	2302      	movs	r3, #2
 8003524:	e0b2      	b.n	800368c <HAL_ADC_Start+0x180>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2201      	movs	r2, #1
 800352a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	2b01      	cmp	r3, #1
 800353a:	d018      	beq.n	800356e <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	689a      	ldr	r2, [r3, #8]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f042 0201 	orr.w	r2, r2, #1
 800354a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800354c:	4b52      	ldr	r3, [pc, #328]	@ (8003698 <HAL_ADC_Start+0x18c>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a52      	ldr	r2, [pc, #328]	@ (800369c <HAL_ADC_Start+0x190>)
 8003552:	fba2 2303 	umull	r2, r3, r2, r3
 8003556:	0c9a      	lsrs	r2, r3, #18
 8003558:	4613      	mov	r3, r2
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	4413      	add	r3, r2
 800355e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003560:	e002      	b.n	8003568 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	3b01      	subs	r3, #1
 8003566:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f9      	bne.n	8003562 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b01      	cmp	r3, #1
 800357a:	d17a      	bne.n	8003672 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003580:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003584:	f023 0301 	bic.w	r3, r3, #1
 8003588:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800359a:	2b00      	cmp	r3, #0
 800359c:	d007      	beq.n	80035ae <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80035a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80035b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035ba:	d106      	bne.n	80035ca <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c0:	f023 0206 	bic.w	r2, r3, #6
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	645a      	str	r2, [r3, #68]	@ 0x44
 80035c8:	e002      	b.n	80035d0 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80035d8:	4b31      	ldr	r3, [pc, #196]	@ (80036a0 <HAL_ADC_Start+0x194>)
 80035da:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80035e4:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f003 031f 	and.w	r3, r3, #31
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d12a      	bne.n	8003648 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a2b      	ldr	r2, [pc, #172]	@ (80036a4 <HAL_ADC_Start+0x198>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d015      	beq.n	8003628 <HAL_ADC_Start+0x11c>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a29      	ldr	r2, [pc, #164]	@ (80036a8 <HAL_ADC_Start+0x19c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d105      	bne.n	8003612 <HAL_ADC_Start+0x106>
 8003606:	4b26      	ldr	r3, [pc, #152]	@ (80036a0 <HAL_ADC_Start+0x194>)
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 031f 	and.w	r3, r3, #31
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00a      	beq.n	8003628 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a25      	ldr	r2, [pc, #148]	@ (80036ac <HAL_ADC_Start+0x1a0>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d136      	bne.n	800368a <HAL_ADC_Start+0x17e>
 800361c:	4b20      	ldr	r3, [pc, #128]	@ (80036a0 <HAL_ADC_Start+0x194>)
 800361e:	685b      	ldr	r3, [r3, #4]
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	2b00      	cmp	r3, #0
 8003626:	d130      	bne.n	800368a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	689b      	ldr	r3, [r3, #8]
 800362e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d129      	bne.n	800368a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003644:	609a      	str	r2, [r3, #8]
 8003646:	e020      	b.n	800368a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a15      	ldr	r2, [pc, #84]	@ (80036a4 <HAL_ADC_Start+0x198>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d11b      	bne.n	800368a <HAL_ADC_Start+0x17e>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800365c:	2b00      	cmp	r3, #0
 800365e:	d114      	bne.n	800368a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	689a      	ldr	r2, [r3, #8]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800366e:	609a      	str	r2, [r3, #8]
 8003670:	e00b      	b.n	800368a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003676:	f043 0210 	orr.w	r2, r3, #16
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	f043 0201 	orr.w	r2, r3, #1
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	20000058 	.word	0x20000058
 800369c:	431bde83 	.word	0x431bde83
 80036a0:	40012300 	.word	0x40012300
 80036a4:	40012000 	.word	0x40012000
 80036a8:	40012100 	.word	0x40012100
 80036ac:	40012200 	.word	0x40012200

080036b0 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80036b0:	b480      	push	{r7}
 80036b2:	b083      	sub	sp, #12
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d101      	bne.n	80036c6 <HAL_ADC_Stop+0x16>
 80036c2:	2302      	movs	r3, #2
 80036c4:	e021      	b.n	800370a <HAL_ADC_Stop+0x5a>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	689a      	ldr	r2, [r3, #8]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f022 0201 	bic.w	r2, r2, #1
 80036dc:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d109      	bne.n	8003700 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80036f4:	f023 0301 	bic.w	r3, r3, #1
 80036f8:	f043 0201 	orr.w	r2, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003708:	2300      	movs	r3, #0
}
 800370a:	4618      	mov	r0, r3
 800370c:	370c      	adds	r7, #12
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr

08003716 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b084      	sub	sp, #16
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
 800371e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003732:	d113      	bne.n	800375c <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800373e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003742:	d10b      	bne.n	800375c <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003748:	f043 0220 	orr.w	r2, r3, #32
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e063      	b.n	8003824 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800375c:	f7ff fe62 	bl	8003424 <HAL_GetTick>
 8003760:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003762:	e021      	b.n	80037a8 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800376a:	d01d      	beq.n	80037a8 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d007      	beq.n	8003782 <HAL_ADC_PollForConversion+0x6c>
 8003772:	f7ff fe57 	bl	8003424 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d212      	bcs.n	80037a8 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b02      	cmp	r3, #2
 800378e:	d00b      	beq.n	80037a8 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003794:	f043 0204 	orr.w	r2, r3, #4
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e03d      	b.n	8003824 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0302 	and.w	r3, r3, #2
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d1d6      	bne.n	8003764 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f06f 0212 	mvn.w	r2, #18
 80037be:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d123      	bne.n	8003822 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d11f      	bne.n	8003822 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037e8:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d006      	beq.n	80037fe <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d111      	bne.n	8003822 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003802:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d105      	bne.n	8003822 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381a:	f043 0201 	orr.w	r2, r3, #1
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3710      	adds	r7, #16
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800383a:	4618      	mov	r0, r3
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003852:	2300      	movs	r3, #0
 8003854:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800385c:	2b01      	cmp	r3, #1
 800385e:	d101      	bne.n	8003864 <HAL_ADC_ConfigChannel+0x1c>
 8003860:	2302      	movs	r3, #2
 8003862:	e105      	b.n	8003a70 <HAL_ADC_ConfigChannel+0x228>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2b09      	cmp	r3, #9
 8003872:	d925      	bls.n	80038c0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68d9      	ldr	r1, [r3, #12]
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	b29b      	uxth	r3, r3
 8003880:	461a      	mov	r2, r3
 8003882:	4613      	mov	r3, r2
 8003884:	005b      	lsls	r3, r3, #1
 8003886:	4413      	add	r3, r2
 8003888:	3b1e      	subs	r3, #30
 800388a:	2207      	movs	r2, #7
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43da      	mvns	r2, r3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	400a      	ands	r2, r1
 8003898:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	68d9      	ldr	r1, [r3, #12]
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	4618      	mov	r0, r3
 80038ac:	4603      	mov	r3, r0
 80038ae:	005b      	lsls	r3, r3, #1
 80038b0:	4403      	add	r3, r0
 80038b2:	3b1e      	subs	r3, #30
 80038b4:	409a      	lsls	r2, r3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	430a      	orrs	r2, r1
 80038bc:	60da      	str	r2, [r3, #12]
 80038be:	e022      	b.n	8003906 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	6919      	ldr	r1, [r3, #16]
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	461a      	mov	r2, r3
 80038ce:	4613      	mov	r3, r2
 80038d0:	005b      	lsls	r3, r3, #1
 80038d2:	4413      	add	r3, r2
 80038d4:	2207      	movs	r2, #7
 80038d6:	fa02 f303 	lsl.w	r3, r2, r3
 80038da:	43da      	mvns	r2, r3
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	400a      	ands	r2, r1
 80038e2:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6919      	ldr	r1, [r3, #16]
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	4618      	mov	r0, r3
 80038f6:	4603      	mov	r3, r0
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	4403      	add	r3, r0
 80038fc:	409a      	lsls	r2, r3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	430a      	orrs	r2, r1
 8003904:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	2b06      	cmp	r3, #6
 800390c:	d824      	bhi.n	8003958 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	4613      	mov	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	4413      	add	r3, r2
 800391e:	3b05      	subs	r3, #5
 8003920:	221f      	movs	r2, #31
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43da      	mvns	r2, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	400a      	ands	r2, r1
 800392e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	b29b      	uxth	r3, r3
 800393c:	4618      	mov	r0, r3
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	685a      	ldr	r2, [r3, #4]
 8003942:	4613      	mov	r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4413      	add	r3, r2
 8003948:	3b05      	subs	r3, #5
 800394a:	fa00 f203 	lsl.w	r2, r0, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	430a      	orrs	r2, r1
 8003954:	635a      	str	r2, [r3, #52]	@ 0x34
 8003956:	e04c      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	2b0c      	cmp	r3, #12
 800395e:	d824      	bhi.n	80039aa <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	4613      	mov	r3, r2
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	4413      	add	r3, r2
 8003970:	3b23      	subs	r3, #35	@ 0x23
 8003972:	221f      	movs	r2, #31
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	43da      	mvns	r2, r3
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	400a      	ands	r2, r1
 8003980:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	b29b      	uxth	r3, r3
 800398e:	4618      	mov	r0, r3
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	4613      	mov	r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	3b23      	subs	r3, #35	@ 0x23
 800399c:	fa00 f203 	lsl.w	r2, r0, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	430a      	orrs	r2, r1
 80039a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80039a8:	e023      	b.n	80039f2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685a      	ldr	r2, [r3, #4]
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	3b41      	subs	r3, #65	@ 0x41
 80039bc:	221f      	movs	r2, #31
 80039be:	fa02 f303 	lsl.w	r3, r2, r3
 80039c2:	43da      	mvns	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	400a      	ands	r2, r1
 80039ca:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	4618      	mov	r0, r3
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685a      	ldr	r2, [r3, #4]
 80039de:	4613      	mov	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4413      	add	r3, r2
 80039e4:	3b41      	subs	r3, #65	@ 0x41
 80039e6:	fa00 f203 	lsl.w	r2, r0, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	430a      	orrs	r2, r1
 80039f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039f2:	4b22      	ldr	r3, [pc, #136]	@ (8003a7c <HAL_ADC_ConfigChannel+0x234>)
 80039f4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a21      	ldr	r2, [pc, #132]	@ (8003a80 <HAL_ADC_ConfigChannel+0x238>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d109      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x1cc>
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b12      	cmp	r3, #18
 8003a06:	d105      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a19      	ldr	r2, [pc, #100]	@ (8003a80 <HAL_ADC_ConfigChannel+0x238>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d123      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x21e>
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	2b10      	cmp	r3, #16
 8003a24:	d003      	beq.n	8003a2e <HAL_ADC_ConfigChannel+0x1e6>
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	2b11      	cmp	r3, #17
 8003a2c:	d11b      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2b10      	cmp	r3, #16
 8003a40:	d111      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003a42:	4b10      	ldr	r3, [pc, #64]	@ (8003a84 <HAL_ADC_ConfigChannel+0x23c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a10      	ldr	r2, [pc, #64]	@ (8003a88 <HAL_ADC_ConfigChannel+0x240>)
 8003a48:	fba2 2303 	umull	r2, r3, r2, r3
 8003a4c:	0c9a      	lsrs	r2, r3, #18
 8003a4e:	4613      	mov	r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4413      	add	r3, r2
 8003a54:	005b      	lsls	r3, r3, #1
 8003a56:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a58:	e002      	b.n	8003a60 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	3b01      	subs	r3, #1
 8003a5e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1f9      	bne.n	8003a5a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3714      	adds	r7, #20
 8003a74:	46bd      	mov	sp, r7
 8003a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7a:	4770      	bx	lr
 8003a7c:	40012300 	.word	0x40012300
 8003a80:	40012000 	.word	0x40012000
 8003a84:	20000058 	.word	0x20000058
 8003a88:	431bde83 	.word	0x431bde83

08003a8c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a94:	4b79      	ldr	r3, [pc, #484]	@ (8003c7c <ADC_Init+0x1f0>)
 8003a96:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	431a      	orrs	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003ac0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6859      	ldr	r1, [r3, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	021a      	lsls	r2, r3, #8
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	685a      	ldr	r2, [r3, #4]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003ae4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6859      	ldr	r1, [r3, #4]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	689a      	ldr	r2, [r3, #8]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689a      	ldr	r2, [r3, #8]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b06:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6899      	ldr	r1, [r3, #8]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68da      	ldr	r2, [r3, #12]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b1e:	4a58      	ldr	r2, [pc, #352]	@ (8003c80 <ADC_Init+0x1f4>)
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d022      	beq.n	8003b6a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	689a      	ldr	r2, [r3, #8]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b32:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6899      	ldr	r1, [r3, #8]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	430a      	orrs	r2, r1
 8003b44:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	689a      	ldr	r2, [r3, #8]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b54:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	6899      	ldr	r1, [r3, #8]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	430a      	orrs	r2, r1
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	e00f      	b.n	8003b8a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689a      	ldr	r2, [r3, #8]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003b88:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f022 0202 	bic.w	r2, r2, #2
 8003b98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	6899      	ldr	r1, [r3, #8]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	7e1b      	ldrb	r3, [r3, #24]
 8003ba4:	005a      	lsls	r2, r3, #1
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d01b      	beq.n	8003bf0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bc6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	685a      	ldr	r2, [r3, #4]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003bd6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6859      	ldr	r1, [r3, #4]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be2:	3b01      	subs	r3, #1
 8003be4:	035a      	lsls	r2, r3, #13
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	430a      	orrs	r2, r1
 8003bec:	605a      	str	r2, [r3, #4]
 8003bee:	e007      	b.n	8003c00 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685a      	ldr	r2, [r3, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bfe:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003c0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	051a      	lsls	r2, r3, #20
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	430a      	orrs	r2, r1
 8003c24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003c34:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	6899      	ldr	r1, [r3, #8]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003c42:	025a      	lsls	r2, r3, #9
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	689a      	ldr	r2, [r3, #8]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c5a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	6899      	ldr	r1, [r3, #8]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	029a      	lsls	r2, r3, #10
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	430a      	orrs	r2, r1
 8003c6e:	609a      	str	r2, [r3, #8]
}
 8003c70:	bf00      	nop
 8003c72:	3714      	adds	r7, #20
 8003c74:	46bd      	mov	sp, r7
 8003c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7a:	4770      	bx	lr
 8003c7c:	40012300 	.word	0x40012300
 8003c80:	0f000001 	.word	0x0f000001

08003c84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f003 0307 	and.w	r3, r3, #7
 8003c92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c94:	4b0c      	ldr	r3, [pc, #48]	@ (8003cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003cac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003cb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003cb6:	4a04      	ldr	r2, [pc, #16]	@ (8003cc8 <__NVIC_SetPriorityGrouping+0x44>)
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	60d3      	str	r3, [r2, #12]
}
 8003cbc:	bf00      	nop
 8003cbe:	3714      	adds	r7, #20
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	e000ed00 	.word	0xe000ed00

08003ccc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cd0:	4b04      	ldr	r3, [pc, #16]	@ (8003ce4 <__NVIC_GetPriorityGrouping+0x18>)
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	0a1b      	lsrs	r3, r3, #8
 8003cd6:	f003 0307 	and.w	r3, r3, #7
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr
 8003ce4:	e000ed00 	.word	0xe000ed00

08003ce8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	4603      	mov	r3, r0
 8003cf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	db0b      	blt.n	8003d12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	f003 021f 	and.w	r2, r3, #31
 8003d00:	4907      	ldr	r1, [pc, #28]	@ (8003d20 <__NVIC_EnableIRQ+0x38>)
 8003d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d06:	095b      	lsrs	r3, r3, #5
 8003d08:	2001      	movs	r0, #1
 8003d0a:	fa00 f202 	lsl.w	r2, r0, r2
 8003d0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	e000e100 	.word	0xe000e100

08003d24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	6039      	str	r1, [r7, #0]
 8003d2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	db0a      	blt.n	8003d4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	490c      	ldr	r1, [pc, #48]	@ (8003d70 <__NVIC_SetPriority+0x4c>)
 8003d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d42:	0112      	lsls	r2, r2, #4
 8003d44:	b2d2      	uxtb	r2, r2
 8003d46:	440b      	add	r3, r1
 8003d48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d4c:	e00a      	b.n	8003d64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	4908      	ldr	r1, [pc, #32]	@ (8003d74 <__NVIC_SetPriority+0x50>)
 8003d54:	79fb      	ldrb	r3, [r7, #7]
 8003d56:	f003 030f 	and.w	r3, r3, #15
 8003d5a:	3b04      	subs	r3, #4
 8003d5c:	0112      	lsls	r2, r2, #4
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	440b      	add	r3, r1
 8003d62:	761a      	strb	r2, [r3, #24]
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	e000e100 	.word	0xe000e100
 8003d74:	e000ed00 	.word	0xe000ed00

08003d78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b089      	sub	sp, #36	@ 0x24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f003 0307 	and.w	r3, r3, #7
 8003d8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	f1c3 0307 	rsb	r3, r3, #7
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	bf28      	it	cs
 8003d96:	2304      	movcs	r3, #4
 8003d98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	3304      	adds	r3, #4
 8003d9e:	2b06      	cmp	r3, #6
 8003da0:	d902      	bls.n	8003da8 <NVIC_EncodePriority+0x30>
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	3b03      	subs	r3, #3
 8003da6:	e000      	b.n	8003daa <NVIC_EncodePriority+0x32>
 8003da8:	2300      	movs	r3, #0
 8003daa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dac:	f04f 32ff 	mov.w	r2, #4294967295
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	43da      	mvns	r2, r3
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	401a      	ands	r2, r3
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003dc0:	f04f 31ff 	mov.w	r1, #4294967295
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dca:	43d9      	mvns	r1, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003dd0:	4313      	orrs	r3, r2
         );
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3724      	adds	r7, #36	@ 0x24
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
	...

08003de0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	3b01      	subs	r3, #1
 8003dec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003df0:	d301      	bcc.n	8003df6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003df2:	2301      	movs	r3, #1
 8003df4:	e00f      	b.n	8003e16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003df6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e20 <SysTick_Config+0x40>)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003dfe:	210f      	movs	r1, #15
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295
 8003e04:	f7ff ff8e 	bl	8003d24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e08:	4b05      	ldr	r3, [pc, #20]	@ (8003e20 <SysTick_Config+0x40>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e0e:	4b04      	ldr	r3, [pc, #16]	@ (8003e20 <SysTick_Config+0x40>)
 8003e10:	2207      	movs	r2, #7
 8003e12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3708      	adds	r7, #8
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	e000e010 	.word	0xe000e010

08003e24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f7ff ff29 	bl	8003c84 <__NVIC_SetPriorityGrouping>
}
 8003e32:	bf00      	nop
 8003e34:	3708      	adds	r7, #8
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}

08003e3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e3a:	b580      	push	{r7, lr}
 8003e3c:	b086      	sub	sp, #24
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	4603      	mov	r3, r0
 8003e42:	60b9      	str	r1, [r7, #8]
 8003e44:	607a      	str	r2, [r7, #4]
 8003e46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e4c:	f7ff ff3e 	bl	8003ccc <__NVIC_GetPriorityGrouping>
 8003e50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e52:	687a      	ldr	r2, [r7, #4]
 8003e54:	68b9      	ldr	r1, [r7, #8]
 8003e56:	6978      	ldr	r0, [r7, #20]
 8003e58:	f7ff ff8e 	bl	8003d78 <NVIC_EncodePriority>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e62:	4611      	mov	r1, r2
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff ff5d 	bl	8003d24 <__NVIC_SetPriority>
}
 8003e6a:	bf00      	nop
 8003e6c:	3718      	adds	r7, #24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b082      	sub	sp, #8
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	4603      	mov	r3, r0
 8003e7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7ff ff31 	bl	8003ce8 <__NVIC_EnableIRQ>
}
 8003e86:	bf00      	nop
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b082      	sub	sp, #8
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7ff ffa2 	bl	8003de0 <SysTick_Config>
 8003e9c:	4603      	mov	r3, r0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3708      	adds	r7, #8
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
	...

08003ea8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003eb4:	f7ff fab6 	bl	8003424 <HAL_GetTick>
 8003eb8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d101      	bne.n	8003ec4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e099      	b.n	8003ff8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2202      	movs	r2, #2
 8003ec8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f022 0201 	bic.w	r2, r2, #1
 8003ee2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ee4:	e00f      	b.n	8003f06 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003ee6:	f7ff fa9d 	bl	8003424 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b05      	cmp	r3, #5
 8003ef2:	d908      	bls.n	8003f06 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2220      	movs	r2, #32
 8003ef8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2203      	movs	r2, #3
 8003efe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003f02:	2303      	movs	r3, #3
 8003f04:	e078      	b.n	8003ff8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1e8      	bne.n	8003ee6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4b38      	ldr	r3, [pc, #224]	@ (8004000 <HAL_DMA_Init+0x158>)
 8003f20:	4013      	ands	r3, r2
 8003f22:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685a      	ldr	r2, [r3, #4]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	699b      	ldr	r3, [r3, #24]
 8003f44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6a1b      	ldr	r3, [r3, #32]
 8003f50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d107      	bne.n	8003f70 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695b      	ldr	r3, [r3, #20]
 8003f7e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	f023 0307 	bic.w	r3, r3, #7
 8003f86:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	d117      	bne.n	8003fca <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9e:	697a      	ldr	r2, [r7, #20]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00e      	beq.n	8003fca <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003fac:	6878      	ldr	r0, [r7, #4]
 8003fae:	f000 fb01 	bl	80045b4 <DMA_CheckFifoParam>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d008      	beq.n	8003fca <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2240      	movs	r2, #64	@ 0x40
 8003fbc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e016      	b.n	8003ff8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fab8 	bl	8004548 <DMA_CalcBaseAndBitshift>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe0:	223f      	movs	r2, #63	@ 0x3f
 8003fe2:	409a      	lsls	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003ff6:	2300      	movs	r3, #0
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	f010803f 	.word	0xf010803f

08004004 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b086      	sub	sp, #24
 8004008:	af00      	add	r7, sp, #0
 800400a:	60f8      	str	r0, [r7, #12]
 800400c:	60b9      	str	r1, [r7, #8]
 800400e:	607a      	str	r2, [r7, #4]
 8004010:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004012:	2300      	movs	r3, #0
 8004014:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004022:	2b01      	cmp	r3, #1
 8004024:	d101      	bne.n	800402a <HAL_DMA_Start_IT+0x26>
 8004026:	2302      	movs	r3, #2
 8004028:	e040      	b.n	80040ac <HAL_DMA_Start_IT+0xa8>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2201      	movs	r2, #1
 800402e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b01      	cmp	r3, #1
 800403c:	d12f      	bne.n	800409e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2202      	movs	r2, #2
 8004042:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	68b9      	ldr	r1, [r7, #8]
 8004052:	68f8      	ldr	r0, [r7, #12]
 8004054:	f000 fa4a 	bl	80044ec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800405c:	223f      	movs	r2, #63	@ 0x3f
 800405e:	409a      	lsls	r2, r3
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f042 0216 	orr.w	r2, r2, #22
 8004072:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004078:	2b00      	cmp	r3, #0
 800407a:	d007      	beq.n	800408c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	681a      	ldr	r2, [r3, #0]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0208 	orr.w	r2, r2, #8
 800408a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
 800409c:	e005      	b.n	80040aa <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80040a6:	2302      	movs	r3, #2
 80040a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80040aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3718      	adds	r7, #24
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040c0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80040c2:	f7ff f9af 	bl	8003424 <HAL_GetTick>
 80040c6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d008      	beq.n	80040e6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2280      	movs	r2, #128	@ 0x80
 80040d8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e052      	b.n	800418c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f022 0216 	bic.w	r2, r2, #22
 80040f4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695a      	ldr	r2, [r3, #20]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004104:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410a:	2b00      	cmp	r3, #0
 800410c:	d103      	bne.n	8004116 <HAL_DMA_Abort+0x62>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004112:	2b00      	cmp	r3, #0
 8004114:	d007      	beq.n	8004126 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 0208 	bic.w	r2, r2, #8
 8004124:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0201 	bic.w	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004136:	e013      	b.n	8004160 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004138:	f7ff f974 	bl	8003424 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b05      	cmp	r3, #5
 8004144:	d90c      	bls.n	8004160 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2220      	movs	r2, #32
 800414a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2203      	movs	r2, #3
 8004150:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e015      	b.n	800418c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e4      	bne.n	8004138 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004172:	223f      	movs	r2, #63	@ 0x3f
 8004174:	409a      	lsls	r2, r3
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3710      	adds	r7, #16
 8004190:	46bd      	mov	sp, r7
 8004192:	bd80      	pop	{r7, pc}

08004194 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d004      	beq.n	80041b2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2280      	movs	r2, #128	@ 0x80
 80041ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e00c      	b.n	80041cc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2205      	movs	r2, #5
 80041b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f022 0201 	bic.w	r2, r2, #1
 80041c8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80041ca:	2300      	movs	r3, #0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr

080041d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b086      	sub	sp, #24
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80041e4:	4b8e      	ldr	r3, [pc, #568]	@ (8004420 <HAL_DMA_IRQHandler+0x248>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a8e      	ldr	r2, [pc, #568]	@ (8004424 <HAL_DMA_IRQHandler+0x24c>)
 80041ea:	fba2 2303 	umull	r2, r3, r2, r3
 80041ee:	0a9b      	lsrs	r3, r3, #10
 80041f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004202:	2208      	movs	r2, #8
 8004204:	409a      	lsls	r2, r3
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	4013      	ands	r3, r2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d01a      	beq.n	8004244 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d013      	beq.n	8004244 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0204 	bic.w	r2, r2, #4
 800422a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004230:	2208      	movs	r2, #8
 8004232:	409a      	lsls	r2, r3
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423c:	f043 0201 	orr.w	r2, r3, #1
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004248:	2201      	movs	r2, #1
 800424a:	409a      	lsls	r2, r3
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4013      	ands	r3, r2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d012      	beq.n	800427a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00b      	beq.n	800427a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004266:	2201      	movs	r2, #1
 8004268:	409a      	lsls	r2, r3
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004272:	f043 0202 	orr.w	r2, r3, #2
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427e:	2204      	movs	r2, #4
 8004280:	409a      	lsls	r2, r3
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	4013      	ands	r3, r2
 8004286:	2b00      	cmp	r3, #0
 8004288:	d012      	beq.n	80042b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d00b      	beq.n	80042b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429c:	2204      	movs	r2, #4
 800429e:	409a      	lsls	r2, r3
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042a8:	f043 0204 	orr.w	r2, r3, #4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b4:	2210      	movs	r2, #16
 80042b6:	409a      	lsls	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4013      	ands	r3, r2
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d043      	beq.n	8004348 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f003 0308 	and.w	r3, r3, #8
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d03c      	beq.n	8004348 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d2:	2210      	movs	r2, #16
 80042d4:	409a      	lsls	r2, r3
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d018      	beq.n	800431a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d108      	bne.n	8004308 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d024      	beq.n	8004348 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	4798      	blx	r3
 8004306:	e01f      	b.n	8004348 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800430c:	2b00      	cmp	r3, #0
 800430e:	d01b      	beq.n	8004348 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	4798      	blx	r3
 8004318:	e016      	b.n	8004348 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0208 	bic.w	r2, r2, #8
 8004336:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800434c:	2220      	movs	r2, #32
 800434e:	409a      	lsls	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	4013      	ands	r3, r2
 8004354:	2b00      	cmp	r3, #0
 8004356:	f000 808f 	beq.w	8004478 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0310 	and.w	r3, r3, #16
 8004364:	2b00      	cmp	r3, #0
 8004366:	f000 8087 	beq.w	8004478 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800436e:	2220      	movs	r2, #32
 8004370:	409a      	lsls	r2, r3
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800437c:	b2db      	uxtb	r3, r3
 800437e:	2b05      	cmp	r3, #5
 8004380:	d136      	bne.n	80043f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0216 	bic.w	r2, r2, #22
 8004390:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	695a      	ldr	r2, [r3, #20]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d103      	bne.n	80043b2 <HAL_DMA_IRQHandler+0x1da>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d007      	beq.n	80043c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f022 0208 	bic.w	r2, r2, #8
 80043c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c6:	223f      	movs	r2, #63	@ 0x3f
 80043c8:	409a      	lsls	r2, r3
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d07e      	beq.n	80044e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	4798      	blx	r3
        }
        return;
 80043ee:	e079      	b.n	80044e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d01d      	beq.n	800443a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10d      	bne.n	8004428 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004410:	2b00      	cmp	r3, #0
 8004412:	d031      	beq.n	8004478 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	4798      	blx	r3
 800441c:	e02c      	b.n	8004478 <HAL_DMA_IRQHandler+0x2a0>
 800441e:	bf00      	nop
 8004420:	20000058 	.word	0x20000058
 8004424:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800442c:	2b00      	cmp	r3, #0
 800442e:	d023      	beq.n	8004478 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	4798      	blx	r3
 8004438:	e01e      	b.n	8004478 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004444:	2b00      	cmp	r3, #0
 8004446:	d10f      	bne.n	8004468 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0210 	bic.w	r2, r2, #16
 8004456:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446c:	2b00      	cmp	r3, #0
 800446e:	d003      	beq.n	8004478 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800447c:	2b00      	cmp	r3, #0
 800447e:	d032      	beq.n	80044e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b00      	cmp	r3, #0
 800448a:	d022      	beq.n	80044d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2205      	movs	r2, #5
 8004490:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f022 0201 	bic.w	r2, r2, #1
 80044a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	3301      	adds	r3, #1
 80044a8:	60bb      	str	r3, [r7, #8]
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d307      	bcc.n	80044c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1f2      	bne.n	80044a4 <HAL_DMA_IRQHandler+0x2cc>
 80044be:	e000      	b.n	80044c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80044c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2201      	movs	r2, #1
 80044c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d005      	beq.n	80044e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	4798      	blx	r3
 80044e2:	e000      	b.n	80044e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80044e4:	bf00      	nop
    }
  }
}
 80044e6:	3718      	adds	r7, #24
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b085      	sub	sp, #20
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	607a      	str	r2, [r7, #4]
 80044f8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004508:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	2b40      	cmp	r3, #64	@ 0x40
 8004518:	d108      	bne.n	800452c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68ba      	ldr	r2, [r7, #8]
 8004528:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800452a:	e007      	b.n	800453c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	60da      	str	r2, [r3, #12]
}
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	b2db      	uxtb	r3, r3
 8004556:	3b10      	subs	r3, #16
 8004558:	4a14      	ldr	r2, [pc, #80]	@ (80045ac <DMA_CalcBaseAndBitshift+0x64>)
 800455a:	fba2 2303 	umull	r2, r3, r2, r3
 800455e:	091b      	lsrs	r3, r3, #4
 8004560:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004562:	4a13      	ldr	r2, [pc, #76]	@ (80045b0 <DMA_CalcBaseAndBitshift+0x68>)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	4413      	add	r3, r2
 8004568:	781b      	ldrb	r3, [r3, #0]
 800456a:	461a      	mov	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2b03      	cmp	r3, #3
 8004574:	d909      	bls.n	800458a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800457e:	f023 0303 	bic.w	r3, r3, #3
 8004582:	1d1a      	adds	r2, r3, #4
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	659a      	str	r2, [r3, #88]	@ 0x58
 8004588:	e007      	b.n	800459a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004592:	f023 0303 	bic.w	r3, r3, #3
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800459e:	4618      	mov	r0, r3
 80045a0:	3714      	adds	r7, #20
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	aaaaaaab 	.word	0xaaaaaaab
 80045b0:	0800d58c 	.word	0x0800d58c

080045b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b085      	sub	sp, #20
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045bc:	2300      	movs	r3, #0
 80045be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d11f      	bne.n	800460e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80045ce:	68bb      	ldr	r3, [r7, #8]
 80045d0:	2b03      	cmp	r3, #3
 80045d2:	d856      	bhi.n	8004682 <DMA_CheckFifoParam+0xce>
 80045d4:	a201      	add	r2, pc, #4	@ (adr r2, 80045dc <DMA_CheckFifoParam+0x28>)
 80045d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045da:	bf00      	nop
 80045dc:	080045ed 	.word	0x080045ed
 80045e0:	080045ff 	.word	0x080045ff
 80045e4:	080045ed 	.word	0x080045ed
 80045e8:	08004683 	.word	0x08004683
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d046      	beq.n	8004686 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045fc:	e043      	b.n	8004686 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004602:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004606:	d140      	bne.n	800468a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800460c:	e03d      	b.n	800468a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004616:	d121      	bne.n	800465c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	2b03      	cmp	r3, #3
 800461c:	d837      	bhi.n	800468e <DMA_CheckFifoParam+0xda>
 800461e:	a201      	add	r2, pc, #4	@ (adr r2, 8004624 <DMA_CheckFifoParam+0x70>)
 8004620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004624:	08004635 	.word	0x08004635
 8004628:	0800463b 	.word	0x0800463b
 800462c:	08004635 	.word	0x08004635
 8004630:	0800464d 	.word	0x0800464d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	73fb      	strb	r3, [r7, #15]
      break;
 8004638:	e030      	b.n	800469c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d025      	beq.n	8004692 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800464a:	e022      	b.n	8004692 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004650:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004654:	d11f      	bne.n	8004696 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800465a:	e01c      	b.n	8004696 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	2b02      	cmp	r3, #2
 8004660:	d903      	bls.n	800466a <DMA_CheckFifoParam+0xb6>
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	2b03      	cmp	r3, #3
 8004666:	d003      	beq.n	8004670 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004668:	e018      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	73fb      	strb	r3, [r7, #15]
      break;
 800466e:	e015      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004674:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d00e      	beq.n	800469a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	73fb      	strb	r3, [r7, #15]
      break;
 8004680:	e00b      	b.n	800469a <DMA_CheckFifoParam+0xe6>
      break;
 8004682:	bf00      	nop
 8004684:	e00a      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      break;
 8004686:	bf00      	nop
 8004688:	e008      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      break;
 800468a:	bf00      	nop
 800468c:	e006      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      break;
 800468e:	bf00      	nop
 8004690:	e004      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      break;
 8004692:	bf00      	nop
 8004694:	e002      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      break;   
 8004696:	bf00      	nop
 8004698:	e000      	b.n	800469c <DMA_CheckFifoParam+0xe8>
      break;
 800469a:	bf00      	nop
    }
  } 
  
  return status; 
 800469c:	7bfb      	ldrb	r3, [r7, #15]
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3714      	adds	r7, #20
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop

080046ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b089      	sub	sp, #36	@ 0x24
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80046be:	2300      	movs	r3, #0
 80046c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046c2:	2300      	movs	r3, #0
 80046c4:	61fb      	str	r3, [r7, #28]
 80046c6:	e16b      	b.n	80049a0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80046c8:	2201      	movs	r2, #1
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	697a      	ldr	r2, [r7, #20]
 80046d8:	4013      	ands	r3, r2
 80046da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	f040 815a 	bne.w	800499a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f003 0303 	and.w	r3, r3, #3
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d005      	beq.n	80046fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d130      	bne.n	8004760 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	005b      	lsls	r3, r3, #1
 8004708:	2203      	movs	r2, #3
 800470a:	fa02 f303 	lsl.w	r3, r2, r3
 800470e:	43db      	mvns	r3, r3
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	4013      	ands	r3, r2
 8004714:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	68da      	ldr	r2, [r3, #12]
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	fa02 f303 	lsl.w	r3, r2, r3
 8004722:	69ba      	ldr	r2, [r7, #24]
 8004724:	4313      	orrs	r3, r2
 8004726:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	69ba      	ldr	r2, [r7, #24]
 800472c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004734:	2201      	movs	r2, #1
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	43db      	mvns	r3, r3
 800473e:	69ba      	ldr	r2, [r7, #24]
 8004740:	4013      	ands	r3, r2
 8004742:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685b      	ldr	r3, [r3, #4]
 8004748:	091b      	lsrs	r3, r3, #4
 800474a:	f003 0201 	and.w	r2, r3, #1
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	fa02 f303 	lsl.w	r3, r2, r3
 8004754:	69ba      	ldr	r2, [r7, #24]
 8004756:	4313      	orrs	r3, r2
 8004758:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	69ba      	ldr	r2, [r7, #24]
 800475e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f003 0303 	and.w	r3, r3, #3
 8004768:	2b03      	cmp	r3, #3
 800476a:	d017      	beq.n	800479c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	2203      	movs	r2, #3
 8004778:	fa02 f303 	lsl.w	r3, r2, r3
 800477c:	43db      	mvns	r3, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	4013      	ands	r3, r2
 8004782:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	689a      	ldr	r2, [r3, #8]
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	005b      	lsls	r3, r3, #1
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4313      	orrs	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f003 0303 	and.w	r3, r3, #3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d123      	bne.n	80047f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80047a8:	69fb      	ldr	r3, [r7, #28]
 80047aa:	08da      	lsrs	r2, r3, #3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	3208      	adds	r2, #8
 80047b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	220f      	movs	r2, #15
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	43db      	mvns	r3, r3
 80047c6:	69ba      	ldr	r2, [r7, #24]
 80047c8:	4013      	ands	r3, r2
 80047ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	691a      	ldr	r2, [r3, #16]
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f003 0307 	and.w	r3, r3, #7
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	fa02 f303 	lsl.w	r3, r2, r3
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	4313      	orrs	r3, r2
 80047e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80047e2:	69fb      	ldr	r3, [r7, #28]
 80047e4:	08da      	lsrs	r2, r3, #3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	3208      	adds	r2, #8
 80047ea:	69b9      	ldr	r1, [r7, #24]
 80047ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047f6:	69fb      	ldr	r3, [r7, #28]
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	2203      	movs	r2, #3
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	43db      	mvns	r3, r3
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	4013      	ands	r3, r2
 8004806:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f003 0203 	and.w	r2, r3, #3
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	005b      	lsls	r3, r3, #1
 8004814:	fa02 f303 	lsl.w	r3, r2, r3
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	4313      	orrs	r3, r2
 800481c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800482c:	2b00      	cmp	r3, #0
 800482e:	f000 80b4 	beq.w	800499a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004832:	2300      	movs	r3, #0
 8004834:	60fb      	str	r3, [r7, #12]
 8004836:	4b60      	ldr	r3, [pc, #384]	@ (80049b8 <HAL_GPIO_Init+0x30c>)
 8004838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800483a:	4a5f      	ldr	r2, [pc, #380]	@ (80049b8 <HAL_GPIO_Init+0x30c>)
 800483c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004840:	6453      	str	r3, [r2, #68]	@ 0x44
 8004842:	4b5d      	ldr	r3, [pc, #372]	@ (80049b8 <HAL_GPIO_Init+0x30c>)
 8004844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004846:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800484a:	60fb      	str	r3, [r7, #12]
 800484c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800484e:	4a5b      	ldr	r2, [pc, #364]	@ (80049bc <HAL_GPIO_Init+0x310>)
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	089b      	lsrs	r3, r3, #2
 8004854:	3302      	adds	r3, #2
 8004856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800485a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	f003 0303 	and.w	r3, r3, #3
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	220f      	movs	r2, #15
 8004866:	fa02 f303 	lsl.w	r3, r2, r3
 800486a:	43db      	mvns	r3, r3
 800486c:	69ba      	ldr	r2, [r7, #24]
 800486e:	4013      	ands	r3, r2
 8004870:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a52      	ldr	r2, [pc, #328]	@ (80049c0 <HAL_GPIO_Init+0x314>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d02b      	beq.n	80048d2 <HAL_GPIO_Init+0x226>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	4a51      	ldr	r2, [pc, #324]	@ (80049c4 <HAL_GPIO_Init+0x318>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d025      	beq.n	80048ce <HAL_GPIO_Init+0x222>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	4a50      	ldr	r2, [pc, #320]	@ (80049c8 <HAL_GPIO_Init+0x31c>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d01f      	beq.n	80048ca <HAL_GPIO_Init+0x21e>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a4f      	ldr	r2, [pc, #316]	@ (80049cc <HAL_GPIO_Init+0x320>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d019      	beq.n	80048c6 <HAL_GPIO_Init+0x21a>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	4a4e      	ldr	r2, [pc, #312]	@ (80049d0 <HAL_GPIO_Init+0x324>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d013      	beq.n	80048c2 <HAL_GPIO_Init+0x216>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a4d      	ldr	r2, [pc, #308]	@ (80049d4 <HAL_GPIO_Init+0x328>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d00d      	beq.n	80048be <HAL_GPIO_Init+0x212>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a4c      	ldr	r2, [pc, #304]	@ (80049d8 <HAL_GPIO_Init+0x32c>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d007      	beq.n	80048ba <HAL_GPIO_Init+0x20e>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a4b      	ldr	r2, [pc, #300]	@ (80049dc <HAL_GPIO_Init+0x330>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d101      	bne.n	80048b6 <HAL_GPIO_Init+0x20a>
 80048b2:	2307      	movs	r3, #7
 80048b4:	e00e      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048b6:	2308      	movs	r3, #8
 80048b8:	e00c      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048ba:	2306      	movs	r3, #6
 80048bc:	e00a      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048be:	2305      	movs	r3, #5
 80048c0:	e008      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048c2:	2304      	movs	r3, #4
 80048c4:	e006      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048c6:	2303      	movs	r3, #3
 80048c8:	e004      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048ca:	2302      	movs	r3, #2
 80048cc:	e002      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048ce:	2301      	movs	r3, #1
 80048d0:	e000      	b.n	80048d4 <HAL_GPIO_Init+0x228>
 80048d2:	2300      	movs	r3, #0
 80048d4:	69fa      	ldr	r2, [r7, #28]
 80048d6:	f002 0203 	and.w	r2, r2, #3
 80048da:	0092      	lsls	r2, r2, #2
 80048dc:	4093      	lsls	r3, r2
 80048de:	69ba      	ldr	r2, [r7, #24]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80048e4:	4935      	ldr	r1, [pc, #212]	@ (80049bc <HAL_GPIO_Init+0x310>)
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	089b      	lsrs	r3, r3, #2
 80048ea:	3302      	adds	r3, #2
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048f2:	4b3b      	ldr	r3, [pc, #236]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 80048f4:	689b      	ldr	r3, [r3, #8]
 80048f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	43db      	mvns	r3, r3
 80048fc:	69ba      	ldr	r2, [r7, #24]
 80048fe:	4013      	ands	r3, r2
 8004900:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	4313      	orrs	r3, r2
 8004914:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004916:	4a32      	ldr	r2, [pc, #200]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 8004918:	69bb      	ldr	r3, [r7, #24]
 800491a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800491c:	4b30      	ldr	r3, [pc, #192]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	43db      	mvns	r3, r3
 8004926:	69ba      	ldr	r2, [r7, #24]
 8004928:	4013      	ands	r3, r2
 800492a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d003      	beq.n	8004940 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004938:	69ba      	ldr	r2, [r7, #24]
 800493a:	693b      	ldr	r3, [r7, #16]
 800493c:	4313      	orrs	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004940:	4a27      	ldr	r2, [pc, #156]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004946:	4b26      	ldr	r3, [pc, #152]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	43db      	mvns	r3, r3
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	4013      	ands	r3, r2
 8004954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	4313      	orrs	r3, r2
 8004968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800496a:	4a1d      	ldr	r2, [pc, #116]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 800496c:	69bb      	ldr	r3, [r7, #24]
 800496e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004970:	4b1b      	ldr	r3, [pc, #108]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	43db      	mvns	r3, r3
 800497a:	69ba      	ldr	r2, [r7, #24]
 800497c:	4013      	ands	r3, r2
 800497e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800498c:	69ba      	ldr	r2, [r7, #24]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004994:	4a12      	ldr	r2, [pc, #72]	@ (80049e0 <HAL_GPIO_Init+0x334>)
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800499a:	69fb      	ldr	r3, [r7, #28]
 800499c:	3301      	adds	r3, #1
 800499e:	61fb      	str	r3, [r7, #28]
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	2b0f      	cmp	r3, #15
 80049a4:	f67f ae90 	bls.w	80046c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80049a8:	bf00      	nop
 80049aa:	bf00      	nop
 80049ac:	3724      	adds	r7, #36	@ 0x24
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40023800 	.word	0x40023800
 80049bc:	40013800 	.word	0x40013800
 80049c0:	40020000 	.word	0x40020000
 80049c4:	40020400 	.word	0x40020400
 80049c8:	40020800 	.word	0x40020800
 80049cc:	40020c00 	.word	0x40020c00
 80049d0:	40021000 	.word	0x40021000
 80049d4:	40021400 	.word	0x40021400
 80049d8:	40021800 	.word	0x40021800
 80049dc:	40021c00 	.word	0x40021c00
 80049e0:	40013c00 	.word	0x40013c00

080049e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
 80049ec:	460b      	mov	r3, r1
 80049ee:	807b      	strh	r3, [r7, #2]
 80049f0:	4613      	mov	r3, r2
 80049f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049f4:	787b      	ldrb	r3, [r7, #1]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d003      	beq.n	8004a02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049fa:	887a      	ldrh	r2, [r7, #2]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004a00:	e003      	b.n	8004a0a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004a02:	887b      	ldrh	r3, [r7, #2]
 8004a04:	041a      	lsls	r2, r3, #16
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	619a      	str	r2, [r3, #24]
}
 8004a0a:	bf00      	nop
 8004a0c:	370c      	adds	r7, #12
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a14:	4770      	bx	lr
	...

08004a18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d101      	bne.n	8004a2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e267      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d075      	beq.n	8004b22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a36:	4b88      	ldr	r3, [pc, #544]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f003 030c 	and.w	r3, r3, #12
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d00c      	beq.n	8004a5c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a42:	4b85      	ldr	r3, [pc, #532]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a44:	689b      	ldr	r3, [r3, #8]
 8004a46:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004a4a:	2b08      	cmp	r3, #8
 8004a4c:	d112      	bne.n	8004a74 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a4e:	4b82      	ldr	r3, [pc, #520]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a5a:	d10b      	bne.n	8004a74 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a5c:	4b7e      	ldr	r3, [pc, #504]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d05b      	beq.n	8004b20 <HAL_RCC_OscConfig+0x108>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d157      	bne.n	8004b20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e242      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a7c:	d106      	bne.n	8004a8c <HAL_RCC_OscConfig+0x74>
 8004a7e:	4b76      	ldr	r3, [pc, #472]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4a75      	ldr	r2, [pc, #468]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a88:	6013      	str	r3, [r2, #0]
 8004a8a:	e01d      	b.n	8004ac8 <HAL_RCC_OscConfig+0xb0>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a94:	d10c      	bne.n	8004ab0 <HAL_RCC_OscConfig+0x98>
 8004a96:	4b70      	ldr	r3, [pc, #448]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a6f      	ldr	r2, [pc, #444]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004a9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004aa0:	6013      	str	r3, [r2, #0]
 8004aa2:	4b6d      	ldr	r3, [pc, #436]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a6c      	ldr	r2, [pc, #432]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004aa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004aac:	6013      	str	r3, [r2, #0]
 8004aae:	e00b      	b.n	8004ac8 <HAL_RCC_OscConfig+0xb0>
 8004ab0:	4b69      	ldr	r3, [pc, #420]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a68      	ldr	r2, [pc, #416]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004ab6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	4b66      	ldr	r3, [pc, #408]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a65      	ldr	r2, [pc, #404]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004ac2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ac6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d013      	beq.n	8004af8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad0:	f7fe fca8 	bl	8003424 <HAL_GetTick>
 8004ad4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ad6:	e008      	b.n	8004aea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ad8:	f7fe fca4 	bl	8003424 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b64      	cmp	r3, #100	@ 0x64
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e207      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aea:	4b5b      	ldr	r3, [pc, #364]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d0f0      	beq.n	8004ad8 <HAL_RCC_OscConfig+0xc0>
 8004af6:	e014      	b.n	8004b22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004af8:	f7fe fc94 	bl	8003424 <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004afe:	e008      	b.n	8004b12 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b00:	f7fe fc90 	bl	8003424 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b64      	cmp	r3, #100	@ 0x64
 8004b0c:	d901      	bls.n	8004b12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e1f3      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b12:	4b51      	ldr	r3, [pc, #324]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <HAL_RCC_OscConfig+0xe8>
 8004b1e:	e000      	b.n	8004b22 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d063      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 030c 	and.w	r3, r3, #12
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00b      	beq.n	8004b52 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b3a:	4b47      	ldr	r3, [pc, #284]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004b42:	2b08      	cmp	r3, #8
 8004b44:	d11c      	bne.n	8004b80 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b46:	4b44      	ldr	r3, [pc, #272]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d116      	bne.n	8004b80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b52:	4b41      	ldr	r3, [pc, #260]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0302 	and.w	r3, r3, #2
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d005      	beq.n	8004b6a <HAL_RCC_OscConfig+0x152>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d001      	beq.n	8004b6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e1c7      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b6a:	4b3b      	ldr	r3, [pc, #236]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691b      	ldr	r3, [r3, #16]
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	4937      	ldr	r1, [pc, #220]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b7e:	e03a      	b.n	8004bf6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	68db      	ldr	r3, [r3, #12]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d020      	beq.n	8004bca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b88:	4b34      	ldr	r3, [pc, #208]	@ (8004c5c <HAL_RCC_OscConfig+0x244>)
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b8e:	f7fe fc49 	bl	8003424 <HAL_GetTick>
 8004b92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b94:	e008      	b.n	8004ba8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b96:	f7fe fc45 	bl	8003424 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e1a8      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0302 	and.w	r3, r3, #2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bb4:	4b28      	ldr	r3, [pc, #160]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	4925      	ldr	r1, [pc, #148]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	600b      	str	r3, [r1, #0]
 8004bc8:	e015      	b.n	8004bf6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bca:	4b24      	ldr	r3, [pc, #144]	@ (8004c5c <HAL_RCC_OscConfig+0x244>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd0:	f7fe fc28 	bl	8003424 <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bd6:	e008      	b.n	8004bea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bd8:	f7fe fc24 	bl	8003424 <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e187      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bea:	4b1b      	ldr	r3, [pc, #108]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1f0      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d036      	beq.n	8004c70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d016      	beq.n	8004c38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c0a:	4b15      	ldr	r3, [pc, #84]	@ (8004c60 <HAL_RCC_OscConfig+0x248>)
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c10:	f7fe fc08 	bl	8003424 <HAL_GetTick>
 8004c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c16:	e008      	b.n	8004c2a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c18:	f7fe fc04 	bl	8003424 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d901      	bls.n	8004c2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c26:	2303      	movs	r3, #3
 8004c28:	e167      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c58 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c2e:	f003 0302 	and.w	r3, r3, #2
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d0f0      	beq.n	8004c18 <HAL_RCC_OscConfig+0x200>
 8004c36:	e01b      	b.n	8004c70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c38:	4b09      	ldr	r3, [pc, #36]	@ (8004c60 <HAL_RCC_OscConfig+0x248>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c3e:	f7fe fbf1 	bl	8003424 <HAL_GetTick>
 8004c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c44:	e00e      	b.n	8004c64 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c46:	f7fe fbed 	bl	8003424 <HAL_GetTick>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	1ad3      	subs	r3, r2, r3
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	d907      	bls.n	8004c64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c54:	2303      	movs	r3, #3
 8004c56:	e150      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
 8004c58:	40023800 	.word	0x40023800
 8004c5c:	42470000 	.word	0x42470000
 8004c60:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c64:	4b88      	ldr	r3, [pc, #544]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004c66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1ea      	bne.n	8004c46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0304 	and.w	r3, r3, #4
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	f000 8097 	beq.w	8004dac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c82:	4b81      	ldr	r3, [pc, #516]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d10f      	bne.n	8004cae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c8e:	2300      	movs	r3, #0
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	4b7d      	ldr	r3, [pc, #500]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c96:	4a7c      	ldr	r2, [pc, #496]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c9e:	4b7a      	ldr	r3, [pc, #488]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ca6:	60bb      	str	r3, [r7, #8]
 8004ca8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004caa:	2301      	movs	r3, #1
 8004cac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cae:	4b77      	ldr	r3, [pc, #476]	@ (8004e8c <HAL_RCC_OscConfig+0x474>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d118      	bne.n	8004cec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004cba:	4b74      	ldr	r3, [pc, #464]	@ (8004e8c <HAL_RCC_OscConfig+0x474>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a73      	ldr	r2, [pc, #460]	@ (8004e8c <HAL_RCC_OscConfig+0x474>)
 8004cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cc6:	f7fe fbad 	bl	8003424 <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ccc:	e008      	b.n	8004ce0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cce:	f7fe fba9 	bl	8003424 <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d901      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e10c      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ce0:	4b6a      	ldr	r3, [pc, #424]	@ (8004e8c <HAL_RCC_OscConfig+0x474>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0f0      	beq.n	8004cce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	2b01      	cmp	r3, #1
 8004cf2:	d106      	bne.n	8004d02 <HAL_RCC_OscConfig+0x2ea>
 8004cf4:	4b64      	ldr	r3, [pc, #400]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004cf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf8:	4a63      	ldr	r2, [pc, #396]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004cfa:	f043 0301 	orr.w	r3, r3, #1
 8004cfe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d00:	e01c      	b.n	8004d3c <HAL_RCC_OscConfig+0x324>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2b05      	cmp	r3, #5
 8004d08:	d10c      	bne.n	8004d24 <HAL_RCC_OscConfig+0x30c>
 8004d0a:	4b5f      	ldr	r3, [pc, #380]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0e:	4a5e      	ldr	r2, [pc, #376]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d10:	f043 0304 	orr.w	r3, r3, #4
 8004d14:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d16:	4b5c      	ldr	r3, [pc, #368]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1a:	4a5b      	ldr	r2, [pc, #364]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d22:	e00b      	b.n	8004d3c <HAL_RCC_OscConfig+0x324>
 8004d24:	4b58      	ldr	r3, [pc, #352]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d28:	4a57      	ldr	r2, [pc, #348]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d30:	4b55      	ldr	r3, [pc, #340]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d32:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d34:	4a54      	ldr	r2, [pc, #336]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d36:	f023 0304 	bic.w	r3, r3, #4
 8004d3a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d015      	beq.n	8004d70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d44:	f7fe fb6e 	bl	8003424 <HAL_GetTick>
 8004d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4a:	e00a      	b.n	8004d62 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d4c:	f7fe fb6a 	bl	8003424 <HAL_GetTick>
 8004d50:	4602      	mov	r2, r0
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	1ad3      	subs	r3, r2, r3
 8004d56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e0cb      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d62:	4b49      	ldr	r3, [pc, #292]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d0ee      	beq.n	8004d4c <HAL_RCC_OscConfig+0x334>
 8004d6e:	e014      	b.n	8004d9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d70:	f7fe fb58 	bl	8003424 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d76:	e00a      	b.n	8004d8e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d78:	f7fe fb54 	bl	8003424 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d901      	bls.n	8004d8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d8a:	2303      	movs	r3, #3
 8004d8c:	e0b5      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d8e:	4b3e      	ldr	r3, [pc, #248]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004d90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d1ee      	bne.n	8004d78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d9a:	7dfb      	ldrb	r3, [r7, #23]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d105      	bne.n	8004dac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004da0:	4b39      	ldr	r3, [pc, #228]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	4a38      	ldr	r2, [pc, #224]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004da6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004daa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	f000 80a1 	beq.w	8004ef8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004db6:	4b34      	ldr	r3, [pc, #208]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f003 030c 	and.w	r3, r3, #12
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d05c      	beq.n	8004e7c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d141      	bne.n	8004e4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dca:	4b31      	ldr	r3, [pc, #196]	@ (8004e90 <HAL_RCC_OscConfig+0x478>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dd0:	f7fe fb28 	bl	8003424 <HAL_GetTick>
 8004dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd6:	e008      	b.n	8004dea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dd8:	f7fe fb24 	bl	8003424 <HAL_GetTick>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	693b      	ldr	r3, [r7, #16]
 8004de0:	1ad3      	subs	r3, r2, r3
 8004de2:	2b02      	cmp	r3, #2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e087      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dea:	4b27      	ldr	r3, [pc, #156]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d1f0      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	69da      	ldr	r2, [r3, #28]
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e04:	019b      	lsls	r3, r3, #6
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e0c:	085b      	lsrs	r3, r3, #1
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	041b      	lsls	r3, r3, #16
 8004e12:	431a      	orrs	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e18:	061b      	lsls	r3, r3, #24
 8004e1a:	491b      	ldr	r1, [pc, #108]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e20:	4b1b      	ldr	r3, [pc, #108]	@ (8004e90 <HAL_RCC_OscConfig+0x478>)
 8004e22:	2201      	movs	r2, #1
 8004e24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e26:	f7fe fafd 	bl	8003424 <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e2e:	f7fe faf9 	bl	8003424 <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e05c      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e40:	4b11      	ldr	r3, [pc, #68]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCC_OscConfig+0x416>
 8004e4c:	e054      	b.n	8004ef8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e4e:	4b10      	ldr	r3, [pc, #64]	@ (8004e90 <HAL_RCC_OscConfig+0x478>)
 8004e50:	2200      	movs	r2, #0
 8004e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e54:	f7fe fae6 	bl	8003424 <HAL_GetTick>
 8004e58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5a:	e008      	b.n	8004e6e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e5c:	f7fe fae2 	bl	8003424 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d901      	bls.n	8004e6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e6a:	2303      	movs	r3, #3
 8004e6c:	e045      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e6e:	4b06      	ldr	r3, [pc, #24]	@ (8004e88 <HAL_RCC_OscConfig+0x470>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d1f0      	bne.n	8004e5c <HAL_RCC_OscConfig+0x444>
 8004e7a:	e03d      	b.n	8004ef8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d107      	bne.n	8004e94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	e038      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
 8004e88:	40023800 	.word	0x40023800
 8004e8c:	40007000 	.word	0x40007000
 8004e90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e94:	4b1b      	ldr	r3, [pc, #108]	@ (8004f04 <HAL_RCC_OscConfig+0x4ec>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	699b      	ldr	r3, [r3, #24]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d028      	beq.n	8004ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d121      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d11a      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d111      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eda:	085b      	lsrs	r3, r3, #1
 8004edc:	3b01      	subs	r3, #1
 8004ede:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d107      	bne.n	8004ef4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d001      	beq.n	8004ef8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e000      	b.n	8004efa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3718      	adds	r7, #24
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40023800 	.word	0x40023800

08004f08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e0cc      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f1c:	4b68      	ldr	r3, [pc, #416]	@ (80050c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0307 	and.w	r3, r3, #7
 8004f24:	683a      	ldr	r2, [r7, #0]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d90c      	bls.n	8004f44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f2a:	4b65      	ldr	r3, [pc, #404]	@ (80050c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f2c:	683a      	ldr	r2, [r7, #0]
 8004f2e:	b2d2      	uxtb	r2, r2
 8004f30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f32:	4b63      	ldr	r3, [pc, #396]	@ (80050c0 <HAL_RCC_ClockConfig+0x1b8>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0307 	and.w	r3, r3, #7
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d001      	beq.n	8004f44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e0b8      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d020      	beq.n	8004f92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d005      	beq.n	8004f68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f5c:	4b59      	ldr	r3, [pc, #356]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	4a58      	ldr	r2, [pc, #352]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f66:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d005      	beq.n	8004f80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f74:	4b53      	ldr	r3, [pc, #332]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	4a52      	ldr	r2, [pc, #328]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f80:	4b50      	ldr	r3, [pc, #320]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	494d      	ldr	r1, [pc, #308]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f003 0301 	and.w	r3, r3, #1
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d044      	beq.n	8005028 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d107      	bne.n	8004fb6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fa6:	4b47      	ldr	r3, [pc, #284]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d119      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e07f      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b02      	cmp	r3, #2
 8004fbc:	d003      	beq.n	8004fc6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fc2:	2b03      	cmp	r3, #3
 8004fc4:	d107      	bne.n	8004fd6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc6:	4b3f      	ldr	r3, [pc, #252]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d109      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e06f      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fd6:	4b3b      	ldr	r3, [pc, #236]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e067      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fe6:	4b37      	ldr	r3, [pc, #220]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	f023 0203 	bic.w	r2, r3, #3
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4934      	ldr	r1, [pc, #208]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ff8:	f7fe fa14 	bl	8003424 <HAL_GetTick>
 8004ffc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ffe:	e00a      	b.n	8005016 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005000:	f7fe fa10 	bl	8003424 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800500e:	4293      	cmp	r3, r2
 8005010:	d901      	bls.n	8005016 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e04f      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005016:	4b2b      	ldr	r3, [pc, #172]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f003 020c 	and.w	r2, r3, #12
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	429a      	cmp	r2, r3
 8005026:	d1eb      	bne.n	8005000 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005028:	4b25      	ldr	r3, [pc, #148]	@ (80050c0 <HAL_RCC_ClockConfig+0x1b8>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0307 	and.w	r3, r3, #7
 8005030:	683a      	ldr	r2, [r7, #0]
 8005032:	429a      	cmp	r2, r3
 8005034:	d20c      	bcs.n	8005050 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005036:	4b22      	ldr	r3, [pc, #136]	@ (80050c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005038:	683a      	ldr	r2, [r7, #0]
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800503e:	4b20      	ldr	r3, [pc, #128]	@ (80050c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d001      	beq.n	8005050 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e032      	b.n	80050b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0304 	and.w	r3, r3, #4
 8005058:	2b00      	cmp	r3, #0
 800505a:	d008      	beq.n	800506e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800505c:	4b19      	ldr	r3, [pc, #100]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	4916      	ldr	r1, [pc, #88]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 800506a:	4313      	orrs	r3, r2
 800506c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0308 	and.w	r3, r3, #8
 8005076:	2b00      	cmp	r3, #0
 8005078:	d009      	beq.n	800508e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800507a:	4b12      	ldr	r3, [pc, #72]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	691b      	ldr	r3, [r3, #16]
 8005086:	00db      	lsls	r3, r3, #3
 8005088:	490e      	ldr	r1, [pc, #56]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 800508a:	4313      	orrs	r3, r2
 800508c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800508e:	f000 f821 	bl	80050d4 <HAL_RCC_GetSysClockFreq>
 8005092:	4602      	mov	r2, r0
 8005094:	4b0b      	ldr	r3, [pc, #44]	@ (80050c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005096:	689b      	ldr	r3, [r3, #8]
 8005098:	091b      	lsrs	r3, r3, #4
 800509a:	f003 030f 	and.w	r3, r3, #15
 800509e:	490a      	ldr	r1, [pc, #40]	@ (80050c8 <HAL_RCC_ClockConfig+0x1c0>)
 80050a0:	5ccb      	ldrb	r3, [r1, r3]
 80050a2:	fa22 f303 	lsr.w	r3, r2, r3
 80050a6:	4a09      	ldr	r2, [pc, #36]	@ (80050cc <HAL_RCC_ClockConfig+0x1c4>)
 80050a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80050aa:	4b09      	ldr	r3, [pc, #36]	@ (80050d0 <HAL_RCC_ClockConfig+0x1c8>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fe f974 	bl	800339c <HAL_InitTick>

  return HAL_OK;
 80050b4:	2300      	movs	r3, #0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3710      	adds	r7, #16
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40023c00 	.word	0x40023c00
 80050c4:	40023800 	.word	0x40023800
 80050c8:	0800d574 	.word	0x0800d574
 80050cc:	20000058 	.word	0x20000058
 80050d0:	2000005c 	.word	0x2000005c

080050d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050d8:	b090      	sub	sp, #64	@ 0x40
 80050da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80050dc:	2300      	movs	r3, #0
 80050de:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80050e4:	2300      	movs	r3, #0
 80050e6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050ec:	4b59      	ldr	r3, [pc, #356]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x180>)
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 030c 	and.w	r3, r3, #12
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d00d      	beq.n	8005114 <HAL_RCC_GetSysClockFreq+0x40>
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	f200 80a1 	bhi.w	8005240 <HAL_RCC_GetSysClockFreq+0x16c>
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d002      	beq.n	8005108 <HAL_RCC_GetSysClockFreq+0x34>
 8005102:	2b04      	cmp	r3, #4
 8005104:	d003      	beq.n	800510e <HAL_RCC_GetSysClockFreq+0x3a>
 8005106:	e09b      	b.n	8005240 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005108:	4b53      	ldr	r3, [pc, #332]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x184>)
 800510a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800510c:	e09b      	b.n	8005246 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800510e:	4b53      	ldr	r3, [pc, #332]	@ (800525c <HAL_RCC_GetSysClockFreq+0x188>)
 8005110:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005112:	e098      	b.n	8005246 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005114:	4b4f      	ldr	r3, [pc, #316]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x180>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800511c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800511e:	4b4d      	ldr	r3, [pc, #308]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x180>)
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005126:	2b00      	cmp	r3, #0
 8005128:	d028      	beq.n	800517c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800512a:	4b4a      	ldr	r3, [pc, #296]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x180>)
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	099b      	lsrs	r3, r3, #6
 8005130:	2200      	movs	r2, #0
 8005132:	623b      	str	r3, [r7, #32]
 8005134:	627a      	str	r2, [r7, #36]	@ 0x24
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800513c:	2100      	movs	r1, #0
 800513e:	4b47      	ldr	r3, [pc, #284]	@ (800525c <HAL_RCC_GetSysClockFreq+0x188>)
 8005140:	fb03 f201 	mul.w	r2, r3, r1
 8005144:	2300      	movs	r3, #0
 8005146:	fb00 f303 	mul.w	r3, r0, r3
 800514a:	4413      	add	r3, r2
 800514c:	4a43      	ldr	r2, [pc, #268]	@ (800525c <HAL_RCC_GetSysClockFreq+0x188>)
 800514e:	fba0 1202 	umull	r1, r2, r0, r2
 8005152:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005154:	460a      	mov	r2, r1
 8005156:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005158:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800515a:	4413      	add	r3, r2
 800515c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800515e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005160:	2200      	movs	r2, #0
 8005162:	61bb      	str	r3, [r7, #24]
 8005164:	61fa      	str	r2, [r7, #28]
 8005166:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800516a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800516e:	f7fb fd9b 	bl	8000ca8 <__aeabi_uldivmod>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4613      	mov	r3, r2
 8005178:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800517a:	e053      	b.n	8005224 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800517c:	4b35      	ldr	r3, [pc, #212]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x180>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	099b      	lsrs	r3, r3, #6
 8005182:	2200      	movs	r2, #0
 8005184:	613b      	str	r3, [r7, #16]
 8005186:	617a      	str	r2, [r7, #20]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800518e:	f04f 0b00 	mov.w	fp, #0
 8005192:	4652      	mov	r2, sl
 8005194:	465b      	mov	r3, fp
 8005196:	f04f 0000 	mov.w	r0, #0
 800519a:	f04f 0100 	mov.w	r1, #0
 800519e:	0159      	lsls	r1, r3, #5
 80051a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80051a4:	0150      	lsls	r0, r2, #5
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	ebb2 080a 	subs.w	r8, r2, sl
 80051ae:	eb63 090b 	sbc.w	r9, r3, fp
 80051b2:	f04f 0200 	mov.w	r2, #0
 80051b6:	f04f 0300 	mov.w	r3, #0
 80051ba:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80051be:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80051c2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80051c6:	ebb2 0408 	subs.w	r4, r2, r8
 80051ca:	eb63 0509 	sbc.w	r5, r3, r9
 80051ce:	f04f 0200 	mov.w	r2, #0
 80051d2:	f04f 0300 	mov.w	r3, #0
 80051d6:	00eb      	lsls	r3, r5, #3
 80051d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051dc:	00e2      	lsls	r2, r4, #3
 80051de:	4614      	mov	r4, r2
 80051e0:	461d      	mov	r5, r3
 80051e2:	eb14 030a 	adds.w	r3, r4, sl
 80051e6:	603b      	str	r3, [r7, #0]
 80051e8:	eb45 030b 	adc.w	r3, r5, fp
 80051ec:	607b      	str	r3, [r7, #4]
 80051ee:	f04f 0200 	mov.w	r2, #0
 80051f2:	f04f 0300 	mov.w	r3, #0
 80051f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051fa:	4629      	mov	r1, r5
 80051fc:	028b      	lsls	r3, r1, #10
 80051fe:	4621      	mov	r1, r4
 8005200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005204:	4621      	mov	r1, r4
 8005206:	028a      	lsls	r2, r1, #10
 8005208:	4610      	mov	r0, r2
 800520a:	4619      	mov	r1, r3
 800520c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800520e:	2200      	movs	r2, #0
 8005210:	60bb      	str	r3, [r7, #8]
 8005212:	60fa      	str	r2, [r7, #12]
 8005214:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005218:	f7fb fd46 	bl	8000ca8 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4613      	mov	r3, r2
 8005222:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005224:	4b0b      	ldr	r3, [pc, #44]	@ (8005254 <HAL_RCC_GetSysClockFreq+0x180>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	0c1b      	lsrs	r3, r3, #16
 800522a:	f003 0303 	and.w	r3, r3, #3
 800522e:	3301      	adds	r3, #1
 8005230:	005b      	lsls	r3, r3, #1
 8005232:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005234:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005238:	fbb2 f3f3 	udiv	r3, r2, r3
 800523c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800523e:	e002      	b.n	8005246 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005240:	4b05      	ldr	r3, [pc, #20]	@ (8005258 <HAL_RCC_GetSysClockFreq+0x184>)
 8005242:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005244:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005248:	4618      	mov	r0, r3
 800524a:	3740      	adds	r7, #64	@ 0x40
 800524c:	46bd      	mov	sp, r7
 800524e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005252:	bf00      	nop
 8005254:	40023800 	.word	0x40023800
 8005258:	00f42400 	.word	0x00f42400
 800525c:	017d7840 	.word	0x017d7840

08005260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005260:	b480      	push	{r7}
 8005262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005264:	4b03      	ldr	r3, [pc, #12]	@ (8005274 <HAL_RCC_GetHCLKFreq+0x14>)
 8005266:	681b      	ldr	r3, [r3, #0]
}
 8005268:	4618      	mov	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	20000058 	.word	0x20000058

08005278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800527c:	f7ff fff0 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 8005280:	4602      	mov	r2, r0
 8005282:	4b05      	ldr	r3, [pc, #20]	@ (8005298 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005284:	689b      	ldr	r3, [r3, #8]
 8005286:	0a9b      	lsrs	r3, r3, #10
 8005288:	f003 0307 	and.w	r3, r3, #7
 800528c:	4903      	ldr	r1, [pc, #12]	@ (800529c <HAL_RCC_GetPCLK1Freq+0x24>)
 800528e:	5ccb      	ldrb	r3, [r1, r3]
 8005290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005294:	4618      	mov	r0, r3
 8005296:	bd80      	pop	{r7, pc}
 8005298:	40023800 	.word	0x40023800
 800529c:	0800d584 	.word	0x0800d584

080052a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80052a4:	f7ff ffdc 	bl	8005260 <HAL_RCC_GetHCLKFreq>
 80052a8:	4602      	mov	r2, r0
 80052aa:	4b05      	ldr	r3, [pc, #20]	@ (80052c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	0b5b      	lsrs	r3, r3, #13
 80052b0:	f003 0307 	and.w	r3, r3, #7
 80052b4:	4903      	ldr	r1, [pc, #12]	@ (80052c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80052b6:	5ccb      	ldrb	r3, [r1, r3]
 80052b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052bc:	4618      	mov	r0, r3
 80052be:	bd80      	pop	{r7, pc}
 80052c0:	40023800 	.word	0x40023800
 80052c4:	0800d584 	.word	0x0800d584

080052c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e041      	b.n	800535e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7fd fd12 	bl	8002d18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2202      	movs	r2, #2
 80052f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	3304      	adds	r3, #4
 8005304:	4619      	mov	r1, r3
 8005306:	4610      	mov	r0, r2
 8005308:	f000 fad8 	bl	80058bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2201      	movs	r2, #1
 8005328:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2201      	movs	r2, #1
 8005348:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2201      	movs	r2, #1
 8005358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3708      	adds	r7, #8
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}

08005366 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b082      	sub	sp, #8
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d101      	bne.n	8005378 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005374:	2301      	movs	r3, #1
 8005376:	e041      	b.n	80053fc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800537e:	b2db      	uxtb	r3, r3
 8005380:	2b00      	cmp	r3, #0
 8005382:	d106      	bne.n	8005392 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f839 	bl	8005404 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2202      	movs	r2, #2
 8005396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3304      	adds	r3, #4
 80053a2:	4619      	mov	r1, r3
 80053a4:	4610      	mov	r0, r2
 80053a6:	f000 fa89 	bl	80058bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2201      	movs	r2, #1
 80053ae:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2201      	movs	r2, #1
 80053c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2201      	movs	r2, #1
 80053d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3708      	adds	r7, #8
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}

08005404 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d109      	bne.n	800543c <HAL_TIM_PWM_Start+0x24>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	bf14      	ite	ne
 8005434:	2301      	movne	r3, #1
 8005436:	2300      	moveq	r3, #0
 8005438:	b2db      	uxtb	r3, r3
 800543a:	e022      	b.n	8005482 <HAL_TIM_PWM_Start+0x6a>
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	2b04      	cmp	r3, #4
 8005440:	d109      	bne.n	8005456 <HAL_TIM_PWM_Start+0x3e>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b01      	cmp	r3, #1
 800544c:	bf14      	ite	ne
 800544e:	2301      	movne	r3, #1
 8005450:	2300      	moveq	r3, #0
 8005452:	b2db      	uxtb	r3, r3
 8005454:	e015      	b.n	8005482 <HAL_TIM_PWM_Start+0x6a>
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b08      	cmp	r3, #8
 800545a:	d109      	bne.n	8005470 <HAL_TIM_PWM_Start+0x58>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2b01      	cmp	r3, #1
 8005466:	bf14      	ite	ne
 8005468:	2301      	movne	r3, #1
 800546a:	2300      	moveq	r3, #0
 800546c:	b2db      	uxtb	r3, r3
 800546e:	e008      	b.n	8005482 <HAL_TIM_PWM_Start+0x6a>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b01      	cmp	r3, #1
 800547a:	bf14      	ite	ne
 800547c:	2301      	movne	r3, #1
 800547e:	2300      	moveq	r3, #0
 8005480:	b2db      	uxtb	r3, r3
 8005482:	2b00      	cmp	r3, #0
 8005484:	d001      	beq.n	800548a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e07c      	b.n	8005584 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d104      	bne.n	800549a <HAL_TIM_PWM_Start+0x82>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2202      	movs	r2, #2
 8005494:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005498:	e013      	b.n	80054c2 <HAL_TIM_PWM_Start+0xaa>
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	2b04      	cmp	r3, #4
 800549e:	d104      	bne.n	80054aa <HAL_TIM_PWM_Start+0x92>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80054a8:	e00b      	b.n	80054c2 <HAL_TIM_PWM_Start+0xaa>
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	d104      	bne.n	80054ba <HAL_TIM_PWM_Start+0xa2>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2202      	movs	r2, #2
 80054b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054b8:	e003      	b.n	80054c2 <HAL_TIM_PWM_Start+0xaa>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2202      	movs	r2, #2
 80054be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	2201      	movs	r2, #1
 80054c8:	6839      	ldr	r1, [r7, #0]
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 fce6 	bl	8005e9c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a2d      	ldr	r2, [pc, #180]	@ (800558c <HAL_TIM_PWM_Start+0x174>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d004      	beq.n	80054e4 <HAL_TIM_PWM_Start+0xcc>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a2c      	ldr	r2, [pc, #176]	@ (8005590 <HAL_TIM_PWM_Start+0x178>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d101      	bne.n	80054e8 <HAL_TIM_PWM_Start+0xd0>
 80054e4:	2301      	movs	r3, #1
 80054e6:	e000      	b.n	80054ea <HAL_TIM_PWM_Start+0xd2>
 80054e8:	2300      	movs	r3, #0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d007      	beq.n	80054fe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054fc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	4a22      	ldr	r2, [pc, #136]	@ (800558c <HAL_TIM_PWM_Start+0x174>)
 8005504:	4293      	cmp	r3, r2
 8005506:	d022      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005510:	d01d      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	4a1f      	ldr	r2, [pc, #124]	@ (8005594 <HAL_TIM_PWM_Start+0x17c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d018      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a1d      	ldr	r2, [pc, #116]	@ (8005598 <HAL_TIM_PWM_Start+0x180>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d013      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a1c      	ldr	r2, [pc, #112]	@ (800559c <HAL_TIM_PWM_Start+0x184>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00e      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a16      	ldr	r2, [pc, #88]	@ (8005590 <HAL_TIM_PWM_Start+0x178>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d009      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a18      	ldr	r2, [pc, #96]	@ (80055a0 <HAL_TIM_PWM_Start+0x188>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d004      	beq.n	800554e <HAL_TIM_PWM_Start+0x136>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a16      	ldr	r2, [pc, #88]	@ (80055a4 <HAL_TIM_PWM_Start+0x18c>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d111      	bne.n	8005572 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 0307 	and.w	r3, r3, #7
 8005558:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2b06      	cmp	r3, #6
 800555e:	d010      	beq.n	8005582 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f042 0201 	orr.w	r2, r2, #1
 800556e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005570:	e007      	b.n	8005582 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f042 0201 	orr.w	r2, r2, #1
 8005580:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}
 800558c:	40010000 	.word	0x40010000
 8005590:	40010400 	.word	0x40010400
 8005594:	40000400 	.word	0x40000400
 8005598:	40000800 	.word	0x40000800
 800559c:	40000c00 	.word	0x40000c00
 80055a0:	40014000 	.word	0x40014000
 80055a4:	40001800 	.word	0x40001800

080055a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b086      	sub	sp, #24
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d101      	bne.n	80055c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80055c2:	2302      	movs	r3, #2
 80055c4:	e0ae      	b.n	8005724 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2b0c      	cmp	r3, #12
 80055d2:	f200 809f 	bhi.w	8005714 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80055d6:	a201      	add	r2, pc, #4	@ (adr r2, 80055dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055dc:	08005611 	.word	0x08005611
 80055e0:	08005715 	.word	0x08005715
 80055e4:	08005715 	.word	0x08005715
 80055e8:	08005715 	.word	0x08005715
 80055ec:	08005651 	.word	0x08005651
 80055f0:	08005715 	.word	0x08005715
 80055f4:	08005715 	.word	0x08005715
 80055f8:	08005715 	.word	0x08005715
 80055fc:	08005693 	.word	0x08005693
 8005600:	08005715 	.word	0x08005715
 8005604:	08005715 	.word	0x08005715
 8005608:	08005715 	.word	0x08005715
 800560c:	080056d3 	.word	0x080056d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	68b9      	ldr	r1, [r7, #8]
 8005616:	4618      	mov	r0, r3
 8005618:	f000 f9f6 	bl	8005a08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699a      	ldr	r2, [r3, #24]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f042 0208 	orr.w	r2, r2, #8
 800562a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	699a      	ldr	r2, [r3, #24]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0204 	bic.w	r2, r2, #4
 800563a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	6999      	ldr	r1, [r3, #24]
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	691a      	ldr	r2, [r3, #16]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	430a      	orrs	r2, r1
 800564c:	619a      	str	r2, [r3, #24]
      break;
 800564e:	e064      	b.n	800571a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68b9      	ldr	r1, [r7, #8]
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fa46 	bl	8005ae8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	699a      	ldr	r2, [r3, #24]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800566a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800567a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	6999      	ldr	r1, [r3, #24]
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	021a      	lsls	r2, r3, #8
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	430a      	orrs	r2, r1
 800568e:	619a      	str	r2, [r3, #24]
      break;
 8005690:	e043      	b.n	800571a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68b9      	ldr	r1, [r7, #8]
 8005698:	4618      	mov	r0, r3
 800569a:	f000 fa9b 	bl	8005bd4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	69da      	ldr	r2, [r3, #28]
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f042 0208 	orr.w	r2, r2, #8
 80056ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69da      	ldr	r2, [r3, #28]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0204 	bic.w	r2, r2, #4
 80056bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	69d9      	ldr	r1, [r3, #28]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	430a      	orrs	r2, r1
 80056ce:	61da      	str	r2, [r3, #28]
      break;
 80056d0:	e023      	b.n	800571a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	68b9      	ldr	r1, [r7, #8]
 80056d8:	4618      	mov	r0, r3
 80056da:	f000 faef 	bl	8005cbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69da      	ldr	r2, [r3, #28]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69da      	ldr	r2, [r3, #28]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	69d9      	ldr	r1, [r3, #28]
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	691b      	ldr	r3, [r3, #16]
 8005708:	021a      	lsls	r2, r3, #8
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	430a      	orrs	r2, r1
 8005710:	61da      	str	r2, [r3, #28]
      break;
 8005712:	e002      	b.n	800571a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	75fb      	strb	r3, [r7, #23]
      break;
 8005718:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005722:	7dfb      	ldrb	r3, [r7, #23]
}
 8005724:	4618      	mov	r0, r3
 8005726:	3718      	adds	r7, #24
 8005728:	46bd      	mov	sp, r7
 800572a:	bd80      	pop	{r7, pc}

0800572c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005736:	2300      	movs	r3, #0
 8005738:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005740:	2b01      	cmp	r3, #1
 8005742:	d101      	bne.n	8005748 <HAL_TIM_ConfigClockSource+0x1c>
 8005744:	2302      	movs	r3, #2
 8005746:	e0b4      	b.n	80058b2 <HAL_TIM_ConfigClockSource+0x186>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2202      	movs	r2, #2
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800576e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	68ba      	ldr	r2, [r7, #8]
 8005776:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005780:	d03e      	beq.n	8005800 <HAL_TIM_ConfigClockSource+0xd4>
 8005782:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005786:	f200 8087 	bhi.w	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 800578a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800578e:	f000 8086 	beq.w	800589e <HAL_TIM_ConfigClockSource+0x172>
 8005792:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005796:	d87f      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 8005798:	2b70      	cmp	r3, #112	@ 0x70
 800579a:	d01a      	beq.n	80057d2 <HAL_TIM_ConfigClockSource+0xa6>
 800579c:	2b70      	cmp	r3, #112	@ 0x70
 800579e:	d87b      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 80057a0:	2b60      	cmp	r3, #96	@ 0x60
 80057a2:	d050      	beq.n	8005846 <HAL_TIM_ConfigClockSource+0x11a>
 80057a4:	2b60      	cmp	r3, #96	@ 0x60
 80057a6:	d877      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 80057a8:	2b50      	cmp	r3, #80	@ 0x50
 80057aa:	d03c      	beq.n	8005826 <HAL_TIM_ConfigClockSource+0xfa>
 80057ac:	2b50      	cmp	r3, #80	@ 0x50
 80057ae:	d873      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 80057b0:	2b40      	cmp	r3, #64	@ 0x40
 80057b2:	d058      	beq.n	8005866 <HAL_TIM_ConfigClockSource+0x13a>
 80057b4:	2b40      	cmp	r3, #64	@ 0x40
 80057b6:	d86f      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 80057b8:	2b30      	cmp	r3, #48	@ 0x30
 80057ba:	d064      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x15a>
 80057bc:	2b30      	cmp	r3, #48	@ 0x30
 80057be:	d86b      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 80057c0:	2b20      	cmp	r3, #32
 80057c2:	d060      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x15a>
 80057c4:	2b20      	cmp	r3, #32
 80057c6:	d867      	bhi.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d05c      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x15a>
 80057cc:	2b10      	cmp	r3, #16
 80057ce:	d05a      	beq.n	8005886 <HAL_TIM_ConfigClockSource+0x15a>
 80057d0:	e062      	b.n	8005898 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80057e2:	f000 fb3b 	bl	8005e5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80057f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68ba      	ldr	r2, [r7, #8]
 80057fc:	609a      	str	r2, [r3, #8]
      break;
 80057fe:	e04f      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005810:	f000 fb24 	bl	8005e5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	689a      	ldr	r2, [r3, #8]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005822:	609a      	str	r2, [r3, #8]
      break;
 8005824:	e03c      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005832:	461a      	mov	r2, r3
 8005834:	f000 fa98 	bl	8005d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2150      	movs	r1, #80	@ 0x50
 800583e:	4618      	mov	r0, r3
 8005840:	f000 faf1 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005844:	e02c      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800584e:	683b      	ldr	r3, [r7, #0]
 8005850:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005852:	461a      	mov	r2, r3
 8005854:	f000 fab7 	bl	8005dc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	2160      	movs	r1, #96	@ 0x60
 800585e:	4618      	mov	r0, r3
 8005860:	f000 fae1 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005864:	e01c      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005872:	461a      	mov	r2, r3
 8005874:	f000 fa78 	bl	8005d68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	2140      	movs	r1, #64	@ 0x40
 800587e:	4618      	mov	r0, r3
 8005880:	f000 fad1 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005884:	e00c      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4619      	mov	r1, r3
 8005890:	4610      	mov	r0, r2
 8005892:	f000 fac8 	bl	8005e26 <TIM_ITRx_SetConfig>
      break;
 8005896:	e003      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005898:	2301      	movs	r3, #1
 800589a:	73fb      	strb	r3, [r7, #15]
      break;
 800589c:	e000      	b.n	80058a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800589e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3710      	adds	r7, #16
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
	...

080058bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80058bc:	b480      	push	{r7}
 80058be:	b085      	sub	sp, #20
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	4a43      	ldr	r2, [pc, #268]	@ (80059dc <TIM_Base_SetConfig+0x120>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d013      	beq.n	80058fc <TIM_Base_SetConfig+0x40>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058da:	d00f      	beq.n	80058fc <TIM_Base_SetConfig+0x40>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4a40      	ldr	r2, [pc, #256]	@ (80059e0 <TIM_Base_SetConfig+0x124>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d00b      	beq.n	80058fc <TIM_Base_SetConfig+0x40>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	4a3f      	ldr	r2, [pc, #252]	@ (80059e4 <TIM_Base_SetConfig+0x128>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d007      	beq.n	80058fc <TIM_Base_SetConfig+0x40>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a3e      	ldr	r2, [pc, #248]	@ (80059e8 <TIM_Base_SetConfig+0x12c>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d003      	beq.n	80058fc <TIM_Base_SetConfig+0x40>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a3d      	ldr	r2, [pc, #244]	@ (80059ec <TIM_Base_SetConfig+0x130>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d108      	bne.n	800590e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005902:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	4313      	orrs	r3, r2
 800590c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a32      	ldr	r2, [pc, #200]	@ (80059dc <TIM_Base_SetConfig+0x120>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d02b      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800591c:	d027      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	4a2f      	ldr	r2, [pc, #188]	@ (80059e0 <TIM_Base_SetConfig+0x124>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d023      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	4a2e      	ldr	r2, [pc, #184]	@ (80059e4 <TIM_Base_SetConfig+0x128>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d01f      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a2d      	ldr	r2, [pc, #180]	@ (80059e8 <TIM_Base_SetConfig+0x12c>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d01b      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	4a2c      	ldr	r2, [pc, #176]	@ (80059ec <TIM_Base_SetConfig+0x130>)
 800593a:	4293      	cmp	r3, r2
 800593c:	d017      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a2b      	ldr	r2, [pc, #172]	@ (80059f0 <TIM_Base_SetConfig+0x134>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d013      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a2a      	ldr	r2, [pc, #168]	@ (80059f4 <TIM_Base_SetConfig+0x138>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d00f      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	4a29      	ldr	r2, [pc, #164]	@ (80059f8 <TIM_Base_SetConfig+0x13c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d00b      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	4a28      	ldr	r2, [pc, #160]	@ (80059fc <TIM_Base_SetConfig+0x140>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d007      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	4a27      	ldr	r2, [pc, #156]	@ (8005a00 <TIM_Base_SetConfig+0x144>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d003      	beq.n	800596e <TIM_Base_SetConfig+0xb2>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a26      	ldr	r2, [pc, #152]	@ (8005a04 <TIM_Base_SetConfig+0x148>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d108      	bne.n	8005980 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4313      	orrs	r3, r2
 800597e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	4313      	orrs	r3, r2
 800598c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	689a      	ldr	r2, [r3, #8]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a0e      	ldr	r2, [pc, #56]	@ (80059dc <TIM_Base_SetConfig+0x120>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d003      	beq.n	80059ae <TIM_Base_SetConfig+0xf2>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a10      	ldr	r2, [pc, #64]	@ (80059ec <TIM_Base_SetConfig+0x130>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d103      	bne.n	80059b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80059ae:	683b      	ldr	r3, [r7, #0]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	f043 0204 	orr.w	r2, r3, #4
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2201      	movs	r2, #1
 80059c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	601a      	str	r2, [r3, #0]
}
 80059ce:	bf00      	nop
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	40010000 	.word	0x40010000
 80059e0:	40000400 	.word	0x40000400
 80059e4:	40000800 	.word	0x40000800
 80059e8:	40000c00 	.word	0x40000c00
 80059ec:	40010400 	.word	0x40010400
 80059f0:	40014000 	.word	0x40014000
 80059f4:	40014400 	.word	0x40014400
 80059f8:	40014800 	.word	0x40014800
 80059fc:	40001800 	.word	0x40001800
 8005a00:	40001c00 	.word	0x40001c00
 8005a04:	40002000 	.word	0x40002000

08005a08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	f023 0201 	bic.w	r2, r3, #1
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0303 	bic.w	r3, r3, #3
 8005a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	f023 0302 	bic.w	r3, r3, #2
 8005a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	697a      	ldr	r2, [r7, #20]
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	4a20      	ldr	r2, [pc, #128]	@ (8005ae0 <TIM_OC1_SetConfig+0xd8>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d003      	beq.n	8005a6c <TIM_OC1_SetConfig+0x64>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae4 <TIM_OC1_SetConfig+0xdc>)
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d10c      	bne.n	8005a86 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	f023 0308 	bic.w	r3, r3, #8
 8005a72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005a7e:	697b      	ldr	r3, [r7, #20]
 8005a80:	f023 0304 	bic.w	r3, r3, #4
 8005a84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	4a15      	ldr	r2, [pc, #84]	@ (8005ae0 <TIM_OC1_SetConfig+0xd8>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d003      	beq.n	8005a96 <TIM_OC1_SetConfig+0x8e>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	4a14      	ldr	r2, [pc, #80]	@ (8005ae4 <TIM_OC1_SetConfig+0xdc>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d111      	bne.n	8005aba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	693a      	ldr	r2, [r7, #16]
 8005aac:	4313      	orrs	r3, r2
 8005aae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685a      	ldr	r2, [r3, #4]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	697a      	ldr	r2, [r7, #20]
 8005ad2:	621a      	str	r2, [r3, #32]
}
 8005ad4:	bf00      	nop
 8005ad6:	371c      	adds	r7, #28
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40010400 	.word	0x40010400

08005ae8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b087      	sub	sp, #28
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	f023 0210 	bic.w	r2, r3, #16
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	021b      	lsls	r3, r3, #8
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	f023 0320 	bic.w	r3, r3, #32
 8005b32:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005b34:	683b      	ldr	r3, [r7, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	011b      	lsls	r3, r3, #4
 8005b3a:	697a      	ldr	r2, [r7, #20]
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	4a22      	ldr	r2, [pc, #136]	@ (8005bcc <TIM_OC2_SetConfig+0xe4>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d003      	beq.n	8005b50 <TIM_OC2_SetConfig+0x68>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	4a21      	ldr	r2, [pc, #132]	@ (8005bd0 <TIM_OC2_SetConfig+0xe8>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d10d      	bne.n	8005b6c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b56:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	68db      	ldr	r3, [r3, #12]
 8005b5c:	011b      	lsls	r3, r3, #4
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b6a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a17      	ldr	r2, [pc, #92]	@ (8005bcc <TIM_OC2_SetConfig+0xe4>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d003      	beq.n	8005b7c <TIM_OC2_SetConfig+0x94>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4a16      	ldr	r2, [pc, #88]	@ (8005bd0 <TIM_OC2_SetConfig+0xe8>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d113      	bne.n	8005ba4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005b7c:	693b      	ldr	r3, [r7, #16]
 8005b7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	4313      	orrs	r3, r2
 8005b96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	693a      	ldr	r2, [r7, #16]
 8005ba0:	4313      	orrs	r3, r2
 8005ba2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	693a      	ldr	r2, [r7, #16]
 8005ba8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	68fa      	ldr	r2, [r7, #12]
 8005bae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	685a      	ldr	r2, [r3, #4]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	697a      	ldr	r2, [r7, #20]
 8005bbc:	621a      	str	r2, [r3, #32]
}
 8005bbe:	bf00      	nop
 8005bc0:	371c      	adds	r7, #28
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	40010000 	.word	0x40010000
 8005bd0:	40010400 	.word	0x40010400

08005bd4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b087      	sub	sp, #28
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a1b      	ldr	r3, [r3, #32]
 8005be8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	69db      	ldr	r3, [r3, #28]
 8005bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f023 0303 	bic.w	r3, r3, #3
 8005c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005c16:	697b      	ldr	r3, [r7, #20]
 8005c18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	689b      	ldr	r3, [r3, #8]
 8005c22:	021b      	lsls	r3, r3, #8
 8005c24:	697a      	ldr	r2, [r7, #20]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a21      	ldr	r2, [pc, #132]	@ (8005cb4 <TIM_OC3_SetConfig+0xe0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d003      	beq.n	8005c3a <TIM_OC3_SetConfig+0x66>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a20      	ldr	r2, [pc, #128]	@ (8005cb8 <TIM_OC3_SetConfig+0xe4>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d10d      	bne.n	8005c56 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c40:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	021b      	lsls	r3, r3, #8
 8005c48:	697a      	ldr	r2, [r7, #20]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c54:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	4a16      	ldr	r2, [pc, #88]	@ (8005cb4 <TIM_OC3_SetConfig+0xe0>)
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	d003      	beq.n	8005c66 <TIM_OC3_SetConfig+0x92>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a15      	ldr	r2, [pc, #84]	@ (8005cb8 <TIM_OC3_SetConfig+0xe4>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d113      	bne.n	8005c8e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005c6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005c74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	695b      	ldr	r3, [r3, #20]
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	699b      	ldr	r3, [r3, #24]
 8005c86:	011b      	lsls	r3, r3, #4
 8005c88:	693a      	ldr	r2, [r7, #16]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	693a      	ldr	r2, [r7, #16]
 8005c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	68fa      	ldr	r2, [r7, #12]
 8005c98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	697a      	ldr	r2, [r7, #20]
 8005ca6:	621a      	str	r2, [r3, #32]
}
 8005ca8:	bf00      	nop
 8005caa:	371c      	adds	r7, #28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	40010000 	.word	0x40010000
 8005cb8:	40010400 	.word	0x40010400

08005cbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b087      	sub	sp, #28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	6a1b      	ldr	r3, [r3, #32]
 8005cca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a1b      	ldr	r3, [r3, #32]
 8005cd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	021b      	lsls	r3, r3, #8
 8005cfa:	68fa      	ldr	r2, [r7, #12]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005d08:	683b      	ldr	r3, [r7, #0]
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	031b      	lsls	r3, r3, #12
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a12      	ldr	r2, [pc, #72]	@ (8005d60 <TIM_OC4_SetConfig+0xa4>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d003      	beq.n	8005d24 <TIM_OC4_SetConfig+0x68>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a11      	ldr	r2, [pc, #68]	@ (8005d64 <TIM_OC4_SetConfig+0xa8>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d109      	bne.n	8005d38 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d2a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	019b      	lsls	r3, r3, #6
 8005d32:	697a      	ldr	r2, [r7, #20]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	697a      	ldr	r2, [r7, #20]
 8005d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	68fa      	ldr	r2, [r7, #12]
 8005d42:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	685a      	ldr	r2, [r3, #4]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	621a      	str	r2, [r3, #32]
}
 8005d52:	bf00      	nop
 8005d54:	371c      	adds	r7, #28
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40010000 	.word	0x40010000
 8005d64:	40010400 	.word	0x40010400

08005d68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b087      	sub	sp, #28
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	f023 0201 	bic.w	r2, r3, #1
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	011b      	lsls	r3, r3, #4
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	f023 030a 	bic.w	r3, r3, #10
 8005da4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005da6:	697a      	ldr	r2, [r7, #20]
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	693a      	ldr	r2, [r7, #16]
 8005db2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	621a      	str	r2, [r3, #32]
}
 8005dba:	bf00      	nop
 8005dbc:	371c      	adds	r7, #28
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc4:	4770      	bx	lr

08005dc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b087      	sub	sp, #28
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	60f8      	str	r0, [r7, #12]
 8005dce:	60b9      	str	r1, [r7, #8]
 8005dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6a1b      	ldr	r3, [r3, #32]
 8005dd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6a1b      	ldr	r3, [r3, #32]
 8005ddc:	f023 0210 	bic.w	r2, r3, #16
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	031b      	lsls	r3, r3, #12
 8005df6:	693a      	ldr	r2, [r7, #16]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005e02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	011b      	lsls	r3, r3, #4
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	621a      	str	r2, [r3, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr

08005e26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e26:	b480      	push	{r7}
 8005e28:	b085      	sub	sp, #20
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
 8005e2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	689b      	ldr	r3, [r3, #8]
 8005e34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e3e:	683a      	ldr	r2, [r7, #0]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	4313      	orrs	r3, r2
 8005e44:	f043 0307 	orr.w	r3, r3, #7
 8005e48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	609a      	str	r2, [r3, #8]
}
 8005e50:	bf00      	nop
 8005e52:	3714      	adds	r7, #20
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	021a      	lsls	r2, r3, #8
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	431a      	orrs	r2, r3
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	697a      	ldr	r2, [r7, #20]
 8005e8e:	609a      	str	r2, [r3, #8]
}
 8005e90:	bf00      	nop
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	f003 031f 	and.w	r3, r3, #31
 8005eae:	2201      	movs	r2, #1
 8005eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6a1a      	ldr	r2, [r3, #32]
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	43db      	mvns	r3, r3
 8005ebe:	401a      	ands	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	6a1a      	ldr	r2, [r3, #32]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f003 031f 	and.w	r3, r3, #31
 8005ece:	6879      	ldr	r1, [r7, #4]
 8005ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ed4:	431a      	orrs	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	621a      	str	r2, [r3, #32]
}
 8005eda:	bf00      	nop
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
	...

08005ee8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
 8005ef0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d101      	bne.n	8005f00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005efc:	2302      	movs	r3, #2
 8005efe:	e05a      	b.n	8005fb6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2202      	movs	r2, #2
 8005f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685b      	ldr	r3, [r3, #4]
 8005f16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	68fa      	ldr	r2, [r7, #12]
 8005f38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a21      	ldr	r2, [pc, #132]	@ (8005fc4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d022      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f4c:	d01d      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d018      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a1b      	ldr	r2, [pc, #108]	@ (8005fcc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d013      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a1a      	ldr	r2, [pc, #104]	@ (8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d00e      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a18      	ldr	r2, [pc, #96]	@ (8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d009      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a17      	ldr	r2, [pc, #92]	@ (8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d004      	beq.n	8005f8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a15      	ldr	r2, [pc, #84]	@ (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d10c      	bne.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	68ba      	ldr	r2, [r7, #8]
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fb4:	2300      	movs	r3, #0
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3714      	adds	r7, #20
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	40010000 	.word	0x40010000
 8005fc8:	40000400 	.word	0x40000400
 8005fcc:	40000800 	.word	0x40000800
 8005fd0:	40000c00 	.word	0x40000c00
 8005fd4:	40010400 	.word	0x40010400
 8005fd8:	40014000 	.word	0x40014000
 8005fdc:	40001800 	.word	0x40001800

08005fe0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e03d      	b.n	8006078 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	4313      	orrs	r3, r2
 800601e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	4313      	orrs	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4313      	orrs	r3, r2
 800603a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	695b      	ldr	r3, [r3, #20]
 8006054:	4313      	orrs	r3, r2
 8006056:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	69db      	ldr	r3, [r3, #28]
 8006062:	4313      	orrs	r3, r2
 8006064:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68fa      	ldr	r2, [r7, #12]
 800606c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2200      	movs	r2, #0
 8006072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006076:	2300      	movs	r3, #0
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b082      	sub	sp, #8
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e042      	b.n	800611c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800609c:	b2db      	uxtb	r3, r3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d106      	bne.n	80060b0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7fc fe90 	bl	8002dd0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2224      	movs	r2, #36	@ 0x24
 80060b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	68da      	ldr	r2, [r3, #12]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80060c6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80060c8:	6878      	ldr	r0, [r7, #4]
 80060ca:	f001 f9a5 	bl	8007418 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	691a      	ldr	r2, [r3, #16]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80060dc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	695a      	ldr	r2, [r3, #20]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060ec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	68da      	ldr	r2, [r3, #12]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060fc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2220      	movs	r2, #32
 8006108:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2220      	movs	r2, #32
 8006110:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2200      	movs	r2, #0
 8006118:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3708      	adds	r7, #8
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}

08006124 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b08a      	sub	sp, #40	@ 0x28
 8006128:	af02      	add	r7, sp, #8
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	60b9      	str	r1, [r7, #8]
 800612e:	603b      	str	r3, [r7, #0]
 8006130:	4613      	mov	r3, r2
 8006132:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006134:	2300      	movs	r3, #0
 8006136:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b20      	cmp	r3, #32
 8006142:	d175      	bne.n	8006230 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d002      	beq.n	8006150 <HAL_UART_Transmit+0x2c>
 800614a:	88fb      	ldrh	r3, [r7, #6]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d101      	bne.n	8006154 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006150:	2301      	movs	r3, #1
 8006152:	e06e      	b.n	8006232 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2200      	movs	r2, #0
 8006158:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	2221      	movs	r2, #33	@ 0x21
 800615e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006162:	f7fd f95f 	bl	8003424 <HAL_GetTick>
 8006166:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	88fa      	ldrh	r2, [r7, #6]
 800616c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	88fa      	ldrh	r2, [r7, #6]
 8006172:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800617c:	d108      	bne.n	8006190 <HAL_UART_Transmit+0x6c>
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d104      	bne.n	8006190 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006186:	2300      	movs	r3, #0
 8006188:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	61bb      	str	r3, [r7, #24]
 800618e:	e003      	b.n	8006198 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006194:	2300      	movs	r3, #0
 8006196:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006198:	e02e      	b.n	80061f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	2200      	movs	r2, #0
 80061a2:	2180      	movs	r1, #128	@ 0x80
 80061a4:	68f8      	ldr	r0, [r7, #12]
 80061a6:	f000 fe3c 	bl	8006e22 <UART_WaitOnFlagUntilTimeout>
 80061aa:	4603      	mov	r3, r0
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d005      	beq.n	80061bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e03a      	b.n	8006232 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10b      	bne.n	80061da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061c2:	69bb      	ldr	r3, [r7, #24]
 80061c4:	881b      	ldrh	r3, [r3, #0]
 80061c6:	461a      	mov	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	3302      	adds	r3, #2
 80061d6:	61bb      	str	r3, [r7, #24]
 80061d8:	e007      	b.n	80061ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	781a      	ldrb	r2, [r3, #0]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	3301      	adds	r3, #1
 80061e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	3b01      	subs	r3, #1
 80061f2:	b29a      	uxth	r2, r3
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1cb      	bne.n	800619a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	2200      	movs	r2, #0
 800620a:	2140      	movs	r1, #64	@ 0x40
 800620c:	68f8      	ldr	r0, [r7, #12]
 800620e:	f000 fe08 	bl	8006e22 <UART_WaitOnFlagUntilTimeout>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d005      	beq.n	8006224 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	2220      	movs	r2, #32
 800621c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e006      	b.n	8006232 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2220      	movs	r2, #32
 8006228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800622c:	2300      	movs	r3, #0
 800622e:	e000      	b.n	8006232 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006230:	2302      	movs	r3, #2
  }
}
 8006232:	4618      	mov	r0, r3
 8006234:	3720      	adds	r7, #32
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}

0800623a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800623a:	b480      	push	{r7}
 800623c:	b085      	sub	sp, #20
 800623e:	af00      	add	r7, sp, #0
 8006240:	60f8      	str	r0, [r7, #12]
 8006242:	60b9      	str	r1, [r7, #8]
 8006244:	4613      	mov	r3, r2
 8006246:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800624e:	b2db      	uxtb	r3, r3
 8006250:	2b20      	cmp	r3, #32
 8006252:	d121      	bne.n	8006298 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d002      	beq.n	8006260 <HAL_UART_Transmit_IT+0x26>
 800625a:	88fb      	ldrh	r3, [r7, #6]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d101      	bne.n	8006264 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e01a      	b.n	800629a <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	88fa      	ldrh	r2, [r7, #6]
 800626e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	88fa      	ldrh	r2, [r7, #6]
 8006274:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2221      	movs	r2, #33	@ 0x21
 8006280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	68da      	ldr	r2, [r3, #12]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006292:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006294:	2300      	movs	r3, #0
 8006296:	e000      	b.n	800629a <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006298:	2302      	movs	r3, #2
  }
}
 800629a:	4618      	mov	r0, r3
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b084      	sub	sp, #16
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	60b9      	str	r1, [r7, #8]
 80062b0:	4613      	mov	r3, r2
 80062b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062ba:	b2db      	uxtb	r3, r3
 80062bc:	2b20      	cmp	r3, #32
 80062be:	d112      	bne.n	80062e6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d002      	beq.n	80062cc <HAL_UART_Receive_IT+0x26>
 80062c6:	88fb      	ldrh	r3, [r7, #6]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d101      	bne.n	80062d0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e00b      	b.n	80062e8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062d6:	88fb      	ldrh	r3, [r7, #6]
 80062d8:	461a      	mov	r2, r3
 80062da:	68b9      	ldr	r1, [r7, #8]
 80062dc:	68f8      	ldr	r0, [r7, #12]
 80062de:	f000 fdf9 	bl	8006ed4 <UART_Start_Receive_IT>
 80062e2:	4603      	mov	r3, r0
 80062e4:	e000      	b.n	80062e8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80062e6:	2302      	movs	r3, #2
  }
}
 80062e8:	4618      	mov	r0, r3
 80062ea:	3710      	adds	r7, #16
 80062ec:	46bd      	mov	sp, r7
 80062ee:	bd80      	pop	{r7, pc}

080062f0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08c      	sub	sp, #48	@ 0x30
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	4613      	mov	r3, r2
 80062fc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b20      	cmp	r3, #32
 8006308:	d162      	bne.n	80063d0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d002      	beq.n	8006316 <HAL_UART_Transmit_DMA+0x26>
 8006310:	88fb      	ldrh	r3, [r7, #6]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d101      	bne.n	800631a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e05b      	b.n	80063d2 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	88fa      	ldrh	r2, [r7, #6]
 8006324:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	88fa      	ldrh	r2, [r7, #6]
 800632a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2221      	movs	r2, #33	@ 0x21
 8006336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800633e:	4a27      	ldr	r2, [pc, #156]	@ (80063dc <HAL_UART_Transmit_DMA+0xec>)
 8006340:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006346:	4a26      	ldr	r2, [pc, #152]	@ (80063e0 <HAL_UART_Transmit_DMA+0xf0>)
 8006348:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800634e:	4a25      	ldr	r2, [pc, #148]	@ (80063e4 <HAL_UART_Transmit_DMA+0xf4>)
 8006350:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006356:	2200      	movs	r2, #0
 8006358:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800635a:	f107 0308 	add.w	r3, r7, #8
 800635e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006366:	6819      	ldr	r1, [r3, #0]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	3304      	adds	r3, #4
 800636e:	461a      	mov	r2, r3
 8006370:	88fb      	ldrh	r3, [r7, #6]
 8006372:	f7fd fe47 	bl	8004004 <HAL_DMA_Start_IT>
 8006376:	4603      	mov	r3, r0
 8006378:	2b00      	cmp	r3, #0
 800637a:	d008      	beq.n	800638e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2210      	movs	r2, #16
 8006380:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2220      	movs	r2, #32
 8006386:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	e021      	b.n	80063d2 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006396:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	3314      	adds	r3, #20
 800639e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	e853 3f00 	ldrex	r3, [r3]
 80063a6:	617b      	str	r3, [r7, #20]
   return(result);
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	3314      	adds	r3, #20
 80063b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80063b8:	627a      	str	r2, [r7, #36]	@ 0x24
 80063ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063bc:	6a39      	ldr	r1, [r7, #32]
 80063be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063c0:	e841 2300 	strex	r3, r2, [r1]
 80063c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80063c6:	69fb      	ldr	r3, [r7, #28]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1e5      	bne.n	8006398 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80063cc:	2300      	movs	r3, #0
 80063ce:	e000      	b.n	80063d2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80063d0:	2302      	movs	r3, #2
  }
}
 80063d2:	4618      	mov	r0, r3
 80063d4:	3730      	adds	r7, #48	@ 0x30
 80063d6:	46bd      	mov	sp, r7
 80063d8:	bd80      	pop	{r7, pc}
 80063da:	bf00      	nop
 80063dc:	08006b71 	.word	0x08006b71
 80063e0:	08006c0b 	.word	0x08006c0b
 80063e4:	08006d8f 	.word	0x08006d8f

080063e8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	4613      	mov	r3, r2
 80063f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b20      	cmp	r3, #32
 8006400:	d112      	bne.n	8006428 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d002      	beq.n	800640e <HAL_UART_Receive_DMA+0x26>
 8006408:	88fb      	ldrh	r3, [r7, #6]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d101      	bne.n	8006412 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e00b      	b.n	800642a <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006418:	88fb      	ldrh	r3, [r7, #6]
 800641a:	461a      	mov	r2, r3
 800641c:	68b9      	ldr	r1, [r7, #8]
 800641e:	68f8      	ldr	r0, [r7, #12]
 8006420:	f000 fd92 	bl	8006f48 <UART_Start_Receive_DMA>
 8006424:	4603      	mov	r3, r0
 8006426:	e000      	b.n	800642a <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006428:	2302      	movs	r3, #2
  }
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b088      	sub	sp, #32
 8006436:	af00      	add	r7, sp, #0
 8006438:	60f8      	str	r0, [r7, #12]
 800643a:	60b9      	str	r1, [r7, #8]
 800643c:	603b      	str	r3, [r7, #0]
 800643e:	4613      	mov	r3, r2
 8006440:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006448:	b2db      	uxtb	r3, r3
 800644a:	2b20      	cmp	r3, #32
 800644c:	f040 80c0 	bne.w	80065d0 <HAL_UARTEx_ReceiveToIdle+0x19e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d002      	beq.n	800645c <HAL_UARTEx_ReceiveToIdle+0x2a>
 8006456:	88fb      	ldrh	r3, [r7, #6]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d101      	bne.n	8006460 <HAL_UARTEx_ReceiveToIdle+0x2e>
    {
      return  HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e0b8      	b.n	80065d2 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	2200      	movs	r2, #0
 8006464:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	2222      	movs	r2, #34	@ 0x22
 800646a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2201      	movs	r2, #1
 8006472:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800647a:	f7fc ffd3 	bl	8003424 <HAL_GetTick>
 800647e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	88fa      	ldrh	r2, [r7, #6]
 8006484:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	88fa      	ldrh	r2, [r7, #6]
 800648a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006494:	d108      	bne.n	80064a8 <HAL_UARTEx_ReceiveToIdle+0x76>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	691b      	ldr	r3, [r3, #16]
 800649a:	2b00      	cmp	r3, #0
 800649c:	d104      	bne.n	80064a8 <HAL_UARTEx_ReceiveToIdle+0x76>
    {
      pdata8bits  = NULL;
 800649e:	2300      	movs	r3, #0
 80064a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	e003      	b.n	80064b0 <HAL_UARTEx_ReceiveToIdle+0x7e>
    }
    else
    {
      pdata8bits  = pData;
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064ac:	2300      	movs	r3, #0
 80064ae:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	2200      	movs	r2, #0
 80064b4:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80064b6:	e077      	b.n	80065a8 <HAL_UARTEx_ReceiveToIdle+0x176>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f003 0310 	and.w	r3, r3, #16
 80064c2:	2b10      	cmp	r3, #16
 80064c4:	d117      	bne.n	80064f6 <HAL_UARTEx_ReceiveToIdle+0xc4>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 80064c6:	2300      	movs	r3, #0
 80064c8:	613b      	str	r3, [r7, #16]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	613b      	str	r3, [r7, #16]
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	613b      	str	r3, [r7, #16]
 80064da:	693b      	ldr	r3, [r7, #16]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 80064dc:	683b      	ldr	r3, [r7, #0]
 80064de:	881b      	ldrh	r3, [r3, #0]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d008      	beq.n	80064f6 <HAL_UARTEx_ReceiveToIdle+0xc4>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2202      	movs	r2, #2
 80064e8:	635a      	str	r2, [r3, #52]	@ 0x34
          huart->RxState = HAL_UART_STATE_READY;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2220      	movs	r2, #32
 80064ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_OK;
 80064f2:	2300      	movs	r3, #0
 80064f4:	e06d      	b.n	80065d2 <HAL_UARTEx_ReceiveToIdle+0x1a0>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 0320 	and.w	r3, r3, #32
 8006500:	2b20      	cmp	r3, #32
 8006502:	d13c      	bne.n	800657e <HAL_UARTEx_ReceiveToIdle+0x14c>
      {
        if (pdata8bits == NULL)
 8006504:	69fb      	ldr	r3, [r7, #28]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d10c      	bne.n	8006524 <HAL_UARTEx_ReceiveToIdle+0xf2>
        {
          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	b29b      	uxth	r3, r3
 8006512:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006516:	b29a      	uxth	r2, r3
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	3302      	adds	r3, #2
 8006520:	61bb      	str	r3, [r7, #24]
 8006522:	e01f      	b.n	8006564 <HAL_UARTEx_ReceiveToIdle+0x132>
        }
        else
        {
          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	689b      	ldr	r3, [r3, #8]
 8006528:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800652c:	d007      	beq.n	800653e <HAL_UARTEx_ReceiveToIdle+0x10c>
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d10a      	bne.n	800654c <HAL_UARTEx_ReceiveToIdle+0x11a>
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d106      	bne.n	800654c <HAL_UARTEx_ReceiveToIdle+0x11a>
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	b2da      	uxtb	r2, r3
 8006546:	69fb      	ldr	r3, [r7, #28]
 8006548:	701a      	strb	r2, [r3, #0]
 800654a:	e008      	b.n	800655e <HAL_UARTEx_ReceiveToIdle+0x12c>
          }
          else
          {
            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	b2db      	uxtb	r3, r3
 8006554:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006558:	b2da      	uxtb	r2, r3
 800655a:	69fb      	ldr	r3, [r7, #28]
 800655c:	701a      	strb	r2, [r3, #0]
          }

          pdata8bits++;
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	3301      	adds	r3, #1
 8006562:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	881b      	ldrh	r3, [r3, #0]
 8006568:	3301      	adds	r3, #1
 800656a:	b29a      	uxth	r2, r3
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006574:	b29b      	uxth	r3, r3
 8006576:	3b01      	subs	r3, #1
 8006578:	b29a      	uxth	r2, r3
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	85da      	strh	r2, [r3, #46]	@ 0x2e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800657e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006584:	d010      	beq.n	80065a8 <HAL_UARTEx_ReceiveToIdle+0x176>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006586:	f7fc ff4d 	bl	8003424 <HAL_GetTick>
 800658a:	4602      	mov	r2, r0
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	1ad3      	subs	r3, r2, r3
 8006590:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006592:	429a      	cmp	r2, r3
 8006594:	d302      	bcc.n	800659c <HAL_UARTEx_ReceiveToIdle+0x16a>
 8006596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006598:	2b00      	cmp	r3, #0
 800659a:	d105      	bne.n	80065a8 <HAL_UARTEx_ReceiveToIdle+0x176>
        {
          huart->RxState = HAL_UART_STATE_READY;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2220      	movs	r2, #32
 80065a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          return HAL_TIMEOUT;
 80065a4:	2303      	movs	r3, #3
 80065a6:	e014      	b.n	80065d2 <HAL_UARTEx_ReceiveToIdle+0x1a0>
    while (huart->RxXferCount > 0U)
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d182      	bne.n	80064b8 <HAL_UARTEx_ReceiveToIdle+0x86>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	1ad3      	subs	r3, r2, r3
 80065be:	b29a      	uxth	r2, r3
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e000      	b.n	80065d2 <HAL_UARTEx_ReceiveToIdle+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 80065d0:	2302      	movs	r3, #2
  }
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3720      	adds	r7, #32
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
	...

080065dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b0ba      	sub	sp, #232	@ 0xe8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	68db      	ldr	r3, [r3, #12]
 80065f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	695b      	ldr	r3, [r3, #20]
 80065fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006602:	2300      	movs	r3, #0
 8006604:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006608:	2300      	movs	r3, #0
 800660a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800660e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006612:	f003 030f 	and.w	r3, r3, #15
 8006616:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800661a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10f      	bne.n	8006642 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006626:	f003 0320 	and.w	r3, r3, #32
 800662a:	2b00      	cmp	r3, #0
 800662c:	d009      	beq.n	8006642 <HAL_UART_IRQHandler+0x66>
 800662e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006632:	f003 0320 	and.w	r3, r3, #32
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f000 fe2e 	bl	800729c <UART_Receive_IT>
      return;
 8006640:	e273      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006642:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006646:	2b00      	cmp	r3, #0
 8006648:	f000 80de 	beq.w	8006808 <HAL_UART_IRQHandler+0x22c>
 800664c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006650:	f003 0301 	and.w	r3, r3, #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d106      	bne.n	8006666 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800665c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006660:	2b00      	cmp	r3, #0
 8006662:	f000 80d1 	beq.w	8006808 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b00      	cmp	r3, #0
 8006670:	d00b      	beq.n	800668a <HAL_UART_IRQHandler+0xae>
 8006672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800667a:	2b00      	cmp	r3, #0
 800667c:	d005      	beq.n	800668a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006682:	f043 0201 	orr.w	r2, r3, #1
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800668a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00b      	beq.n	80066ae <HAL_UART_IRQHandler+0xd2>
 8006696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800669a:	f003 0301 	and.w	r3, r3, #1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d005      	beq.n	80066ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066a6:	f043 0202 	orr.w	r2, r3, #2
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80066ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066b2:	f003 0302 	and.w	r3, r3, #2
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00b      	beq.n	80066d2 <HAL_UART_IRQHandler+0xf6>
 80066ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d005      	beq.n	80066d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ca:	f043 0204 	orr.w	r2, r3, #4
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80066d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066d6:	f003 0308 	and.w	r3, r3, #8
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d011      	beq.n	8006702 <HAL_UART_IRQHandler+0x126>
 80066de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066e2:	f003 0320 	and.w	r3, r3, #32
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d105      	bne.n	80066f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80066ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d005      	beq.n	8006702 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066fa:	f043 0208 	orr.w	r2, r3, #8
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006706:	2b00      	cmp	r3, #0
 8006708:	f000 820a 	beq.w	8006b20 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800670c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006710:	f003 0320 	and.w	r3, r3, #32
 8006714:	2b00      	cmp	r3, #0
 8006716:	d008      	beq.n	800672a <HAL_UART_IRQHandler+0x14e>
 8006718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800671c:	f003 0320 	and.w	r3, r3, #32
 8006720:	2b00      	cmp	r3, #0
 8006722:	d002      	beq.n	800672a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 fdb9 	bl	800729c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	695b      	ldr	r3, [r3, #20]
 8006730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006734:	2b40      	cmp	r3, #64	@ 0x40
 8006736:	bf0c      	ite	eq
 8006738:	2301      	moveq	r3, #1
 800673a:	2300      	movne	r3, #0
 800673c:	b2db      	uxtb	r3, r3
 800673e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006746:	f003 0308 	and.w	r3, r3, #8
 800674a:	2b00      	cmp	r3, #0
 800674c:	d103      	bne.n	8006756 <HAL_UART_IRQHandler+0x17a>
 800674e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006752:	2b00      	cmp	r3, #0
 8006754:	d04f      	beq.n	80067f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fcc4 	bl	80070e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	695b      	ldr	r3, [r3, #20]
 8006762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006766:	2b40      	cmp	r3, #64	@ 0x40
 8006768:	d141      	bne.n	80067ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	3314      	adds	r3, #20
 8006770:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006774:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006778:	e853 3f00 	ldrex	r3, [r3]
 800677c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006780:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3314      	adds	r3, #20
 8006792:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006796:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800679a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1d9      	bne.n	800676a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d013      	beq.n	80067e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067c2:	4a8a      	ldr	r2, [pc, #552]	@ (80069ec <HAL_UART_IRQHandler+0x410>)
 80067c4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7fd fce2 	bl	8004194 <HAL_DMA_Abort_IT>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d016      	beq.n	8006804 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80067e0:	4610      	mov	r0, r2
 80067e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067e4:	e00e      	b.n	8006804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f7fc f92c 	bl	8002a44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067ec:	e00a      	b.n	8006804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f7fc f928 	bl	8002a44 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067f4:	e006      	b.n	8006804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f7fc f924 	bl	8002a44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006802:	e18d      	b.n	8006b20 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006804:	bf00      	nop
    return;
 8006806:	e18b      	b.n	8006b20 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680c:	2b01      	cmp	r3, #1
 800680e:	f040 8167 	bne.w	8006ae0 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006816:	f003 0310 	and.w	r3, r3, #16
 800681a:	2b00      	cmp	r3, #0
 800681c:	f000 8160 	beq.w	8006ae0 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006824:	f003 0310 	and.w	r3, r3, #16
 8006828:	2b00      	cmp	r3, #0
 800682a:	f000 8159 	beq.w	8006ae0 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800682e:	2300      	movs	r3, #0
 8006830:	60bb      	str	r3, [r7, #8]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	60bb      	str	r3, [r7, #8]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	60bb      	str	r3, [r7, #8]
 8006842:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800684e:	2b40      	cmp	r3, #64	@ 0x40
 8006850:	f040 80ce 	bne.w	80069f0 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	685b      	ldr	r3, [r3, #4]
 800685c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006860:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006864:	2b00      	cmp	r3, #0
 8006866:	f000 80a9 	beq.w	80069bc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800686e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006872:	429a      	cmp	r2, r3
 8006874:	f080 80a2 	bcs.w	80069bc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800687e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006884:	69db      	ldr	r3, [r3, #28]
 8006886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800688a:	f000 8088 	beq.w	800699e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	330c      	adds	r3, #12
 8006894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006898:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800689c:	e853 3f00 	ldrex	r3, [r3]
 80068a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	330c      	adds	r3, #12
 80068b6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80068ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80068be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068c2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068c6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068ca:	e841 2300 	strex	r3, r2, [r1]
 80068ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1d9      	bne.n	800688e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	3314      	adds	r3, #20
 80068e0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068e4:	e853 3f00 	ldrex	r3, [r3]
 80068e8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80068ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80068ec:	f023 0301 	bic.w	r3, r3, #1
 80068f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	3314      	adds	r3, #20
 80068fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80068fe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006902:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006904:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006906:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800690a:	e841 2300 	strex	r3, r2, [r1]
 800690e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006912:	2b00      	cmp	r3, #0
 8006914:	d1e1      	bne.n	80068da <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	3314      	adds	r3, #20
 800691c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800691e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006920:	e853 3f00 	ldrex	r3, [r3]
 8006924:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006926:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006928:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800692c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	3314      	adds	r3, #20
 8006936:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800693a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800693c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800693e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006940:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006942:	e841 2300 	strex	r3, r2, [r1]
 8006946:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006948:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1e3      	bne.n	8006916 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2220      	movs	r2, #32
 8006952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	330c      	adds	r3, #12
 8006962:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800696c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800696e:	f023 0310 	bic.w	r3, r3, #16
 8006972:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	330c      	adds	r3, #12
 800697c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006980:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006982:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006984:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006986:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006988:	e841 2300 	strex	r3, r2, [r1]
 800698c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800698e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006990:	2b00      	cmp	r3, #0
 8006992:	d1e3      	bne.n	800695c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006998:	4618      	mov	r0, r3
 800699a:	f7fd fb8b 	bl	80040b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2202      	movs	r2, #2
 80069a2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069ac:	b29b      	uxth	r3, r3
 80069ae:	1ad3      	subs	r3, r2, r3
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	4619      	mov	r1, r3
 80069b4:	6878      	ldr	r0, [r7, #4]
 80069b6:	f000 f8cf 	bl	8006b58 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80069ba:	e0b3      	b.n	8006b24 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069c0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069c4:	429a      	cmp	r2, r3
 80069c6:	f040 80ad 	bne.w	8006b24 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ce:	69db      	ldr	r3, [r3, #28]
 80069d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069d4:	f040 80a6 	bne.w	8006b24 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2202      	movs	r2, #2
 80069dc:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80069e2:	4619      	mov	r1, r3
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 f8b7 	bl	8006b58 <HAL_UARTEx_RxEventCallback>
      return;
 80069ea:	e09b      	b.n	8006b24 <HAL_UART_IRQHandler+0x548>
 80069ec:	080071ab 	.word	0x080071ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 808e 	beq.w	8006b28 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006a0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 8089 	beq.w	8006b28 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	330c      	adds	r3, #12
 8006a1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a20:	e853 3f00 	ldrex	r3, [r3]
 8006a24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	330c      	adds	r3, #12
 8006a36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006a3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006a3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a42:	e841 2300 	strex	r3, r2, [r1]
 8006a46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1e3      	bne.n	8006a16 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	3314      	adds	r3, #20
 8006a54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a58:	e853 3f00 	ldrex	r3, [r3]
 8006a5c:	623b      	str	r3, [r7, #32]
   return(result);
 8006a5e:	6a3b      	ldr	r3, [r7, #32]
 8006a60:	f023 0301 	bic.w	r3, r3, #1
 8006a64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	3314      	adds	r3, #20
 8006a6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a72:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a7a:	e841 2300 	strex	r3, r2, [r1]
 8006a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1e3      	bne.n	8006a4e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	330c      	adds	r3, #12
 8006a9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	e853 3f00 	ldrex	r3, [r3]
 8006aa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f023 0310 	bic.w	r3, r3, #16
 8006aaa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	330c      	adds	r3, #12
 8006ab4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006ab8:	61fa      	str	r2, [r7, #28]
 8006aba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006abc:	69b9      	ldr	r1, [r7, #24]
 8006abe:	69fa      	ldr	r2, [r7, #28]
 8006ac0:	e841 2300 	strex	r3, r2, [r1]
 8006ac4:	617b      	str	r3, [r7, #20]
   return(result);
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d1e3      	bne.n	8006a94 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2202      	movs	r2, #2
 8006ad0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ad2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	6878      	ldr	r0, [r7, #4]
 8006ada:	f000 f83d 	bl	8006b58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006ade:	e023      	b.n	8006b28 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006ae0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d009      	beq.n	8006b00 <HAL_UART_IRQHandler+0x524>
 8006aec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d003      	beq.n	8006b00 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 fb67 	bl	80071cc <UART_Transmit_IT>
    return;
 8006afe:	e014      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d00e      	beq.n	8006b2a <HAL_UART_IRQHandler+0x54e>
 8006b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d008      	beq.n	8006b2a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 fba7 	bl	800726c <UART_EndTransmit_IT>
    return;
 8006b1e:	e004      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
    return;
 8006b20:	bf00      	nop
 8006b22:	e002      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
      return;
 8006b24:	bf00      	nop
 8006b26:	e000      	b.n	8006b2a <HAL_UART_IRQHandler+0x54e>
      return;
 8006b28:	bf00      	nop
  }
}
 8006b2a:	37e8      	adds	r7, #232	@ 0xe8
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}

08006b30 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	460b      	mov	r3, r1
 8006b62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b090      	sub	sp, #64	@ 0x40
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d137      	bne.n	8006bfc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b8e:	2200      	movs	r2, #0
 8006b90:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006b92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	3314      	adds	r3, #20
 8006b98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	623b      	str	r3, [r7, #32]
   return(result);
 8006ba2:	6a3b      	ldr	r3, [r7, #32]
 8006ba4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ba8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	3314      	adds	r3, #20
 8006bb0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006bb2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bb6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006bb8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006bba:	e841 2300 	strex	r3, r2, [r1]
 8006bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d1e5      	bne.n	8006b92 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	330c      	adds	r3, #12
 8006bcc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	e853 3f00 	ldrex	r3, [r3]
 8006bd4:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	330c      	adds	r3, #12
 8006be4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006be6:	61fa      	str	r2, [r7, #28]
 8006be8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bea:	69b9      	ldr	r1, [r7, #24]
 8006bec:	69fa      	ldr	r2, [r7, #28]
 8006bee:	e841 2300 	strex	r3, r2, [r1]
 8006bf2:	617b      	str	r3, [r7, #20]
   return(result);
 8006bf4:	697b      	ldr	r3, [r7, #20]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1e5      	bne.n	8006bc6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006bfa:	e002      	b.n	8006c02 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006bfc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006bfe:	f7fb fee5 	bl	80029cc <HAL_UART_TxCpltCallback>
}
 8006c02:	bf00      	nop
 8006c04:	3740      	adds	r7, #64	@ 0x40
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b084      	sub	sp, #16
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c16:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f7ff ff89 	bl	8006b30 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c1e:	bf00      	nop
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}

08006c26 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c26:	b580      	push	{r7, lr}
 8006c28:	b09c      	sub	sp, #112	@ 0x70
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c32:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d172      	bne.n	8006d28 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006c42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c44:	2200      	movs	r2, #0
 8006c46:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	330c      	adds	r3, #12
 8006c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c52:	e853 3f00 	ldrex	r3, [r3]
 8006c56:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c5a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006c5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006c60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	330c      	adds	r3, #12
 8006c66:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006c68:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006c6a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c70:	e841 2300 	strex	r3, r2, [r1]
 8006c74:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d1e5      	bne.n	8006c48 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	3314      	adds	r3, #20
 8006c82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c86:	e853 3f00 	ldrex	r3, [r3]
 8006c8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8e:	f023 0301 	bic.w	r3, r3, #1
 8006c92:	667b      	str	r3, [r7, #100]	@ 0x64
 8006c94:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	3314      	adds	r3, #20
 8006c9a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006c9c:	647a      	str	r2, [r7, #68]	@ 0x44
 8006c9e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ca4:	e841 2300 	strex	r3, r2, [r1]
 8006ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d1e5      	bne.n	8006c7c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	3314      	adds	r3, #20
 8006cb6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cba:	e853 3f00 	ldrex	r3, [r3]
 8006cbe:	623b      	str	r3, [r7, #32]
   return(result);
 8006cc0:	6a3b      	ldr	r3, [r7, #32]
 8006cc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cc6:	663b      	str	r3, [r7, #96]	@ 0x60
 8006cc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	3314      	adds	r3, #20
 8006cce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006cd0:	633a      	str	r2, [r7, #48]	@ 0x30
 8006cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cd8:	e841 2300 	strex	r3, r2, [r1]
 8006cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1e5      	bne.n	8006cb0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006ce4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ce6:	2220      	movs	r2, #32
 8006ce8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d119      	bne.n	8006d28 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006cf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	330c      	adds	r3, #12
 8006cfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cfc:	693b      	ldr	r3, [r7, #16]
 8006cfe:	e853 3f00 	ldrex	r3, [r3]
 8006d02:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f023 0310 	bic.w	r3, r3, #16
 8006d0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006d0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	330c      	adds	r3, #12
 8006d12:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006d14:	61fa      	str	r2, [r7, #28]
 8006d16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d18:	69b9      	ldr	r1, [r7, #24]
 8006d1a:	69fa      	ldr	r2, [r7, #28]
 8006d1c:	e841 2300 	strex	r3, r2, [r1]
 8006d20:	617b      	str	r3, [r7, #20]
   return(result);
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1e5      	bne.n	8006cf4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d106      	bne.n	8006d44 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d3a:	4619      	mov	r1, r3
 8006d3c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d3e:	f7ff ff0b 	bl	8006b58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d42:	e002      	b.n	8006d4a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006d44:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006d46:	f7fb fe61 	bl	8002a0c <HAL_UART_RxCpltCallback>
}
 8006d4a:	bf00      	nop
 8006d4c:	3770      	adds	r7, #112	@ 0x70
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}

08006d52 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d52:	b580      	push	{r7, lr}
 8006d54:	b084      	sub	sp, #16
 8006d56:	af00      	add	r7, sp, #0
 8006d58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d5e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2201      	movs	r2, #1
 8006d64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d108      	bne.n	8006d80 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006d72:	085b      	lsrs	r3, r3, #1
 8006d74:	b29b      	uxth	r3, r3
 8006d76:	4619      	mov	r1, r3
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f7ff feed 	bl	8006b58 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d7e:	e002      	b.n	8006d86 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006d80:	68f8      	ldr	r0, [r7, #12]
 8006d82:	f7ff fedf 	bl	8006b44 <HAL_UART_RxHalfCpltCallback>
}
 8006d86:	bf00      	nop
 8006d88:	3710      	adds	r7, #16
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	bd80      	pop	{r7, pc}

08006d8e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006d8e:	b580      	push	{r7, lr}
 8006d90:	b084      	sub	sp, #16
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d9e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006daa:	2b80      	cmp	r3, #128	@ 0x80
 8006dac:	bf0c      	ite	eq
 8006dae:	2301      	moveq	r3, #1
 8006db0:	2300      	movne	r3, #0
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	2b21      	cmp	r3, #33	@ 0x21
 8006dc0:	d108      	bne.n	8006dd4 <UART_DMAError+0x46>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d005      	beq.n	8006dd4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006dce:	68b8      	ldr	r0, [r7, #8]
 8006dd0:	f000 f960 	bl	8007094 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dde:	2b40      	cmp	r3, #64	@ 0x40
 8006de0:	bf0c      	ite	eq
 8006de2:	2301      	moveq	r3, #1
 8006de4:	2300      	movne	r3, #0
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006dea:	68bb      	ldr	r3, [r7, #8]
 8006dec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b22      	cmp	r3, #34	@ 0x22
 8006df4:	d108      	bne.n	8006e08 <UART_DMAError+0x7a>
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d005      	beq.n	8006e08 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006e02:	68b8      	ldr	r0, [r7, #8]
 8006e04:	f000 f96e 	bl	80070e4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e0c:	f043 0210 	orr.w	r2, r3, #16
 8006e10:	68bb      	ldr	r3, [r7, #8]
 8006e12:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e14:	68b8      	ldr	r0, [r7, #8]
 8006e16:	f7fb fe15 	bl	8002a44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e1a:	bf00      	nop
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}

08006e22 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006e22:	b580      	push	{r7, lr}
 8006e24:	b086      	sub	sp, #24
 8006e26:	af00      	add	r7, sp, #0
 8006e28:	60f8      	str	r0, [r7, #12]
 8006e2a:	60b9      	str	r1, [r7, #8]
 8006e2c:	603b      	str	r3, [r7, #0]
 8006e2e:	4613      	mov	r3, r2
 8006e30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e32:	e03b      	b.n	8006eac <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e34:	6a3b      	ldr	r3, [r7, #32]
 8006e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e3a:	d037      	beq.n	8006eac <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e3c:	f7fc faf2 	bl	8003424 <HAL_GetTick>
 8006e40:	4602      	mov	r2, r0
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	1ad3      	subs	r3, r2, r3
 8006e46:	6a3a      	ldr	r2, [r7, #32]
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d302      	bcc.n	8006e52 <UART_WaitOnFlagUntilTimeout+0x30>
 8006e4c:	6a3b      	ldr	r3, [r7, #32]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d101      	bne.n	8006e56 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e03a      	b.n	8006ecc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68db      	ldr	r3, [r3, #12]
 8006e5c:	f003 0304 	and.w	r3, r3, #4
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d023      	beq.n	8006eac <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	2b80      	cmp	r3, #128	@ 0x80
 8006e68:	d020      	beq.n	8006eac <UART_WaitOnFlagUntilTimeout+0x8a>
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	2b40      	cmp	r3, #64	@ 0x40
 8006e6e:	d01d      	beq.n	8006eac <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0308 	and.w	r3, r3, #8
 8006e7a:	2b08      	cmp	r3, #8
 8006e7c:	d116      	bne.n	8006eac <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006e7e:	2300      	movs	r3, #0
 8006e80:	617b      	str	r3, [r7, #20]
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	617b      	str	r3, [r7, #20]
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	617b      	str	r3, [r7, #20]
 8006e92:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f000 f925 	bl	80070e4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	2208      	movs	r2, #8
 8006e9e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e00f      	b.n	8006ecc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	68ba      	ldr	r2, [r7, #8]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	bf0c      	ite	eq
 8006ebc:	2301      	moveq	r3, #1
 8006ebe:	2300      	movne	r3, #0
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	79fb      	ldrb	r3, [r7, #7]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d0b4      	beq.n	8006e34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006eca:	2300      	movs	r3, #0
}
 8006ecc:	4618      	mov	r0, r3
 8006ece:	3718      	adds	r7, #24
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	bd80      	pop	{r7, pc}

08006ed4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	60f8      	str	r0, [r7, #12]
 8006edc:	60b9      	str	r1, [r7, #8]
 8006ede:	4613      	mov	r3, r2
 8006ee0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	88fa      	ldrh	r2, [r7, #6]
 8006eec:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	88fa      	ldrh	r2, [r7, #6]
 8006ef2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2222      	movs	r2, #34	@ 0x22
 8006efe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	691b      	ldr	r3, [r3, #16]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d007      	beq.n	8006f1a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68da      	ldr	r2, [r3, #12]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f18:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	695a      	ldr	r2, [r3, #20]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f042 0201 	orr.w	r2, r2, #1
 8006f28:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68da      	ldr	r2, [r3, #12]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f042 0220 	orr.w	r2, r2, #32
 8006f38:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006f3a:	2300      	movs	r3, #0
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b098      	sub	sp, #96	@ 0x60
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	60f8      	str	r0, [r7, #12]
 8006f50:	60b9      	str	r1, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006f56:	68ba      	ldr	r2, [r7, #8]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	88fa      	ldrh	r2, [r7, #6]
 8006f60:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2222      	movs	r2, #34	@ 0x22
 8006f6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f74:	4a44      	ldr	r2, [pc, #272]	@ (8007088 <UART_Start_Receive_DMA+0x140>)
 8006f76:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7c:	4a43      	ldr	r2, [pc, #268]	@ (800708c <UART_Start_Receive_DMA+0x144>)
 8006f7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f84:	4a42      	ldr	r2, [pc, #264]	@ (8007090 <UART_Start_Receive_DMA+0x148>)
 8006f86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006f90:	f107 0308 	add.w	r3, r7, #8
 8006f94:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	3304      	adds	r3, #4
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	88fb      	ldrh	r3, [r7, #6]
 8006fa8:	f7fd f82c 	bl	8004004 <HAL_DMA_Start_IT>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d008      	beq.n	8006fc4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2210      	movs	r2, #16
 8006fb6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2220      	movs	r2, #32
 8006fbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	e05d      	b.n	8007080 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	613b      	str	r3, [r7, #16]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	613b      	str	r3, [r7, #16]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	613b      	str	r3, [r7, #16]
 8006fd8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	691b      	ldr	r3, [r3, #16]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d019      	beq.n	8007016 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	330c      	adds	r3, #12
 8006fe8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fec:	e853 3f00 	ldrex	r3, [r3]
 8006ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ff2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ff8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	330c      	adds	r3, #12
 8007000:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007002:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007004:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007006:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007008:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800700a:	e841 2300 	strex	r3, r2, [r1]
 800700e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007010:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007012:	2b00      	cmp	r3, #0
 8007014:	d1e5      	bne.n	8006fe2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	3314      	adds	r3, #20
 800701c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007020:	e853 3f00 	ldrex	r3, [r3]
 8007024:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007028:	f043 0301 	orr.w	r3, r3, #1
 800702c:	657b      	str	r3, [r7, #84]	@ 0x54
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	3314      	adds	r3, #20
 8007034:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007036:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007038:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800703a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800703c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800703e:	e841 2300 	strex	r3, r2, [r1]
 8007042:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1e5      	bne.n	8007016 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	3314      	adds	r3, #20
 8007050:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	e853 3f00 	ldrex	r3, [r3]
 8007058:	617b      	str	r3, [r7, #20]
   return(result);
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007060:	653b      	str	r3, [r7, #80]	@ 0x50
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	3314      	adds	r3, #20
 8007068:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800706a:	627a      	str	r2, [r7, #36]	@ 0x24
 800706c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706e:	6a39      	ldr	r1, [r7, #32]
 8007070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007072:	e841 2300 	strex	r3, r2, [r1]
 8007076:	61fb      	str	r3, [r7, #28]
   return(result);
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d1e5      	bne.n	800704a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3760      	adds	r7, #96	@ 0x60
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	08006c27 	.word	0x08006c27
 800708c:	08006d53 	.word	0x08006d53
 8007090:	08006d8f 	.word	0x08006d8f

08007094 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007094:	b480      	push	{r7}
 8007096:	b089      	sub	sp, #36	@ 0x24
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	330c      	adds	r3, #12
 80070a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	e853 3f00 	ldrex	r3, [r3]
 80070aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80070b2:	61fb      	str	r3, [r7, #28]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	330c      	adds	r3, #12
 80070ba:	69fa      	ldr	r2, [r7, #28]
 80070bc:	61ba      	str	r2, [r7, #24]
 80070be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c0:	6979      	ldr	r1, [r7, #20]
 80070c2:	69ba      	ldr	r2, [r7, #24]
 80070c4:	e841 2300 	strex	r3, r2, [r1]
 80070c8:	613b      	str	r3, [r7, #16]
   return(result);
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d1e5      	bne.n	800709c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2220      	movs	r2, #32
 80070d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80070d8:	bf00      	nop
 80070da:	3724      	adds	r7, #36	@ 0x24
 80070dc:	46bd      	mov	sp, r7
 80070de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e2:	4770      	bx	lr

080070e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b095      	sub	sp, #84	@ 0x54
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	330c      	adds	r3, #12
 80070f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070f6:	e853 3f00 	ldrex	r3, [r3]
 80070fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	330c      	adds	r3, #12
 800710a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800710c:	643a      	str	r2, [r7, #64]	@ 0x40
 800710e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007110:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007112:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007114:	e841 2300 	strex	r3, r2, [r1]
 8007118:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800711a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1e5      	bne.n	80070ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	3314      	adds	r3, #20
 8007126:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007128:	6a3b      	ldr	r3, [r7, #32]
 800712a:	e853 3f00 	ldrex	r3, [r3]
 800712e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007130:	69fb      	ldr	r3, [r7, #28]
 8007132:	f023 0301 	bic.w	r3, r3, #1
 8007136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	3314      	adds	r3, #20
 800713e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007140:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007148:	e841 2300 	strex	r3, r2, [r1]
 800714c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800714e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007150:	2b00      	cmp	r3, #0
 8007152:	d1e5      	bne.n	8007120 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007158:	2b01      	cmp	r3, #1
 800715a:	d119      	bne.n	8007190 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	330c      	adds	r3, #12
 8007162:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	e853 3f00 	ldrex	r3, [r3]
 800716a:	60bb      	str	r3, [r7, #8]
   return(result);
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	f023 0310 	bic.w	r3, r3, #16
 8007172:	647b      	str	r3, [r7, #68]	@ 0x44
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	330c      	adds	r3, #12
 800717a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800717c:	61ba      	str	r2, [r7, #24]
 800717e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007180:	6979      	ldr	r1, [r7, #20]
 8007182:	69ba      	ldr	r2, [r7, #24]
 8007184:	e841 2300 	strex	r3, r2, [r1]
 8007188:	613b      	str	r3, [r7, #16]
   return(result);
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1e5      	bne.n	800715c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2220      	movs	r2, #32
 8007194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800719e:	bf00      	nop
 80071a0:	3754      	adds	r7, #84	@ 0x54
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr

080071aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071aa:	b580      	push	{r7, lr}
 80071ac:	b084      	sub	sp, #16
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	2200      	movs	r2, #0
 80071bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071be:	68f8      	ldr	r0, [r7, #12]
 80071c0:	f7fb fc40 	bl	8002a44 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071c4:	bf00      	nop
 80071c6:	3710      	adds	r7, #16
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b085      	sub	sp, #20
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b21      	cmp	r3, #33	@ 0x21
 80071de:	d13e      	bne.n	800725e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071e8:	d114      	bne.n	8007214 <UART_Transmit_IT+0x48>
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d110      	bne.n	8007214 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	881b      	ldrh	r3, [r3, #0]
 80071fc:	461a      	mov	r2, r3
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007206:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	1c9a      	adds	r2, r3, #2
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	621a      	str	r2, [r3, #32]
 8007212:	e008      	b.n	8007226 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6a1b      	ldr	r3, [r3, #32]
 8007218:	1c59      	adds	r1, r3, #1
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	6211      	str	r1, [r2, #32]
 800721e:	781a      	ldrb	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800722a:	b29b      	uxth	r3, r3
 800722c:	3b01      	subs	r3, #1
 800722e:	b29b      	uxth	r3, r3
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	4619      	mov	r1, r3
 8007234:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007236:	2b00      	cmp	r3, #0
 8007238:	d10f      	bne.n	800725a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68da      	ldr	r2, [r3, #12]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007248:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68da      	ldr	r2, [r3, #12]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007258:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800725a:	2300      	movs	r3, #0
 800725c:	e000      	b.n	8007260 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800725e:	2302      	movs	r3, #2
  }
}
 8007260:	4618      	mov	r0, r3
 8007262:	3714      	adds	r7, #20
 8007264:	46bd      	mov	sp, r7
 8007266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726a:	4770      	bx	lr

0800726c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	68da      	ldr	r2, [r3, #12]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007282:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2220      	movs	r2, #32
 8007288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	f7fb fb9d 	bl	80029cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007292:	2300      	movs	r3, #0
}
 8007294:	4618      	mov	r0, r3
 8007296:	3708      	adds	r7, #8
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08c      	sub	sp, #48	@ 0x30
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80072a4:	2300      	movs	r3, #0
 80072a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80072a8:	2300      	movs	r3, #0
 80072aa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b22      	cmp	r3, #34	@ 0x22
 80072b6:	f040 80aa 	bne.w	800740e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c2:	d115      	bne.n	80072f0 <UART_Receive_IT+0x54>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	691b      	ldr	r3, [r3, #16]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d111      	bne.n	80072f0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072d0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	b29b      	uxth	r3, r3
 80072da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072de:	b29a      	uxth	r2, r3
 80072e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e8:	1c9a      	adds	r2, r3, #2
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80072ee:	e024      	b.n	800733a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072fe:	d007      	beq.n	8007310 <UART_Receive_IT+0x74>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10a      	bne.n	800731e <UART_Receive_IT+0x82>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	691b      	ldr	r3, [r3, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d106      	bne.n	800731e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	b2da      	uxtb	r2, r3
 8007318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800731a:	701a      	strb	r2, [r3, #0]
 800731c:	e008      	b.n	8007330 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	685b      	ldr	r3, [r3, #4]
 8007324:	b2db      	uxtb	r3, r3
 8007326:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800732a:	b2da      	uxtb	r2, r3
 800732c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800732e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007334:	1c5a      	adds	r2, r3, #1
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800733e:	b29b      	uxth	r3, r3
 8007340:	3b01      	subs	r3, #1
 8007342:	b29b      	uxth	r3, r3
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	4619      	mov	r1, r3
 8007348:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800734a:	2b00      	cmp	r3, #0
 800734c:	d15d      	bne.n	800740a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	68da      	ldr	r2, [r3, #12]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	f022 0220 	bic.w	r2, r2, #32
 800735c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	68da      	ldr	r2, [r3, #12]
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800736c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	695a      	ldr	r2, [r3, #20]
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f022 0201 	bic.w	r2, r2, #1
 800737c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2220      	movs	r2, #32
 8007382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007390:	2b01      	cmp	r3, #1
 8007392:	d135      	bne.n	8007400 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2200      	movs	r2, #0
 8007398:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	330c      	adds	r3, #12
 80073a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	e853 3f00 	ldrex	r3, [r3]
 80073a8:	613b      	str	r3, [r7, #16]
   return(result);
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	f023 0310 	bic.w	r3, r3, #16
 80073b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	330c      	adds	r3, #12
 80073b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073ba:	623a      	str	r2, [r7, #32]
 80073bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073be:	69f9      	ldr	r1, [r7, #28]
 80073c0:	6a3a      	ldr	r2, [r7, #32]
 80073c2:	e841 2300 	strex	r3, r2, [r1]
 80073c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1e5      	bne.n	800739a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 0310 	and.w	r3, r3, #16
 80073d8:	2b10      	cmp	r3, #16
 80073da:	d10a      	bne.n	80073f2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073dc:	2300      	movs	r3, #0
 80073de:	60fb      	str	r3, [r7, #12]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	60fb      	str	r3, [r7, #12]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	685b      	ldr	r3, [r3, #4]
 80073ee:	60fb      	str	r3, [r7, #12]
 80073f0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80073f6:	4619      	mov	r1, r3
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f7ff fbad 	bl	8006b58 <HAL_UARTEx_RxEventCallback>
 80073fe:	e002      	b.n	8007406 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f7fb fb03 	bl	8002a0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007406:	2300      	movs	r3, #0
 8007408:	e002      	b.n	8007410 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800740a:	2300      	movs	r3, #0
 800740c:	e000      	b.n	8007410 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800740e:	2302      	movs	r3, #2
  }
}
 8007410:	4618      	mov	r0, r3
 8007412:	3730      	adds	r7, #48	@ 0x30
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}

08007418 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007418:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800741c:	b0c0      	sub	sp, #256	@ 0x100
 800741e:	af00      	add	r7, sp, #0
 8007420:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007434:	68d9      	ldr	r1, [r3, #12]
 8007436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	ea40 0301 	orr.w	r3, r0, r1
 8007440:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007446:	689a      	ldr	r2, [r3, #8]
 8007448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	431a      	orrs	r2, r3
 8007450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007454:	695b      	ldr	r3, [r3, #20]
 8007456:	431a      	orrs	r2, r3
 8007458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	4313      	orrs	r3, r2
 8007460:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	68db      	ldr	r3, [r3, #12]
 800746c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007470:	f021 010c 	bic.w	r1, r1, #12
 8007474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800747e:	430b      	orrs	r3, r1
 8007480:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007482:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800748e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007492:	6999      	ldr	r1, [r3, #24]
 8007494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007498:	681a      	ldr	r2, [r3, #0]
 800749a:	ea40 0301 	orr.w	r3, r0, r1
 800749e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a4:	681a      	ldr	r2, [r3, #0]
 80074a6:	4b8f      	ldr	r3, [pc, #572]	@ (80076e4 <UART_SetConfig+0x2cc>)
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d005      	beq.n	80074b8 <UART_SetConfig+0xa0>
 80074ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b0:	681a      	ldr	r2, [r3, #0]
 80074b2:	4b8d      	ldr	r3, [pc, #564]	@ (80076e8 <UART_SetConfig+0x2d0>)
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d104      	bne.n	80074c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074b8:	f7fd fef2 	bl	80052a0 <HAL_RCC_GetPCLK2Freq>
 80074bc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80074c0:	e003      	b.n	80074ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074c2:	f7fd fed9 	bl	8005278 <HAL_RCC_GetPCLK1Freq>
 80074c6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074d4:	f040 810c 	bne.w	80076f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074dc:	2200      	movs	r2, #0
 80074de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80074e2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80074e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80074ea:	4622      	mov	r2, r4
 80074ec:	462b      	mov	r3, r5
 80074ee:	1891      	adds	r1, r2, r2
 80074f0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80074f2:	415b      	adcs	r3, r3
 80074f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80074fa:	4621      	mov	r1, r4
 80074fc:	eb12 0801 	adds.w	r8, r2, r1
 8007500:	4629      	mov	r1, r5
 8007502:	eb43 0901 	adc.w	r9, r3, r1
 8007506:	f04f 0200 	mov.w	r2, #0
 800750a:	f04f 0300 	mov.w	r3, #0
 800750e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007512:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007516:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800751a:	4690      	mov	r8, r2
 800751c:	4699      	mov	r9, r3
 800751e:	4623      	mov	r3, r4
 8007520:	eb18 0303 	adds.w	r3, r8, r3
 8007524:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007528:	462b      	mov	r3, r5
 800752a:	eb49 0303 	adc.w	r3, r9, r3
 800752e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007532:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007536:	685b      	ldr	r3, [r3, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800753e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007542:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007546:	460b      	mov	r3, r1
 8007548:	18db      	adds	r3, r3, r3
 800754a:	653b      	str	r3, [r7, #80]	@ 0x50
 800754c:	4613      	mov	r3, r2
 800754e:	eb42 0303 	adc.w	r3, r2, r3
 8007552:	657b      	str	r3, [r7, #84]	@ 0x54
 8007554:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007558:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800755c:	f7f9 fba4 	bl	8000ca8 <__aeabi_uldivmod>
 8007560:	4602      	mov	r2, r0
 8007562:	460b      	mov	r3, r1
 8007564:	4b61      	ldr	r3, [pc, #388]	@ (80076ec <UART_SetConfig+0x2d4>)
 8007566:	fba3 2302 	umull	r2, r3, r3, r2
 800756a:	095b      	lsrs	r3, r3, #5
 800756c:	011c      	lsls	r4, r3, #4
 800756e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007572:	2200      	movs	r2, #0
 8007574:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007578:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800757c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007580:	4642      	mov	r2, r8
 8007582:	464b      	mov	r3, r9
 8007584:	1891      	adds	r1, r2, r2
 8007586:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007588:	415b      	adcs	r3, r3
 800758a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800758c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007590:	4641      	mov	r1, r8
 8007592:	eb12 0a01 	adds.w	sl, r2, r1
 8007596:	4649      	mov	r1, r9
 8007598:	eb43 0b01 	adc.w	fp, r3, r1
 800759c:	f04f 0200 	mov.w	r2, #0
 80075a0:	f04f 0300 	mov.w	r3, #0
 80075a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80075ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075b0:	4692      	mov	sl, r2
 80075b2:	469b      	mov	fp, r3
 80075b4:	4643      	mov	r3, r8
 80075b6:	eb1a 0303 	adds.w	r3, sl, r3
 80075ba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075be:	464b      	mov	r3, r9
 80075c0:	eb4b 0303 	adc.w	r3, fp, r3
 80075c4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80075c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	2200      	movs	r2, #0
 80075d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80075d4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80075d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80075dc:	460b      	mov	r3, r1
 80075de:	18db      	adds	r3, r3, r3
 80075e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80075e2:	4613      	mov	r3, r2
 80075e4:	eb42 0303 	adc.w	r3, r2, r3
 80075e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80075ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80075ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80075f2:	f7f9 fb59 	bl	8000ca8 <__aeabi_uldivmod>
 80075f6:	4602      	mov	r2, r0
 80075f8:	460b      	mov	r3, r1
 80075fa:	4611      	mov	r1, r2
 80075fc:	4b3b      	ldr	r3, [pc, #236]	@ (80076ec <UART_SetConfig+0x2d4>)
 80075fe:	fba3 2301 	umull	r2, r3, r3, r1
 8007602:	095b      	lsrs	r3, r3, #5
 8007604:	2264      	movs	r2, #100	@ 0x64
 8007606:	fb02 f303 	mul.w	r3, r2, r3
 800760a:	1acb      	subs	r3, r1, r3
 800760c:	00db      	lsls	r3, r3, #3
 800760e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007612:	4b36      	ldr	r3, [pc, #216]	@ (80076ec <UART_SetConfig+0x2d4>)
 8007614:	fba3 2302 	umull	r2, r3, r3, r2
 8007618:	095b      	lsrs	r3, r3, #5
 800761a:	005b      	lsls	r3, r3, #1
 800761c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007620:	441c      	add	r4, r3
 8007622:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007626:	2200      	movs	r2, #0
 8007628:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800762c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007630:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007634:	4642      	mov	r2, r8
 8007636:	464b      	mov	r3, r9
 8007638:	1891      	adds	r1, r2, r2
 800763a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800763c:	415b      	adcs	r3, r3
 800763e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007640:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007644:	4641      	mov	r1, r8
 8007646:	1851      	adds	r1, r2, r1
 8007648:	6339      	str	r1, [r7, #48]	@ 0x30
 800764a:	4649      	mov	r1, r9
 800764c:	414b      	adcs	r3, r1
 800764e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007650:	f04f 0200 	mov.w	r2, #0
 8007654:	f04f 0300 	mov.w	r3, #0
 8007658:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800765c:	4659      	mov	r1, fp
 800765e:	00cb      	lsls	r3, r1, #3
 8007660:	4651      	mov	r1, sl
 8007662:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007666:	4651      	mov	r1, sl
 8007668:	00ca      	lsls	r2, r1, #3
 800766a:	4610      	mov	r0, r2
 800766c:	4619      	mov	r1, r3
 800766e:	4603      	mov	r3, r0
 8007670:	4642      	mov	r2, r8
 8007672:	189b      	adds	r3, r3, r2
 8007674:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007678:	464b      	mov	r3, r9
 800767a:	460a      	mov	r2, r1
 800767c:	eb42 0303 	adc.w	r3, r2, r3
 8007680:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007690:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007694:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007698:	460b      	mov	r3, r1
 800769a:	18db      	adds	r3, r3, r3
 800769c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800769e:	4613      	mov	r3, r2
 80076a0:	eb42 0303 	adc.w	r3, r2, r3
 80076a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80076ae:	f7f9 fafb 	bl	8000ca8 <__aeabi_uldivmod>
 80076b2:	4602      	mov	r2, r0
 80076b4:	460b      	mov	r3, r1
 80076b6:	4b0d      	ldr	r3, [pc, #52]	@ (80076ec <UART_SetConfig+0x2d4>)
 80076b8:	fba3 1302 	umull	r1, r3, r3, r2
 80076bc:	095b      	lsrs	r3, r3, #5
 80076be:	2164      	movs	r1, #100	@ 0x64
 80076c0:	fb01 f303 	mul.w	r3, r1, r3
 80076c4:	1ad3      	subs	r3, r2, r3
 80076c6:	00db      	lsls	r3, r3, #3
 80076c8:	3332      	adds	r3, #50	@ 0x32
 80076ca:	4a08      	ldr	r2, [pc, #32]	@ (80076ec <UART_SetConfig+0x2d4>)
 80076cc:	fba2 2303 	umull	r2, r3, r2, r3
 80076d0:	095b      	lsrs	r3, r3, #5
 80076d2:	f003 0207 	and.w	r2, r3, #7
 80076d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4422      	add	r2, r4
 80076de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80076e0:	e106      	b.n	80078f0 <UART_SetConfig+0x4d8>
 80076e2:	bf00      	nop
 80076e4:	40011000 	.word	0x40011000
 80076e8:	40011400 	.word	0x40011400
 80076ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80076f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076f4:	2200      	movs	r2, #0
 80076f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80076fa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80076fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007702:	4642      	mov	r2, r8
 8007704:	464b      	mov	r3, r9
 8007706:	1891      	adds	r1, r2, r2
 8007708:	6239      	str	r1, [r7, #32]
 800770a:	415b      	adcs	r3, r3
 800770c:	627b      	str	r3, [r7, #36]	@ 0x24
 800770e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007712:	4641      	mov	r1, r8
 8007714:	1854      	adds	r4, r2, r1
 8007716:	4649      	mov	r1, r9
 8007718:	eb43 0501 	adc.w	r5, r3, r1
 800771c:	f04f 0200 	mov.w	r2, #0
 8007720:	f04f 0300 	mov.w	r3, #0
 8007724:	00eb      	lsls	r3, r5, #3
 8007726:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800772a:	00e2      	lsls	r2, r4, #3
 800772c:	4614      	mov	r4, r2
 800772e:	461d      	mov	r5, r3
 8007730:	4643      	mov	r3, r8
 8007732:	18e3      	adds	r3, r4, r3
 8007734:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007738:	464b      	mov	r3, r9
 800773a:	eb45 0303 	adc.w	r3, r5, r3
 800773e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800774e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007752:	f04f 0200 	mov.w	r2, #0
 8007756:	f04f 0300 	mov.w	r3, #0
 800775a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800775e:	4629      	mov	r1, r5
 8007760:	008b      	lsls	r3, r1, #2
 8007762:	4621      	mov	r1, r4
 8007764:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007768:	4621      	mov	r1, r4
 800776a:	008a      	lsls	r2, r1, #2
 800776c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007770:	f7f9 fa9a 	bl	8000ca8 <__aeabi_uldivmod>
 8007774:	4602      	mov	r2, r0
 8007776:	460b      	mov	r3, r1
 8007778:	4b60      	ldr	r3, [pc, #384]	@ (80078fc <UART_SetConfig+0x4e4>)
 800777a:	fba3 2302 	umull	r2, r3, r3, r2
 800777e:	095b      	lsrs	r3, r3, #5
 8007780:	011c      	lsls	r4, r3, #4
 8007782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007786:	2200      	movs	r2, #0
 8007788:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800778c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007790:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007794:	4642      	mov	r2, r8
 8007796:	464b      	mov	r3, r9
 8007798:	1891      	adds	r1, r2, r2
 800779a:	61b9      	str	r1, [r7, #24]
 800779c:	415b      	adcs	r3, r3
 800779e:	61fb      	str	r3, [r7, #28]
 80077a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077a4:	4641      	mov	r1, r8
 80077a6:	1851      	adds	r1, r2, r1
 80077a8:	6139      	str	r1, [r7, #16]
 80077aa:	4649      	mov	r1, r9
 80077ac:	414b      	adcs	r3, r1
 80077ae:	617b      	str	r3, [r7, #20]
 80077b0:	f04f 0200 	mov.w	r2, #0
 80077b4:	f04f 0300 	mov.w	r3, #0
 80077b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077bc:	4659      	mov	r1, fp
 80077be:	00cb      	lsls	r3, r1, #3
 80077c0:	4651      	mov	r1, sl
 80077c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077c6:	4651      	mov	r1, sl
 80077c8:	00ca      	lsls	r2, r1, #3
 80077ca:	4610      	mov	r0, r2
 80077cc:	4619      	mov	r1, r3
 80077ce:	4603      	mov	r3, r0
 80077d0:	4642      	mov	r2, r8
 80077d2:	189b      	adds	r3, r3, r2
 80077d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80077d8:	464b      	mov	r3, r9
 80077da:	460a      	mov	r2, r1
 80077dc:	eb42 0303 	adc.w	r3, r2, r3
 80077e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80077e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077e8:	685b      	ldr	r3, [r3, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	67bb      	str	r3, [r7, #120]	@ 0x78
 80077ee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80077f0:	f04f 0200 	mov.w	r2, #0
 80077f4:	f04f 0300 	mov.w	r3, #0
 80077f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80077fc:	4649      	mov	r1, r9
 80077fe:	008b      	lsls	r3, r1, #2
 8007800:	4641      	mov	r1, r8
 8007802:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007806:	4641      	mov	r1, r8
 8007808:	008a      	lsls	r2, r1, #2
 800780a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800780e:	f7f9 fa4b 	bl	8000ca8 <__aeabi_uldivmod>
 8007812:	4602      	mov	r2, r0
 8007814:	460b      	mov	r3, r1
 8007816:	4611      	mov	r1, r2
 8007818:	4b38      	ldr	r3, [pc, #224]	@ (80078fc <UART_SetConfig+0x4e4>)
 800781a:	fba3 2301 	umull	r2, r3, r3, r1
 800781e:	095b      	lsrs	r3, r3, #5
 8007820:	2264      	movs	r2, #100	@ 0x64
 8007822:	fb02 f303 	mul.w	r3, r2, r3
 8007826:	1acb      	subs	r3, r1, r3
 8007828:	011b      	lsls	r3, r3, #4
 800782a:	3332      	adds	r3, #50	@ 0x32
 800782c:	4a33      	ldr	r2, [pc, #204]	@ (80078fc <UART_SetConfig+0x4e4>)
 800782e:	fba2 2303 	umull	r2, r3, r2, r3
 8007832:	095b      	lsrs	r3, r3, #5
 8007834:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007838:	441c      	add	r4, r3
 800783a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800783e:	2200      	movs	r2, #0
 8007840:	673b      	str	r3, [r7, #112]	@ 0x70
 8007842:	677a      	str	r2, [r7, #116]	@ 0x74
 8007844:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007848:	4642      	mov	r2, r8
 800784a:	464b      	mov	r3, r9
 800784c:	1891      	adds	r1, r2, r2
 800784e:	60b9      	str	r1, [r7, #8]
 8007850:	415b      	adcs	r3, r3
 8007852:	60fb      	str	r3, [r7, #12]
 8007854:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007858:	4641      	mov	r1, r8
 800785a:	1851      	adds	r1, r2, r1
 800785c:	6039      	str	r1, [r7, #0]
 800785e:	4649      	mov	r1, r9
 8007860:	414b      	adcs	r3, r1
 8007862:	607b      	str	r3, [r7, #4]
 8007864:	f04f 0200 	mov.w	r2, #0
 8007868:	f04f 0300 	mov.w	r3, #0
 800786c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007870:	4659      	mov	r1, fp
 8007872:	00cb      	lsls	r3, r1, #3
 8007874:	4651      	mov	r1, sl
 8007876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800787a:	4651      	mov	r1, sl
 800787c:	00ca      	lsls	r2, r1, #3
 800787e:	4610      	mov	r0, r2
 8007880:	4619      	mov	r1, r3
 8007882:	4603      	mov	r3, r0
 8007884:	4642      	mov	r2, r8
 8007886:	189b      	adds	r3, r3, r2
 8007888:	66bb      	str	r3, [r7, #104]	@ 0x68
 800788a:	464b      	mov	r3, r9
 800788c:	460a      	mov	r2, r1
 800788e:	eb42 0303 	adc.w	r3, r2, r3
 8007892:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007894:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007898:	685b      	ldr	r3, [r3, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	663b      	str	r3, [r7, #96]	@ 0x60
 800789e:	667a      	str	r2, [r7, #100]	@ 0x64
 80078a0:	f04f 0200 	mov.w	r2, #0
 80078a4:	f04f 0300 	mov.w	r3, #0
 80078a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80078ac:	4649      	mov	r1, r9
 80078ae:	008b      	lsls	r3, r1, #2
 80078b0:	4641      	mov	r1, r8
 80078b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078b6:	4641      	mov	r1, r8
 80078b8:	008a      	lsls	r2, r1, #2
 80078ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80078be:	f7f9 f9f3 	bl	8000ca8 <__aeabi_uldivmod>
 80078c2:	4602      	mov	r2, r0
 80078c4:	460b      	mov	r3, r1
 80078c6:	4b0d      	ldr	r3, [pc, #52]	@ (80078fc <UART_SetConfig+0x4e4>)
 80078c8:	fba3 1302 	umull	r1, r3, r3, r2
 80078cc:	095b      	lsrs	r3, r3, #5
 80078ce:	2164      	movs	r1, #100	@ 0x64
 80078d0:	fb01 f303 	mul.w	r3, r1, r3
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	011b      	lsls	r3, r3, #4
 80078d8:	3332      	adds	r3, #50	@ 0x32
 80078da:	4a08      	ldr	r2, [pc, #32]	@ (80078fc <UART_SetConfig+0x4e4>)
 80078dc:	fba2 2303 	umull	r2, r3, r2, r3
 80078e0:	095b      	lsrs	r3, r3, #5
 80078e2:	f003 020f 	and.w	r2, r3, #15
 80078e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4422      	add	r2, r4
 80078ee:	609a      	str	r2, [r3, #8]
}
 80078f0:	bf00      	nop
 80078f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80078f6:	46bd      	mov	sp, r7
 80078f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078fc:	51eb851f 	.word	0x51eb851f

08007900 <LCD16X2_DATA>:
#include "../../Util/Util.h"

//-----[ Alphanumeric LCD16X2 Functions ]-----

void LCD16X2_DATA(uint8_t LCD16X2_Index, unsigned char Data)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b082      	sub	sp, #8
 8007904:	af00      	add	r7, sp, #0
 8007906:	4603      	mov	r3, r0
 8007908:	460a      	mov	r2, r1
 800790a:	71fb      	strb	r3, [r7, #7]
 800790c:	4613      	mov	r3, r2
 800790e:	71bb      	strb	r3, [r7, #6]
    if(Data & 1)
 8007910:	79bb      	ldrb	r3, [r7, #6]
 8007912:	f003 0301 	and.w	r3, r3, #1
 8007916:	2b00      	cmp	r3, #0
 8007918:	d014      	beq.n	8007944 <LCD16X2_DATA+0x44>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 1);
 800791a:	79fb      	ldrb	r3, [r7, #7]
 800791c:	4a5a      	ldr	r2, [pc, #360]	@ (8007a88 <LCD16X2_DATA+0x188>)
 800791e:	2134      	movs	r1, #52	@ 0x34
 8007920:	fb01 f303 	mul.w	r3, r1, r3
 8007924:	4413      	add	r3, r2
 8007926:	3304      	adds	r3, #4
 8007928:	6818      	ldr	r0, [r3, #0]
 800792a:	79fb      	ldrb	r3, [r7, #7]
 800792c:	4a56      	ldr	r2, [pc, #344]	@ (8007a88 <LCD16X2_DATA+0x188>)
 800792e:	2134      	movs	r1, #52	@ 0x34
 8007930:	fb01 f303 	mul.w	r3, r1, r3
 8007934:	4413      	add	r3, r2
 8007936:	3308      	adds	r3, #8
 8007938:	881b      	ldrh	r3, [r3, #0]
 800793a:	2201      	movs	r2, #1
 800793c:	4619      	mov	r1, r3
 800793e:	f7fd f851 	bl	80049e4 <HAL_GPIO_WritePin>
 8007942:	e013      	b.n	800796c <LCD16X2_DATA+0x6c>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D4_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D4_PINx, 0);
 8007944:	79fb      	ldrb	r3, [r7, #7]
 8007946:	4a50      	ldr	r2, [pc, #320]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007948:	2134      	movs	r1, #52	@ 0x34
 800794a:	fb01 f303 	mul.w	r3, r1, r3
 800794e:	4413      	add	r3, r2
 8007950:	3304      	adds	r3, #4
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	79fb      	ldrb	r3, [r7, #7]
 8007956:	4a4c      	ldr	r2, [pc, #304]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007958:	2134      	movs	r1, #52	@ 0x34
 800795a:	fb01 f303 	mul.w	r3, r1, r3
 800795e:	4413      	add	r3, r2
 8007960:	3308      	adds	r3, #8
 8007962:	881b      	ldrh	r3, [r3, #0]
 8007964:	2200      	movs	r2, #0
 8007966:	4619      	mov	r1, r3
 8007968:	f7fd f83c 	bl	80049e4 <HAL_GPIO_WritePin>
    if(Data & 2)
 800796c:	79bb      	ldrb	r3, [r7, #6]
 800796e:	f003 0302 	and.w	r3, r3, #2
 8007972:	2b00      	cmp	r3, #0
 8007974:	d014      	beq.n	80079a0 <LCD16X2_DATA+0xa0>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 1);
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	4a43      	ldr	r2, [pc, #268]	@ (8007a88 <LCD16X2_DATA+0x188>)
 800797a:	2134      	movs	r1, #52	@ 0x34
 800797c:	fb01 f303 	mul.w	r3, r1, r3
 8007980:	4413      	add	r3, r2
 8007982:	330c      	adds	r3, #12
 8007984:	6818      	ldr	r0, [r3, #0]
 8007986:	79fb      	ldrb	r3, [r7, #7]
 8007988:	4a3f      	ldr	r2, [pc, #252]	@ (8007a88 <LCD16X2_DATA+0x188>)
 800798a:	2134      	movs	r1, #52	@ 0x34
 800798c:	fb01 f303 	mul.w	r3, r1, r3
 8007990:	4413      	add	r3, r2
 8007992:	3310      	adds	r3, #16
 8007994:	881b      	ldrh	r3, [r3, #0]
 8007996:	2201      	movs	r2, #1
 8007998:	4619      	mov	r1, r3
 800799a:	f7fd f823 	bl	80049e4 <HAL_GPIO_WritePin>
 800799e:	e013      	b.n	80079c8 <LCD16X2_DATA+0xc8>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D5_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D5_PINx, 0);
 80079a0:	79fb      	ldrb	r3, [r7, #7]
 80079a2:	4a39      	ldr	r2, [pc, #228]	@ (8007a88 <LCD16X2_DATA+0x188>)
 80079a4:	2134      	movs	r1, #52	@ 0x34
 80079a6:	fb01 f303 	mul.w	r3, r1, r3
 80079aa:	4413      	add	r3, r2
 80079ac:	330c      	adds	r3, #12
 80079ae:	6818      	ldr	r0, [r3, #0]
 80079b0:	79fb      	ldrb	r3, [r7, #7]
 80079b2:	4a35      	ldr	r2, [pc, #212]	@ (8007a88 <LCD16X2_DATA+0x188>)
 80079b4:	2134      	movs	r1, #52	@ 0x34
 80079b6:	fb01 f303 	mul.w	r3, r1, r3
 80079ba:	4413      	add	r3, r2
 80079bc:	3310      	adds	r3, #16
 80079be:	881b      	ldrh	r3, [r3, #0]
 80079c0:	2200      	movs	r2, #0
 80079c2:	4619      	mov	r1, r3
 80079c4:	f7fd f80e 	bl	80049e4 <HAL_GPIO_WritePin>
    if(Data & 4)
 80079c8:	79bb      	ldrb	r3, [r7, #6]
 80079ca:	f003 0304 	and.w	r3, r3, #4
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d014      	beq.n	80079fc <LCD16X2_DATA+0xfc>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 1);
 80079d2:	79fb      	ldrb	r3, [r7, #7]
 80079d4:	4a2c      	ldr	r2, [pc, #176]	@ (8007a88 <LCD16X2_DATA+0x188>)
 80079d6:	2134      	movs	r1, #52	@ 0x34
 80079d8:	fb01 f303 	mul.w	r3, r1, r3
 80079dc:	4413      	add	r3, r2
 80079de:	3314      	adds	r3, #20
 80079e0:	6818      	ldr	r0, [r3, #0]
 80079e2:	79fb      	ldrb	r3, [r7, #7]
 80079e4:	4a28      	ldr	r2, [pc, #160]	@ (8007a88 <LCD16X2_DATA+0x188>)
 80079e6:	2134      	movs	r1, #52	@ 0x34
 80079e8:	fb01 f303 	mul.w	r3, r1, r3
 80079ec:	4413      	add	r3, r2
 80079ee:	3318      	adds	r3, #24
 80079f0:	881b      	ldrh	r3, [r3, #0]
 80079f2:	2201      	movs	r2, #1
 80079f4:	4619      	mov	r1, r3
 80079f6:	f7fc fff5 	bl	80049e4 <HAL_GPIO_WritePin>
 80079fa:	e013      	b.n	8007a24 <LCD16X2_DATA+0x124>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D6_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D6_PINx, 0);
 80079fc:	79fb      	ldrb	r3, [r7, #7]
 80079fe:	4a22      	ldr	r2, [pc, #136]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007a00:	2134      	movs	r1, #52	@ 0x34
 8007a02:	fb01 f303 	mul.w	r3, r1, r3
 8007a06:	4413      	add	r3, r2
 8007a08:	3314      	adds	r3, #20
 8007a0a:	6818      	ldr	r0, [r3, #0]
 8007a0c:	79fb      	ldrb	r3, [r7, #7]
 8007a0e:	4a1e      	ldr	r2, [pc, #120]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007a10:	2134      	movs	r1, #52	@ 0x34
 8007a12:	fb01 f303 	mul.w	r3, r1, r3
 8007a16:	4413      	add	r3, r2
 8007a18:	3318      	adds	r3, #24
 8007a1a:	881b      	ldrh	r3, [r3, #0]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	4619      	mov	r1, r3
 8007a20:	f7fc ffe0 	bl	80049e4 <HAL_GPIO_WritePin>
    if(Data & 8)
 8007a24:	79bb      	ldrb	r3, [r7, #6]
 8007a26:	f003 0308 	and.w	r3, r3, #8
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d014      	beq.n	8007a58 <LCD16X2_DATA+0x158>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 1);
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	4a15      	ldr	r2, [pc, #84]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007a32:	2134      	movs	r1, #52	@ 0x34
 8007a34:	fb01 f303 	mul.w	r3, r1, r3
 8007a38:	4413      	add	r3, r2
 8007a3a:	331c      	adds	r3, #28
 8007a3c:	6818      	ldr	r0, [r3, #0]
 8007a3e:	79fb      	ldrb	r3, [r7, #7]
 8007a40:	4a11      	ldr	r2, [pc, #68]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007a42:	2134      	movs	r1, #52	@ 0x34
 8007a44:	fb01 f303 	mul.w	r3, r1, r3
 8007a48:	4413      	add	r3, r2
 8007a4a:	3320      	adds	r3, #32
 8007a4c:	881b      	ldrh	r3, [r3, #0]
 8007a4e:	2201      	movs	r2, #1
 8007a50:	4619      	mov	r1, r3
 8007a52:	f7fc ffc7 	bl	80049e4 <HAL_GPIO_WritePin>
    else
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
}
 8007a56:	e013      	b.n	8007a80 <LCD16X2_DATA+0x180>
    	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].D7_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].D7_PINx, 0);
 8007a58:	79fb      	ldrb	r3, [r7, #7]
 8007a5a:	4a0b      	ldr	r2, [pc, #44]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007a5c:	2134      	movs	r1, #52	@ 0x34
 8007a5e:	fb01 f303 	mul.w	r3, r1, r3
 8007a62:	4413      	add	r3, r2
 8007a64:	331c      	adds	r3, #28
 8007a66:	6818      	ldr	r0, [r3, #0]
 8007a68:	79fb      	ldrb	r3, [r7, #7]
 8007a6a:	4a07      	ldr	r2, [pc, #28]	@ (8007a88 <LCD16X2_DATA+0x188>)
 8007a6c:	2134      	movs	r1, #52	@ 0x34
 8007a6e:	fb01 f303 	mul.w	r3, r1, r3
 8007a72:	4413      	add	r3, r2
 8007a74:	3320      	adds	r3, #32
 8007a76:	881b      	ldrh	r3, [r3, #0]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	f7fc ffb2 	bl	80049e4 <HAL_GPIO_WritePin>
}
 8007a80:	bf00      	nop
 8007a82:	3708      	adds	r7, #8
 8007a84:	46bd      	mov	sp, r7
 8007a86:	bd80      	pop	{r7, pc}
 8007a88:	0800d594 	.word	0x0800d594

08007a8c <LCD16X2_CMD>:

void LCD16X2_CMD(uint8_t LCD16X2_Index, unsigned char CMD)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b088      	sub	sp, #32
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	4603      	mov	r3, r0
 8007a94:	460a      	mov	r2, r1
 8007a96:	71fb      	strb	r3, [r7, #7]
 8007a98:	4613      	mov	r3, r2
 8007a9a:	71bb      	strb	r3, [r7, #6]
    // Select Command Register
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 8007a9c:	79fb      	ldrb	r3, [r7, #7]
 8007a9e:	4a57      	ldr	r2, [pc, #348]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007aa0:	2134      	movs	r1, #52	@ 0x34
 8007aa2:	fb01 f303 	mul.w	r3, r1, r3
 8007aa6:	4413      	add	r3, r2
 8007aa8:	332c      	adds	r3, #44	@ 0x2c
 8007aaa:	6818      	ldr	r0, [r3, #0]
 8007aac:	79fb      	ldrb	r3, [r7, #7]
 8007aae:	4a53      	ldr	r2, [pc, #332]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007ab0:	2134      	movs	r1, #52	@ 0x34
 8007ab2:	fb01 f303 	mul.w	r3, r1, r3
 8007ab6:	4413      	add	r3, r2
 8007ab8:	3330      	adds	r3, #48	@ 0x30
 8007aba:	881b      	ldrh	r3, [r3, #0]
 8007abc:	2200      	movs	r2, #0
 8007abe:	4619      	mov	r1, r3
 8007ac0:	f7fc ff90 	bl	80049e4 <HAL_GPIO_WritePin>
    // Move The Command Data To LCD
	LCD16X2_DATA(LCD16X2_Index, CMD);
 8007ac4:	79ba      	ldrb	r2, [r7, #6]
 8007ac6:	79fb      	ldrb	r3, [r7, #7]
 8007ac8:	4611      	mov	r1, r2
 8007aca:	4618      	mov	r0, r3
 8007acc:	f7ff ff18 	bl	8007900 <LCD16X2_DATA>
    // Send The EN Clock Signal
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8007ad0:	79fb      	ldrb	r3, [r7, #7]
 8007ad2:	4a4a      	ldr	r2, [pc, #296]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007ad4:	2134      	movs	r1, #52	@ 0x34
 8007ad6:	fb01 f303 	mul.w	r3, r1, r3
 8007ada:	4413      	add	r3, r2
 8007adc:	3324      	adds	r3, #36	@ 0x24
 8007ade:	6818      	ldr	r0, [r3, #0]
 8007ae0:	79fb      	ldrb	r3, [r7, #7]
 8007ae2:	4a46      	ldr	r2, [pc, #280]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007ae4:	2134      	movs	r1, #52	@ 0x34
 8007ae6:	fb01 f303 	mul.w	r3, r1, r3
 8007aea:	4413      	add	r3, r2
 8007aec:	3328      	adds	r3, #40	@ 0x28
 8007aee:	881b      	ldrh	r3, [r3, #0]
 8007af0:	2200      	movs	r2, #0
 8007af2:	4619      	mov	r1, r3
 8007af4:	f7fc ff76 	bl	80049e4 <HAL_GPIO_WritePin>
    DELAY_US(5);
 8007af8:	4b41      	ldr	r3, [pc, #260]	@ (8007c00 <LCD16X2_CMD+0x174>)
 8007afa:	689b      	ldr	r3, [r3, #8]
 8007afc:	61fb      	str	r3, [r7, #28]
 8007afe:	4b41      	ldr	r3, [pc, #260]	@ (8007c04 <LCD16X2_CMD+0x178>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a41      	ldr	r2, [pc, #260]	@ (8007c08 <LCD16X2_CMD+0x17c>)
 8007b04:	fba2 2303 	umull	r2, r3, r2, r3
 8007b08:	0c9a      	lsrs	r2, r3, #18
 8007b0a:	4613      	mov	r3, r2
 8007b0c:	009b      	lsls	r3, r3, #2
 8007b0e:	441a      	add	r2, r3
 8007b10:	4b3c      	ldr	r3, [pc, #240]	@ (8007c04 <LCD16X2_CMD+0x178>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	493c      	ldr	r1, [pc, #240]	@ (8007c08 <LCD16X2_CMD+0x17c>)
 8007b16:	fba1 1303 	umull	r1, r3, r1, r3
 8007b1a:	0c9b      	lsrs	r3, r3, #18
 8007b1c:	085b      	lsrs	r3, r3, #1
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	61bb      	str	r3, [r7, #24]
 8007b22:	4b37      	ldr	r3, [pc, #220]	@ (8007c00 <LCD16X2_CMD+0x174>)
 8007b24:	689b      	ldr	r3, [r3, #8]
 8007b26:	69fa      	ldr	r2, [r7, #28]
 8007b28:	1ad3      	subs	r3, r2, r3
 8007b2a:	69ba      	ldr	r2, [r7, #24]
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d8f8      	bhi.n	8007b22 <LCD16X2_CMD+0x96>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8007b30:	79fb      	ldrb	r3, [r7, #7]
 8007b32:	4a32      	ldr	r2, [pc, #200]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007b34:	2134      	movs	r1, #52	@ 0x34
 8007b36:	fb01 f303 	mul.w	r3, r1, r3
 8007b3a:	4413      	add	r3, r2
 8007b3c:	3324      	adds	r3, #36	@ 0x24
 8007b3e:	6818      	ldr	r0, [r3, #0]
 8007b40:	79fb      	ldrb	r3, [r7, #7]
 8007b42:	4a2e      	ldr	r2, [pc, #184]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007b44:	2134      	movs	r1, #52	@ 0x34
 8007b46:	fb01 f303 	mul.w	r3, r1, r3
 8007b4a:	4413      	add	r3, r2
 8007b4c:	3328      	adds	r3, #40	@ 0x28
 8007b4e:	881b      	ldrh	r3, [r3, #0]
 8007b50:	2201      	movs	r2, #1
 8007b52:	4619      	mov	r1, r3
 8007b54:	f7fc ff46 	bl	80049e4 <HAL_GPIO_WritePin>
    DELAY_US(5);
 8007b58:	4b29      	ldr	r3, [pc, #164]	@ (8007c00 <LCD16X2_CMD+0x174>)
 8007b5a:	689b      	ldr	r3, [r3, #8]
 8007b5c:	617b      	str	r3, [r7, #20]
 8007b5e:	4b29      	ldr	r3, [pc, #164]	@ (8007c04 <LCD16X2_CMD+0x178>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a29      	ldr	r2, [pc, #164]	@ (8007c08 <LCD16X2_CMD+0x17c>)
 8007b64:	fba2 2303 	umull	r2, r3, r2, r3
 8007b68:	0c9a      	lsrs	r2, r3, #18
 8007b6a:	4613      	mov	r3, r2
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	441a      	add	r2, r3
 8007b70:	4b24      	ldr	r3, [pc, #144]	@ (8007c04 <LCD16X2_CMD+0x178>)
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4924      	ldr	r1, [pc, #144]	@ (8007c08 <LCD16X2_CMD+0x17c>)
 8007b76:	fba1 1303 	umull	r1, r3, r1, r3
 8007b7a:	0c9b      	lsrs	r3, r3, #18
 8007b7c:	085b      	lsrs	r3, r3, #1
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	613b      	str	r3, [r7, #16]
 8007b82:	4b1f      	ldr	r3, [pc, #124]	@ (8007c00 <LCD16X2_CMD+0x174>)
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d8f8      	bhi.n	8007b82 <LCD16X2_CMD+0xf6>
    HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8007b90:	79fb      	ldrb	r3, [r7, #7]
 8007b92:	4a1a      	ldr	r2, [pc, #104]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007b94:	2134      	movs	r1, #52	@ 0x34
 8007b96:	fb01 f303 	mul.w	r3, r1, r3
 8007b9a:	4413      	add	r3, r2
 8007b9c:	3324      	adds	r3, #36	@ 0x24
 8007b9e:	6818      	ldr	r0, [r3, #0]
 8007ba0:	79fb      	ldrb	r3, [r7, #7]
 8007ba2:	4a16      	ldr	r2, [pc, #88]	@ (8007bfc <LCD16X2_CMD+0x170>)
 8007ba4:	2134      	movs	r1, #52	@ 0x34
 8007ba6:	fb01 f303 	mul.w	r3, r1, r3
 8007baa:	4413      	add	r3, r2
 8007bac:	3328      	adds	r3, #40	@ 0x28
 8007bae:	881b      	ldrh	r3, [r3, #0]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	f7fc ff16 	bl	80049e4 <HAL_GPIO_WritePin>
    DELAY_US(100);
 8007bb8:	4b11      	ldr	r3, [pc, #68]	@ (8007c00 <LCD16X2_CMD+0x174>)
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	60fb      	str	r3, [r7, #12]
 8007bbe:	4b11      	ldr	r3, [pc, #68]	@ (8007c04 <LCD16X2_CMD+0x178>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a11      	ldr	r2, [pc, #68]	@ (8007c08 <LCD16X2_CMD+0x17c>)
 8007bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc8:	0c9b      	lsrs	r3, r3, #18
 8007bca:	2264      	movs	r2, #100	@ 0x64
 8007bcc:	fb03 f202 	mul.w	r2, r3, r2
 8007bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007c04 <LCD16X2_CMD+0x178>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	490c      	ldr	r1, [pc, #48]	@ (8007c08 <LCD16X2_CMD+0x17c>)
 8007bd6:	fba1 1303 	umull	r1, r3, r1, r3
 8007bda:	0c9b      	lsrs	r3, r3, #18
 8007bdc:	085b      	lsrs	r3, r3, #1
 8007bde:	1ad3      	subs	r3, r2, r3
 8007be0:	60bb      	str	r3, [r7, #8]
 8007be2:	4b07      	ldr	r3, [pc, #28]	@ (8007c00 <LCD16X2_CMD+0x174>)
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	1ad3      	subs	r3, r2, r3
 8007bea:	68ba      	ldr	r2, [r7, #8]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d8f8      	bhi.n	8007be2 <LCD16X2_CMD+0x156>
}
 8007bf0:	bf00      	nop
 8007bf2:	bf00      	nop
 8007bf4:	3720      	adds	r7, #32
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	0800d594 	.word	0x0800d594
 8007c00:	e000e010 	.word	0xe000e010
 8007c04:	20000058 	.word	0x20000058
 8007c08:	431bde83 	.word	0x431bde83

08007c0c <LCD16X2_Clear>:

void LCD16X2_Clear(uint8_t LCD16X2_Index)
{
 8007c0c:	b580      	push	{r7, lr}
 8007c0e:	b086      	sub	sp, #24
 8007c10:	af00      	add	r7, sp, #0
 8007c12:	4603      	mov	r3, r0
 8007c14:	71fb      	strb	r3, [r7, #7]
	LCD16X2_CMD(LCD16X2_Index, 0);
 8007c16:	79fb      	ldrb	r3, [r7, #7]
 8007c18:	2100      	movs	r1, #0
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f7ff ff36 	bl	8007a8c <LCD16X2_CMD>
	LCD16X2_CMD(LCD16X2_Index, 1);
 8007c20:	79fb      	ldrb	r3, [r7, #7]
 8007c22:	2101      	movs	r1, #1
 8007c24:	4618      	mov	r0, r3
 8007c26:	f7ff ff31 	bl	8007a8c <LCD16X2_CMD>
    DELAY_MS(2);
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	617b      	str	r3, [r7, #20]
 8007c2e:	e01f      	b.n	8007c70 <LCD16X2_Clear+0x64>
 8007c30:	4b13      	ldr	r3, [pc, #76]	@ (8007c80 <LCD16X2_Clear+0x74>)
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	613b      	str	r3, [r7, #16]
 8007c36:	4b13      	ldr	r3, [pc, #76]	@ (8007c84 <LCD16X2_Clear+0x78>)
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a13      	ldr	r2, [pc, #76]	@ (8007c88 <LCD16X2_Clear+0x7c>)
 8007c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8007c40:	0c9b      	lsrs	r3, r3, #18
 8007c42:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007c46:	fb03 f202 	mul.w	r2, r3, r2
 8007c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8007c84 <LCD16X2_Clear+0x78>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	490e      	ldr	r1, [pc, #56]	@ (8007c88 <LCD16X2_Clear+0x7c>)
 8007c50:	fba1 1303 	umull	r1, r3, r1, r3
 8007c54:	0c9b      	lsrs	r3, r3, #18
 8007c56:	085b      	lsrs	r3, r3, #1
 8007c58:	1ad3      	subs	r3, r2, r3
 8007c5a:	60fb      	str	r3, [r7, #12]
 8007c5c:	4b08      	ldr	r3, [pc, #32]	@ (8007c80 <LCD16X2_Clear+0x74>)
 8007c5e:	689b      	ldr	r3, [r3, #8]
 8007c60:	693a      	ldr	r2, [r7, #16]
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	68fa      	ldr	r2, [r7, #12]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d8f8      	bhi.n	8007c5c <LCD16X2_Clear+0x50>
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	3301      	adds	r3, #1
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d9dc      	bls.n	8007c30 <LCD16X2_Clear+0x24>
}
 8007c76:	bf00      	nop
 8007c78:	bf00      	nop
 8007c7a:	3718      	adds	r7, #24
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	e000e010 	.word	0xe000e010
 8007c84:	20000058 	.word	0x20000058
 8007c88:	431bde83 	.word	0x431bde83

08007c8c <LCD16X2_Set_Cursor>:

void LCD16X2_Set_Cursor(uint8_t LCD16X2_Index, unsigned char r, unsigned char c)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	4603      	mov	r3, r0
 8007c94:	71fb      	strb	r3, [r7, #7]
 8007c96:	460b      	mov	r3, r1
 8007c98:	71bb      	strb	r3, [r7, #6]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	717b      	strb	r3, [r7, #5]
    unsigned char Temp,Low4,High4;
    if(r == 1)
 8007c9e:	79bb      	ldrb	r3, [r7, #6]
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d115      	bne.n	8007cd0 <LCD16X2_Set_Cursor+0x44>
    {
      Temp  = 0x80 + c - 1; //0x80 is used to move the cursor
 8007ca4:	797b      	ldrb	r3, [r7, #5]
 8007ca6:	337f      	adds	r3, #127	@ 0x7f
 8007ca8:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8007caa:	7bfb      	ldrb	r3, [r7, #15]
 8007cac:	091b      	lsrs	r3, r3, #4
 8007cae:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8007cb0:	7bfb      	ldrb	r3, [r7, #15]
 8007cb2:	f003 030f 	and.w	r3, r3, #15
 8007cb6:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8007cb8:	7bba      	ldrb	r2, [r7, #14]
 8007cba:	79fb      	ldrb	r3, [r7, #7]
 8007cbc:	4611      	mov	r1, r2
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	f7ff fee4 	bl	8007a8c <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 8007cc4:	7b7a      	ldrb	r2, [r7, #13]
 8007cc6:	79fb      	ldrb	r3, [r7, #7]
 8007cc8:	4611      	mov	r1, r2
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f7ff fede 	bl	8007a8c <LCD16X2_CMD>
    }
    if(r == 2)
 8007cd0:	79bb      	ldrb	r3, [r7, #6]
 8007cd2:	2b02      	cmp	r3, #2
 8007cd4:	d115      	bne.n	8007d02 <LCD16X2_Set_Cursor+0x76>
    {
      Temp  = 0xC0 + c - 1;
 8007cd6:	797b      	ldrb	r3, [r7, #5]
 8007cd8:	3b41      	subs	r3, #65	@ 0x41
 8007cda:	73fb      	strb	r3, [r7, #15]
      High4 = Temp >> 4;
 8007cdc:	7bfb      	ldrb	r3, [r7, #15]
 8007cde:	091b      	lsrs	r3, r3, #4
 8007ce0:	73bb      	strb	r3, [r7, #14]
      Low4  = Temp & 0x0F;
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
 8007ce4:	f003 030f 	and.w	r3, r3, #15
 8007ce8:	737b      	strb	r3, [r7, #13]
      LCD16X2_CMD(LCD16X2_Index, High4);
 8007cea:	7bba      	ldrb	r2, [r7, #14]
 8007cec:	79fb      	ldrb	r3, [r7, #7]
 8007cee:	4611      	mov	r1, r2
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	f7ff fecb 	bl	8007a8c <LCD16X2_CMD>
      LCD16X2_CMD(LCD16X2_Index, Low4);
 8007cf6:	7b7a      	ldrb	r2, [r7, #13]
 8007cf8:	79fb      	ldrb	r3, [r7, #7]
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f7ff fec5 	bl	8007a8c <LCD16X2_CMD>
    }
}
 8007d02:	bf00      	nop
 8007d04:	3710      	adds	r7, #16
 8007d06:	46bd      	mov	sp, r7
 8007d08:	bd80      	pop	{r7, pc}
	...

08007d0c <LCD16X2_Init>:

void LCD16X2_Init(uint8_t LCD16X2_Index)
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b08e      	sub	sp, #56	@ 0x38
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	4603      	mov	r3, r0
 8007d14:	71fb      	strb	r3, [r7, #7]
	// According To Datasheet, We Must Wait At Least 40ms After Power Up Before Interacting With The LCD Module
	while(HAL_GetTick() < 50);
 8007d16:	bf00      	nop
 8007d18:	f7fb fb84 	bl	8003424 <HAL_GetTick>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b31      	cmp	r3, #49	@ 0x31
 8007d20:	d9fa      	bls.n	8007d18 <LCD16X2_Init+0xc>
	// The Init. Procedure As Described In The Datasheet
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 0);
 8007d22:	79fb      	ldrb	r3, [r7, #7]
 8007d24:	4a7c      	ldr	r2, [pc, #496]	@ (8007f18 <LCD16X2_Init+0x20c>)
 8007d26:	2134      	movs	r1, #52	@ 0x34
 8007d28:	fb01 f303 	mul.w	r3, r1, r3
 8007d2c:	4413      	add	r3, r2
 8007d2e:	332c      	adds	r3, #44	@ 0x2c
 8007d30:	6818      	ldr	r0, [r3, #0]
 8007d32:	79fb      	ldrb	r3, [r7, #7]
 8007d34:	4a78      	ldr	r2, [pc, #480]	@ (8007f18 <LCD16X2_Init+0x20c>)
 8007d36:	2134      	movs	r1, #52	@ 0x34
 8007d38:	fb01 f303 	mul.w	r3, r1, r3
 8007d3c:	4413      	add	r3, r2
 8007d3e:	3330      	adds	r3, #48	@ 0x30
 8007d40:	881b      	ldrh	r3, [r3, #0]
 8007d42:	2200      	movs	r2, #0
 8007d44:	4619      	mov	r1, r3
 8007d46:	f7fc fe4d 	bl	80049e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8007d4a:	79fb      	ldrb	r3, [r7, #7]
 8007d4c:	4a72      	ldr	r2, [pc, #456]	@ (8007f18 <LCD16X2_Init+0x20c>)
 8007d4e:	2134      	movs	r1, #52	@ 0x34
 8007d50:	fb01 f303 	mul.w	r3, r1, r3
 8007d54:	4413      	add	r3, r2
 8007d56:	3324      	adds	r3, #36	@ 0x24
 8007d58:	6818      	ldr	r0, [r3, #0]
 8007d5a:	79fb      	ldrb	r3, [r7, #7]
 8007d5c:	4a6e      	ldr	r2, [pc, #440]	@ (8007f18 <LCD16X2_Init+0x20c>)
 8007d5e:	2134      	movs	r1, #52	@ 0x34
 8007d60:	fb01 f303 	mul.w	r3, r1, r3
 8007d64:	4413      	add	r3, r2
 8007d66:	3328      	adds	r3, #40	@ 0x28
 8007d68:	881b      	ldrh	r3, [r3, #0]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	f7fc fe39 	bl	80049e4 <HAL_GPIO_WritePin>
    // Init in 4-Bit Data Mode
	LCD16X2_DATA(LCD16X2_Index, 0x00);
 8007d72:	79fb      	ldrb	r3, [r7, #7]
 8007d74:	2100      	movs	r1, #0
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7ff fdc2 	bl	8007900 <LCD16X2_DATA>
    DELAY_MS(150);
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d80:	e01f      	b.n	8007dc2 <LCD16X2_Init+0xb6>
 8007d82:	4b66      	ldr	r3, [pc, #408]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007d84:	689b      	ldr	r3, [r3, #8]
 8007d86:	613b      	str	r3, [r7, #16]
 8007d88:	4b65      	ldr	r3, [pc, #404]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a65      	ldr	r2, [pc, #404]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d92:	0c9b      	lsrs	r3, r3, #18
 8007d94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007d98:	fb03 f202 	mul.w	r2, r3, r2
 8007d9c:	4b60      	ldr	r3, [pc, #384]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4960      	ldr	r1, [pc, #384]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007da2:	fba1 1303 	umull	r1, r3, r1, r3
 8007da6:	0c9b      	lsrs	r3, r3, #18
 8007da8:	085b      	lsrs	r3, r3, #1
 8007daa:	1ad3      	subs	r3, r2, r3
 8007dac:	60fb      	str	r3, [r7, #12]
 8007dae:	4b5b      	ldr	r3, [pc, #364]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007db0:	689b      	ldr	r3, [r3, #8]
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	1ad3      	subs	r3, r2, r3
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d8f8      	bhi.n	8007dae <LCD16X2_Init+0xa2>
 8007dbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dc4:	2b95      	cmp	r3, #149	@ 0x95
 8007dc6:	d9dc      	bls.n	8007d82 <LCD16X2_Init+0x76>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8007dc8:	79fb      	ldrb	r3, [r7, #7]
 8007dca:	2103      	movs	r1, #3
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7ff fe5d 	bl	8007a8c <LCD16X2_CMD>
    DELAY_MS(5);
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	633b      	str	r3, [r7, #48]	@ 0x30
 8007dd6:	e01f      	b.n	8007e18 <LCD16X2_Init+0x10c>
 8007dd8:	4b50      	ldr	r3, [pc, #320]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	61bb      	str	r3, [r7, #24]
 8007dde:	4b50      	ldr	r3, [pc, #320]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a50      	ldr	r2, [pc, #320]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007de4:	fba2 2303 	umull	r2, r3, r2, r3
 8007de8:	0c9b      	lsrs	r3, r3, #18
 8007dea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dee:	fb03 f202 	mul.w	r2, r3, r2
 8007df2:	4b4b      	ldr	r3, [pc, #300]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	494b      	ldr	r1, [pc, #300]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007df8:	fba1 1303 	umull	r1, r3, r1, r3
 8007dfc:	0c9b      	lsrs	r3, r3, #18
 8007dfe:	085b      	lsrs	r3, r3, #1
 8007e00:	1ad3      	subs	r3, r2, r3
 8007e02:	617b      	str	r3, [r7, #20]
 8007e04:	4b45      	ldr	r3, [pc, #276]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007e06:	689b      	ldr	r3, [r3, #8]
 8007e08:	69ba      	ldr	r2, [r7, #24]
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	697a      	ldr	r2, [r7, #20]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d8f8      	bhi.n	8007e04 <LCD16X2_Init+0xf8>
 8007e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e14:	3301      	adds	r3, #1
 8007e16:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e1a:	2b04      	cmp	r3, #4
 8007e1c:	d9dc      	bls.n	8007dd8 <LCD16X2_Init+0xcc>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8007e1e:	79fb      	ldrb	r3, [r7, #7]
 8007e20:	2103      	movs	r1, #3
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7ff fe32 	bl	8007a8c <LCD16X2_CMD>
    DELAY_MS(5);
 8007e28:	2300      	movs	r3, #0
 8007e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e2c:	e01f      	b.n	8007e6e <LCD16X2_Init+0x162>
 8007e2e:	4b3b      	ldr	r3, [pc, #236]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	623b      	str	r3, [r7, #32]
 8007e34:	4b3a      	ldr	r3, [pc, #232]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a3a      	ldr	r2, [pc, #232]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3e:	0c9b      	lsrs	r3, r3, #18
 8007e40:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007e44:	fb03 f202 	mul.w	r2, r3, r2
 8007e48:	4b35      	ldr	r3, [pc, #212]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4935      	ldr	r1, [pc, #212]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007e4e:	fba1 1303 	umull	r1, r3, r1, r3
 8007e52:	0c9b      	lsrs	r3, r3, #18
 8007e54:	085b      	lsrs	r3, r3, #1
 8007e56:	1ad3      	subs	r3, r2, r3
 8007e58:	61fb      	str	r3, [r7, #28]
 8007e5a:	4b30      	ldr	r3, [pc, #192]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007e5c:	689b      	ldr	r3, [r3, #8]
 8007e5e:	6a3a      	ldr	r2, [r7, #32]
 8007e60:	1ad3      	subs	r3, r2, r3
 8007e62:	69fa      	ldr	r2, [r7, #28]
 8007e64:	429a      	cmp	r2, r3
 8007e66:	d8f8      	bhi.n	8007e5a <LCD16X2_Init+0x14e>
 8007e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6a:	3301      	adds	r3, #1
 8007e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e70:	2b04      	cmp	r3, #4
 8007e72:	d9dc      	bls.n	8007e2e <LCD16X2_Init+0x122>
    LCD16X2_CMD(LCD16X2_Index, 0x03);
 8007e74:	79fb      	ldrb	r3, [r7, #7]
 8007e76:	2103      	movs	r1, #3
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f7ff fe07 	bl	8007a8c <LCD16X2_CMD>
    DELAY_US(150);
 8007e7e:	4b27      	ldr	r3, [pc, #156]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e84:	4b26      	ldr	r3, [pc, #152]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a26      	ldr	r2, [pc, #152]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007e8a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e8e:	0c9b      	lsrs	r3, r3, #18
 8007e90:	2296      	movs	r2, #150	@ 0x96
 8007e92:	fb03 f202 	mul.w	r2, r3, r2
 8007e96:	4b22      	ldr	r3, [pc, #136]	@ (8007f20 <LCD16X2_Init+0x214>)
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4922      	ldr	r1, [pc, #136]	@ (8007f24 <LCD16X2_Init+0x218>)
 8007e9c:	fba1 1303 	umull	r1, r3, r1, r3
 8007ea0:	0c9b      	lsrs	r3, r3, #18
 8007ea2:	085b      	lsrs	r3, r3, #1
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8007f1c <LCD16X2_Init+0x210>)
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007eae:	1ad3      	subs	r3, r2, r3
 8007eb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007eb2:	429a      	cmp	r2, r3
 8007eb4:	d8f8      	bhi.n	8007ea8 <LCD16X2_Init+0x19c>
    // The Rest of The Init Sequence As Defined in The Hitachi HD44780 Datasheet
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 8007eb6:	79fb      	ldrb	r3, [r7, #7]
 8007eb8:	2102      	movs	r1, #2
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f7ff fde6 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x02);
 8007ec0:	79fb      	ldrb	r3, [r7, #7]
 8007ec2:	2102      	movs	r1, #2
 8007ec4:	4618      	mov	r0, r3
 8007ec6:	f7ff fde1 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x08);
 8007eca:	79fb      	ldrb	r3, [r7, #7]
 8007ecc:	2108      	movs	r1, #8
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f7ff fddc 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8007ed4:	79fb      	ldrb	r3, [r7, #7]
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	4618      	mov	r0, r3
 8007eda:	f7ff fdd7 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x0C);
 8007ede:	79fb      	ldrb	r3, [r7, #7]
 8007ee0:	210c      	movs	r1, #12
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7ff fdd2 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8007ee8:	79fb      	ldrb	r3, [r7, #7]
 8007eea:	2100      	movs	r1, #0
 8007eec:	4618      	mov	r0, r3
 8007eee:	f7ff fdcd 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x06);
 8007ef2:	79fb      	ldrb	r3, [r7, #7]
 8007ef4:	2106      	movs	r1, #6
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	f7ff fdc8 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x00);
 8007efc:	79fb      	ldrb	r3, [r7, #7]
 8007efe:	2100      	movs	r1, #0
 8007f00:	4618      	mov	r0, r3
 8007f02:	f7ff fdc3 	bl	8007a8c <LCD16X2_CMD>
    LCD16X2_CMD(LCD16X2_Index, 0x01);
 8007f06:	79fb      	ldrb	r3, [r7, #7]
 8007f08:	2101      	movs	r1, #1
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f7ff fdbe 	bl	8007a8c <LCD16X2_CMD>
}
 8007f10:	bf00      	nop
 8007f12:	3738      	adds	r7, #56	@ 0x38
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}
 8007f18:	0800d594 	.word	0x0800d594
 8007f1c:	e000e010 	.word	0xe000e010
 8007f20:	20000058 	.word	0x20000058
 8007f24:	431bde83 	.word	0x431bde83

08007f28 <LCD16X2_Write_Char>:

void LCD16X2_Write_Char(uint8_t LCD16X2_Index, char Data)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b090      	sub	sp, #64	@ 0x40
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	4603      	mov	r3, r0
 8007f30:	460a      	mov	r2, r1
 8007f32:	71fb      	strb	r3, [r7, #7]
 8007f34:	4613      	mov	r3, r2
 8007f36:	71bb      	strb	r3, [r7, #6]
   char Low4,High4;
   Low4  = Data & 0x0F;
 8007f38:	79bb      	ldrb	r3, [r7, #6]
 8007f3a:	f003 030f 	and.w	r3, r3, #15
 8007f3e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
   High4 = Data & 0xF0;
 8007f42:	79bb      	ldrb	r3, [r7, #6]
 8007f44:	f023 030f 	bic.w	r3, r3, #15
 8007f48:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].RS_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].RS_PINx, 1);
 8007f4c:	79fb      	ldrb	r3, [r7, #7]
 8007f4e:	4aa4      	ldr	r2, [pc, #656]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8007f50:	2134      	movs	r1, #52	@ 0x34
 8007f52:	fb01 f303 	mul.w	r3, r1, r3
 8007f56:	4413      	add	r3, r2
 8007f58:	332c      	adds	r3, #44	@ 0x2c
 8007f5a:	6818      	ldr	r0, [r3, #0]
 8007f5c:	79fb      	ldrb	r3, [r7, #7]
 8007f5e:	4aa0      	ldr	r2, [pc, #640]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8007f60:	2134      	movs	r1, #52	@ 0x34
 8007f62:	fb01 f303 	mul.w	r3, r1, r3
 8007f66:	4413      	add	r3, r2
 8007f68:	3330      	adds	r3, #48	@ 0x30
 8007f6a:	881b      	ldrh	r3, [r3, #0]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	4619      	mov	r1, r3
 8007f70:	f7fc fd38 	bl	80049e4 <HAL_GPIO_WritePin>

   LCD16X2_DATA(LCD16X2_Index, (High4>>4));
 8007f74:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8007f78:	091b      	lsrs	r3, r3, #4
 8007f7a:	b2da      	uxtb	r2, r3
 8007f7c:	79fb      	ldrb	r3, [r7, #7]
 8007f7e:	4611      	mov	r1, r2
 8007f80:	4618      	mov	r0, r3
 8007f82:	f7ff fcbd 	bl	8007900 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8007f86:	79fb      	ldrb	r3, [r7, #7]
 8007f88:	4a95      	ldr	r2, [pc, #596]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8007f8a:	2134      	movs	r1, #52	@ 0x34
 8007f8c:	fb01 f303 	mul.w	r3, r1, r3
 8007f90:	4413      	add	r3, r2
 8007f92:	3324      	adds	r3, #36	@ 0x24
 8007f94:	6818      	ldr	r0, [r3, #0]
 8007f96:	79fb      	ldrb	r3, [r7, #7]
 8007f98:	4a91      	ldr	r2, [pc, #580]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8007f9a:	2134      	movs	r1, #52	@ 0x34
 8007f9c:	fb01 f303 	mul.w	r3, r1, r3
 8007fa0:	4413      	add	r3, r2
 8007fa2:	3328      	adds	r3, #40	@ 0x28
 8007fa4:	881b      	ldrh	r3, [r3, #0]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	4619      	mov	r1, r3
 8007faa:	f7fc fd1b 	bl	80049e4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 8007fae:	4b8d      	ldr	r3, [pc, #564]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007fb4:	4b8c      	ldr	r3, [pc, #560]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a8c      	ldr	r2, [pc, #560]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 8007fba:	fba2 2303 	umull	r2, r3, r2, r3
 8007fbe:	0c9a      	lsrs	r2, r3, #18
 8007fc0:	4613      	mov	r3, r2
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	441a      	add	r2, r3
 8007fc6:	4b88      	ldr	r3, [pc, #544]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4988      	ldr	r1, [pc, #544]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 8007fcc:	fba1 1303 	umull	r1, r3, r1, r3
 8007fd0:	0c9b      	lsrs	r3, r3, #18
 8007fd2:	085b      	lsrs	r3, r3, #1
 8007fd4:	1ad3      	subs	r3, r2, r3
 8007fd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd8:	4b82      	ldr	r3, [pc, #520]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 8007fda:	689b      	ldr	r3, [r3, #8]
 8007fdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007fde:	1ad3      	subs	r3, r2, r3
 8007fe0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007fe2:	429a      	cmp	r2, r3
 8007fe4:	d8f8      	bhi.n	8007fd8 <LCD16X2_Write_Char+0xb0>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8007fe6:	79fb      	ldrb	r3, [r7, #7]
 8007fe8:	4a7d      	ldr	r2, [pc, #500]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8007fea:	2134      	movs	r1, #52	@ 0x34
 8007fec:	fb01 f303 	mul.w	r3, r1, r3
 8007ff0:	4413      	add	r3, r2
 8007ff2:	3324      	adds	r3, #36	@ 0x24
 8007ff4:	6818      	ldr	r0, [r3, #0]
 8007ff6:	79fb      	ldrb	r3, [r7, #7]
 8007ff8:	4a79      	ldr	r2, [pc, #484]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8007ffa:	2134      	movs	r1, #52	@ 0x34
 8007ffc:	fb01 f303 	mul.w	r3, r1, r3
 8008000:	4413      	add	r3, r2
 8008002:	3328      	adds	r3, #40	@ 0x28
 8008004:	881b      	ldrh	r3, [r3, #0]
 8008006:	2201      	movs	r2, #1
 8008008:	4619      	mov	r1, r3
 800800a:	f7fc fceb 	bl	80049e4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 800800e:	4b75      	ldr	r3, [pc, #468]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	633b      	str	r3, [r7, #48]	@ 0x30
 8008014:	4b74      	ldr	r3, [pc, #464]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a74      	ldr	r2, [pc, #464]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 800801a:	fba2 2303 	umull	r2, r3, r2, r3
 800801e:	0c9a      	lsrs	r2, r3, #18
 8008020:	4613      	mov	r3, r2
 8008022:	009b      	lsls	r3, r3, #2
 8008024:	441a      	add	r2, r3
 8008026:	4b70      	ldr	r3, [pc, #448]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4970      	ldr	r1, [pc, #448]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 800802c:	fba1 1303 	umull	r1, r3, r1, r3
 8008030:	0c9b      	lsrs	r3, r3, #18
 8008032:	085b      	lsrs	r3, r3, #1
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008038:	4b6a      	ldr	r3, [pc, #424]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008042:	429a      	cmp	r2, r3
 8008044:	d8f8      	bhi.n	8008038 <LCD16X2_Write_Char+0x110>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8008046:	79fb      	ldrb	r3, [r7, #7]
 8008048:	4a65      	ldr	r2, [pc, #404]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 800804a:	2134      	movs	r1, #52	@ 0x34
 800804c:	fb01 f303 	mul.w	r3, r1, r3
 8008050:	4413      	add	r3, r2
 8008052:	3324      	adds	r3, #36	@ 0x24
 8008054:	6818      	ldr	r0, [r3, #0]
 8008056:	79fb      	ldrb	r3, [r7, #7]
 8008058:	4a61      	ldr	r2, [pc, #388]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 800805a:	2134      	movs	r1, #52	@ 0x34
 800805c:	fb01 f303 	mul.w	r3, r1, r3
 8008060:	4413      	add	r3, r2
 8008062:	3328      	adds	r3, #40	@ 0x28
 8008064:	881b      	ldrh	r3, [r3, #0]
 8008066:	2200      	movs	r2, #0
 8008068:	4619      	mov	r1, r3
 800806a:	f7fc fcbb 	bl	80049e4 <HAL_GPIO_WritePin>
   DELAY_US(100);
 800806e:	4b5d      	ldr	r3, [pc, #372]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008074:	4b5c      	ldr	r3, [pc, #368]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a5c      	ldr	r2, [pc, #368]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 800807a:	fba2 2303 	umull	r2, r3, r2, r3
 800807e:	0c9b      	lsrs	r3, r3, #18
 8008080:	2264      	movs	r2, #100	@ 0x64
 8008082:	fb03 f202 	mul.w	r2, r3, r2
 8008086:	4b58      	ldr	r3, [pc, #352]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4958      	ldr	r1, [pc, #352]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 800808c:	fba1 1303 	umull	r1, r3, r1, r3
 8008090:	0c9b      	lsrs	r3, r3, #18
 8008092:	085b      	lsrs	r3, r3, #1
 8008094:	1ad3      	subs	r3, r2, r3
 8008096:	627b      	str	r3, [r7, #36]	@ 0x24
 8008098:	4b52      	ldr	r3, [pc, #328]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d8f8      	bhi.n	8008098 <LCD16X2_Write_Char+0x170>

   LCD16X2_DATA(LCD16X2_Index, Low4);
 80080a6:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80080aa:	79fb      	ldrb	r3, [r7, #7]
 80080ac:	4611      	mov	r1, r2
 80080ae:	4618      	mov	r0, r3
 80080b0:	f7ff fc26 	bl	8007900 <LCD16X2_DATA>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 80080b4:	79fb      	ldrb	r3, [r7, #7]
 80080b6:	4a4a      	ldr	r2, [pc, #296]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 80080b8:	2134      	movs	r1, #52	@ 0x34
 80080ba:	fb01 f303 	mul.w	r3, r1, r3
 80080be:	4413      	add	r3, r2
 80080c0:	3324      	adds	r3, #36	@ 0x24
 80080c2:	6818      	ldr	r0, [r3, #0]
 80080c4:	79fb      	ldrb	r3, [r7, #7]
 80080c6:	4a46      	ldr	r2, [pc, #280]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 80080c8:	2134      	movs	r1, #52	@ 0x34
 80080ca:	fb01 f303 	mul.w	r3, r1, r3
 80080ce:	4413      	add	r3, r2
 80080d0:	3328      	adds	r3, #40	@ 0x28
 80080d2:	881b      	ldrh	r3, [r3, #0]
 80080d4:	2200      	movs	r2, #0
 80080d6:	4619      	mov	r1, r3
 80080d8:	f7fc fc84 	bl	80049e4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 80080dc:	4b41      	ldr	r3, [pc, #260]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	623b      	str	r3, [r7, #32]
 80080e2:	4b41      	ldr	r3, [pc, #260]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	4a41      	ldr	r2, [pc, #260]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 80080e8:	fba2 2303 	umull	r2, r3, r2, r3
 80080ec:	0c9a      	lsrs	r2, r3, #18
 80080ee:	4613      	mov	r3, r2
 80080f0:	009b      	lsls	r3, r3, #2
 80080f2:	441a      	add	r2, r3
 80080f4:	4b3c      	ldr	r3, [pc, #240]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	493c      	ldr	r1, [pc, #240]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 80080fa:	fba1 1303 	umull	r1, r3, r1, r3
 80080fe:	0c9b      	lsrs	r3, r3, #18
 8008100:	085b      	lsrs	r3, r3, #1
 8008102:	1ad3      	subs	r3, r2, r3
 8008104:	61fb      	str	r3, [r7, #28]
 8008106:	4b37      	ldr	r3, [pc, #220]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 8008108:	689b      	ldr	r3, [r3, #8]
 800810a:	6a3a      	ldr	r2, [r7, #32]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	69fa      	ldr	r2, [r7, #28]
 8008110:	429a      	cmp	r2, r3
 8008112:	d8f8      	bhi.n	8008106 <LCD16X2_Write_Char+0x1de>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 1);
 8008114:	79fb      	ldrb	r3, [r7, #7]
 8008116:	4a32      	ldr	r2, [pc, #200]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8008118:	2134      	movs	r1, #52	@ 0x34
 800811a:	fb01 f303 	mul.w	r3, r1, r3
 800811e:	4413      	add	r3, r2
 8008120:	3324      	adds	r3, #36	@ 0x24
 8008122:	6818      	ldr	r0, [r3, #0]
 8008124:	79fb      	ldrb	r3, [r7, #7]
 8008126:	4a2e      	ldr	r2, [pc, #184]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8008128:	2134      	movs	r1, #52	@ 0x34
 800812a:	fb01 f303 	mul.w	r3, r1, r3
 800812e:	4413      	add	r3, r2
 8008130:	3328      	adds	r3, #40	@ 0x28
 8008132:	881b      	ldrh	r3, [r3, #0]
 8008134:	2201      	movs	r2, #1
 8008136:	4619      	mov	r1, r3
 8008138:	f7fc fc54 	bl	80049e4 <HAL_GPIO_WritePin>
   DELAY_US(5);
 800813c:	4b29      	ldr	r3, [pc, #164]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 800813e:	689b      	ldr	r3, [r3, #8]
 8008140:	61bb      	str	r3, [r7, #24]
 8008142:	4b29      	ldr	r3, [pc, #164]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a29      	ldr	r2, [pc, #164]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 8008148:	fba2 2303 	umull	r2, r3, r2, r3
 800814c:	0c9a      	lsrs	r2, r3, #18
 800814e:	4613      	mov	r3, r2
 8008150:	009b      	lsls	r3, r3, #2
 8008152:	441a      	add	r2, r3
 8008154:	4b24      	ldr	r3, [pc, #144]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4924      	ldr	r1, [pc, #144]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 800815a:	fba1 1303 	umull	r1, r3, r1, r3
 800815e:	0c9b      	lsrs	r3, r3, #18
 8008160:	085b      	lsrs	r3, r3, #1
 8008162:	1ad3      	subs	r3, r2, r3
 8008164:	617b      	str	r3, [r7, #20]
 8008166:	4b1f      	ldr	r3, [pc, #124]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 8008168:	689b      	ldr	r3, [r3, #8]
 800816a:	69ba      	ldr	r2, [r7, #24]
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	697a      	ldr	r2, [r7, #20]
 8008170:	429a      	cmp	r2, r3
 8008172:	d8f8      	bhi.n	8008166 <LCD16X2_Write_Char+0x23e>
   HAL_GPIO_WritePin(LCD16X2_CfgParam[LCD16X2_Index].EN_GPIOx, LCD16X2_CfgParam[LCD16X2_Index].EN_PINx, 0);
 8008174:	79fb      	ldrb	r3, [r7, #7]
 8008176:	4a1a      	ldr	r2, [pc, #104]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8008178:	2134      	movs	r1, #52	@ 0x34
 800817a:	fb01 f303 	mul.w	r3, r1, r3
 800817e:	4413      	add	r3, r2
 8008180:	3324      	adds	r3, #36	@ 0x24
 8008182:	6818      	ldr	r0, [r3, #0]
 8008184:	79fb      	ldrb	r3, [r7, #7]
 8008186:	4a16      	ldr	r2, [pc, #88]	@ (80081e0 <LCD16X2_Write_Char+0x2b8>)
 8008188:	2134      	movs	r1, #52	@ 0x34
 800818a:	fb01 f303 	mul.w	r3, r1, r3
 800818e:	4413      	add	r3, r2
 8008190:	3328      	adds	r3, #40	@ 0x28
 8008192:	881b      	ldrh	r3, [r3, #0]
 8008194:	2200      	movs	r2, #0
 8008196:	4619      	mov	r1, r3
 8008198:	f7fc fc24 	bl	80049e4 <HAL_GPIO_WritePin>
   DELAY_US(100);
 800819c:	4b11      	ldr	r3, [pc, #68]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 800819e:	689b      	ldr	r3, [r3, #8]
 80081a0:	613b      	str	r3, [r7, #16]
 80081a2:	4b11      	ldr	r3, [pc, #68]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	4a11      	ldr	r2, [pc, #68]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 80081a8:	fba2 2303 	umull	r2, r3, r2, r3
 80081ac:	0c9b      	lsrs	r3, r3, #18
 80081ae:	2264      	movs	r2, #100	@ 0x64
 80081b0:	fb03 f202 	mul.w	r2, r3, r2
 80081b4:	4b0c      	ldr	r3, [pc, #48]	@ (80081e8 <LCD16X2_Write_Char+0x2c0>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	490c      	ldr	r1, [pc, #48]	@ (80081ec <LCD16X2_Write_Char+0x2c4>)
 80081ba:	fba1 1303 	umull	r1, r3, r1, r3
 80081be:	0c9b      	lsrs	r3, r3, #18
 80081c0:	085b      	lsrs	r3, r3, #1
 80081c2:	1ad3      	subs	r3, r2, r3
 80081c4:	60fb      	str	r3, [r7, #12]
 80081c6:	4b07      	ldr	r3, [pc, #28]	@ (80081e4 <LCD16X2_Write_Char+0x2bc>)
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	693a      	ldr	r2, [r7, #16]
 80081cc:	1ad3      	subs	r3, r2, r3
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d8f8      	bhi.n	80081c6 <LCD16X2_Write_Char+0x29e>
}
 80081d4:	bf00      	nop
 80081d6:	bf00      	nop
 80081d8:	3740      	adds	r7, #64	@ 0x40
 80081da:	46bd      	mov	sp, r7
 80081dc:	bd80      	pop	{r7, pc}
 80081de:	bf00      	nop
 80081e0:	0800d594 	.word	0x0800d594
 80081e4:	e000e010 	.word	0xe000e010
 80081e8:	20000058 	.word	0x20000058
 80081ec:	431bde83 	.word	0x431bde83

080081f0 <LCD16X2_Write_String>:

void LCD16X2_Write_String(uint8_t LCD16X2_Index, char *str)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b084      	sub	sp, #16
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	4603      	mov	r3, r0
 80081f8:	6039      	str	r1, [r7, #0]
 80081fa:	71fb      	strb	r3, [r7, #7]
    int i;
    for(i=0; str[i]!='\0'; i++)
 80081fc:	2300      	movs	r3, #0
 80081fe:	60fb      	str	r3, [r7, #12]
 8008200:	e00b      	b.n	800821a <LCD16X2_Write_String+0x2a>
    {
    	LCD16X2_Write_Char(LCD16X2_Index, str[i]);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	4413      	add	r3, r2
 8008208:	781a      	ldrb	r2, [r3, #0]
 800820a:	79fb      	ldrb	r3, [r7, #7]
 800820c:	4611      	mov	r1, r2
 800820e:	4618      	mov	r0, r3
 8008210:	f7ff fe8a 	bl	8007f28 <LCD16X2_Write_Char>
    for(i=0; str[i]!='\0'; i++)
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	3301      	adds	r3, #1
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	683a      	ldr	r2, [r7, #0]
 800821e:	4413      	add	r3, r2
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1ed      	bne.n	8008202 <LCD16X2_Write_String+0x12>
    }
}
 8008226:	bf00      	nop
 8008228:	bf00      	nop
 800822a:	3710      	adds	r7, #16
 800822c:	46bd      	mov	sp, r7
 800822e:	bd80      	pop	{r7, pc}

08008230 <__cvt>:
 8008230:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008234:	ec57 6b10 	vmov	r6, r7, d0
 8008238:	2f00      	cmp	r7, #0
 800823a:	460c      	mov	r4, r1
 800823c:	4619      	mov	r1, r3
 800823e:	463b      	mov	r3, r7
 8008240:	bfbb      	ittet	lt
 8008242:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008246:	461f      	movlt	r7, r3
 8008248:	2300      	movge	r3, #0
 800824a:	232d      	movlt	r3, #45	@ 0x2d
 800824c:	700b      	strb	r3, [r1, #0]
 800824e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008250:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008254:	4691      	mov	r9, r2
 8008256:	f023 0820 	bic.w	r8, r3, #32
 800825a:	bfbc      	itt	lt
 800825c:	4632      	movlt	r2, r6
 800825e:	4616      	movlt	r6, r2
 8008260:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008264:	d005      	beq.n	8008272 <__cvt+0x42>
 8008266:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800826a:	d100      	bne.n	800826e <__cvt+0x3e>
 800826c:	3401      	adds	r4, #1
 800826e:	2102      	movs	r1, #2
 8008270:	e000      	b.n	8008274 <__cvt+0x44>
 8008272:	2103      	movs	r1, #3
 8008274:	ab03      	add	r3, sp, #12
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	ab02      	add	r3, sp, #8
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	ec47 6b10 	vmov	d0, r6, r7
 8008280:	4653      	mov	r3, sl
 8008282:	4622      	mov	r2, r4
 8008284:	f001 fa80 	bl	8009788 <_dtoa_r>
 8008288:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800828c:	4605      	mov	r5, r0
 800828e:	d119      	bne.n	80082c4 <__cvt+0x94>
 8008290:	f019 0f01 	tst.w	r9, #1
 8008294:	d00e      	beq.n	80082b4 <__cvt+0x84>
 8008296:	eb00 0904 	add.w	r9, r0, r4
 800829a:	2200      	movs	r2, #0
 800829c:	2300      	movs	r3, #0
 800829e:	4630      	mov	r0, r6
 80082a0:	4639      	mov	r1, r7
 80082a2:	f7f8 fc21 	bl	8000ae8 <__aeabi_dcmpeq>
 80082a6:	b108      	cbz	r0, 80082ac <__cvt+0x7c>
 80082a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80082ac:	2230      	movs	r2, #48	@ 0x30
 80082ae:	9b03      	ldr	r3, [sp, #12]
 80082b0:	454b      	cmp	r3, r9
 80082b2:	d31e      	bcc.n	80082f2 <__cvt+0xc2>
 80082b4:	9b03      	ldr	r3, [sp, #12]
 80082b6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082b8:	1b5b      	subs	r3, r3, r5
 80082ba:	4628      	mov	r0, r5
 80082bc:	6013      	str	r3, [r2, #0]
 80082be:	b004      	add	sp, #16
 80082c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80082c8:	eb00 0904 	add.w	r9, r0, r4
 80082cc:	d1e5      	bne.n	800829a <__cvt+0x6a>
 80082ce:	7803      	ldrb	r3, [r0, #0]
 80082d0:	2b30      	cmp	r3, #48	@ 0x30
 80082d2:	d10a      	bne.n	80082ea <__cvt+0xba>
 80082d4:	2200      	movs	r2, #0
 80082d6:	2300      	movs	r3, #0
 80082d8:	4630      	mov	r0, r6
 80082da:	4639      	mov	r1, r7
 80082dc:	f7f8 fc04 	bl	8000ae8 <__aeabi_dcmpeq>
 80082e0:	b918      	cbnz	r0, 80082ea <__cvt+0xba>
 80082e2:	f1c4 0401 	rsb	r4, r4, #1
 80082e6:	f8ca 4000 	str.w	r4, [sl]
 80082ea:	f8da 3000 	ldr.w	r3, [sl]
 80082ee:	4499      	add	r9, r3
 80082f0:	e7d3      	b.n	800829a <__cvt+0x6a>
 80082f2:	1c59      	adds	r1, r3, #1
 80082f4:	9103      	str	r1, [sp, #12]
 80082f6:	701a      	strb	r2, [r3, #0]
 80082f8:	e7d9      	b.n	80082ae <__cvt+0x7e>

080082fa <__exponent>:
 80082fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80082fc:	2900      	cmp	r1, #0
 80082fe:	bfba      	itte	lt
 8008300:	4249      	neglt	r1, r1
 8008302:	232d      	movlt	r3, #45	@ 0x2d
 8008304:	232b      	movge	r3, #43	@ 0x2b
 8008306:	2909      	cmp	r1, #9
 8008308:	7002      	strb	r2, [r0, #0]
 800830a:	7043      	strb	r3, [r0, #1]
 800830c:	dd29      	ble.n	8008362 <__exponent+0x68>
 800830e:	f10d 0307 	add.w	r3, sp, #7
 8008312:	461d      	mov	r5, r3
 8008314:	270a      	movs	r7, #10
 8008316:	461a      	mov	r2, r3
 8008318:	fbb1 f6f7 	udiv	r6, r1, r7
 800831c:	fb07 1416 	mls	r4, r7, r6, r1
 8008320:	3430      	adds	r4, #48	@ 0x30
 8008322:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008326:	460c      	mov	r4, r1
 8008328:	2c63      	cmp	r4, #99	@ 0x63
 800832a:	f103 33ff 	add.w	r3, r3, #4294967295
 800832e:	4631      	mov	r1, r6
 8008330:	dcf1      	bgt.n	8008316 <__exponent+0x1c>
 8008332:	3130      	adds	r1, #48	@ 0x30
 8008334:	1e94      	subs	r4, r2, #2
 8008336:	f803 1c01 	strb.w	r1, [r3, #-1]
 800833a:	1c41      	adds	r1, r0, #1
 800833c:	4623      	mov	r3, r4
 800833e:	42ab      	cmp	r3, r5
 8008340:	d30a      	bcc.n	8008358 <__exponent+0x5e>
 8008342:	f10d 0309 	add.w	r3, sp, #9
 8008346:	1a9b      	subs	r3, r3, r2
 8008348:	42ac      	cmp	r4, r5
 800834a:	bf88      	it	hi
 800834c:	2300      	movhi	r3, #0
 800834e:	3302      	adds	r3, #2
 8008350:	4403      	add	r3, r0
 8008352:	1a18      	subs	r0, r3, r0
 8008354:	b003      	add	sp, #12
 8008356:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008358:	f813 6b01 	ldrb.w	r6, [r3], #1
 800835c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008360:	e7ed      	b.n	800833e <__exponent+0x44>
 8008362:	2330      	movs	r3, #48	@ 0x30
 8008364:	3130      	adds	r1, #48	@ 0x30
 8008366:	7083      	strb	r3, [r0, #2]
 8008368:	70c1      	strb	r1, [r0, #3]
 800836a:	1d03      	adds	r3, r0, #4
 800836c:	e7f1      	b.n	8008352 <__exponent+0x58>
	...

08008370 <_printf_float>:
 8008370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008374:	b08d      	sub	sp, #52	@ 0x34
 8008376:	460c      	mov	r4, r1
 8008378:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800837c:	4616      	mov	r6, r2
 800837e:	461f      	mov	r7, r3
 8008380:	4605      	mov	r5, r0
 8008382:	f001 f8e5 	bl	8009550 <_localeconv_r>
 8008386:	6803      	ldr	r3, [r0, #0]
 8008388:	9304      	str	r3, [sp, #16]
 800838a:	4618      	mov	r0, r3
 800838c:	f7f7 ff80 	bl	8000290 <strlen>
 8008390:	2300      	movs	r3, #0
 8008392:	930a      	str	r3, [sp, #40]	@ 0x28
 8008394:	f8d8 3000 	ldr.w	r3, [r8]
 8008398:	9005      	str	r0, [sp, #20]
 800839a:	3307      	adds	r3, #7
 800839c:	f023 0307 	bic.w	r3, r3, #7
 80083a0:	f103 0208 	add.w	r2, r3, #8
 80083a4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80083a8:	f8d4 b000 	ldr.w	fp, [r4]
 80083ac:	f8c8 2000 	str.w	r2, [r8]
 80083b0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083b4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80083b8:	9307      	str	r3, [sp, #28]
 80083ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80083be:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80083c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083c6:	4b9c      	ldr	r3, [pc, #624]	@ (8008638 <_printf_float+0x2c8>)
 80083c8:	f04f 32ff 	mov.w	r2, #4294967295
 80083cc:	f7f8 fbbe 	bl	8000b4c <__aeabi_dcmpun>
 80083d0:	bb70      	cbnz	r0, 8008430 <_printf_float+0xc0>
 80083d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80083d6:	4b98      	ldr	r3, [pc, #608]	@ (8008638 <_printf_float+0x2c8>)
 80083d8:	f04f 32ff 	mov.w	r2, #4294967295
 80083dc:	f7f8 fb98 	bl	8000b10 <__aeabi_dcmple>
 80083e0:	bb30      	cbnz	r0, 8008430 <_printf_float+0xc0>
 80083e2:	2200      	movs	r2, #0
 80083e4:	2300      	movs	r3, #0
 80083e6:	4640      	mov	r0, r8
 80083e8:	4649      	mov	r1, r9
 80083ea:	f7f8 fb87 	bl	8000afc <__aeabi_dcmplt>
 80083ee:	b110      	cbz	r0, 80083f6 <_printf_float+0x86>
 80083f0:	232d      	movs	r3, #45	@ 0x2d
 80083f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80083f6:	4a91      	ldr	r2, [pc, #580]	@ (800863c <_printf_float+0x2cc>)
 80083f8:	4b91      	ldr	r3, [pc, #580]	@ (8008640 <_printf_float+0x2d0>)
 80083fa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80083fe:	bf8c      	ite	hi
 8008400:	4690      	movhi	r8, r2
 8008402:	4698      	movls	r8, r3
 8008404:	2303      	movs	r3, #3
 8008406:	6123      	str	r3, [r4, #16]
 8008408:	f02b 0304 	bic.w	r3, fp, #4
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	f04f 0900 	mov.w	r9, #0
 8008412:	9700      	str	r7, [sp, #0]
 8008414:	4633      	mov	r3, r6
 8008416:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008418:	4621      	mov	r1, r4
 800841a:	4628      	mov	r0, r5
 800841c:	f000 f9d2 	bl	80087c4 <_printf_common>
 8008420:	3001      	adds	r0, #1
 8008422:	f040 808d 	bne.w	8008540 <_printf_float+0x1d0>
 8008426:	f04f 30ff 	mov.w	r0, #4294967295
 800842a:	b00d      	add	sp, #52	@ 0x34
 800842c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008430:	4642      	mov	r2, r8
 8008432:	464b      	mov	r3, r9
 8008434:	4640      	mov	r0, r8
 8008436:	4649      	mov	r1, r9
 8008438:	f7f8 fb88 	bl	8000b4c <__aeabi_dcmpun>
 800843c:	b140      	cbz	r0, 8008450 <_printf_float+0xe0>
 800843e:	464b      	mov	r3, r9
 8008440:	2b00      	cmp	r3, #0
 8008442:	bfbc      	itt	lt
 8008444:	232d      	movlt	r3, #45	@ 0x2d
 8008446:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800844a:	4a7e      	ldr	r2, [pc, #504]	@ (8008644 <_printf_float+0x2d4>)
 800844c:	4b7e      	ldr	r3, [pc, #504]	@ (8008648 <_printf_float+0x2d8>)
 800844e:	e7d4      	b.n	80083fa <_printf_float+0x8a>
 8008450:	6863      	ldr	r3, [r4, #4]
 8008452:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008456:	9206      	str	r2, [sp, #24]
 8008458:	1c5a      	adds	r2, r3, #1
 800845a:	d13b      	bne.n	80084d4 <_printf_float+0x164>
 800845c:	2306      	movs	r3, #6
 800845e:	6063      	str	r3, [r4, #4]
 8008460:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008464:	2300      	movs	r3, #0
 8008466:	6022      	str	r2, [r4, #0]
 8008468:	9303      	str	r3, [sp, #12]
 800846a:	ab0a      	add	r3, sp, #40	@ 0x28
 800846c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008470:	ab09      	add	r3, sp, #36	@ 0x24
 8008472:	9300      	str	r3, [sp, #0]
 8008474:	6861      	ldr	r1, [r4, #4]
 8008476:	ec49 8b10 	vmov	d0, r8, r9
 800847a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800847e:	4628      	mov	r0, r5
 8008480:	f7ff fed6 	bl	8008230 <__cvt>
 8008484:	9b06      	ldr	r3, [sp, #24]
 8008486:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008488:	2b47      	cmp	r3, #71	@ 0x47
 800848a:	4680      	mov	r8, r0
 800848c:	d129      	bne.n	80084e2 <_printf_float+0x172>
 800848e:	1cc8      	adds	r0, r1, #3
 8008490:	db02      	blt.n	8008498 <_printf_float+0x128>
 8008492:	6863      	ldr	r3, [r4, #4]
 8008494:	4299      	cmp	r1, r3
 8008496:	dd41      	ble.n	800851c <_printf_float+0x1ac>
 8008498:	f1aa 0a02 	sub.w	sl, sl, #2
 800849c:	fa5f fa8a 	uxtb.w	sl, sl
 80084a0:	3901      	subs	r1, #1
 80084a2:	4652      	mov	r2, sl
 80084a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80084a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80084aa:	f7ff ff26 	bl	80082fa <__exponent>
 80084ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80084b0:	1813      	adds	r3, r2, r0
 80084b2:	2a01      	cmp	r2, #1
 80084b4:	4681      	mov	r9, r0
 80084b6:	6123      	str	r3, [r4, #16]
 80084b8:	dc02      	bgt.n	80084c0 <_printf_float+0x150>
 80084ba:	6822      	ldr	r2, [r4, #0]
 80084bc:	07d2      	lsls	r2, r2, #31
 80084be:	d501      	bpl.n	80084c4 <_printf_float+0x154>
 80084c0:	3301      	adds	r3, #1
 80084c2:	6123      	str	r3, [r4, #16]
 80084c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d0a2      	beq.n	8008412 <_printf_float+0xa2>
 80084cc:	232d      	movs	r3, #45	@ 0x2d
 80084ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80084d2:	e79e      	b.n	8008412 <_printf_float+0xa2>
 80084d4:	9a06      	ldr	r2, [sp, #24]
 80084d6:	2a47      	cmp	r2, #71	@ 0x47
 80084d8:	d1c2      	bne.n	8008460 <_printf_float+0xf0>
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d1c0      	bne.n	8008460 <_printf_float+0xf0>
 80084de:	2301      	movs	r3, #1
 80084e0:	e7bd      	b.n	800845e <_printf_float+0xee>
 80084e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80084e6:	d9db      	bls.n	80084a0 <_printf_float+0x130>
 80084e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80084ec:	d118      	bne.n	8008520 <_printf_float+0x1b0>
 80084ee:	2900      	cmp	r1, #0
 80084f0:	6863      	ldr	r3, [r4, #4]
 80084f2:	dd0b      	ble.n	800850c <_printf_float+0x19c>
 80084f4:	6121      	str	r1, [r4, #16]
 80084f6:	b913      	cbnz	r3, 80084fe <_printf_float+0x18e>
 80084f8:	6822      	ldr	r2, [r4, #0]
 80084fa:	07d0      	lsls	r0, r2, #31
 80084fc:	d502      	bpl.n	8008504 <_printf_float+0x194>
 80084fe:	3301      	adds	r3, #1
 8008500:	440b      	add	r3, r1
 8008502:	6123      	str	r3, [r4, #16]
 8008504:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008506:	f04f 0900 	mov.w	r9, #0
 800850a:	e7db      	b.n	80084c4 <_printf_float+0x154>
 800850c:	b913      	cbnz	r3, 8008514 <_printf_float+0x1a4>
 800850e:	6822      	ldr	r2, [r4, #0]
 8008510:	07d2      	lsls	r2, r2, #31
 8008512:	d501      	bpl.n	8008518 <_printf_float+0x1a8>
 8008514:	3302      	adds	r3, #2
 8008516:	e7f4      	b.n	8008502 <_printf_float+0x192>
 8008518:	2301      	movs	r3, #1
 800851a:	e7f2      	b.n	8008502 <_printf_float+0x192>
 800851c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008520:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008522:	4299      	cmp	r1, r3
 8008524:	db05      	blt.n	8008532 <_printf_float+0x1c2>
 8008526:	6823      	ldr	r3, [r4, #0]
 8008528:	6121      	str	r1, [r4, #16]
 800852a:	07d8      	lsls	r0, r3, #31
 800852c:	d5ea      	bpl.n	8008504 <_printf_float+0x194>
 800852e:	1c4b      	adds	r3, r1, #1
 8008530:	e7e7      	b.n	8008502 <_printf_float+0x192>
 8008532:	2900      	cmp	r1, #0
 8008534:	bfd4      	ite	le
 8008536:	f1c1 0202 	rsble	r2, r1, #2
 800853a:	2201      	movgt	r2, #1
 800853c:	4413      	add	r3, r2
 800853e:	e7e0      	b.n	8008502 <_printf_float+0x192>
 8008540:	6823      	ldr	r3, [r4, #0]
 8008542:	055a      	lsls	r2, r3, #21
 8008544:	d407      	bmi.n	8008556 <_printf_float+0x1e6>
 8008546:	6923      	ldr	r3, [r4, #16]
 8008548:	4642      	mov	r2, r8
 800854a:	4631      	mov	r1, r6
 800854c:	4628      	mov	r0, r5
 800854e:	47b8      	blx	r7
 8008550:	3001      	adds	r0, #1
 8008552:	d12b      	bne.n	80085ac <_printf_float+0x23c>
 8008554:	e767      	b.n	8008426 <_printf_float+0xb6>
 8008556:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800855a:	f240 80dd 	bls.w	8008718 <_printf_float+0x3a8>
 800855e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008562:	2200      	movs	r2, #0
 8008564:	2300      	movs	r3, #0
 8008566:	f7f8 fabf 	bl	8000ae8 <__aeabi_dcmpeq>
 800856a:	2800      	cmp	r0, #0
 800856c:	d033      	beq.n	80085d6 <_printf_float+0x266>
 800856e:	4a37      	ldr	r2, [pc, #220]	@ (800864c <_printf_float+0x2dc>)
 8008570:	2301      	movs	r3, #1
 8008572:	4631      	mov	r1, r6
 8008574:	4628      	mov	r0, r5
 8008576:	47b8      	blx	r7
 8008578:	3001      	adds	r0, #1
 800857a:	f43f af54 	beq.w	8008426 <_printf_float+0xb6>
 800857e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008582:	4543      	cmp	r3, r8
 8008584:	db02      	blt.n	800858c <_printf_float+0x21c>
 8008586:	6823      	ldr	r3, [r4, #0]
 8008588:	07d8      	lsls	r0, r3, #31
 800858a:	d50f      	bpl.n	80085ac <_printf_float+0x23c>
 800858c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008590:	4631      	mov	r1, r6
 8008592:	4628      	mov	r0, r5
 8008594:	47b8      	blx	r7
 8008596:	3001      	adds	r0, #1
 8008598:	f43f af45 	beq.w	8008426 <_printf_float+0xb6>
 800859c:	f04f 0900 	mov.w	r9, #0
 80085a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80085a4:	f104 0a1a 	add.w	sl, r4, #26
 80085a8:	45c8      	cmp	r8, r9
 80085aa:	dc09      	bgt.n	80085c0 <_printf_float+0x250>
 80085ac:	6823      	ldr	r3, [r4, #0]
 80085ae:	079b      	lsls	r3, r3, #30
 80085b0:	f100 8103 	bmi.w	80087ba <_printf_float+0x44a>
 80085b4:	68e0      	ldr	r0, [r4, #12]
 80085b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085b8:	4298      	cmp	r0, r3
 80085ba:	bfb8      	it	lt
 80085bc:	4618      	movlt	r0, r3
 80085be:	e734      	b.n	800842a <_printf_float+0xba>
 80085c0:	2301      	movs	r3, #1
 80085c2:	4652      	mov	r2, sl
 80085c4:	4631      	mov	r1, r6
 80085c6:	4628      	mov	r0, r5
 80085c8:	47b8      	blx	r7
 80085ca:	3001      	adds	r0, #1
 80085cc:	f43f af2b 	beq.w	8008426 <_printf_float+0xb6>
 80085d0:	f109 0901 	add.w	r9, r9, #1
 80085d4:	e7e8      	b.n	80085a8 <_printf_float+0x238>
 80085d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085d8:	2b00      	cmp	r3, #0
 80085da:	dc39      	bgt.n	8008650 <_printf_float+0x2e0>
 80085dc:	4a1b      	ldr	r2, [pc, #108]	@ (800864c <_printf_float+0x2dc>)
 80085de:	2301      	movs	r3, #1
 80085e0:	4631      	mov	r1, r6
 80085e2:	4628      	mov	r0, r5
 80085e4:	47b8      	blx	r7
 80085e6:	3001      	adds	r0, #1
 80085e8:	f43f af1d 	beq.w	8008426 <_printf_float+0xb6>
 80085ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80085f0:	ea59 0303 	orrs.w	r3, r9, r3
 80085f4:	d102      	bne.n	80085fc <_printf_float+0x28c>
 80085f6:	6823      	ldr	r3, [r4, #0]
 80085f8:	07d9      	lsls	r1, r3, #31
 80085fa:	d5d7      	bpl.n	80085ac <_printf_float+0x23c>
 80085fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008600:	4631      	mov	r1, r6
 8008602:	4628      	mov	r0, r5
 8008604:	47b8      	blx	r7
 8008606:	3001      	adds	r0, #1
 8008608:	f43f af0d 	beq.w	8008426 <_printf_float+0xb6>
 800860c:	f04f 0a00 	mov.w	sl, #0
 8008610:	f104 0b1a 	add.w	fp, r4, #26
 8008614:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008616:	425b      	negs	r3, r3
 8008618:	4553      	cmp	r3, sl
 800861a:	dc01      	bgt.n	8008620 <_printf_float+0x2b0>
 800861c:	464b      	mov	r3, r9
 800861e:	e793      	b.n	8008548 <_printf_float+0x1d8>
 8008620:	2301      	movs	r3, #1
 8008622:	465a      	mov	r2, fp
 8008624:	4631      	mov	r1, r6
 8008626:	4628      	mov	r0, r5
 8008628:	47b8      	blx	r7
 800862a:	3001      	adds	r0, #1
 800862c:	f43f aefb 	beq.w	8008426 <_printf_float+0xb6>
 8008630:	f10a 0a01 	add.w	sl, sl, #1
 8008634:	e7ee      	b.n	8008614 <_printf_float+0x2a4>
 8008636:	bf00      	nop
 8008638:	7fefffff 	.word	0x7fefffff
 800863c:	0800d5cc 	.word	0x0800d5cc
 8008640:	0800d5c8 	.word	0x0800d5c8
 8008644:	0800d5d4 	.word	0x0800d5d4
 8008648:	0800d5d0 	.word	0x0800d5d0
 800864c:	0800d70e 	.word	0x0800d70e
 8008650:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008652:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008656:	4553      	cmp	r3, sl
 8008658:	bfa8      	it	ge
 800865a:	4653      	movge	r3, sl
 800865c:	2b00      	cmp	r3, #0
 800865e:	4699      	mov	r9, r3
 8008660:	dc36      	bgt.n	80086d0 <_printf_float+0x360>
 8008662:	f04f 0b00 	mov.w	fp, #0
 8008666:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800866a:	f104 021a 	add.w	r2, r4, #26
 800866e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008670:	9306      	str	r3, [sp, #24]
 8008672:	eba3 0309 	sub.w	r3, r3, r9
 8008676:	455b      	cmp	r3, fp
 8008678:	dc31      	bgt.n	80086de <_printf_float+0x36e>
 800867a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800867c:	459a      	cmp	sl, r3
 800867e:	dc3a      	bgt.n	80086f6 <_printf_float+0x386>
 8008680:	6823      	ldr	r3, [r4, #0]
 8008682:	07da      	lsls	r2, r3, #31
 8008684:	d437      	bmi.n	80086f6 <_printf_float+0x386>
 8008686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008688:	ebaa 0903 	sub.w	r9, sl, r3
 800868c:	9b06      	ldr	r3, [sp, #24]
 800868e:	ebaa 0303 	sub.w	r3, sl, r3
 8008692:	4599      	cmp	r9, r3
 8008694:	bfa8      	it	ge
 8008696:	4699      	movge	r9, r3
 8008698:	f1b9 0f00 	cmp.w	r9, #0
 800869c:	dc33      	bgt.n	8008706 <_printf_float+0x396>
 800869e:	f04f 0800 	mov.w	r8, #0
 80086a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80086a6:	f104 0b1a 	add.w	fp, r4, #26
 80086aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086ac:	ebaa 0303 	sub.w	r3, sl, r3
 80086b0:	eba3 0309 	sub.w	r3, r3, r9
 80086b4:	4543      	cmp	r3, r8
 80086b6:	f77f af79 	ble.w	80085ac <_printf_float+0x23c>
 80086ba:	2301      	movs	r3, #1
 80086bc:	465a      	mov	r2, fp
 80086be:	4631      	mov	r1, r6
 80086c0:	4628      	mov	r0, r5
 80086c2:	47b8      	blx	r7
 80086c4:	3001      	adds	r0, #1
 80086c6:	f43f aeae 	beq.w	8008426 <_printf_float+0xb6>
 80086ca:	f108 0801 	add.w	r8, r8, #1
 80086ce:	e7ec      	b.n	80086aa <_printf_float+0x33a>
 80086d0:	4642      	mov	r2, r8
 80086d2:	4631      	mov	r1, r6
 80086d4:	4628      	mov	r0, r5
 80086d6:	47b8      	blx	r7
 80086d8:	3001      	adds	r0, #1
 80086da:	d1c2      	bne.n	8008662 <_printf_float+0x2f2>
 80086dc:	e6a3      	b.n	8008426 <_printf_float+0xb6>
 80086de:	2301      	movs	r3, #1
 80086e0:	4631      	mov	r1, r6
 80086e2:	4628      	mov	r0, r5
 80086e4:	9206      	str	r2, [sp, #24]
 80086e6:	47b8      	blx	r7
 80086e8:	3001      	adds	r0, #1
 80086ea:	f43f ae9c 	beq.w	8008426 <_printf_float+0xb6>
 80086ee:	9a06      	ldr	r2, [sp, #24]
 80086f0:	f10b 0b01 	add.w	fp, fp, #1
 80086f4:	e7bb      	b.n	800866e <_printf_float+0x2fe>
 80086f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086fa:	4631      	mov	r1, r6
 80086fc:	4628      	mov	r0, r5
 80086fe:	47b8      	blx	r7
 8008700:	3001      	adds	r0, #1
 8008702:	d1c0      	bne.n	8008686 <_printf_float+0x316>
 8008704:	e68f      	b.n	8008426 <_printf_float+0xb6>
 8008706:	9a06      	ldr	r2, [sp, #24]
 8008708:	464b      	mov	r3, r9
 800870a:	4442      	add	r2, r8
 800870c:	4631      	mov	r1, r6
 800870e:	4628      	mov	r0, r5
 8008710:	47b8      	blx	r7
 8008712:	3001      	adds	r0, #1
 8008714:	d1c3      	bne.n	800869e <_printf_float+0x32e>
 8008716:	e686      	b.n	8008426 <_printf_float+0xb6>
 8008718:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800871c:	f1ba 0f01 	cmp.w	sl, #1
 8008720:	dc01      	bgt.n	8008726 <_printf_float+0x3b6>
 8008722:	07db      	lsls	r3, r3, #31
 8008724:	d536      	bpl.n	8008794 <_printf_float+0x424>
 8008726:	2301      	movs	r3, #1
 8008728:	4642      	mov	r2, r8
 800872a:	4631      	mov	r1, r6
 800872c:	4628      	mov	r0, r5
 800872e:	47b8      	blx	r7
 8008730:	3001      	adds	r0, #1
 8008732:	f43f ae78 	beq.w	8008426 <_printf_float+0xb6>
 8008736:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800873a:	4631      	mov	r1, r6
 800873c:	4628      	mov	r0, r5
 800873e:	47b8      	blx	r7
 8008740:	3001      	adds	r0, #1
 8008742:	f43f ae70 	beq.w	8008426 <_printf_float+0xb6>
 8008746:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800874a:	2200      	movs	r2, #0
 800874c:	2300      	movs	r3, #0
 800874e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008752:	f7f8 f9c9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008756:	b9c0      	cbnz	r0, 800878a <_printf_float+0x41a>
 8008758:	4653      	mov	r3, sl
 800875a:	f108 0201 	add.w	r2, r8, #1
 800875e:	4631      	mov	r1, r6
 8008760:	4628      	mov	r0, r5
 8008762:	47b8      	blx	r7
 8008764:	3001      	adds	r0, #1
 8008766:	d10c      	bne.n	8008782 <_printf_float+0x412>
 8008768:	e65d      	b.n	8008426 <_printf_float+0xb6>
 800876a:	2301      	movs	r3, #1
 800876c:	465a      	mov	r2, fp
 800876e:	4631      	mov	r1, r6
 8008770:	4628      	mov	r0, r5
 8008772:	47b8      	blx	r7
 8008774:	3001      	adds	r0, #1
 8008776:	f43f ae56 	beq.w	8008426 <_printf_float+0xb6>
 800877a:	f108 0801 	add.w	r8, r8, #1
 800877e:	45d0      	cmp	r8, sl
 8008780:	dbf3      	blt.n	800876a <_printf_float+0x3fa>
 8008782:	464b      	mov	r3, r9
 8008784:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008788:	e6df      	b.n	800854a <_printf_float+0x1da>
 800878a:	f04f 0800 	mov.w	r8, #0
 800878e:	f104 0b1a 	add.w	fp, r4, #26
 8008792:	e7f4      	b.n	800877e <_printf_float+0x40e>
 8008794:	2301      	movs	r3, #1
 8008796:	4642      	mov	r2, r8
 8008798:	e7e1      	b.n	800875e <_printf_float+0x3ee>
 800879a:	2301      	movs	r3, #1
 800879c:	464a      	mov	r2, r9
 800879e:	4631      	mov	r1, r6
 80087a0:	4628      	mov	r0, r5
 80087a2:	47b8      	blx	r7
 80087a4:	3001      	adds	r0, #1
 80087a6:	f43f ae3e 	beq.w	8008426 <_printf_float+0xb6>
 80087aa:	f108 0801 	add.w	r8, r8, #1
 80087ae:	68e3      	ldr	r3, [r4, #12]
 80087b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80087b2:	1a5b      	subs	r3, r3, r1
 80087b4:	4543      	cmp	r3, r8
 80087b6:	dcf0      	bgt.n	800879a <_printf_float+0x42a>
 80087b8:	e6fc      	b.n	80085b4 <_printf_float+0x244>
 80087ba:	f04f 0800 	mov.w	r8, #0
 80087be:	f104 0919 	add.w	r9, r4, #25
 80087c2:	e7f4      	b.n	80087ae <_printf_float+0x43e>

080087c4 <_printf_common>:
 80087c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087c8:	4616      	mov	r6, r2
 80087ca:	4698      	mov	r8, r3
 80087cc:	688a      	ldr	r2, [r1, #8]
 80087ce:	690b      	ldr	r3, [r1, #16]
 80087d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80087d4:	4293      	cmp	r3, r2
 80087d6:	bfb8      	it	lt
 80087d8:	4613      	movlt	r3, r2
 80087da:	6033      	str	r3, [r6, #0]
 80087dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80087e0:	4607      	mov	r7, r0
 80087e2:	460c      	mov	r4, r1
 80087e4:	b10a      	cbz	r2, 80087ea <_printf_common+0x26>
 80087e6:	3301      	adds	r3, #1
 80087e8:	6033      	str	r3, [r6, #0]
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	0699      	lsls	r1, r3, #26
 80087ee:	bf42      	ittt	mi
 80087f0:	6833      	ldrmi	r3, [r6, #0]
 80087f2:	3302      	addmi	r3, #2
 80087f4:	6033      	strmi	r3, [r6, #0]
 80087f6:	6825      	ldr	r5, [r4, #0]
 80087f8:	f015 0506 	ands.w	r5, r5, #6
 80087fc:	d106      	bne.n	800880c <_printf_common+0x48>
 80087fe:	f104 0a19 	add.w	sl, r4, #25
 8008802:	68e3      	ldr	r3, [r4, #12]
 8008804:	6832      	ldr	r2, [r6, #0]
 8008806:	1a9b      	subs	r3, r3, r2
 8008808:	42ab      	cmp	r3, r5
 800880a:	dc26      	bgt.n	800885a <_printf_common+0x96>
 800880c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008810:	6822      	ldr	r2, [r4, #0]
 8008812:	3b00      	subs	r3, #0
 8008814:	bf18      	it	ne
 8008816:	2301      	movne	r3, #1
 8008818:	0692      	lsls	r2, r2, #26
 800881a:	d42b      	bmi.n	8008874 <_printf_common+0xb0>
 800881c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008820:	4641      	mov	r1, r8
 8008822:	4638      	mov	r0, r7
 8008824:	47c8      	blx	r9
 8008826:	3001      	adds	r0, #1
 8008828:	d01e      	beq.n	8008868 <_printf_common+0xa4>
 800882a:	6823      	ldr	r3, [r4, #0]
 800882c:	6922      	ldr	r2, [r4, #16]
 800882e:	f003 0306 	and.w	r3, r3, #6
 8008832:	2b04      	cmp	r3, #4
 8008834:	bf02      	ittt	eq
 8008836:	68e5      	ldreq	r5, [r4, #12]
 8008838:	6833      	ldreq	r3, [r6, #0]
 800883a:	1aed      	subeq	r5, r5, r3
 800883c:	68a3      	ldr	r3, [r4, #8]
 800883e:	bf0c      	ite	eq
 8008840:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008844:	2500      	movne	r5, #0
 8008846:	4293      	cmp	r3, r2
 8008848:	bfc4      	itt	gt
 800884a:	1a9b      	subgt	r3, r3, r2
 800884c:	18ed      	addgt	r5, r5, r3
 800884e:	2600      	movs	r6, #0
 8008850:	341a      	adds	r4, #26
 8008852:	42b5      	cmp	r5, r6
 8008854:	d11a      	bne.n	800888c <_printf_common+0xc8>
 8008856:	2000      	movs	r0, #0
 8008858:	e008      	b.n	800886c <_printf_common+0xa8>
 800885a:	2301      	movs	r3, #1
 800885c:	4652      	mov	r2, sl
 800885e:	4641      	mov	r1, r8
 8008860:	4638      	mov	r0, r7
 8008862:	47c8      	blx	r9
 8008864:	3001      	adds	r0, #1
 8008866:	d103      	bne.n	8008870 <_printf_common+0xac>
 8008868:	f04f 30ff 	mov.w	r0, #4294967295
 800886c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008870:	3501      	adds	r5, #1
 8008872:	e7c6      	b.n	8008802 <_printf_common+0x3e>
 8008874:	18e1      	adds	r1, r4, r3
 8008876:	1c5a      	adds	r2, r3, #1
 8008878:	2030      	movs	r0, #48	@ 0x30
 800887a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800887e:	4422      	add	r2, r4
 8008880:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008884:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008888:	3302      	adds	r3, #2
 800888a:	e7c7      	b.n	800881c <_printf_common+0x58>
 800888c:	2301      	movs	r3, #1
 800888e:	4622      	mov	r2, r4
 8008890:	4641      	mov	r1, r8
 8008892:	4638      	mov	r0, r7
 8008894:	47c8      	blx	r9
 8008896:	3001      	adds	r0, #1
 8008898:	d0e6      	beq.n	8008868 <_printf_common+0xa4>
 800889a:	3601      	adds	r6, #1
 800889c:	e7d9      	b.n	8008852 <_printf_common+0x8e>
	...

080088a0 <_printf_i>:
 80088a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088a4:	7e0f      	ldrb	r7, [r1, #24]
 80088a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80088a8:	2f78      	cmp	r7, #120	@ 0x78
 80088aa:	4691      	mov	r9, r2
 80088ac:	4680      	mov	r8, r0
 80088ae:	460c      	mov	r4, r1
 80088b0:	469a      	mov	sl, r3
 80088b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80088b6:	d807      	bhi.n	80088c8 <_printf_i+0x28>
 80088b8:	2f62      	cmp	r7, #98	@ 0x62
 80088ba:	d80a      	bhi.n	80088d2 <_printf_i+0x32>
 80088bc:	2f00      	cmp	r7, #0
 80088be:	f000 80d1 	beq.w	8008a64 <_printf_i+0x1c4>
 80088c2:	2f58      	cmp	r7, #88	@ 0x58
 80088c4:	f000 80b8 	beq.w	8008a38 <_printf_i+0x198>
 80088c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80088cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80088d0:	e03a      	b.n	8008948 <_printf_i+0xa8>
 80088d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80088d6:	2b15      	cmp	r3, #21
 80088d8:	d8f6      	bhi.n	80088c8 <_printf_i+0x28>
 80088da:	a101      	add	r1, pc, #4	@ (adr r1, 80088e0 <_printf_i+0x40>)
 80088dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80088e0:	08008939 	.word	0x08008939
 80088e4:	0800894d 	.word	0x0800894d
 80088e8:	080088c9 	.word	0x080088c9
 80088ec:	080088c9 	.word	0x080088c9
 80088f0:	080088c9 	.word	0x080088c9
 80088f4:	080088c9 	.word	0x080088c9
 80088f8:	0800894d 	.word	0x0800894d
 80088fc:	080088c9 	.word	0x080088c9
 8008900:	080088c9 	.word	0x080088c9
 8008904:	080088c9 	.word	0x080088c9
 8008908:	080088c9 	.word	0x080088c9
 800890c:	08008a4b 	.word	0x08008a4b
 8008910:	08008977 	.word	0x08008977
 8008914:	08008a05 	.word	0x08008a05
 8008918:	080088c9 	.word	0x080088c9
 800891c:	080088c9 	.word	0x080088c9
 8008920:	08008a6d 	.word	0x08008a6d
 8008924:	080088c9 	.word	0x080088c9
 8008928:	08008977 	.word	0x08008977
 800892c:	080088c9 	.word	0x080088c9
 8008930:	080088c9 	.word	0x080088c9
 8008934:	08008a0d 	.word	0x08008a0d
 8008938:	6833      	ldr	r3, [r6, #0]
 800893a:	1d1a      	adds	r2, r3, #4
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	6032      	str	r2, [r6, #0]
 8008940:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008944:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008948:	2301      	movs	r3, #1
 800894a:	e09c      	b.n	8008a86 <_printf_i+0x1e6>
 800894c:	6833      	ldr	r3, [r6, #0]
 800894e:	6820      	ldr	r0, [r4, #0]
 8008950:	1d19      	adds	r1, r3, #4
 8008952:	6031      	str	r1, [r6, #0]
 8008954:	0606      	lsls	r6, r0, #24
 8008956:	d501      	bpl.n	800895c <_printf_i+0xbc>
 8008958:	681d      	ldr	r5, [r3, #0]
 800895a:	e003      	b.n	8008964 <_printf_i+0xc4>
 800895c:	0645      	lsls	r5, r0, #25
 800895e:	d5fb      	bpl.n	8008958 <_printf_i+0xb8>
 8008960:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008964:	2d00      	cmp	r5, #0
 8008966:	da03      	bge.n	8008970 <_printf_i+0xd0>
 8008968:	232d      	movs	r3, #45	@ 0x2d
 800896a:	426d      	negs	r5, r5
 800896c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008970:	4858      	ldr	r0, [pc, #352]	@ (8008ad4 <_printf_i+0x234>)
 8008972:	230a      	movs	r3, #10
 8008974:	e011      	b.n	800899a <_printf_i+0xfa>
 8008976:	6821      	ldr	r1, [r4, #0]
 8008978:	6833      	ldr	r3, [r6, #0]
 800897a:	0608      	lsls	r0, r1, #24
 800897c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008980:	d402      	bmi.n	8008988 <_printf_i+0xe8>
 8008982:	0649      	lsls	r1, r1, #25
 8008984:	bf48      	it	mi
 8008986:	b2ad      	uxthmi	r5, r5
 8008988:	2f6f      	cmp	r7, #111	@ 0x6f
 800898a:	4852      	ldr	r0, [pc, #328]	@ (8008ad4 <_printf_i+0x234>)
 800898c:	6033      	str	r3, [r6, #0]
 800898e:	bf14      	ite	ne
 8008990:	230a      	movne	r3, #10
 8008992:	2308      	moveq	r3, #8
 8008994:	2100      	movs	r1, #0
 8008996:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800899a:	6866      	ldr	r6, [r4, #4]
 800899c:	60a6      	str	r6, [r4, #8]
 800899e:	2e00      	cmp	r6, #0
 80089a0:	db05      	blt.n	80089ae <_printf_i+0x10e>
 80089a2:	6821      	ldr	r1, [r4, #0]
 80089a4:	432e      	orrs	r6, r5
 80089a6:	f021 0104 	bic.w	r1, r1, #4
 80089aa:	6021      	str	r1, [r4, #0]
 80089ac:	d04b      	beq.n	8008a46 <_printf_i+0x1a6>
 80089ae:	4616      	mov	r6, r2
 80089b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80089b4:	fb03 5711 	mls	r7, r3, r1, r5
 80089b8:	5dc7      	ldrb	r7, [r0, r7]
 80089ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80089be:	462f      	mov	r7, r5
 80089c0:	42bb      	cmp	r3, r7
 80089c2:	460d      	mov	r5, r1
 80089c4:	d9f4      	bls.n	80089b0 <_printf_i+0x110>
 80089c6:	2b08      	cmp	r3, #8
 80089c8:	d10b      	bne.n	80089e2 <_printf_i+0x142>
 80089ca:	6823      	ldr	r3, [r4, #0]
 80089cc:	07df      	lsls	r7, r3, #31
 80089ce:	d508      	bpl.n	80089e2 <_printf_i+0x142>
 80089d0:	6923      	ldr	r3, [r4, #16]
 80089d2:	6861      	ldr	r1, [r4, #4]
 80089d4:	4299      	cmp	r1, r3
 80089d6:	bfde      	ittt	le
 80089d8:	2330      	movle	r3, #48	@ 0x30
 80089da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80089de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80089e2:	1b92      	subs	r2, r2, r6
 80089e4:	6122      	str	r2, [r4, #16]
 80089e6:	f8cd a000 	str.w	sl, [sp]
 80089ea:	464b      	mov	r3, r9
 80089ec:	aa03      	add	r2, sp, #12
 80089ee:	4621      	mov	r1, r4
 80089f0:	4640      	mov	r0, r8
 80089f2:	f7ff fee7 	bl	80087c4 <_printf_common>
 80089f6:	3001      	adds	r0, #1
 80089f8:	d14a      	bne.n	8008a90 <_printf_i+0x1f0>
 80089fa:	f04f 30ff 	mov.w	r0, #4294967295
 80089fe:	b004      	add	sp, #16
 8008a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a04:	6823      	ldr	r3, [r4, #0]
 8008a06:	f043 0320 	orr.w	r3, r3, #32
 8008a0a:	6023      	str	r3, [r4, #0]
 8008a0c:	4832      	ldr	r0, [pc, #200]	@ (8008ad8 <_printf_i+0x238>)
 8008a0e:	2778      	movs	r7, #120	@ 0x78
 8008a10:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008a14:	6823      	ldr	r3, [r4, #0]
 8008a16:	6831      	ldr	r1, [r6, #0]
 8008a18:	061f      	lsls	r7, r3, #24
 8008a1a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008a1e:	d402      	bmi.n	8008a26 <_printf_i+0x186>
 8008a20:	065f      	lsls	r7, r3, #25
 8008a22:	bf48      	it	mi
 8008a24:	b2ad      	uxthmi	r5, r5
 8008a26:	6031      	str	r1, [r6, #0]
 8008a28:	07d9      	lsls	r1, r3, #31
 8008a2a:	bf44      	itt	mi
 8008a2c:	f043 0320 	orrmi.w	r3, r3, #32
 8008a30:	6023      	strmi	r3, [r4, #0]
 8008a32:	b11d      	cbz	r5, 8008a3c <_printf_i+0x19c>
 8008a34:	2310      	movs	r3, #16
 8008a36:	e7ad      	b.n	8008994 <_printf_i+0xf4>
 8008a38:	4826      	ldr	r0, [pc, #152]	@ (8008ad4 <_printf_i+0x234>)
 8008a3a:	e7e9      	b.n	8008a10 <_printf_i+0x170>
 8008a3c:	6823      	ldr	r3, [r4, #0]
 8008a3e:	f023 0320 	bic.w	r3, r3, #32
 8008a42:	6023      	str	r3, [r4, #0]
 8008a44:	e7f6      	b.n	8008a34 <_printf_i+0x194>
 8008a46:	4616      	mov	r6, r2
 8008a48:	e7bd      	b.n	80089c6 <_printf_i+0x126>
 8008a4a:	6833      	ldr	r3, [r6, #0]
 8008a4c:	6825      	ldr	r5, [r4, #0]
 8008a4e:	6961      	ldr	r1, [r4, #20]
 8008a50:	1d18      	adds	r0, r3, #4
 8008a52:	6030      	str	r0, [r6, #0]
 8008a54:	062e      	lsls	r6, r5, #24
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	d501      	bpl.n	8008a5e <_printf_i+0x1be>
 8008a5a:	6019      	str	r1, [r3, #0]
 8008a5c:	e002      	b.n	8008a64 <_printf_i+0x1c4>
 8008a5e:	0668      	lsls	r0, r5, #25
 8008a60:	d5fb      	bpl.n	8008a5a <_printf_i+0x1ba>
 8008a62:	8019      	strh	r1, [r3, #0]
 8008a64:	2300      	movs	r3, #0
 8008a66:	6123      	str	r3, [r4, #16]
 8008a68:	4616      	mov	r6, r2
 8008a6a:	e7bc      	b.n	80089e6 <_printf_i+0x146>
 8008a6c:	6833      	ldr	r3, [r6, #0]
 8008a6e:	1d1a      	adds	r2, r3, #4
 8008a70:	6032      	str	r2, [r6, #0]
 8008a72:	681e      	ldr	r6, [r3, #0]
 8008a74:	6862      	ldr	r2, [r4, #4]
 8008a76:	2100      	movs	r1, #0
 8008a78:	4630      	mov	r0, r6
 8008a7a:	f7f7 fbb9 	bl	80001f0 <memchr>
 8008a7e:	b108      	cbz	r0, 8008a84 <_printf_i+0x1e4>
 8008a80:	1b80      	subs	r0, r0, r6
 8008a82:	6060      	str	r0, [r4, #4]
 8008a84:	6863      	ldr	r3, [r4, #4]
 8008a86:	6123      	str	r3, [r4, #16]
 8008a88:	2300      	movs	r3, #0
 8008a8a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a8e:	e7aa      	b.n	80089e6 <_printf_i+0x146>
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	4632      	mov	r2, r6
 8008a94:	4649      	mov	r1, r9
 8008a96:	4640      	mov	r0, r8
 8008a98:	47d0      	blx	sl
 8008a9a:	3001      	adds	r0, #1
 8008a9c:	d0ad      	beq.n	80089fa <_printf_i+0x15a>
 8008a9e:	6823      	ldr	r3, [r4, #0]
 8008aa0:	079b      	lsls	r3, r3, #30
 8008aa2:	d413      	bmi.n	8008acc <_printf_i+0x22c>
 8008aa4:	68e0      	ldr	r0, [r4, #12]
 8008aa6:	9b03      	ldr	r3, [sp, #12]
 8008aa8:	4298      	cmp	r0, r3
 8008aaa:	bfb8      	it	lt
 8008aac:	4618      	movlt	r0, r3
 8008aae:	e7a6      	b.n	80089fe <_printf_i+0x15e>
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	4632      	mov	r2, r6
 8008ab4:	4649      	mov	r1, r9
 8008ab6:	4640      	mov	r0, r8
 8008ab8:	47d0      	blx	sl
 8008aba:	3001      	adds	r0, #1
 8008abc:	d09d      	beq.n	80089fa <_printf_i+0x15a>
 8008abe:	3501      	adds	r5, #1
 8008ac0:	68e3      	ldr	r3, [r4, #12]
 8008ac2:	9903      	ldr	r1, [sp, #12]
 8008ac4:	1a5b      	subs	r3, r3, r1
 8008ac6:	42ab      	cmp	r3, r5
 8008ac8:	dcf2      	bgt.n	8008ab0 <_printf_i+0x210>
 8008aca:	e7eb      	b.n	8008aa4 <_printf_i+0x204>
 8008acc:	2500      	movs	r5, #0
 8008ace:	f104 0619 	add.w	r6, r4, #25
 8008ad2:	e7f5      	b.n	8008ac0 <_printf_i+0x220>
 8008ad4:	0800d5d8 	.word	0x0800d5d8
 8008ad8:	0800d5e9 	.word	0x0800d5e9

08008adc <_scanf_float>:
 8008adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ae0:	b087      	sub	sp, #28
 8008ae2:	4691      	mov	r9, r2
 8008ae4:	9303      	str	r3, [sp, #12]
 8008ae6:	688b      	ldr	r3, [r1, #8]
 8008ae8:	1e5a      	subs	r2, r3, #1
 8008aea:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008aee:	bf81      	itttt	hi
 8008af0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008af4:	eb03 0b05 	addhi.w	fp, r3, r5
 8008af8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008afc:	608b      	strhi	r3, [r1, #8]
 8008afe:	680b      	ldr	r3, [r1, #0]
 8008b00:	460a      	mov	r2, r1
 8008b02:	f04f 0500 	mov.w	r5, #0
 8008b06:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008b0a:	f842 3b1c 	str.w	r3, [r2], #28
 8008b0e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008b12:	4680      	mov	r8, r0
 8008b14:	460c      	mov	r4, r1
 8008b16:	bf98      	it	ls
 8008b18:	f04f 0b00 	movls.w	fp, #0
 8008b1c:	9201      	str	r2, [sp, #4]
 8008b1e:	4616      	mov	r6, r2
 8008b20:	46aa      	mov	sl, r5
 8008b22:	462f      	mov	r7, r5
 8008b24:	9502      	str	r5, [sp, #8]
 8008b26:	68a2      	ldr	r2, [r4, #8]
 8008b28:	b15a      	cbz	r2, 8008b42 <_scanf_float+0x66>
 8008b2a:	f8d9 3000 	ldr.w	r3, [r9]
 8008b2e:	781b      	ldrb	r3, [r3, #0]
 8008b30:	2b4e      	cmp	r3, #78	@ 0x4e
 8008b32:	d863      	bhi.n	8008bfc <_scanf_float+0x120>
 8008b34:	2b40      	cmp	r3, #64	@ 0x40
 8008b36:	d83b      	bhi.n	8008bb0 <_scanf_float+0xd4>
 8008b38:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008b3c:	b2c8      	uxtb	r0, r1
 8008b3e:	280e      	cmp	r0, #14
 8008b40:	d939      	bls.n	8008bb6 <_scanf_float+0xda>
 8008b42:	b11f      	cbz	r7, 8008b4c <_scanf_float+0x70>
 8008b44:	6823      	ldr	r3, [r4, #0]
 8008b46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008b4a:	6023      	str	r3, [r4, #0]
 8008b4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008b50:	f1ba 0f01 	cmp.w	sl, #1
 8008b54:	f200 8114 	bhi.w	8008d80 <_scanf_float+0x2a4>
 8008b58:	9b01      	ldr	r3, [sp, #4]
 8008b5a:	429e      	cmp	r6, r3
 8008b5c:	f200 8105 	bhi.w	8008d6a <_scanf_float+0x28e>
 8008b60:	2001      	movs	r0, #1
 8008b62:	b007      	add	sp, #28
 8008b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b68:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008b6c:	2a0d      	cmp	r2, #13
 8008b6e:	d8e8      	bhi.n	8008b42 <_scanf_float+0x66>
 8008b70:	a101      	add	r1, pc, #4	@ (adr r1, 8008b78 <_scanf_float+0x9c>)
 8008b72:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008b76:	bf00      	nop
 8008b78:	08008cc1 	.word	0x08008cc1
 8008b7c:	08008b43 	.word	0x08008b43
 8008b80:	08008b43 	.word	0x08008b43
 8008b84:	08008b43 	.word	0x08008b43
 8008b88:	08008d1d 	.word	0x08008d1d
 8008b8c:	08008cf7 	.word	0x08008cf7
 8008b90:	08008b43 	.word	0x08008b43
 8008b94:	08008b43 	.word	0x08008b43
 8008b98:	08008ccf 	.word	0x08008ccf
 8008b9c:	08008b43 	.word	0x08008b43
 8008ba0:	08008b43 	.word	0x08008b43
 8008ba4:	08008b43 	.word	0x08008b43
 8008ba8:	08008b43 	.word	0x08008b43
 8008bac:	08008c8b 	.word	0x08008c8b
 8008bb0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008bb4:	e7da      	b.n	8008b6c <_scanf_float+0x90>
 8008bb6:	290e      	cmp	r1, #14
 8008bb8:	d8c3      	bhi.n	8008b42 <_scanf_float+0x66>
 8008bba:	a001      	add	r0, pc, #4	@ (adr r0, 8008bc0 <_scanf_float+0xe4>)
 8008bbc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008bc0:	08008c7b 	.word	0x08008c7b
 8008bc4:	08008b43 	.word	0x08008b43
 8008bc8:	08008c7b 	.word	0x08008c7b
 8008bcc:	08008d0b 	.word	0x08008d0b
 8008bd0:	08008b43 	.word	0x08008b43
 8008bd4:	08008c1d 	.word	0x08008c1d
 8008bd8:	08008c61 	.word	0x08008c61
 8008bdc:	08008c61 	.word	0x08008c61
 8008be0:	08008c61 	.word	0x08008c61
 8008be4:	08008c61 	.word	0x08008c61
 8008be8:	08008c61 	.word	0x08008c61
 8008bec:	08008c61 	.word	0x08008c61
 8008bf0:	08008c61 	.word	0x08008c61
 8008bf4:	08008c61 	.word	0x08008c61
 8008bf8:	08008c61 	.word	0x08008c61
 8008bfc:	2b6e      	cmp	r3, #110	@ 0x6e
 8008bfe:	d809      	bhi.n	8008c14 <_scanf_float+0x138>
 8008c00:	2b60      	cmp	r3, #96	@ 0x60
 8008c02:	d8b1      	bhi.n	8008b68 <_scanf_float+0x8c>
 8008c04:	2b54      	cmp	r3, #84	@ 0x54
 8008c06:	d07b      	beq.n	8008d00 <_scanf_float+0x224>
 8008c08:	2b59      	cmp	r3, #89	@ 0x59
 8008c0a:	d19a      	bne.n	8008b42 <_scanf_float+0x66>
 8008c0c:	2d07      	cmp	r5, #7
 8008c0e:	d198      	bne.n	8008b42 <_scanf_float+0x66>
 8008c10:	2508      	movs	r5, #8
 8008c12:	e02f      	b.n	8008c74 <_scanf_float+0x198>
 8008c14:	2b74      	cmp	r3, #116	@ 0x74
 8008c16:	d073      	beq.n	8008d00 <_scanf_float+0x224>
 8008c18:	2b79      	cmp	r3, #121	@ 0x79
 8008c1a:	e7f6      	b.n	8008c0a <_scanf_float+0x12e>
 8008c1c:	6821      	ldr	r1, [r4, #0]
 8008c1e:	05c8      	lsls	r0, r1, #23
 8008c20:	d51e      	bpl.n	8008c60 <_scanf_float+0x184>
 8008c22:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008c26:	6021      	str	r1, [r4, #0]
 8008c28:	3701      	adds	r7, #1
 8008c2a:	f1bb 0f00 	cmp.w	fp, #0
 8008c2e:	d003      	beq.n	8008c38 <_scanf_float+0x15c>
 8008c30:	3201      	adds	r2, #1
 8008c32:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008c36:	60a2      	str	r2, [r4, #8]
 8008c38:	68a3      	ldr	r3, [r4, #8]
 8008c3a:	3b01      	subs	r3, #1
 8008c3c:	60a3      	str	r3, [r4, #8]
 8008c3e:	6923      	ldr	r3, [r4, #16]
 8008c40:	3301      	adds	r3, #1
 8008c42:	6123      	str	r3, [r4, #16]
 8008c44:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	f8c9 3004 	str.w	r3, [r9, #4]
 8008c50:	f340 8082 	ble.w	8008d58 <_scanf_float+0x27c>
 8008c54:	f8d9 3000 	ldr.w	r3, [r9]
 8008c58:	3301      	adds	r3, #1
 8008c5a:	f8c9 3000 	str.w	r3, [r9]
 8008c5e:	e762      	b.n	8008b26 <_scanf_float+0x4a>
 8008c60:	eb1a 0105 	adds.w	r1, sl, r5
 8008c64:	f47f af6d 	bne.w	8008b42 <_scanf_float+0x66>
 8008c68:	6822      	ldr	r2, [r4, #0]
 8008c6a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008c6e:	6022      	str	r2, [r4, #0]
 8008c70:	460d      	mov	r5, r1
 8008c72:	468a      	mov	sl, r1
 8008c74:	f806 3b01 	strb.w	r3, [r6], #1
 8008c78:	e7de      	b.n	8008c38 <_scanf_float+0x15c>
 8008c7a:	6822      	ldr	r2, [r4, #0]
 8008c7c:	0610      	lsls	r0, r2, #24
 8008c7e:	f57f af60 	bpl.w	8008b42 <_scanf_float+0x66>
 8008c82:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008c86:	6022      	str	r2, [r4, #0]
 8008c88:	e7f4      	b.n	8008c74 <_scanf_float+0x198>
 8008c8a:	f1ba 0f00 	cmp.w	sl, #0
 8008c8e:	d10c      	bne.n	8008caa <_scanf_float+0x1ce>
 8008c90:	b977      	cbnz	r7, 8008cb0 <_scanf_float+0x1d4>
 8008c92:	6822      	ldr	r2, [r4, #0]
 8008c94:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008c98:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008c9c:	d108      	bne.n	8008cb0 <_scanf_float+0x1d4>
 8008c9e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008ca2:	6022      	str	r2, [r4, #0]
 8008ca4:	f04f 0a01 	mov.w	sl, #1
 8008ca8:	e7e4      	b.n	8008c74 <_scanf_float+0x198>
 8008caa:	f1ba 0f02 	cmp.w	sl, #2
 8008cae:	d050      	beq.n	8008d52 <_scanf_float+0x276>
 8008cb0:	2d01      	cmp	r5, #1
 8008cb2:	d002      	beq.n	8008cba <_scanf_float+0x1de>
 8008cb4:	2d04      	cmp	r5, #4
 8008cb6:	f47f af44 	bne.w	8008b42 <_scanf_float+0x66>
 8008cba:	3501      	adds	r5, #1
 8008cbc:	b2ed      	uxtb	r5, r5
 8008cbe:	e7d9      	b.n	8008c74 <_scanf_float+0x198>
 8008cc0:	f1ba 0f01 	cmp.w	sl, #1
 8008cc4:	f47f af3d 	bne.w	8008b42 <_scanf_float+0x66>
 8008cc8:	f04f 0a02 	mov.w	sl, #2
 8008ccc:	e7d2      	b.n	8008c74 <_scanf_float+0x198>
 8008cce:	b975      	cbnz	r5, 8008cee <_scanf_float+0x212>
 8008cd0:	2f00      	cmp	r7, #0
 8008cd2:	f47f af37 	bne.w	8008b44 <_scanf_float+0x68>
 8008cd6:	6822      	ldr	r2, [r4, #0]
 8008cd8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008cdc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008ce0:	f040 8103 	bne.w	8008eea <_scanf_float+0x40e>
 8008ce4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008ce8:	6022      	str	r2, [r4, #0]
 8008cea:	2501      	movs	r5, #1
 8008cec:	e7c2      	b.n	8008c74 <_scanf_float+0x198>
 8008cee:	2d03      	cmp	r5, #3
 8008cf0:	d0e3      	beq.n	8008cba <_scanf_float+0x1de>
 8008cf2:	2d05      	cmp	r5, #5
 8008cf4:	e7df      	b.n	8008cb6 <_scanf_float+0x1da>
 8008cf6:	2d02      	cmp	r5, #2
 8008cf8:	f47f af23 	bne.w	8008b42 <_scanf_float+0x66>
 8008cfc:	2503      	movs	r5, #3
 8008cfe:	e7b9      	b.n	8008c74 <_scanf_float+0x198>
 8008d00:	2d06      	cmp	r5, #6
 8008d02:	f47f af1e 	bne.w	8008b42 <_scanf_float+0x66>
 8008d06:	2507      	movs	r5, #7
 8008d08:	e7b4      	b.n	8008c74 <_scanf_float+0x198>
 8008d0a:	6822      	ldr	r2, [r4, #0]
 8008d0c:	0591      	lsls	r1, r2, #22
 8008d0e:	f57f af18 	bpl.w	8008b42 <_scanf_float+0x66>
 8008d12:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008d16:	6022      	str	r2, [r4, #0]
 8008d18:	9702      	str	r7, [sp, #8]
 8008d1a:	e7ab      	b.n	8008c74 <_scanf_float+0x198>
 8008d1c:	6822      	ldr	r2, [r4, #0]
 8008d1e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008d22:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008d26:	d005      	beq.n	8008d34 <_scanf_float+0x258>
 8008d28:	0550      	lsls	r0, r2, #21
 8008d2a:	f57f af0a 	bpl.w	8008b42 <_scanf_float+0x66>
 8008d2e:	2f00      	cmp	r7, #0
 8008d30:	f000 80db 	beq.w	8008eea <_scanf_float+0x40e>
 8008d34:	0591      	lsls	r1, r2, #22
 8008d36:	bf58      	it	pl
 8008d38:	9902      	ldrpl	r1, [sp, #8]
 8008d3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008d3e:	bf58      	it	pl
 8008d40:	1a79      	subpl	r1, r7, r1
 8008d42:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008d46:	bf58      	it	pl
 8008d48:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008d4c:	6022      	str	r2, [r4, #0]
 8008d4e:	2700      	movs	r7, #0
 8008d50:	e790      	b.n	8008c74 <_scanf_float+0x198>
 8008d52:	f04f 0a03 	mov.w	sl, #3
 8008d56:	e78d      	b.n	8008c74 <_scanf_float+0x198>
 8008d58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008d5c:	4649      	mov	r1, r9
 8008d5e:	4640      	mov	r0, r8
 8008d60:	4798      	blx	r3
 8008d62:	2800      	cmp	r0, #0
 8008d64:	f43f aedf 	beq.w	8008b26 <_scanf_float+0x4a>
 8008d68:	e6eb      	b.n	8008b42 <_scanf_float+0x66>
 8008d6a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d6e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008d72:	464a      	mov	r2, r9
 8008d74:	4640      	mov	r0, r8
 8008d76:	4798      	blx	r3
 8008d78:	6923      	ldr	r3, [r4, #16]
 8008d7a:	3b01      	subs	r3, #1
 8008d7c:	6123      	str	r3, [r4, #16]
 8008d7e:	e6eb      	b.n	8008b58 <_scanf_float+0x7c>
 8008d80:	1e6b      	subs	r3, r5, #1
 8008d82:	2b06      	cmp	r3, #6
 8008d84:	d824      	bhi.n	8008dd0 <_scanf_float+0x2f4>
 8008d86:	2d02      	cmp	r5, #2
 8008d88:	d836      	bhi.n	8008df8 <_scanf_float+0x31c>
 8008d8a:	9b01      	ldr	r3, [sp, #4]
 8008d8c:	429e      	cmp	r6, r3
 8008d8e:	f67f aee7 	bls.w	8008b60 <_scanf_float+0x84>
 8008d92:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008d96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008d9a:	464a      	mov	r2, r9
 8008d9c:	4640      	mov	r0, r8
 8008d9e:	4798      	blx	r3
 8008da0:	6923      	ldr	r3, [r4, #16]
 8008da2:	3b01      	subs	r3, #1
 8008da4:	6123      	str	r3, [r4, #16]
 8008da6:	e7f0      	b.n	8008d8a <_scanf_float+0x2ae>
 8008da8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008dac:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008db0:	464a      	mov	r2, r9
 8008db2:	4640      	mov	r0, r8
 8008db4:	4798      	blx	r3
 8008db6:	6923      	ldr	r3, [r4, #16]
 8008db8:	3b01      	subs	r3, #1
 8008dba:	6123      	str	r3, [r4, #16]
 8008dbc:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008dc0:	fa5f fa8a 	uxtb.w	sl, sl
 8008dc4:	f1ba 0f02 	cmp.w	sl, #2
 8008dc8:	d1ee      	bne.n	8008da8 <_scanf_float+0x2cc>
 8008dca:	3d03      	subs	r5, #3
 8008dcc:	b2ed      	uxtb	r5, r5
 8008dce:	1b76      	subs	r6, r6, r5
 8008dd0:	6823      	ldr	r3, [r4, #0]
 8008dd2:	05da      	lsls	r2, r3, #23
 8008dd4:	d530      	bpl.n	8008e38 <_scanf_float+0x35c>
 8008dd6:	055b      	lsls	r3, r3, #21
 8008dd8:	d511      	bpl.n	8008dfe <_scanf_float+0x322>
 8008dda:	9b01      	ldr	r3, [sp, #4]
 8008ddc:	429e      	cmp	r6, r3
 8008dde:	f67f aebf 	bls.w	8008b60 <_scanf_float+0x84>
 8008de2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008de6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008dea:	464a      	mov	r2, r9
 8008dec:	4640      	mov	r0, r8
 8008dee:	4798      	blx	r3
 8008df0:	6923      	ldr	r3, [r4, #16]
 8008df2:	3b01      	subs	r3, #1
 8008df4:	6123      	str	r3, [r4, #16]
 8008df6:	e7f0      	b.n	8008dda <_scanf_float+0x2fe>
 8008df8:	46aa      	mov	sl, r5
 8008dfa:	46b3      	mov	fp, r6
 8008dfc:	e7de      	b.n	8008dbc <_scanf_float+0x2e0>
 8008dfe:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008e02:	6923      	ldr	r3, [r4, #16]
 8008e04:	2965      	cmp	r1, #101	@ 0x65
 8008e06:	f103 33ff 	add.w	r3, r3, #4294967295
 8008e0a:	f106 35ff 	add.w	r5, r6, #4294967295
 8008e0e:	6123      	str	r3, [r4, #16]
 8008e10:	d00c      	beq.n	8008e2c <_scanf_float+0x350>
 8008e12:	2945      	cmp	r1, #69	@ 0x45
 8008e14:	d00a      	beq.n	8008e2c <_scanf_float+0x350>
 8008e16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e1a:	464a      	mov	r2, r9
 8008e1c:	4640      	mov	r0, r8
 8008e1e:	4798      	blx	r3
 8008e20:	6923      	ldr	r3, [r4, #16]
 8008e22:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008e26:	3b01      	subs	r3, #1
 8008e28:	1eb5      	subs	r5, r6, #2
 8008e2a:	6123      	str	r3, [r4, #16]
 8008e2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008e30:	464a      	mov	r2, r9
 8008e32:	4640      	mov	r0, r8
 8008e34:	4798      	blx	r3
 8008e36:	462e      	mov	r6, r5
 8008e38:	6822      	ldr	r2, [r4, #0]
 8008e3a:	f012 0210 	ands.w	r2, r2, #16
 8008e3e:	d001      	beq.n	8008e44 <_scanf_float+0x368>
 8008e40:	2000      	movs	r0, #0
 8008e42:	e68e      	b.n	8008b62 <_scanf_float+0x86>
 8008e44:	7032      	strb	r2, [r6, #0]
 8008e46:	6823      	ldr	r3, [r4, #0]
 8008e48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008e4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e50:	d125      	bne.n	8008e9e <_scanf_float+0x3c2>
 8008e52:	9b02      	ldr	r3, [sp, #8]
 8008e54:	429f      	cmp	r7, r3
 8008e56:	d00a      	beq.n	8008e6e <_scanf_float+0x392>
 8008e58:	1bda      	subs	r2, r3, r7
 8008e5a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008e5e:	429e      	cmp	r6, r3
 8008e60:	bf28      	it	cs
 8008e62:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008e66:	4922      	ldr	r1, [pc, #136]	@ (8008ef0 <_scanf_float+0x414>)
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 f9ad 	bl	80091c8 <siprintf>
 8008e6e:	9901      	ldr	r1, [sp, #4]
 8008e70:	2200      	movs	r2, #0
 8008e72:	4640      	mov	r0, r8
 8008e74:	f002 fe04 	bl	800ba80 <_strtod_r>
 8008e78:	9b03      	ldr	r3, [sp, #12]
 8008e7a:	6821      	ldr	r1, [r4, #0]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f011 0f02 	tst.w	r1, #2
 8008e82:	ec57 6b10 	vmov	r6, r7, d0
 8008e86:	f103 0204 	add.w	r2, r3, #4
 8008e8a:	d015      	beq.n	8008eb8 <_scanf_float+0x3dc>
 8008e8c:	9903      	ldr	r1, [sp, #12]
 8008e8e:	600a      	str	r2, [r1, #0]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	e9c3 6700 	strd	r6, r7, [r3]
 8008e96:	68e3      	ldr	r3, [r4, #12]
 8008e98:	3301      	adds	r3, #1
 8008e9a:	60e3      	str	r3, [r4, #12]
 8008e9c:	e7d0      	b.n	8008e40 <_scanf_float+0x364>
 8008e9e:	9b04      	ldr	r3, [sp, #16]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d0e4      	beq.n	8008e6e <_scanf_float+0x392>
 8008ea4:	9905      	ldr	r1, [sp, #20]
 8008ea6:	230a      	movs	r3, #10
 8008ea8:	3101      	adds	r1, #1
 8008eaa:	4640      	mov	r0, r8
 8008eac:	f002 fe68 	bl	800bb80 <_strtol_r>
 8008eb0:	9b04      	ldr	r3, [sp, #16]
 8008eb2:	9e05      	ldr	r6, [sp, #20]
 8008eb4:	1ac2      	subs	r2, r0, r3
 8008eb6:	e7d0      	b.n	8008e5a <_scanf_float+0x37e>
 8008eb8:	f011 0f04 	tst.w	r1, #4
 8008ebc:	9903      	ldr	r1, [sp, #12]
 8008ebe:	600a      	str	r2, [r1, #0]
 8008ec0:	d1e6      	bne.n	8008e90 <_scanf_float+0x3b4>
 8008ec2:	681d      	ldr	r5, [r3, #0]
 8008ec4:	4632      	mov	r2, r6
 8008ec6:	463b      	mov	r3, r7
 8008ec8:	4630      	mov	r0, r6
 8008eca:	4639      	mov	r1, r7
 8008ecc:	f7f7 fe3e 	bl	8000b4c <__aeabi_dcmpun>
 8008ed0:	b128      	cbz	r0, 8008ede <_scanf_float+0x402>
 8008ed2:	4808      	ldr	r0, [pc, #32]	@ (8008ef4 <_scanf_float+0x418>)
 8008ed4:	f000 fbca 	bl	800966c <nanf>
 8008ed8:	ed85 0a00 	vstr	s0, [r5]
 8008edc:	e7db      	b.n	8008e96 <_scanf_float+0x3ba>
 8008ede:	4630      	mov	r0, r6
 8008ee0:	4639      	mov	r1, r7
 8008ee2:	f7f7 fe91 	bl	8000c08 <__aeabi_d2f>
 8008ee6:	6028      	str	r0, [r5, #0]
 8008ee8:	e7d5      	b.n	8008e96 <_scanf_float+0x3ba>
 8008eea:	2700      	movs	r7, #0
 8008eec:	e62e      	b.n	8008b4c <_scanf_float+0x70>
 8008eee:	bf00      	nop
 8008ef0:	0800d5fa 	.word	0x0800d5fa
 8008ef4:	0800d756 	.word	0x0800d756

08008ef8 <std>:
 8008ef8:	2300      	movs	r3, #0
 8008efa:	b510      	push	{r4, lr}
 8008efc:	4604      	mov	r4, r0
 8008efe:	e9c0 3300 	strd	r3, r3, [r0]
 8008f02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f06:	6083      	str	r3, [r0, #8]
 8008f08:	8181      	strh	r1, [r0, #12]
 8008f0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f0c:	81c2      	strh	r2, [r0, #14]
 8008f0e:	6183      	str	r3, [r0, #24]
 8008f10:	4619      	mov	r1, r3
 8008f12:	2208      	movs	r2, #8
 8008f14:	305c      	adds	r0, #92	@ 0x5c
 8008f16:	f000 facb 	bl	80094b0 <memset>
 8008f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f50 <std+0x58>)
 8008f1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8008f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f54 <std+0x5c>)
 8008f20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f22:	4b0d      	ldr	r3, [pc, #52]	@ (8008f58 <std+0x60>)
 8008f24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008f26:	4b0d      	ldr	r3, [pc, #52]	@ (8008f5c <std+0x64>)
 8008f28:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f60 <std+0x68>)
 8008f2c:	6224      	str	r4, [r4, #32]
 8008f2e:	429c      	cmp	r4, r3
 8008f30:	d006      	beq.n	8008f40 <std+0x48>
 8008f32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f36:	4294      	cmp	r4, r2
 8008f38:	d002      	beq.n	8008f40 <std+0x48>
 8008f3a:	33d0      	adds	r3, #208	@ 0xd0
 8008f3c:	429c      	cmp	r4, r3
 8008f3e:	d105      	bne.n	8008f4c <std+0x54>
 8008f40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f48:	f000 bb76 	b.w	8009638 <__retarget_lock_init_recursive>
 8008f4c:	bd10      	pop	{r4, pc}
 8008f4e:	bf00      	nop
 8008f50:	08009265 	.word	0x08009265
 8008f54:	0800928b 	.word	0x0800928b
 8008f58:	080092c3 	.word	0x080092c3
 8008f5c:	080092e7 	.word	0x080092e7
 8008f60:	20000be8 	.word	0x20000be8

08008f64 <stdio_exit_handler>:
 8008f64:	4a02      	ldr	r2, [pc, #8]	@ (8008f70 <stdio_exit_handler+0xc>)
 8008f66:	4903      	ldr	r1, [pc, #12]	@ (8008f74 <stdio_exit_handler+0x10>)
 8008f68:	4803      	ldr	r0, [pc, #12]	@ (8008f78 <stdio_exit_handler+0x14>)
 8008f6a:	f000 b869 	b.w	8009040 <_fwalk_sglue>
 8008f6e:	bf00      	nop
 8008f70:	20000064 	.word	0x20000064
 8008f74:	0800c7fd 	.word	0x0800c7fd
 8008f78:	20000074 	.word	0x20000074

08008f7c <cleanup_stdio>:
 8008f7c:	6841      	ldr	r1, [r0, #4]
 8008f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8008fb0 <cleanup_stdio+0x34>)
 8008f80:	4299      	cmp	r1, r3
 8008f82:	b510      	push	{r4, lr}
 8008f84:	4604      	mov	r4, r0
 8008f86:	d001      	beq.n	8008f8c <cleanup_stdio+0x10>
 8008f88:	f003 fc38 	bl	800c7fc <_fflush_r>
 8008f8c:	68a1      	ldr	r1, [r4, #8]
 8008f8e:	4b09      	ldr	r3, [pc, #36]	@ (8008fb4 <cleanup_stdio+0x38>)
 8008f90:	4299      	cmp	r1, r3
 8008f92:	d002      	beq.n	8008f9a <cleanup_stdio+0x1e>
 8008f94:	4620      	mov	r0, r4
 8008f96:	f003 fc31 	bl	800c7fc <_fflush_r>
 8008f9a:	68e1      	ldr	r1, [r4, #12]
 8008f9c:	4b06      	ldr	r3, [pc, #24]	@ (8008fb8 <cleanup_stdio+0x3c>)
 8008f9e:	4299      	cmp	r1, r3
 8008fa0:	d004      	beq.n	8008fac <cleanup_stdio+0x30>
 8008fa2:	4620      	mov	r0, r4
 8008fa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fa8:	f003 bc28 	b.w	800c7fc <_fflush_r>
 8008fac:	bd10      	pop	{r4, pc}
 8008fae:	bf00      	nop
 8008fb0:	20000be8 	.word	0x20000be8
 8008fb4:	20000c50 	.word	0x20000c50
 8008fb8:	20000cb8 	.word	0x20000cb8

08008fbc <global_stdio_init.part.0>:
 8008fbc:	b510      	push	{r4, lr}
 8008fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8008fec <global_stdio_init.part.0+0x30>)
 8008fc0:	4c0b      	ldr	r4, [pc, #44]	@ (8008ff0 <global_stdio_init.part.0+0x34>)
 8008fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8008ff4 <global_stdio_init.part.0+0x38>)
 8008fc4:	601a      	str	r2, [r3, #0]
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	2200      	movs	r2, #0
 8008fca:	2104      	movs	r1, #4
 8008fcc:	f7ff ff94 	bl	8008ef8 <std>
 8008fd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008fd4:	2201      	movs	r2, #1
 8008fd6:	2109      	movs	r1, #9
 8008fd8:	f7ff ff8e 	bl	8008ef8 <std>
 8008fdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008fe0:	2202      	movs	r2, #2
 8008fe2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fe6:	2112      	movs	r1, #18
 8008fe8:	f7ff bf86 	b.w	8008ef8 <std>
 8008fec:	20000d20 	.word	0x20000d20
 8008ff0:	20000be8 	.word	0x20000be8
 8008ff4:	08008f65 	.word	0x08008f65

08008ff8 <__sfp_lock_acquire>:
 8008ff8:	4801      	ldr	r0, [pc, #4]	@ (8009000 <__sfp_lock_acquire+0x8>)
 8008ffa:	f000 bb1e 	b.w	800963a <__retarget_lock_acquire_recursive>
 8008ffe:	bf00      	nop
 8009000:	20000d29 	.word	0x20000d29

08009004 <__sfp_lock_release>:
 8009004:	4801      	ldr	r0, [pc, #4]	@ (800900c <__sfp_lock_release+0x8>)
 8009006:	f000 bb19 	b.w	800963c <__retarget_lock_release_recursive>
 800900a:	bf00      	nop
 800900c:	20000d29 	.word	0x20000d29

08009010 <__sinit>:
 8009010:	b510      	push	{r4, lr}
 8009012:	4604      	mov	r4, r0
 8009014:	f7ff fff0 	bl	8008ff8 <__sfp_lock_acquire>
 8009018:	6a23      	ldr	r3, [r4, #32]
 800901a:	b11b      	cbz	r3, 8009024 <__sinit+0x14>
 800901c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009020:	f7ff bff0 	b.w	8009004 <__sfp_lock_release>
 8009024:	4b04      	ldr	r3, [pc, #16]	@ (8009038 <__sinit+0x28>)
 8009026:	6223      	str	r3, [r4, #32]
 8009028:	4b04      	ldr	r3, [pc, #16]	@ (800903c <__sinit+0x2c>)
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d1f5      	bne.n	800901c <__sinit+0xc>
 8009030:	f7ff ffc4 	bl	8008fbc <global_stdio_init.part.0>
 8009034:	e7f2      	b.n	800901c <__sinit+0xc>
 8009036:	bf00      	nop
 8009038:	08008f7d 	.word	0x08008f7d
 800903c:	20000d20 	.word	0x20000d20

08009040 <_fwalk_sglue>:
 8009040:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009044:	4607      	mov	r7, r0
 8009046:	4688      	mov	r8, r1
 8009048:	4614      	mov	r4, r2
 800904a:	2600      	movs	r6, #0
 800904c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009050:	f1b9 0901 	subs.w	r9, r9, #1
 8009054:	d505      	bpl.n	8009062 <_fwalk_sglue+0x22>
 8009056:	6824      	ldr	r4, [r4, #0]
 8009058:	2c00      	cmp	r4, #0
 800905a:	d1f7      	bne.n	800904c <_fwalk_sglue+0xc>
 800905c:	4630      	mov	r0, r6
 800905e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009062:	89ab      	ldrh	r3, [r5, #12]
 8009064:	2b01      	cmp	r3, #1
 8009066:	d907      	bls.n	8009078 <_fwalk_sglue+0x38>
 8009068:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800906c:	3301      	adds	r3, #1
 800906e:	d003      	beq.n	8009078 <_fwalk_sglue+0x38>
 8009070:	4629      	mov	r1, r5
 8009072:	4638      	mov	r0, r7
 8009074:	47c0      	blx	r8
 8009076:	4306      	orrs	r6, r0
 8009078:	3568      	adds	r5, #104	@ 0x68
 800907a:	e7e9      	b.n	8009050 <_fwalk_sglue+0x10>

0800907c <iprintf>:
 800907c:	b40f      	push	{r0, r1, r2, r3}
 800907e:	b507      	push	{r0, r1, r2, lr}
 8009080:	4906      	ldr	r1, [pc, #24]	@ (800909c <iprintf+0x20>)
 8009082:	ab04      	add	r3, sp, #16
 8009084:	6808      	ldr	r0, [r1, #0]
 8009086:	f853 2b04 	ldr.w	r2, [r3], #4
 800908a:	6881      	ldr	r1, [r0, #8]
 800908c:	9301      	str	r3, [sp, #4]
 800908e:	f003 f8cb 	bl	800c228 <_vfiprintf_r>
 8009092:	b003      	add	sp, #12
 8009094:	f85d eb04 	ldr.w	lr, [sp], #4
 8009098:	b004      	add	sp, #16
 800909a:	4770      	bx	lr
 800909c:	20000070 	.word	0x20000070

080090a0 <_puts_r>:
 80090a0:	6a03      	ldr	r3, [r0, #32]
 80090a2:	b570      	push	{r4, r5, r6, lr}
 80090a4:	6884      	ldr	r4, [r0, #8]
 80090a6:	4605      	mov	r5, r0
 80090a8:	460e      	mov	r6, r1
 80090aa:	b90b      	cbnz	r3, 80090b0 <_puts_r+0x10>
 80090ac:	f7ff ffb0 	bl	8009010 <__sinit>
 80090b0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80090b2:	07db      	lsls	r3, r3, #31
 80090b4:	d405      	bmi.n	80090c2 <_puts_r+0x22>
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	0598      	lsls	r0, r3, #22
 80090ba:	d402      	bmi.n	80090c2 <_puts_r+0x22>
 80090bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090be:	f000 fabc 	bl	800963a <__retarget_lock_acquire_recursive>
 80090c2:	89a3      	ldrh	r3, [r4, #12]
 80090c4:	0719      	lsls	r1, r3, #28
 80090c6:	d502      	bpl.n	80090ce <_puts_r+0x2e>
 80090c8:	6923      	ldr	r3, [r4, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d135      	bne.n	800913a <_puts_r+0x9a>
 80090ce:	4621      	mov	r1, r4
 80090d0:	4628      	mov	r0, r5
 80090d2:	f000 f987 	bl	80093e4 <__swsetup_r>
 80090d6:	b380      	cbz	r0, 800913a <_puts_r+0x9a>
 80090d8:	f04f 35ff 	mov.w	r5, #4294967295
 80090dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80090de:	07da      	lsls	r2, r3, #31
 80090e0:	d405      	bmi.n	80090ee <_puts_r+0x4e>
 80090e2:	89a3      	ldrh	r3, [r4, #12]
 80090e4:	059b      	lsls	r3, r3, #22
 80090e6:	d402      	bmi.n	80090ee <_puts_r+0x4e>
 80090e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80090ea:	f000 faa7 	bl	800963c <__retarget_lock_release_recursive>
 80090ee:	4628      	mov	r0, r5
 80090f0:	bd70      	pop	{r4, r5, r6, pc}
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	da04      	bge.n	8009100 <_puts_r+0x60>
 80090f6:	69a2      	ldr	r2, [r4, #24]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	dc17      	bgt.n	800912c <_puts_r+0x8c>
 80090fc:	290a      	cmp	r1, #10
 80090fe:	d015      	beq.n	800912c <_puts_r+0x8c>
 8009100:	6823      	ldr	r3, [r4, #0]
 8009102:	1c5a      	adds	r2, r3, #1
 8009104:	6022      	str	r2, [r4, #0]
 8009106:	7019      	strb	r1, [r3, #0]
 8009108:	68a3      	ldr	r3, [r4, #8]
 800910a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800910e:	3b01      	subs	r3, #1
 8009110:	60a3      	str	r3, [r4, #8]
 8009112:	2900      	cmp	r1, #0
 8009114:	d1ed      	bne.n	80090f2 <_puts_r+0x52>
 8009116:	2b00      	cmp	r3, #0
 8009118:	da11      	bge.n	800913e <_puts_r+0x9e>
 800911a:	4622      	mov	r2, r4
 800911c:	210a      	movs	r1, #10
 800911e:	4628      	mov	r0, r5
 8009120:	f000 f922 	bl	8009368 <__swbuf_r>
 8009124:	3001      	adds	r0, #1
 8009126:	d0d7      	beq.n	80090d8 <_puts_r+0x38>
 8009128:	250a      	movs	r5, #10
 800912a:	e7d7      	b.n	80090dc <_puts_r+0x3c>
 800912c:	4622      	mov	r2, r4
 800912e:	4628      	mov	r0, r5
 8009130:	f000 f91a 	bl	8009368 <__swbuf_r>
 8009134:	3001      	adds	r0, #1
 8009136:	d1e7      	bne.n	8009108 <_puts_r+0x68>
 8009138:	e7ce      	b.n	80090d8 <_puts_r+0x38>
 800913a:	3e01      	subs	r6, #1
 800913c:	e7e4      	b.n	8009108 <_puts_r+0x68>
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	1c5a      	adds	r2, r3, #1
 8009142:	6022      	str	r2, [r4, #0]
 8009144:	220a      	movs	r2, #10
 8009146:	701a      	strb	r2, [r3, #0]
 8009148:	e7ee      	b.n	8009128 <_puts_r+0x88>
	...

0800914c <puts>:
 800914c:	4b02      	ldr	r3, [pc, #8]	@ (8009158 <puts+0xc>)
 800914e:	4601      	mov	r1, r0
 8009150:	6818      	ldr	r0, [r3, #0]
 8009152:	f7ff bfa5 	b.w	80090a0 <_puts_r>
 8009156:	bf00      	nop
 8009158:	20000070 	.word	0x20000070

0800915c <sniprintf>:
 800915c:	b40c      	push	{r2, r3}
 800915e:	b530      	push	{r4, r5, lr}
 8009160:	4b18      	ldr	r3, [pc, #96]	@ (80091c4 <sniprintf+0x68>)
 8009162:	1e0c      	subs	r4, r1, #0
 8009164:	681d      	ldr	r5, [r3, #0]
 8009166:	b09d      	sub	sp, #116	@ 0x74
 8009168:	da08      	bge.n	800917c <sniprintf+0x20>
 800916a:	238b      	movs	r3, #139	@ 0x8b
 800916c:	602b      	str	r3, [r5, #0]
 800916e:	f04f 30ff 	mov.w	r0, #4294967295
 8009172:	b01d      	add	sp, #116	@ 0x74
 8009174:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009178:	b002      	add	sp, #8
 800917a:	4770      	bx	lr
 800917c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009180:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009184:	f04f 0300 	mov.w	r3, #0
 8009188:	931b      	str	r3, [sp, #108]	@ 0x6c
 800918a:	bf14      	ite	ne
 800918c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009190:	4623      	moveq	r3, r4
 8009192:	9304      	str	r3, [sp, #16]
 8009194:	9307      	str	r3, [sp, #28]
 8009196:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800919a:	9002      	str	r0, [sp, #8]
 800919c:	9006      	str	r0, [sp, #24]
 800919e:	f8ad 3016 	strh.w	r3, [sp, #22]
 80091a2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80091a4:	ab21      	add	r3, sp, #132	@ 0x84
 80091a6:	a902      	add	r1, sp, #8
 80091a8:	4628      	mov	r0, r5
 80091aa:	9301      	str	r3, [sp, #4]
 80091ac:	f002 fd46 	bl	800bc3c <_svfiprintf_r>
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	bfbc      	itt	lt
 80091b4:	238b      	movlt	r3, #139	@ 0x8b
 80091b6:	602b      	strlt	r3, [r5, #0]
 80091b8:	2c00      	cmp	r4, #0
 80091ba:	d0da      	beq.n	8009172 <sniprintf+0x16>
 80091bc:	9b02      	ldr	r3, [sp, #8]
 80091be:	2200      	movs	r2, #0
 80091c0:	701a      	strb	r2, [r3, #0]
 80091c2:	e7d6      	b.n	8009172 <sniprintf+0x16>
 80091c4:	20000070 	.word	0x20000070

080091c8 <siprintf>:
 80091c8:	b40e      	push	{r1, r2, r3}
 80091ca:	b510      	push	{r4, lr}
 80091cc:	b09d      	sub	sp, #116	@ 0x74
 80091ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80091d0:	9002      	str	r0, [sp, #8]
 80091d2:	9006      	str	r0, [sp, #24]
 80091d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80091d8:	480a      	ldr	r0, [pc, #40]	@ (8009204 <siprintf+0x3c>)
 80091da:	9107      	str	r1, [sp, #28]
 80091dc:	9104      	str	r1, [sp, #16]
 80091de:	490a      	ldr	r1, [pc, #40]	@ (8009208 <siprintf+0x40>)
 80091e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80091e4:	9105      	str	r1, [sp, #20]
 80091e6:	2400      	movs	r4, #0
 80091e8:	a902      	add	r1, sp, #8
 80091ea:	6800      	ldr	r0, [r0, #0]
 80091ec:	9301      	str	r3, [sp, #4]
 80091ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80091f0:	f002 fd24 	bl	800bc3c <_svfiprintf_r>
 80091f4:	9b02      	ldr	r3, [sp, #8]
 80091f6:	701c      	strb	r4, [r3, #0]
 80091f8:	b01d      	add	sp, #116	@ 0x74
 80091fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091fe:	b003      	add	sp, #12
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	20000070 	.word	0x20000070
 8009208:	ffff0208 	.word	0xffff0208

0800920c <siscanf>:
 800920c:	b40e      	push	{r1, r2, r3}
 800920e:	b570      	push	{r4, r5, r6, lr}
 8009210:	b09d      	sub	sp, #116	@ 0x74
 8009212:	ac21      	add	r4, sp, #132	@ 0x84
 8009214:	2500      	movs	r5, #0
 8009216:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800921a:	f854 6b04 	ldr.w	r6, [r4], #4
 800921e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009222:	951b      	str	r5, [sp, #108]	@ 0x6c
 8009224:	9002      	str	r0, [sp, #8]
 8009226:	9006      	str	r0, [sp, #24]
 8009228:	f7f7 f832 	bl	8000290 <strlen>
 800922c:	4b0b      	ldr	r3, [pc, #44]	@ (800925c <siscanf+0x50>)
 800922e:	9003      	str	r0, [sp, #12]
 8009230:	9007      	str	r0, [sp, #28]
 8009232:	480b      	ldr	r0, [pc, #44]	@ (8009260 <siscanf+0x54>)
 8009234:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009236:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800923a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800923e:	4632      	mov	r2, r6
 8009240:	4623      	mov	r3, r4
 8009242:	a902      	add	r1, sp, #8
 8009244:	6800      	ldr	r0, [r0, #0]
 8009246:	950f      	str	r5, [sp, #60]	@ 0x3c
 8009248:	9514      	str	r5, [sp, #80]	@ 0x50
 800924a:	9401      	str	r4, [sp, #4]
 800924c:	f002 fe4c 	bl	800bee8 <__ssvfiscanf_r>
 8009250:	b01d      	add	sp, #116	@ 0x74
 8009252:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009256:	b003      	add	sp, #12
 8009258:	4770      	bx	lr
 800925a:	bf00      	nop
 800925c:	08009287 	.word	0x08009287
 8009260:	20000070 	.word	0x20000070

08009264 <__sread>:
 8009264:	b510      	push	{r4, lr}
 8009266:	460c      	mov	r4, r1
 8009268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800926c:	f000 f996 	bl	800959c <_read_r>
 8009270:	2800      	cmp	r0, #0
 8009272:	bfab      	itete	ge
 8009274:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009276:	89a3      	ldrhlt	r3, [r4, #12]
 8009278:	181b      	addge	r3, r3, r0
 800927a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800927e:	bfac      	ite	ge
 8009280:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009282:	81a3      	strhlt	r3, [r4, #12]
 8009284:	bd10      	pop	{r4, pc}

08009286 <__seofread>:
 8009286:	2000      	movs	r0, #0
 8009288:	4770      	bx	lr

0800928a <__swrite>:
 800928a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800928e:	461f      	mov	r7, r3
 8009290:	898b      	ldrh	r3, [r1, #12]
 8009292:	05db      	lsls	r3, r3, #23
 8009294:	4605      	mov	r5, r0
 8009296:	460c      	mov	r4, r1
 8009298:	4616      	mov	r6, r2
 800929a:	d505      	bpl.n	80092a8 <__swrite+0x1e>
 800929c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a0:	2302      	movs	r3, #2
 80092a2:	2200      	movs	r2, #0
 80092a4:	f000 f968 	bl	8009578 <_lseek_r>
 80092a8:	89a3      	ldrh	r3, [r4, #12]
 80092aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092b2:	81a3      	strh	r3, [r4, #12]
 80092b4:	4632      	mov	r2, r6
 80092b6:	463b      	mov	r3, r7
 80092b8:	4628      	mov	r0, r5
 80092ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092be:	f000 b97f 	b.w	80095c0 <_write_r>

080092c2 <__sseek>:
 80092c2:	b510      	push	{r4, lr}
 80092c4:	460c      	mov	r4, r1
 80092c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ca:	f000 f955 	bl	8009578 <_lseek_r>
 80092ce:	1c43      	adds	r3, r0, #1
 80092d0:	89a3      	ldrh	r3, [r4, #12]
 80092d2:	bf15      	itete	ne
 80092d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80092d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80092da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80092de:	81a3      	strheq	r3, [r4, #12]
 80092e0:	bf18      	it	ne
 80092e2:	81a3      	strhne	r3, [r4, #12]
 80092e4:	bd10      	pop	{r4, pc}

080092e6 <__sclose>:
 80092e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ea:	f000 b935 	b.w	8009558 <_close_r>

080092ee <_vsniprintf_r>:
 80092ee:	b530      	push	{r4, r5, lr}
 80092f0:	4614      	mov	r4, r2
 80092f2:	2c00      	cmp	r4, #0
 80092f4:	b09b      	sub	sp, #108	@ 0x6c
 80092f6:	4605      	mov	r5, r0
 80092f8:	461a      	mov	r2, r3
 80092fa:	da05      	bge.n	8009308 <_vsniprintf_r+0x1a>
 80092fc:	238b      	movs	r3, #139	@ 0x8b
 80092fe:	6003      	str	r3, [r0, #0]
 8009300:	f04f 30ff 	mov.w	r0, #4294967295
 8009304:	b01b      	add	sp, #108	@ 0x6c
 8009306:	bd30      	pop	{r4, r5, pc}
 8009308:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800930c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8009310:	f04f 0300 	mov.w	r3, #0
 8009314:	9319      	str	r3, [sp, #100]	@ 0x64
 8009316:	bf14      	ite	ne
 8009318:	f104 33ff 	addne.w	r3, r4, #4294967295
 800931c:	4623      	moveq	r3, r4
 800931e:	9302      	str	r3, [sp, #8]
 8009320:	9305      	str	r3, [sp, #20]
 8009322:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009326:	9100      	str	r1, [sp, #0]
 8009328:	9104      	str	r1, [sp, #16]
 800932a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800932e:	4669      	mov	r1, sp
 8009330:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8009332:	f002 fc83 	bl	800bc3c <_svfiprintf_r>
 8009336:	1c43      	adds	r3, r0, #1
 8009338:	bfbc      	itt	lt
 800933a:	238b      	movlt	r3, #139	@ 0x8b
 800933c:	602b      	strlt	r3, [r5, #0]
 800933e:	2c00      	cmp	r4, #0
 8009340:	d0e0      	beq.n	8009304 <_vsniprintf_r+0x16>
 8009342:	9b00      	ldr	r3, [sp, #0]
 8009344:	2200      	movs	r2, #0
 8009346:	701a      	strb	r2, [r3, #0]
 8009348:	e7dc      	b.n	8009304 <_vsniprintf_r+0x16>
	...

0800934c <vsniprintf>:
 800934c:	b507      	push	{r0, r1, r2, lr}
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	4613      	mov	r3, r2
 8009352:	460a      	mov	r2, r1
 8009354:	4601      	mov	r1, r0
 8009356:	4803      	ldr	r0, [pc, #12]	@ (8009364 <vsniprintf+0x18>)
 8009358:	6800      	ldr	r0, [r0, #0]
 800935a:	f7ff ffc8 	bl	80092ee <_vsniprintf_r>
 800935e:	b003      	add	sp, #12
 8009360:	f85d fb04 	ldr.w	pc, [sp], #4
 8009364:	20000070 	.word	0x20000070

08009368 <__swbuf_r>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	460e      	mov	r6, r1
 800936c:	4614      	mov	r4, r2
 800936e:	4605      	mov	r5, r0
 8009370:	b118      	cbz	r0, 800937a <__swbuf_r+0x12>
 8009372:	6a03      	ldr	r3, [r0, #32]
 8009374:	b90b      	cbnz	r3, 800937a <__swbuf_r+0x12>
 8009376:	f7ff fe4b 	bl	8009010 <__sinit>
 800937a:	69a3      	ldr	r3, [r4, #24]
 800937c:	60a3      	str	r3, [r4, #8]
 800937e:	89a3      	ldrh	r3, [r4, #12]
 8009380:	071a      	lsls	r2, r3, #28
 8009382:	d501      	bpl.n	8009388 <__swbuf_r+0x20>
 8009384:	6923      	ldr	r3, [r4, #16]
 8009386:	b943      	cbnz	r3, 800939a <__swbuf_r+0x32>
 8009388:	4621      	mov	r1, r4
 800938a:	4628      	mov	r0, r5
 800938c:	f000 f82a 	bl	80093e4 <__swsetup_r>
 8009390:	b118      	cbz	r0, 800939a <__swbuf_r+0x32>
 8009392:	f04f 37ff 	mov.w	r7, #4294967295
 8009396:	4638      	mov	r0, r7
 8009398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800939a:	6823      	ldr	r3, [r4, #0]
 800939c:	6922      	ldr	r2, [r4, #16]
 800939e:	1a98      	subs	r0, r3, r2
 80093a0:	6963      	ldr	r3, [r4, #20]
 80093a2:	b2f6      	uxtb	r6, r6
 80093a4:	4283      	cmp	r3, r0
 80093a6:	4637      	mov	r7, r6
 80093a8:	dc05      	bgt.n	80093b6 <__swbuf_r+0x4e>
 80093aa:	4621      	mov	r1, r4
 80093ac:	4628      	mov	r0, r5
 80093ae:	f003 fa25 	bl	800c7fc <_fflush_r>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	d1ed      	bne.n	8009392 <__swbuf_r+0x2a>
 80093b6:	68a3      	ldr	r3, [r4, #8]
 80093b8:	3b01      	subs	r3, #1
 80093ba:	60a3      	str	r3, [r4, #8]
 80093bc:	6823      	ldr	r3, [r4, #0]
 80093be:	1c5a      	adds	r2, r3, #1
 80093c0:	6022      	str	r2, [r4, #0]
 80093c2:	701e      	strb	r6, [r3, #0]
 80093c4:	6962      	ldr	r2, [r4, #20]
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d004      	beq.n	80093d6 <__swbuf_r+0x6e>
 80093cc:	89a3      	ldrh	r3, [r4, #12]
 80093ce:	07db      	lsls	r3, r3, #31
 80093d0:	d5e1      	bpl.n	8009396 <__swbuf_r+0x2e>
 80093d2:	2e0a      	cmp	r6, #10
 80093d4:	d1df      	bne.n	8009396 <__swbuf_r+0x2e>
 80093d6:	4621      	mov	r1, r4
 80093d8:	4628      	mov	r0, r5
 80093da:	f003 fa0f 	bl	800c7fc <_fflush_r>
 80093de:	2800      	cmp	r0, #0
 80093e0:	d0d9      	beq.n	8009396 <__swbuf_r+0x2e>
 80093e2:	e7d6      	b.n	8009392 <__swbuf_r+0x2a>

080093e4 <__swsetup_r>:
 80093e4:	b538      	push	{r3, r4, r5, lr}
 80093e6:	4b29      	ldr	r3, [pc, #164]	@ (800948c <__swsetup_r+0xa8>)
 80093e8:	4605      	mov	r5, r0
 80093ea:	6818      	ldr	r0, [r3, #0]
 80093ec:	460c      	mov	r4, r1
 80093ee:	b118      	cbz	r0, 80093f8 <__swsetup_r+0x14>
 80093f0:	6a03      	ldr	r3, [r0, #32]
 80093f2:	b90b      	cbnz	r3, 80093f8 <__swsetup_r+0x14>
 80093f4:	f7ff fe0c 	bl	8009010 <__sinit>
 80093f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093fc:	0719      	lsls	r1, r3, #28
 80093fe:	d422      	bmi.n	8009446 <__swsetup_r+0x62>
 8009400:	06da      	lsls	r2, r3, #27
 8009402:	d407      	bmi.n	8009414 <__swsetup_r+0x30>
 8009404:	2209      	movs	r2, #9
 8009406:	602a      	str	r2, [r5, #0]
 8009408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800940c:	81a3      	strh	r3, [r4, #12]
 800940e:	f04f 30ff 	mov.w	r0, #4294967295
 8009412:	e033      	b.n	800947c <__swsetup_r+0x98>
 8009414:	0758      	lsls	r0, r3, #29
 8009416:	d512      	bpl.n	800943e <__swsetup_r+0x5a>
 8009418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800941a:	b141      	cbz	r1, 800942e <__swsetup_r+0x4a>
 800941c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009420:	4299      	cmp	r1, r3
 8009422:	d002      	beq.n	800942a <__swsetup_r+0x46>
 8009424:	4628      	mov	r0, r5
 8009426:	f000 ff7f 	bl	800a328 <_free_r>
 800942a:	2300      	movs	r3, #0
 800942c:	6363      	str	r3, [r4, #52]	@ 0x34
 800942e:	89a3      	ldrh	r3, [r4, #12]
 8009430:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009434:	81a3      	strh	r3, [r4, #12]
 8009436:	2300      	movs	r3, #0
 8009438:	6063      	str	r3, [r4, #4]
 800943a:	6923      	ldr	r3, [r4, #16]
 800943c:	6023      	str	r3, [r4, #0]
 800943e:	89a3      	ldrh	r3, [r4, #12]
 8009440:	f043 0308 	orr.w	r3, r3, #8
 8009444:	81a3      	strh	r3, [r4, #12]
 8009446:	6923      	ldr	r3, [r4, #16]
 8009448:	b94b      	cbnz	r3, 800945e <__swsetup_r+0x7a>
 800944a:	89a3      	ldrh	r3, [r4, #12]
 800944c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009454:	d003      	beq.n	800945e <__swsetup_r+0x7a>
 8009456:	4621      	mov	r1, r4
 8009458:	4628      	mov	r0, r5
 800945a:	f003 fa1d 	bl	800c898 <__smakebuf_r>
 800945e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009462:	f013 0201 	ands.w	r2, r3, #1
 8009466:	d00a      	beq.n	800947e <__swsetup_r+0x9a>
 8009468:	2200      	movs	r2, #0
 800946a:	60a2      	str	r2, [r4, #8]
 800946c:	6962      	ldr	r2, [r4, #20]
 800946e:	4252      	negs	r2, r2
 8009470:	61a2      	str	r2, [r4, #24]
 8009472:	6922      	ldr	r2, [r4, #16]
 8009474:	b942      	cbnz	r2, 8009488 <__swsetup_r+0xa4>
 8009476:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800947a:	d1c5      	bne.n	8009408 <__swsetup_r+0x24>
 800947c:	bd38      	pop	{r3, r4, r5, pc}
 800947e:	0799      	lsls	r1, r3, #30
 8009480:	bf58      	it	pl
 8009482:	6962      	ldrpl	r2, [r4, #20]
 8009484:	60a2      	str	r2, [r4, #8]
 8009486:	e7f4      	b.n	8009472 <__swsetup_r+0x8e>
 8009488:	2000      	movs	r0, #0
 800948a:	e7f7      	b.n	800947c <__swsetup_r+0x98>
 800948c:	20000070 	.word	0x20000070

08009490 <memcmp>:
 8009490:	b510      	push	{r4, lr}
 8009492:	3901      	subs	r1, #1
 8009494:	4402      	add	r2, r0
 8009496:	4290      	cmp	r0, r2
 8009498:	d101      	bne.n	800949e <memcmp+0xe>
 800949a:	2000      	movs	r0, #0
 800949c:	e005      	b.n	80094aa <memcmp+0x1a>
 800949e:	7803      	ldrb	r3, [r0, #0]
 80094a0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80094a4:	42a3      	cmp	r3, r4
 80094a6:	d001      	beq.n	80094ac <memcmp+0x1c>
 80094a8:	1b18      	subs	r0, r3, r4
 80094aa:	bd10      	pop	{r4, pc}
 80094ac:	3001      	adds	r0, #1
 80094ae:	e7f2      	b.n	8009496 <memcmp+0x6>

080094b0 <memset>:
 80094b0:	4402      	add	r2, r0
 80094b2:	4603      	mov	r3, r0
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d100      	bne.n	80094ba <memset+0xa>
 80094b8:	4770      	bx	lr
 80094ba:	f803 1b01 	strb.w	r1, [r3], #1
 80094be:	e7f9      	b.n	80094b4 <memset+0x4>

080094c0 <strchr>:
 80094c0:	b2c9      	uxtb	r1, r1
 80094c2:	4603      	mov	r3, r0
 80094c4:	4618      	mov	r0, r3
 80094c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094ca:	b112      	cbz	r2, 80094d2 <strchr+0x12>
 80094cc:	428a      	cmp	r2, r1
 80094ce:	d1f9      	bne.n	80094c4 <strchr+0x4>
 80094d0:	4770      	bx	lr
 80094d2:	2900      	cmp	r1, #0
 80094d4:	bf18      	it	ne
 80094d6:	2000      	movne	r0, #0
 80094d8:	4770      	bx	lr

080094da <strncmp>:
 80094da:	b510      	push	{r4, lr}
 80094dc:	b16a      	cbz	r2, 80094fa <strncmp+0x20>
 80094de:	3901      	subs	r1, #1
 80094e0:	1884      	adds	r4, r0, r2
 80094e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094e6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80094ea:	429a      	cmp	r2, r3
 80094ec:	d103      	bne.n	80094f6 <strncmp+0x1c>
 80094ee:	42a0      	cmp	r0, r4
 80094f0:	d001      	beq.n	80094f6 <strncmp+0x1c>
 80094f2:	2a00      	cmp	r2, #0
 80094f4:	d1f5      	bne.n	80094e2 <strncmp+0x8>
 80094f6:	1ad0      	subs	r0, r2, r3
 80094f8:	bd10      	pop	{r4, pc}
 80094fa:	4610      	mov	r0, r2
 80094fc:	e7fc      	b.n	80094f8 <strncmp+0x1e>

080094fe <strncpy>:
 80094fe:	b510      	push	{r4, lr}
 8009500:	3901      	subs	r1, #1
 8009502:	4603      	mov	r3, r0
 8009504:	b132      	cbz	r2, 8009514 <strncpy+0x16>
 8009506:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800950a:	f803 4b01 	strb.w	r4, [r3], #1
 800950e:	3a01      	subs	r2, #1
 8009510:	2c00      	cmp	r4, #0
 8009512:	d1f7      	bne.n	8009504 <strncpy+0x6>
 8009514:	441a      	add	r2, r3
 8009516:	2100      	movs	r1, #0
 8009518:	4293      	cmp	r3, r2
 800951a:	d100      	bne.n	800951e <strncpy+0x20>
 800951c:	bd10      	pop	{r4, pc}
 800951e:	f803 1b01 	strb.w	r1, [r3], #1
 8009522:	e7f9      	b.n	8009518 <strncpy+0x1a>

08009524 <strstr>:
 8009524:	780a      	ldrb	r2, [r1, #0]
 8009526:	b570      	push	{r4, r5, r6, lr}
 8009528:	b96a      	cbnz	r2, 8009546 <strstr+0x22>
 800952a:	bd70      	pop	{r4, r5, r6, pc}
 800952c:	429a      	cmp	r2, r3
 800952e:	d109      	bne.n	8009544 <strstr+0x20>
 8009530:	460c      	mov	r4, r1
 8009532:	4605      	mov	r5, r0
 8009534:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009538:	2b00      	cmp	r3, #0
 800953a:	d0f6      	beq.n	800952a <strstr+0x6>
 800953c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009540:	429e      	cmp	r6, r3
 8009542:	d0f7      	beq.n	8009534 <strstr+0x10>
 8009544:	3001      	adds	r0, #1
 8009546:	7803      	ldrb	r3, [r0, #0]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d1ef      	bne.n	800952c <strstr+0x8>
 800954c:	4618      	mov	r0, r3
 800954e:	e7ec      	b.n	800952a <strstr+0x6>

08009550 <_localeconv_r>:
 8009550:	4800      	ldr	r0, [pc, #0]	@ (8009554 <_localeconv_r+0x4>)
 8009552:	4770      	bx	lr
 8009554:	200001b0 	.word	0x200001b0

08009558 <_close_r>:
 8009558:	b538      	push	{r3, r4, r5, lr}
 800955a:	4d06      	ldr	r5, [pc, #24]	@ (8009574 <_close_r+0x1c>)
 800955c:	2300      	movs	r3, #0
 800955e:	4604      	mov	r4, r0
 8009560:	4608      	mov	r0, r1
 8009562:	602b      	str	r3, [r5, #0]
 8009564:	f7f9 fe52 	bl	800320c <_close>
 8009568:	1c43      	adds	r3, r0, #1
 800956a:	d102      	bne.n	8009572 <_close_r+0x1a>
 800956c:	682b      	ldr	r3, [r5, #0]
 800956e:	b103      	cbz	r3, 8009572 <_close_r+0x1a>
 8009570:	6023      	str	r3, [r4, #0]
 8009572:	bd38      	pop	{r3, r4, r5, pc}
 8009574:	20000d24 	.word	0x20000d24

08009578 <_lseek_r>:
 8009578:	b538      	push	{r3, r4, r5, lr}
 800957a:	4d07      	ldr	r5, [pc, #28]	@ (8009598 <_lseek_r+0x20>)
 800957c:	4604      	mov	r4, r0
 800957e:	4608      	mov	r0, r1
 8009580:	4611      	mov	r1, r2
 8009582:	2200      	movs	r2, #0
 8009584:	602a      	str	r2, [r5, #0]
 8009586:	461a      	mov	r2, r3
 8009588:	f7f9 fe67 	bl	800325a <_lseek>
 800958c:	1c43      	adds	r3, r0, #1
 800958e:	d102      	bne.n	8009596 <_lseek_r+0x1e>
 8009590:	682b      	ldr	r3, [r5, #0]
 8009592:	b103      	cbz	r3, 8009596 <_lseek_r+0x1e>
 8009594:	6023      	str	r3, [r4, #0]
 8009596:	bd38      	pop	{r3, r4, r5, pc}
 8009598:	20000d24 	.word	0x20000d24

0800959c <_read_r>:
 800959c:	b538      	push	{r3, r4, r5, lr}
 800959e:	4d07      	ldr	r5, [pc, #28]	@ (80095bc <_read_r+0x20>)
 80095a0:	4604      	mov	r4, r0
 80095a2:	4608      	mov	r0, r1
 80095a4:	4611      	mov	r1, r2
 80095a6:	2200      	movs	r2, #0
 80095a8:	602a      	str	r2, [r5, #0]
 80095aa:	461a      	mov	r2, r3
 80095ac:	f7f9 fdf5 	bl	800319a <_read>
 80095b0:	1c43      	adds	r3, r0, #1
 80095b2:	d102      	bne.n	80095ba <_read_r+0x1e>
 80095b4:	682b      	ldr	r3, [r5, #0]
 80095b6:	b103      	cbz	r3, 80095ba <_read_r+0x1e>
 80095b8:	6023      	str	r3, [r4, #0]
 80095ba:	bd38      	pop	{r3, r4, r5, pc}
 80095bc:	20000d24 	.word	0x20000d24

080095c0 <_write_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	4d07      	ldr	r5, [pc, #28]	@ (80095e0 <_write_r+0x20>)
 80095c4:	4604      	mov	r4, r0
 80095c6:	4608      	mov	r0, r1
 80095c8:	4611      	mov	r1, r2
 80095ca:	2200      	movs	r2, #0
 80095cc:	602a      	str	r2, [r5, #0]
 80095ce:	461a      	mov	r2, r3
 80095d0:	f7f9 fe00 	bl	80031d4 <_write>
 80095d4:	1c43      	adds	r3, r0, #1
 80095d6:	d102      	bne.n	80095de <_write_r+0x1e>
 80095d8:	682b      	ldr	r3, [r5, #0]
 80095da:	b103      	cbz	r3, 80095de <_write_r+0x1e>
 80095dc:	6023      	str	r3, [r4, #0]
 80095de:	bd38      	pop	{r3, r4, r5, pc}
 80095e0:	20000d24 	.word	0x20000d24

080095e4 <__errno>:
 80095e4:	4b01      	ldr	r3, [pc, #4]	@ (80095ec <__errno+0x8>)
 80095e6:	6818      	ldr	r0, [r3, #0]
 80095e8:	4770      	bx	lr
 80095ea:	bf00      	nop
 80095ec:	20000070 	.word	0x20000070

080095f0 <__libc_init_array>:
 80095f0:	b570      	push	{r4, r5, r6, lr}
 80095f2:	4d0d      	ldr	r5, [pc, #52]	@ (8009628 <__libc_init_array+0x38>)
 80095f4:	4c0d      	ldr	r4, [pc, #52]	@ (800962c <__libc_init_array+0x3c>)
 80095f6:	1b64      	subs	r4, r4, r5
 80095f8:	10a4      	asrs	r4, r4, #2
 80095fa:	2600      	movs	r6, #0
 80095fc:	42a6      	cmp	r6, r4
 80095fe:	d109      	bne.n	8009614 <__libc_init_array+0x24>
 8009600:	4d0b      	ldr	r5, [pc, #44]	@ (8009630 <__libc_init_array+0x40>)
 8009602:	4c0c      	ldr	r4, [pc, #48]	@ (8009634 <__libc_init_array+0x44>)
 8009604:	f003 fedc 	bl	800d3c0 <_init>
 8009608:	1b64      	subs	r4, r4, r5
 800960a:	10a4      	asrs	r4, r4, #2
 800960c:	2600      	movs	r6, #0
 800960e:	42a6      	cmp	r6, r4
 8009610:	d105      	bne.n	800961e <__libc_init_array+0x2e>
 8009612:	bd70      	pop	{r4, r5, r6, pc}
 8009614:	f855 3b04 	ldr.w	r3, [r5], #4
 8009618:	4798      	blx	r3
 800961a:	3601      	adds	r6, #1
 800961c:	e7ee      	b.n	80095fc <__libc_init_array+0xc>
 800961e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009622:	4798      	blx	r3
 8009624:	3601      	adds	r6, #1
 8009626:	e7f2      	b.n	800960e <__libc_init_array+0x1e>
 8009628:	0800da14 	.word	0x0800da14
 800962c:	0800da14 	.word	0x0800da14
 8009630:	0800da14 	.word	0x0800da14
 8009634:	0800da18 	.word	0x0800da18

08009638 <__retarget_lock_init_recursive>:
 8009638:	4770      	bx	lr

0800963a <__retarget_lock_acquire_recursive>:
 800963a:	4770      	bx	lr

0800963c <__retarget_lock_release_recursive>:
 800963c:	4770      	bx	lr

0800963e <strcpy>:
 800963e:	4603      	mov	r3, r0
 8009640:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009644:	f803 2b01 	strb.w	r2, [r3], #1
 8009648:	2a00      	cmp	r2, #0
 800964a:	d1f9      	bne.n	8009640 <strcpy+0x2>
 800964c:	4770      	bx	lr

0800964e <memcpy>:
 800964e:	440a      	add	r2, r1
 8009650:	4291      	cmp	r1, r2
 8009652:	f100 33ff 	add.w	r3, r0, #4294967295
 8009656:	d100      	bne.n	800965a <memcpy+0xc>
 8009658:	4770      	bx	lr
 800965a:	b510      	push	{r4, lr}
 800965c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009660:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009664:	4291      	cmp	r1, r2
 8009666:	d1f9      	bne.n	800965c <memcpy+0xe>
 8009668:	bd10      	pop	{r4, pc}
	...

0800966c <nanf>:
 800966c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009674 <nanf+0x8>
 8009670:	4770      	bx	lr
 8009672:	bf00      	nop
 8009674:	7fc00000 	.word	0x7fc00000

08009678 <quorem>:
 8009678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	6903      	ldr	r3, [r0, #16]
 800967e:	690c      	ldr	r4, [r1, #16]
 8009680:	42a3      	cmp	r3, r4
 8009682:	4607      	mov	r7, r0
 8009684:	db7e      	blt.n	8009784 <quorem+0x10c>
 8009686:	3c01      	subs	r4, #1
 8009688:	f101 0814 	add.w	r8, r1, #20
 800968c:	00a3      	lsls	r3, r4, #2
 800968e:	f100 0514 	add.w	r5, r0, #20
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009698:	9301      	str	r3, [sp, #4]
 800969a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800969e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096a2:	3301      	adds	r3, #1
 80096a4:	429a      	cmp	r2, r3
 80096a6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80096aa:	fbb2 f6f3 	udiv	r6, r2, r3
 80096ae:	d32e      	bcc.n	800970e <quorem+0x96>
 80096b0:	f04f 0a00 	mov.w	sl, #0
 80096b4:	46c4      	mov	ip, r8
 80096b6:	46ae      	mov	lr, r5
 80096b8:	46d3      	mov	fp, sl
 80096ba:	f85c 3b04 	ldr.w	r3, [ip], #4
 80096be:	b298      	uxth	r0, r3
 80096c0:	fb06 a000 	mla	r0, r6, r0, sl
 80096c4:	0c02      	lsrs	r2, r0, #16
 80096c6:	0c1b      	lsrs	r3, r3, #16
 80096c8:	fb06 2303 	mla	r3, r6, r3, r2
 80096cc:	f8de 2000 	ldr.w	r2, [lr]
 80096d0:	b280      	uxth	r0, r0
 80096d2:	b292      	uxth	r2, r2
 80096d4:	1a12      	subs	r2, r2, r0
 80096d6:	445a      	add	r2, fp
 80096d8:	f8de 0000 	ldr.w	r0, [lr]
 80096dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80096e6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80096ea:	b292      	uxth	r2, r2
 80096ec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80096f0:	45e1      	cmp	r9, ip
 80096f2:	f84e 2b04 	str.w	r2, [lr], #4
 80096f6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80096fa:	d2de      	bcs.n	80096ba <quorem+0x42>
 80096fc:	9b00      	ldr	r3, [sp, #0]
 80096fe:	58eb      	ldr	r3, [r5, r3]
 8009700:	b92b      	cbnz	r3, 800970e <quorem+0x96>
 8009702:	9b01      	ldr	r3, [sp, #4]
 8009704:	3b04      	subs	r3, #4
 8009706:	429d      	cmp	r5, r3
 8009708:	461a      	mov	r2, r3
 800970a:	d32f      	bcc.n	800976c <quorem+0xf4>
 800970c:	613c      	str	r4, [r7, #16]
 800970e:	4638      	mov	r0, r7
 8009710:	f001 f9c6 	bl	800aaa0 <__mcmp>
 8009714:	2800      	cmp	r0, #0
 8009716:	db25      	blt.n	8009764 <quorem+0xec>
 8009718:	4629      	mov	r1, r5
 800971a:	2000      	movs	r0, #0
 800971c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009720:	f8d1 c000 	ldr.w	ip, [r1]
 8009724:	fa1f fe82 	uxth.w	lr, r2
 8009728:	fa1f f38c 	uxth.w	r3, ip
 800972c:	eba3 030e 	sub.w	r3, r3, lr
 8009730:	4403      	add	r3, r0
 8009732:	0c12      	lsrs	r2, r2, #16
 8009734:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009738:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800973c:	b29b      	uxth	r3, r3
 800973e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009742:	45c1      	cmp	r9, r8
 8009744:	f841 3b04 	str.w	r3, [r1], #4
 8009748:	ea4f 4022 	mov.w	r0, r2, asr #16
 800974c:	d2e6      	bcs.n	800971c <quorem+0xa4>
 800974e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009752:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009756:	b922      	cbnz	r2, 8009762 <quorem+0xea>
 8009758:	3b04      	subs	r3, #4
 800975a:	429d      	cmp	r5, r3
 800975c:	461a      	mov	r2, r3
 800975e:	d30b      	bcc.n	8009778 <quorem+0x100>
 8009760:	613c      	str	r4, [r7, #16]
 8009762:	3601      	adds	r6, #1
 8009764:	4630      	mov	r0, r6
 8009766:	b003      	add	sp, #12
 8009768:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800976c:	6812      	ldr	r2, [r2, #0]
 800976e:	3b04      	subs	r3, #4
 8009770:	2a00      	cmp	r2, #0
 8009772:	d1cb      	bne.n	800970c <quorem+0x94>
 8009774:	3c01      	subs	r4, #1
 8009776:	e7c6      	b.n	8009706 <quorem+0x8e>
 8009778:	6812      	ldr	r2, [r2, #0]
 800977a:	3b04      	subs	r3, #4
 800977c:	2a00      	cmp	r2, #0
 800977e:	d1ef      	bne.n	8009760 <quorem+0xe8>
 8009780:	3c01      	subs	r4, #1
 8009782:	e7ea      	b.n	800975a <quorem+0xe2>
 8009784:	2000      	movs	r0, #0
 8009786:	e7ee      	b.n	8009766 <quorem+0xee>

08009788 <_dtoa_r>:
 8009788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800978c:	69c7      	ldr	r7, [r0, #28]
 800978e:	b097      	sub	sp, #92	@ 0x5c
 8009790:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009794:	ec55 4b10 	vmov	r4, r5, d0
 8009798:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800979a:	9107      	str	r1, [sp, #28]
 800979c:	4681      	mov	r9, r0
 800979e:	920c      	str	r2, [sp, #48]	@ 0x30
 80097a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80097a2:	b97f      	cbnz	r7, 80097c4 <_dtoa_r+0x3c>
 80097a4:	2010      	movs	r0, #16
 80097a6:	f000 fe09 	bl	800a3bc <malloc>
 80097aa:	4602      	mov	r2, r0
 80097ac:	f8c9 001c 	str.w	r0, [r9, #28]
 80097b0:	b920      	cbnz	r0, 80097bc <_dtoa_r+0x34>
 80097b2:	4ba9      	ldr	r3, [pc, #676]	@ (8009a58 <_dtoa_r+0x2d0>)
 80097b4:	21ef      	movs	r1, #239	@ 0xef
 80097b6:	48a9      	ldr	r0, [pc, #676]	@ (8009a5c <_dtoa_r+0x2d4>)
 80097b8:	f003 f972 	bl	800caa0 <__assert_func>
 80097bc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80097c0:	6007      	str	r7, [r0, #0]
 80097c2:	60c7      	str	r7, [r0, #12]
 80097c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80097c8:	6819      	ldr	r1, [r3, #0]
 80097ca:	b159      	cbz	r1, 80097e4 <_dtoa_r+0x5c>
 80097cc:	685a      	ldr	r2, [r3, #4]
 80097ce:	604a      	str	r2, [r1, #4]
 80097d0:	2301      	movs	r3, #1
 80097d2:	4093      	lsls	r3, r2
 80097d4:	608b      	str	r3, [r1, #8]
 80097d6:	4648      	mov	r0, r9
 80097d8:	f000 fee6 	bl	800a5a8 <_Bfree>
 80097dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80097e0:	2200      	movs	r2, #0
 80097e2:	601a      	str	r2, [r3, #0]
 80097e4:	1e2b      	subs	r3, r5, #0
 80097e6:	bfb9      	ittee	lt
 80097e8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80097ec:	9305      	strlt	r3, [sp, #20]
 80097ee:	2300      	movge	r3, #0
 80097f0:	6033      	strge	r3, [r6, #0]
 80097f2:	9f05      	ldr	r7, [sp, #20]
 80097f4:	4b9a      	ldr	r3, [pc, #616]	@ (8009a60 <_dtoa_r+0x2d8>)
 80097f6:	bfbc      	itt	lt
 80097f8:	2201      	movlt	r2, #1
 80097fa:	6032      	strlt	r2, [r6, #0]
 80097fc:	43bb      	bics	r3, r7
 80097fe:	d112      	bne.n	8009826 <_dtoa_r+0x9e>
 8009800:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009802:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009806:	6013      	str	r3, [r2, #0]
 8009808:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800980c:	4323      	orrs	r3, r4
 800980e:	f000 855a 	beq.w	800a2c6 <_dtoa_r+0xb3e>
 8009812:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009814:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009a74 <_dtoa_r+0x2ec>
 8009818:	2b00      	cmp	r3, #0
 800981a:	f000 855c 	beq.w	800a2d6 <_dtoa_r+0xb4e>
 800981e:	f10a 0303 	add.w	r3, sl, #3
 8009822:	f000 bd56 	b.w	800a2d2 <_dtoa_r+0xb4a>
 8009826:	ed9d 7b04 	vldr	d7, [sp, #16]
 800982a:	2200      	movs	r2, #0
 800982c:	ec51 0b17 	vmov	r0, r1, d7
 8009830:	2300      	movs	r3, #0
 8009832:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009836:	f7f7 f957 	bl	8000ae8 <__aeabi_dcmpeq>
 800983a:	4680      	mov	r8, r0
 800983c:	b158      	cbz	r0, 8009856 <_dtoa_r+0xce>
 800983e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009840:	2301      	movs	r3, #1
 8009842:	6013      	str	r3, [r2, #0]
 8009844:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009846:	b113      	cbz	r3, 800984e <_dtoa_r+0xc6>
 8009848:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800984a:	4b86      	ldr	r3, [pc, #536]	@ (8009a64 <_dtoa_r+0x2dc>)
 800984c:	6013      	str	r3, [r2, #0]
 800984e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009a78 <_dtoa_r+0x2f0>
 8009852:	f000 bd40 	b.w	800a2d6 <_dtoa_r+0xb4e>
 8009856:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800985a:	aa14      	add	r2, sp, #80	@ 0x50
 800985c:	a915      	add	r1, sp, #84	@ 0x54
 800985e:	4648      	mov	r0, r9
 8009860:	f001 fa3e 	bl	800ace0 <__d2b>
 8009864:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009868:	9002      	str	r0, [sp, #8]
 800986a:	2e00      	cmp	r6, #0
 800986c:	d078      	beq.n	8009960 <_dtoa_r+0x1d8>
 800986e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009870:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009878:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800987c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009880:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009884:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009888:	4619      	mov	r1, r3
 800988a:	2200      	movs	r2, #0
 800988c:	4b76      	ldr	r3, [pc, #472]	@ (8009a68 <_dtoa_r+0x2e0>)
 800988e:	f7f6 fd0b 	bl	80002a8 <__aeabi_dsub>
 8009892:	a36b      	add	r3, pc, #428	@ (adr r3, 8009a40 <_dtoa_r+0x2b8>)
 8009894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009898:	f7f6 febe 	bl	8000618 <__aeabi_dmul>
 800989c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009a48 <_dtoa_r+0x2c0>)
 800989e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098a2:	f7f6 fd03 	bl	80002ac <__adddf3>
 80098a6:	4604      	mov	r4, r0
 80098a8:	4630      	mov	r0, r6
 80098aa:	460d      	mov	r5, r1
 80098ac:	f7f6 fe4a 	bl	8000544 <__aeabi_i2d>
 80098b0:	a367      	add	r3, pc, #412	@ (adr r3, 8009a50 <_dtoa_r+0x2c8>)
 80098b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098b6:	f7f6 feaf 	bl	8000618 <__aeabi_dmul>
 80098ba:	4602      	mov	r2, r0
 80098bc:	460b      	mov	r3, r1
 80098be:	4620      	mov	r0, r4
 80098c0:	4629      	mov	r1, r5
 80098c2:	f7f6 fcf3 	bl	80002ac <__adddf3>
 80098c6:	4604      	mov	r4, r0
 80098c8:	460d      	mov	r5, r1
 80098ca:	f7f7 f955 	bl	8000b78 <__aeabi_d2iz>
 80098ce:	2200      	movs	r2, #0
 80098d0:	4607      	mov	r7, r0
 80098d2:	2300      	movs	r3, #0
 80098d4:	4620      	mov	r0, r4
 80098d6:	4629      	mov	r1, r5
 80098d8:	f7f7 f910 	bl	8000afc <__aeabi_dcmplt>
 80098dc:	b140      	cbz	r0, 80098f0 <_dtoa_r+0x168>
 80098de:	4638      	mov	r0, r7
 80098e0:	f7f6 fe30 	bl	8000544 <__aeabi_i2d>
 80098e4:	4622      	mov	r2, r4
 80098e6:	462b      	mov	r3, r5
 80098e8:	f7f7 f8fe 	bl	8000ae8 <__aeabi_dcmpeq>
 80098ec:	b900      	cbnz	r0, 80098f0 <_dtoa_r+0x168>
 80098ee:	3f01      	subs	r7, #1
 80098f0:	2f16      	cmp	r7, #22
 80098f2:	d852      	bhi.n	800999a <_dtoa_r+0x212>
 80098f4:	4b5d      	ldr	r3, [pc, #372]	@ (8009a6c <_dtoa_r+0x2e4>)
 80098f6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80098fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009902:	f7f7 f8fb 	bl	8000afc <__aeabi_dcmplt>
 8009906:	2800      	cmp	r0, #0
 8009908:	d049      	beq.n	800999e <_dtoa_r+0x216>
 800990a:	3f01      	subs	r7, #1
 800990c:	2300      	movs	r3, #0
 800990e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009910:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009912:	1b9b      	subs	r3, r3, r6
 8009914:	1e5a      	subs	r2, r3, #1
 8009916:	bf45      	ittet	mi
 8009918:	f1c3 0301 	rsbmi	r3, r3, #1
 800991c:	9300      	strmi	r3, [sp, #0]
 800991e:	2300      	movpl	r3, #0
 8009920:	2300      	movmi	r3, #0
 8009922:	9206      	str	r2, [sp, #24]
 8009924:	bf54      	ite	pl
 8009926:	9300      	strpl	r3, [sp, #0]
 8009928:	9306      	strmi	r3, [sp, #24]
 800992a:	2f00      	cmp	r7, #0
 800992c:	db39      	blt.n	80099a2 <_dtoa_r+0x21a>
 800992e:	9b06      	ldr	r3, [sp, #24]
 8009930:	970d      	str	r7, [sp, #52]	@ 0x34
 8009932:	443b      	add	r3, r7
 8009934:	9306      	str	r3, [sp, #24]
 8009936:	2300      	movs	r3, #0
 8009938:	9308      	str	r3, [sp, #32]
 800993a:	9b07      	ldr	r3, [sp, #28]
 800993c:	2b09      	cmp	r3, #9
 800993e:	d863      	bhi.n	8009a08 <_dtoa_r+0x280>
 8009940:	2b05      	cmp	r3, #5
 8009942:	bfc4      	itt	gt
 8009944:	3b04      	subgt	r3, #4
 8009946:	9307      	strgt	r3, [sp, #28]
 8009948:	9b07      	ldr	r3, [sp, #28]
 800994a:	f1a3 0302 	sub.w	r3, r3, #2
 800994e:	bfcc      	ite	gt
 8009950:	2400      	movgt	r4, #0
 8009952:	2401      	movle	r4, #1
 8009954:	2b03      	cmp	r3, #3
 8009956:	d863      	bhi.n	8009a20 <_dtoa_r+0x298>
 8009958:	e8df f003 	tbb	[pc, r3]
 800995c:	2b375452 	.word	0x2b375452
 8009960:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009964:	441e      	add	r6, r3
 8009966:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800996a:	2b20      	cmp	r3, #32
 800996c:	bfc1      	itttt	gt
 800996e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009972:	409f      	lslgt	r7, r3
 8009974:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009978:	fa24 f303 	lsrgt.w	r3, r4, r3
 800997c:	bfd6      	itet	le
 800997e:	f1c3 0320 	rsble	r3, r3, #32
 8009982:	ea47 0003 	orrgt.w	r0, r7, r3
 8009986:	fa04 f003 	lslle.w	r0, r4, r3
 800998a:	f7f6 fdcb 	bl	8000524 <__aeabi_ui2d>
 800998e:	2201      	movs	r2, #1
 8009990:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009994:	3e01      	subs	r6, #1
 8009996:	9212      	str	r2, [sp, #72]	@ 0x48
 8009998:	e776      	b.n	8009888 <_dtoa_r+0x100>
 800999a:	2301      	movs	r3, #1
 800999c:	e7b7      	b.n	800990e <_dtoa_r+0x186>
 800999e:	9010      	str	r0, [sp, #64]	@ 0x40
 80099a0:	e7b6      	b.n	8009910 <_dtoa_r+0x188>
 80099a2:	9b00      	ldr	r3, [sp, #0]
 80099a4:	1bdb      	subs	r3, r3, r7
 80099a6:	9300      	str	r3, [sp, #0]
 80099a8:	427b      	negs	r3, r7
 80099aa:	9308      	str	r3, [sp, #32]
 80099ac:	2300      	movs	r3, #0
 80099ae:	930d      	str	r3, [sp, #52]	@ 0x34
 80099b0:	e7c3      	b.n	800993a <_dtoa_r+0x1b2>
 80099b2:	2301      	movs	r3, #1
 80099b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80099b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099b8:	eb07 0b03 	add.w	fp, r7, r3
 80099bc:	f10b 0301 	add.w	r3, fp, #1
 80099c0:	2b01      	cmp	r3, #1
 80099c2:	9303      	str	r3, [sp, #12]
 80099c4:	bfb8      	it	lt
 80099c6:	2301      	movlt	r3, #1
 80099c8:	e006      	b.n	80099d8 <_dtoa_r+0x250>
 80099ca:	2301      	movs	r3, #1
 80099cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	dd28      	ble.n	8009a26 <_dtoa_r+0x29e>
 80099d4:	469b      	mov	fp, r3
 80099d6:	9303      	str	r3, [sp, #12]
 80099d8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80099dc:	2100      	movs	r1, #0
 80099de:	2204      	movs	r2, #4
 80099e0:	f102 0514 	add.w	r5, r2, #20
 80099e4:	429d      	cmp	r5, r3
 80099e6:	d926      	bls.n	8009a36 <_dtoa_r+0x2ae>
 80099e8:	6041      	str	r1, [r0, #4]
 80099ea:	4648      	mov	r0, r9
 80099ec:	f000 fd9c 	bl	800a528 <_Balloc>
 80099f0:	4682      	mov	sl, r0
 80099f2:	2800      	cmp	r0, #0
 80099f4:	d142      	bne.n	8009a7c <_dtoa_r+0x2f4>
 80099f6:	4b1e      	ldr	r3, [pc, #120]	@ (8009a70 <_dtoa_r+0x2e8>)
 80099f8:	4602      	mov	r2, r0
 80099fa:	f240 11af 	movw	r1, #431	@ 0x1af
 80099fe:	e6da      	b.n	80097b6 <_dtoa_r+0x2e>
 8009a00:	2300      	movs	r3, #0
 8009a02:	e7e3      	b.n	80099cc <_dtoa_r+0x244>
 8009a04:	2300      	movs	r3, #0
 8009a06:	e7d5      	b.n	80099b4 <_dtoa_r+0x22c>
 8009a08:	2401      	movs	r4, #1
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	9307      	str	r3, [sp, #28]
 8009a0e:	9409      	str	r4, [sp, #36]	@ 0x24
 8009a10:	f04f 3bff 	mov.w	fp, #4294967295
 8009a14:	2200      	movs	r2, #0
 8009a16:	f8cd b00c 	str.w	fp, [sp, #12]
 8009a1a:	2312      	movs	r3, #18
 8009a1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a1e:	e7db      	b.n	80099d8 <_dtoa_r+0x250>
 8009a20:	2301      	movs	r3, #1
 8009a22:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a24:	e7f4      	b.n	8009a10 <_dtoa_r+0x288>
 8009a26:	f04f 0b01 	mov.w	fp, #1
 8009a2a:	f8cd b00c 	str.w	fp, [sp, #12]
 8009a2e:	465b      	mov	r3, fp
 8009a30:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009a34:	e7d0      	b.n	80099d8 <_dtoa_r+0x250>
 8009a36:	3101      	adds	r1, #1
 8009a38:	0052      	lsls	r2, r2, #1
 8009a3a:	e7d1      	b.n	80099e0 <_dtoa_r+0x258>
 8009a3c:	f3af 8000 	nop.w
 8009a40:	636f4361 	.word	0x636f4361
 8009a44:	3fd287a7 	.word	0x3fd287a7
 8009a48:	8b60c8b3 	.word	0x8b60c8b3
 8009a4c:	3fc68a28 	.word	0x3fc68a28
 8009a50:	509f79fb 	.word	0x509f79fb
 8009a54:	3fd34413 	.word	0x3fd34413
 8009a58:	0800d60c 	.word	0x0800d60c
 8009a5c:	0800d623 	.word	0x0800d623
 8009a60:	7ff00000 	.word	0x7ff00000
 8009a64:	0800d70f 	.word	0x0800d70f
 8009a68:	3ff80000 	.word	0x3ff80000
 8009a6c:	0800d7f0 	.word	0x0800d7f0
 8009a70:	0800d67b 	.word	0x0800d67b
 8009a74:	0800d608 	.word	0x0800d608
 8009a78:	0800d70e 	.word	0x0800d70e
 8009a7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009a80:	6018      	str	r0, [r3, #0]
 8009a82:	9b03      	ldr	r3, [sp, #12]
 8009a84:	2b0e      	cmp	r3, #14
 8009a86:	f200 80a1 	bhi.w	8009bcc <_dtoa_r+0x444>
 8009a8a:	2c00      	cmp	r4, #0
 8009a8c:	f000 809e 	beq.w	8009bcc <_dtoa_r+0x444>
 8009a90:	2f00      	cmp	r7, #0
 8009a92:	dd33      	ble.n	8009afc <_dtoa_r+0x374>
 8009a94:	4b9c      	ldr	r3, [pc, #624]	@ (8009d08 <_dtoa_r+0x580>)
 8009a96:	f007 020f 	and.w	r2, r7, #15
 8009a9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a9e:	ed93 7b00 	vldr	d7, [r3]
 8009aa2:	05f8      	lsls	r0, r7, #23
 8009aa4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009aa8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009aac:	d516      	bpl.n	8009adc <_dtoa_r+0x354>
 8009aae:	4b97      	ldr	r3, [pc, #604]	@ (8009d0c <_dtoa_r+0x584>)
 8009ab0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009ab4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ab8:	f7f6 fed8 	bl	800086c <__aeabi_ddiv>
 8009abc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ac0:	f004 040f 	and.w	r4, r4, #15
 8009ac4:	2603      	movs	r6, #3
 8009ac6:	4d91      	ldr	r5, [pc, #580]	@ (8009d0c <_dtoa_r+0x584>)
 8009ac8:	b954      	cbnz	r4, 8009ae0 <_dtoa_r+0x358>
 8009aca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ad2:	f7f6 fecb 	bl	800086c <__aeabi_ddiv>
 8009ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ada:	e028      	b.n	8009b2e <_dtoa_r+0x3a6>
 8009adc:	2602      	movs	r6, #2
 8009ade:	e7f2      	b.n	8009ac6 <_dtoa_r+0x33e>
 8009ae0:	07e1      	lsls	r1, r4, #31
 8009ae2:	d508      	bpl.n	8009af6 <_dtoa_r+0x36e>
 8009ae4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009ae8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009aec:	f7f6 fd94 	bl	8000618 <__aeabi_dmul>
 8009af0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009af4:	3601      	adds	r6, #1
 8009af6:	1064      	asrs	r4, r4, #1
 8009af8:	3508      	adds	r5, #8
 8009afa:	e7e5      	b.n	8009ac8 <_dtoa_r+0x340>
 8009afc:	f000 80af 	beq.w	8009c5e <_dtoa_r+0x4d6>
 8009b00:	427c      	negs	r4, r7
 8009b02:	4b81      	ldr	r3, [pc, #516]	@ (8009d08 <_dtoa_r+0x580>)
 8009b04:	4d81      	ldr	r5, [pc, #516]	@ (8009d0c <_dtoa_r+0x584>)
 8009b06:	f004 020f 	and.w	r2, r4, #15
 8009b0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009b16:	f7f6 fd7f 	bl	8000618 <__aeabi_dmul>
 8009b1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b1e:	1124      	asrs	r4, r4, #4
 8009b20:	2300      	movs	r3, #0
 8009b22:	2602      	movs	r6, #2
 8009b24:	2c00      	cmp	r4, #0
 8009b26:	f040 808f 	bne.w	8009c48 <_dtoa_r+0x4c0>
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d1d3      	bne.n	8009ad6 <_dtoa_r+0x34e>
 8009b2e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b30:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	f000 8094 	beq.w	8009c62 <_dtoa_r+0x4da>
 8009b3a:	4b75      	ldr	r3, [pc, #468]	@ (8009d10 <_dtoa_r+0x588>)
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	4620      	mov	r0, r4
 8009b40:	4629      	mov	r1, r5
 8009b42:	f7f6 ffdb 	bl	8000afc <__aeabi_dcmplt>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	f000 808b 	beq.w	8009c62 <_dtoa_r+0x4da>
 8009b4c:	9b03      	ldr	r3, [sp, #12]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	f000 8087 	beq.w	8009c62 <_dtoa_r+0x4da>
 8009b54:	f1bb 0f00 	cmp.w	fp, #0
 8009b58:	dd34      	ble.n	8009bc4 <_dtoa_r+0x43c>
 8009b5a:	4620      	mov	r0, r4
 8009b5c:	4b6d      	ldr	r3, [pc, #436]	@ (8009d14 <_dtoa_r+0x58c>)
 8009b5e:	2200      	movs	r2, #0
 8009b60:	4629      	mov	r1, r5
 8009b62:	f7f6 fd59 	bl	8000618 <__aeabi_dmul>
 8009b66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009b6a:	f107 38ff 	add.w	r8, r7, #4294967295
 8009b6e:	3601      	adds	r6, #1
 8009b70:	465c      	mov	r4, fp
 8009b72:	4630      	mov	r0, r6
 8009b74:	f7f6 fce6 	bl	8000544 <__aeabi_i2d>
 8009b78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b7c:	f7f6 fd4c 	bl	8000618 <__aeabi_dmul>
 8009b80:	4b65      	ldr	r3, [pc, #404]	@ (8009d18 <_dtoa_r+0x590>)
 8009b82:	2200      	movs	r2, #0
 8009b84:	f7f6 fb92 	bl	80002ac <__adddf3>
 8009b88:	4605      	mov	r5, r0
 8009b8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009b8e:	2c00      	cmp	r4, #0
 8009b90:	d16a      	bne.n	8009c68 <_dtoa_r+0x4e0>
 8009b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b96:	4b61      	ldr	r3, [pc, #388]	@ (8009d1c <_dtoa_r+0x594>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f7f6 fb85 	bl	80002a8 <__aeabi_dsub>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009ba6:	462a      	mov	r2, r5
 8009ba8:	4633      	mov	r3, r6
 8009baa:	f7f6 ffc5 	bl	8000b38 <__aeabi_dcmpgt>
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	f040 8298 	bne.w	800a0e4 <_dtoa_r+0x95c>
 8009bb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009bb8:	462a      	mov	r2, r5
 8009bba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009bbe:	f7f6 ff9d 	bl	8000afc <__aeabi_dcmplt>
 8009bc2:	bb38      	cbnz	r0, 8009c14 <_dtoa_r+0x48c>
 8009bc4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009bc8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009bcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	f2c0 8157 	blt.w	8009e82 <_dtoa_r+0x6fa>
 8009bd4:	2f0e      	cmp	r7, #14
 8009bd6:	f300 8154 	bgt.w	8009e82 <_dtoa_r+0x6fa>
 8009bda:	4b4b      	ldr	r3, [pc, #300]	@ (8009d08 <_dtoa_r+0x580>)
 8009bdc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009be0:	ed93 7b00 	vldr	d7, [r3]
 8009be4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	ed8d 7b00 	vstr	d7, [sp]
 8009bec:	f280 80e5 	bge.w	8009dba <_dtoa_r+0x632>
 8009bf0:	9b03      	ldr	r3, [sp, #12]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f300 80e1 	bgt.w	8009dba <_dtoa_r+0x632>
 8009bf8:	d10c      	bne.n	8009c14 <_dtoa_r+0x48c>
 8009bfa:	4b48      	ldr	r3, [pc, #288]	@ (8009d1c <_dtoa_r+0x594>)
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	ec51 0b17 	vmov	r0, r1, d7
 8009c02:	f7f6 fd09 	bl	8000618 <__aeabi_dmul>
 8009c06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c0a:	f7f6 ff8b 	bl	8000b24 <__aeabi_dcmpge>
 8009c0e:	2800      	cmp	r0, #0
 8009c10:	f000 8266 	beq.w	800a0e0 <_dtoa_r+0x958>
 8009c14:	2400      	movs	r4, #0
 8009c16:	4625      	mov	r5, r4
 8009c18:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c1a:	4656      	mov	r6, sl
 8009c1c:	ea6f 0803 	mvn.w	r8, r3
 8009c20:	2700      	movs	r7, #0
 8009c22:	4621      	mov	r1, r4
 8009c24:	4648      	mov	r0, r9
 8009c26:	f000 fcbf 	bl	800a5a8 <_Bfree>
 8009c2a:	2d00      	cmp	r5, #0
 8009c2c:	f000 80bd 	beq.w	8009daa <_dtoa_r+0x622>
 8009c30:	b12f      	cbz	r7, 8009c3e <_dtoa_r+0x4b6>
 8009c32:	42af      	cmp	r7, r5
 8009c34:	d003      	beq.n	8009c3e <_dtoa_r+0x4b6>
 8009c36:	4639      	mov	r1, r7
 8009c38:	4648      	mov	r0, r9
 8009c3a:	f000 fcb5 	bl	800a5a8 <_Bfree>
 8009c3e:	4629      	mov	r1, r5
 8009c40:	4648      	mov	r0, r9
 8009c42:	f000 fcb1 	bl	800a5a8 <_Bfree>
 8009c46:	e0b0      	b.n	8009daa <_dtoa_r+0x622>
 8009c48:	07e2      	lsls	r2, r4, #31
 8009c4a:	d505      	bpl.n	8009c58 <_dtoa_r+0x4d0>
 8009c4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c50:	f7f6 fce2 	bl	8000618 <__aeabi_dmul>
 8009c54:	3601      	adds	r6, #1
 8009c56:	2301      	movs	r3, #1
 8009c58:	1064      	asrs	r4, r4, #1
 8009c5a:	3508      	adds	r5, #8
 8009c5c:	e762      	b.n	8009b24 <_dtoa_r+0x39c>
 8009c5e:	2602      	movs	r6, #2
 8009c60:	e765      	b.n	8009b2e <_dtoa_r+0x3a6>
 8009c62:	9c03      	ldr	r4, [sp, #12]
 8009c64:	46b8      	mov	r8, r7
 8009c66:	e784      	b.n	8009b72 <_dtoa_r+0x3ea>
 8009c68:	4b27      	ldr	r3, [pc, #156]	@ (8009d08 <_dtoa_r+0x580>)
 8009c6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009c6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c74:	4454      	add	r4, sl
 8009c76:	2900      	cmp	r1, #0
 8009c78:	d054      	beq.n	8009d24 <_dtoa_r+0x59c>
 8009c7a:	4929      	ldr	r1, [pc, #164]	@ (8009d20 <_dtoa_r+0x598>)
 8009c7c:	2000      	movs	r0, #0
 8009c7e:	f7f6 fdf5 	bl	800086c <__aeabi_ddiv>
 8009c82:	4633      	mov	r3, r6
 8009c84:	462a      	mov	r2, r5
 8009c86:	f7f6 fb0f 	bl	80002a8 <__aeabi_dsub>
 8009c8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009c8e:	4656      	mov	r6, sl
 8009c90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c94:	f7f6 ff70 	bl	8000b78 <__aeabi_d2iz>
 8009c98:	4605      	mov	r5, r0
 8009c9a:	f7f6 fc53 	bl	8000544 <__aeabi_i2d>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ca6:	f7f6 faff 	bl	80002a8 <__aeabi_dsub>
 8009caa:	3530      	adds	r5, #48	@ 0x30
 8009cac:	4602      	mov	r2, r0
 8009cae:	460b      	mov	r3, r1
 8009cb0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009cb4:	f806 5b01 	strb.w	r5, [r6], #1
 8009cb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009cbc:	f7f6 ff1e 	bl	8000afc <__aeabi_dcmplt>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	d172      	bne.n	8009daa <_dtoa_r+0x622>
 8009cc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cc8:	4911      	ldr	r1, [pc, #68]	@ (8009d10 <_dtoa_r+0x588>)
 8009cca:	2000      	movs	r0, #0
 8009ccc:	f7f6 faec 	bl	80002a8 <__aeabi_dsub>
 8009cd0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009cd4:	f7f6 ff12 	bl	8000afc <__aeabi_dcmplt>
 8009cd8:	2800      	cmp	r0, #0
 8009cda:	f040 80b4 	bne.w	8009e46 <_dtoa_r+0x6be>
 8009cde:	42a6      	cmp	r6, r4
 8009ce0:	f43f af70 	beq.w	8009bc4 <_dtoa_r+0x43c>
 8009ce4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8009d14 <_dtoa_r+0x58c>)
 8009cea:	2200      	movs	r2, #0
 8009cec:	f7f6 fc94 	bl	8000618 <__aeabi_dmul>
 8009cf0:	4b08      	ldr	r3, [pc, #32]	@ (8009d14 <_dtoa_r+0x58c>)
 8009cf2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009cf6:	2200      	movs	r2, #0
 8009cf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009cfc:	f7f6 fc8c 	bl	8000618 <__aeabi_dmul>
 8009d00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009d04:	e7c4      	b.n	8009c90 <_dtoa_r+0x508>
 8009d06:	bf00      	nop
 8009d08:	0800d7f0 	.word	0x0800d7f0
 8009d0c:	0800d7c8 	.word	0x0800d7c8
 8009d10:	3ff00000 	.word	0x3ff00000
 8009d14:	40240000 	.word	0x40240000
 8009d18:	401c0000 	.word	0x401c0000
 8009d1c:	40140000 	.word	0x40140000
 8009d20:	3fe00000 	.word	0x3fe00000
 8009d24:	4631      	mov	r1, r6
 8009d26:	4628      	mov	r0, r5
 8009d28:	f7f6 fc76 	bl	8000618 <__aeabi_dmul>
 8009d2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009d30:	9413      	str	r4, [sp, #76]	@ 0x4c
 8009d32:	4656      	mov	r6, sl
 8009d34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d38:	f7f6 ff1e 	bl	8000b78 <__aeabi_d2iz>
 8009d3c:	4605      	mov	r5, r0
 8009d3e:	f7f6 fc01 	bl	8000544 <__aeabi_i2d>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d4a:	f7f6 faad 	bl	80002a8 <__aeabi_dsub>
 8009d4e:	3530      	adds	r5, #48	@ 0x30
 8009d50:	f806 5b01 	strb.w	r5, [r6], #1
 8009d54:	4602      	mov	r2, r0
 8009d56:	460b      	mov	r3, r1
 8009d58:	42a6      	cmp	r6, r4
 8009d5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009d5e:	f04f 0200 	mov.w	r2, #0
 8009d62:	d124      	bne.n	8009dae <_dtoa_r+0x626>
 8009d64:	4baf      	ldr	r3, [pc, #700]	@ (800a024 <_dtoa_r+0x89c>)
 8009d66:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009d6a:	f7f6 fa9f 	bl	80002ac <__adddf3>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	460b      	mov	r3, r1
 8009d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d76:	f7f6 fedf 	bl	8000b38 <__aeabi_dcmpgt>
 8009d7a:	2800      	cmp	r0, #0
 8009d7c:	d163      	bne.n	8009e46 <_dtoa_r+0x6be>
 8009d7e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009d82:	49a8      	ldr	r1, [pc, #672]	@ (800a024 <_dtoa_r+0x89c>)
 8009d84:	2000      	movs	r0, #0
 8009d86:	f7f6 fa8f 	bl	80002a8 <__aeabi_dsub>
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	460b      	mov	r3, r1
 8009d8e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d92:	f7f6 feb3 	bl	8000afc <__aeabi_dcmplt>
 8009d96:	2800      	cmp	r0, #0
 8009d98:	f43f af14 	beq.w	8009bc4 <_dtoa_r+0x43c>
 8009d9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009d9e:	1e73      	subs	r3, r6, #1
 8009da0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009da2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009da6:	2b30      	cmp	r3, #48	@ 0x30
 8009da8:	d0f8      	beq.n	8009d9c <_dtoa_r+0x614>
 8009daa:	4647      	mov	r7, r8
 8009dac:	e03b      	b.n	8009e26 <_dtoa_r+0x69e>
 8009dae:	4b9e      	ldr	r3, [pc, #632]	@ (800a028 <_dtoa_r+0x8a0>)
 8009db0:	f7f6 fc32 	bl	8000618 <__aeabi_dmul>
 8009db4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009db8:	e7bc      	b.n	8009d34 <_dtoa_r+0x5ac>
 8009dba:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009dbe:	4656      	mov	r6, sl
 8009dc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dc4:	4620      	mov	r0, r4
 8009dc6:	4629      	mov	r1, r5
 8009dc8:	f7f6 fd50 	bl	800086c <__aeabi_ddiv>
 8009dcc:	f7f6 fed4 	bl	8000b78 <__aeabi_d2iz>
 8009dd0:	4680      	mov	r8, r0
 8009dd2:	f7f6 fbb7 	bl	8000544 <__aeabi_i2d>
 8009dd6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dda:	f7f6 fc1d 	bl	8000618 <__aeabi_dmul>
 8009dde:	4602      	mov	r2, r0
 8009de0:	460b      	mov	r3, r1
 8009de2:	4620      	mov	r0, r4
 8009de4:	4629      	mov	r1, r5
 8009de6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009dea:	f7f6 fa5d 	bl	80002a8 <__aeabi_dsub>
 8009dee:	f806 4b01 	strb.w	r4, [r6], #1
 8009df2:	9d03      	ldr	r5, [sp, #12]
 8009df4:	eba6 040a 	sub.w	r4, r6, sl
 8009df8:	42a5      	cmp	r5, r4
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	460b      	mov	r3, r1
 8009dfe:	d133      	bne.n	8009e68 <_dtoa_r+0x6e0>
 8009e00:	f7f6 fa54 	bl	80002ac <__adddf3>
 8009e04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e08:	4604      	mov	r4, r0
 8009e0a:	460d      	mov	r5, r1
 8009e0c:	f7f6 fe94 	bl	8000b38 <__aeabi_dcmpgt>
 8009e10:	b9c0      	cbnz	r0, 8009e44 <_dtoa_r+0x6bc>
 8009e12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e16:	4620      	mov	r0, r4
 8009e18:	4629      	mov	r1, r5
 8009e1a:	f7f6 fe65 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e1e:	b110      	cbz	r0, 8009e26 <_dtoa_r+0x69e>
 8009e20:	f018 0f01 	tst.w	r8, #1
 8009e24:	d10e      	bne.n	8009e44 <_dtoa_r+0x6bc>
 8009e26:	9902      	ldr	r1, [sp, #8]
 8009e28:	4648      	mov	r0, r9
 8009e2a:	f000 fbbd 	bl	800a5a8 <_Bfree>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	7033      	strb	r3, [r6, #0]
 8009e32:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009e34:	3701      	adds	r7, #1
 8009e36:	601f      	str	r7, [r3, #0]
 8009e38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	f000 824b 	beq.w	800a2d6 <_dtoa_r+0xb4e>
 8009e40:	601e      	str	r6, [r3, #0]
 8009e42:	e248      	b.n	800a2d6 <_dtoa_r+0xb4e>
 8009e44:	46b8      	mov	r8, r7
 8009e46:	4633      	mov	r3, r6
 8009e48:	461e      	mov	r6, r3
 8009e4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e4e:	2a39      	cmp	r2, #57	@ 0x39
 8009e50:	d106      	bne.n	8009e60 <_dtoa_r+0x6d8>
 8009e52:	459a      	cmp	sl, r3
 8009e54:	d1f8      	bne.n	8009e48 <_dtoa_r+0x6c0>
 8009e56:	2230      	movs	r2, #48	@ 0x30
 8009e58:	f108 0801 	add.w	r8, r8, #1
 8009e5c:	f88a 2000 	strb.w	r2, [sl]
 8009e60:	781a      	ldrb	r2, [r3, #0]
 8009e62:	3201      	adds	r2, #1
 8009e64:	701a      	strb	r2, [r3, #0]
 8009e66:	e7a0      	b.n	8009daa <_dtoa_r+0x622>
 8009e68:	4b6f      	ldr	r3, [pc, #444]	@ (800a028 <_dtoa_r+0x8a0>)
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	f7f6 fbd4 	bl	8000618 <__aeabi_dmul>
 8009e70:	2200      	movs	r2, #0
 8009e72:	2300      	movs	r3, #0
 8009e74:	4604      	mov	r4, r0
 8009e76:	460d      	mov	r5, r1
 8009e78:	f7f6 fe36 	bl	8000ae8 <__aeabi_dcmpeq>
 8009e7c:	2800      	cmp	r0, #0
 8009e7e:	d09f      	beq.n	8009dc0 <_dtoa_r+0x638>
 8009e80:	e7d1      	b.n	8009e26 <_dtoa_r+0x69e>
 8009e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e84:	2a00      	cmp	r2, #0
 8009e86:	f000 80ea 	beq.w	800a05e <_dtoa_r+0x8d6>
 8009e8a:	9a07      	ldr	r2, [sp, #28]
 8009e8c:	2a01      	cmp	r2, #1
 8009e8e:	f300 80cd 	bgt.w	800a02c <_dtoa_r+0x8a4>
 8009e92:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009e94:	2a00      	cmp	r2, #0
 8009e96:	f000 80c1 	beq.w	800a01c <_dtoa_r+0x894>
 8009e9a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009e9e:	9c08      	ldr	r4, [sp, #32]
 8009ea0:	9e00      	ldr	r6, [sp, #0]
 8009ea2:	9a00      	ldr	r2, [sp, #0]
 8009ea4:	441a      	add	r2, r3
 8009ea6:	9200      	str	r2, [sp, #0]
 8009ea8:	9a06      	ldr	r2, [sp, #24]
 8009eaa:	2101      	movs	r1, #1
 8009eac:	441a      	add	r2, r3
 8009eae:	4648      	mov	r0, r9
 8009eb0:	9206      	str	r2, [sp, #24]
 8009eb2:	f000 fc77 	bl	800a7a4 <__i2b>
 8009eb6:	4605      	mov	r5, r0
 8009eb8:	b166      	cbz	r6, 8009ed4 <_dtoa_r+0x74c>
 8009eba:	9b06      	ldr	r3, [sp, #24]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	dd09      	ble.n	8009ed4 <_dtoa_r+0x74c>
 8009ec0:	42b3      	cmp	r3, r6
 8009ec2:	9a00      	ldr	r2, [sp, #0]
 8009ec4:	bfa8      	it	ge
 8009ec6:	4633      	movge	r3, r6
 8009ec8:	1ad2      	subs	r2, r2, r3
 8009eca:	9200      	str	r2, [sp, #0]
 8009ecc:	9a06      	ldr	r2, [sp, #24]
 8009ece:	1af6      	subs	r6, r6, r3
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	9306      	str	r3, [sp, #24]
 8009ed4:	9b08      	ldr	r3, [sp, #32]
 8009ed6:	b30b      	cbz	r3, 8009f1c <_dtoa_r+0x794>
 8009ed8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	f000 80c6 	beq.w	800a06c <_dtoa_r+0x8e4>
 8009ee0:	2c00      	cmp	r4, #0
 8009ee2:	f000 80c0 	beq.w	800a066 <_dtoa_r+0x8de>
 8009ee6:	4629      	mov	r1, r5
 8009ee8:	4622      	mov	r2, r4
 8009eea:	4648      	mov	r0, r9
 8009eec:	f000 fd12 	bl	800a914 <__pow5mult>
 8009ef0:	9a02      	ldr	r2, [sp, #8]
 8009ef2:	4601      	mov	r1, r0
 8009ef4:	4605      	mov	r5, r0
 8009ef6:	4648      	mov	r0, r9
 8009ef8:	f000 fc6a 	bl	800a7d0 <__multiply>
 8009efc:	9902      	ldr	r1, [sp, #8]
 8009efe:	4680      	mov	r8, r0
 8009f00:	4648      	mov	r0, r9
 8009f02:	f000 fb51 	bl	800a5a8 <_Bfree>
 8009f06:	9b08      	ldr	r3, [sp, #32]
 8009f08:	1b1b      	subs	r3, r3, r4
 8009f0a:	9308      	str	r3, [sp, #32]
 8009f0c:	f000 80b1 	beq.w	800a072 <_dtoa_r+0x8ea>
 8009f10:	9a08      	ldr	r2, [sp, #32]
 8009f12:	4641      	mov	r1, r8
 8009f14:	4648      	mov	r0, r9
 8009f16:	f000 fcfd 	bl	800a914 <__pow5mult>
 8009f1a:	9002      	str	r0, [sp, #8]
 8009f1c:	2101      	movs	r1, #1
 8009f1e:	4648      	mov	r0, r9
 8009f20:	f000 fc40 	bl	800a7a4 <__i2b>
 8009f24:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f26:	4604      	mov	r4, r0
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	f000 81d8 	beq.w	800a2de <_dtoa_r+0xb56>
 8009f2e:	461a      	mov	r2, r3
 8009f30:	4601      	mov	r1, r0
 8009f32:	4648      	mov	r0, r9
 8009f34:	f000 fcee 	bl	800a914 <__pow5mult>
 8009f38:	9b07      	ldr	r3, [sp, #28]
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	4604      	mov	r4, r0
 8009f3e:	f300 809f 	bgt.w	800a080 <_dtoa_r+0x8f8>
 8009f42:	9b04      	ldr	r3, [sp, #16]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	f040 8097 	bne.w	800a078 <_dtoa_r+0x8f0>
 8009f4a:	9b05      	ldr	r3, [sp, #20]
 8009f4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f040 8093 	bne.w	800a07c <_dtoa_r+0x8f4>
 8009f56:	9b05      	ldr	r3, [sp, #20]
 8009f58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f5c:	0d1b      	lsrs	r3, r3, #20
 8009f5e:	051b      	lsls	r3, r3, #20
 8009f60:	b133      	cbz	r3, 8009f70 <_dtoa_r+0x7e8>
 8009f62:	9b00      	ldr	r3, [sp, #0]
 8009f64:	3301      	adds	r3, #1
 8009f66:	9300      	str	r3, [sp, #0]
 8009f68:	9b06      	ldr	r3, [sp, #24]
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	9306      	str	r3, [sp, #24]
 8009f6e:	2301      	movs	r3, #1
 8009f70:	9308      	str	r3, [sp, #32]
 8009f72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	f000 81b8 	beq.w	800a2ea <_dtoa_r+0xb62>
 8009f7a:	6923      	ldr	r3, [r4, #16]
 8009f7c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f80:	6918      	ldr	r0, [r3, #16]
 8009f82:	f000 fbc3 	bl	800a70c <__hi0bits>
 8009f86:	f1c0 0020 	rsb	r0, r0, #32
 8009f8a:	9b06      	ldr	r3, [sp, #24]
 8009f8c:	4418      	add	r0, r3
 8009f8e:	f010 001f 	ands.w	r0, r0, #31
 8009f92:	f000 8082 	beq.w	800a09a <_dtoa_r+0x912>
 8009f96:	f1c0 0320 	rsb	r3, r0, #32
 8009f9a:	2b04      	cmp	r3, #4
 8009f9c:	dd73      	ble.n	800a086 <_dtoa_r+0x8fe>
 8009f9e:	9b00      	ldr	r3, [sp, #0]
 8009fa0:	f1c0 001c 	rsb	r0, r0, #28
 8009fa4:	4403      	add	r3, r0
 8009fa6:	9300      	str	r3, [sp, #0]
 8009fa8:	9b06      	ldr	r3, [sp, #24]
 8009faa:	4403      	add	r3, r0
 8009fac:	4406      	add	r6, r0
 8009fae:	9306      	str	r3, [sp, #24]
 8009fb0:	9b00      	ldr	r3, [sp, #0]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	dd05      	ble.n	8009fc2 <_dtoa_r+0x83a>
 8009fb6:	9902      	ldr	r1, [sp, #8]
 8009fb8:	461a      	mov	r2, r3
 8009fba:	4648      	mov	r0, r9
 8009fbc:	f000 fd04 	bl	800a9c8 <__lshift>
 8009fc0:	9002      	str	r0, [sp, #8]
 8009fc2:	9b06      	ldr	r3, [sp, #24]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	dd05      	ble.n	8009fd4 <_dtoa_r+0x84c>
 8009fc8:	4621      	mov	r1, r4
 8009fca:	461a      	mov	r2, r3
 8009fcc:	4648      	mov	r0, r9
 8009fce:	f000 fcfb 	bl	800a9c8 <__lshift>
 8009fd2:	4604      	mov	r4, r0
 8009fd4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d061      	beq.n	800a09e <_dtoa_r+0x916>
 8009fda:	9802      	ldr	r0, [sp, #8]
 8009fdc:	4621      	mov	r1, r4
 8009fde:	f000 fd5f 	bl	800aaa0 <__mcmp>
 8009fe2:	2800      	cmp	r0, #0
 8009fe4:	da5b      	bge.n	800a09e <_dtoa_r+0x916>
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	9902      	ldr	r1, [sp, #8]
 8009fea:	220a      	movs	r2, #10
 8009fec:	4648      	mov	r0, r9
 8009fee:	f000 fafd 	bl	800a5ec <__multadd>
 8009ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ff4:	9002      	str	r0, [sp, #8]
 8009ff6:	f107 38ff 	add.w	r8, r7, #4294967295
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	f000 8177 	beq.w	800a2ee <_dtoa_r+0xb66>
 800a000:	4629      	mov	r1, r5
 800a002:	2300      	movs	r3, #0
 800a004:	220a      	movs	r2, #10
 800a006:	4648      	mov	r0, r9
 800a008:	f000 faf0 	bl	800a5ec <__multadd>
 800a00c:	f1bb 0f00 	cmp.w	fp, #0
 800a010:	4605      	mov	r5, r0
 800a012:	dc6f      	bgt.n	800a0f4 <_dtoa_r+0x96c>
 800a014:	9b07      	ldr	r3, [sp, #28]
 800a016:	2b02      	cmp	r3, #2
 800a018:	dc49      	bgt.n	800a0ae <_dtoa_r+0x926>
 800a01a:	e06b      	b.n	800a0f4 <_dtoa_r+0x96c>
 800a01c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a01e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a022:	e73c      	b.n	8009e9e <_dtoa_r+0x716>
 800a024:	3fe00000 	.word	0x3fe00000
 800a028:	40240000 	.word	0x40240000
 800a02c:	9b03      	ldr	r3, [sp, #12]
 800a02e:	1e5c      	subs	r4, r3, #1
 800a030:	9b08      	ldr	r3, [sp, #32]
 800a032:	42a3      	cmp	r3, r4
 800a034:	db09      	blt.n	800a04a <_dtoa_r+0x8c2>
 800a036:	1b1c      	subs	r4, r3, r4
 800a038:	9b03      	ldr	r3, [sp, #12]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	f6bf af30 	bge.w	8009ea0 <_dtoa_r+0x718>
 800a040:	9b00      	ldr	r3, [sp, #0]
 800a042:	9a03      	ldr	r2, [sp, #12]
 800a044:	1a9e      	subs	r6, r3, r2
 800a046:	2300      	movs	r3, #0
 800a048:	e72b      	b.n	8009ea2 <_dtoa_r+0x71a>
 800a04a:	9b08      	ldr	r3, [sp, #32]
 800a04c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a04e:	9408      	str	r4, [sp, #32]
 800a050:	1ae3      	subs	r3, r4, r3
 800a052:	441a      	add	r2, r3
 800a054:	9e00      	ldr	r6, [sp, #0]
 800a056:	9b03      	ldr	r3, [sp, #12]
 800a058:	920d      	str	r2, [sp, #52]	@ 0x34
 800a05a:	2400      	movs	r4, #0
 800a05c:	e721      	b.n	8009ea2 <_dtoa_r+0x71a>
 800a05e:	9c08      	ldr	r4, [sp, #32]
 800a060:	9e00      	ldr	r6, [sp, #0]
 800a062:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a064:	e728      	b.n	8009eb8 <_dtoa_r+0x730>
 800a066:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a06a:	e751      	b.n	8009f10 <_dtoa_r+0x788>
 800a06c:	9a08      	ldr	r2, [sp, #32]
 800a06e:	9902      	ldr	r1, [sp, #8]
 800a070:	e750      	b.n	8009f14 <_dtoa_r+0x78c>
 800a072:	f8cd 8008 	str.w	r8, [sp, #8]
 800a076:	e751      	b.n	8009f1c <_dtoa_r+0x794>
 800a078:	2300      	movs	r3, #0
 800a07a:	e779      	b.n	8009f70 <_dtoa_r+0x7e8>
 800a07c:	9b04      	ldr	r3, [sp, #16]
 800a07e:	e777      	b.n	8009f70 <_dtoa_r+0x7e8>
 800a080:	2300      	movs	r3, #0
 800a082:	9308      	str	r3, [sp, #32]
 800a084:	e779      	b.n	8009f7a <_dtoa_r+0x7f2>
 800a086:	d093      	beq.n	8009fb0 <_dtoa_r+0x828>
 800a088:	9a00      	ldr	r2, [sp, #0]
 800a08a:	331c      	adds	r3, #28
 800a08c:	441a      	add	r2, r3
 800a08e:	9200      	str	r2, [sp, #0]
 800a090:	9a06      	ldr	r2, [sp, #24]
 800a092:	441a      	add	r2, r3
 800a094:	441e      	add	r6, r3
 800a096:	9206      	str	r2, [sp, #24]
 800a098:	e78a      	b.n	8009fb0 <_dtoa_r+0x828>
 800a09a:	4603      	mov	r3, r0
 800a09c:	e7f4      	b.n	800a088 <_dtoa_r+0x900>
 800a09e:	9b03      	ldr	r3, [sp, #12]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	46b8      	mov	r8, r7
 800a0a4:	dc20      	bgt.n	800a0e8 <_dtoa_r+0x960>
 800a0a6:	469b      	mov	fp, r3
 800a0a8:	9b07      	ldr	r3, [sp, #28]
 800a0aa:	2b02      	cmp	r3, #2
 800a0ac:	dd1e      	ble.n	800a0ec <_dtoa_r+0x964>
 800a0ae:	f1bb 0f00 	cmp.w	fp, #0
 800a0b2:	f47f adb1 	bne.w	8009c18 <_dtoa_r+0x490>
 800a0b6:	4621      	mov	r1, r4
 800a0b8:	465b      	mov	r3, fp
 800a0ba:	2205      	movs	r2, #5
 800a0bc:	4648      	mov	r0, r9
 800a0be:	f000 fa95 	bl	800a5ec <__multadd>
 800a0c2:	4601      	mov	r1, r0
 800a0c4:	4604      	mov	r4, r0
 800a0c6:	9802      	ldr	r0, [sp, #8]
 800a0c8:	f000 fcea 	bl	800aaa0 <__mcmp>
 800a0cc:	2800      	cmp	r0, #0
 800a0ce:	f77f ada3 	ble.w	8009c18 <_dtoa_r+0x490>
 800a0d2:	4656      	mov	r6, sl
 800a0d4:	2331      	movs	r3, #49	@ 0x31
 800a0d6:	f806 3b01 	strb.w	r3, [r6], #1
 800a0da:	f108 0801 	add.w	r8, r8, #1
 800a0de:	e59f      	b.n	8009c20 <_dtoa_r+0x498>
 800a0e0:	9c03      	ldr	r4, [sp, #12]
 800a0e2:	46b8      	mov	r8, r7
 800a0e4:	4625      	mov	r5, r4
 800a0e6:	e7f4      	b.n	800a0d2 <_dtoa_r+0x94a>
 800a0e8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a0ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	f000 8101 	beq.w	800a2f6 <_dtoa_r+0xb6e>
 800a0f4:	2e00      	cmp	r6, #0
 800a0f6:	dd05      	ble.n	800a104 <_dtoa_r+0x97c>
 800a0f8:	4629      	mov	r1, r5
 800a0fa:	4632      	mov	r2, r6
 800a0fc:	4648      	mov	r0, r9
 800a0fe:	f000 fc63 	bl	800a9c8 <__lshift>
 800a102:	4605      	mov	r5, r0
 800a104:	9b08      	ldr	r3, [sp, #32]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d05c      	beq.n	800a1c4 <_dtoa_r+0xa3c>
 800a10a:	6869      	ldr	r1, [r5, #4]
 800a10c:	4648      	mov	r0, r9
 800a10e:	f000 fa0b 	bl	800a528 <_Balloc>
 800a112:	4606      	mov	r6, r0
 800a114:	b928      	cbnz	r0, 800a122 <_dtoa_r+0x99a>
 800a116:	4b82      	ldr	r3, [pc, #520]	@ (800a320 <_dtoa_r+0xb98>)
 800a118:	4602      	mov	r2, r0
 800a11a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a11e:	f7ff bb4a 	b.w	80097b6 <_dtoa_r+0x2e>
 800a122:	692a      	ldr	r2, [r5, #16]
 800a124:	3202      	adds	r2, #2
 800a126:	0092      	lsls	r2, r2, #2
 800a128:	f105 010c 	add.w	r1, r5, #12
 800a12c:	300c      	adds	r0, #12
 800a12e:	f7ff fa8e 	bl	800964e <memcpy>
 800a132:	2201      	movs	r2, #1
 800a134:	4631      	mov	r1, r6
 800a136:	4648      	mov	r0, r9
 800a138:	f000 fc46 	bl	800a9c8 <__lshift>
 800a13c:	f10a 0301 	add.w	r3, sl, #1
 800a140:	9300      	str	r3, [sp, #0]
 800a142:	eb0a 030b 	add.w	r3, sl, fp
 800a146:	9308      	str	r3, [sp, #32]
 800a148:	9b04      	ldr	r3, [sp, #16]
 800a14a:	f003 0301 	and.w	r3, r3, #1
 800a14e:	462f      	mov	r7, r5
 800a150:	9306      	str	r3, [sp, #24]
 800a152:	4605      	mov	r5, r0
 800a154:	9b00      	ldr	r3, [sp, #0]
 800a156:	9802      	ldr	r0, [sp, #8]
 800a158:	4621      	mov	r1, r4
 800a15a:	f103 3bff 	add.w	fp, r3, #4294967295
 800a15e:	f7ff fa8b 	bl	8009678 <quorem>
 800a162:	4603      	mov	r3, r0
 800a164:	3330      	adds	r3, #48	@ 0x30
 800a166:	9003      	str	r0, [sp, #12]
 800a168:	4639      	mov	r1, r7
 800a16a:	9802      	ldr	r0, [sp, #8]
 800a16c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a16e:	f000 fc97 	bl	800aaa0 <__mcmp>
 800a172:	462a      	mov	r2, r5
 800a174:	9004      	str	r0, [sp, #16]
 800a176:	4621      	mov	r1, r4
 800a178:	4648      	mov	r0, r9
 800a17a:	f000 fcad 	bl	800aad8 <__mdiff>
 800a17e:	68c2      	ldr	r2, [r0, #12]
 800a180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a182:	4606      	mov	r6, r0
 800a184:	bb02      	cbnz	r2, 800a1c8 <_dtoa_r+0xa40>
 800a186:	4601      	mov	r1, r0
 800a188:	9802      	ldr	r0, [sp, #8]
 800a18a:	f000 fc89 	bl	800aaa0 <__mcmp>
 800a18e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a190:	4602      	mov	r2, r0
 800a192:	4631      	mov	r1, r6
 800a194:	4648      	mov	r0, r9
 800a196:	920c      	str	r2, [sp, #48]	@ 0x30
 800a198:	9309      	str	r3, [sp, #36]	@ 0x24
 800a19a:	f000 fa05 	bl	800a5a8 <_Bfree>
 800a19e:	9b07      	ldr	r3, [sp, #28]
 800a1a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a1a2:	9e00      	ldr	r6, [sp, #0]
 800a1a4:	ea42 0103 	orr.w	r1, r2, r3
 800a1a8:	9b06      	ldr	r3, [sp, #24]
 800a1aa:	4319      	orrs	r1, r3
 800a1ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1ae:	d10d      	bne.n	800a1cc <_dtoa_r+0xa44>
 800a1b0:	2b39      	cmp	r3, #57	@ 0x39
 800a1b2:	d027      	beq.n	800a204 <_dtoa_r+0xa7c>
 800a1b4:	9a04      	ldr	r2, [sp, #16]
 800a1b6:	2a00      	cmp	r2, #0
 800a1b8:	dd01      	ble.n	800a1be <_dtoa_r+0xa36>
 800a1ba:	9b03      	ldr	r3, [sp, #12]
 800a1bc:	3331      	adds	r3, #49	@ 0x31
 800a1be:	f88b 3000 	strb.w	r3, [fp]
 800a1c2:	e52e      	b.n	8009c22 <_dtoa_r+0x49a>
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	e7b9      	b.n	800a13c <_dtoa_r+0x9b4>
 800a1c8:	2201      	movs	r2, #1
 800a1ca:	e7e2      	b.n	800a192 <_dtoa_r+0xa0a>
 800a1cc:	9904      	ldr	r1, [sp, #16]
 800a1ce:	2900      	cmp	r1, #0
 800a1d0:	db04      	blt.n	800a1dc <_dtoa_r+0xa54>
 800a1d2:	9807      	ldr	r0, [sp, #28]
 800a1d4:	4301      	orrs	r1, r0
 800a1d6:	9806      	ldr	r0, [sp, #24]
 800a1d8:	4301      	orrs	r1, r0
 800a1da:	d120      	bne.n	800a21e <_dtoa_r+0xa96>
 800a1dc:	2a00      	cmp	r2, #0
 800a1de:	ddee      	ble.n	800a1be <_dtoa_r+0xa36>
 800a1e0:	9902      	ldr	r1, [sp, #8]
 800a1e2:	9300      	str	r3, [sp, #0]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	4648      	mov	r0, r9
 800a1e8:	f000 fbee 	bl	800a9c8 <__lshift>
 800a1ec:	4621      	mov	r1, r4
 800a1ee:	9002      	str	r0, [sp, #8]
 800a1f0:	f000 fc56 	bl	800aaa0 <__mcmp>
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	9b00      	ldr	r3, [sp, #0]
 800a1f8:	dc02      	bgt.n	800a200 <_dtoa_r+0xa78>
 800a1fa:	d1e0      	bne.n	800a1be <_dtoa_r+0xa36>
 800a1fc:	07da      	lsls	r2, r3, #31
 800a1fe:	d5de      	bpl.n	800a1be <_dtoa_r+0xa36>
 800a200:	2b39      	cmp	r3, #57	@ 0x39
 800a202:	d1da      	bne.n	800a1ba <_dtoa_r+0xa32>
 800a204:	2339      	movs	r3, #57	@ 0x39
 800a206:	f88b 3000 	strb.w	r3, [fp]
 800a20a:	4633      	mov	r3, r6
 800a20c:	461e      	mov	r6, r3
 800a20e:	3b01      	subs	r3, #1
 800a210:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a214:	2a39      	cmp	r2, #57	@ 0x39
 800a216:	d04e      	beq.n	800a2b6 <_dtoa_r+0xb2e>
 800a218:	3201      	adds	r2, #1
 800a21a:	701a      	strb	r2, [r3, #0]
 800a21c:	e501      	b.n	8009c22 <_dtoa_r+0x49a>
 800a21e:	2a00      	cmp	r2, #0
 800a220:	dd03      	ble.n	800a22a <_dtoa_r+0xaa2>
 800a222:	2b39      	cmp	r3, #57	@ 0x39
 800a224:	d0ee      	beq.n	800a204 <_dtoa_r+0xa7c>
 800a226:	3301      	adds	r3, #1
 800a228:	e7c9      	b.n	800a1be <_dtoa_r+0xa36>
 800a22a:	9a00      	ldr	r2, [sp, #0]
 800a22c:	9908      	ldr	r1, [sp, #32]
 800a22e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a232:	428a      	cmp	r2, r1
 800a234:	d028      	beq.n	800a288 <_dtoa_r+0xb00>
 800a236:	9902      	ldr	r1, [sp, #8]
 800a238:	2300      	movs	r3, #0
 800a23a:	220a      	movs	r2, #10
 800a23c:	4648      	mov	r0, r9
 800a23e:	f000 f9d5 	bl	800a5ec <__multadd>
 800a242:	42af      	cmp	r7, r5
 800a244:	9002      	str	r0, [sp, #8]
 800a246:	f04f 0300 	mov.w	r3, #0
 800a24a:	f04f 020a 	mov.w	r2, #10
 800a24e:	4639      	mov	r1, r7
 800a250:	4648      	mov	r0, r9
 800a252:	d107      	bne.n	800a264 <_dtoa_r+0xadc>
 800a254:	f000 f9ca 	bl	800a5ec <__multadd>
 800a258:	4607      	mov	r7, r0
 800a25a:	4605      	mov	r5, r0
 800a25c:	9b00      	ldr	r3, [sp, #0]
 800a25e:	3301      	adds	r3, #1
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	e777      	b.n	800a154 <_dtoa_r+0x9cc>
 800a264:	f000 f9c2 	bl	800a5ec <__multadd>
 800a268:	4629      	mov	r1, r5
 800a26a:	4607      	mov	r7, r0
 800a26c:	2300      	movs	r3, #0
 800a26e:	220a      	movs	r2, #10
 800a270:	4648      	mov	r0, r9
 800a272:	f000 f9bb 	bl	800a5ec <__multadd>
 800a276:	4605      	mov	r5, r0
 800a278:	e7f0      	b.n	800a25c <_dtoa_r+0xad4>
 800a27a:	f1bb 0f00 	cmp.w	fp, #0
 800a27e:	bfcc      	ite	gt
 800a280:	465e      	movgt	r6, fp
 800a282:	2601      	movle	r6, #1
 800a284:	4456      	add	r6, sl
 800a286:	2700      	movs	r7, #0
 800a288:	9902      	ldr	r1, [sp, #8]
 800a28a:	9300      	str	r3, [sp, #0]
 800a28c:	2201      	movs	r2, #1
 800a28e:	4648      	mov	r0, r9
 800a290:	f000 fb9a 	bl	800a9c8 <__lshift>
 800a294:	4621      	mov	r1, r4
 800a296:	9002      	str	r0, [sp, #8]
 800a298:	f000 fc02 	bl	800aaa0 <__mcmp>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	dcb4      	bgt.n	800a20a <_dtoa_r+0xa82>
 800a2a0:	d102      	bne.n	800a2a8 <_dtoa_r+0xb20>
 800a2a2:	9b00      	ldr	r3, [sp, #0]
 800a2a4:	07db      	lsls	r3, r3, #31
 800a2a6:	d4b0      	bmi.n	800a20a <_dtoa_r+0xa82>
 800a2a8:	4633      	mov	r3, r6
 800a2aa:	461e      	mov	r6, r3
 800a2ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a2b0:	2a30      	cmp	r2, #48	@ 0x30
 800a2b2:	d0fa      	beq.n	800a2aa <_dtoa_r+0xb22>
 800a2b4:	e4b5      	b.n	8009c22 <_dtoa_r+0x49a>
 800a2b6:	459a      	cmp	sl, r3
 800a2b8:	d1a8      	bne.n	800a20c <_dtoa_r+0xa84>
 800a2ba:	2331      	movs	r3, #49	@ 0x31
 800a2bc:	f108 0801 	add.w	r8, r8, #1
 800a2c0:	f88a 3000 	strb.w	r3, [sl]
 800a2c4:	e4ad      	b.n	8009c22 <_dtoa_r+0x49a>
 800a2c6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a2c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a324 <_dtoa_r+0xb9c>
 800a2cc:	b11b      	cbz	r3, 800a2d6 <_dtoa_r+0xb4e>
 800a2ce:	f10a 0308 	add.w	r3, sl, #8
 800a2d2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a2d4:	6013      	str	r3, [r2, #0]
 800a2d6:	4650      	mov	r0, sl
 800a2d8:	b017      	add	sp, #92	@ 0x5c
 800a2da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2de:	9b07      	ldr	r3, [sp, #28]
 800a2e0:	2b01      	cmp	r3, #1
 800a2e2:	f77f ae2e 	ble.w	8009f42 <_dtoa_r+0x7ba>
 800a2e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2e8:	9308      	str	r3, [sp, #32]
 800a2ea:	2001      	movs	r0, #1
 800a2ec:	e64d      	b.n	8009f8a <_dtoa_r+0x802>
 800a2ee:	f1bb 0f00 	cmp.w	fp, #0
 800a2f2:	f77f aed9 	ble.w	800a0a8 <_dtoa_r+0x920>
 800a2f6:	4656      	mov	r6, sl
 800a2f8:	9802      	ldr	r0, [sp, #8]
 800a2fa:	4621      	mov	r1, r4
 800a2fc:	f7ff f9bc 	bl	8009678 <quorem>
 800a300:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a304:	f806 3b01 	strb.w	r3, [r6], #1
 800a308:	eba6 020a 	sub.w	r2, r6, sl
 800a30c:	4593      	cmp	fp, r2
 800a30e:	ddb4      	ble.n	800a27a <_dtoa_r+0xaf2>
 800a310:	9902      	ldr	r1, [sp, #8]
 800a312:	2300      	movs	r3, #0
 800a314:	220a      	movs	r2, #10
 800a316:	4648      	mov	r0, r9
 800a318:	f000 f968 	bl	800a5ec <__multadd>
 800a31c:	9002      	str	r0, [sp, #8]
 800a31e:	e7eb      	b.n	800a2f8 <_dtoa_r+0xb70>
 800a320:	0800d67b 	.word	0x0800d67b
 800a324:	0800d5ff 	.word	0x0800d5ff

0800a328 <_free_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4605      	mov	r5, r0
 800a32c:	2900      	cmp	r1, #0
 800a32e:	d041      	beq.n	800a3b4 <_free_r+0x8c>
 800a330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a334:	1f0c      	subs	r4, r1, #4
 800a336:	2b00      	cmp	r3, #0
 800a338:	bfb8      	it	lt
 800a33a:	18e4      	addlt	r4, r4, r3
 800a33c:	f000 f8e8 	bl	800a510 <__malloc_lock>
 800a340:	4a1d      	ldr	r2, [pc, #116]	@ (800a3b8 <_free_r+0x90>)
 800a342:	6813      	ldr	r3, [r2, #0]
 800a344:	b933      	cbnz	r3, 800a354 <_free_r+0x2c>
 800a346:	6063      	str	r3, [r4, #4]
 800a348:	6014      	str	r4, [r2, #0]
 800a34a:	4628      	mov	r0, r5
 800a34c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a350:	f000 b8e4 	b.w	800a51c <__malloc_unlock>
 800a354:	42a3      	cmp	r3, r4
 800a356:	d908      	bls.n	800a36a <_free_r+0x42>
 800a358:	6820      	ldr	r0, [r4, #0]
 800a35a:	1821      	adds	r1, r4, r0
 800a35c:	428b      	cmp	r3, r1
 800a35e:	bf01      	itttt	eq
 800a360:	6819      	ldreq	r1, [r3, #0]
 800a362:	685b      	ldreq	r3, [r3, #4]
 800a364:	1809      	addeq	r1, r1, r0
 800a366:	6021      	streq	r1, [r4, #0]
 800a368:	e7ed      	b.n	800a346 <_free_r+0x1e>
 800a36a:	461a      	mov	r2, r3
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	b10b      	cbz	r3, 800a374 <_free_r+0x4c>
 800a370:	42a3      	cmp	r3, r4
 800a372:	d9fa      	bls.n	800a36a <_free_r+0x42>
 800a374:	6811      	ldr	r1, [r2, #0]
 800a376:	1850      	adds	r0, r2, r1
 800a378:	42a0      	cmp	r0, r4
 800a37a:	d10b      	bne.n	800a394 <_free_r+0x6c>
 800a37c:	6820      	ldr	r0, [r4, #0]
 800a37e:	4401      	add	r1, r0
 800a380:	1850      	adds	r0, r2, r1
 800a382:	4283      	cmp	r3, r0
 800a384:	6011      	str	r1, [r2, #0]
 800a386:	d1e0      	bne.n	800a34a <_free_r+0x22>
 800a388:	6818      	ldr	r0, [r3, #0]
 800a38a:	685b      	ldr	r3, [r3, #4]
 800a38c:	6053      	str	r3, [r2, #4]
 800a38e:	4408      	add	r0, r1
 800a390:	6010      	str	r0, [r2, #0]
 800a392:	e7da      	b.n	800a34a <_free_r+0x22>
 800a394:	d902      	bls.n	800a39c <_free_r+0x74>
 800a396:	230c      	movs	r3, #12
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	e7d6      	b.n	800a34a <_free_r+0x22>
 800a39c:	6820      	ldr	r0, [r4, #0]
 800a39e:	1821      	adds	r1, r4, r0
 800a3a0:	428b      	cmp	r3, r1
 800a3a2:	bf04      	itt	eq
 800a3a4:	6819      	ldreq	r1, [r3, #0]
 800a3a6:	685b      	ldreq	r3, [r3, #4]
 800a3a8:	6063      	str	r3, [r4, #4]
 800a3aa:	bf04      	itt	eq
 800a3ac:	1809      	addeq	r1, r1, r0
 800a3ae:	6021      	streq	r1, [r4, #0]
 800a3b0:	6054      	str	r4, [r2, #4]
 800a3b2:	e7ca      	b.n	800a34a <_free_r+0x22>
 800a3b4:	bd38      	pop	{r3, r4, r5, pc}
 800a3b6:	bf00      	nop
 800a3b8:	20000d30 	.word	0x20000d30

0800a3bc <malloc>:
 800a3bc:	4b02      	ldr	r3, [pc, #8]	@ (800a3c8 <malloc+0xc>)
 800a3be:	4601      	mov	r1, r0
 800a3c0:	6818      	ldr	r0, [r3, #0]
 800a3c2:	f000 b825 	b.w	800a410 <_malloc_r>
 800a3c6:	bf00      	nop
 800a3c8:	20000070 	.word	0x20000070

0800a3cc <sbrk_aligned>:
 800a3cc:	b570      	push	{r4, r5, r6, lr}
 800a3ce:	4e0f      	ldr	r6, [pc, #60]	@ (800a40c <sbrk_aligned+0x40>)
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	6831      	ldr	r1, [r6, #0]
 800a3d4:	4605      	mov	r5, r0
 800a3d6:	b911      	cbnz	r1, 800a3de <sbrk_aligned+0x12>
 800a3d8:	f002 fb4a 	bl	800ca70 <_sbrk_r>
 800a3dc:	6030      	str	r0, [r6, #0]
 800a3de:	4621      	mov	r1, r4
 800a3e0:	4628      	mov	r0, r5
 800a3e2:	f002 fb45 	bl	800ca70 <_sbrk_r>
 800a3e6:	1c43      	adds	r3, r0, #1
 800a3e8:	d103      	bne.n	800a3f2 <sbrk_aligned+0x26>
 800a3ea:	f04f 34ff 	mov.w	r4, #4294967295
 800a3ee:	4620      	mov	r0, r4
 800a3f0:	bd70      	pop	{r4, r5, r6, pc}
 800a3f2:	1cc4      	adds	r4, r0, #3
 800a3f4:	f024 0403 	bic.w	r4, r4, #3
 800a3f8:	42a0      	cmp	r0, r4
 800a3fa:	d0f8      	beq.n	800a3ee <sbrk_aligned+0x22>
 800a3fc:	1a21      	subs	r1, r4, r0
 800a3fe:	4628      	mov	r0, r5
 800a400:	f002 fb36 	bl	800ca70 <_sbrk_r>
 800a404:	3001      	adds	r0, #1
 800a406:	d1f2      	bne.n	800a3ee <sbrk_aligned+0x22>
 800a408:	e7ef      	b.n	800a3ea <sbrk_aligned+0x1e>
 800a40a:	bf00      	nop
 800a40c:	20000d2c 	.word	0x20000d2c

0800a410 <_malloc_r>:
 800a410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a414:	1ccd      	adds	r5, r1, #3
 800a416:	f025 0503 	bic.w	r5, r5, #3
 800a41a:	3508      	adds	r5, #8
 800a41c:	2d0c      	cmp	r5, #12
 800a41e:	bf38      	it	cc
 800a420:	250c      	movcc	r5, #12
 800a422:	2d00      	cmp	r5, #0
 800a424:	4606      	mov	r6, r0
 800a426:	db01      	blt.n	800a42c <_malloc_r+0x1c>
 800a428:	42a9      	cmp	r1, r5
 800a42a:	d904      	bls.n	800a436 <_malloc_r+0x26>
 800a42c:	230c      	movs	r3, #12
 800a42e:	6033      	str	r3, [r6, #0]
 800a430:	2000      	movs	r0, #0
 800a432:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a436:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a50c <_malloc_r+0xfc>
 800a43a:	f000 f869 	bl	800a510 <__malloc_lock>
 800a43e:	f8d8 3000 	ldr.w	r3, [r8]
 800a442:	461c      	mov	r4, r3
 800a444:	bb44      	cbnz	r4, 800a498 <_malloc_r+0x88>
 800a446:	4629      	mov	r1, r5
 800a448:	4630      	mov	r0, r6
 800a44a:	f7ff ffbf 	bl	800a3cc <sbrk_aligned>
 800a44e:	1c43      	adds	r3, r0, #1
 800a450:	4604      	mov	r4, r0
 800a452:	d158      	bne.n	800a506 <_malloc_r+0xf6>
 800a454:	f8d8 4000 	ldr.w	r4, [r8]
 800a458:	4627      	mov	r7, r4
 800a45a:	2f00      	cmp	r7, #0
 800a45c:	d143      	bne.n	800a4e6 <_malloc_r+0xd6>
 800a45e:	2c00      	cmp	r4, #0
 800a460:	d04b      	beq.n	800a4fa <_malloc_r+0xea>
 800a462:	6823      	ldr	r3, [r4, #0]
 800a464:	4639      	mov	r1, r7
 800a466:	4630      	mov	r0, r6
 800a468:	eb04 0903 	add.w	r9, r4, r3
 800a46c:	f002 fb00 	bl	800ca70 <_sbrk_r>
 800a470:	4581      	cmp	r9, r0
 800a472:	d142      	bne.n	800a4fa <_malloc_r+0xea>
 800a474:	6821      	ldr	r1, [r4, #0]
 800a476:	1a6d      	subs	r5, r5, r1
 800a478:	4629      	mov	r1, r5
 800a47a:	4630      	mov	r0, r6
 800a47c:	f7ff ffa6 	bl	800a3cc <sbrk_aligned>
 800a480:	3001      	adds	r0, #1
 800a482:	d03a      	beq.n	800a4fa <_malloc_r+0xea>
 800a484:	6823      	ldr	r3, [r4, #0]
 800a486:	442b      	add	r3, r5
 800a488:	6023      	str	r3, [r4, #0]
 800a48a:	f8d8 3000 	ldr.w	r3, [r8]
 800a48e:	685a      	ldr	r2, [r3, #4]
 800a490:	bb62      	cbnz	r2, 800a4ec <_malloc_r+0xdc>
 800a492:	f8c8 7000 	str.w	r7, [r8]
 800a496:	e00f      	b.n	800a4b8 <_malloc_r+0xa8>
 800a498:	6822      	ldr	r2, [r4, #0]
 800a49a:	1b52      	subs	r2, r2, r5
 800a49c:	d420      	bmi.n	800a4e0 <_malloc_r+0xd0>
 800a49e:	2a0b      	cmp	r2, #11
 800a4a0:	d917      	bls.n	800a4d2 <_malloc_r+0xc2>
 800a4a2:	1961      	adds	r1, r4, r5
 800a4a4:	42a3      	cmp	r3, r4
 800a4a6:	6025      	str	r5, [r4, #0]
 800a4a8:	bf18      	it	ne
 800a4aa:	6059      	strne	r1, [r3, #4]
 800a4ac:	6863      	ldr	r3, [r4, #4]
 800a4ae:	bf08      	it	eq
 800a4b0:	f8c8 1000 	streq.w	r1, [r8]
 800a4b4:	5162      	str	r2, [r4, r5]
 800a4b6:	604b      	str	r3, [r1, #4]
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	f000 f82f 	bl	800a51c <__malloc_unlock>
 800a4be:	f104 000b 	add.w	r0, r4, #11
 800a4c2:	1d23      	adds	r3, r4, #4
 800a4c4:	f020 0007 	bic.w	r0, r0, #7
 800a4c8:	1ac2      	subs	r2, r0, r3
 800a4ca:	bf1c      	itt	ne
 800a4cc:	1a1b      	subne	r3, r3, r0
 800a4ce:	50a3      	strne	r3, [r4, r2]
 800a4d0:	e7af      	b.n	800a432 <_malloc_r+0x22>
 800a4d2:	6862      	ldr	r2, [r4, #4]
 800a4d4:	42a3      	cmp	r3, r4
 800a4d6:	bf0c      	ite	eq
 800a4d8:	f8c8 2000 	streq.w	r2, [r8]
 800a4dc:	605a      	strne	r2, [r3, #4]
 800a4de:	e7eb      	b.n	800a4b8 <_malloc_r+0xa8>
 800a4e0:	4623      	mov	r3, r4
 800a4e2:	6864      	ldr	r4, [r4, #4]
 800a4e4:	e7ae      	b.n	800a444 <_malloc_r+0x34>
 800a4e6:	463c      	mov	r4, r7
 800a4e8:	687f      	ldr	r7, [r7, #4]
 800a4ea:	e7b6      	b.n	800a45a <_malloc_r+0x4a>
 800a4ec:	461a      	mov	r2, r3
 800a4ee:	685b      	ldr	r3, [r3, #4]
 800a4f0:	42a3      	cmp	r3, r4
 800a4f2:	d1fb      	bne.n	800a4ec <_malloc_r+0xdc>
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	6053      	str	r3, [r2, #4]
 800a4f8:	e7de      	b.n	800a4b8 <_malloc_r+0xa8>
 800a4fa:	230c      	movs	r3, #12
 800a4fc:	6033      	str	r3, [r6, #0]
 800a4fe:	4630      	mov	r0, r6
 800a500:	f000 f80c 	bl	800a51c <__malloc_unlock>
 800a504:	e794      	b.n	800a430 <_malloc_r+0x20>
 800a506:	6005      	str	r5, [r0, #0]
 800a508:	e7d6      	b.n	800a4b8 <_malloc_r+0xa8>
 800a50a:	bf00      	nop
 800a50c:	20000d30 	.word	0x20000d30

0800a510 <__malloc_lock>:
 800a510:	4801      	ldr	r0, [pc, #4]	@ (800a518 <__malloc_lock+0x8>)
 800a512:	f7ff b892 	b.w	800963a <__retarget_lock_acquire_recursive>
 800a516:	bf00      	nop
 800a518:	20000d28 	.word	0x20000d28

0800a51c <__malloc_unlock>:
 800a51c:	4801      	ldr	r0, [pc, #4]	@ (800a524 <__malloc_unlock+0x8>)
 800a51e:	f7ff b88d 	b.w	800963c <__retarget_lock_release_recursive>
 800a522:	bf00      	nop
 800a524:	20000d28 	.word	0x20000d28

0800a528 <_Balloc>:
 800a528:	b570      	push	{r4, r5, r6, lr}
 800a52a:	69c6      	ldr	r6, [r0, #28]
 800a52c:	4604      	mov	r4, r0
 800a52e:	460d      	mov	r5, r1
 800a530:	b976      	cbnz	r6, 800a550 <_Balloc+0x28>
 800a532:	2010      	movs	r0, #16
 800a534:	f7ff ff42 	bl	800a3bc <malloc>
 800a538:	4602      	mov	r2, r0
 800a53a:	61e0      	str	r0, [r4, #28]
 800a53c:	b920      	cbnz	r0, 800a548 <_Balloc+0x20>
 800a53e:	4b18      	ldr	r3, [pc, #96]	@ (800a5a0 <_Balloc+0x78>)
 800a540:	4818      	ldr	r0, [pc, #96]	@ (800a5a4 <_Balloc+0x7c>)
 800a542:	216b      	movs	r1, #107	@ 0x6b
 800a544:	f002 faac 	bl	800caa0 <__assert_func>
 800a548:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a54c:	6006      	str	r6, [r0, #0]
 800a54e:	60c6      	str	r6, [r0, #12]
 800a550:	69e6      	ldr	r6, [r4, #28]
 800a552:	68f3      	ldr	r3, [r6, #12]
 800a554:	b183      	cbz	r3, 800a578 <_Balloc+0x50>
 800a556:	69e3      	ldr	r3, [r4, #28]
 800a558:	68db      	ldr	r3, [r3, #12]
 800a55a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a55e:	b9b8      	cbnz	r0, 800a590 <_Balloc+0x68>
 800a560:	2101      	movs	r1, #1
 800a562:	fa01 f605 	lsl.w	r6, r1, r5
 800a566:	1d72      	adds	r2, r6, #5
 800a568:	0092      	lsls	r2, r2, #2
 800a56a:	4620      	mov	r0, r4
 800a56c:	f002 fab6 	bl	800cadc <_calloc_r>
 800a570:	b160      	cbz	r0, 800a58c <_Balloc+0x64>
 800a572:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a576:	e00e      	b.n	800a596 <_Balloc+0x6e>
 800a578:	2221      	movs	r2, #33	@ 0x21
 800a57a:	2104      	movs	r1, #4
 800a57c:	4620      	mov	r0, r4
 800a57e:	f002 faad 	bl	800cadc <_calloc_r>
 800a582:	69e3      	ldr	r3, [r4, #28]
 800a584:	60f0      	str	r0, [r6, #12]
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d1e4      	bne.n	800a556 <_Balloc+0x2e>
 800a58c:	2000      	movs	r0, #0
 800a58e:	bd70      	pop	{r4, r5, r6, pc}
 800a590:	6802      	ldr	r2, [r0, #0]
 800a592:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a596:	2300      	movs	r3, #0
 800a598:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a59c:	e7f7      	b.n	800a58e <_Balloc+0x66>
 800a59e:	bf00      	nop
 800a5a0:	0800d60c 	.word	0x0800d60c
 800a5a4:	0800d68c 	.word	0x0800d68c

0800a5a8 <_Bfree>:
 800a5a8:	b570      	push	{r4, r5, r6, lr}
 800a5aa:	69c6      	ldr	r6, [r0, #28]
 800a5ac:	4605      	mov	r5, r0
 800a5ae:	460c      	mov	r4, r1
 800a5b0:	b976      	cbnz	r6, 800a5d0 <_Bfree+0x28>
 800a5b2:	2010      	movs	r0, #16
 800a5b4:	f7ff ff02 	bl	800a3bc <malloc>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	61e8      	str	r0, [r5, #28]
 800a5bc:	b920      	cbnz	r0, 800a5c8 <_Bfree+0x20>
 800a5be:	4b09      	ldr	r3, [pc, #36]	@ (800a5e4 <_Bfree+0x3c>)
 800a5c0:	4809      	ldr	r0, [pc, #36]	@ (800a5e8 <_Bfree+0x40>)
 800a5c2:	218f      	movs	r1, #143	@ 0x8f
 800a5c4:	f002 fa6c 	bl	800caa0 <__assert_func>
 800a5c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a5cc:	6006      	str	r6, [r0, #0]
 800a5ce:	60c6      	str	r6, [r0, #12]
 800a5d0:	b13c      	cbz	r4, 800a5e2 <_Bfree+0x3a>
 800a5d2:	69eb      	ldr	r3, [r5, #28]
 800a5d4:	6862      	ldr	r2, [r4, #4]
 800a5d6:	68db      	ldr	r3, [r3, #12]
 800a5d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a5dc:	6021      	str	r1, [r4, #0]
 800a5de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a5e2:	bd70      	pop	{r4, r5, r6, pc}
 800a5e4:	0800d60c 	.word	0x0800d60c
 800a5e8:	0800d68c 	.word	0x0800d68c

0800a5ec <__multadd>:
 800a5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f0:	690d      	ldr	r5, [r1, #16]
 800a5f2:	4607      	mov	r7, r0
 800a5f4:	460c      	mov	r4, r1
 800a5f6:	461e      	mov	r6, r3
 800a5f8:	f101 0c14 	add.w	ip, r1, #20
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	f8dc 3000 	ldr.w	r3, [ip]
 800a602:	b299      	uxth	r1, r3
 800a604:	fb02 6101 	mla	r1, r2, r1, r6
 800a608:	0c1e      	lsrs	r6, r3, #16
 800a60a:	0c0b      	lsrs	r3, r1, #16
 800a60c:	fb02 3306 	mla	r3, r2, r6, r3
 800a610:	b289      	uxth	r1, r1
 800a612:	3001      	adds	r0, #1
 800a614:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a618:	4285      	cmp	r5, r0
 800a61a:	f84c 1b04 	str.w	r1, [ip], #4
 800a61e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a622:	dcec      	bgt.n	800a5fe <__multadd+0x12>
 800a624:	b30e      	cbz	r6, 800a66a <__multadd+0x7e>
 800a626:	68a3      	ldr	r3, [r4, #8]
 800a628:	42ab      	cmp	r3, r5
 800a62a:	dc19      	bgt.n	800a660 <__multadd+0x74>
 800a62c:	6861      	ldr	r1, [r4, #4]
 800a62e:	4638      	mov	r0, r7
 800a630:	3101      	adds	r1, #1
 800a632:	f7ff ff79 	bl	800a528 <_Balloc>
 800a636:	4680      	mov	r8, r0
 800a638:	b928      	cbnz	r0, 800a646 <__multadd+0x5a>
 800a63a:	4602      	mov	r2, r0
 800a63c:	4b0c      	ldr	r3, [pc, #48]	@ (800a670 <__multadd+0x84>)
 800a63e:	480d      	ldr	r0, [pc, #52]	@ (800a674 <__multadd+0x88>)
 800a640:	21ba      	movs	r1, #186	@ 0xba
 800a642:	f002 fa2d 	bl	800caa0 <__assert_func>
 800a646:	6922      	ldr	r2, [r4, #16]
 800a648:	3202      	adds	r2, #2
 800a64a:	f104 010c 	add.w	r1, r4, #12
 800a64e:	0092      	lsls	r2, r2, #2
 800a650:	300c      	adds	r0, #12
 800a652:	f7fe fffc 	bl	800964e <memcpy>
 800a656:	4621      	mov	r1, r4
 800a658:	4638      	mov	r0, r7
 800a65a:	f7ff ffa5 	bl	800a5a8 <_Bfree>
 800a65e:	4644      	mov	r4, r8
 800a660:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a664:	3501      	adds	r5, #1
 800a666:	615e      	str	r6, [r3, #20]
 800a668:	6125      	str	r5, [r4, #16]
 800a66a:	4620      	mov	r0, r4
 800a66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a670:	0800d67b 	.word	0x0800d67b
 800a674:	0800d68c 	.word	0x0800d68c

0800a678 <__s2b>:
 800a678:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a67c:	460c      	mov	r4, r1
 800a67e:	4615      	mov	r5, r2
 800a680:	461f      	mov	r7, r3
 800a682:	2209      	movs	r2, #9
 800a684:	3308      	adds	r3, #8
 800a686:	4606      	mov	r6, r0
 800a688:	fb93 f3f2 	sdiv	r3, r3, r2
 800a68c:	2100      	movs	r1, #0
 800a68e:	2201      	movs	r2, #1
 800a690:	429a      	cmp	r2, r3
 800a692:	db09      	blt.n	800a6a8 <__s2b+0x30>
 800a694:	4630      	mov	r0, r6
 800a696:	f7ff ff47 	bl	800a528 <_Balloc>
 800a69a:	b940      	cbnz	r0, 800a6ae <__s2b+0x36>
 800a69c:	4602      	mov	r2, r0
 800a69e:	4b19      	ldr	r3, [pc, #100]	@ (800a704 <__s2b+0x8c>)
 800a6a0:	4819      	ldr	r0, [pc, #100]	@ (800a708 <__s2b+0x90>)
 800a6a2:	21d3      	movs	r1, #211	@ 0xd3
 800a6a4:	f002 f9fc 	bl	800caa0 <__assert_func>
 800a6a8:	0052      	lsls	r2, r2, #1
 800a6aa:	3101      	adds	r1, #1
 800a6ac:	e7f0      	b.n	800a690 <__s2b+0x18>
 800a6ae:	9b08      	ldr	r3, [sp, #32]
 800a6b0:	6143      	str	r3, [r0, #20]
 800a6b2:	2d09      	cmp	r5, #9
 800a6b4:	f04f 0301 	mov.w	r3, #1
 800a6b8:	6103      	str	r3, [r0, #16]
 800a6ba:	dd16      	ble.n	800a6ea <__s2b+0x72>
 800a6bc:	f104 0909 	add.w	r9, r4, #9
 800a6c0:	46c8      	mov	r8, r9
 800a6c2:	442c      	add	r4, r5
 800a6c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a6c8:	4601      	mov	r1, r0
 800a6ca:	3b30      	subs	r3, #48	@ 0x30
 800a6cc:	220a      	movs	r2, #10
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	f7ff ff8c 	bl	800a5ec <__multadd>
 800a6d4:	45a0      	cmp	r8, r4
 800a6d6:	d1f5      	bne.n	800a6c4 <__s2b+0x4c>
 800a6d8:	f1a5 0408 	sub.w	r4, r5, #8
 800a6dc:	444c      	add	r4, r9
 800a6de:	1b2d      	subs	r5, r5, r4
 800a6e0:	1963      	adds	r3, r4, r5
 800a6e2:	42bb      	cmp	r3, r7
 800a6e4:	db04      	blt.n	800a6f0 <__s2b+0x78>
 800a6e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a6ea:	340a      	adds	r4, #10
 800a6ec:	2509      	movs	r5, #9
 800a6ee:	e7f6      	b.n	800a6de <__s2b+0x66>
 800a6f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a6f4:	4601      	mov	r1, r0
 800a6f6:	3b30      	subs	r3, #48	@ 0x30
 800a6f8:	220a      	movs	r2, #10
 800a6fa:	4630      	mov	r0, r6
 800a6fc:	f7ff ff76 	bl	800a5ec <__multadd>
 800a700:	e7ee      	b.n	800a6e0 <__s2b+0x68>
 800a702:	bf00      	nop
 800a704:	0800d67b 	.word	0x0800d67b
 800a708:	0800d68c 	.word	0x0800d68c

0800a70c <__hi0bits>:
 800a70c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a710:	4603      	mov	r3, r0
 800a712:	bf36      	itet	cc
 800a714:	0403      	lslcc	r3, r0, #16
 800a716:	2000      	movcs	r0, #0
 800a718:	2010      	movcc	r0, #16
 800a71a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a71e:	bf3c      	itt	cc
 800a720:	021b      	lslcc	r3, r3, #8
 800a722:	3008      	addcc	r0, #8
 800a724:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a728:	bf3c      	itt	cc
 800a72a:	011b      	lslcc	r3, r3, #4
 800a72c:	3004      	addcc	r0, #4
 800a72e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a732:	bf3c      	itt	cc
 800a734:	009b      	lslcc	r3, r3, #2
 800a736:	3002      	addcc	r0, #2
 800a738:	2b00      	cmp	r3, #0
 800a73a:	db05      	blt.n	800a748 <__hi0bits+0x3c>
 800a73c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a740:	f100 0001 	add.w	r0, r0, #1
 800a744:	bf08      	it	eq
 800a746:	2020      	moveq	r0, #32
 800a748:	4770      	bx	lr

0800a74a <__lo0bits>:
 800a74a:	6803      	ldr	r3, [r0, #0]
 800a74c:	4602      	mov	r2, r0
 800a74e:	f013 0007 	ands.w	r0, r3, #7
 800a752:	d00b      	beq.n	800a76c <__lo0bits+0x22>
 800a754:	07d9      	lsls	r1, r3, #31
 800a756:	d421      	bmi.n	800a79c <__lo0bits+0x52>
 800a758:	0798      	lsls	r0, r3, #30
 800a75a:	bf49      	itett	mi
 800a75c:	085b      	lsrmi	r3, r3, #1
 800a75e:	089b      	lsrpl	r3, r3, #2
 800a760:	2001      	movmi	r0, #1
 800a762:	6013      	strmi	r3, [r2, #0]
 800a764:	bf5c      	itt	pl
 800a766:	6013      	strpl	r3, [r2, #0]
 800a768:	2002      	movpl	r0, #2
 800a76a:	4770      	bx	lr
 800a76c:	b299      	uxth	r1, r3
 800a76e:	b909      	cbnz	r1, 800a774 <__lo0bits+0x2a>
 800a770:	0c1b      	lsrs	r3, r3, #16
 800a772:	2010      	movs	r0, #16
 800a774:	b2d9      	uxtb	r1, r3
 800a776:	b909      	cbnz	r1, 800a77c <__lo0bits+0x32>
 800a778:	3008      	adds	r0, #8
 800a77a:	0a1b      	lsrs	r3, r3, #8
 800a77c:	0719      	lsls	r1, r3, #28
 800a77e:	bf04      	itt	eq
 800a780:	091b      	lsreq	r3, r3, #4
 800a782:	3004      	addeq	r0, #4
 800a784:	0799      	lsls	r1, r3, #30
 800a786:	bf04      	itt	eq
 800a788:	089b      	lsreq	r3, r3, #2
 800a78a:	3002      	addeq	r0, #2
 800a78c:	07d9      	lsls	r1, r3, #31
 800a78e:	d403      	bmi.n	800a798 <__lo0bits+0x4e>
 800a790:	085b      	lsrs	r3, r3, #1
 800a792:	f100 0001 	add.w	r0, r0, #1
 800a796:	d003      	beq.n	800a7a0 <__lo0bits+0x56>
 800a798:	6013      	str	r3, [r2, #0]
 800a79a:	4770      	bx	lr
 800a79c:	2000      	movs	r0, #0
 800a79e:	4770      	bx	lr
 800a7a0:	2020      	movs	r0, #32
 800a7a2:	4770      	bx	lr

0800a7a4 <__i2b>:
 800a7a4:	b510      	push	{r4, lr}
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	2101      	movs	r1, #1
 800a7aa:	f7ff febd 	bl	800a528 <_Balloc>
 800a7ae:	4602      	mov	r2, r0
 800a7b0:	b928      	cbnz	r0, 800a7be <__i2b+0x1a>
 800a7b2:	4b05      	ldr	r3, [pc, #20]	@ (800a7c8 <__i2b+0x24>)
 800a7b4:	4805      	ldr	r0, [pc, #20]	@ (800a7cc <__i2b+0x28>)
 800a7b6:	f240 1145 	movw	r1, #325	@ 0x145
 800a7ba:	f002 f971 	bl	800caa0 <__assert_func>
 800a7be:	2301      	movs	r3, #1
 800a7c0:	6144      	str	r4, [r0, #20]
 800a7c2:	6103      	str	r3, [r0, #16]
 800a7c4:	bd10      	pop	{r4, pc}
 800a7c6:	bf00      	nop
 800a7c8:	0800d67b 	.word	0x0800d67b
 800a7cc:	0800d68c 	.word	0x0800d68c

0800a7d0 <__multiply>:
 800a7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d4:	4617      	mov	r7, r2
 800a7d6:	690a      	ldr	r2, [r1, #16]
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	bfa8      	it	ge
 800a7de:	463b      	movge	r3, r7
 800a7e0:	4689      	mov	r9, r1
 800a7e2:	bfa4      	itt	ge
 800a7e4:	460f      	movge	r7, r1
 800a7e6:	4699      	movge	r9, r3
 800a7e8:	693d      	ldr	r5, [r7, #16]
 800a7ea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	6879      	ldr	r1, [r7, #4]
 800a7f2:	eb05 060a 	add.w	r6, r5, sl
 800a7f6:	42b3      	cmp	r3, r6
 800a7f8:	b085      	sub	sp, #20
 800a7fa:	bfb8      	it	lt
 800a7fc:	3101      	addlt	r1, #1
 800a7fe:	f7ff fe93 	bl	800a528 <_Balloc>
 800a802:	b930      	cbnz	r0, 800a812 <__multiply+0x42>
 800a804:	4602      	mov	r2, r0
 800a806:	4b41      	ldr	r3, [pc, #260]	@ (800a90c <__multiply+0x13c>)
 800a808:	4841      	ldr	r0, [pc, #260]	@ (800a910 <__multiply+0x140>)
 800a80a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a80e:	f002 f947 	bl	800caa0 <__assert_func>
 800a812:	f100 0414 	add.w	r4, r0, #20
 800a816:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a81a:	4623      	mov	r3, r4
 800a81c:	2200      	movs	r2, #0
 800a81e:	4573      	cmp	r3, lr
 800a820:	d320      	bcc.n	800a864 <__multiply+0x94>
 800a822:	f107 0814 	add.w	r8, r7, #20
 800a826:	f109 0114 	add.w	r1, r9, #20
 800a82a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a82e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a832:	9302      	str	r3, [sp, #8]
 800a834:	1beb      	subs	r3, r5, r7
 800a836:	3b15      	subs	r3, #21
 800a838:	f023 0303 	bic.w	r3, r3, #3
 800a83c:	3304      	adds	r3, #4
 800a83e:	3715      	adds	r7, #21
 800a840:	42bd      	cmp	r5, r7
 800a842:	bf38      	it	cc
 800a844:	2304      	movcc	r3, #4
 800a846:	9301      	str	r3, [sp, #4]
 800a848:	9b02      	ldr	r3, [sp, #8]
 800a84a:	9103      	str	r1, [sp, #12]
 800a84c:	428b      	cmp	r3, r1
 800a84e:	d80c      	bhi.n	800a86a <__multiply+0x9a>
 800a850:	2e00      	cmp	r6, #0
 800a852:	dd03      	ble.n	800a85c <__multiply+0x8c>
 800a854:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d055      	beq.n	800a908 <__multiply+0x138>
 800a85c:	6106      	str	r6, [r0, #16]
 800a85e:	b005      	add	sp, #20
 800a860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a864:	f843 2b04 	str.w	r2, [r3], #4
 800a868:	e7d9      	b.n	800a81e <__multiply+0x4e>
 800a86a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a86e:	f1ba 0f00 	cmp.w	sl, #0
 800a872:	d01f      	beq.n	800a8b4 <__multiply+0xe4>
 800a874:	46c4      	mov	ip, r8
 800a876:	46a1      	mov	r9, r4
 800a878:	2700      	movs	r7, #0
 800a87a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a87e:	f8d9 3000 	ldr.w	r3, [r9]
 800a882:	fa1f fb82 	uxth.w	fp, r2
 800a886:	b29b      	uxth	r3, r3
 800a888:	fb0a 330b 	mla	r3, sl, fp, r3
 800a88c:	443b      	add	r3, r7
 800a88e:	f8d9 7000 	ldr.w	r7, [r9]
 800a892:	0c12      	lsrs	r2, r2, #16
 800a894:	0c3f      	lsrs	r7, r7, #16
 800a896:	fb0a 7202 	mla	r2, sl, r2, r7
 800a89a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8a4:	4565      	cmp	r5, ip
 800a8a6:	f849 3b04 	str.w	r3, [r9], #4
 800a8aa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a8ae:	d8e4      	bhi.n	800a87a <__multiply+0xaa>
 800a8b0:	9b01      	ldr	r3, [sp, #4]
 800a8b2:	50e7      	str	r7, [r4, r3]
 800a8b4:	9b03      	ldr	r3, [sp, #12]
 800a8b6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a8ba:	3104      	adds	r1, #4
 800a8bc:	f1b9 0f00 	cmp.w	r9, #0
 800a8c0:	d020      	beq.n	800a904 <__multiply+0x134>
 800a8c2:	6823      	ldr	r3, [r4, #0]
 800a8c4:	4647      	mov	r7, r8
 800a8c6:	46a4      	mov	ip, r4
 800a8c8:	f04f 0a00 	mov.w	sl, #0
 800a8cc:	f8b7 b000 	ldrh.w	fp, [r7]
 800a8d0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a8d4:	fb09 220b 	mla	r2, r9, fp, r2
 800a8d8:	4452      	add	r2, sl
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8e0:	f84c 3b04 	str.w	r3, [ip], #4
 800a8e4:	f857 3b04 	ldr.w	r3, [r7], #4
 800a8e8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8ec:	f8bc 3000 	ldrh.w	r3, [ip]
 800a8f0:	fb09 330a 	mla	r3, r9, sl, r3
 800a8f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a8f8:	42bd      	cmp	r5, r7
 800a8fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a8fe:	d8e5      	bhi.n	800a8cc <__multiply+0xfc>
 800a900:	9a01      	ldr	r2, [sp, #4]
 800a902:	50a3      	str	r3, [r4, r2]
 800a904:	3404      	adds	r4, #4
 800a906:	e79f      	b.n	800a848 <__multiply+0x78>
 800a908:	3e01      	subs	r6, #1
 800a90a:	e7a1      	b.n	800a850 <__multiply+0x80>
 800a90c:	0800d67b 	.word	0x0800d67b
 800a910:	0800d68c 	.word	0x0800d68c

0800a914 <__pow5mult>:
 800a914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a918:	4615      	mov	r5, r2
 800a91a:	f012 0203 	ands.w	r2, r2, #3
 800a91e:	4607      	mov	r7, r0
 800a920:	460e      	mov	r6, r1
 800a922:	d007      	beq.n	800a934 <__pow5mult+0x20>
 800a924:	4c25      	ldr	r4, [pc, #148]	@ (800a9bc <__pow5mult+0xa8>)
 800a926:	3a01      	subs	r2, #1
 800a928:	2300      	movs	r3, #0
 800a92a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a92e:	f7ff fe5d 	bl	800a5ec <__multadd>
 800a932:	4606      	mov	r6, r0
 800a934:	10ad      	asrs	r5, r5, #2
 800a936:	d03d      	beq.n	800a9b4 <__pow5mult+0xa0>
 800a938:	69fc      	ldr	r4, [r7, #28]
 800a93a:	b97c      	cbnz	r4, 800a95c <__pow5mult+0x48>
 800a93c:	2010      	movs	r0, #16
 800a93e:	f7ff fd3d 	bl	800a3bc <malloc>
 800a942:	4602      	mov	r2, r0
 800a944:	61f8      	str	r0, [r7, #28]
 800a946:	b928      	cbnz	r0, 800a954 <__pow5mult+0x40>
 800a948:	4b1d      	ldr	r3, [pc, #116]	@ (800a9c0 <__pow5mult+0xac>)
 800a94a:	481e      	ldr	r0, [pc, #120]	@ (800a9c4 <__pow5mult+0xb0>)
 800a94c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a950:	f002 f8a6 	bl	800caa0 <__assert_func>
 800a954:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a958:	6004      	str	r4, [r0, #0]
 800a95a:	60c4      	str	r4, [r0, #12]
 800a95c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a960:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a964:	b94c      	cbnz	r4, 800a97a <__pow5mult+0x66>
 800a966:	f240 2171 	movw	r1, #625	@ 0x271
 800a96a:	4638      	mov	r0, r7
 800a96c:	f7ff ff1a 	bl	800a7a4 <__i2b>
 800a970:	2300      	movs	r3, #0
 800a972:	f8c8 0008 	str.w	r0, [r8, #8]
 800a976:	4604      	mov	r4, r0
 800a978:	6003      	str	r3, [r0, #0]
 800a97a:	f04f 0900 	mov.w	r9, #0
 800a97e:	07eb      	lsls	r3, r5, #31
 800a980:	d50a      	bpl.n	800a998 <__pow5mult+0x84>
 800a982:	4631      	mov	r1, r6
 800a984:	4622      	mov	r2, r4
 800a986:	4638      	mov	r0, r7
 800a988:	f7ff ff22 	bl	800a7d0 <__multiply>
 800a98c:	4631      	mov	r1, r6
 800a98e:	4680      	mov	r8, r0
 800a990:	4638      	mov	r0, r7
 800a992:	f7ff fe09 	bl	800a5a8 <_Bfree>
 800a996:	4646      	mov	r6, r8
 800a998:	106d      	asrs	r5, r5, #1
 800a99a:	d00b      	beq.n	800a9b4 <__pow5mult+0xa0>
 800a99c:	6820      	ldr	r0, [r4, #0]
 800a99e:	b938      	cbnz	r0, 800a9b0 <__pow5mult+0x9c>
 800a9a0:	4622      	mov	r2, r4
 800a9a2:	4621      	mov	r1, r4
 800a9a4:	4638      	mov	r0, r7
 800a9a6:	f7ff ff13 	bl	800a7d0 <__multiply>
 800a9aa:	6020      	str	r0, [r4, #0]
 800a9ac:	f8c0 9000 	str.w	r9, [r0]
 800a9b0:	4604      	mov	r4, r0
 800a9b2:	e7e4      	b.n	800a97e <__pow5mult+0x6a>
 800a9b4:	4630      	mov	r0, r6
 800a9b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9ba:	bf00      	nop
 800a9bc:	0800d7b8 	.word	0x0800d7b8
 800a9c0:	0800d60c 	.word	0x0800d60c
 800a9c4:	0800d68c 	.word	0x0800d68c

0800a9c8 <__lshift>:
 800a9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9cc:	460c      	mov	r4, r1
 800a9ce:	6849      	ldr	r1, [r1, #4]
 800a9d0:	6923      	ldr	r3, [r4, #16]
 800a9d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a9d6:	68a3      	ldr	r3, [r4, #8]
 800a9d8:	4607      	mov	r7, r0
 800a9da:	4691      	mov	r9, r2
 800a9dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a9e0:	f108 0601 	add.w	r6, r8, #1
 800a9e4:	42b3      	cmp	r3, r6
 800a9e6:	db0b      	blt.n	800aa00 <__lshift+0x38>
 800a9e8:	4638      	mov	r0, r7
 800a9ea:	f7ff fd9d 	bl	800a528 <_Balloc>
 800a9ee:	4605      	mov	r5, r0
 800a9f0:	b948      	cbnz	r0, 800aa06 <__lshift+0x3e>
 800a9f2:	4602      	mov	r2, r0
 800a9f4:	4b28      	ldr	r3, [pc, #160]	@ (800aa98 <__lshift+0xd0>)
 800a9f6:	4829      	ldr	r0, [pc, #164]	@ (800aa9c <__lshift+0xd4>)
 800a9f8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a9fc:	f002 f850 	bl	800caa0 <__assert_func>
 800aa00:	3101      	adds	r1, #1
 800aa02:	005b      	lsls	r3, r3, #1
 800aa04:	e7ee      	b.n	800a9e4 <__lshift+0x1c>
 800aa06:	2300      	movs	r3, #0
 800aa08:	f100 0114 	add.w	r1, r0, #20
 800aa0c:	f100 0210 	add.w	r2, r0, #16
 800aa10:	4618      	mov	r0, r3
 800aa12:	4553      	cmp	r3, sl
 800aa14:	db33      	blt.n	800aa7e <__lshift+0xb6>
 800aa16:	6920      	ldr	r0, [r4, #16]
 800aa18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aa1c:	f104 0314 	add.w	r3, r4, #20
 800aa20:	f019 091f 	ands.w	r9, r9, #31
 800aa24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aa28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aa2c:	d02b      	beq.n	800aa86 <__lshift+0xbe>
 800aa2e:	f1c9 0e20 	rsb	lr, r9, #32
 800aa32:	468a      	mov	sl, r1
 800aa34:	2200      	movs	r2, #0
 800aa36:	6818      	ldr	r0, [r3, #0]
 800aa38:	fa00 f009 	lsl.w	r0, r0, r9
 800aa3c:	4310      	orrs	r0, r2
 800aa3e:	f84a 0b04 	str.w	r0, [sl], #4
 800aa42:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa46:	459c      	cmp	ip, r3
 800aa48:	fa22 f20e 	lsr.w	r2, r2, lr
 800aa4c:	d8f3      	bhi.n	800aa36 <__lshift+0x6e>
 800aa4e:	ebac 0304 	sub.w	r3, ip, r4
 800aa52:	3b15      	subs	r3, #21
 800aa54:	f023 0303 	bic.w	r3, r3, #3
 800aa58:	3304      	adds	r3, #4
 800aa5a:	f104 0015 	add.w	r0, r4, #21
 800aa5e:	4560      	cmp	r0, ip
 800aa60:	bf88      	it	hi
 800aa62:	2304      	movhi	r3, #4
 800aa64:	50ca      	str	r2, [r1, r3]
 800aa66:	b10a      	cbz	r2, 800aa6c <__lshift+0xa4>
 800aa68:	f108 0602 	add.w	r6, r8, #2
 800aa6c:	3e01      	subs	r6, #1
 800aa6e:	4638      	mov	r0, r7
 800aa70:	612e      	str	r6, [r5, #16]
 800aa72:	4621      	mov	r1, r4
 800aa74:	f7ff fd98 	bl	800a5a8 <_Bfree>
 800aa78:	4628      	mov	r0, r5
 800aa7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa7e:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa82:	3301      	adds	r3, #1
 800aa84:	e7c5      	b.n	800aa12 <__lshift+0x4a>
 800aa86:	3904      	subs	r1, #4
 800aa88:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa8c:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa90:	459c      	cmp	ip, r3
 800aa92:	d8f9      	bhi.n	800aa88 <__lshift+0xc0>
 800aa94:	e7ea      	b.n	800aa6c <__lshift+0xa4>
 800aa96:	bf00      	nop
 800aa98:	0800d67b 	.word	0x0800d67b
 800aa9c:	0800d68c 	.word	0x0800d68c

0800aaa0 <__mcmp>:
 800aaa0:	690a      	ldr	r2, [r1, #16]
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	6900      	ldr	r0, [r0, #16]
 800aaa6:	1a80      	subs	r0, r0, r2
 800aaa8:	b530      	push	{r4, r5, lr}
 800aaaa:	d10e      	bne.n	800aaca <__mcmp+0x2a>
 800aaac:	3314      	adds	r3, #20
 800aaae:	3114      	adds	r1, #20
 800aab0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aab4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aab8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aabc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aac0:	4295      	cmp	r5, r2
 800aac2:	d003      	beq.n	800aacc <__mcmp+0x2c>
 800aac4:	d205      	bcs.n	800aad2 <__mcmp+0x32>
 800aac6:	f04f 30ff 	mov.w	r0, #4294967295
 800aaca:	bd30      	pop	{r4, r5, pc}
 800aacc:	42a3      	cmp	r3, r4
 800aace:	d3f3      	bcc.n	800aab8 <__mcmp+0x18>
 800aad0:	e7fb      	b.n	800aaca <__mcmp+0x2a>
 800aad2:	2001      	movs	r0, #1
 800aad4:	e7f9      	b.n	800aaca <__mcmp+0x2a>
	...

0800aad8 <__mdiff>:
 800aad8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aadc:	4689      	mov	r9, r1
 800aade:	4606      	mov	r6, r0
 800aae0:	4611      	mov	r1, r2
 800aae2:	4648      	mov	r0, r9
 800aae4:	4614      	mov	r4, r2
 800aae6:	f7ff ffdb 	bl	800aaa0 <__mcmp>
 800aaea:	1e05      	subs	r5, r0, #0
 800aaec:	d112      	bne.n	800ab14 <__mdiff+0x3c>
 800aaee:	4629      	mov	r1, r5
 800aaf0:	4630      	mov	r0, r6
 800aaf2:	f7ff fd19 	bl	800a528 <_Balloc>
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	b928      	cbnz	r0, 800ab06 <__mdiff+0x2e>
 800aafa:	4b3f      	ldr	r3, [pc, #252]	@ (800abf8 <__mdiff+0x120>)
 800aafc:	f240 2137 	movw	r1, #567	@ 0x237
 800ab00:	483e      	ldr	r0, [pc, #248]	@ (800abfc <__mdiff+0x124>)
 800ab02:	f001 ffcd 	bl	800caa0 <__assert_func>
 800ab06:	2301      	movs	r3, #1
 800ab08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	b003      	add	sp, #12
 800ab10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab14:	bfbc      	itt	lt
 800ab16:	464b      	movlt	r3, r9
 800ab18:	46a1      	movlt	r9, r4
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ab20:	bfba      	itte	lt
 800ab22:	461c      	movlt	r4, r3
 800ab24:	2501      	movlt	r5, #1
 800ab26:	2500      	movge	r5, #0
 800ab28:	f7ff fcfe 	bl	800a528 <_Balloc>
 800ab2c:	4602      	mov	r2, r0
 800ab2e:	b918      	cbnz	r0, 800ab38 <__mdiff+0x60>
 800ab30:	4b31      	ldr	r3, [pc, #196]	@ (800abf8 <__mdiff+0x120>)
 800ab32:	f240 2145 	movw	r1, #581	@ 0x245
 800ab36:	e7e3      	b.n	800ab00 <__mdiff+0x28>
 800ab38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ab3c:	6926      	ldr	r6, [r4, #16]
 800ab3e:	60c5      	str	r5, [r0, #12]
 800ab40:	f109 0310 	add.w	r3, r9, #16
 800ab44:	f109 0514 	add.w	r5, r9, #20
 800ab48:	f104 0e14 	add.w	lr, r4, #20
 800ab4c:	f100 0b14 	add.w	fp, r0, #20
 800ab50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ab54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ab58:	9301      	str	r3, [sp, #4]
 800ab5a:	46d9      	mov	r9, fp
 800ab5c:	f04f 0c00 	mov.w	ip, #0
 800ab60:	9b01      	ldr	r3, [sp, #4]
 800ab62:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ab66:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ab6a:	9301      	str	r3, [sp, #4]
 800ab6c:	fa1f f38a 	uxth.w	r3, sl
 800ab70:	4619      	mov	r1, r3
 800ab72:	b283      	uxth	r3, r0
 800ab74:	1acb      	subs	r3, r1, r3
 800ab76:	0c00      	lsrs	r0, r0, #16
 800ab78:	4463      	add	r3, ip
 800ab7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ab7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ab88:	4576      	cmp	r6, lr
 800ab8a:	f849 3b04 	str.w	r3, [r9], #4
 800ab8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab92:	d8e5      	bhi.n	800ab60 <__mdiff+0x88>
 800ab94:	1b33      	subs	r3, r6, r4
 800ab96:	3b15      	subs	r3, #21
 800ab98:	f023 0303 	bic.w	r3, r3, #3
 800ab9c:	3415      	adds	r4, #21
 800ab9e:	3304      	adds	r3, #4
 800aba0:	42a6      	cmp	r6, r4
 800aba2:	bf38      	it	cc
 800aba4:	2304      	movcc	r3, #4
 800aba6:	441d      	add	r5, r3
 800aba8:	445b      	add	r3, fp
 800abaa:	461e      	mov	r6, r3
 800abac:	462c      	mov	r4, r5
 800abae:	4544      	cmp	r4, r8
 800abb0:	d30e      	bcc.n	800abd0 <__mdiff+0xf8>
 800abb2:	f108 0103 	add.w	r1, r8, #3
 800abb6:	1b49      	subs	r1, r1, r5
 800abb8:	f021 0103 	bic.w	r1, r1, #3
 800abbc:	3d03      	subs	r5, #3
 800abbe:	45a8      	cmp	r8, r5
 800abc0:	bf38      	it	cc
 800abc2:	2100      	movcc	r1, #0
 800abc4:	440b      	add	r3, r1
 800abc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abca:	b191      	cbz	r1, 800abf2 <__mdiff+0x11a>
 800abcc:	6117      	str	r7, [r2, #16]
 800abce:	e79d      	b.n	800ab0c <__mdiff+0x34>
 800abd0:	f854 1b04 	ldr.w	r1, [r4], #4
 800abd4:	46e6      	mov	lr, ip
 800abd6:	0c08      	lsrs	r0, r1, #16
 800abd8:	fa1c fc81 	uxtah	ip, ip, r1
 800abdc:	4471      	add	r1, lr
 800abde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800abe2:	b289      	uxth	r1, r1
 800abe4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800abe8:	f846 1b04 	str.w	r1, [r6], #4
 800abec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800abf0:	e7dd      	b.n	800abae <__mdiff+0xd6>
 800abf2:	3f01      	subs	r7, #1
 800abf4:	e7e7      	b.n	800abc6 <__mdiff+0xee>
 800abf6:	bf00      	nop
 800abf8:	0800d67b 	.word	0x0800d67b
 800abfc:	0800d68c 	.word	0x0800d68c

0800ac00 <__ulp>:
 800ac00:	b082      	sub	sp, #8
 800ac02:	ed8d 0b00 	vstr	d0, [sp]
 800ac06:	9a01      	ldr	r2, [sp, #4]
 800ac08:	4b0f      	ldr	r3, [pc, #60]	@ (800ac48 <__ulp+0x48>)
 800ac0a:	4013      	ands	r3, r2
 800ac0c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	dc08      	bgt.n	800ac26 <__ulp+0x26>
 800ac14:	425b      	negs	r3, r3
 800ac16:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ac1a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ac1e:	da04      	bge.n	800ac2a <__ulp+0x2a>
 800ac20:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ac24:	4113      	asrs	r3, r2
 800ac26:	2200      	movs	r2, #0
 800ac28:	e008      	b.n	800ac3c <__ulp+0x3c>
 800ac2a:	f1a2 0314 	sub.w	r3, r2, #20
 800ac2e:	2b1e      	cmp	r3, #30
 800ac30:	bfda      	itte	le
 800ac32:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ac36:	40da      	lsrle	r2, r3
 800ac38:	2201      	movgt	r2, #1
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	4619      	mov	r1, r3
 800ac3e:	4610      	mov	r0, r2
 800ac40:	ec41 0b10 	vmov	d0, r0, r1
 800ac44:	b002      	add	sp, #8
 800ac46:	4770      	bx	lr
 800ac48:	7ff00000 	.word	0x7ff00000

0800ac4c <__b2d>:
 800ac4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac50:	6906      	ldr	r6, [r0, #16]
 800ac52:	f100 0814 	add.w	r8, r0, #20
 800ac56:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ac5a:	1f37      	subs	r7, r6, #4
 800ac5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ac60:	4610      	mov	r0, r2
 800ac62:	f7ff fd53 	bl	800a70c <__hi0bits>
 800ac66:	f1c0 0320 	rsb	r3, r0, #32
 800ac6a:	280a      	cmp	r0, #10
 800ac6c:	600b      	str	r3, [r1, #0]
 800ac6e:	491b      	ldr	r1, [pc, #108]	@ (800acdc <__b2d+0x90>)
 800ac70:	dc15      	bgt.n	800ac9e <__b2d+0x52>
 800ac72:	f1c0 0c0b 	rsb	ip, r0, #11
 800ac76:	fa22 f30c 	lsr.w	r3, r2, ip
 800ac7a:	45b8      	cmp	r8, r7
 800ac7c:	ea43 0501 	orr.w	r5, r3, r1
 800ac80:	bf34      	ite	cc
 800ac82:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac86:	2300      	movcs	r3, #0
 800ac88:	3015      	adds	r0, #21
 800ac8a:	fa02 f000 	lsl.w	r0, r2, r0
 800ac8e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ac92:	4303      	orrs	r3, r0
 800ac94:	461c      	mov	r4, r3
 800ac96:	ec45 4b10 	vmov	d0, r4, r5
 800ac9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac9e:	45b8      	cmp	r8, r7
 800aca0:	bf3a      	itte	cc
 800aca2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800aca6:	f1a6 0708 	subcc.w	r7, r6, #8
 800acaa:	2300      	movcs	r3, #0
 800acac:	380b      	subs	r0, #11
 800acae:	d012      	beq.n	800acd6 <__b2d+0x8a>
 800acb0:	f1c0 0120 	rsb	r1, r0, #32
 800acb4:	fa23 f401 	lsr.w	r4, r3, r1
 800acb8:	4082      	lsls	r2, r0
 800acba:	4322      	orrs	r2, r4
 800acbc:	4547      	cmp	r7, r8
 800acbe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800acc2:	bf8c      	ite	hi
 800acc4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800acc8:	2200      	movls	r2, #0
 800acca:	4083      	lsls	r3, r0
 800accc:	40ca      	lsrs	r2, r1
 800acce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800acd2:	4313      	orrs	r3, r2
 800acd4:	e7de      	b.n	800ac94 <__b2d+0x48>
 800acd6:	ea42 0501 	orr.w	r5, r2, r1
 800acda:	e7db      	b.n	800ac94 <__b2d+0x48>
 800acdc:	3ff00000 	.word	0x3ff00000

0800ace0 <__d2b>:
 800ace0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ace4:	460f      	mov	r7, r1
 800ace6:	2101      	movs	r1, #1
 800ace8:	ec59 8b10 	vmov	r8, r9, d0
 800acec:	4616      	mov	r6, r2
 800acee:	f7ff fc1b 	bl	800a528 <_Balloc>
 800acf2:	4604      	mov	r4, r0
 800acf4:	b930      	cbnz	r0, 800ad04 <__d2b+0x24>
 800acf6:	4602      	mov	r2, r0
 800acf8:	4b23      	ldr	r3, [pc, #140]	@ (800ad88 <__d2b+0xa8>)
 800acfa:	4824      	ldr	r0, [pc, #144]	@ (800ad8c <__d2b+0xac>)
 800acfc:	f240 310f 	movw	r1, #783	@ 0x30f
 800ad00:	f001 fece 	bl	800caa0 <__assert_func>
 800ad04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ad08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad0c:	b10d      	cbz	r5, 800ad12 <__d2b+0x32>
 800ad0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad12:	9301      	str	r3, [sp, #4]
 800ad14:	f1b8 0300 	subs.w	r3, r8, #0
 800ad18:	d023      	beq.n	800ad62 <__d2b+0x82>
 800ad1a:	4668      	mov	r0, sp
 800ad1c:	9300      	str	r3, [sp, #0]
 800ad1e:	f7ff fd14 	bl	800a74a <__lo0bits>
 800ad22:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad26:	b1d0      	cbz	r0, 800ad5e <__d2b+0x7e>
 800ad28:	f1c0 0320 	rsb	r3, r0, #32
 800ad2c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad30:	430b      	orrs	r3, r1
 800ad32:	40c2      	lsrs	r2, r0
 800ad34:	6163      	str	r3, [r4, #20]
 800ad36:	9201      	str	r2, [sp, #4]
 800ad38:	9b01      	ldr	r3, [sp, #4]
 800ad3a:	61a3      	str	r3, [r4, #24]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	bf0c      	ite	eq
 800ad40:	2201      	moveq	r2, #1
 800ad42:	2202      	movne	r2, #2
 800ad44:	6122      	str	r2, [r4, #16]
 800ad46:	b1a5      	cbz	r5, 800ad72 <__d2b+0x92>
 800ad48:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ad4c:	4405      	add	r5, r0
 800ad4e:	603d      	str	r5, [r7, #0]
 800ad50:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ad54:	6030      	str	r0, [r6, #0]
 800ad56:	4620      	mov	r0, r4
 800ad58:	b003      	add	sp, #12
 800ad5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad5e:	6161      	str	r1, [r4, #20]
 800ad60:	e7ea      	b.n	800ad38 <__d2b+0x58>
 800ad62:	a801      	add	r0, sp, #4
 800ad64:	f7ff fcf1 	bl	800a74a <__lo0bits>
 800ad68:	9b01      	ldr	r3, [sp, #4]
 800ad6a:	6163      	str	r3, [r4, #20]
 800ad6c:	3020      	adds	r0, #32
 800ad6e:	2201      	movs	r2, #1
 800ad70:	e7e8      	b.n	800ad44 <__d2b+0x64>
 800ad72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad7a:	6038      	str	r0, [r7, #0]
 800ad7c:	6918      	ldr	r0, [r3, #16]
 800ad7e:	f7ff fcc5 	bl	800a70c <__hi0bits>
 800ad82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad86:	e7e5      	b.n	800ad54 <__d2b+0x74>
 800ad88:	0800d67b 	.word	0x0800d67b
 800ad8c:	0800d68c 	.word	0x0800d68c

0800ad90 <__ratio>:
 800ad90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad94:	b085      	sub	sp, #20
 800ad96:	e9cd 1000 	strd	r1, r0, [sp]
 800ad9a:	a902      	add	r1, sp, #8
 800ad9c:	f7ff ff56 	bl	800ac4c <__b2d>
 800ada0:	9800      	ldr	r0, [sp, #0]
 800ada2:	a903      	add	r1, sp, #12
 800ada4:	ec55 4b10 	vmov	r4, r5, d0
 800ada8:	f7ff ff50 	bl	800ac4c <__b2d>
 800adac:	9b01      	ldr	r3, [sp, #4]
 800adae:	6919      	ldr	r1, [r3, #16]
 800adb0:	9b00      	ldr	r3, [sp, #0]
 800adb2:	691b      	ldr	r3, [r3, #16]
 800adb4:	1ac9      	subs	r1, r1, r3
 800adb6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800adba:	1a9b      	subs	r3, r3, r2
 800adbc:	ec5b ab10 	vmov	sl, fp, d0
 800adc0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	bfce      	itee	gt
 800adc8:	462a      	movgt	r2, r5
 800adca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800adce:	465a      	movle	r2, fp
 800add0:	462f      	mov	r7, r5
 800add2:	46d9      	mov	r9, fp
 800add4:	bfcc      	ite	gt
 800add6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800adda:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800adde:	464b      	mov	r3, r9
 800ade0:	4652      	mov	r2, sl
 800ade2:	4620      	mov	r0, r4
 800ade4:	4639      	mov	r1, r7
 800ade6:	f7f5 fd41 	bl	800086c <__aeabi_ddiv>
 800adea:	ec41 0b10 	vmov	d0, r0, r1
 800adee:	b005      	add	sp, #20
 800adf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800adf4 <__copybits>:
 800adf4:	3901      	subs	r1, #1
 800adf6:	b570      	push	{r4, r5, r6, lr}
 800adf8:	1149      	asrs	r1, r1, #5
 800adfa:	6914      	ldr	r4, [r2, #16]
 800adfc:	3101      	adds	r1, #1
 800adfe:	f102 0314 	add.w	r3, r2, #20
 800ae02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ae06:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ae0a:	1f05      	subs	r5, r0, #4
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	d30c      	bcc.n	800ae2a <__copybits+0x36>
 800ae10:	1aa3      	subs	r3, r4, r2
 800ae12:	3b11      	subs	r3, #17
 800ae14:	f023 0303 	bic.w	r3, r3, #3
 800ae18:	3211      	adds	r2, #17
 800ae1a:	42a2      	cmp	r2, r4
 800ae1c:	bf88      	it	hi
 800ae1e:	2300      	movhi	r3, #0
 800ae20:	4418      	add	r0, r3
 800ae22:	2300      	movs	r3, #0
 800ae24:	4288      	cmp	r0, r1
 800ae26:	d305      	bcc.n	800ae34 <__copybits+0x40>
 800ae28:	bd70      	pop	{r4, r5, r6, pc}
 800ae2a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ae2e:	f845 6f04 	str.w	r6, [r5, #4]!
 800ae32:	e7eb      	b.n	800ae0c <__copybits+0x18>
 800ae34:	f840 3b04 	str.w	r3, [r0], #4
 800ae38:	e7f4      	b.n	800ae24 <__copybits+0x30>

0800ae3a <__any_on>:
 800ae3a:	f100 0214 	add.w	r2, r0, #20
 800ae3e:	6900      	ldr	r0, [r0, #16]
 800ae40:	114b      	asrs	r3, r1, #5
 800ae42:	4298      	cmp	r0, r3
 800ae44:	b510      	push	{r4, lr}
 800ae46:	db11      	blt.n	800ae6c <__any_on+0x32>
 800ae48:	dd0a      	ble.n	800ae60 <__any_on+0x26>
 800ae4a:	f011 011f 	ands.w	r1, r1, #31
 800ae4e:	d007      	beq.n	800ae60 <__any_on+0x26>
 800ae50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ae54:	fa24 f001 	lsr.w	r0, r4, r1
 800ae58:	fa00 f101 	lsl.w	r1, r0, r1
 800ae5c:	428c      	cmp	r4, r1
 800ae5e:	d10b      	bne.n	800ae78 <__any_on+0x3e>
 800ae60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d803      	bhi.n	800ae70 <__any_on+0x36>
 800ae68:	2000      	movs	r0, #0
 800ae6a:	bd10      	pop	{r4, pc}
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	e7f7      	b.n	800ae60 <__any_on+0x26>
 800ae70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae74:	2900      	cmp	r1, #0
 800ae76:	d0f5      	beq.n	800ae64 <__any_on+0x2a>
 800ae78:	2001      	movs	r0, #1
 800ae7a:	e7f6      	b.n	800ae6a <__any_on+0x30>

0800ae7c <sulp>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	4604      	mov	r4, r0
 800ae80:	460d      	mov	r5, r1
 800ae82:	ec45 4b10 	vmov	d0, r4, r5
 800ae86:	4616      	mov	r6, r2
 800ae88:	f7ff feba 	bl	800ac00 <__ulp>
 800ae8c:	ec51 0b10 	vmov	r0, r1, d0
 800ae90:	b17e      	cbz	r6, 800aeb2 <sulp+0x36>
 800ae92:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ae96:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	dd09      	ble.n	800aeb2 <sulp+0x36>
 800ae9e:	051b      	lsls	r3, r3, #20
 800aea0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800aea4:	2400      	movs	r4, #0
 800aea6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800aeaa:	4622      	mov	r2, r4
 800aeac:	462b      	mov	r3, r5
 800aeae:	f7f5 fbb3 	bl	8000618 <__aeabi_dmul>
 800aeb2:	ec41 0b10 	vmov	d0, r0, r1
 800aeb6:	bd70      	pop	{r4, r5, r6, pc}

0800aeb8 <_strtod_l>:
 800aeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aebc:	b09f      	sub	sp, #124	@ 0x7c
 800aebe:	460c      	mov	r4, r1
 800aec0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800aec2:	2200      	movs	r2, #0
 800aec4:	921a      	str	r2, [sp, #104]	@ 0x68
 800aec6:	9005      	str	r0, [sp, #20]
 800aec8:	f04f 0a00 	mov.w	sl, #0
 800aecc:	f04f 0b00 	mov.w	fp, #0
 800aed0:	460a      	mov	r2, r1
 800aed2:	9219      	str	r2, [sp, #100]	@ 0x64
 800aed4:	7811      	ldrb	r1, [r2, #0]
 800aed6:	292b      	cmp	r1, #43	@ 0x2b
 800aed8:	d04a      	beq.n	800af70 <_strtod_l+0xb8>
 800aeda:	d838      	bhi.n	800af4e <_strtod_l+0x96>
 800aedc:	290d      	cmp	r1, #13
 800aede:	d832      	bhi.n	800af46 <_strtod_l+0x8e>
 800aee0:	2908      	cmp	r1, #8
 800aee2:	d832      	bhi.n	800af4a <_strtod_l+0x92>
 800aee4:	2900      	cmp	r1, #0
 800aee6:	d03b      	beq.n	800af60 <_strtod_l+0xa8>
 800aee8:	2200      	movs	r2, #0
 800aeea:	920e      	str	r2, [sp, #56]	@ 0x38
 800aeec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800aeee:	782a      	ldrb	r2, [r5, #0]
 800aef0:	2a30      	cmp	r2, #48	@ 0x30
 800aef2:	f040 80b2 	bne.w	800b05a <_strtod_l+0x1a2>
 800aef6:	786a      	ldrb	r2, [r5, #1]
 800aef8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800aefc:	2a58      	cmp	r2, #88	@ 0x58
 800aefe:	d16e      	bne.n	800afde <_strtod_l+0x126>
 800af00:	9302      	str	r3, [sp, #8]
 800af02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af04:	9301      	str	r3, [sp, #4]
 800af06:	ab1a      	add	r3, sp, #104	@ 0x68
 800af08:	9300      	str	r3, [sp, #0]
 800af0a:	4a8f      	ldr	r2, [pc, #572]	@ (800b148 <_strtod_l+0x290>)
 800af0c:	9805      	ldr	r0, [sp, #20]
 800af0e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800af10:	a919      	add	r1, sp, #100	@ 0x64
 800af12:	f001 fe5f 	bl	800cbd4 <__gethex>
 800af16:	f010 060f 	ands.w	r6, r0, #15
 800af1a:	4604      	mov	r4, r0
 800af1c:	d005      	beq.n	800af2a <_strtod_l+0x72>
 800af1e:	2e06      	cmp	r6, #6
 800af20:	d128      	bne.n	800af74 <_strtod_l+0xbc>
 800af22:	3501      	adds	r5, #1
 800af24:	2300      	movs	r3, #0
 800af26:	9519      	str	r5, [sp, #100]	@ 0x64
 800af28:	930e      	str	r3, [sp, #56]	@ 0x38
 800af2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	f040 858e 	bne.w	800ba4e <_strtod_l+0xb96>
 800af32:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800af34:	b1cb      	cbz	r3, 800af6a <_strtod_l+0xb2>
 800af36:	4652      	mov	r2, sl
 800af38:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800af3c:	ec43 2b10 	vmov	d0, r2, r3
 800af40:	b01f      	add	sp, #124	@ 0x7c
 800af42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af46:	2920      	cmp	r1, #32
 800af48:	d1ce      	bne.n	800aee8 <_strtod_l+0x30>
 800af4a:	3201      	adds	r2, #1
 800af4c:	e7c1      	b.n	800aed2 <_strtod_l+0x1a>
 800af4e:	292d      	cmp	r1, #45	@ 0x2d
 800af50:	d1ca      	bne.n	800aee8 <_strtod_l+0x30>
 800af52:	2101      	movs	r1, #1
 800af54:	910e      	str	r1, [sp, #56]	@ 0x38
 800af56:	1c51      	adds	r1, r2, #1
 800af58:	9119      	str	r1, [sp, #100]	@ 0x64
 800af5a:	7852      	ldrb	r2, [r2, #1]
 800af5c:	2a00      	cmp	r2, #0
 800af5e:	d1c5      	bne.n	800aeec <_strtod_l+0x34>
 800af60:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800af62:	9419      	str	r4, [sp, #100]	@ 0x64
 800af64:	2b00      	cmp	r3, #0
 800af66:	f040 8570 	bne.w	800ba4a <_strtod_l+0xb92>
 800af6a:	4652      	mov	r2, sl
 800af6c:	465b      	mov	r3, fp
 800af6e:	e7e5      	b.n	800af3c <_strtod_l+0x84>
 800af70:	2100      	movs	r1, #0
 800af72:	e7ef      	b.n	800af54 <_strtod_l+0x9c>
 800af74:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800af76:	b13a      	cbz	r2, 800af88 <_strtod_l+0xd0>
 800af78:	2135      	movs	r1, #53	@ 0x35
 800af7a:	a81c      	add	r0, sp, #112	@ 0x70
 800af7c:	f7ff ff3a 	bl	800adf4 <__copybits>
 800af80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af82:	9805      	ldr	r0, [sp, #20]
 800af84:	f7ff fb10 	bl	800a5a8 <_Bfree>
 800af88:	3e01      	subs	r6, #1
 800af8a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800af8c:	2e04      	cmp	r6, #4
 800af8e:	d806      	bhi.n	800af9e <_strtod_l+0xe6>
 800af90:	e8df f006 	tbb	[pc, r6]
 800af94:	201d0314 	.word	0x201d0314
 800af98:	14          	.byte	0x14
 800af99:	00          	.byte	0x00
 800af9a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800af9e:	05e1      	lsls	r1, r4, #23
 800afa0:	bf48      	it	mi
 800afa2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800afa6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800afaa:	0d1b      	lsrs	r3, r3, #20
 800afac:	051b      	lsls	r3, r3, #20
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d1bb      	bne.n	800af2a <_strtod_l+0x72>
 800afb2:	f7fe fb17 	bl	80095e4 <__errno>
 800afb6:	2322      	movs	r3, #34	@ 0x22
 800afb8:	6003      	str	r3, [r0, #0]
 800afba:	e7b6      	b.n	800af2a <_strtod_l+0x72>
 800afbc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800afc0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800afc4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800afc8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800afcc:	e7e7      	b.n	800af9e <_strtod_l+0xe6>
 800afce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b150 <_strtod_l+0x298>
 800afd2:	e7e4      	b.n	800af9e <_strtod_l+0xe6>
 800afd4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800afd8:	f04f 3aff 	mov.w	sl, #4294967295
 800afdc:	e7df      	b.n	800af9e <_strtod_l+0xe6>
 800afde:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800afe0:	1c5a      	adds	r2, r3, #1
 800afe2:	9219      	str	r2, [sp, #100]	@ 0x64
 800afe4:	785b      	ldrb	r3, [r3, #1]
 800afe6:	2b30      	cmp	r3, #48	@ 0x30
 800afe8:	d0f9      	beq.n	800afde <_strtod_l+0x126>
 800afea:	2b00      	cmp	r3, #0
 800afec:	d09d      	beq.n	800af2a <_strtod_l+0x72>
 800afee:	2301      	movs	r3, #1
 800aff0:	2700      	movs	r7, #0
 800aff2:	9308      	str	r3, [sp, #32]
 800aff4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800aff6:	930c      	str	r3, [sp, #48]	@ 0x30
 800aff8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800affa:	46b9      	mov	r9, r7
 800affc:	220a      	movs	r2, #10
 800affe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b000:	7805      	ldrb	r5, [r0, #0]
 800b002:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b006:	b2d9      	uxtb	r1, r3
 800b008:	2909      	cmp	r1, #9
 800b00a:	d928      	bls.n	800b05e <_strtod_l+0x1a6>
 800b00c:	494f      	ldr	r1, [pc, #316]	@ (800b14c <_strtod_l+0x294>)
 800b00e:	2201      	movs	r2, #1
 800b010:	f7fe fa63 	bl	80094da <strncmp>
 800b014:	2800      	cmp	r0, #0
 800b016:	d032      	beq.n	800b07e <_strtod_l+0x1c6>
 800b018:	2000      	movs	r0, #0
 800b01a:	462a      	mov	r2, r5
 800b01c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b01e:	464d      	mov	r5, r9
 800b020:	4603      	mov	r3, r0
 800b022:	2a65      	cmp	r2, #101	@ 0x65
 800b024:	d001      	beq.n	800b02a <_strtod_l+0x172>
 800b026:	2a45      	cmp	r2, #69	@ 0x45
 800b028:	d114      	bne.n	800b054 <_strtod_l+0x19c>
 800b02a:	b91d      	cbnz	r5, 800b034 <_strtod_l+0x17c>
 800b02c:	9a08      	ldr	r2, [sp, #32]
 800b02e:	4302      	orrs	r2, r0
 800b030:	d096      	beq.n	800af60 <_strtod_l+0xa8>
 800b032:	2500      	movs	r5, #0
 800b034:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b036:	1c62      	adds	r2, r4, #1
 800b038:	9219      	str	r2, [sp, #100]	@ 0x64
 800b03a:	7862      	ldrb	r2, [r4, #1]
 800b03c:	2a2b      	cmp	r2, #43	@ 0x2b
 800b03e:	d07a      	beq.n	800b136 <_strtod_l+0x27e>
 800b040:	2a2d      	cmp	r2, #45	@ 0x2d
 800b042:	d07e      	beq.n	800b142 <_strtod_l+0x28a>
 800b044:	f04f 0c00 	mov.w	ip, #0
 800b048:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b04c:	2909      	cmp	r1, #9
 800b04e:	f240 8085 	bls.w	800b15c <_strtod_l+0x2a4>
 800b052:	9419      	str	r4, [sp, #100]	@ 0x64
 800b054:	f04f 0800 	mov.w	r8, #0
 800b058:	e0a5      	b.n	800b1a6 <_strtod_l+0x2ee>
 800b05a:	2300      	movs	r3, #0
 800b05c:	e7c8      	b.n	800aff0 <_strtod_l+0x138>
 800b05e:	f1b9 0f08 	cmp.w	r9, #8
 800b062:	bfd8      	it	le
 800b064:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b066:	f100 0001 	add.w	r0, r0, #1
 800b06a:	bfda      	itte	le
 800b06c:	fb02 3301 	mlale	r3, r2, r1, r3
 800b070:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b072:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b076:	f109 0901 	add.w	r9, r9, #1
 800b07a:	9019      	str	r0, [sp, #100]	@ 0x64
 800b07c:	e7bf      	b.n	800affe <_strtod_l+0x146>
 800b07e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b080:	1c5a      	adds	r2, r3, #1
 800b082:	9219      	str	r2, [sp, #100]	@ 0x64
 800b084:	785a      	ldrb	r2, [r3, #1]
 800b086:	f1b9 0f00 	cmp.w	r9, #0
 800b08a:	d03b      	beq.n	800b104 <_strtod_l+0x24c>
 800b08c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b08e:	464d      	mov	r5, r9
 800b090:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b094:	2b09      	cmp	r3, #9
 800b096:	d912      	bls.n	800b0be <_strtod_l+0x206>
 800b098:	2301      	movs	r3, #1
 800b09a:	e7c2      	b.n	800b022 <_strtod_l+0x16a>
 800b09c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b09e:	1c5a      	adds	r2, r3, #1
 800b0a0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0a2:	785a      	ldrb	r2, [r3, #1]
 800b0a4:	3001      	adds	r0, #1
 800b0a6:	2a30      	cmp	r2, #48	@ 0x30
 800b0a8:	d0f8      	beq.n	800b09c <_strtod_l+0x1e4>
 800b0aa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b0ae:	2b08      	cmp	r3, #8
 800b0b0:	f200 84d2 	bhi.w	800ba58 <_strtod_l+0xba0>
 800b0b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b0b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	930c      	str	r3, [sp, #48]	@ 0x30
 800b0bc:	4605      	mov	r5, r0
 800b0be:	3a30      	subs	r2, #48	@ 0x30
 800b0c0:	f100 0301 	add.w	r3, r0, #1
 800b0c4:	d018      	beq.n	800b0f8 <_strtod_l+0x240>
 800b0c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b0c8:	4419      	add	r1, r3
 800b0ca:	910a      	str	r1, [sp, #40]	@ 0x28
 800b0cc:	462e      	mov	r6, r5
 800b0ce:	f04f 0e0a 	mov.w	lr, #10
 800b0d2:	1c71      	adds	r1, r6, #1
 800b0d4:	eba1 0c05 	sub.w	ip, r1, r5
 800b0d8:	4563      	cmp	r3, ip
 800b0da:	dc15      	bgt.n	800b108 <_strtod_l+0x250>
 800b0dc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b0e0:	182b      	adds	r3, r5, r0
 800b0e2:	2b08      	cmp	r3, #8
 800b0e4:	f105 0501 	add.w	r5, r5, #1
 800b0e8:	4405      	add	r5, r0
 800b0ea:	dc1a      	bgt.n	800b122 <_strtod_l+0x26a>
 800b0ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0ee:	230a      	movs	r3, #10
 800b0f0:	fb03 2301 	mla	r3, r3, r1, r2
 800b0f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0fa:	1c51      	adds	r1, r2, #1
 800b0fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800b0fe:	7852      	ldrb	r2, [r2, #1]
 800b100:	4618      	mov	r0, r3
 800b102:	e7c5      	b.n	800b090 <_strtod_l+0x1d8>
 800b104:	4648      	mov	r0, r9
 800b106:	e7ce      	b.n	800b0a6 <_strtod_l+0x1ee>
 800b108:	2e08      	cmp	r6, #8
 800b10a:	dc05      	bgt.n	800b118 <_strtod_l+0x260>
 800b10c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b10e:	fb0e f606 	mul.w	r6, lr, r6
 800b112:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b114:	460e      	mov	r6, r1
 800b116:	e7dc      	b.n	800b0d2 <_strtod_l+0x21a>
 800b118:	2910      	cmp	r1, #16
 800b11a:	bfd8      	it	le
 800b11c:	fb0e f707 	mulle.w	r7, lr, r7
 800b120:	e7f8      	b.n	800b114 <_strtod_l+0x25c>
 800b122:	2b0f      	cmp	r3, #15
 800b124:	bfdc      	itt	le
 800b126:	230a      	movle	r3, #10
 800b128:	fb03 2707 	mlale	r7, r3, r7, r2
 800b12c:	e7e3      	b.n	800b0f6 <_strtod_l+0x23e>
 800b12e:	2300      	movs	r3, #0
 800b130:	930a      	str	r3, [sp, #40]	@ 0x28
 800b132:	2301      	movs	r3, #1
 800b134:	e77a      	b.n	800b02c <_strtod_l+0x174>
 800b136:	f04f 0c00 	mov.w	ip, #0
 800b13a:	1ca2      	adds	r2, r4, #2
 800b13c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b13e:	78a2      	ldrb	r2, [r4, #2]
 800b140:	e782      	b.n	800b048 <_strtod_l+0x190>
 800b142:	f04f 0c01 	mov.w	ip, #1
 800b146:	e7f8      	b.n	800b13a <_strtod_l+0x282>
 800b148:	0800d8cc 	.word	0x0800d8cc
 800b14c:	0800d6e5 	.word	0x0800d6e5
 800b150:	7ff00000 	.word	0x7ff00000
 800b154:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b156:	1c51      	adds	r1, r2, #1
 800b158:	9119      	str	r1, [sp, #100]	@ 0x64
 800b15a:	7852      	ldrb	r2, [r2, #1]
 800b15c:	2a30      	cmp	r2, #48	@ 0x30
 800b15e:	d0f9      	beq.n	800b154 <_strtod_l+0x29c>
 800b160:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b164:	2908      	cmp	r1, #8
 800b166:	f63f af75 	bhi.w	800b054 <_strtod_l+0x19c>
 800b16a:	3a30      	subs	r2, #48	@ 0x30
 800b16c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b16e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b170:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b172:	f04f 080a 	mov.w	r8, #10
 800b176:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b178:	1c56      	adds	r6, r2, #1
 800b17a:	9619      	str	r6, [sp, #100]	@ 0x64
 800b17c:	7852      	ldrb	r2, [r2, #1]
 800b17e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b182:	f1be 0f09 	cmp.w	lr, #9
 800b186:	d939      	bls.n	800b1fc <_strtod_l+0x344>
 800b188:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b18a:	1a76      	subs	r6, r6, r1
 800b18c:	2e08      	cmp	r6, #8
 800b18e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b192:	dc03      	bgt.n	800b19c <_strtod_l+0x2e4>
 800b194:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b196:	4588      	cmp	r8, r1
 800b198:	bfa8      	it	ge
 800b19a:	4688      	movge	r8, r1
 800b19c:	f1bc 0f00 	cmp.w	ip, #0
 800b1a0:	d001      	beq.n	800b1a6 <_strtod_l+0x2ee>
 800b1a2:	f1c8 0800 	rsb	r8, r8, #0
 800b1a6:	2d00      	cmp	r5, #0
 800b1a8:	d14e      	bne.n	800b248 <_strtod_l+0x390>
 800b1aa:	9908      	ldr	r1, [sp, #32]
 800b1ac:	4308      	orrs	r0, r1
 800b1ae:	f47f aebc 	bne.w	800af2a <_strtod_l+0x72>
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	f47f aed4 	bne.w	800af60 <_strtod_l+0xa8>
 800b1b8:	2a69      	cmp	r2, #105	@ 0x69
 800b1ba:	d028      	beq.n	800b20e <_strtod_l+0x356>
 800b1bc:	dc25      	bgt.n	800b20a <_strtod_l+0x352>
 800b1be:	2a49      	cmp	r2, #73	@ 0x49
 800b1c0:	d025      	beq.n	800b20e <_strtod_l+0x356>
 800b1c2:	2a4e      	cmp	r2, #78	@ 0x4e
 800b1c4:	f47f aecc 	bne.w	800af60 <_strtod_l+0xa8>
 800b1c8:	499a      	ldr	r1, [pc, #616]	@ (800b434 <_strtod_l+0x57c>)
 800b1ca:	a819      	add	r0, sp, #100	@ 0x64
 800b1cc:	f001 ff24 	bl	800d018 <__match>
 800b1d0:	2800      	cmp	r0, #0
 800b1d2:	f43f aec5 	beq.w	800af60 <_strtod_l+0xa8>
 800b1d6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	2b28      	cmp	r3, #40	@ 0x28
 800b1dc:	d12e      	bne.n	800b23c <_strtod_l+0x384>
 800b1de:	4996      	ldr	r1, [pc, #600]	@ (800b438 <_strtod_l+0x580>)
 800b1e0:	aa1c      	add	r2, sp, #112	@ 0x70
 800b1e2:	a819      	add	r0, sp, #100	@ 0x64
 800b1e4:	f001 ff2c 	bl	800d040 <__hexnan>
 800b1e8:	2805      	cmp	r0, #5
 800b1ea:	d127      	bne.n	800b23c <_strtod_l+0x384>
 800b1ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b1ee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b1f2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b1f6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b1fa:	e696      	b.n	800af2a <_strtod_l+0x72>
 800b1fc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1fe:	fb08 2101 	mla	r1, r8, r1, r2
 800b202:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b206:	9209      	str	r2, [sp, #36]	@ 0x24
 800b208:	e7b5      	b.n	800b176 <_strtod_l+0x2be>
 800b20a:	2a6e      	cmp	r2, #110	@ 0x6e
 800b20c:	e7da      	b.n	800b1c4 <_strtod_l+0x30c>
 800b20e:	498b      	ldr	r1, [pc, #556]	@ (800b43c <_strtod_l+0x584>)
 800b210:	a819      	add	r0, sp, #100	@ 0x64
 800b212:	f001 ff01 	bl	800d018 <__match>
 800b216:	2800      	cmp	r0, #0
 800b218:	f43f aea2 	beq.w	800af60 <_strtod_l+0xa8>
 800b21c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b21e:	4988      	ldr	r1, [pc, #544]	@ (800b440 <_strtod_l+0x588>)
 800b220:	3b01      	subs	r3, #1
 800b222:	a819      	add	r0, sp, #100	@ 0x64
 800b224:	9319      	str	r3, [sp, #100]	@ 0x64
 800b226:	f001 fef7 	bl	800d018 <__match>
 800b22a:	b910      	cbnz	r0, 800b232 <_strtod_l+0x37a>
 800b22c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b22e:	3301      	adds	r3, #1
 800b230:	9319      	str	r3, [sp, #100]	@ 0x64
 800b232:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b450 <_strtod_l+0x598>
 800b236:	f04f 0a00 	mov.w	sl, #0
 800b23a:	e676      	b.n	800af2a <_strtod_l+0x72>
 800b23c:	4881      	ldr	r0, [pc, #516]	@ (800b444 <_strtod_l+0x58c>)
 800b23e:	f001 fc27 	bl	800ca90 <nan>
 800b242:	ec5b ab10 	vmov	sl, fp, d0
 800b246:	e670      	b.n	800af2a <_strtod_l+0x72>
 800b248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b24a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b24c:	eba8 0303 	sub.w	r3, r8, r3
 800b250:	f1b9 0f00 	cmp.w	r9, #0
 800b254:	bf08      	it	eq
 800b256:	46a9      	moveq	r9, r5
 800b258:	2d10      	cmp	r5, #16
 800b25a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b25c:	462c      	mov	r4, r5
 800b25e:	bfa8      	it	ge
 800b260:	2410      	movge	r4, #16
 800b262:	f7f5 f95f 	bl	8000524 <__aeabi_ui2d>
 800b266:	2d09      	cmp	r5, #9
 800b268:	4682      	mov	sl, r0
 800b26a:	468b      	mov	fp, r1
 800b26c:	dc13      	bgt.n	800b296 <_strtod_l+0x3de>
 800b26e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b270:	2b00      	cmp	r3, #0
 800b272:	f43f ae5a 	beq.w	800af2a <_strtod_l+0x72>
 800b276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b278:	dd78      	ble.n	800b36c <_strtod_l+0x4b4>
 800b27a:	2b16      	cmp	r3, #22
 800b27c:	dc5f      	bgt.n	800b33e <_strtod_l+0x486>
 800b27e:	4972      	ldr	r1, [pc, #456]	@ (800b448 <_strtod_l+0x590>)
 800b280:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b284:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b288:	4652      	mov	r2, sl
 800b28a:	465b      	mov	r3, fp
 800b28c:	f7f5 f9c4 	bl	8000618 <__aeabi_dmul>
 800b290:	4682      	mov	sl, r0
 800b292:	468b      	mov	fp, r1
 800b294:	e649      	b.n	800af2a <_strtod_l+0x72>
 800b296:	4b6c      	ldr	r3, [pc, #432]	@ (800b448 <_strtod_l+0x590>)
 800b298:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b29c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b2a0:	f7f5 f9ba 	bl	8000618 <__aeabi_dmul>
 800b2a4:	4682      	mov	sl, r0
 800b2a6:	4638      	mov	r0, r7
 800b2a8:	468b      	mov	fp, r1
 800b2aa:	f7f5 f93b 	bl	8000524 <__aeabi_ui2d>
 800b2ae:	4602      	mov	r2, r0
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	4650      	mov	r0, sl
 800b2b4:	4659      	mov	r1, fp
 800b2b6:	f7f4 fff9 	bl	80002ac <__adddf3>
 800b2ba:	2d0f      	cmp	r5, #15
 800b2bc:	4682      	mov	sl, r0
 800b2be:	468b      	mov	fp, r1
 800b2c0:	ddd5      	ble.n	800b26e <_strtod_l+0x3b6>
 800b2c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2c4:	1b2c      	subs	r4, r5, r4
 800b2c6:	441c      	add	r4, r3
 800b2c8:	2c00      	cmp	r4, #0
 800b2ca:	f340 8093 	ble.w	800b3f4 <_strtod_l+0x53c>
 800b2ce:	f014 030f 	ands.w	r3, r4, #15
 800b2d2:	d00a      	beq.n	800b2ea <_strtod_l+0x432>
 800b2d4:	495c      	ldr	r1, [pc, #368]	@ (800b448 <_strtod_l+0x590>)
 800b2d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b2da:	4652      	mov	r2, sl
 800b2dc:	465b      	mov	r3, fp
 800b2de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2e2:	f7f5 f999 	bl	8000618 <__aeabi_dmul>
 800b2e6:	4682      	mov	sl, r0
 800b2e8:	468b      	mov	fp, r1
 800b2ea:	f034 040f 	bics.w	r4, r4, #15
 800b2ee:	d073      	beq.n	800b3d8 <_strtod_l+0x520>
 800b2f0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b2f4:	dd49      	ble.n	800b38a <_strtod_l+0x4d2>
 800b2f6:	2400      	movs	r4, #0
 800b2f8:	46a0      	mov	r8, r4
 800b2fa:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b2fc:	46a1      	mov	r9, r4
 800b2fe:	9a05      	ldr	r2, [sp, #20]
 800b300:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b450 <_strtod_l+0x598>
 800b304:	2322      	movs	r3, #34	@ 0x22
 800b306:	6013      	str	r3, [r2, #0]
 800b308:	f04f 0a00 	mov.w	sl, #0
 800b30c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b30e:	2b00      	cmp	r3, #0
 800b310:	f43f ae0b 	beq.w	800af2a <_strtod_l+0x72>
 800b314:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b316:	9805      	ldr	r0, [sp, #20]
 800b318:	f7ff f946 	bl	800a5a8 <_Bfree>
 800b31c:	9805      	ldr	r0, [sp, #20]
 800b31e:	4649      	mov	r1, r9
 800b320:	f7ff f942 	bl	800a5a8 <_Bfree>
 800b324:	9805      	ldr	r0, [sp, #20]
 800b326:	4641      	mov	r1, r8
 800b328:	f7ff f93e 	bl	800a5a8 <_Bfree>
 800b32c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b32e:	9805      	ldr	r0, [sp, #20]
 800b330:	f7ff f93a 	bl	800a5a8 <_Bfree>
 800b334:	9805      	ldr	r0, [sp, #20]
 800b336:	4621      	mov	r1, r4
 800b338:	f7ff f936 	bl	800a5a8 <_Bfree>
 800b33c:	e5f5      	b.n	800af2a <_strtod_l+0x72>
 800b33e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b340:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b344:	4293      	cmp	r3, r2
 800b346:	dbbc      	blt.n	800b2c2 <_strtod_l+0x40a>
 800b348:	4c3f      	ldr	r4, [pc, #252]	@ (800b448 <_strtod_l+0x590>)
 800b34a:	f1c5 050f 	rsb	r5, r5, #15
 800b34e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b352:	4652      	mov	r2, sl
 800b354:	465b      	mov	r3, fp
 800b356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b35a:	f7f5 f95d 	bl	8000618 <__aeabi_dmul>
 800b35e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b360:	1b5d      	subs	r5, r3, r5
 800b362:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b366:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b36a:	e78f      	b.n	800b28c <_strtod_l+0x3d4>
 800b36c:	3316      	adds	r3, #22
 800b36e:	dba8      	blt.n	800b2c2 <_strtod_l+0x40a>
 800b370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b372:	eba3 0808 	sub.w	r8, r3, r8
 800b376:	4b34      	ldr	r3, [pc, #208]	@ (800b448 <_strtod_l+0x590>)
 800b378:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b37c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b380:	4650      	mov	r0, sl
 800b382:	4659      	mov	r1, fp
 800b384:	f7f5 fa72 	bl	800086c <__aeabi_ddiv>
 800b388:	e782      	b.n	800b290 <_strtod_l+0x3d8>
 800b38a:	2300      	movs	r3, #0
 800b38c:	4f2f      	ldr	r7, [pc, #188]	@ (800b44c <_strtod_l+0x594>)
 800b38e:	1124      	asrs	r4, r4, #4
 800b390:	4650      	mov	r0, sl
 800b392:	4659      	mov	r1, fp
 800b394:	461e      	mov	r6, r3
 800b396:	2c01      	cmp	r4, #1
 800b398:	dc21      	bgt.n	800b3de <_strtod_l+0x526>
 800b39a:	b10b      	cbz	r3, 800b3a0 <_strtod_l+0x4e8>
 800b39c:	4682      	mov	sl, r0
 800b39e:	468b      	mov	fp, r1
 800b3a0:	492a      	ldr	r1, [pc, #168]	@ (800b44c <_strtod_l+0x594>)
 800b3a2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b3a6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b3aa:	4652      	mov	r2, sl
 800b3ac:	465b      	mov	r3, fp
 800b3ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3b2:	f7f5 f931 	bl	8000618 <__aeabi_dmul>
 800b3b6:	4b26      	ldr	r3, [pc, #152]	@ (800b450 <_strtod_l+0x598>)
 800b3b8:	460a      	mov	r2, r1
 800b3ba:	400b      	ands	r3, r1
 800b3bc:	4925      	ldr	r1, [pc, #148]	@ (800b454 <_strtod_l+0x59c>)
 800b3be:	428b      	cmp	r3, r1
 800b3c0:	4682      	mov	sl, r0
 800b3c2:	d898      	bhi.n	800b2f6 <_strtod_l+0x43e>
 800b3c4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b3c8:	428b      	cmp	r3, r1
 800b3ca:	bf86      	itte	hi
 800b3cc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b458 <_strtod_l+0x5a0>
 800b3d0:	f04f 3aff 	movhi.w	sl, #4294967295
 800b3d4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b3d8:	2300      	movs	r3, #0
 800b3da:	9308      	str	r3, [sp, #32]
 800b3dc:	e076      	b.n	800b4cc <_strtod_l+0x614>
 800b3de:	07e2      	lsls	r2, r4, #31
 800b3e0:	d504      	bpl.n	800b3ec <_strtod_l+0x534>
 800b3e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b3e6:	f7f5 f917 	bl	8000618 <__aeabi_dmul>
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	3601      	adds	r6, #1
 800b3ee:	1064      	asrs	r4, r4, #1
 800b3f0:	3708      	adds	r7, #8
 800b3f2:	e7d0      	b.n	800b396 <_strtod_l+0x4de>
 800b3f4:	d0f0      	beq.n	800b3d8 <_strtod_l+0x520>
 800b3f6:	4264      	negs	r4, r4
 800b3f8:	f014 020f 	ands.w	r2, r4, #15
 800b3fc:	d00a      	beq.n	800b414 <_strtod_l+0x55c>
 800b3fe:	4b12      	ldr	r3, [pc, #72]	@ (800b448 <_strtod_l+0x590>)
 800b400:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b404:	4650      	mov	r0, sl
 800b406:	4659      	mov	r1, fp
 800b408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b40c:	f7f5 fa2e 	bl	800086c <__aeabi_ddiv>
 800b410:	4682      	mov	sl, r0
 800b412:	468b      	mov	fp, r1
 800b414:	1124      	asrs	r4, r4, #4
 800b416:	d0df      	beq.n	800b3d8 <_strtod_l+0x520>
 800b418:	2c1f      	cmp	r4, #31
 800b41a:	dd1f      	ble.n	800b45c <_strtod_l+0x5a4>
 800b41c:	2400      	movs	r4, #0
 800b41e:	46a0      	mov	r8, r4
 800b420:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b422:	46a1      	mov	r9, r4
 800b424:	9a05      	ldr	r2, [sp, #20]
 800b426:	2322      	movs	r3, #34	@ 0x22
 800b428:	f04f 0a00 	mov.w	sl, #0
 800b42c:	f04f 0b00 	mov.w	fp, #0
 800b430:	6013      	str	r3, [r2, #0]
 800b432:	e76b      	b.n	800b30c <_strtod_l+0x454>
 800b434:	0800d5d5 	.word	0x0800d5d5
 800b438:	0800d8b8 	.word	0x0800d8b8
 800b43c:	0800d5cd 	.word	0x0800d5cd
 800b440:	0800d602 	.word	0x0800d602
 800b444:	0800d756 	.word	0x0800d756
 800b448:	0800d7f0 	.word	0x0800d7f0
 800b44c:	0800d7c8 	.word	0x0800d7c8
 800b450:	7ff00000 	.word	0x7ff00000
 800b454:	7ca00000 	.word	0x7ca00000
 800b458:	7fefffff 	.word	0x7fefffff
 800b45c:	f014 0310 	ands.w	r3, r4, #16
 800b460:	bf18      	it	ne
 800b462:	236a      	movne	r3, #106	@ 0x6a
 800b464:	4ea9      	ldr	r6, [pc, #676]	@ (800b70c <_strtod_l+0x854>)
 800b466:	9308      	str	r3, [sp, #32]
 800b468:	4650      	mov	r0, sl
 800b46a:	4659      	mov	r1, fp
 800b46c:	2300      	movs	r3, #0
 800b46e:	07e7      	lsls	r7, r4, #31
 800b470:	d504      	bpl.n	800b47c <_strtod_l+0x5c4>
 800b472:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b476:	f7f5 f8cf 	bl	8000618 <__aeabi_dmul>
 800b47a:	2301      	movs	r3, #1
 800b47c:	1064      	asrs	r4, r4, #1
 800b47e:	f106 0608 	add.w	r6, r6, #8
 800b482:	d1f4      	bne.n	800b46e <_strtod_l+0x5b6>
 800b484:	b10b      	cbz	r3, 800b48a <_strtod_l+0x5d2>
 800b486:	4682      	mov	sl, r0
 800b488:	468b      	mov	fp, r1
 800b48a:	9b08      	ldr	r3, [sp, #32]
 800b48c:	b1b3      	cbz	r3, 800b4bc <_strtod_l+0x604>
 800b48e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b492:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b496:	2b00      	cmp	r3, #0
 800b498:	4659      	mov	r1, fp
 800b49a:	dd0f      	ble.n	800b4bc <_strtod_l+0x604>
 800b49c:	2b1f      	cmp	r3, #31
 800b49e:	dd56      	ble.n	800b54e <_strtod_l+0x696>
 800b4a0:	2b34      	cmp	r3, #52	@ 0x34
 800b4a2:	bfde      	ittt	le
 800b4a4:	f04f 33ff 	movle.w	r3, #4294967295
 800b4a8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b4ac:	4093      	lslle	r3, r2
 800b4ae:	f04f 0a00 	mov.w	sl, #0
 800b4b2:	bfcc      	ite	gt
 800b4b4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b4b8:	ea03 0b01 	andle.w	fp, r3, r1
 800b4bc:	2200      	movs	r2, #0
 800b4be:	2300      	movs	r3, #0
 800b4c0:	4650      	mov	r0, sl
 800b4c2:	4659      	mov	r1, fp
 800b4c4:	f7f5 fb10 	bl	8000ae8 <__aeabi_dcmpeq>
 800b4c8:	2800      	cmp	r0, #0
 800b4ca:	d1a7      	bne.n	800b41c <_strtod_l+0x564>
 800b4cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b4d2:	9805      	ldr	r0, [sp, #20]
 800b4d4:	462b      	mov	r3, r5
 800b4d6:	464a      	mov	r2, r9
 800b4d8:	f7ff f8ce 	bl	800a678 <__s2b>
 800b4dc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	f43f af09 	beq.w	800b2f6 <_strtod_l+0x43e>
 800b4e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4e8:	2a00      	cmp	r2, #0
 800b4ea:	eba3 0308 	sub.w	r3, r3, r8
 800b4ee:	bfa8      	it	ge
 800b4f0:	2300      	movge	r3, #0
 800b4f2:	9312      	str	r3, [sp, #72]	@ 0x48
 800b4f4:	2400      	movs	r4, #0
 800b4f6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b4fa:	9316      	str	r3, [sp, #88]	@ 0x58
 800b4fc:	46a0      	mov	r8, r4
 800b4fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b500:	9805      	ldr	r0, [sp, #20]
 800b502:	6859      	ldr	r1, [r3, #4]
 800b504:	f7ff f810 	bl	800a528 <_Balloc>
 800b508:	4681      	mov	r9, r0
 800b50a:	2800      	cmp	r0, #0
 800b50c:	f43f aef7 	beq.w	800b2fe <_strtod_l+0x446>
 800b510:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b512:	691a      	ldr	r2, [r3, #16]
 800b514:	3202      	adds	r2, #2
 800b516:	f103 010c 	add.w	r1, r3, #12
 800b51a:	0092      	lsls	r2, r2, #2
 800b51c:	300c      	adds	r0, #12
 800b51e:	f7fe f896 	bl	800964e <memcpy>
 800b522:	ec4b ab10 	vmov	d0, sl, fp
 800b526:	9805      	ldr	r0, [sp, #20]
 800b528:	aa1c      	add	r2, sp, #112	@ 0x70
 800b52a:	a91b      	add	r1, sp, #108	@ 0x6c
 800b52c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b530:	f7ff fbd6 	bl	800ace0 <__d2b>
 800b534:	901a      	str	r0, [sp, #104]	@ 0x68
 800b536:	2800      	cmp	r0, #0
 800b538:	f43f aee1 	beq.w	800b2fe <_strtod_l+0x446>
 800b53c:	9805      	ldr	r0, [sp, #20]
 800b53e:	2101      	movs	r1, #1
 800b540:	f7ff f930 	bl	800a7a4 <__i2b>
 800b544:	4680      	mov	r8, r0
 800b546:	b948      	cbnz	r0, 800b55c <_strtod_l+0x6a4>
 800b548:	f04f 0800 	mov.w	r8, #0
 800b54c:	e6d7      	b.n	800b2fe <_strtod_l+0x446>
 800b54e:	f04f 32ff 	mov.w	r2, #4294967295
 800b552:	fa02 f303 	lsl.w	r3, r2, r3
 800b556:	ea03 0a0a 	and.w	sl, r3, sl
 800b55a:	e7af      	b.n	800b4bc <_strtod_l+0x604>
 800b55c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b55e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b560:	2d00      	cmp	r5, #0
 800b562:	bfab      	itete	ge
 800b564:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b566:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b568:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b56a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b56c:	bfac      	ite	ge
 800b56e:	18ef      	addge	r7, r5, r3
 800b570:	1b5e      	sublt	r6, r3, r5
 800b572:	9b08      	ldr	r3, [sp, #32]
 800b574:	1aed      	subs	r5, r5, r3
 800b576:	4415      	add	r5, r2
 800b578:	4b65      	ldr	r3, [pc, #404]	@ (800b710 <_strtod_l+0x858>)
 800b57a:	3d01      	subs	r5, #1
 800b57c:	429d      	cmp	r5, r3
 800b57e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b582:	da50      	bge.n	800b626 <_strtod_l+0x76e>
 800b584:	1b5b      	subs	r3, r3, r5
 800b586:	2b1f      	cmp	r3, #31
 800b588:	eba2 0203 	sub.w	r2, r2, r3
 800b58c:	f04f 0101 	mov.w	r1, #1
 800b590:	dc3d      	bgt.n	800b60e <_strtod_l+0x756>
 800b592:	fa01 f303 	lsl.w	r3, r1, r3
 800b596:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b598:	2300      	movs	r3, #0
 800b59a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b59c:	18bd      	adds	r5, r7, r2
 800b59e:	9b08      	ldr	r3, [sp, #32]
 800b5a0:	42af      	cmp	r7, r5
 800b5a2:	4416      	add	r6, r2
 800b5a4:	441e      	add	r6, r3
 800b5a6:	463b      	mov	r3, r7
 800b5a8:	bfa8      	it	ge
 800b5aa:	462b      	movge	r3, r5
 800b5ac:	42b3      	cmp	r3, r6
 800b5ae:	bfa8      	it	ge
 800b5b0:	4633      	movge	r3, r6
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	bfc2      	ittt	gt
 800b5b6:	1aed      	subgt	r5, r5, r3
 800b5b8:	1af6      	subgt	r6, r6, r3
 800b5ba:	1aff      	subgt	r7, r7, r3
 800b5bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	dd16      	ble.n	800b5f0 <_strtod_l+0x738>
 800b5c2:	4641      	mov	r1, r8
 800b5c4:	9805      	ldr	r0, [sp, #20]
 800b5c6:	461a      	mov	r2, r3
 800b5c8:	f7ff f9a4 	bl	800a914 <__pow5mult>
 800b5cc:	4680      	mov	r8, r0
 800b5ce:	2800      	cmp	r0, #0
 800b5d0:	d0ba      	beq.n	800b548 <_strtod_l+0x690>
 800b5d2:	4601      	mov	r1, r0
 800b5d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b5d6:	9805      	ldr	r0, [sp, #20]
 800b5d8:	f7ff f8fa 	bl	800a7d0 <__multiply>
 800b5dc:	900a      	str	r0, [sp, #40]	@ 0x28
 800b5de:	2800      	cmp	r0, #0
 800b5e0:	f43f ae8d 	beq.w	800b2fe <_strtod_l+0x446>
 800b5e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5e6:	9805      	ldr	r0, [sp, #20]
 800b5e8:	f7fe ffde 	bl	800a5a8 <_Bfree>
 800b5ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b5ee:	931a      	str	r3, [sp, #104]	@ 0x68
 800b5f0:	2d00      	cmp	r5, #0
 800b5f2:	dc1d      	bgt.n	800b630 <_strtod_l+0x778>
 800b5f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	dd23      	ble.n	800b642 <_strtod_l+0x78a>
 800b5fa:	4649      	mov	r1, r9
 800b5fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b5fe:	9805      	ldr	r0, [sp, #20]
 800b600:	f7ff f988 	bl	800a914 <__pow5mult>
 800b604:	4681      	mov	r9, r0
 800b606:	b9e0      	cbnz	r0, 800b642 <_strtod_l+0x78a>
 800b608:	f04f 0900 	mov.w	r9, #0
 800b60c:	e677      	b.n	800b2fe <_strtod_l+0x446>
 800b60e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b612:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b616:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b61a:	35e2      	adds	r5, #226	@ 0xe2
 800b61c:	fa01 f305 	lsl.w	r3, r1, r5
 800b620:	9310      	str	r3, [sp, #64]	@ 0x40
 800b622:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b624:	e7ba      	b.n	800b59c <_strtod_l+0x6e4>
 800b626:	2300      	movs	r3, #0
 800b628:	9310      	str	r3, [sp, #64]	@ 0x40
 800b62a:	2301      	movs	r3, #1
 800b62c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b62e:	e7b5      	b.n	800b59c <_strtod_l+0x6e4>
 800b630:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b632:	9805      	ldr	r0, [sp, #20]
 800b634:	462a      	mov	r2, r5
 800b636:	f7ff f9c7 	bl	800a9c8 <__lshift>
 800b63a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b63c:	2800      	cmp	r0, #0
 800b63e:	d1d9      	bne.n	800b5f4 <_strtod_l+0x73c>
 800b640:	e65d      	b.n	800b2fe <_strtod_l+0x446>
 800b642:	2e00      	cmp	r6, #0
 800b644:	dd07      	ble.n	800b656 <_strtod_l+0x79e>
 800b646:	4649      	mov	r1, r9
 800b648:	9805      	ldr	r0, [sp, #20]
 800b64a:	4632      	mov	r2, r6
 800b64c:	f7ff f9bc 	bl	800a9c8 <__lshift>
 800b650:	4681      	mov	r9, r0
 800b652:	2800      	cmp	r0, #0
 800b654:	d0d8      	beq.n	800b608 <_strtod_l+0x750>
 800b656:	2f00      	cmp	r7, #0
 800b658:	dd08      	ble.n	800b66c <_strtod_l+0x7b4>
 800b65a:	4641      	mov	r1, r8
 800b65c:	9805      	ldr	r0, [sp, #20]
 800b65e:	463a      	mov	r2, r7
 800b660:	f7ff f9b2 	bl	800a9c8 <__lshift>
 800b664:	4680      	mov	r8, r0
 800b666:	2800      	cmp	r0, #0
 800b668:	f43f ae49 	beq.w	800b2fe <_strtod_l+0x446>
 800b66c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b66e:	9805      	ldr	r0, [sp, #20]
 800b670:	464a      	mov	r2, r9
 800b672:	f7ff fa31 	bl	800aad8 <__mdiff>
 800b676:	4604      	mov	r4, r0
 800b678:	2800      	cmp	r0, #0
 800b67a:	f43f ae40 	beq.w	800b2fe <_strtod_l+0x446>
 800b67e:	68c3      	ldr	r3, [r0, #12]
 800b680:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b682:	2300      	movs	r3, #0
 800b684:	60c3      	str	r3, [r0, #12]
 800b686:	4641      	mov	r1, r8
 800b688:	f7ff fa0a 	bl	800aaa0 <__mcmp>
 800b68c:	2800      	cmp	r0, #0
 800b68e:	da45      	bge.n	800b71c <_strtod_l+0x864>
 800b690:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b692:	ea53 030a 	orrs.w	r3, r3, sl
 800b696:	d16b      	bne.n	800b770 <_strtod_l+0x8b8>
 800b698:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d167      	bne.n	800b770 <_strtod_l+0x8b8>
 800b6a0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b6a4:	0d1b      	lsrs	r3, r3, #20
 800b6a6:	051b      	lsls	r3, r3, #20
 800b6a8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b6ac:	d960      	bls.n	800b770 <_strtod_l+0x8b8>
 800b6ae:	6963      	ldr	r3, [r4, #20]
 800b6b0:	b913      	cbnz	r3, 800b6b8 <_strtod_l+0x800>
 800b6b2:	6923      	ldr	r3, [r4, #16]
 800b6b4:	2b01      	cmp	r3, #1
 800b6b6:	dd5b      	ble.n	800b770 <_strtod_l+0x8b8>
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	9805      	ldr	r0, [sp, #20]
 800b6be:	f7ff f983 	bl	800a9c8 <__lshift>
 800b6c2:	4641      	mov	r1, r8
 800b6c4:	4604      	mov	r4, r0
 800b6c6:	f7ff f9eb 	bl	800aaa0 <__mcmp>
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	dd50      	ble.n	800b770 <_strtod_l+0x8b8>
 800b6ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b6d2:	9a08      	ldr	r2, [sp, #32]
 800b6d4:	0d1b      	lsrs	r3, r3, #20
 800b6d6:	051b      	lsls	r3, r3, #20
 800b6d8:	2a00      	cmp	r2, #0
 800b6da:	d06a      	beq.n	800b7b2 <_strtod_l+0x8fa>
 800b6dc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b6e0:	d867      	bhi.n	800b7b2 <_strtod_l+0x8fa>
 800b6e2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b6e6:	f67f ae9d 	bls.w	800b424 <_strtod_l+0x56c>
 800b6ea:	4b0a      	ldr	r3, [pc, #40]	@ (800b714 <_strtod_l+0x85c>)
 800b6ec:	4650      	mov	r0, sl
 800b6ee:	4659      	mov	r1, fp
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	f7f4 ff91 	bl	8000618 <__aeabi_dmul>
 800b6f6:	4b08      	ldr	r3, [pc, #32]	@ (800b718 <_strtod_l+0x860>)
 800b6f8:	400b      	ands	r3, r1
 800b6fa:	4682      	mov	sl, r0
 800b6fc:	468b      	mov	fp, r1
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	f47f ae08 	bne.w	800b314 <_strtod_l+0x45c>
 800b704:	9a05      	ldr	r2, [sp, #20]
 800b706:	2322      	movs	r3, #34	@ 0x22
 800b708:	6013      	str	r3, [r2, #0]
 800b70a:	e603      	b.n	800b314 <_strtod_l+0x45c>
 800b70c:	0800d8e0 	.word	0x0800d8e0
 800b710:	fffffc02 	.word	0xfffffc02
 800b714:	39500000 	.word	0x39500000
 800b718:	7ff00000 	.word	0x7ff00000
 800b71c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b720:	d165      	bne.n	800b7ee <_strtod_l+0x936>
 800b722:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b724:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b728:	b35a      	cbz	r2, 800b782 <_strtod_l+0x8ca>
 800b72a:	4a9f      	ldr	r2, [pc, #636]	@ (800b9a8 <_strtod_l+0xaf0>)
 800b72c:	4293      	cmp	r3, r2
 800b72e:	d12b      	bne.n	800b788 <_strtod_l+0x8d0>
 800b730:	9b08      	ldr	r3, [sp, #32]
 800b732:	4651      	mov	r1, sl
 800b734:	b303      	cbz	r3, 800b778 <_strtod_l+0x8c0>
 800b736:	4b9d      	ldr	r3, [pc, #628]	@ (800b9ac <_strtod_l+0xaf4>)
 800b738:	465a      	mov	r2, fp
 800b73a:	4013      	ands	r3, r2
 800b73c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b740:	f04f 32ff 	mov.w	r2, #4294967295
 800b744:	d81b      	bhi.n	800b77e <_strtod_l+0x8c6>
 800b746:	0d1b      	lsrs	r3, r3, #20
 800b748:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b74c:	fa02 f303 	lsl.w	r3, r2, r3
 800b750:	4299      	cmp	r1, r3
 800b752:	d119      	bne.n	800b788 <_strtod_l+0x8d0>
 800b754:	4b96      	ldr	r3, [pc, #600]	@ (800b9b0 <_strtod_l+0xaf8>)
 800b756:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b758:	429a      	cmp	r2, r3
 800b75a:	d102      	bne.n	800b762 <_strtod_l+0x8aa>
 800b75c:	3101      	adds	r1, #1
 800b75e:	f43f adce 	beq.w	800b2fe <_strtod_l+0x446>
 800b762:	4b92      	ldr	r3, [pc, #584]	@ (800b9ac <_strtod_l+0xaf4>)
 800b764:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b766:	401a      	ands	r2, r3
 800b768:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b76c:	f04f 0a00 	mov.w	sl, #0
 800b770:	9b08      	ldr	r3, [sp, #32]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1b9      	bne.n	800b6ea <_strtod_l+0x832>
 800b776:	e5cd      	b.n	800b314 <_strtod_l+0x45c>
 800b778:	f04f 33ff 	mov.w	r3, #4294967295
 800b77c:	e7e8      	b.n	800b750 <_strtod_l+0x898>
 800b77e:	4613      	mov	r3, r2
 800b780:	e7e6      	b.n	800b750 <_strtod_l+0x898>
 800b782:	ea53 030a 	orrs.w	r3, r3, sl
 800b786:	d0a2      	beq.n	800b6ce <_strtod_l+0x816>
 800b788:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b78a:	b1db      	cbz	r3, 800b7c4 <_strtod_l+0x90c>
 800b78c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b78e:	4213      	tst	r3, r2
 800b790:	d0ee      	beq.n	800b770 <_strtod_l+0x8b8>
 800b792:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b794:	9a08      	ldr	r2, [sp, #32]
 800b796:	4650      	mov	r0, sl
 800b798:	4659      	mov	r1, fp
 800b79a:	b1bb      	cbz	r3, 800b7cc <_strtod_l+0x914>
 800b79c:	f7ff fb6e 	bl	800ae7c <sulp>
 800b7a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7a4:	ec53 2b10 	vmov	r2, r3, d0
 800b7a8:	f7f4 fd80 	bl	80002ac <__adddf3>
 800b7ac:	4682      	mov	sl, r0
 800b7ae:	468b      	mov	fp, r1
 800b7b0:	e7de      	b.n	800b770 <_strtod_l+0x8b8>
 800b7b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b7b6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b7ba:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b7be:	f04f 3aff 	mov.w	sl, #4294967295
 800b7c2:	e7d5      	b.n	800b770 <_strtod_l+0x8b8>
 800b7c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b7c6:	ea13 0f0a 	tst.w	r3, sl
 800b7ca:	e7e1      	b.n	800b790 <_strtod_l+0x8d8>
 800b7cc:	f7ff fb56 	bl	800ae7c <sulp>
 800b7d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b7d4:	ec53 2b10 	vmov	r2, r3, d0
 800b7d8:	f7f4 fd66 	bl	80002a8 <__aeabi_dsub>
 800b7dc:	2200      	movs	r2, #0
 800b7de:	2300      	movs	r3, #0
 800b7e0:	4682      	mov	sl, r0
 800b7e2:	468b      	mov	fp, r1
 800b7e4:	f7f5 f980 	bl	8000ae8 <__aeabi_dcmpeq>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	d0c1      	beq.n	800b770 <_strtod_l+0x8b8>
 800b7ec:	e61a      	b.n	800b424 <_strtod_l+0x56c>
 800b7ee:	4641      	mov	r1, r8
 800b7f0:	4620      	mov	r0, r4
 800b7f2:	f7ff facd 	bl	800ad90 <__ratio>
 800b7f6:	ec57 6b10 	vmov	r6, r7, d0
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b800:	4630      	mov	r0, r6
 800b802:	4639      	mov	r1, r7
 800b804:	f7f5 f984 	bl	8000b10 <__aeabi_dcmple>
 800b808:	2800      	cmp	r0, #0
 800b80a:	d06f      	beq.n	800b8ec <_strtod_l+0xa34>
 800b80c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d17a      	bne.n	800b908 <_strtod_l+0xa50>
 800b812:	f1ba 0f00 	cmp.w	sl, #0
 800b816:	d158      	bne.n	800b8ca <_strtod_l+0xa12>
 800b818:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b81a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d15a      	bne.n	800b8d8 <_strtod_l+0xa20>
 800b822:	4b64      	ldr	r3, [pc, #400]	@ (800b9b4 <_strtod_l+0xafc>)
 800b824:	2200      	movs	r2, #0
 800b826:	4630      	mov	r0, r6
 800b828:	4639      	mov	r1, r7
 800b82a:	f7f5 f967 	bl	8000afc <__aeabi_dcmplt>
 800b82e:	2800      	cmp	r0, #0
 800b830:	d159      	bne.n	800b8e6 <_strtod_l+0xa2e>
 800b832:	4630      	mov	r0, r6
 800b834:	4639      	mov	r1, r7
 800b836:	4b60      	ldr	r3, [pc, #384]	@ (800b9b8 <_strtod_l+0xb00>)
 800b838:	2200      	movs	r2, #0
 800b83a:	f7f4 feed 	bl	8000618 <__aeabi_dmul>
 800b83e:	4606      	mov	r6, r0
 800b840:	460f      	mov	r7, r1
 800b842:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b846:	9606      	str	r6, [sp, #24]
 800b848:	9307      	str	r3, [sp, #28]
 800b84a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b84e:	4d57      	ldr	r5, [pc, #348]	@ (800b9ac <_strtod_l+0xaf4>)
 800b850:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b856:	401d      	ands	r5, r3
 800b858:	4b58      	ldr	r3, [pc, #352]	@ (800b9bc <_strtod_l+0xb04>)
 800b85a:	429d      	cmp	r5, r3
 800b85c:	f040 80b2 	bne.w	800b9c4 <_strtod_l+0xb0c>
 800b860:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b862:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b866:	ec4b ab10 	vmov	d0, sl, fp
 800b86a:	f7ff f9c9 	bl	800ac00 <__ulp>
 800b86e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b872:	ec51 0b10 	vmov	r0, r1, d0
 800b876:	f7f4 fecf 	bl	8000618 <__aeabi_dmul>
 800b87a:	4652      	mov	r2, sl
 800b87c:	465b      	mov	r3, fp
 800b87e:	f7f4 fd15 	bl	80002ac <__adddf3>
 800b882:	460b      	mov	r3, r1
 800b884:	4949      	ldr	r1, [pc, #292]	@ (800b9ac <_strtod_l+0xaf4>)
 800b886:	4a4e      	ldr	r2, [pc, #312]	@ (800b9c0 <_strtod_l+0xb08>)
 800b888:	4019      	ands	r1, r3
 800b88a:	4291      	cmp	r1, r2
 800b88c:	4682      	mov	sl, r0
 800b88e:	d942      	bls.n	800b916 <_strtod_l+0xa5e>
 800b890:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b892:	4b47      	ldr	r3, [pc, #284]	@ (800b9b0 <_strtod_l+0xaf8>)
 800b894:	429a      	cmp	r2, r3
 800b896:	d103      	bne.n	800b8a0 <_strtod_l+0x9e8>
 800b898:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b89a:	3301      	adds	r3, #1
 800b89c:	f43f ad2f 	beq.w	800b2fe <_strtod_l+0x446>
 800b8a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b9b0 <_strtod_l+0xaf8>
 800b8a4:	f04f 3aff 	mov.w	sl, #4294967295
 800b8a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b8aa:	9805      	ldr	r0, [sp, #20]
 800b8ac:	f7fe fe7c 	bl	800a5a8 <_Bfree>
 800b8b0:	9805      	ldr	r0, [sp, #20]
 800b8b2:	4649      	mov	r1, r9
 800b8b4:	f7fe fe78 	bl	800a5a8 <_Bfree>
 800b8b8:	9805      	ldr	r0, [sp, #20]
 800b8ba:	4641      	mov	r1, r8
 800b8bc:	f7fe fe74 	bl	800a5a8 <_Bfree>
 800b8c0:	9805      	ldr	r0, [sp, #20]
 800b8c2:	4621      	mov	r1, r4
 800b8c4:	f7fe fe70 	bl	800a5a8 <_Bfree>
 800b8c8:	e619      	b.n	800b4fe <_strtod_l+0x646>
 800b8ca:	f1ba 0f01 	cmp.w	sl, #1
 800b8ce:	d103      	bne.n	800b8d8 <_strtod_l+0xa20>
 800b8d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f43f ada6 	beq.w	800b424 <_strtod_l+0x56c>
 800b8d8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b988 <_strtod_l+0xad0>
 800b8dc:	4f35      	ldr	r7, [pc, #212]	@ (800b9b4 <_strtod_l+0xafc>)
 800b8de:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b8e2:	2600      	movs	r6, #0
 800b8e4:	e7b1      	b.n	800b84a <_strtod_l+0x992>
 800b8e6:	4f34      	ldr	r7, [pc, #208]	@ (800b9b8 <_strtod_l+0xb00>)
 800b8e8:	2600      	movs	r6, #0
 800b8ea:	e7aa      	b.n	800b842 <_strtod_l+0x98a>
 800b8ec:	4b32      	ldr	r3, [pc, #200]	@ (800b9b8 <_strtod_l+0xb00>)
 800b8ee:	4630      	mov	r0, r6
 800b8f0:	4639      	mov	r1, r7
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f7f4 fe90 	bl	8000618 <__aeabi_dmul>
 800b8f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8fa:	4606      	mov	r6, r0
 800b8fc:	460f      	mov	r7, r1
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d09f      	beq.n	800b842 <_strtod_l+0x98a>
 800b902:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b906:	e7a0      	b.n	800b84a <_strtod_l+0x992>
 800b908:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b990 <_strtod_l+0xad8>
 800b90c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b910:	ec57 6b17 	vmov	r6, r7, d7
 800b914:	e799      	b.n	800b84a <_strtod_l+0x992>
 800b916:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b91a:	9b08      	ldr	r3, [sp, #32]
 800b91c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800b920:	2b00      	cmp	r3, #0
 800b922:	d1c1      	bne.n	800b8a8 <_strtod_l+0x9f0>
 800b924:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b928:	0d1b      	lsrs	r3, r3, #20
 800b92a:	051b      	lsls	r3, r3, #20
 800b92c:	429d      	cmp	r5, r3
 800b92e:	d1bb      	bne.n	800b8a8 <_strtod_l+0x9f0>
 800b930:	4630      	mov	r0, r6
 800b932:	4639      	mov	r1, r7
 800b934:	f7f5 f9d0 	bl	8000cd8 <__aeabi_d2lz>
 800b938:	f7f4 fe40 	bl	80005bc <__aeabi_l2d>
 800b93c:	4602      	mov	r2, r0
 800b93e:	460b      	mov	r3, r1
 800b940:	4630      	mov	r0, r6
 800b942:	4639      	mov	r1, r7
 800b944:	f7f4 fcb0 	bl	80002a8 <__aeabi_dsub>
 800b948:	460b      	mov	r3, r1
 800b94a:	4602      	mov	r2, r0
 800b94c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b950:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b954:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b956:	ea46 060a 	orr.w	r6, r6, sl
 800b95a:	431e      	orrs	r6, r3
 800b95c:	d06f      	beq.n	800ba3e <_strtod_l+0xb86>
 800b95e:	a30e      	add	r3, pc, #56	@ (adr r3, 800b998 <_strtod_l+0xae0>)
 800b960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b964:	f7f5 f8ca 	bl	8000afc <__aeabi_dcmplt>
 800b968:	2800      	cmp	r0, #0
 800b96a:	f47f acd3 	bne.w	800b314 <_strtod_l+0x45c>
 800b96e:	a30c      	add	r3, pc, #48	@ (adr r3, 800b9a0 <_strtod_l+0xae8>)
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b978:	f7f5 f8de 	bl	8000b38 <__aeabi_dcmpgt>
 800b97c:	2800      	cmp	r0, #0
 800b97e:	d093      	beq.n	800b8a8 <_strtod_l+0x9f0>
 800b980:	e4c8      	b.n	800b314 <_strtod_l+0x45c>
 800b982:	bf00      	nop
 800b984:	f3af 8000 	nop.w
 800b988:	00000000 	.word	0x00000000
 800b98c:	bff00000 	.word	0xbff00000
 800b990:	00000000 	.word	0x00000000
 800b994:	3ff00000 	.word	0x3ff00000
 800b998:	94a03595 	.word	0x94a03595
 800b99c:	3fdfffff 	.word	0x3fdfffff
 800b9a0:	35afe535 	.word	0x35afe535
 800b9a4:	3fe00000 	.word	0x3fe00000
 800b9a8:	000fffff 	.word	0x000fffff
 800b9ac:	7ff00000 	.word	0x7ff00000
 800b9b0:	7fefffff 	.word	0x7fefffff
 800b9b4:	3ff00000 	.word	0x3ff00000
 800b9b8:	3fe00000 	.word	0x3fe00000
 800b9bc:	7fe00000 	.word	0x7fe00000
 800b9c0:	7c9fffff 	.word	0x7c9fffff
 800b9c4:	9b08      	ldr	r3, [sp, #32]
 800b9c6:	b323      	cbz	r3, 800ba12 <_strtod_l+0xb5a>
 800b9c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b9cc:	d821      	bhi.n	800ba12 <_strtod_l+0xb5a>
 800b9ce:	a328      	add	r3, pc, #160	@ (adr r3, 800ba70 <_strtod_l+0xbb8>)
 800b9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d4:	4630      	mov	r0, r6
 800b9d6:	4639      	mov	r1, r7
 800b9d8:	f7f5 f89a 	bl	8000b10 <__aeabi_dcmple>
 800b9dc:	b1a0      	cbz	r0, 800ba08 <_strtod_l+0xb50>
 800b9de:	4639      	mov	r1, r7
 800b9e0:	4630      	mov	r0, r6
 800b9e2:	f7f5 f8f1 	bl	8000bc8 <__aeabi_d2uiz>
 800b9e6:	2801      	cmp	r0, #1
 800b9e8:	bf38      	it	cc
 800b9ea:	2001      	movcc	r0, #1
 800b9ec:	f7f4 fd9a 	bl	8000524 <__aeabi_ui2d>
 800b9f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b9f2:	4606      	mov	r6, r0
 800b9f4:	460f      	mov	r7, r1
 800b9f6:	b9fb      	cbnz	r3, 800ba38 <_strtod_l+0xb80>
 800b9f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b9fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800b9fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800ba00:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ba04:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ba08:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ba0a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ba0e:	1b5b      	subs	r3, r3, r5
 800ba10:	9311      	str	r3, [sp, #68]	@ 0x44
 800ba12:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ba16:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ba1a:	f7ff f8f1 	bl	800ac00 <__ulp>
 800ba1e:	4650      	mov	r0, sl
 800ba20:	ec53 2b10 	vmov	r2, r3, d0
 800ba24:	4659      	mov	r1, fp
 800ba26:	f7f4 fdf7 	bl	8000618 <__aeabi_dmul>
 800ba2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ba2e:	f7f4 fc3d 	bl	80002ac <__adddf3>
 800ba32:	4682      	mov	sl, r0
 800ba34:	468b      	mov	fp, r1
 800ba36:	e770      	b.n	800b91a <_strtod_l+0xa62>
 800ba38:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ba3c:	e7e0      	b.n	800ba00 <_strtod_l+0xb48>
 800ba3e:	a30e      	add	r3, pc, #56	@ (adr r3, 800ba78 <_strtod_l+0xbc0>)
 800ba40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba44:	f7f5 f85a 	bl	8000afc <__aeabi_dcmplt>
 800ba48:	e798      	b.n	800b97c <_strtod_l+0xac4>
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba4e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ba50:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ba52:	6013      	str	r3, [r2, #0]
 800ba54:	f7ff ba6d 	b.w	800af32 <_strtod_l+0x7a>
 800ba58:	2a65      	cmp	r2, #101	@ 0x65
 800ba5a:	f43f ab68 	beq.w	800b12e <_strtod_l+0x276>
 800ba5e:	2a45      	cmp	r2, #69	@ 0x45
 800ba60:	f43f ab65 	beq.w	800b12e <_strtod_l+0x276>
 800ba64:	2301      	movs	r3, #1
 800ba66:	f7ff bba0 	b.w	800b1aa <_strtod_l+0x2f2>
 800ba6a:	bf00      	nop
 800ba6c:	f3af 8000 	nop.w
 800ba70:	ffc00000 	.word	0xffc00000
 800ba74:	41dfffff 	.word	0x41dfffff
 800ba78:	94a03595 	.word	0x94a03595
 800ba7c:	3fcfffff 	.word	0x3fcfffff

0800ba80 <_strtod_r>:
 800ba80:	4b01      	ldr	r3, [pc, #4]	@ (800ba88 <_strtod_r+0x8>)
 800ba82:	f7ff ba19 	b.w	800aeb8 <_strtod_l>
 800ba86:	bf00      	nop
 800ba88:	200000c0 	.word	0x200000c0

0800ba8c <_strtol_l.isra.0>:
 800ba8c:	2b24      	cmp	r3, #36	@ 0x24
 800ba8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba92:	4686      	mov	lr, r0
 800ba94:	4690      	mov	r8, r2
 800ba96:	d801      	bhi.n	800ba9c <_strtol_l.isra.0+0x10>
 800ba98:	2b01      	cmp	r3, #1
 800ba9a:	d106      	bne.n	800baaa <_strtol_l.isra.0+0x1e>
 800ba9c:	f7fd fda2 	bl	80095e4 <__errno>
 800baa0:	2316      	movs	r3, #22
 800baa2:	6003      	str	r3, [r0, #0]
 800baa4:	2000      	movs	r0, #0
 800baa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800baaa:	4834      	ldr	r0, [pc, #208]	@ (800bb7c <_strtol_l.isra.0+0xf0>)
 800baac:	460d      	mov	r5, r1
 800baae:	462a      	mov	r2, r5
 800bab0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bab4:	5d06      	ldrb	r6, [r0, r4]
 800bab6:	f016 0608 	ands.w	r6, r6, #8
 800baba:	d1f8      	bne.n	800baae <_strtol_l.isra.0+0x22>
 800babc:	2c2d      	cmp	r4, #45	@ 0x2d
 800babe:	d110      	bne.n	800bae2 <_strtol_l.isra.0+0x56>
 800bac0:	782c      	ldrb	r4, [r5, #0]
 800bac2:	2601      	movs	r6, #1
 800bac4:	1c95      	adds	r5, r2, #2
 800bac6:	f033 0210 	bics.w	r2, r3, #16
 800baca:	d115      	bne.n	800baf8 <_strtol_l.isra.0+0x6c>
 800bacc:	2c30      	cmp	r4, #48	@ 0x30
 800bace:	d10d      	bne.n	800baec <_strtol_l.isra.0+0x60>
 800bad0:	782a      	ldrb	r2, [r5, #0]
 800bad2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bad6:	2a58      	cmp	r2, #88	@ 0x58
 800bad8:	d108      	bne.n	800baec <_strtol_l.isra.0+0x60>
 800bada:	786c      	ldrb	r4, [r5, #1]
 800badc:	3502      	adds	r5, #2
 800bade:	2310      	movs	r3, #16
 800bae0:	e00a      	b.n	800baf8 <_strtol_l.isra.0+0x6c>
 800bae2:	2c2b      	cmp	r4, #43	@ 0x2b
 800bae4:	bf04      	itt	eq
 800bae6:	782c      	ldrbeq	r4, [r5, #0]
 800bae8:	1c95      	addeq	r5, r2, #2
 800baea:	e7ec      	b.n	800bac6 <_strtol_l.isra.0+0x3a>
 800baec:	2b00      	cmp	r3, #0
 800baee:	d1f6      	bne.n	800bade <_strtol_l.isra.0+0x52>
 800baf0:	2c30      	cmp	r4, #48	@ 0x30
 800baf2:	bf14      	ite	ne
 800baf4:	230a      	movne	r3, #10
 800baf6:	2308      	moveq	r3, #8
 800baf8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800bafc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bb00:	2200      	movs	r2, #0
 800bb02:	fbbc f9f3 	udiv	r9, ip, r3
 800bb06:	4610      	mov	r0, r2
 800bb08:	fb03 ca19 	mls	sl, r3, r9, ip
 800bb0c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bb10:	2f09      	cmp	r7, #9
 800bb12:	d80f      	bhi.n	800bb34 <_strtol_l.isra.0+0xa8>
 800bb14:	463c      	mov	r4, r7
 800bb16:	42a3      	cmp	r3, r4
 800bb18:	dd1b      	ble.n	800bb52 <_strtol_l.isra.0+0xc6>
 800bb1a:	1c57      	adds	r7, r2, #1
 800bb1c:	d007      	beq.n	800bb2e <_strtol_l.isra.0+0xa2>
 800bb1e:	4581      	cmp	r9, r0
 800bb20:	d314      	bcc.n	800bb4c <_strtol_l.isra.0+0xc0>
 800bb22:	d101      	bne.n	800bb28 <_strtol_l.isra.0+0x9c>
 800bb24:	45a2      	cmp	sl, r4
 800bb26:	db11      	blt.n	800bb4c <_strtol_l.isra.0+0xc0>
 800bb28:	fb00 4003 	mla	r0, r0, r3, r4
 800bb2c:	2201      	movs	r2, #1
 800bb2e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb32:	e7eb      	b.n	800bb0c <_strtol_l.isra.0+0x80>
 800bb34:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bb38:	2f19      	cmp	r7, #25
 800bb3a:	d801      	bhi.n	800bb40 <_strtol_l.isra.0+0xb4>
 800bb3c:	3c37      	subs	r4, #55	@ 0x37
 800bb3e:	e7ea      	b.n	800bb16 <_strtol_l.isra.0+0x8a>
 800bb40:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bb44:	2f19      	cmp	r7, #25
 800bb46:	d804      	bhi.n	800bb52 <_strtol_l.isra.0+0xc6>
 800bb48:	3c57      	subs	r4, #87	@ 0x57
 800bb4a:	e7e4      	b.n	800bb16 <_strtol_l.isra.0+0x8a>
 800bb4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb50:	e7ed      	b.n	800bb2e <_strtol_l.isra.0+0xa2>
 800bb52:	1c53      	adds	r3, r2, #1
 800bb54:	d108      	bne.n	800bb68 <_strtol_l.isra.0+0xdc>
 800bb56:	2322      	movs	r3, #34	@ 0x22
 800bb58:	f8ce 3000 	str.w	r3, [lr]
 800bb5c:	4660      	mov	r0, ip
 800bb5e:	f1b8 0f00 	cmp.w	r8, #0
 800bb62:	d0a0      	beq.n	800baa6 <_strtol_l.isra.0+0x1a>
 800bb64:	1e69      	subs	r1, r5, #1
 800bb66:	e006      	b.n	800bb76 <_strtol_l.isra.0+0xea>
 800bb68:	b106      	cbz	r6, 800bb6c <_strtol_l.isra.0+0xe0>
 800bb6a:	4240      	negs	r0, r0
 800bb6c:	f1b8 0f00 	cmp.w	r8, #0
 800bb70:	d099      	beq.n	800baa6 <_strtol_l.isra.0+0x1a>
 800bb72:	2a00      	cmp	r2, #0
 800bb74:	d1f6      	bne.n	800bb64 <_strtol_l.isra.0+0xd8>
 800bb76:	f8c8 1000 	str.w	r1, [r8]
 800bb7a:	e794      	b.n	800baa6 <_strtol_l.isra.0+0x1a>
 800bb7c:	0800d909 	.word	0x0800d909

0800bb80 <_strtol_r>:
 800bb80:	f7ff bf84 	b.w	800ba8c <_strtol_l.isra.0>

0800bb84 <__ssputs_r>:
 800bb84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb88:	688e      	ldr	r6, [r1, #8]
 800bb8a:	461f      	mov	r7, r3
 800bb8c:	42be      	cmp	r6, r7
 800bb8e:	680b      	ldr	r3, [r1, #0]
 800bb90:	4682      	mov	sl, r0
 800bb92:	460c      	mov	r4, r1
 800bb94:	4690      	mov	r8, r2
 800bb96:	d82d      	bhi.n	800bbf4 <__ssputs_r+0x70>
 800bb98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bba0:	d026      	beq.n	800bbf0 <__ssputs_r+0x6c>
 800bba2:	6965      	ldr	r5, [r4, #20]
 800bba4:	6909      	ldr	r1, [r1, #16]
 800bba6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bbaa:	eba3 0901 	sub.w	r9, r3, r1
 800bbae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bbb2:	1c7b      	adds	r3, r7, #1
 800bbb4:	444b      	add	r3, r9
 800bbb6:	106d      	asrs	r5, r5, #1
 800bbb8:	429d      	cmp	r5, r3
 800bbba:	bf38      	it	cc
 800bbbc:	461d      	movcc	r5, r3
 800bbbe:	0553      	lsls	r3, r2, #21
 800bbc0:	d527      	bpl.n	800bc12 <__ssputs_r+0x8e>
 800bbc2:	4629      	mov	r1, r5
 800bbc4:	f7fe fc24 	bl	800a410 <_malloc_r>
 800bbc8:	4606      	mov	r6, r0
 800bbca:	b360      	cbz	r0, 800bc26 <__ssputs_r+0xa2>
 800bbcc:	6921      	ldr	r1, [r4, #16]
 800bbce:	464a      	mov	r2, r9
 800bbd0:	f7fd fd3d 	bl	800964e <memcpy>
 800bbd4:	89a3      	ldrh	r3, [r4, #12]
 800bbd6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bbda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bbde:	81a3      	strh	r3, [r4, #12]
 800bbe0:	6126      	str	r6, [r4, #16]
 800bbe2:	6165      	str	r5, [r4, #20]
 800bbe4:	444e      	add	r6, r9
 800bbe6:	eba5 0509 	sub.w	r5, r5, r9
 800bbea:	6026      	str	r6, [r4, #0]
 800bbec:	60a5      	str	r5, [r4, #8]
 800bbee:	463e      	mov	r6, r7
 800bbf0:	42be      	cmp	r6, r7
 800bbf2:	d900      	bls.n	800bbf6 <__ssputs_r+0x72>
 800bbf4:	463e      	mov	r6, r7
 800bbf6:	6820      	ldr	r0, [r4, #0]
 800bbf8:	4632      	mov	r2, r6
 800bbfa:	4641      	mov	r1, r8
 800bbfc:	f000 fefb 	bl	800c9f6 <memmove>
 800bc00:	68a3      	ldr	r3, [r4, #8]
 800bc02:	1b9b      	subs	r3, r3, r6
 800bc04:	60a3      	str	r3, [r4, #8]
 800bc06:	6823      	ldr	r3, [r4, #0]
 800bc08:	4433      	add	r3, r6
 800bc0a:	6023      	str	r3, [r4, #0]
 800bc0c:	2000      	movs	r0, #0
 800bc0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc12:	462a      	mov	r2, r5
 800bc14:	f001 fac1 	bl	800d19a <_realloc_r>
 800bc18:	4606      	mov	r6, r0
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d1e0      	bne.n	800bbe0 <__ssputs_r+0x5c>
 800bc1e:	6921      	ldr	r1, [r4, #16]
 800bc20:	4650      	mov	r0, sl
 800bc22:	f7fe fb81 	bl	800a328 <_free_r>
 800bc26:	230c      	movs	r3, #12
 800bc28:	f8ca 3000 	str.w	r3, [sl]
 800bc2c:	89a3      	ldrh	r3, [r4, #12]
 800bc2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc32:	81a3      	strh	r3, [r4, #12]
 800bc34:	f04f 30ff 	mov.w	r0, #4294967295
 800bc38:	e7e9      	b.n	800bc0e <__ssputs_r+0x8a>
	...

0800bc3c <_svfiprintf_r>:
 800bc3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc40:	4698      	mov	r8, r3
 800bc42:	898b      	ldrh	r3, [r1, #12]
 800bc44:	061b      	lsls	r3, r3, #24
 800bc46:	b09d      	sub	sp, #116	@ 0x74
 800bc48:	4607      	mov	r7, r0
 800bc4a:	460d      	mov	r5, r1
 800bc4c:	4614      	mov	r4, r2
 800bc4e:	d510      	bpl.n	800bc72 <_svfiprintf_r+0x36>
 800bc50:	690b      	ldr	r3, [r1, #16]
 800bc52:	b973      	cbnz	r3, 800bc72 <_svfiprintf_r+0x36>
 800bc54:	2140      	movs	r1, #64	@ 0x40
 800bc56:	f7fe fbdb 	bl	800a410 <_malloc_r>
 800bc5a:	6028      	str	r0, [r5, #0]
 800bc5c:	6128      	str	r0, [r5, #16]
 800bc5e:	b930      	cbnz	r0, 800bc6e <_svfiprintf_r+0x32>
 800bc60:	230c      	movs	r3, #12
 800bc62:	603b      	str	r3, [r7, #0]
 800bc64:	f04f 30ff 	mov.w	r0, #4294967295
 800bc68:	b01d      	add	sp, #116	@ 0x74
 800bc6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc6e:	2340      	movs	r3, #64	@ 0x40
 800bc70:	616b      	str	r3, [r5, #20]
 800bc72:	2300      	movs	r3, #0
 800bc74:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc76:	2320      	movs	r3, #32
 800bc78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc80:	2330      	movs	r3, #48	@ 0x30
 800bc82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be20 <_svfiprintf_r+0x1e4>
 800bc86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc8a:	f04f 0901 	mov.w	r9, #1
 800bc8e:	4623      	mov	r3, r4
 800bc90:	469a      	mov	sl, r3
 800bc92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc96:	b10a      	cbz	r2, 800bc9c <_svfiprintf_r+0x60>
 800bc98:	2a25      	cmp	r2, #37	@ 0x25
 800bc9a:	d1f9      	bne.n	800bc90 <_svfiprintf_r+0x54>
 800bc9c:	ebba 0b04 	subs.w	fp, sl, r4
 800bca0:	d00b      	beq.n	800bcba <_svfiprintf_r+0x7e>
 800bca2:	465b      	mov	r3, fp
 800bca4:	4622      	mov	r2, r4
 800bca6:	4629      	mov	r1, r5
 800bca8:	4638      	mov	r0, r7
 800bcaa:	f7ff ff6b 	bl	800bb84 <__ssputs_r>
 800bcae:	3001      	adds	r0, #1
 800bcb0:	f000 80a7 	beq.w	800be02 <_svfiprintf_r+0x1c6>
 800bcb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcb6:	445a      	add	r2, fp
 800bcb8:	9209      	str	r2, [sp, #36]	@ 0x24
 800bcba:	f89a 3000 	ldrb.w	r3, [sl]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	f000 809f 	beq.w	800be02 <_svfiprintf_r+0x1c6>
 800bcc4:	2300      	movs	r3, #0
 800bcc6:	f04f 32ff 	mov.w	r2, #4294967295
 800bcca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bcce:	f10a 0a01 	add.w	sl, sl, #1
 800bcd2:	9304      	str	r3, [sp, #16]
 800bcd4:	9307      	str	r3, [sp, #28]
 800bcd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bcda:	931a      	str	r3, [sp, #104]	@ 0x68
 800bcdc:	4654      	mov	r4, sl
 800bcde:	2205      	movs	r2, #5
 800bce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bce4:	484e      	ldr	r0, [pc, #312]	@ (800be20 <_svfiprintf_r+0x1e4>)
 800bce6:	f7f4 fa83 	bl	80001f0 <memchr>
 800bcea:	9a04      	ldr	r2, [sp, #16]
 800bcec:	b9d8      	cbnz	r0, 800bd26 <_svfiprintf_r+0xea>
 800bcee:	06d0      	lsls	r0, r2, #27
 800bcf0:	bf44      	itt	mi
 800bcf2:	2320      	movmi	r3, #32
 800bcf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bcf8:	0711      	lsls	r1, r2, #28
 800bcfa:	bf44      	itt	mi
 800bcfc:	232b      	movmi	r3, #43	@ 0x2b
 800bcfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd02:	f89a 3000 	ldrb.w	r3, [sl]
 800bd06:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd08:	d015      	beq.n	800bd36 <_svfiprintf_r+0xfa>
 800bd0a:	9a07      	ldr	r2, [sp, #28]
 800bd0c:	4654      	mov	r4, sl
 800bd0e:	2000      	movs	r0, #0
 800bd10:	f04f 0c0a 	mov.w	ip, #10
 800bd14:	4621      	mov	r1, r4
 800bd16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd1a:	3b30      	subs	r3, #48	@ 0x30
 800bd1c:	2b09      	cmp	r3, #9
 800bd1e:	d94b      	bls.n	800bdb8 <_svfiprintf_r+0x17c>
 800bd20:	b1b0      	cbz	r0, 800bd50 <_svfiprintf_r+0x114>
 800bd22:	9207      	str	r2, [sp, #28]
 800bd24:	e014      	b.n	800bd50 <_svfiprintf_r+0x114>
 800bd26:	eba0 0308 	sub.w	r3, r0, r8
 800bd2a:	fa09 f303 	lsl.w	r3, r9, r3
 800bd2e:	4313      	orrs	r3, r2
 800bd30:	9304      	str	r3, [sp, #16]
 800bd32:	46a2      	mov	sl, r4
 800bd34:	e7d2      	b.n	800bcdc <_svfiprintf_r+0xa0>
 800bd36:	9b03      	ldr	r3, [sp, #12]
 800bd38:	1d19      	adds	r1, r3, #4
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	9103      	str	r1, [sp, #12]
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	bfbb      	ittet	lt
 800bd42:	425b      	neglt	r3, r3
 800bd44:	f042 0202 	orrlt.w	r2, r2, #2
 800bd48:	9307      	strge	r3, [sp, #28]
 800bd4a:	9307      	strlt	r3, [sp, #28]
 800bd4c:	bfb8      	it	lt
 800bd4e:	9204      	strlt	r2, [sp, #16]
 800bd50:	7823      	ldrb	r3, [r4, #0]
 800bd52:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd54:	d10a      	bne.n	800bd6c <_svfiprintf_r+0x130>
 800bd56:	7863      	ldrb	r3, [r4, #1]
 800bd58:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd5a:	d132      	bne.n	800bdc2 <_svfiprintf_r+0x186>
 800bd5c:	9b03      	ldr	r3, [sp, #12]
 800bd5e:	1d1a      	adds	r2, r3, #4
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	9203      	str	r2, [sp, #12]
 800bd64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd68:	3402      	adds	r4, #2
 800bd6a:	9305      	str	r3, [sp, #20]
 800bd6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800be30 <_svfiprintf_r+0x1f4>
 800bd70:	7821      	ldrb	r1, [r4, #0]
 800bd72:	2203      	movs	r2, #3
 800bd74:	4650      	mov	r0, sl
 800bd76:	f7f4 fa3b 	bl	80001f0 <memchr>
 800bd7a:	b138      	cbz	r0, 800bd8c <_svfiprintf_r+0x150>
 800bd7c:	9b04      	ldr	r3, [sp, #16]
 800bd7e:	eba0 000a 	sub.w	r0, r0, sl
 800bd82:	2240      	movs	r2, #64	@ 0x40
 800bd84:	4082      	lsls	r2, r0
 800bd86:	4313      	orrs	r3, r2
 800bd88:	3401      	adds	r4, #1
 800bd8a:	9304      	str	r3, [sp, #16]
 800bd8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd90:	4824      	ldr	r0, [pc, #144]	@ (800be24 <_svfiprintf_r+0x1e8>)
 800bd92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd96:	2206      	movs	r2, #6
 800bd98:	f7f4 fa2a 	bl	80001f0 <memchr>
 800bd9c:	2800      	cmp	r0, #0
 800bd9e:	d036      	beq.n	800be0e <_svfiprintf_r+0x1d2>
 800bda0:	4b21      	ldr	r3, [pc, #132]	@ (800be28 <_svfiprintf_r+0x1ec>)
 800bda2:	bb1b      	cbnz	r3, 800bdec <_svfiprintf_r+0x1b0>
 800bda4:	9b03      	ldr	r3, [sp, #12]
 800bda6:	3307      	adds	r3, #7
 800bda8:	f023 0307 	bic.w	r3, r3, #7
 800bdac:	3308      	adds	r3, #8
 800bdae:	9303      	str	r3, [sp, #12]
 800bdb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdb2:	4433      	add	r3, r6
 800bdb4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdb6:	e76a      	b.n	800bc8e <_svfiprintf_r+0x52>
 800bdb8:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdbc:	460c      	mov	r4, r1
 800bdbe:	2001      	movs	r0, #1
 800bdc0:	e7a8      	b.n	800bd14 <_svfiprintf_r+0xd8>
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	3401      	adds	r4, #1
 800bdc6:	9305      	str	r3, [sp, #20]
 800bdc8:	4619      	mov	r1, r3
 800bdca:	f04f 0c0a 	mov.w	ip, #10
 800bdce:	4620      	mov	r0, r4
 800bdd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bdd4:	3a30      	subs	r2, #48	@ 0x30
 800bdd6:	2a09      	cmp	r2, #9
 800bdd8:	d903      	bls.n	800bde2 <_svfiprintf_r+0x1a6>
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d0c6      	beq.n	800bd6c <_svfiprintf_r+0x130>
 800bdde:	9105      	str	r1, [sp, #20]
 800bde0:	e7c4      	b.n	800bd6c <_svfiprintf_r+0x130>
 800bde2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bde6:	4604      	mov	r4, r0
 800bde8:	2301      	movs	r3, #1
 800bdea:	e7f0      	b.n	800bdce <_svfiprintf_r+0x192>
 800bdec:	ab03      	add	r3, sp, #12
 800bdee:	9300      	str	r3, [sp, #0]
 800bdf0:	462a      	mov	r2, r5
 800bdf2:	4b0e      	ldr	r3, [pc, #56]	@ (800be2c <_svfiprintf_r+0x1f0>)
 800bdf4:	a904      	add	r1, sp, #16
 800bdf6:	4638      	mov	r0, r7
 800bdf8:	f7fc faba 	bl	8008370 <_printf_float>
 800bdfc:	1c42      	adds	r2, r0, #1
 800bdfe:	4606      	mov	r6, r0
 800be00:	d1d6      	bne.n	800bdb0 <_svfiprintf_r+0x174>
 800be02:	89ab      	ldrh	r3, [r5, #12]
 800be04:	065b      	lsls	r3, r3, #25
 800be06:	f53f af2d 	bmi.w	800bc64 <_svfiprintf_r+0x28>
 800be0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be0c:	e72c      	b.n	800bc68 <_svfiprintf_r+0x2c>
 800be0e:	ab03      	add	r3, sp, #12
 800be10:	9300      	str	r3, [sp, #0]
 800be12:	462a      	mov	r2, r5
 800be14:	4b05      	ldr	r3, [pc, #20]	@ (800be2c <_svfiprintf_r+0x1f0>)
 800be16:	a904      	add	r1, sp, #16
 800be18:	4638      	mov	r0, r7
 800be1a:	f7fc fd41 	bl	80088a0 <_printf_i>
 800be1e:	e7ed      	b.n	800bdfc <_svfiprintf_r+0x1c0>
 800be20:	0800d6e7 	.word	0x0800d6e7
 800be24:	0800d6f1 	.word	0x0800d6f1
 800be28:	08008371 	.word	0x08008371
 800be2c:	0800bb85 	.word	0x0800bb85
 800be30:	0800d6ed 	.word	0x0800d6ed

0800be34 <_sungetc_r>:
 800be34:	b538      	push	{r3, r4, r5, lr}
 800be36:	1c4b      	adds	r3, r1, #1
 800be38:	4614      	mov	r4, r2
 800be3a:	d103      	bne.n	800be44 <_sungetc_r+0x10>
 800be3c:	f04f 35ff 	mov.w	r5, #4294967295
 800be40:	4628      	mov	r0, r5
 800be42:	bd38      	pop	{r3, r4, r5, pc}
 800be44:	8993      	ldrh	r3, [r2, #12]
 800be46:	f023 0320 	bic.w	r3, r3, #32
 800be4a:	8193      	strh	r3, [r2, #12]
 800be4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800be4e:	6852      	ldr	r2, [r2, #4]
 800be50:	b2cd      	uxtb	r5, r1
 800be52:	b18b      	cbz	r3, 800be78 <_sungetc_r+0x44>
 800be54:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800be56:	4293      	cmp	r3, r2
 800be58:	dd08      	ble.n	800be6c <_sungetc_r+0x38>
 800be5a:	6823      	ldr	r3, [r4, #0]
 800be5c:	1e5a      	subs	r2, r3, #1
 800be5e:	6022      	str	r2, [r4, #0]
 800be60:	f803 5c01 	strb.w	r5, [r3, #-1]
 800be64:	6863      	ldr	r3, [r4, #4]
 800be66:	3301      	adds	r3, #1
 800be68:	6063      	str	r3, [r4, #4]
 800be6a:	e7e9      	b.n	800be40 <_sungetc_r+0xc>
 800be6c:	4621      	mov	r1, r4
 800be6e:	f000 fd88 	bl	800c982 <__submore>
 800be72:	2800      	cmp	r0, #0
 800be74:	d0f1      	beq.n	800be5a <_sungetc_r+0x26>
 800be76:	e7e1      	b.n	800be3c <_sungetc_r+0x8>
 800be78:	6921      	ldr	r1, [r4, #16]
 800be7a:	6823      	ldr	r3, [r4, #0]
 800be7c:	b151      	cbz	r1, 800be94 <_sungetc_r+0x60>
 800be7e:	4299      	cmp	r1, r3
 800be80:	d208      	bcs.n	800be94 <_sungetc_r+0x60>
 800be82:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800be86:	42a9      	cmp	r1, r5
 800be88:	d104      	bne.n	800be94 <_sungetc_r+0x60>
 800be8a:	3b01      	subs	r3, #1
 800be8c:	3201      	adds	r2, #1
 800be8e:	6023      	str	r3, [r4, #0]
 800be90:	6062      	str	r2, [r4, #4]
 800be92:	e7d5      	b.n	800be40 <_sungetc_r+0xc>
 800be94:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800be98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be9c:	6363      	str	r3, [r4, #52]	@ 0x34
 800be9e:	2303      	movs	r3, #3
 800bea0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800bea2:	4623      	mov	r3, r4
 800bea4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bea8:	6023      	str	r3, [r4, #0]
 800beaa:	2301      	movs	r3, #1
 800beac:	e7dc      	b.n	800be68 <_sungetc_r+0x34>

0800beae <__ssrefill_r>:
 800beae:	b510      	push	{r4, lr}
 800beb0:	460c      	mov	r4, r1
 800beb2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800beb4:	b169      	cbz	r1, 800bed2 <__ssrefill_r+0x24>
 800beb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800beba:	4299      	cmp	r1, r3
 800bebc:	d001      	beq.n	800bec2 <__ssrefill_r+0x14>
 800bebe:	f7fe fa33 	bl	800a328 <_free_r>
 800bec2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bec4:	6063      	str	r3, [r4, #4]
 800bec6:	2000      	movs	r0, #0
 800bec8:	6360      	str	r0, [r4, #52]	@ 0x34
 800beca:	b113      	cbz	r3, 800bed2 <__ssrefill_r+0x24>
 800becc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800bece:	6023      	str	r3, [r4, #0]
 800bed0:	bd10      	pop	{r4, pc}
 800bed2:	6923      	ldr	r3, [r4, #16]
 800bed4:	6023      	str	r3, [r4, #0]
 800bed6:	2300      	movs	r3, #0
 800bed8:	6063      	str	r3, [r4, #4]
 800beda:	89a3      	ldrh	r3, [r4, #12]
 800bedc:	f043 0320 	orr.w	r3, r3, #32
 800bee0:	81a3      	strh	r3, [r4, #12]
 800bee2:	f04f 30ff 	mov.w	r0, #4294967295
 800bee6:	e7f3      	b.n	800bed0 <__ssrefill_r+0x22>

0800bee8 <__ssvfiscanf_r>:
 800bee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800beec:	460c      	mov	r4, r1
 800beee:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800bef2:	2100      	movs	r1, #0
 800bef4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800bef8:	49a6      	ldr	r1, [pc, #664]	@ (800c194 <__ssvfiscanf_r+0x2ac>)
 800befa:	91a0      	str	r1, [sp, #640]	@ 0x280
 800befc:	f10d 0804 	add.w	r8, sp, #4
 800bf00:	49a5      	ldr	r1, [pc, #660]	@ (800c198 <__ssvfiscanf_r+0x2b0>)
 800bf02:	4fa6      	ldr	r7, [pc, #664]	@ (800c19c <__ssvfiscanf_r+0x2b4>)
 800bf04:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800bf08:	4606      	mov	r6, r0
 800bf0a:	91a1      	str	r1, [sp, #644]	@ 0x284
 800bf0c:	9300      	str	r3, [sp, #0]
 800bf0e:	f892 9000 	ldrb.w	r9, [r2]
 800bf12:	f1b9 0f00 	cmp.w	r9, #0
 800bf16:	f000 8158 	beq.w	800c1ca <__ssvfiscanf_r+0x2e2>
 800bf1a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800bf1e:	f013 0308 	ands.w	r3, r3, #8
 800bf22:	f102 0501 	add.w	r5, r2, #1
 800bf26:	d019      	beq.n	800bf5c <__ssvfiscanf_r+0x74>
 800bf28:	6863      	ldr	r3, [r4, #4]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	dd0f      	ble.n	800bf4e <__ssvfiscanf_r+0x66>
 800bf2e:	6823      	ldr	r3, [r4, #0]
 800bf30:	781a      	ldrb	r2, [r3, #0]
 800bf32:	5cba      	ldrb	r2, [r7, r2]
 800bf34:	0712      	lsls	r2, r2, #28
 800bf36:	d401      	bmi.n	800bf3c <__ssvfiscanf_r+0x54>
 800bf38:	462a      	mov	r2, r5
 800bf3a:	e7e8      	b.n	800bf0e <__ssvfiscanf_r+0x26>
 800bf3c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800bf3e:	3201      	adds	r2, #1
 800bf40:	9245      	str	r2, [sp, #276]	@ 0x114
 800bf42:	6862      	ldr	r2, [r4, #4]
 800bf44:	3301      	adds	r3, #1
 800bf46:	3a01      	subs	r2, #1
 800bf48:	6062      	str	r2, [r4, #4]
 800bf4a:	6023      	str	r3, [r4, #0]
 800bf4c:	e7ec      	b.n	800bf28 <__ssvfiscanf_r+0x40>
 800bf4e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bf50:	4621      	mov	r1, r4
 800bf52:	4630      	mov	r0, r6
 800bf54:	4798      	blx	r3
 800bf56:	2800      	cmp	r0, #0
 800bf58:	d0e9      	beq.n	800bf2e <__ssvfiscanf_r+0x46>
 800bf5a:	e7ed      	b.n	800bf38 <__ssvfiscanf_r+0x50>
 800bf5c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800bf60:	f040 8085 	bne.w	800c06e <__ssvfiscanf_r+0x186>
 800bf64:	9341      	str	r3, [sp, #260]	@ 0x104
 800bf66:	9343      	str	r3, [sp, #268]	@ 0x10c
 800bf68:	7853      	ldrb	r3, [r2, #1]
 800bf6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf6c:	bf02      	ittt	eq
 800bf6e:	2310      	moveq	r3, #16
 800bf70:	1c95      	addeq	r5, r2, #2
 800bf72:	9341      	streq	r3, [sp, #260]	@ 0x104
 800bf74:	220a      	movs	r2, #10
 800bf76:	46aa      	mov	sl, r5
 800bf78:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800bf7c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800bf80:	2b09      	cmp	r3, #9
 800bf82:	d91e      	bls.n	800bfc2 <__ssvfiscanf_r+0xda>
 800bf84:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800c1a0 <__ssvfiscanf_r+0x2b8>
 800bf88:	2203      	movs	r2, #3
 800bf8a:	4658      	mov	r0, fp
 800bf8c:	f7f4 f930 	bl	80001f0 <memchr>
 800bf90:	b138      	cbz	r0, 800bfa2 <__ssvfiscanf_r+0xba>
 800bf92:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bf94:	eba0 000b 	sub.w	r0, r0, fp
 800bf98:	2301      	movs	r3, #1
 800bf9a:	4083      	lsls	r3, r0
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	9341      	str	r3, [sp, #260]	@ 0x104
 800bfa0:	4655      	mov	r5, sl
 800bfa2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bfa6:	2b78      	cmp	r3, #120	@ 0x78
 800bfa8:	d806      	bhi.n	800bfb8 <__ssvfiscanf_r+0xd0>
 800bfaa:	2b57      	cmp	r3, #87	@ 0x57
 800bfac:	d810      	bhi.n	800bfd0 <__ssvfiscanf_r+0xe8>
 800bfae:	2b25      	cmp	r3, #37	@ 0x25
 800bfb0:	d05d      	beq.n	800c06e <__ssvfiscanf_r+0x186>
 800bfb2:	d857      	bhi.n	800c064 <__ssvfiscanf_r+0x17c>
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d075      	beq.n	800c0a4 <__ssvfiscanf_r+0x1bc>
 800bfb8:	2303      	movs	r3, #3
 800bfba:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bfbc:	230a      	movs	r3, #10
 800bfbe:	9342      	str	r3, [sp, #264]	@ 0x108
 800bfc0:	e088      	b.n	800c0d4 <__ssvfiscanf_r+0x1ec>
 800bfc2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800bfc4:	fb02 1103 	mla	r1, r2, r3, r1
 800bfc8:	3930      	subs	r1, #48	@ 0x30
 800bfca:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bfcc:	4655      	mov	r5, sl
 800bfce:	e7d2      	b.n	800bf76 <__ssvfiscanf_r+0x8e>
 800bfd0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800bfd4:	2a20      	cmp	r2, #32
 800bfd6:	d8ef      	bhi.n	800bfb8 <__ssvfiscanf_r+0xd0>
 800bfd8:	a101      	add	r1, pc, #4	@ (adr r1, 800bfe0 <__ssvfiscanf_r+0xf8>)
 800bfda:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bfde:	bf00      	nop
 800bfe0:	0800c0b3 	.word	0x0800c0b3
 800bfe4:	0800bfb9 	.word	0x0800bfb9
 800bfe8:	0800bfb9 	.word	0x0800bfb9
 800bfec:	0800c10d 	.word	0x0800c10d
 800bff0:	0800bfb9 	.word	0x0800bfb9
 800bff4:	0800bfb9 	.word	0x0800bfb9
 800bff8:	0800bfb9 	.word	0x0800bfb9
 800bffc:	0800bfb9 	.word	0x0800bfb9
 800c000:	0800bfb9 	.word	0x0800bfb9
 800c004:	0800bfb9 	.word	0x0800bfb9
 800c008:	0800bfb9 	.word	0x0800bfb9
 800c00c:	0800c123 	.word	0x0800c123
 800c010:	0800c109 	.word	0x0800c109
 800c014:	0800c06b 	.word	0x0800c06b
 800c018:	0800c06b 	.word	0x0800c06b
 800c01c:	0800c06b 	.word	0x0800c06b
 800c020:	0800bfb9 	.word	0x0800bfb9
 800c024:	0800c0c5 	.word	0x0800c0c5
 800c028:	0800bfb9 	.word	0x0800bfb9
 800c02c:	0800bfb9 	.word	0x0800bfb9
 800c030:	0800bfb9 	.word	0x0800bfb9
 800c034:	0800bfb9 	.word	0x0800bfb9
 800c038:	0800c133 	.word	0x0800c133
 800c03c:	0800c0cd 	.word	0x0800c0cd
 800c040:	0800c0ab 	.word	0x0800c0ab
 800c044:	0800bfb9 	.word	0x0800bfb9
 800c048:	0800bfb9 	.word	0x0800bfb9
 800c04c:	0800c12f 	.word	0x0800c12f
 800c050:	0800bfb9 	.word	0x0800bfb9
 800c054:	0800c109 	.word	0x0800c109
 800c058:	0800bfb9 	.word	0x0800bfb9
 800c05c:	0800bfb9 	.word	0x0800bfb9
 800c060:	0800c0b3 	.word	0x0800c0b3
 800c064:	3b45      	subs	r3, #69	@ 0x45
 800c066:	2b02      	cmp	r3, #2
 800c068:	d8a6      	bhi.n	800bfb8 <__ssvfiscanf_r+0xd0>
 800c06a:	2305      	movs	r3, #5
 800c06c:	e031      	b.n	800c0d2 <__ssvfiscanf_r+0x1ea>
 800c06e:	6863      	ldr	r3, [r4, #4]
 800c070:	2b00      	cmp	r3, #0
 800c072:	dd0d      	ble.n	800c090 <__ssvfiscanf_r+0x1a8>
 800c074:	6823      	ldr	r3, [r4, #0]
 800c076:	781a      	ldrb	r2, [r3, #0]
 800c078:	454a      	cmp	r2, r9
 800c07a:	f040 80a6 	bne.w	800c1ca <__ssvfiscanf_r+0x2e2>
 800c07e:	3301      	adds	r3, #1
 800c080:	6862      	ldr	r2, [r4, #4]
 800c082:	6023      	str	r3, [r4, #0]
 800c084:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c086:	3a01      	subs	r2, #1
 800c088:	3301      	adds	r3, #1
 800c08a:	6062      	str	r2, [r4, #4]
 800c08c:	9345      	str	r3, [sp, #276]	@ 0x114
 800c08e:	e753      	b.n	800bf38 <__ssvfiscanf_r+0x50>
 800c090:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c092:	4621      	mov	r1, r4
 800c094:	4630      	mov	r0, r6
 800c096:	4798      	blx	r3
 800c098:	2800      	cmp	r0, #0
 800c09a:	d0eb      	beq.n	800c074 <__ssvfiscanf_r+0x18c>
 800c09c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c09e:	2800      	cmp	r0, #0
 800c0a0:	f040 808b 	bne.w	800c1ba <__ssvfiscanf_r+0x2d2>
 800c0a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0a8:	e08b      	b.n	800c1c2 <__ssvfiscanf_r+0x2da>
 800c0aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c0ac:	f042 0220 	orr.w	r2, r2, #32
 800c0b0:	9241      	str	r2, [sp, #260]	@ 0x104
 800c0b2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c0b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c0b8:	9241      	str	r2, [sp, #260]	@ 0x104
 800c0ba:	2210      	movs	r2, #16
 800c0bc:	2b6e      	cmp	r3, #110	@ 0x6e
 800c0be:	9242      	str	r2, [sp, #264]	@ 0x108
 800c0c0:	d902      	bls.n	800c0c8 <__ssvfiscanf_r+0x1e0>
 800c0c2:	e005      	b.n	800c0d0 <__ssvfiscanf_r+0x1e8>
 800c0c4:	2300      	movs	r3, #0
 800c0c6:	9342      	str	r3, [sp, #264]	@ 0x108
 800c0c8:	2303      	movs	r3, #3
 800c0ca:	e002      	b.n	800c0d2 <__ssvfiscanf_r+0x1ea>
 800c0cc:	2308      	movs	r3, #8
 800c0ce:	9342      	str	r3, [sp, #264]	@ 0x108
 800c0d0:	2304      	movs	r3, #4
 800c0d2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c0d4:	6863      	ldr	r3, [r4, #4]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	dd39      	ble.n	800c14e <__ssvfiscanf_r+0x266>
 800c0da:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c0dc:	0659      	lsls	r1, r3, #25
 800c0de:	d404      	bmi.n	800c0ea <__ssvfiscanf_r+0x202>
 800c0e0:	6823      	ldr	r3, [r4, #0]
 800c0e2:	781a      	ldrb	r2, [r3, #0]
 800c0e4:	5cba      	ldrb	r2, [r7, r2]
 800c0e6:	0712      	lsls	r2, r2, #28
 800c0e8:	d438      	bmi.n	800c15c <__ssvfiscanf_r+0x274>
 800c0ea:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c0ec:	2b02      	cmp	r3, #2
 800c0ee:	dc47      	bgt.n	800c180 <__ssvfiscanf_r+0x298>
 800c0f0:	466b      	mov	r3, sp
 800c0f2:	4622      	mov	r2, r4
 800c0f4:	a941      	add	r1, sp, #260	@ 0x104
 800c0f6:	4630      	mov	r0, r6
 800c0f8:	f000 f9ae 	bl	800c458 <_scanf_chars>
 800c0fc:	2801      	cmp	r0, #1
 800c0fe:	d064      	beq.n	800c1ca <__ssvfiscanf_r+0x2e2>
 800c100:	2802      	cmp	r0, #2
 800c102:	f47f af19 	bne.w	800bf38 <__ssvfiscanf_r+0x50>
 800c106:	e7c9      	b.n	800c09c <__ssvfiscanf_r+0x1b4>
 800c108:	220a      	movs	r2, #10
 800c10a:	e7d7      	b.n	800c0bc <__ssvfiscanf_r+0x1d4>
 800c10c:	4629      	mov	r1, r5
 800c10e:	4640      	mov	r0, r8
 800c110:	f000 fbfe 	bl	800c910 <__sccl>
 800c114:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c11a:	9341      	str	r3, [sp, #260]	@ 0x104
 800c11c:	4605      	mov	r5, r0
 800c11e:	2301      	movs	r3, #1
 800c120:	e7d7      	b.n	800c0d2 <__ssvfiscanf_r+0x1ea>
 800c122:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c124:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c128:	9341      	str	r3, [sp, #260]	@ 0x104
 800c12a:	2300      	movs	r3, #0
 800c12c:	e7d1      	b.n	800c0d2 <__ssvfiscanf_r+0x1ea>
 800c12e:	2302      	movs	r3, #2
 800c130:	e7cf      	b.n	800c0d2 <__ssvfiscanf_r+0x1ea>
 800c132:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c134:	06c3      	lsls	r3, r0, #27
 800c136:	f53f aeff 	bmi.w	800bf38 <__ssvfiscanf_r+0x50>
 800c13a:	9b00      	ldr	r3, [sp, #0]
 800c13c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c13e:	1d19      	adds	r1, r3, #4
 800c140:	9100      	str	r1, [sp, #0]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	07c0      	lsls	r0, r0, #31
 800c146:	bf4c      	ite	mi
 800c148:	801a      	strhmi	r2, [r3, #0]
 800c14a:	601a      	strpl	r2, [r3, #0]
 800c14c:	e6f4      	b.n	800bf38 <__ssvfiscanf_r+0x50>
 800c14e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c150:	4621      	mov	r1, r4
 800c152:	4630      	mov	r0, r6
 800c154:	4798      	blx	r3
 800c156:	2800      	cmp	r0, #0
 800c158:	d0bf      	beq.n	800c0da <__ssvfiscanf_r+0x1f2>
 800c15a:	e79f      	b.n	800c09c <__ssvfiscanf_r+0x1b4>
 800c15c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c15e:	3201      	adds	r2, #1
 800c160:	9245      	str	r2, [sp, #276]	@ 0x114
 800c162:	6862      	ldr	r2, [r4, #4]
 800c164:	3a01      	subs	r2, #1
 800c166:	2a00      	cmp	r2, #0
 800c168:	6062      	str	r2, [r4, #4]
 800c16a:	dd02      	ble.n	800c172 <__ssvfiscanf_r+0x28a>
 800c16c:	3301      	adds	r3, #1
 800c16e:	6023      	str	r3, [r4, #0]
 800c170:	e7b6      	b.n	800c0e0 <__ssvfiscanf_r+0x1f8>
 800c172:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c174:	4621      	mov	r1, r4
 800c176:	4630      	mov	r0, r6
 800c178:	4798      	blx	r3
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d0b0      	beq.n	800c0e0 <__ssvfiscanf_r+0x1f8>
 800c17e:	e78d      	b.n	800c09c <__ssvfiscanf_r+0x1b4>
 800c180:	2b04      	cmp	r3, #4
 800c182:	dc0f      	bgt.n	800c1a4 <__ssvfiscanf_r+0x2bc>
 800c184:	466b      	mov	r3, sp
 800c186:	4622      	mov	r2, r4
 800c188:	a941      	add	r1, sp, #260	@ 0x104
 800c18a:	4630      	mov	r0, r6
 800c18c:	f000 f9be 	bl	800c50c <_scanf_i>
 800c190:	e7b4      	b.n	800c0fc <__ssvfiscanf_r+0x214>
 800c192:	bf00      	nop
 800c194:	0800be35 	.word	0x0800be35
 800c198:	0800beaf 	.word	0x0800beaf
 800c19c:	0800d909 	.word	0x0800d909
 800c1a0:	0800d6ed 	.word	0x0800d6ed
 800c1a4:	4b0a      	ldr	r3, [pc, #40]	@ (800c1d0 <__ssvfiscanf_r+0x2e8>)
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	f43f aec6 	beq.w	800bf38 <__ssvfiscanf_r+0x50>
 800c1ac:	466b      	mov	r3, sp
 800c1ae:	4622      	mov	r2, r4
 800c1b0:	a941      	add	r1, sp, #260	@ 0x104
 800c1b2:	4630      	mov	r0, r6
 800c1b4:	f7fc fc92 	bl	8008adc <_scanf_float>
 800c1b8:	e7a0      	b.n	800c0fc <__ssvfiscanf_r+0x214>
 800c1ba:	89a3      	ldrh	r3, [r4, #12]
 800c1bc:	065b      	lsls	r3, r3, #25
 800c1be:	f53f af71 	bmi.w	800c0a4 <__ssvfiscanf_r+0x1bc>
 800c1c2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800c1c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1ca:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c1cc:	e7f9      	b.n	800c1c2 <__ssvfiscanf_r+0x2da>
 800c1ce:	bf00      	nop
 800c1d0:	08008add 	.word	0x08008add

0800c1d4 <__sfputc_r>:
 800c1d4:	6893      	ldr	r3, [r2, #8]
 800c1d6:	3b01      	subs	r3, #1
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	b410      	push	{r4}
 800c1dc:	6093      	str	r3, [r2, #8]
 800c1de:	da08      	bge.n	800c1f2 <__sfputc_r+0x1e>
 800c1e0:	6994      	ldr	r4, [r2, #24]
 800c1e2:	42a3      	cmp	r3, r4
 800c1e4:	db01      	blt.n	800c1ea <__sfputc_r+0x16>
 800c1e6:	290a      	cmp	r1, #10
 800c1e8:	d103      	bne.n	800c1f2 <__sfputc_r+0x1e>
 800c1ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c1ee:	f7fd b8bb 	b.w	8009368 <__swbuf_r>
 800c1f2:	6813      	ldr	r3, [r2, #0]
 800c1f4:	1c58      	adds	r0, r3, #1
 800c1f6:	6010      	str	r0, [r2, #0]
 800c1f8:	7019      	strb	r1, [r3, #0]
 800c1fa:	4608      	mov	r0, r1
 800c1fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c200:	4770      	bx	lr

0800c202 <__sfputs_r>:
 800c202:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c204:	4606      	mov	r6, r0
 800c206:	460f      	mov	r7, r1
 800c208:	4614      	mov	r4, r2
 800c20a:	18d5      	adds	r5, r2, r3
 800c20c:	42ac      	cmp	r4, r5
 800c20e:	d101      	bne.n	800c214 <__sfputs_r+0x12>
 800c210:	2000      	movs	r0, #0
 800c212:	e007      	b.n	800c224 <__sfputs_r+0x22>
 800c214:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c218:	463a      	mov	r2, r7
 800c21a:	4630      	mov	r0, r6
 800c21c:	f7ff ffda 	bl	800c1d4 <__sfputc_r>
 800c220:	1c43      	adds	r3, r0, #1
 800c222:	d1f3      	bne.n	800c20c <__sfputs_r+0xa>
 800c224:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c228 <_vfiprintf_r>:
 800c228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c22c:	460d      	mov	r5, r1
 800c22e:	b09d      	sub	sp, #116	@ 0x74
 800c230:	4614      	mov	r4, r2
 800c232:	4698      	mov	r8, r3
 800c234:	4606      	mov	r6, r0
 800c236:	b118      	cbz	r0, 800c240 <_vfiprintf_r+0x18>
 800c238:	6a03      	ldr	r3, [r0, #32]
 800c23a:	b90b      	cbnz	r3, 800c240 <_vfiprintf_r+0x18>
 800c23c:	f7fc fee8 	bl	8009010 <__sinit>
 800c240:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c242:	07d9      	lsls	r1, r3, #31
 800c244:	d405      	bmi.n	800c252 <_vfiprintf_r+0x2a>
 800c246:	89ab      	ldrh	r3, [r5, #12]
 800c248:	059a      	lsls	r2, r3, #22
 800c24a:	d402      	bmi.n	800c252 <_vfiprintf_r+0x2a>
 800c24c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c24e:	f7fd f9f4 	bl	800963a <__retarget_lock_acquire_recursive>
 800c252:	89ab      	ldrh	r3, [r5, #12]
 800c254:	071b      	lsls	r3, r3, #28
 800c256:	d501      	bpl.n	800c25c <_vfiprintf_r+0x34>
 800c258:	692b      	ldr	r3, [r5, #16]
 800c25a:	b99b      	cbnz	r3, 800c284 <_vfiprintf_r+0x5c>
 800c25c:	4629      	mov	r1, r5
 800c25e:	4630      	mov	r0, r6
 800c260:	f7fd f8c0 	bl	80093e4 <__swsetup_r>
 800c264:	b170      	cbz	r0, 800c284 <_vfiprintf_r+0x5c>
 800c266:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c268:	07dc      	lsls	r4, r3, #31
 800c26a:	d504      	bpl.n	800c276 <_vfiprintf_r+0x4e>
 800c26c:	f04f 30ff 	mov.w	r0, #4294967295
 800c270:	b01d      	add	sp, #116	@ 0x74
 800c272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c276:	89ab      	ldrh	r3, [r5, #12]
 800c278:	0598      	lsls	r0, r3, #22
 800c27a:	d4f7      	bmi.n	800c26c <_vfiprintf_r+0x44>
 800c27c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c27e:	f7fd f9dd 	bl	800963c <__retarget_lock_release_recursive>
 800c282:	e7f3      	b.n	800c26c <_vfiprintf_r+0x44>
 800c284:	2300      	movs	r3, #0
 800c286:	9309      	str	r3, [sp, #36]	@ 0x24
 800c288:	2320      	movs	r3, #32
 800c28a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c28e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c292:	2330      	movs	r3, #48	@ 0x30
 800c294:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c444 <_vfiprintf_r+0x21c>
 800c298:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c29c:	f04f 0901 	mov.w	r9, #1
 800c2a0:	4623      	mov	r3, r4
 800c2a2:	469a      	mov	sl, r3
 800c2a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2a8:	b10a      	cbz	r2, 800c2ae <_vfiprintf_r+0x86>
 800c2aa:	2a25      	cmp	r2, #37	@ 0x25
 800c2ac:	d1f9      	bne.n	800c2a2 <_vfiprintf_r+0x7a>
 800c2ae:	ebba 0b04 	subs.w	fp, sl, r4
 800c2b2:	d00b      	beq.n	800c2cc <_vfiprintf_r+0xa4>
 800c2b4:	465b      	mov	r3, fp
 800c2b6:	4622      	mov	r2, r4
 800c2b8:	4629      	mov	r1, r5
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	f7ff ffa1 	bl	800c202 <__sfputs_r>
 800c2c0:	3001      	adds	r0, #1
 800c2c2:	f000 80a7 	beq.w	800c414 <_vfiprintf_r+0x1ec>
 800c2c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2c8:	445a      	add	r2, fp
 800c2ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2cc:	f89a 3000 	ldrb.w	r3, [sl]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	f000 809f 	beq.w	800c414 <_vfiprintf_r+0x1ec>
 800c2d6:	2300      	movs	r3, #0
 800c2d8:	f04f 32ff 	mov.w	r2, #4294967295
 800c2dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c2e0:	f10a 0a01 	add.w	sl, sl, #1
 800c2e4:	9304      	str	r3, [sp, #16]
 800c2e6:	9307      	str	r3, [sp, #28]
 800c2e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c2ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800c2ee:	4654      	mov	r4, sl
 800c2f0:	2205      	movs	r2, #5
 800c2f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2f6:	4853      	ldr	r0, [pc, #332]	@ (800c444 <_vfiprintf_r+0x21c>)
 800c2f8:	f7f3 ff7a 	bl	80001f0 <memchr>
 800c2fc:	9a04      	ldr	r2, [sp, #16]
 800c2fe:	b9d8      	cbnz	r0, 800c338 <_vfiprintf_r+0x110>
 800c300:	06d1      	lsls	r1, r2, #27
 800c302:	bf44      	itt	mi
 800c304:	2320      	movmi	r3, #32
 800c306:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c30a:	0713      	lsls	r3, r2, #28
 800c30c:	bf44      	itt	mi
 800c30e:	232b      	movmi	r3, #43	@ 0x2b
 800c310:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c314:	f89a 3000 	ldrb.w	r3, [sl]
 800c318:	2b2a      	cmp	r3, #42	@ 0x2a
 800c31a:	d015      	beq.n	800c348 <_vfiprintf_r+0x120>
 800c31c:	9a07      	ldr	r2, [sp, #28]
 800c31e:	4654      	mov	r4, sl
 800c320:	2000      	movs	r0, #0
 800c322:	f04f 0c0a 	mov.w	ip, #10
 800c326:	4621      	mov	r1, r4
 800c328:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c32c:	3b30      	subs	r3, #48	@ 0x30
 800c32e:	2b09      	cmp	r3, #9
 800c330:	d94b      	bls.n	800c3ca <_vfiprintf_r+0x1a2>
 800c332:	b1b0      	cbz	r0, 800c362 <_vfiprintf_r+0x13a>
 800c334:	9207      	str	r2, [sp, #28]
 800c336:	e014      	b.n	800c362 <_vfiprintf_r+0x13a>
 800c338:	eba0 0308 	sub.w	r3, r0, r8
 800c33c:	fa09 f303 	lsl.w	r3, r9, r3
 800c340:	4313      	orrs	r3, r2
 800c342:	9304      	str	r3, [sp, #16]
 800c344:	46a2      	mov	sl, r4
 800c346:	e7d2      	b.n	800c2ee <_vfiprintf_r+0xc6>
 800c348:	9b03      	ldr	r3, [sp, #12]
 800c34a:	1d19      	adds	r1, r3, #4
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	9103      	str	r1, [sp, #12]
 800c350:	2b00      	cmp	r3, #0
 800c352:	bfbb      	ittet	lt
 800c354:	425b      	neglt	r3, r3
 800c356:	f042 0202 	orrlt.w	r2, r2, #2
 800c35a:	9307      	strge	r3, [sp, #28]
 800c35c:	9307      	strlt	r3, [sp, #28]
 800c35e:	bfb8      	it	lt
 800c360:	9204      	strlt	r2, [sp, #16]
 800c362:	7823      	ldrb	r3, [r4, #0]
 800c364:	2b2e      	cmp	r3, #46	@ 0x2e
 800c366:	d10a      	bne.n	800c37e <_vfiprintf_r+0x156>
 800c368:	7863      	ldrb	r3, [r4, #1]
 800c36a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c36c:	d132      	bne.n	800c3d4 <_vfiprintf_r+0x1ac>
 800c36e:	9b03      	ldr	r3, [sp, #12]
 800c370:	1d1a      	adds	r2, r3, #4
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	9203      	str	r2, [sp, #12]
 800c376:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c37a:	3402      	adds	r4, #2
 800c37c:	9305      	str	r3, [sp, #20]
 800c37e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c454 <_vfiprintf_r+0x22c>
 800c382:	7821      	ldrb	r1, [r4, #0]
 800c384:	2203      	movs	r2, #3
 800c386:	4650      	mov	r0, sl
 800c388:	f7f3 ff32 	bl	80001f0 <memchr>
 800c38c:	b138      	cbz	r0, 800c39e <_vfiprintf_r+0x176>
 800c38e:	9b04      	ldr	r3, [sp, #16]
 800c390:	eba0 000a 	sub.w	r0, r0, sl
 800c394:	2240      	movs	r2, #64	@ 0x40
 800c396:	4082      	lsls	r2, r0
 800c398:	4313      	orrs	r3, r2
 800c39a:	3401      	adds	r4, #1
 800c39c:	9304      	str	r3, [sp, #16]
 800c39e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3a2:	4829      	ldr	r0, [pc, #164]	@ (800c448 <_vfiprintf_r+0x220>)
 800c3a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c3a8:	2206      	movs	r2, #6
 800c3aa:	f7f3 ff21 	bl	80001f0 <memchr>
 800c3ae:	2800      	cmp	r0, #0
 800c3b0:	d03f      	beq.n	800c432 <_vfiprintf_r+0x20a>
 800c3b2:	4b26      	ldr	r3, [pc, #152]	@ (800c44c <_vfiprintf_r+0x224>)
 800c3b4:	bb1b      	cbnz	r3, 800c3fe <_vfiprintf_r+0x1d6>
 800c3b6:	9b03      	ldr	r3, [sp, #12]
 800c3b8:	3307      	adds	r3, #7
 800c3ba:	f023 0307 	bic.w	r3, r3, #7
 800c3be:	3308      	adds	r3, #8
 800c3c0:	9303      	str	r3, [sp, #12]
 800c3c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3c4:	443b      	add	r3, r7
 800c3c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3c8:	e76a      	b.n	800c2a0 <_vfiprintf_r+0x78>
 800c3ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3ce:	460c      	mov	r4, r1
 800c3d0:	2001      	movs	r0, #1
 800c3d2:	e7a8      	b.n	800c326 <_vfiprintf_r+0xfe>
 800c3d4:	2300      	movs	r3, #0
 800c3d6:	3401      	adds	r4, #1
 800c3d8:	9305      	str	r3, [sp, #20]
 800c3da:	4619      	mov	r1, r3
 800c3dc:	f04f 0c0a 	mov.w	ip, #10
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c3e6:	3a30      	subs	r2, #48	@ 0x30
 800c3e8:	2a09      	cmp	r2, #9
 800c3ea:	d903      	bls.n	800c3f4 <_vfiprintf_r+0x1cc>
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d0c6      	beq.n	800c37e <_vfiprintf_r+0x156>
 800c3f0:	9105      	str	r1, [sp, #20]
 800c3f2:	e7c4      	b.n	800c37e <_vfiprintf_r+0x156>
 800c3f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	e7f0      	b.n	800c3e0 <_vfiprintf_r+0x1b8>
 800c3fe:	ab03      	add	r3, sp, #12
 800c400:	9300      	str	r3, [sp, #0]
 800c402:	462a      	mov	r2, r5
 800c404:	4b12      	ldr	r3, [pc, #72]	@ (800c450 <_vfiprintf_r+0x228>)
 800c406:	a904      	add	r1, sp, #16
 800c408:	4630      	mov	r0, r6
 800c40a:	f7fb ffb1 	bl	8008370 <_printf_float>
 800c40e:	4607      	mov	r7, r0
 800c410:	1c78      	adds	r0, r7, #1
 800c412:	d1d6      	bne.n	800c3c2 <_vfiprintf_r+0x19a>
 800c414:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c416:	07d9      	lsls	r1, r3, #31
 800c418:	d405      	bmi.n	800c426 <_vfiprintf_r+0x1fe>
 800c41a:	89ab      	ldrh	r3, [r5, #12]
 800c41c:	059a      	lsls	r2, r3, #22
 800c41e:	d402      	bmi.n	800c426 <_vfiprintf_r+0x1fe>
 800c420:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c422:	f7fd f90b 	bl	800963c <__retarget_lock_release_recursive>
 800c426:	89ab      	ldrh	r3, [r5, #12]
 800c428:	065b      	lsls	r3, r3, #25
 800c42a:	f53f af1f 	bmi.w	800c26c <_vfiprintf_r+0x44>
 800c42e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c430:	e71e      	b.n	800c270 <_vfiprintf_r+0x48>
 800c432:	ab03      	add	r3, sp, #12
 800c434:	9300      	str	r3, [sp, #0]
 800c436:	462a      	mov	r2, r5
 800c438:	4b05      	ldr	r3, [pc, #20]	@ (800c450 <_vfiprintf_r+0x228>)
 800c43a:	a904      	add	r1, sp, #16
 800c43c:	4630      	mov	r0, r6
 800c43e:	f7fc fa2f 	bl	80088a0 <_printf_i>
 800c442:	e7e4      	b.n	800c40e <_vfiprintf_r+0x1e6>
 800c444:	0800d6e7 	.word	0x0800d6e7
 800c448:	0800d6f1 	.word	0x0800d6f1
 800c44c:	08008371 	.word	0x08008371
 800c450:	0800c203 	.word	0x0800c203
 800c454:	0800d6ed 	.word	0x0800d6ed

0800c458 <_scanf_chars>:
 800c458:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c45c:	4615      	mov	r5, r2
 800c45e:	688a      	ldr	r2, [r1, #8]
 800c460:	4680      	mov	r8, r0
 800c462:	460c      	mov	r4, r1
 800c464:	b932      	cbnz	r2, 800c474 <_scanf_chars+0x1c>
 800c466:	698a      	ldr	r2, [r1, #24]
 800c468:	2a00      	cmp	r2, #0
 800c46a:	bf14      	ite	ne
 800c46c:	f04f 32ff 	movne.w	r2, #4294967295
 800c470:	2201      	moveq	r2, #1
 800c472:	608a      	str	r2, [r1, #8]
 800c474:	6822      	ldr	r2, [r4, #0]
 800c476:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c508 <_scanf_chars+0xb0>
 800c47a:	06d1      	lsls	r1, r2, #27
 800c47c:	bf5f      	itttt	pl
 800c47e:	681a      	ldrpl	r2, [r3, #0]
 800c480:	1d11      	addpl	r1, r2, #4
 800c482:	6019      	strpl	r1, [r3, #0]
 800c484:	6816      	ldrpl	r6, [r2, #0]
 800c486:	2700      	movs	r7, #0
 800c488:	69a0      	ldr	r0, [r4, #24]
 800c48a:	b188      	cbz	r0, 800c4b0 <_scanf_chars+0x58>
 800c48c:	2801      	cmp	r0, #1
 800c48e:	d107      	bne.n	800c4a0 <_scanf_chars+0x48>
 800c490:	682b      	ldr	r3, [r5, #0]
 800c492:	781a      	ldrb	r2, [r3, #0]
 800c494:	6963      	ldr	r3, [r4, #20]
 800c496:	5c9b      	ldrb	r3, [r3, r2]
 800c498:	b953      	cbnz	r3, 800c4b0 <_scanf_chars+0x58>
 800c49a:	2f00      	cmp	r7, #0
 800c49c:	d031      	beq.n	800c502 <_scanf_chars+0xaa>
 800c49e:	e022      	b.n	800c4e6 <_scanf_chars+0x8e>
 800c4a0:	2802      	cmp	r0, #2
 800c4a2:	d120      	bne.n	800c4e6 <_scanf_chars+0x8e>
 800c4a4:	682b      	ldr	r3, [r5, #0]
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c4ac:	071b      	lsls	r3, r3, #28
 800c4ae:	d41a      	bmi.n	800c4e6 <_scanf_chars+0x8e>
 800c4b0:	6823      	ldr	r3, [r4, #0]
 800c4b2:	06da      	lsls	r2, r3, #27
 800c4b4:	bf5e      	ittt	pl
 800c4b6:	682b      	ldrpl	r3, [r5, #0]
 800c4b8:	781b      	ldrbpl	r3, [r3, #0]
 800c4ba:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c4be:	682a      	ldr	r2, [r5, #0]
 800c4c0:	686b      	ldr	r3, [r5, #4]
 800c4c2:	3201      	adds	r2, #1
 800c4c4:	602a      	str	r2, [r5, #0]
 800c4c6:	68a2      	ldr	r2, [r4, #8]
 800c4c8:	3b01      	subs	r3, #1
 800c4ca:	3a01      	subs	r2, #1
 800c4cc:	606b      	str	r3, [r5, #4]
 800c4ce:	3701      	adds	r7, #1
 800c4d0:	60a2      	str	r2, [r4, #8]
 800c4d2:	b142      	cbz	r2, 800c4e6 <_scanf_chars+0x8e>
 800c4d4:	2b00      	cmp	r3, #0
 800c4d6:	dcd7      	bgt.n	800c488 <_scanf_chars+0x30>
 800c4d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c4dc:	4629      	mov	r1, r5
 800c4de:	4640      	mov	r0, r8
 800c4e0:	4798      	blx	r3
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	d0d0      	beq.n	800c488 <_scanf_chars+0x30>
 800c4e6:	6823      	ldr	r3, [r4, #0]
 800c4e8:	f013 0310 	ands.w	r3, r3, #16
 800c4ec:	d105      	bne.n	800c4fa <_scanf_chars+0xa2>
 800c4ee:	68e2      	ldr	r2, [r4, #12]
 800c4f0:	3201      	adds	r2, #1
 800c4f2:	60e2      	str	r2, [r4, #12]
 800c4f4:	69a2      	ldr	r2, [r4, #24]
 800c4f6:	b102      	cbz	r2, 800c4fa <_scanf_chars+0xa2>
 800c4f8:	7033      	strb	r3, [r6, #0]
 800c4fa:	6923      	ldr	r3, [r4, #16]
 800c4fc:	443b      	add	r3, r7
 800c4fe:	6123      	str	r3, [r4, #16]
 800c500:	2000      	movs	r0, #0
 800c502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c506:	bf00      	nop
 800c508:	0800d909 	.word	0x0800d909

0800c50c <_scanf_i>:
 800c50c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c510:	4698      	mov	r8, r3
 800c512:	4b74      	ldr	r3, [pc, #464]	@ (800c6e4 <_scanf_i+0x1d8>)
 800c514:	460c      	mov	r4, r1
 800c516:	4682      	mov	sl, r0
 800c518:	4616      	mov	r6, r2
 800c51a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c51e:	b087      	sub	sp, #28
 800c520:	ab03      	add	r3, sp, #12
 800c522:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c526:	4b70      	ldr	r3, [pc, #448]	@ (800c6e8 <_scanf_i+0x1dc>)
 800c528:	69a1      	ldr	r1, [r4, #24]
 800c52a:	4a70      	ldr	r2, [pc, #448]	@ (800c6ec <_scanf_i+0x1e0>)
 800c52c:	2903      	cmp	r1, #3
 800c52e:	bf08      	it	eq
 800c530:	461a      	moveq	r2, r3
 800c532:	68a3      	ldr	r3, [r4, #8]
 800c534:	9201      	str	r2, [sp, #4]
 800c536:	1e5a      	subs	r2, r3, #1
 800c538:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c53c:	bf88      	it	hi
 800c53e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c542:	4627      	mov	r7, r4
 800c544:	bf82      	ittt	hi
 800c546:	eb03 0905 	addhi.w	r9, r3, r5
 800c54a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c54e:	60a3      	strhi	r3, [r4, #8]
 800c550:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c554:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c558:	bf98      	it	ls
 800c55a:	f04f 0900 	movls.w	r9, #0
 800c55e:	6023      	str	r3, [r4, #0]
 800c560:	463d      	mov	r5, r7
 800c562:	f04f 0b00 	mov.w	fp, #0
 800c566:	6831      	ldr	r1, [r6, #0]
 800c568:	ab03      	add	r3, sp, #12
 800c56a:	7809      	ldrb	r1, [r1, #0]
 800c56c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c570:	2202      	movs	r2, #2
 800c572:	f7f3 fe3d 	bl	80001f0 <memchr>
 800c576:	b328      	cbz	r0, 800c5c4 <_scanf_i+0xb8>
 800c578:	f1bb 0f01 	cmp.w	fp, #1
 800c57c:	d159      	bne.n	800c632 <_scanf_i+0x126>
 800c57e:	6862      	ldr	r2, [r4, #4]
 800c580:	b92a      	cbnz	r2, 800c58e <_scanf_i+0x82>
 800c582:	6822      	ldr	r2, [r4, #0]
 800c584:	2108      	movs	r1, #8
 800c586:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c58a:	6061      	str	r1, [r4, #4]
 800c58c:	6022      	str	r2, [r4, #0]
 800c58e:	6822      	ldr	r2, [r4, #0]
 800c590:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c594:	6022      	str	r2, [r4, #0]
 800c596:	68a2      	ldr	r2, [r4, #8]
 800c598:	1e51      	subs	r1, r2, #1
 800c59a:	60a1      	str	r1, [r4, #8]
 800c59c:	b192      	cbz	r2, 800c5c4 <_scanf_i+0xb8>
 800c59e:	6832      	ldr	r2, [r6, #0]
 800c5a0:	1c51      	adds	r1, r2, #1
 800c5a2:	6031      	str	r1, [r6, #0]
 800c5a4:	7812      	ldrb	r2, [r2, #0]
 800c5a6:	f805 2b01 	strb.w	r2, [r5], #1
 800c5aa:	6872      	ldr	r2, [r6, #4]
 800c5ac:	3a01      	subs	r2, #1
 800c5ae:	2a00      	cmp	r2, #0
 800c5b0:	6072      	str	r2, [r6, #4]
 800c5b2:	dc07      	bgt.n	800c5c4 <_scanf_i+0xb8>
 800c5b4:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c5b8:	4631      	mov	r1, r6
 800c5ba:	4650      	mov	r0, sl
 800c5bc:	4790      	blx	r2
 800c5be:	2800      	cmp	r0, #0
 800c5c0:	f040 8085 	bne.w	800c6ce <_scanf_i+0x1c2>
 800c5c4:	f10b 0b01 	add.w	fp, fp, #1
 800c5c8:	f1bb 0f03 	cmp.w	fp, #3
 800c5cc:	d1cb      	bne.n	800c566 <_scanf_i+0x5a>
 800c5ce:	6863      	ldr	r3, [r4, #4]
 800c5d0:	b90b      	cbnz	r3, 800c5d6 <_scanf_i+0xca>
 800c5d2:	230a      	movs	r3, #10
 800c5d4:	6063      	str	r3, [r4, #4]
 800c5d6:	6863      	ldr	r3, [r4, #4]
 800c5d8:	4945      	ldr	r1, [pc, #276]	@ (800c6f0 <_scanf_i+0x1e4>)
 800c5da:	6960      	ldr	r0, [r4, #20]
 800c5dc:	1ac9      	subs	r1, r1, r3
 800c5de:	f000 f997 	bl	800c910 <__sccl>
 800c5e2:	f04f 0b00 	mov.w	fp, #0
 800c5e6:	68a3      	ldr	r3, [r4, #8]
 800c5e8:	6822      	ldr	r2, [r4, #0]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d03d      	beq.n	800c66a <_scanf_i+0x15e>
 800c5ee:	6831      	ldr	r1, [r6, #0]
 800c5f0:	6960      	ldr	r0, [r4, #20]
 800c5f2:	f891 c000 	ldrb.w	ip, [r1]
 800c5f6:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c5fa:	2800      	cmp	r0, #0
 800c5fc:	d035      	beq.n	800c66a <_scanf_i+0x15e>
 800c5fe:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c602:	d124      	bne.n	800c64e <_scanf_i+0x142>
 800c604:	0510      	lsls	r0, r2, #20
 800c606:	d522      	bpl.n	800c64e <_scanf_i+0x142>
 800c608:	f10b 0b01 	add.w	fp, fp, #1
 800c60c:	f1b9 0f00 	cmp.w	r9, #0
 800c610:	d003      	beq.n	800c61a <_scanf_i+0x10e>
 800c612:	3301      	adds	r3, #1
 800c614:	f109 39ff 	add.w	r9, r9, #4294967295
 800c618:	60a3      	str	r3, [r4, #8]
 800c61a:	6873      	ldr	r3, [r6, #4]
 800c61c:	3b01      	subs	r3, #1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	6073      	str	r3, [r6, #4]
 800c622:	dd1b      	ble.n	800c65c <_scanf_i+0x150>
 800c624:	6833      	ldr	r3, [r6, #0]
 800c626:	3301      	adds	r3, #1
 800c628:	6033      	str	r3, [r6, #0]
 800c62a:	68a3      	ldr	r3, [r4, #8]
 800c62c:	3b01      	subs	r3, #1
 800c62e:	60a3      	str	r3, [r4, #8]
 800c630:	e7d9      	b.n	800c5e6 <_scanf_i+0xda>
 800c632:	f1bb 0f02 	cmp.w	fp, #2
 800c636:	d1ae      	bne.n	800c596 <_scanf_i+0x8a>
 800c638:	6822      	ldr	r2, [r4, #0]
 800c63a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c63e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c642:	d1c4      	bne.n	800c5ce <_scanf_i+0xc2>
 800c644:	2110      	movs	r1, #16
 800c646:	6061      	str	r1, [r4, #4]
 800c648:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c64c:	e7a2      	b.n	800c594 <_scanf_i+0x88>
 800c64e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c652:	6022      	str	r2, [r4, #0]
 800c654:	780b      	ldrb	r3, [r1, #0]
 800c656:	f805 3b01 	strb.w	r3, [r5], #1
 800c65a:	e7de      	b.n	800c61a <_scanf_i+0x10e>
 800c65c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c660:	4631      	mov	r1, r6
 800c662:	4650      	mov	r0, sl
 800c664:	4798      	blx	r3
 800c666:	2800      	cmp	r0, #0
 800c668:	d0df      	beq.n	800c62a <_scanf_i+0x11e>
 800c66a:	6823      	ldr	r3, [r4, #0]
 800c66c:	05d9      	lsls	r1, r3, #23
 800c66e:	d50d      	bpl.n	800c68c <_scanf_i+0x180>
 800c670:	42bd      	cmp	r5, r7
 800c672:	d909      	bls.n	800c688 <_scanf_i+0x17c>
 800c674:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c678:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c67c:	4632      	mov	r2, r6
 800c67e:	4650      	mov	r0, sl
 800c680:	4798      	blx	r3
 800c682:	f105 39ff 	add.w	r9, r5, #4294967295
 800c686:	464d      	mov	r5, r9
 800c688:	42bd      	cmp	r5, r7
 800c68a:	d028      	beq.n	800c6de <_scanf_i+0x1d2>
 800c68c:	6822      	ldr	r2, [r4, #0]
 800c68e:	f012 0210 	ands.w	r2, r2, #16
 800c692:	d113      	bne.n	800c6bc <_scanf_i+0x1b0>
 800c694:	702a      	strb	r2, [r5, #0]
 800c696:	6863      	ldr	r3, [r4, #4]
 800c698:	9e01      	ldr	r6, [sp, #4]
 800c69a:	4639      	mov	r1, r7
 800c69c:	4650      	mov	r0, sl
 800c69e:	47b0      	blx	r6
 800c6a0:	f8d8 3000 	ldr.w	r3, [r8]
 800c6a4:	6821      	ldr	r1, [r4, #0]
 800c6a6:	1d1a      	adds	r2, r3, #4
 800c6a8:	f8c8 2000 	str.w	r2, [r8]
 800c6ac:	f011 0f20 	tst.w	r1, #32
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	d00f      	beq.n	800c6d4 <_scanf_i+0x1c8>
 800c6b4:	6018      	str	r0, [r3, #0]
 800c6b6:	68e3      	ldr	r3, [r4, #12]
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	60e3      	str	r3, [r4, #12]
 800c6bc:	6923      	ldr	r3, [r4, #16]
 800c6be:	1bed      	subs	r5, r5, r7
 800c6c0:	445d      	add	r5, fp
 800c6c2:	442b      	add	r3, r5
 800c6c4:	6123      	str	r3, [r4, #16]
 800c6c6:	2000      	movs	r0, #0
 800c6c8:	b007      	add	sp, #28
 800c6ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ce:	f04f 0b00 	mov.w	fp, #0
 800c6d2:	e7ca      	b.n	800c66a <_scanf_i+0x15e>
 800c6d4:	07ca      	lsls	r2, r1, #31
 800c6d6:	bf4c      	ite	mi
 800c6d8:	8018      	strhmi	r0, [r3, #0]
 800c6da:	6018      	strpl	r0, [r3, #0]
 800c6dc:	e7eb      	b.n	800c6b6 <_scanf_i+0x1aa>
 800c6de:	2001      	movs	r0, #1
 800c6e0:	e7f2      	b.n	800c6c8 <_scanf_i+0x1bc>
 800c6e2:	bf00      	nop
 800c6e4:	0800d544 	.word	0x0800d544
 800c6e8:	0800bb81 	.word	0x0800bb81
 800c6ec:	0800d2d5 	.word	0x0800d2d5
 800c6f0:	0800d708 	.word	0x0800d708

0800c6f4 <__sflush_r>:
 800c6f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6fc:	0716      	lsls	r6, r2, #28
 800c6fe:	4605      	mov	r5, r0
 800c700:	460c      	mov	r4, r1
 800c702:	d454      	bmi.n	800c7ae <__sflush_r+0xba>
 800c704:	684b      	ldr	r3, [r1, #4]
 800c706:	2b00      	cmp	r3, #0
 800c708:	dc02      	bgt.n	800c710 <__sflush_r+0x1c>
 800c70a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	dd48      	ble.n	800c7a2 <__sflush_r+0xae>
 800c710:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c712:	2e00      	cmp	r6, #0
 800c714:	d045      	beq.n	800c7a2 <__sflush_r+0xae>
 800c716:	2300      	movs	r3, #0
 800c718:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c71c:	682f      	ldr	r7, [r5, #0]
 800c71e:	6a21      	ldr	r1, [r4, #32]
 800c720:	602b      	str	r3, [r5, #0]
 800c722:	d030      	beq.n	800c786 <__sflush_r+0x92>
 800c724:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c726:	89a3      	ldrh	r3, [r4, #12]
 800c728:	0759      	lsls	r1, r3, #29
 800c72a:	d505      	bpl.n	800c738 <__sflush_r+0x44>
 800c72c:	6863      	ldr	r3, [r4, #4]
 800c72e:	1ad2      	subs	r2, r2, r3
 800c730:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c732:	b10b      	cbz	r3, 800c738 <__sflush_r+0x44>
 800c734:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c736:	1ad2      	subs	r2, r2, r3
 800c738:	2300      	movs	r3, #0
 800c73a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c73c:	6a21      	ldr	r1, [r4, #32]
 800c73e:	4628      	mov	r0, r5
 800c740:	47b0      	blx	r6
 800c742:	1c43      	adds	r3, r0, #1
 800c744:	89a3      	ldrh	r3, [r4, #12]
 800c746:	d106      	bne.n	800c756 <__sflush_r+0x62>
 800c748:	6829      	ldr	r1, [r5, #0]
 800c74a:	291d      	cmp	r1, #29
 800c74c:	d82b      	bhi.n	800c7a6 <__sflush_r+0xb2>
 800c74e:	4a2a      	ldr	r2, [pc, #168]	@ (800c7f8 <__sflush_r+0x104>)
 800c750:	40ca      	lsrs	r2, r1
 800c752:	07d6      	lsls	r6, r2, #31
 800c754:	d527      	bpl.n	800c7a6 <__sflush_r+0xb2>
 800c756:	2200      	movs	r2, #0
 800c758:	6062      	str	r2, [r4, #4]
 800c75a:	04d9      	lsls	r1, r3, #19
 800c75c:	6922      	ldr	r2, [r4, #16]
 800c75e:	6022      	str	r2, [r4, #0]
 800c760:	d504      	bpl.n	800c76c <__sflush_r+0x78>
 800c762:	1c42      	adds	r2, r0, #1
 800c764:	d101      	bne.n	800c76a <__sflush_r+0x76>
 800c766:	682b      	ldr	r3, [r5, #0]
 800c768:	b903      	cbnz	r3, 800c76c <__sflush_r+0x78>
 800c76a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c76c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c76e:	602f      	str	r7, [r5, #0]
 800c770:	b1b9      	cbz	r1, 800c7a2 <__sflush_r+0xae>
 800c772:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c776:	4299      	cmp	r1, r3
 800c778:	d002      	beq.n	800c780 <__sflush_r+0x8c>
 800c77a:	4628      	mov	r0, r5
 800c77c:	f7fd fdd4 	bl	800a328 <_free_r>
 800c780:	2300      	movs	r3, #0
 800c782:	6363      	str	r3, [r4, #52]	@ 0x34
 800c784:	e00d      	b.n	800c7a2 <__sflush_r+0xae>
 800c786:	2301      	movs	r3, #1
 800c788:	4628      	mov	r0, r5
 800c78a:	47b0      	blx	r6
 800c78c:	4602      	mov	r2, r0
 800c78e:	1c50      	adds	r0, r2, #1
 800c790:	d1c9      	bne.n	800c726 <__sflush_r+0x32>
 800c792:	682b      	ldr	r3, [r5, #0]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d0c6      	beq.n	800c726 <__sflush_r+0x32>
 800c798:	2b1d      	cmp	r3, #29
 800c79a:	d001      	beq.n	800c7a0 <__sflush_r+0xac>
 800c79c:	2b16      	cmp	r3, #22
 800c79e:	d11e      	bne.n	800c7de <__sflush_r+0xea>
 800c7a0:	602f      	str	r7, [r5, #0]
 800c7a2:	2000      	movs	r0, #0
 800c7a4:	e022      	b.n	800c7ec <__sflush_r+0xf8>
 800c7a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7aa:	b21b      	sxth	r3, r3
 800c7ac:	e01b      	b.n	800c7e6 <__sflush_r+0xf2>
 800c7ae:	690f      	ldr	r7, [r1, #16]
 800c7b0:	2f00      	cmp	r7, #0
 800c7b2:	d0f6      	beq.n	800c7a2 <__sflush_r+0xae>
 800c7b4:	0793      	lsls	r3, r2, #30
 800c7b6:	680e      	ldr	r6, [r1, #0]
 800c7b8:	bf08      	it	eq
 800c7ba:	694b      	ldreq	r3, [r1, #20]
 800c7bc:	600f      	str	r7, [r1, #0]
 800c7be:	bf18      	it	ne
 800c7c0:	2300      	movne	r3, #0
 800c7c2:	eba6 0807 	sub.w	r8, r6, r7
 800c7c6:	608b      	str	r3, [r1, #8]
 800c7c8:	f1b8 0f00 	cmp.w	r8, #0
 800c7cc:	dde9      	ble.n	800c7a2 <__sflush_r+0xae>
 800c7ce:	6a21      	ldr	r1, [r4, #32]
 800c7d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c7d2:	4643      	mov	r3, r8
 800c7d4:	463a      	mov	r2, r7
 800c7d6:	4628      	mov	r0, r5
 800c7d8:	47b0      	blx	r6
 800c7da:	2800      	cmp	r0, #0
 800c7dc:	dc08      	bgt.n	800c7f0 <__sflush_r+0xfc>
 800c7de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7e6:	81a3      	strh	r3, [r4, #12]
 800c7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7f0:	4407      	add	r7, r0
 800c7f2:	eba8 0800 	sub.w	r8, r8, r0
 800c7f6:	e7e7      	b.n	800c7c8 <__sflush_r+0xd4>
 800c7f8:	20400001 	.word	0x20400001

0800c7fc <_fflush_r>:
 800c7fc:	b538      	push	{r3, r4, r5, lr}
 800c7fe:	690b      	ldr	r3, [r1, #16]
 800c800:	4605      	mov	r5, r0
 800c802:	460c      	mov	r4, r1
 800c804:	b913      	cbnz	r3, 800c80c <_fflush_r+0x10>
 800c806:	2500      	movs	r5, #0
 800c808:	4628      	mov	r0, r5
 800c80a:	bd38      	pop	{r3, r4, r5, pc}
 800c80c:	b118      	cbz	r0, 800c816 <_fflush_r+0x1a>
 800c80e:	6a03      	ldr	r3, [r0, #32]
 800c810:	b90b      	cbnz	r3, 800c816 <_fflush_r+0x1a>
 800c812:	f7fc fbfd 	bl	8009010 <__sinit>
 800c816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d0f3      	beq.n	800c806 <_fflush_r+0xa>
 800c81e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c820:	07d0      	lsls	r0, r2, #31
 800c822:	d404      	bmi.n	800c82e <_fflush_r+0x32>
 800c824:	0599      	lsls	r1, r3, #22
 800c826:	d402      	bmi.n	800c82e <_fflush_r+0x32>
 800c828:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c82a:	f7fc ff06 	bl	800963a <__retarget_lock_acquire_recursive>
 800c82e:	4628      	mov	r0, r5
 800c830:	4621      	mov	r1, r4
 800c832:	f7ff ff5f 	bl	800c6f4 <__sflush_r>
 800c836:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c838:	07da      	lsls	r2, r3, #31
 800c83a:	4605      	mov	r5, r0
 800c83c:	d4e4      	bmi.n	800c808 <_fflush_r+0xc>
 800c83e:	89a3      	ldrh	r3, [r4, #12]
 800c840:	059b      	lsls	r3, r3, #22
 800c842:	d4e1      	bmi.n	800c808 <_fflush_r+0xc>
 800c844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c846:	f7fc fef9 	bl	800963c <__retarget_lock_release_recursive>
 800c84a:	e7dd      	b.n	800c808 <_fflush_r+0xc>

0800c84c <__swhatbuf_r>:
 800c84c:	b570      	push	{r4, r5, r6, lr}
 800c84e:	460c      	mov	r4, r1
 800c850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c854:	2900      	cmp	r1, #0
 800c856:	b096      	sub	sp, #88	@ 0x58
 800c858:	4615      	mov	r5, r2
 800c85a:	461e      	mov	r6, r3
 800c85c:	da0d      	bge.n	800c87a <__swhatbuf_r+0x2e>
 800c85e:	89a3      	ldrh	r3, [r4, #12]
 800c860:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c864:	f04f 0100 	mov.w	r1, #0
 800c868:	bf14      	ite	ne
 800c86a:	2340      	movne	r3, #64	@ 0x40
 800c86c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c870:	2000      	movs	r0, #0
 800c872:	6031      	str	r1, [r6, #0]
 800c874:	602b      	str	r3, [r5, #0]
 800c876:	b016      	add	sp, #88	@ 0x58
 800c878:	bd70      	pop	{r4, r5, r6, pc}
 800c87a:	466a      	mov	r2, sp
 800c87c:	f000 f8d6 	bl	800ca2c <_fstat_r>
 800c880:	2800      	cmp	r0, #0
 800c882:	dbec      	blt.n	800c85e <__swhatbuf_r+0x12>
 800c884:	9901      	ldr	r1, [sp, #4]
 800c886:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c88a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c88e:	4259      	negs	r1, r3
 800c890:	4159      	adcs	r1, r3
 800c892:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c896:	e7eb      	b.n	800c870 <__swhatbuf_r+0x24>

0800c898 <__smakebuf_r>:
 800c898:	898b      	ldrh	r3, [r1, #12]
 800c89a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c89c:	079d      	lsls	r5, r3, #30
 800c89e:	4606      	mov	r6, r0
 800c8a0:	460c      	mov	r4, r1
 800c8a2:	d507      	bpl.n	800c8b4 <__smakebuf_r+0x1c>
 800c8a4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c8a8:	6023      	str	r3, [r4, #0]
 800c8aa:	6123      	str	r3, [r4, #16]
 800c8ac:	2301      	movs	r3, #1
 800c8ae:	6163      	str	r3, [r4, #20]
 800c8b0:	b003      	add	sp, #12
 800c8b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c8b4:	ab01      	add	r3, sp, #4
 800c8b6:	466a      	mov	r2, sp
 800c8b8:	f7ff ffc8 	bl	800c84c <__swhatbuf_r>
 800c8bc:	9f00      	ldr	r7, [sp, #0]
 800c8be:	4605      	mov	r5, r0
 800c8c0:	4639      	mov	r1, r7
 800c8c2:	4630      	mov	r0, r6
 800c8c4:	f7fd fda4 	bl	800a410 <_malloc_r>
 800c8c8:	b948      	cbnz	r0, 800c8de <__smakebuf_r+0x46>
 800c8ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c8ce:	059a      	lsls	r2, r3, #22
 800c8d0:	d4ee      	bmi.n	800c8b0 <__smakebuf_r+0x18>
 800c8d2:	f023 0303 	bic.w	r3, r3, #3
 800c8d6:	f043 0302 	orr.w	r3, r3, #2
 800c8da:	81a3      	strh	r3, [r4, #12]
 800c8dc:	e7e2      	b.n	800c8a4 <__smakebuf_r+0xc>
 800c8de:	89a3      	ldrh	r3, [r4, #12]
 800c8e0:	6020      	str	r0, [r4, #0]
 800c8e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8e6:	81a3      	strh	r3, [r4, #12]
 800c8e8:	9b01      	ldr	r3, [sp, #4]
 800c8ea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c8ee:	b15b      	cbz	r3, 800c908 <__smakebuf_r+0x70>
 800c8f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	f000 f8ab 	bl	800ca50 <_isatty_r>
 800c8fa:	b128      	cbz	r0, 800c908 <__smakebuf_r+0x70>
 800c8fc:	89a3      	ldrh	r3, [r4, #12]
 800c8fe:	f023 0303 	bic.w	r3, r3, #3
 800c902:	f043 0301 	orr.w	r3, r3, #1
 800c906:	81a3      	strh	r3, [r4, #12]
 800c908:	89a3      	ldrh	r3, [r4, #12]
 800c90a:	431d      	orrs	r5, r3
 800c90c:	81a5      	strh	r5, [r4, #12]
 800c90e:	e7cf      	b.n	800c8b0 <__smakebuf_r+0x18>

0800c910 <__sccl>:
 800c910:	b570      	push	{r4, r5, r6, lr}
 800c912:	780b      	ldrb	r3, [r1, #0]
 800c914:	4604      	mov	r4, r0
 800c916:	2b5e      	cmp	r3, #94	@ 0x5e
 800c918:	bf0b      	itete	eq
 800c91a:	784b      	ldrbeq	r3, [r1, #1]
 800c91c:	1c4a      	addne	r2, r1, #1
 800c91e:	1c8a      	addeq	r2, r1, #2
 800c920:	2100      	movne	r1, #0
 800c922:	bf08      	it	eq
 800c924:	2101      	moveq	r1, #1
 800c926:	3801      	subs	r0, #1
 800c928:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c92c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c930:	42a8      	cmp	r0, r5
 800c932:	d1fb      	bne.n	800c92c <__sccl+0x1c>
 800c934:	b90b      	cbnz	r3, 800c93a <__sccl+0x2a>
 800c936:	1e50      	subs	r0, r2, #1
 800c938:	bd70      	pop	{r4, r5, r6, pc}
 800c93a:	f081 0101 	eor.w	r1, r1, #1
 800c93e:	54e1      	strb	r1, [r4, r3]
 800c940:	4610      	mov	r0, r2
 800c942:	4602      	mov	r2, r0
 800c944:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c948:	2d2d      	cmp	r5, #45	@ 0x2d
 800c94a:	d005      	beq.n	800c958 <__sccl+0x48>
 800c94c:	2d5d      	cmp	r5, #93	@ 0x5d
 800c94e:	d016      	beq.n	800c97e <__sccl+0x6e>
 800c950:	2d00      	cmp	r5, #0
 800c952:	d0f1      	beq.n	800c938 <__sccl+0x28>
 800c954:	462b      	mov	r3, r5
 800c956:	e7f2      	b.n	800c93e <__sccl+0x2e>
 800c958:	7846      	ldrb	r6, [r0, #1]
 800c95a:	2e5d      	cmp	r6, #93	@ 0x5d
 800c95c:	d0fa      	beq.n	800c954 <__sccl+0x44>
 800c95e:	42b3      	cmp	r3, r6
 800c960:	dcf8      	bgt.n	800c954 <__sccl+0x44>
 800c962:	3002      	adds	r0, #2
 800c964:	461a      	mov	r2, r3
 800c966:	3201      	adds	r2, #1
 800c968:	4296      	cmp	r6, r2
 800c96a:	54a1      	strb	r1, [r4, r2]
 800c96c:	dcfb      	bgt.n	800c966 <__sccl+0x56>
 800c96e:	1af2      	subs	r2, r6, r3
 800c970:	3a01      	subs	r2, #1
 800c972:	1c5d      	adds	r5, r3, #1
 800c974:	42b3      	cmp	r3, r6
 800c976:	bfa8      	it	ge
 800c978:	2200      	movge	r2, #0
 800c97a:	18ab      	adds	r3, r5, r2
 800c97c:	e7e1      	b.n	800c942 <__sccl+0x32>
 800c97e:	4610      	mov	r0, r2
 800c980:	e7da      	b.n	800c938 <__sccl+0x28>

0800c982 <__submore>:
 800c982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c986:	460c      	mov	r4, r1
 800c988:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c98a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c98e:	4299      	cmp	r1, r3
 800c990:	d11d      	bne.n	800c9ce <__submore+0x4c>
 800c992:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c996:	f7fd fd3b 	bl	800a410 <_malloc_r>
 800c99a:	b918      	cbnz	r0, 800c9a4 <__submore+0x22>
 800c99c:	f04f 30ff 	mov.w	r0, #4294967295
 800c9a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c9a8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c9aa:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c9ae:	6360      	str	r0, [r4, #52]	@ 0x34
 800c9b0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c9b4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c9b8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c9bc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c9c0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c9c4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c9c8:	6020      	str	r0, [r4, #0]
 800c9ca:	2000      	movs	r0, #0
 800c9cc:	e7e8      	b.n	800c9a0 <__submore+0x1e>
 800c9ce:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c9d0:	0077      	lsls	r7, r6, #1
 800c9d2:	463a      	mov	r2, r7
 800c9d4:	f000 fbe1 	bl	800d19a <_realloc_r>
 800c9d8:	4605      	mov	r5, r0
 800c9da:	2800      	cmp	r0, #0
 800c9dc:	d0de      	beq.n	800c99c <__submore+0x1a>
 800c9de:	eb00 0806 	add.w	r8, r0, r6
 800c9e2:	4601      	mov	r1, r0
 800c9e4:	4632      	mov	r2, r6
 800c9e6:	4640      	mov	r0, r8
 800c9e8:	f7fc fe31 	bl	800964e <memcpy>
 800c9ec:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c9f0:	f8c4 8000 	str.w	r8, [r4]
 800c9f4:	e7e9      	b.n	800c9ca <__submore+0x48>

0800c9f6 <memmove>:
 800c9f6:	4288      	cmp	r0, r1
 800c9f8:	b510      	push	{r4, lr}
 800c9fa:	eb01 0402 	add.w	r4, r1, r2
 800c9fe:	d902      	bls.n	800ca06 <memmove+0x10>
 800ca00:	4284      	cmp	r4, r0
 800ca02:	4623      	mov	r3, r4
 800ca04:	d807      	bhi.n	800ca16 <memmove+0x20>
 800ca06:	1e43      	subs	r3, r0, #1
 800ca08:	42a1      	cmp	r1, r4
 800ca0a:	d008      	beq.n	800ca1e <memmove+0x28>
 800ca0c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ca10:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ca14:	e7f8      	b.n	800ca08 <memmove+0x12>
 800ca16:	4402      	add	r2, r0
 800ca18:	4601      	mov	r1, r0
 800ca1a:	428a      	cmp	r2, r1
 800ca1c:	d100      	bne.n	800ca20 <memmove+0x2a>
 800ca1e:	bd10      	pop	{r4, pc}
 800ca20:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ca24:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ca28:	e7f7      	b.n	800ca1a <memmove+0x24>
	...

0800ca2c <_fstat_r>:
 800ca2c:	b538      	push	{r3, r4, r5, lr}
 800ca2e:	4d07      	ldr	r5, [pc, #28]	@ (800ca4c <_fstat_r+0x20>)
 800ca30:	2300      	movs	r3, #0
 800ca32:	4604      	mov	r4, r0
 800ca34:	4608      	mov	r0, r1
 800ca36:	4611      	mov	r1, r2
 800ca38:	602b      	str	r3, [r5, #0]
 800ca3a:	f7f6 fbf3 	bl	8003224 <_fstat>
 800ca3e:	1c43      	adds	r3, r0, #1
 800ca40:	d102      	bne.n	800ca48 <_fstat_r+0x1c>
 800ca42:	682b      	ldr	r3, [r5, #0]
 800ca44:	b103      	cbz	r3, 800ca48 <_fstat_r+0x1c>
 800ca46:	6023      	str	r3, [r4, #0]
 800ca48:	bd38      	pop	{r3, r4, r5, pc}
 800ca4a:	bf00      	nop
 800ca4c:	20000d24 	.word	0x20000d24

0800ca50 <_isatty_r>:
 800ca50:	b538      	push	{r3, r4, r5, lr}
 800ca52:	4d06      	ldr	r5, [pc, #24]	@ (800ca6c <_isatty_r+0x1c>)
 800ca54:	2300      	movs	r3, #0
 800ca56:	4604      	mov	r4, r0
 800ca58:	4608      	mov	r0, r1
 800ca5a:	602b      	str	r3, [r5, #0]
 800ca5c:	f7f6 fbf2 	bl	8003244 <_isatty>
 800ca60:	1c43      	adds	r3, r0, #1
 800ca62:	d102      	bne.n	800ca6a <_isatty_r+0x1a>
 800ca64:	682b      	ldr	r3, [r5, #0]
 800ca66:	b103      	cbz	r3, 800ca6a <_isatty_r+0x1a>
 800ca68:	6023      	str	r3, [r4, #0]
 800ca6a:	bd38      	pop	{r3, r4, r5, pc}
 800ca6c:	20000d24 	.word	0x20000d24

0800ca70 <_sbrk_r>:
 800ca70:	b538      	push	{r3, r4, r5, lr}
 800ca72:	4d06      	ldr	r5, [pc, #24]	@ (800ca8c <_sbrk_r+0x1c>)
 800ca74:	2300      	movs	r3, #0
 800ca76:	4604      	mov	r4, r0
 800ca78:	4608      	mov	r0, r1
 800ca7a:	602b      	str	r3, [r5, #0]
 800ca7c:	f7f6 fbfa 	bl	8003274 <_sbrk>
 800ca80:	1c43      	adds	r3, r0, #1
 800ca82:	d102      	bne.n	800ca8a <_sbrk_r+0x1a>
 800ca84:	682b      	ldr	r3, [r5, #0]
 800ca86:	b103      	cbz	r3, 800ca8a <_sbrk_r+0x1a>
 800ca88:	6023      	str	r3, [r4, #0]
 800ca8a:	bd38      	pop	{r3, r4, r5, pc}
 800ca8c:	20000d24 	.word	0x20000d24

0800ca90 <nan>:
 800ca90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ca98 <nan+0x8>
 800ca94:	4770      	bx	lr
 800ca96:	bf00      	nop
 800ca98:	00000000 	.word	0x00000000
 800ca9c:	7ff80000 	.word	0x7ff80000

0800caa0 <__assert_func>:
 800caa0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800caa2:	4614      	mov	r4, r2
 800caa4:	461a      	mov	r2, r3
 800caa6:	4b09      	ldr	r3, [pc, #36]	@ (800cacc <__assert_func+0x2c>)
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	4605      	mov	r5, r0
 800caac:	68d8      	ldr	r0, [r3, #12]
 800caae:	b14c      	cbz	r4, 800cac4 <__assert_func+0x24>
 800cab0:	4b07      	ldr	r3, [pc, #28]	@ (800cad0 <__assert_func+0x30>)
 800cab2:	9100      	str	r1, [sp, #0]
 800cab4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cab8:	4906      	ldr	r1, [pc, #24]	@ (800cad4 <__assert_func+0x34>)
 800caba:	462b      	mov	r3, r5
 800cabc:	f000 fc1a 	bl	800d2f4 <fiprintf>
 800cac0:	f000 fc2a 	bl	800d318 <abort>
 800cac4:	4b04      	ldr	r3, [pc, #16]	@ (800cad8 <__assert_func+0x38>)
 800cac6:	461c      	mov	r4, r3
 800cac8:	e7f3      	b.n	800cab2 <__assert_func+0x12>
 800caca:	bf00      	nop
 800cacc:	20000070 	.word	0x20000070
 800cad0:	0800d71b 	.word	0x0800d71b
 800cad4:	0800d728 	.word	0x0800d728
 800cad8:	0800d756 	.word	0x0800d756

0800cadc <_calloc_r>:
 800cadc:	b570      	push	{r4, r5, r6, lr}
 800cade:	fba1 5402 	umull	r5, r4, r1, r2
 800cae2:	b934      	cbnz	r4, 800caf2 <_calloc_r+0x16>
 800cae4:	4629      	mov	r1, r5
 800cae6:	f7fd fc93 	bl	800a410 <_malloc_r>
 800caea:	4606      	mov	r6, r0
 800caec:	b928      	cbnz	r0, 800cafa <_calloc_r+0x1e>
 800caee:	4630      	mov	r0, r6
 800caf0:	bd70      	pop	{r4, r5, r6, pc}
 800caf2:	220c      	movs	r2, #12
 800caf4:	6002      	str	r2, [r0, #0]
 800caf6:	2600      	movs	r6, #0
 800caf8:	e7f9      	b.n	800caee <_calloc_r+0x12>
 800cafa:	462a      	mov	r2, r5
 800cafc:	4621      	mov	r1, r4
 800cafe:	f7fc fcd7 	bl	80094b0 <memset>
 800cb02:	e7f4      	b.n	800caee <_calloc_r+0x12>

0800cb04 <rshift>:
 800cb04:	6903      	ldr	r3, [r0, #16]
 800cb06:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cb0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cb0e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cb12:	f100 0414 	add.w	r4, r0, #20
 800cb16:	dd45      	ble.n	800cba4 <rshift+0xa0>
 800cb18:	f011 011f 	ands.w	r1, r1, #31
 800cb1c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cb20:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cb24:	d10c      	bne.n	800cb40 <rshift+0x3c>
 800cb26:	f100 0710 	add.w	r7, r0, #16
 800cb2a:	4629      	mov	r1, r5
 800cb2c:	42b1      	cmp	r1, r6
 800cb2e:	d334      	bcc.n	800cb9a <rshift+0x96>
 800cb30:	1a9b      	subs	r3, r3, r2
 800cb32:	009b      	lsls	r3, r3, #2
 800cb34:	1eea      	subs	r2, r5, #3
 800cb36:	4296      	cmp	r6, r2
 800cb38:	bf38      	it	cc
 800cb3a:	2300      	movcc	r3, #0
 800cb3c:	4423      	add	r3, r4
 800cb3e:	e015      	b.n	800cb6c <rshift+0x68>
 800cb40:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cb44:	f1c1 0820 	rsb	r8, r1, #32
 800cb48:	40cf      	lsrs	r7, r1
 800cb4a:	f105 0e04 	add.w	lr, r5, #4
 800cb4e:	46a1      	mov	r9, r4
 800cb50:	4576      	cmp	r6, lr
 800cb52:	46f4      	mov	ip, lr
 800cb54:	d815      	bhi.n	800cb82 <rshift+0x7e>
 800cb56:	1a9a      	subs	r2, r3, r2
 800cb58:	0092      	lsls	r2, r2, #2
 800cb5a:	3a04      	subs	r2, #4
 800cb5c:	3501      	adds	r5, #1
 800cb5e:	42ae      	cmp	r6, r5
 800cb60:	bf38      	it	cc
 800cb62:	2200      	movcc	r2, #0
 800cb64:	18a3      	adds	r3, r4, r2
 800cb66:	50a7      	str	r7, [r4, r2]
 800cb68:	b107      	cbz	r7, 800cb6c <rshift+0x68>
 800cb6a:	3304      	adds	r3, #4
 800cb6c:	1b1a      	subs	r2, r3, r4
 800cb6e:	42a3      	cmp	r3, r4
 800cb70:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cb74:	bf08      	it	eq
 800cb76:	2300      	moveq	r3, #0
 800cb78:	6102      	str	r2, [r0, #16]
 800cb7a:	bf08      	it	eq
 800cb7c:	6143      	streq	r3, [r0, #20]
 800cb7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb82:	f8dc c000 	ldr.w	ip, [ip]
 800cb86:	fa0c fc08 	lsl.w	ip, ip, r8
 800cb8a:	ea4c 0707 	orr.w	r7, ip, r7
 800cb8e:	f849 7b04 	str.w	r7, [r9], #4
 800cb92:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb96:	40cf      	lsrs	r7, r1
 800cb98:	e7da      	b.n	800cb50 <rshift+0x4c>
 800cb9a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cb9e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cba2:	e7c3      	b.n	800cb2c <rshift+0x28>
 800cba4:	4623      	mov	r3, r4
 800cba6:	e7e1      	b.n	800cb6c <rshift+0x68>

0800cba8 <__hexdig_fun>:
 800cba8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cbac:	2b09      	cmp	r3, #9
 800cbae:	d802      	bhi.n	800cbb6 <__hexdig_fun+0xe>
 800cbb0:	3820      	subs	r0, #32
 800cbb2:	b2c0      	uxtb	r0, r0
 800cbb4:	4770      	bx	lr
 800cbb6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cbba:	2b05      	cmp	r3, #5
 800cbbc:	d801      	bhi.n	800cbc2 <__hexdig_fun+0x1a>
 800cbbe:	3847      	subs	r0, #71	@ 0x47
 800cbc0:	e7f7      	b.n	800cbb2 <__hexdig_fun+0xa>
 800cbc2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cbc6:	2b05      	cmp	r3, #5
 800cbc8:	d801      	bhi.n	800cbce <__hexdig_fun+0x26>
 800cbca:	3827      	subs	r0, #39	@ 0x27
 800cbcc:	e7f1      	b.n	800cbb2 <__hexdig_fun+0xa>
 800cbce:	2000      	movs	r0, #0
 800cbd0:	4770      	bx	lr
	...

0800cbd4 <__gethex>:
 800cbd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd8:	b085      	sub	sp, #20
 800cbda:	468a      	mov	sl, r1
 800cbdc:	9302      	str	r3, [sp, #8]
 800cbde:	680b      	ldr	r3, [r1, #0]
 800cbe0:	9001      	str	r0, [sp, #4]
 800cbe2:	4690      	mov	r8, r2
 800cbe4:	1c9c      	adds	r4, r3, #2
 800cbe6:	46a1      	mov	r9, r4
 800cbe8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cbec:	2830      	cmp	r0, #48	@ 0x30
 800cbee:	d0fa      	beq.n	800cbe6 <__gethex+0x12>
 800cbf0:	eba9 0303 	sub.w	r3, r9, r3
 800cbf4:	f1a3 0b02 	sub.w	fp, r3, #2
 800cbf8:	f7ff ffd6 	bl	800cba8 <__hexdig_fun>
 800cbfc:	4605      	mov	r5, r0
 800cbfe:	2800      	cmp	r0, #0
 800cc00:	d168      	bne.n	800ccd4 <__gethex+0x100>
 800cc02:	49a0      	ldr	r1, [pc, #640]	@ (800ce84 <__gethex+0x2b0>)
 800cc04:	2201      	movs	r2, #1
 800cc06:	4648      	mov	r0, r9
 800cc08:	f7fc fc67 	bl	80094da <strncmp>
 800cc0c:	4607      	mov	r7, r0
 800cc0e:	2800      	cmp	r0, #0
 800cc10:	d167      	bne.n	800cce2 <__gethex+0x10e>
 800cc12:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cc16:	4626      	mov	r6, r4
 800cc18:	f7ff ffc6 	bl	800cba8 <__hexdig_fun>
 800cc1c:	2800      	cmp	r0, #0
 800cc1e:	d062      	beq.n	800cce6 <__gethex+0x112>
 800cc20:	4623      	mov	r3, r4
 800cc22:	7818      	ldrb	r0, [r3, #0]
 800cc24:	2830      	cmp	r0, #48	@ 0x30
 800cc26:	4699      	mov	r9, r3
 800cc28:	f103 0301 	add.w	r3, r3, #1
 800cc2c:	d0f9      	beq.n	800cc22 <__gethex+0x4e>
 800cc2e:	f7ff ffbb 	bl	800cba8 <__hexdig_fun>
 800cc32:	fab0 f580 	clz	r5, r0
 800cc36:	096d      	lsrs	r5, r5, #5
 800cc38:	f04f 0b01 	mov.w	fp, #1
 800cc3c:	464a      	mov	r2, r9
 800cc3e:	4616      	mov	r6, r2
 800cc40:	3201      	adds	r2, #1
 800cc42:	7830      	ldrb	r0, [r6, #0]
 800cc44:	f7ff ffb0 	bl	800cba8 <__hexdig_fun>
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	d1f8      	bne.n	800cc3e <__gethex+0x6a>
 800cc4c:	498d      	ldr	r1, [pc, #564]	@ (800ce84 <__gethex+0x2b0>)
 800cc4e:	2201      	movs	r2, #1
 800cc50:	4630      	mov	r0, r6
 800cc52:	f7fc fc42 	bl	80094da <strncmp>
 800cc56:	2800      	cmp	r0, #0
 800cc58:	d13f      	bne.n	800ccda <__gethex+0x106>
 800cc5a:	b944      	cbnz	r4, 800cc6e <__gethex+0x9a>
 800cc5c:	1c74      	adds	r4, r6, #1
 800cc5e:	4622      	mov	r2, r4
 800cc60:	4616      	mov	r6, r2
 800cc62:	3201      	adds	r2, #1
 800cc64:	7830      	ldrb	r0, [r6, #0]
 800cc66:	f7ff ff9f 	bl	800cba8 <__hexdig_fun>
 800cc6a:	2800      	cmp	r0, #0
 800cc6c:	d1f8      	bne.n	800cc60 <__gethex+0x8c>
 800cc6e:	1ba4      	subs	r4, r4, r6
 800cc70:	00a7      	lsls	r7, r4, #2
 800cc72:	7833      	ldrb	r3, [r6, #0]
 800cc74:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cc78:	2b50      	cmp	r3, #80	@ 0x50
 800cc7a:	d13e      	bne.n	800ccfa <__gethex+0x126>
 800cc7c:	7873      	ldrb	r3, [r6, #1]
 800cc7e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cc80:	d033      	beq.n	800ccea <__gethex+0x116>
 800cc82:	2b2d      	cmp	r3, #45	@ 0x2d
 800cc84:	d034      	beq.n	800ccf0 <__gethex+0x11c>
 800cc86:	1c71      	adds	r1, r6, #1
 800cc88:	2400      	movs	r4, #0
 800cc8a:	7808      	ldrb	r0, [r1, #0]
 800cc8c:	f7ff ff8c 	bl	800cba8 <__hexdig_fun>
 800cc90:	1e43      	subs	r3, r0, #1
 800cc92:	b2db      	uxtb	r3, r3
 800cc94:	2b18      	cmp	r3, #24
 800cc96:	d830      	bhi.n	800ccfa <__gethex+0x126>
 800cc98:	f1a0 0210 	sub.w	r2, r0, #16
 800cc9c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cca0:	f7ff ff82 	bl	800cba8 <__hexdig_fun>
 800cca4:	f100 3cff 	add.w	ip, r0, #4294967295
 800cca8:	fa5f fc8c 	uxtb.w	ip, ip
 800ccac:	f1bc 0f18 	cmp.w	ip, #24
 800ccb0:	f04f 030a 	mov.w	r3, #10
 800ccb4:	d91e      	bls.n	800ccf4 <__gethex+0x120>
 800ccb6:	b104      	cbz	r4, 800ccba <__gethex+0xe6>
 800ccb8:	4252      	negs	r2, r2
 800ccba:	4417      	add	r7, r2
 800ccbc:	f8ca 1000 	str.w	r1, [sl]
 800ccc0:	b1ed      	cbz	r5, 800ccfe <__gethex+0x12a>
 800ccc2:	f1bb 0f00 	cmp.w	fp, #0
 800ccc6:	bf0c      	ite	eq
 800ccc8:	2506      	moveq	r5, #6
 800ccca:	2500      	movne	r5, #0
 800cccc:	4628      	mov	r0, r5
 800ccce:	b005      	add	sp, #20
 800ccd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccd4:	2500      	movs	r5, #0
 800ccd6:	462c      	mov	r4, r5
 800ccd8:	e7b0      	b.n	800cc3c <__gethex+0x68>
 800ccda:	2c00      	cmp	r4, #0
 800ccdc:	d1c7      	bne.n	800cc6e <__gethex+0x9a>
 800ccde:	4627      	mov	r7, r4
 800cce0:	e7c7      	b.n	800cc72 <__gethex+0x9e>
 800cce2:	464e      	mov	r6, r9
 800cce4:	462f      	mov	r7, r5
 800cce6:	2501      	movs	r5, #1
 800cce8:	e7c3      	b.n	800cc72 <__gethex+0x9e>
 800ccea:	2400      	movs	r4, #0
 800ccec:	1cb1      	adds	r1, r6, #2
 800ccee:	e7cc      	b.n	800cc8a <__gethex+0xb6>
 800ccf0:	2401      	movs	r4, #1
 800ccf2:	e7fb      	b.n	800ccec <__gethex+0x118>
 800ccf4:	fb03 0002 	mla	r0, r3, r2, r0
 800ccf8:	e7ce      	b.n	800cc98 <__gethex+0xc4>
 800ccfa:	4631      	mov	r1, r6
 800ccfc:	e7de      	b.n	800ccbc <__gethex+0xe8>
 800ccfe:	eba6 0309 	sub.w	r3, r6, r9
 800cd02:	3b01      	subs	r3, #1
 800cd04:	4629      	mov	r1, r5
 800cd06:	2b07      	cmp	r3, #7
 800cd08:	dc0a      	bgt.n	800cd20 <__gethex+0x14c>
 800cd0a:	9801      	ldr	r0, [sp, #4]
 800cd0c:	f7fd fc0c 	bl	800a528 <_Balloc>
 800cd10:	4604      	mov	r4, r0
 800cd12:	b940      	cbnz	r0, 800cd26 <__gethex+0x152>
 800cd14:	4b5c      	ldr	r3, [pc, #368]	@ (800ce88 <__gethex+0x2b4>)
 800cd16:	4602      	mov	r2, r0
 800cd18:	21e4      	movs	r1, #228	@ 0xe4
 800cd1a:	485c      	ldr	r0, [pc, #368]	@ (800ce8c <__gethex+0x2b8>)
 800cd1c:	f7ff fec0 	bl	800caa0 <__assert_func>
 800cd20:	3101      	adds	r1, #1
 800cd22:	105b      	asrs	r3, r3, #1
 800cd24:	e7ef      	b.n	800cd06 <__gethex+0x132>
 800cd26:	f100 0a14 	add.w	sl, r0, #20
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	4655      	mov	r5, sl
 800cd2e:	469b      	mov	fp, r3
 800cd30:	45b1      	cmp	r9, r6
 800cd32:	d337      	bcc.n	800cda4 <__gethex+0x1d0>
 800cd34:	f845 bb04 	str.w	fp, [r5], #4
 800cd38:	eba5 050a 	sub.w	r5, r5, sl
 800cd3c:	10ad      	asrs	r5, r5, #2
 800cd3e:	6125      	str	r5, [r4, #16]
 800cd40:	4658      	mov	r0, fp
 800cd42:	f7fd fce3 	bl	800a70c <__hi0bits>
 800cd46:	016d      	lsls	r5, r5, #5
 800cd48:	f8d8 6000 	ldr.w	r6, [r8]
 800cd4c:	1a2d      	subs	r5, r5, r0
 800cd4e:	42b5      	cmp	r5, r6
 800cd50:	dd54      	ble.n	800cdfc <__gethex+0x228>
 800cd52:	1bad      	subs	r5, r5, r6
 800cd54:	4629      	mov	r1, r5
 800cd56:	4620      	mov	r0, r4
 800cd58:	f7fe f86f 	bl	800ae3a <__any_on>
 800cd5c:	4681      	mov	r9, r0
 800cd5e:	b178      	cbz	r0, 800cd80 <__gethex+0x1ac>
 800cd60:	1e6b      	subs	r3, r5, #1
 800cd62:	1159      	asrs	r1, r3, #5
 800cd64:	f003 021f 	and.w	r2, r3, #31
 800cd68:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cd6c:	f04f 0901 	mov.w	r9, #1
 800cd70:	fa09 f202 	lsl.w	r2, r9, r2
 800cd74:	420a      	tst	r2, r1
 800cd76:	d003      	beq.n	800cd80 <__gethex+0x1ac>
 800cd78:	454b      	cmp	r3, r9
 800cd7a:	dc36      	bgt.n	800cdea <__gethex+0x216>
 800cd7c:	f04f 0902 	mov.w	r9, #2
 800cd80:	4629      	mov	r1, r5
 800cd82:	4620      	mov	r0, r4
 800cd84:	f7ff febe 	bl	800cb04 <rshift>
 800cd88:	442f      	add	r7, r5
 800cd8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd8e:	42bb      	cmp	r3, r7
 800cd90:	da42      	bge.n	800ce18 <__gethex+0x244>
 800cd92:	9801      	ldr	r0, [sp, #4]
 800cd94:	4621      	mov	r1, r4
 800cd96:	f7fd fc07 	bl	800a5a8 <_Bfree>
 800cd9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd9c:	2300      	movs	r3, #0
 800cd9e:	6013      	str	r3, [r2, #0]
 800cda0:	25a3      	movs	r5, #163	@ 0xa3
 800cda2:	e793      	b.n	800cccc <__gethex+0xf8>
 800cda4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cda8:	2a2e      	cmp	r2, #46	@ 0x2e
 800cdaa:	d012      	beq.n	800cdd2 <__gethex+0x1fe>
 800cdac:	2b20      	cmp	r3, #32
 800cdae:	d104      	bne.n	800cdba <__gethex+0x1e6>
 800cdb0:	f845 bb04 	str.w	fp, [r5], #4
 800cdb4:	f04f 0b00 	mov.w	fp, #0
 800cdb8:	465b      	mov	r3, fp
 800cdba:	7830      	ldrb	r0, [r6, #0]
 800cdbc:	9303      	str	r3, [sp, #12]
 800cdbe:	f7ff fef3 	bl	800cba8 <__hexdig_fun>
 800cdc2:	9b03      	ldr	r3, [sp, #12]
 800cdc4:	f000 000f 	and.w	r0, r0, #15
 800cdc8:	4098      	lsls	r0, r3
 800cdca:	ea4b 0b00 	orr.w	fp, fp, r0
 800cdce:	3304      	adds	r3, #4
 800cdd0:	e7ae      	b.n	800cd30 <__gethex+0x15c>
 800cdd2:	45b1      	cmp	r9, r6
 800cdd4:	d8ea      	bhi.n	800cdac <__gethex+0x1d8>
 800cdd6:	492b      	ldr	r1, [pc, #172]	@ (800ce84 <__gethex+0x2b0>)
 800cdd8:	9303      	str	r3, [sp, #12]
 800cdda:	2201      	movs	r2, #1
 800cddc:	4630      	mov	r0, r6
 800cdde:	f7fc fb7c 	bl	80094da <strncmp>
 800cde2:	9b03      	ldr	r3, [sp, #12]
 800cde4:	2800      	cmp	r0, #0
 800cde6:	d1e1      	bne.n	800cdac <__gethex+0x1d8>
 800cde8:	e7a2      	b.n	800cd30 <__gethex+0x15c>
 800cdea:	1ea9      	subs	r1, r5, #2
 800cdec:	4620      	mov	r0, r4
 800cdee:	f7fe f824 	bl	800ae3a <__any_on>
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	d0c2      	beq.n	800cd7c <__gethex+0x1a8>
 800cdf6:	f04f 0903 	mov.w	r9, #3
 800cdfa:	e7c1      	b.n	800cd80 <__gethex+0x1ac>
 800cdfc:	da09      	bge.n	800ce12 <__gethex+0x23e>
 800cdfe:	1b75      	subs	r5, r6, r5
 800ce00:	4621      	mov	r1, r4
 800ce02:	9801      	ldr	r0, [sp, #4]
 800ce04:	462a      	mov	r2, r5
 800ce06:	f7fd fddf 	bl	800a9c8 <__lshift>
 800ce0a:	1b7f      	subs	r7, r7, r5
 800ce0c:	4604      	mov	r4, r0
 800ce0e:	f100 0a14 	add.w	sl, r0, #20
 800ce12:	f04f 0900 	mov.w	r9, #0
 800ce16:	e7b8      	b.n	800cd8a <__gethex+0x1b6>
 800ce18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ce1c:	42bd      	cmp	r5, r7
 800ce1e:	dd6f      	ble.n	800cf00 <__gethex+0x32c>
 800ce20:	1bed      	subs	r5, r5, r7
 800ce22:	42ae      	cmp	r6, r5
 800ce24:	dc34      	bgt.n	800ce90 <__gethex+0x2bc>
 800ce26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce2a:	2b02      	cmp	r3, #2
 800ce2c:	d022      	beq.n	800ce74 <__gethex+0x2a0>
 800ce2e:	2b03      	cmp	r3, #3
 800ce30:	d024      	beq.n	800ce7c <__gethex+0x2a8>
 800ce32:	2b01      	cmp	r3, #1
 800ce34:	d115      	bne.n	800ce62 <__gethex+0x28e>
 800ce36:	42ae      	cmp	r6, r5
 800ce38:	d113      	bne.n	800ce62 <__gethex+0x28e>
 800ce3a:	2e01      	cmp	r6, #1
 800ce3c:	d10b      	bne.n	800ce56 <__gethex+0x282>
 800ce3e:	9a02      	ldr	r2, [sp, #8]
 800ce40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ce44:	6013      	str	r3, [r2, #0]
 800ce46:	2301      	movs	r3, #1
 800ce48:	6123      	str	r3, [r4, #16]
 800ce4a:	f8ca 3000 	str.w	r3, [sl]
 800ce4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce50:	2562      	movs	r5, #98	@ 0x62
 800ce52:	601c      	str	r4, [r3, #0]
 800ce54:	e73a      	b.n	800cccc <__gethex+0xf8>
 800ce56:	1e71      	subs	r1, r6, #1
 800ce58:	4620      	mov	r0, r4
 800ce5a:	f7fd ffee 	bl	800ae3a <__any_on>
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	d1ed      	bne.n	800ce3e <__gethex+0x26a>
 800ce62:	9801      	ldr	r0, [sp, #4]
 800ce64:	4621      	mov	r1, r4
 800ce66:	f7fd fb9f 	bl	800a5a8 <_Bfree>
 800ce6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	6013      	str	r3, [r2, #0]
 800ce70:	2550      	movs	r5, #80	@ 0x50
 800ce72:	e72b      	b.n	800cccc <__gethex+0xf8>
 800ce74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d1f3      	bne.n	800ce62 <__gethex+0x28e>
 800ce7a:	e7e0      	b.n	800ce3e <__gethex+0x26a>
 800ce7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d1dd      	bne.n	800ce3e <__gethex+0x26a>
 800ce82:	e7ee      	b.n	800ce62 <__gethex+0x28e>
 800ce84:	0800d6e5 	.word	0x0800d6e5
 800ce88:	0800d67b 	.word	0x0800d67b
 800ce8c:	0800d757 	.word	0x0800d757
 800ce90:	1e6f      	subs	r7, r5, #1
 800ce92:	f1b9 0f00 	cmp.w	r9, #0
 800ce96:	d130      	bne.n	800cefa <__gethex+0x326>
 800ce98:	b127      	cbz	r7, 800cea4 <__gethex+0x2d0>
 800ce9a:	4639      	mov	r1, r7
 800ce9c:	4620      	mov	r0, r4
 800ce9e:	f7fd ffcc 	bl	800ae3a <__any_on>
 800cea2:	4681      	mov	r9, r0
 800cea4:	117a      	asrs	r2, r7, #5
 800cea6:	2301      	movs	r3, #1
 800cea8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ceac:	f007 071f 	and.w	r7, r7, #31
 800ceb0:	40bb      	lsls	r3, r7
 800ceb2:	4213      	tst	r3, r2
 800ceb4:	4629      	mov	r1, r5
 800ceb6:	4620      	mov	r0, r4
 800ceb8:	bf18      	it	ne
 800ceba:	f049 0902 	orrne.w	r9, r9, #2
 800cebe:	f7ff fe21 	bl	800cb04 <rshift>
 800cec2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cec6:	1b76      	subs	r6, r6, r5
 800cec8:	2502      	movs	r5, #2
 800ceca:	f1b9 0f00 	cmp.w	r9, #0
 800cece:	d047      	beq.n	800cf60 <__gethex+0x38c>
 800ced0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ced4:	2b02      	cmp	r3, #2
 800ced6:	d015      	beq.n	800cf04 <__gethex+0x330>
 800ced8:	2b03      	cmp	r3, #3
 800ceda:	d017      	beq.n	800cf0c <__gethex+0x338>
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d109      	bne.n	800cef4 <__gethex+0x320>
 800cee0:	f019 0f02 	tst.w	r9, #2
 800cee4:	d006      	beq.n	800cef4 <__gethex+0x320>
 800cee6:	f8da 3000 	ldr.w	r3, [sl]
 800ceea:	ea49 0903 	orr.w	r9, r9, r3
 800ceee:	f019 0f01 	tst.w	r9, #1
 800cef2:	d10e      	bne.n	800cf12 <__gethex+0x33e>
 800cef4:	f045 0510 	orr.w	r5, r5, #16
 800cef8:	e032      	b.n	800cf60 <__gethex+0x38c>
 800cefa:	f04f 0901 	mov.w	r9, #1
 800cefe:	e7d1      	b.n	800cea4 <__gethex+0x2d0>
 800cf00:	2501      	movs	r5, #1
 800cf02:	e7e2      	b.n	800ceca <__gethex+0x2f6>
 800cf04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf06:	f1c3 0301 	rsb	r3, r3, #1
 800cf0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cf0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d0f0      	beq.n	800cef4 <__gethex+0x320>
 800cf12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cf16:	f104 0314 	add.w	r3, r4, #20
 800cf1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cf1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cf22:	f04f 0c00 	mov.w	ip, #0
 800cf26:	4618      	mov	r0, r3
 800cf28:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf2c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cf30:	d01b      	beq.n	800cf6a <__gethex+0x396>
 800cf32:	3201      	adds	r2, #1
 800cf34:	6002      	str	r2, [r0, #0]
 800cf36:	2d02      	cmp	r5, #2
 800cf38:	f104 0314 	add.w	r3, r4, #20
 800cf3c:	d13c      	bne.n	800cfb8 <__gethex+0x3e4>
 800cf3e:	f8d8 2000 	ldr.w	r2, [r8]
 800cf42:	3a01      	subs	r2, #1
 800cf44:	42b2      	cmp	r2, r6
 800cf46:	d109      	bne.n	800cf5c <__gethex+0x388>
 800cf48:	1171      	asrs	r1, r6, #5
 800cf4a:	2201      	movs	r2, #1
 800cf4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf50:	f006 061f 	and.w	r6, r6, #31
 800cf54:	fa02 f606 	lsl.w	r6, r2, r6
 800cf58:	421e      	tst	r6, r3
 800cf5a:	d13a      	bne.n	800cfd2 <__gethex+0x3fe>
 800cf5c:	f045 0520 	orr.w	r5, r5, #32
 800cf60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf62:	601c      	str	r4, [r3, #0]
 800cf64:	9b02      	ldr	r3, [sp, #8]
 800cf66:	601f      	str	r7, [r3, #0]
 800cf68:	e6b0      	b.n	800cccc <__gethex+0xf8>
 800cf6a:	4299      	cmp	r1, r3
 800cf6c:	f843 cc04 	str.w	ip, [r3, #-4]
 800cf70:	d8d9      	bhi.n	800cf26 <__gethex+0x352>
 800cf72:	68a3      	ldr	r3, [r4, #8]
 800cf74:	459b      	cmp	fp, r3
 800cf76:	db17      	blt.n	800cfa8 <__gethex+0x3d4>
 800cf78:	6861      	ldr	r1, [r4, #4]
 800cf7a:	9801      	ldr	r0, [sp, #4]
 800cf7c:	3101      	adds	r1, #1
 800cf7e:	f7fd fad3 	bl	800a528 <_Balloc>
 800cf82:	4681      	mov	r9, r0
 800cf84:	b918      	cbnz	r0, 800cf8e <__gethex+0x3ba>
 800cf86:	4b1a      	ldr	r3, [pc, #104]	@ (800cff0 <__gethex+0x41c>)
 800cf88:	4602      	mov	r2, r0
 800cf8a:	2184      	movs	r1, #132	@ 0x84
 800cf8c:	e6c5      	b.n	800cd1a <__gethex+0x146>
 800cf8e:	6922      	ldr	r2, [r4, #16]
 800cf90:	3202      	adds	r2, #2
 800cf92:	f104 010c 	add.w	r1, r4, #12
 800cf96:	0092      	lsls	r2, r2, #2
 800cf98:	300c      	adds	r0, #12
 800cf9a:	f7fc fb58 	bl	800964e <memcpy>
 800cf9e:	4621      	mov	r1, r4
 800cfa0:	9801      	ldr	r0, [sp, #4]
 800cfa2:	f7fd fb01 	bl	800a5a8 <_Bfree>
 800cfa6:	464c      	mov	r4, r9
 800cfa8:	6923      	ldr	r3, [r4, #16]
 800cfaa:	1c5a      	adds	r2, r3, #1
 800cfac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cfb0:	6122      	str	r2, [r4, #16]
 800cfb2:	2201      	movs	r2, #1
 800cfb4:	615a      	str	r2, [r3, #20]
 800cfb6:	e7be      	b.n	800cf36 <__gethex+0x362>
 800cfb8:	6922      	ldr	r2, [r4, #16]
 800cfba:	455a      	cmp	r2, fp
 800cfbc:	dd0b      	ble.n	800cfd6 <__gethex+0x402>
 800cfbe:	2101      	movs	r1, #1
 800cfc0:	4620      	mov	r0, r4
 800cfc2:	f7ff fd9f 	bl	800cb04 <rshift>
 800cfc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cfca:	3701      	adds	r7, #1
 800cfcc:	42bb      	cmp	r3, r7
 800cfce:	f6ff aee0 	blt.w	800cd92 <__gethex+0x1be>
 800cfd2:	2501      	movs	r5, #1
 800cfd4:	e7c2      	b.n	800cf5c <__gethex+0x388>
 800cfd6:	f016 061f 	ands.w	r6, r6, #31
 800cfda:	d0fa      	beq.n	800cfd2 <__gethex+0x3fe>
 800cfdc:	4453      	add	r3, sl
 800cfde:	f1c6 0620 	rsb	r6, r6, #32
 800cfe2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cfe6:	f7fd fb91 	bl	800a70c <__hi0bits>
 800cfea:	42b0      	cmp	r0, r6
 800cfec:	dbe7      	blt.n	800cfbe <__gethex+0x3ea>
 800cfee:	e7f0      	b.n	800cfd2 <__gethex+0x3fe>
 800cff0:	0800d67b 	.word	0x0800d67b

0800cff4 <L_shift>:
 800cff4:	f1c2 0208 	rsb	r2, r2, #8
 800cff8:	0092      	lsls	r2, r2, #2
 800cffa:	b570      	push	{r4, r5, r6, lr}
 800cffc:	f1c2 0620 	rsb	r6, r2, #32
 800d000:	6843      	ldr	r3, [r0, #4]
 800d002:	6804      	ldr	r4, [r0, #0]
 800d004:	fa03 f506 	lsl.w	r5, r3, r6
 800d008:	432c      	orrs	r4, r5
 800d00a:	40d3      	lsrs	r3, r2
 800d00c:	6004      	str	r4, [r0, #0]
 800d00e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d012:	4288      	cmp	r0, r1
 800d014:	d3f4      	bcc.n	800d000 <L_shift+0xc>
 800d016:	bd70      	pop	{r4, r5, r6, pc}

0800d018 <__match>:
 800d018:	b530      	push	{r4, r5, lr}
 800d01a:	6803      	ldr	r3, [r0, #0]
 800d01c:	3301      	adds	r3, #1
 800d01e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d022:	b914      	cbnz	r4, 800d02a <__match+0x12>
 800d024:	6003      	str	r3, [r0, #0]
 800d026:	2001      	movs	r0, #1
 800d028:	bd30      	pop	{r4, r5, pc}
 800d02a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d02e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d032:	2d19      	cmp	r5, #25
 800d034:	bf98      	it	ls
 800d036:	3220      	addls	r2, #32
 800d038:	42a2      	cmp	r2, r4
 800d03a:	d0f0      	beq.n	800d01e <__match+0x6>
 800d03c:	2000      	movs	r0, #0
 800d03e:	e7f3      	b.n	800d028 <__match+0x10>

0800d040 <__hexnan>:
 800d040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d044:	680b      	ldr	r3, [r1, #0]
 800d046:	6801      	ldr	r1, [r0, #0]
 800d048:	115e      	asrs	r6, r3, #5
 800d04a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d04e:	f013 031f 	ands.w	r3, r3, #31
 800d052:	b087      	sub	sp, #28
 800d054:	bf18      	it	ne
 800d056:	3604      	addne	r6, #4
 800d058:	2500      	movs	r5, #0
 800d05a:	1f37      	subs	r7, r6, #4
 800d05c:	4682      	mov	sl, r0
 800d05e:	4690      	mov	r8, r2
 800d060:	9301      	str	r3, [sp, #4]
 800d062:	f846 5c04 	str.w	r5, [r6, #-4]
 800d066:	46b9      	mov	r9, r7
 800d068:	463c      	mov	r4, r7
 800d06a:	9502      	str	r5, [sp, #8]
 800d06c:	46ab      	mov	fp, r5
 800d06e:	784a      	ldrb	r2, [r1, #1]
 800d070:	1c4b      	adds	r3, r1, #1
 800d072:	9303      	str	r3, [sp, #12]
 800d074:	b342      	cbz	r2, 800d0c8 <__hexnan+0x88>
 800d076:	4610      	mov	r0, r2
 800d078:	9105      	str	r1, [sp, #20]
 800d07a:	9204      	str	r2, [sp, #16]
 800d07c:	f7ff fd94 	bl	800cba8 <__hexdig_fun>
 800d080:	2800      	cmp	r0, #0
 800d082:	d151      	bne.n	800d128 <__hexnan+0xe8>
 800d084:	9a04      	ldr	r2, [sp, #16]
 800d086:	9905      	ldr	r1, [sp, #20]
 800d088:	2a20      	cmp	r2, #32
 800d08a:	d818      	bhi.n	800d0be <__hexnan+0x7e>
 800d08c:	9b02      	ldr	r3, [sp, #8]
 800d08e:	459b      	cmp	fp, r3
 800d090:	dd13      	ble.n	800d0ba <__hexnan+0x7a>
 800d092:	454c      	cmp	r4, r9
 800d094:	d206      	bcs.n	800d0a4 <__hexnan+0x64>
 800d096:	2d07      	cmp	r5, #7
 800d098:	dc04      	bgt.n	800d0a4 <__hexnan+0x64>
 800d09a:	462a      	mov	r2, r5
 800d09c:	4649      	mov	r1, r9
 800d09e:	4620      	mov	r0, r4
 800d0a0:	f7ff ffa8 	bl	800cff4 <L_shift>
 800d0a4:	4544      	cmp	r4, r8
 800d0a6:	d952      	bls.n	800d14e <__hexnan+0x10e>
 800d0a8:	2300      	movs	r3, #0
 800d0aa:	f1a4 0904 	sub.w	r9, r4, #4
 800d0ae:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0b2:	f8cd b008 	str.w	fp, [sp, #8]
 800d0b6:	464c      	mov	r4, r9
 800d0b8:	461d      	mov	r5, r3
 800d0ba:	9903      	ldr	r1, [sp, #12]
 800d0bc:	e7d7      	b.n	800d06e <__hexnan+0x2e>
 800d0be:	2a29      	cmp	r2, #41	@ 0x29
 800d0c0:	d157      	bne.n	800d172 <__hexnan+0x132>
 800d0c2:	3102      	adds	r1, #2
 800d0c4:	f8ca 1000 	str.w	r1, [sl]
 800d0c8:	f1bb 0f00 	cmp.w	fp, #0
 800d0cc:	d051      	beq.n	800d172 <__hexnan+0x132>
 800d0ce:	454c      	cmp	r4, r9
 800d0d0:	d206      	bcs.n	800d0e0 <__hexnan+0xa0>
 800d0d2:	2d07      	cmp	r5, #7
 800d0d4:	dc04      	bgt.n	800d0e0 <__hexnan+0xa0>
 800d0d6:	462a      	mov	r2, r5
 800d0d8:	4649      	mov	r1, r9
 800d0da:	4620      	mov	r0, r4
 800d0dc:	f7ff ff8a 	bl	800cff4 <L_shift>
 800d0e0:	4544      	cmp	r4, r8
 800d0e2:	d936      	bls.n	800d152 <__hexnan+0x112>
 800d0e4:	f1a8 0204 	sub.w	r2, r8, #4
 800d0e8:	4623      	mov	r3, r4
 800d0ea:	f853 1b04 	ldr.w	r1, [r3], #4
 800d0ee:	f842 1f04 	str.w	r1, [r2, #4]!
 800d0f2:	429f      	cmp	r7, r3
 800d0f4:	d2f9      	bcs.n	800d0ea <__hexnan+0xaa>
 800d0f6:	1b3b      	subs	r3, r7, r4
 800d0f8:	f023 0303 	bic.w	r3, r3, #3
 800d0fc:	3304      	adds	r3, #4
 800d0fe:	3401      	adds	r4, #1
 800d100:	3e03      	subs	r6, #3
 800d102:	42b4      	cmp	r4, r6
 800d104:	bf88      	it	hi
 800d106:	2304      	movhi	r3, #4
 800d108:	4443      	add	r3, r8
 800d10a:	2200      	movs	r2, #0
 800d10c:	f843 2b04 	str.w	r2, [r3], #4
 800d110:	429f      	cmp	r7, r3
 800d112:	d2fb      	bcs.n	800d10c <__hexnan+0xcc>
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	b91b      	cbnz	r3, 800d120 <__hexnan+0xe0>
 800d118:	4547      	cmp	r7, r8
 800d11a:	d128      	bne.n	800d16e <__hexnan+0x12e>
 800d11c:	2301      	movs	r3, #1
 800d11e:	603b      	str	r3, [r7, #0]
 800d120:	2005      	movs	r0, #5
 800d122:	b007      	add	sp, #28
 800d124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d128:	3501      	adds	r5, #1
 800d12a:	2d08      	cmp	r5, #8
 800d12c:	f10b 0b01 	add.w	fp, fp, #1
 800d130:	dd06      	ble.n	800d140 <__hexnan+0x100>
 800d132:	4544      	cmp	r4, r8
 800d134:	d9c1      	bls.n	800d0ba <__hexnan+0x7a>
 800d136:	2300      	movs	r3, #0
 800d138:	f844 3c04 	str.w	r3, [r4, #-4]
 800d13c:	2501      	movs	r5, #1
 800d13e:	3c04      	subs	r4, #4
 800d140:	6822      	ldr	r2, [r4, #0]
 800d142:	f000 000f 	and.w	r0, r0, #15
 800d146:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d14a:	6020      	str	r0, [r4, #0]
 800d14c:	e7b5      	b.n	800d0ba <__hexnan+0x7a>
 800d14e:	2508      	movs	r5, #8
 800d150:	e7b3      	b.n	800d0ba <__hexnan+0x7a>
 800d152:	9b01      	ldr	r3, [sp, #4]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d0dd      	beq.n	800d114 <__hexnan+0xd4>
 800d158:	f1c3 0320 	rsb	r3, r3, #32
 800d15c:	f04f 32ff 	mov.w	r2, #4294967295
 800d160:	40da      	lsrs	r2, r3
 800d162:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d166:	4013      	ands	r3, r2
 800d168:	f846 3c04 	str.w	r3, [r6, #-4]
 800d16c:	e7d2      	b.n	800d114 <__hexnan+0xd4>
 800d16e:	3f04      	subs	r7, #4
 800d170:	e7d0      	b.n	800d114 <__hexnan+0xd4>
 800d172:	2004      	movs	r0, #4
 800d174:	e7d5      	b.n	800d122 <__hexnan+0xe2>

0800d176 <__ascii_mbtowc>:
 800d176:	b082      	sub	sp, #8
 800d178:	b901      	cbnz	r1, 800d17c <__ascii_mbtowc+0x6>
 800d17a:	a901      	add	r1, sp, #4
 800d17c:	b142      	cbz	r2, 800d190 <__ascii_mbtowc+0x1a>
 800d17e:	b14b      	cbz	r3, 800d194 <__ascii_mbtowc+0x1e>
 800d180:	7813      	ldrb	r3, [r2, #0]
 800d182:	600b      	str	r3, [r1, #0]
 800d184:	7812      	ldrb	r2, [r2, #0]
 800d186:	1e10      	subs	r0, r2, #0
 800d188:	bf18      	it	ne
 800d18a:	2001      	movne	r0, #1
 800d18c:	b002      	add	sp, #8
 800d18e:	4770      	bx	lr
 800d190:	4610      	mov	r0, r2
 800d192:	e7fb      	b.n	800d18c <__ascii_mbtowc+0x16>
 800d194:	f06f 0001 	mvn.w	r0, #1
 800d198:	e7f8      	b.n	800d18c <__ascii_mbtowc+0x16>

0800d19a <_realloc_r>:
 800d19a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d19e:	4607      	mov	r7, r0
 800d1a0:	4614      	mov	r4, r2
 800d1a2:	460d      	mov	r5, r1
 800d1a4:	b921      	cbnz	r1, 800d1b0 <_realloc_r+0x16>
 800d1a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d1aa:	4611      	mov	r1, r2
 800d1ac:	f7fd b930 	b.w	800a410 <_malloc_r>
 800d1b0:	b92a      	cbnz	r2, 800d1be <_realloc_r+0x24>
 800d1b2:	f7fd f8b9 	bl	800a328 <_free_r>
 800d1b6:	4625      	mov	r5, r4
 800d1b8:	4628      	mov	r0, r5
 800d1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1be:	f000 f8b2 	bl	800d326 <_malloc_usable_size_r>
 800d1c2:	4284      	cmp	r4, r0
 800d1c4:	4606      	mov	r6, r0
 800d1c6:	d802      	bhi.n	800d1ce <_realloc_r+0x34>
 800d1c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d1cc:	d8f4      	bhi.n	800d1b8 <_realloc_r+0x1e>
 800d1ce:	4621      	mov	r1, r4
 800d1d0:	4638      	mov	r0, r7
 800d1d2:	f7fd f91d 	bl	800a410 <_malloc_r>
 800d1d6:	4680      	mov	r8, r0
 800d1d8:	b908      	cbnz	r0, 800d1de <_realloc_r+0x44>
 800d1da:	4645      	mov	r5, r8
 800d1dc:	e7ec      	b.n	800d1b8 <_realloc_r+0x1e>
 800d1de:	42b4      	cmp	r4, r6
 800d1e0:	4622      	mov	r2, r4
 800d1e2:	4629      	mov	r1, r5
 800d1e4:	bf28      	it	cs
 800d1e6:	4632      	movcs	r2, r6
 800d1e8:	f7fc fa31 	bl	800964e <memcpy>
 800d1ec:	4629      	mov	r1, r5
 800d1ee:	4638      	mov	r0, r7
 800d1f0:	f7fd f89a 	bl	800a328 <_free_r>
 800d1f4:	e7f1      	b.n	800d1da <_realloc_r+0x40>
	...

0800d1f8 <_strtoul_l.isra.0>:
 800d1f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d1fc:	4e34      	ldr	r6, [pc, #208]	@ (800d2d0 <_strtoul_l.isra.0+0xd8>)
 800d1fe:	4686      	mov	lr, r0
 800d200:	460d      	mov	r5, r1
 800d202:	4628      	mov	r0, r5
 800d204:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d208:	5d37      	ldrb	r7, [r6, r4]
 800d20a:	f017 0708 	ands.w	r7, r7, #8
 800d20e:	d1f8      	bne.n	800d202 <_strtoul_l.isra.0+0xa>
 800d210:	2c2d      	cmp	r4, #45	@ 0x2d
 800d212:	d110      	bne.n	800d236 <_strtoul_l.isra.0+0x3e>
 800d214:	782c      	ldrb	r4, [r5, #0]
 800d216:	2701      	movs	r7, #1
 800d218:	1c85      	adds	r5, r0, #2
 800d21a:	f033 0010 	bics.w	r0, r3, #16
 800d21e:	d115      	bne.n	800d24c <_strtoul_l.isra.0+0x54>
 800d220:	2c30      	cmp	r4, #48	@ 0x30
 800d222:	d10d      	bne.n	800d240 <_strtoul_l.isra.0+0x48>
 800d224:	7828      	ldrb	r0, [r5, #0]
 800d226:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d22a:	2858      	cmp	r0, #88	@ 0x58
 800d22c:	d108      	bne.n	800d240 <_strtoul_l.isra.0+0x48>
 800d22e:	786c      	ldrb	r4, [r5, #1]
 800d230:	3502      	adds	r5, #2
 800d232:	2310      	movs	r3, #16
 800d234:	e00a      	b.n	800d24c <_strtoul_l.isra.0+0x54>
 800d236:	2c2b      	cmp	r4, #43	@ 0x2b
 800d238:	bf04      	itt	eq
 800d23a:	782c      	ldrbeq	r4, [r5, #0]
 800d23c:	1c85      	addeq	r5, r0, #2
 800d23e:	e7ec      	b.n	800d21a <_strtoul_l.isra.0+0x22>
 800d240:	2b00      	cmp	r3, #0
 800d242:	d1f6      	bne.n	800d232 <_strtoul_l.isra.0+0x3a>
 800d244:	2c30      	cmp	r4, #48	@ 0x30
 800d246:	bf14      	ite	ne
 800d248:	230a      	movne	r3, #10
 800d24a:	2308      	moveq	r3, #8
 800d24c:	f04f 38ff 	mov.w	r8, #4294967295
 800d250:	2600      	movs	r6, #0
 800d252:	fbb8 f8f3 	udiv	r8, r8, r3
 800d256:	fb03 f908 	mul.w	r9, r3, r8
 800d25a:	ea6f 0909 	mvn.w	r9, r9
 800d25e:	4630      	mov	r0, r6
 800d260:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d264:	f1bc 0f09 	cmp.w	ip, #9
 800d268:	d810      	bhi.n	800d28c <_strtoul_l.isra.0+0x94>
 800d26a:	4664      	mov	r4, ip
 800d26c:	42a3      	cmp	r3, r4
 800d26e:	dd1e      	ble.n	800d2ae <_strtoul_l.isra.0+0xb6>
 800d270:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d274:	d007      	beq.n	800d286 <_strtoul_l.isra.0+0x8e>
 800d276:	4580      	cmp	r8, r0
 800d278:	d316      	bcc.n	800d2a8 <_strtoul_l.isra.0+0xb0>
 800d27a:	d101      	bne.n	800d280 <_strtoul_l.isra.0+0x88>
 800d27c:	45a1      	cmp	r9, r4
 800d27e:	db13      	blt.n	800d2a8 <_strtoul_l.isra.0+0xb0>
 800d280:	fb00 4003 	mla	r0, r0, r3, r4
 800d284:	2601      	movs	r6, #1
 800d286:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d28a:	e7e9      	b.n	800d260 <_strtoul_l.isra.0+0x68>
 800d28c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d290:	f1bc 0f19 	cmp.w	ip, #25
 800d294:	d801      	bhi.n	800d29a <_strtoul_l.isra.0+0xa2>
 800d296:	3c37      	subs	r4, #55	@ 0x37
 800d298:	e7e8      	b.n	800d26c <_strtoul_l.isra.0+0x74>
 800d29a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d29e:	f1bc 0f19 	cmp.w	ip, #25
 800d2a2:	d804      	bhi.n	800d2ae <_strtoul_l.isra.0+0xb6>
 800d2a4:	3c57      	subs	r4, #87	@ 0x57
 800d2a6:	e7e1      	b.n	800d26c <_strtoul_l.isra.0+0x74>
 800d2a8:	f04f 36ff 	mov.w	r6, #4294967295
 800d2ac:	e7eb      	b.n	800d286 <_strtoul_l.isra.0+0x8e>
 800d2ae:	1c73      	adds	r3, r6, #1
 800d2b0:	d106      	bne.n	800d2c0 <_strtoul_l.isra.0+0xc8>
 800d2b2:	2322      	movs	r3, #34	@ 0x22
 800d2b4:	f8ce 3000 	str.w	r3, [lr]
 800d2b8:	4630      	mov	r0, r6
 800d2ba:	b932      	cbnz	r2, 800d2ca <_strtoul_l.isra.0+0xd2>
 800d2bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2c0:	b107      	cbz	r7, 800d2c4 <_strtoul_l.isra.0+0xcc>
 800d2c2:	4240      	negs	r0, r0
 800d2c4:	2a00      	cmp	r2, #0
 800d2c6:	d0f9      	beq.n	800d2bc <_strtoul_l.isra.0+0xc4>
 800d2c8:	b106      	cbz	r6, 800d2cc <_strtoul_l.isra.0+0xd4>
 800d2ca:	1e69      	subs	r1, r5, #1
 800d2cc:	6011      	str	r1, [r2, #0]
 800d2ce:	e7f5      	b.n	800d2bc <_strtoul_l.isra.0+0xc4>
 800d2d0:	0800d909 	.word	0x0800d909

0800d2d4 <_strtoul_r>:
 800d2d4:	f7ff bf90 	b.w	800d1f8 <_strtoul_l.isra.0>

0800d2d8 <__ascii_wctomb>:
 800d2d8:	4603      	mov	r3, r0
 800d2da:	4608      	mov	r0, r1
 800d2dc:	b141      	cbz	r1, 800d2f0 <__ascii_wctomb+0x18>
 800d2de:	2aff      	cmp	r2, #255	@ 0xff
 800d2e0:	d904      	bls.n	800d2ec <__ascii_wctomb+0x14>
 800d2e2:	228a      	movs	r2, #138	@ 0x8a
 800d2e4:	601a      	str	r2, [r3, #0]
 800d2e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d2ea:	4770      	bx	lr
 800d2ec:	700a      	strb	r2, [r1, #0]
 800d2ee:	2001      	movs	r0, #1
 800d2f0:	4770      	bx	lr
	...

0800d2f4 <fiprintf>:
 800d2f4:	b40e      	push	{r1, r2, r3}
 800d2f6:	b503      	push	{r0, r1, lr}
 800d2f8:	4601      	mov	r1, r0
 800d2fa:	ab03      	add	r3, sp, #12
 800d2fc:	4805      	ldr	r0, [pc, #20]	@ (800d314 <fiprintf+0x20>)
 800d2fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800d302:	6800      	ldr	r0, [r0, #0]
 800d304:	9301      	str	r3, [sp, #4]
 800d306:	f7fe ff8f 	bl	800c228 <_vfiprintf_r>
 800d30a:	b002      	add	sp, #8
 800d30c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d310:	b003      	add	sp, #12
 800d312:	4770      	bx	lr
 800d314:	20000070 	.word	0x20000070

0800d318 <abort>:
 800d318:	b508      	push	{r3, lr}
 800d31a:	2006      	movs	r0, #6
 800d31c:	f000 f834 	bl	800d388 <raise>
 800d320:	2001      	movs	r0, #1
 800d322:	f7f5 ff2f 	bl	8003184 <_exit>

0800d326 <_malloc_usable_size_r>:
 800d326:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d32a:	1f18      	subs	r0, r3, #4
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	bfbc      	itt	lt
 800d330:	580b      	ldrlt	r3, [r1, r0]
 800d332:	18c0      	addlt	r0, r0, r3
 800d334:	4770      	bx	lr

0800d336 <_raise_r>:
 800d336:	291f      	cmp	r1, #31
 800d338:	b538      	push	{r3, r4, r5, lr}
 800d33a:	4605      	mov	r5, r0
 800d33c:	460c      	mov	r4, r1
 800d33e:	d904      	bls.n	800d34a <_raise_r+0x14>
 800d340:	2316      	movs	r3, #22
 800d342:	6003      	str	r3, [r0, #0]
 800d344:	f04f 30ff 	mov.w	r0, #4294967295
 800d348:	bd38      	pop	{r3, r4, r5, pc}
 800d34a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d34c:	b112      	cbz	r2, 800d354 <_raise_r+0x1e>
 800d34e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d352:	b94b      	cbnz	r3, 800d368 <_raise_r+0x32>
 800d354:	4628      	mov	r0, r5
 800d356:	f000 f831 	bl	800d3bc <_getpid_r>
 800d35a:	4622      	mov	r2, r4
 800d35c:	4601      	mov	r1, r0
 800d35e:	4628      	mov	r0, r5
 800d360:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d364:	f000 b818 	b.w	800d398 <_kill_r>
 800d368:	2b01      	cmp	r3, #1
 800d36a:	d00a      	beq.n	800d382 <_raise_r+0x4c>
 800d36c:	1c59      	adds	r1, r3, #1
 800d36e:	d103      	bne.n	800d378 <_raise_r+0x42>
 800d370:	2316      	movs	r3, #22
 800d372:	6003      	str	r3, [r0, #0]
 800d374:	2001      	movs	r0, #1
 800d376:	e7e7      	b.n	800d348 <_raise_r+0x12>
 800d378:	2100      	movs	r1, #0
 800d37a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d37e:	4620      	mov	r0, r4
 800d380:	4798      	blx	r3
 800d382:	2000      	movs	r0, #0
 800d384:	e7e0      	b.n	800d348 <_raise_r+0x12>
	...

0800d388 <raise>:
 800d388:	4b02      	ldr	r3, [pc, #8]	@ (800d394 <raise+0xc>)
 800d38a:	4601      	mov	r1, r0
 800d38c:	6818      	ldr	r0, [r3, #0]
 800d38e:	f7ff bfd2 	b.w	800d336 <_raise_r>
 800d392:	bf00      	nop
 800d394:	20000070 	.word	0x20000070

0800d398 <_kill_r>:
 800d398:	b538      	push	{r3, r4, r5, lr}
 800d39a:	4d07      	ldr	r5, [pc, #28]	@ (800d3b8 <_kill_r+0x20>)
 800d39c:	2300      	movs	r3, #0
 800d39e:	4604      	mov	r4, r0
 800d3a0:	4608      	mov	r0, r1
 800d3a2:	4611      	mov	r1, r2
 800d3a4:	602b      	str	r3, [r5, #0]
 800d3a6:	f7f5 fedd 	bl	8003164 <_kill>
 800d3aa:	1c43      	adds	r3, r0, #1
 800d3ac:	d102      	bne.n	800d3b4 <_kill_r+0x1c>
 800d3ae:	682b      	ldr	r3, [r5, #0]
 800d3b0:	b103      	cbz	r3, 800d3b4 <_kill_r+0x1c>
 800d3b2:	6023      	str	r3, [r4, #0]
 800d3b4:	bd38      	pop	{r3, r4, r5, pc}
 800d3b6:	bf00      	nop
 800d3b8:	20000d24 	.word	0x20000d24

0800d3bc <_getpid_r>:
 800d3bc:	f7f5 beca 	b.w	8003154 <_getpid>

0800d3c0 <_init>:
 800d3c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3c2:	bf00      	nop
 800d3c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3c6:	bc08      	pop	{r3}
 800d3c8:	469e      	mov	lr, r3
 800d3ca:	4770      	bx	lr

0800d3cc <_fini>:
 800d3cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d3ce:	bf00      	nop
 800d3d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d3d2:	bc08      	pop	{r3}
 800d3d4:	469e      	mov	lr, r3
 800d3d6:	4770      	bx	lr
