
# Messages from "go new"

# Info: Branching solution 'solution.v5' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v5' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v4' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v3' at state 'initial' (PRJ-2)
# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 0.05 seconds, memory usage 1587144kB, peak memory usage 1587144kB (SOL-9)
Source file analysis completed (CIN-68)
solution design set fir2 -top (HC-8)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning: Integer directive values of OPT_CONST_MULTS directive is deprecated (SIF-14)
Front End called with arguments: -- /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.h /home/dss545/small_projects/fir_filter/fir_filter/fir_filter3.c /home/dss545/small_projects/fir_filter/fir_filter/fir_filter2.c (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)

# Messages from "go compile"

# Info: Design complexity at end of 'compile': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Completed transformation 'compile' on solution 'fir2.v1': elapsed time 1.09 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/CDesignChecker/design_checker.sh'
Synthesizing routine 'fir2' (CIN-13)
Found top design routine 'fir2' specified by directive (CIN-52)
Optimizing block '/fir2' ... (CIN-4)
Inlining routine 'fir2' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'fir2.v1' (SOL-8)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/fir2/core/for' iterated at most 10 times. (LOOP-2)
Design 'fir2' was read (SOL-1)

# Messages from "go libraries"

# Info: Completed transformation 'libraries' on solution 'fir2.v1': elapsed time 0.54 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Starting transformation 'libraries' on solution 'fir2.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 25, Real ops = 9, Vars = 10 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'fir2.v1': elapsed time 0.11 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
# Info: Starting transformation 'assembly' on solution 'fir2.v1' (SOL-8)

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 29, Real ops = 9, Vars = 12 (SOL-21)
# Info: Completed transformation 'loops' on solution 'fir2.v1': elapsed time 0.05 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
Loop '/fir2/core/for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'fir2.v1' (SOL-8)
Loop '/fir2/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 99, Real ops = 45, Vars = 26 (SOL-21)
# Info: Completed transformation 'memories' on solution 'fir2.v1': elapsed time 0.42 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
I/O-Port Resource '/fir2/x:rsc' (from var: x) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
# Info: Starting transformation 'memories' on solution 'fir2.v1' (SOL-8)
I/O-Port Resource '/fir2/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Design complexity at end of 'cluster': Total ops = 99, Real ops = 45, Vars = 28 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'fir2.v1': elapsed time 0.41 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
Module 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' (CLUSTER-8)
Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/.sif/solIndex_3_d9405798-4d8a-4597-87b3-585c5a14f0cd.xml' ... (LIB-129)
Module for the CLU 'ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2' has been successfully synthesized (CLUSTER-9)
Reading solution library '/home/dss545/small_projects/fir_filter/fir_filter/fir_filter/td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/.sif/solIndex_3_bc20bd61-73d8-44d4-a4af-8dd00e77f8f0.xml' ... (LIB-129)
# Info: Starting transformation 'cluster' on solution 'fir2.v1' (SOL-8)
Module for the CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' has been successfully synthesized (CLUSTER-9)
Module 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0' in the cache is valid & accepted for CLU 'ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2' (CLUSTER-8)
# Info: Design complexity at end of 'architect': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Completed transformation 'architect' on solution 'fir2.v1': elapsed time 0.18 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
Design 'fir2' contains '46' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'fir2.v1' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 183, Real ops = 46, Vars = 47 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'fir2.v1': elapsed time 0.45 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
Prescheduled LOOP '/fir2/core/main' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/fir2/core/for' (3 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/fir2/core' (total length 34 c-steps) (SCHD-8)
Prescheduled LOOP '/fir2/core/core:rlp' (0 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/fir2/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'fir2.v1' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/fir2/core': Latency = 33, Area (Datapath, Register, Total) = 4924.16, 4577.25, 9501.41 (CRAAS-11)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Final schedule of SEQUENTIAL '/fir2/core': Latency = 33, Area (Datapath, Register, Total) = 3291.33, 4577.25, 7868.58 (CRAAS-12)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 200, Real ops = 46, Vars = 60 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'fir2.v1': elapsed time 1.45 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'fir2.v1' (SOL-8)
Global signal 'x:rsc.dat' added to design 'fir2' for component 'x:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/fir2/core' (CRAAS-1)
Global signal 'x:rsc.triosy.lz' added to design 'fir2' for component 'x:rsc.triosy:obj' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'return:rsc.dat' added to design 'fir2' for component 'return:rsci' (LIB-3)
Global signal 'return:rsc.triosy.lz' added to design 'fir2' for component 'return:rsc.triosy:obj' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 211, Real ops = 112, Vars = 73 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'fir2.v1': elapsed time 0.90 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'fir2.v1' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 212, Real ops = 105, Vars = 196 (SOL-21)
# Info: Completed transformation 'instance' on solution 'fir2.v1': elapsed time 1.21 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'fir2.v1' (SOL-8)
# Info: Completed transformation 'extract' on solution 'fir2.v1': elapsed time 5.86 seconds, memory usage 1644488kB, peak memory usage 1644488kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 207, Real ops = 107, Vars = 72 (SOL-21)
Netlist written to file 'rtl.v' (NET-4)
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
order file name is: rtl.v_order.txt
generate concat
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.v
order file name is: rtl.vhdl_order.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Generating scverify_top.cpp ()
Add dependent file: ./rtl.v
Report written to file 'rtl.rpt'
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
order file name is: rtl.v_order_sim.txt
Netlist written to file 'rtl.vhdl' (NET-4)
Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/concat_rtl.v
Finished writing concatenated file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Info: Starting transformation 'extract' on solution 'fir2.v1' (SOL-8)
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.v
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/concat_sim_rtl.v
Finished writing concatenated simulation file: /home/dss545/small_projects/fir_filter/fir_filter/fir_filter/fir2.v1/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Generating SCVerify testbench files
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o1_a981173f914bc276eca7f42d28616f0ab2_0/rtl.vhdl
Add dependent file: ../td_ccore_solutions/ROM_1i4_1o8_67a60b90ba118081e4925479fe39390ab2_0/rtl.vhdl
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
