2一、 緣由與目的：
傳統型的轉動馬達需要線型運動時，常
透過其他的仲介機械結構。例如：齒輪、導
螺桿、皮帶……。但是加入這一些結構之後，
由於不是直接驅動，依然要透過這些機構，
來將旋轉的運動轉換為線性的運動。這往往
也引入的一些問題。譬如：背隙(backlash)造
成的定位不精確、摩擦力的增加、眾多結構
所造成的能量損失、故障率高、控制與維修
皆不易。在線型運動的場合中線型馬達比起
轉動型馬達有下列之好處[1-2]，結構簡單、
直接驅動，精度高、較低的磨擦損失、效率
較高、速度快、行程長、在一個定子上可安
裝多個動子等。因此線型馬達廣泛的被運用
在以下的場合中：自動化機具、雷射切割機、
點膠機、倉儲設備、半導體廠設備、X-Y 平
台、零件抓取機、運輸系統、表面處理廠、
3D 工作機…的場所中。近年來，文獻中有關
於線型馬達之驅動控制技術也引起廣泛之研
究[3-5]。
隨著半導體製造之進步，各種性能優異之
晶片不斷的被開發完成，如數位訊號處理器
(DSP)晶片、現場可程式邏輯閘陣列(FPGA)
晶片、微控制器(μC)晶片等，而這些晶片常具
有體積小、價格低、功能強--具有通訊、伺服、
即時計算、資料儲存、可程式等優異性能，可
提供各行業發展及設計適合該行業之應用軟
硬體，以提昇其產品與設備之品質與功能，使
之達到小型化、網路化、低成本、省元件、智
慧型與高性能的目的。也因為此微處理機、晶
片製程及數位設計技術之進步快速，全數位化
交流伺服馬達驅動器系統整合晶片成為發展
趨勢，使得交流馬達的磁場導向控制、電流迴
路、速度迴路、位置迴路等控制器之計算、軌
跡運動控制等功能，皆能在單顆晶片內以軟硬
體方式實現。[6-9]
在系統單晶片 SOPC 趨勢下，IC 設計公司
必須在單一晶片整合大量 IP，才能提供晶片
加值功能，因此促使晶片供應商推出全系列
SOPC 單晶片[10-12]供給各產業研製高科技
產品。以 SOPC 晶片而言，目前有 Altera、
Xilink、Lattice 等公司推出。就 Altera SOPC
晶片，有 Stratix II、APEX II、Mercury、
ARM-Based Excalibur、APEX 20K、FLEX 10K
及 ACEX 1K 等系列晶片[12]。其中 Stratix 晶
片具有最高效率、最高密度、廣闊的記憶體資
源及豐富特色的平台，最適合作為研發用之驗
證晶片。Altera Stratix EP2S60，共有 48,352
個 ALUTs 元件， 最大有 718 使用者 I/O 腳
位，36 個 DSP 方塊，共有 2,544,192 bits 的
記憶體，而 Nios 嵌入是處理器有 16 位元或
是 32 位元可規劃 CPU 程式碼，1~20Kbytes
晶片內部記憶體與 4Gbytes 晶片外部記憶
體，可以下載到 FPGA 與 IP 電路一起運作來
組合出 SoPC 環境。
因此有鑑於 SOPC 技術(Altera FPGA 晶片
及內含一顆 Nios 嵌入式軟核心處理器)之優
點，本計畫本年度將引入並用來研製線型馬達
XY 平台伺服驅動控制器之系統整合晶片，如
圖 1 所示。此系統整合晶片內主要包括兩個模
組，第一個模組在 Nios 處理器內以軟體程式
實現，其功能包含運動軌跡之計算；第二個模
組在 FPGA 晶片內以數位硬體方式實現，其
功能主要為雙軸線型馬達位置適應性模糊控
制法則、速度迴路比例控制器及電流迴路向量
控制之計算電路。本計畫所完成之系統晶片技
術，不僅可使雙軸駆動控制器數位化，可提高
系統性能及穩健性，並且可使產品小型化及降
低成本。
二、 研究方法：
此計畫今年度著重『雙軸線型馬達驅動
之 XY 平台之運動控制技術發展』，並以有限
狀態機法設計適應性模糊控制器，及以
VHDL 語言描述。圖 1 為以 SOPC 建構的線
型馬達 XY 平台伺服控制器系統架構。圖中
Nios 嵌入式處理器執行運動軌跡計算，而雙
軸線型馬達之電流迴路、速度迴路及位置迴
路之控制器全部在 FPGA 以硬體實現。詳細
之設計方法說明如下：
2.1 永磁線型同步馬達的數學模式
各軸永磁線型同步馬達的伺服係統控制
方塊圖如圖 1 所示，馬達的動態方程式如下
所述
d
d
qp
d
q
d
d
sd v
L
ix
L
L
i
L
R
dt
di 1

  (1)
q
q
p
q
f
q
q
s
dp
q
dq v
L
1
x
L
i
L
R
ix
L
L
dt
di 



  (2)
4其中
 2rm2m )nk(x)nk(x2
1
)nk(e
2
1
)nk(J 
(16)
而 n,mc 的調整方式，採用梯度下降法，也就是
朝成本函數值減少的方向調整
)k(c
)nk(J
)k(c
n,m
n,m 
 (17)
詳細去年計畫已推導，可獲得
)k(ed)KK(K)B(Sign
)k(ed)KK(BK)k(c
mm,nIpv
mm,nIpvn,m



 (18)
線型馬達適應性模糊控制器之程式將在
FPGA 晶片內以硬體實現。
2.3 運動軌跡規劃：
圓形、星形及窗形軌跡常用來測試 XY 平
台的運動性能。此處僅列出圓形及窗形軌跡
的計算公式，如下。
(1)圓形軌跡：
圓形軌跡如圖 6 左圖所示，圓形軌跡方
程式如下：
1
sin( )
cos( )
i i
i i
i i
x r
y r
  


 


(19)
其中  為角度變化量； r 為圓半徑； ix 為 X
軸命令軌跡； iy 為 Y 軸命令軌跡；經由上述
之軌跡方程式，隨時間經過角度累加即可產
生圓形軌跡，就由  的大小可改變轉子運動
的速度。
(2) 星形軌跡
星形軌跡規劃如圖 6 右圖所示，星形軌
跡方程式可以分成五個部份，動作時間皆為
t，星形軌跡方程式如下：
a 軌跡：
1
1
i i
i i
x S x
y y


 

(20)
b 軌跡：
1
1
sin 54
sin 36
i i
i i
x S x
y S y




 
 
(21)
c 軌跡：
1
1
sin18
sin 72
i i
i i
x S x
y S y




 
 
(22)
d 軌跡：
1
1
sin18
sin 72
i i
i i
x S x
y S y




  
 
(23)
e 軌跡：
1
1
sin 54
sin 36
i i
i i
x S x
y S y




 
  
(24)
其中 S 為位置增加量，其大小可改變運動的
速度； ix 為 X 軸命令軌跡； iy 為 Y 軸命令軌
跡；經由上述之軌跡方程式，隨時間經過即
可產生星形軌跡。
2.4 雙軸線型馬達運動控制晶片設計：
以 FPGA 實現之線型 XY 平台運動控制晶片
內部組成電路如圖 3(a)所示。圖 3 中，有一
顆 Nios 處理器與兩組位置控制 IP(包括 X-
軸及 Y-軸)，其間以一般 IO 連結以進行資料
傳輸。圖 3(a)中 Nios 嵌入式軟核心處理器內
主要執行軌跡規劃程式(以 C 語言撰寫)。各
組位置控制 IP 包括位置迴路的適應性模糊
控制器、速度迴路比例控制器及電流迴路的
向量控制。位置控制器之取樣頻率為 2KHz
而電流迴路的取樣頻率為 16KHz。
本計畫使用有限狀態機法來模式化位置
迴路的適應性模糊控制器及速度迴路比例
控制器，而其表示如圖 4 所示。此圖中使用
一個加法器、一個乘法器、一個查表(LUT)、
一些比較器及暫存器等元件，並以 35 步驟
來執行所有的計算。除了參考模式是使用 24
位元，其它之資料型態使用 12 位元並運用 2
的補數運算及 Q11 格式。圖中 s0~s6 執行參
考模式輸出值之計算；s6~s9 執行移動子速
度、位置誤差、位置誤差變化量之計算；
s9~s12 執行模糊化功能；s13 為查模糊表功
能； s14~s22 執行解模糊化功能；s23~s34 執行
速度及電流命令之計算、與模糊規則表參數
之調整。圖 4 中，每一步驟之操作時間為
40ns (25 MHz)；因此 35 步驟僅需 1.4s。此
時間因為比 500s (2 kHz)小，所以不會影響
系統控制性能。圖 3 中，其它電路之設計已
於之前計畫描述過，此處不再說明。圖 3(a)
中線型 XY 平台運動控制晶片之 FPGA 資源
使用表如圖 3(b)所示，總共使用 31,203
ALUTs 及 642,816 bits RAM，其中 NiosII 處
理器使用8,275 ALUTs及46,848 bits RAM而
雙軸位置控制 IP 使用 22,928 ALUTs 及
595,968 bits RAM。
6[2]P. K. Budig, “The application of linear motors,” 
Proceedings, PIEMC 2000, Vol. 3, pp.1336-1340,
2000.
[3]F.J. Lin and C.H. Lin, “On-line gain tuning using
RFNN for linear synchronous motor,” PESC, 2001 
IEEE 32nd Annual, vol. 2, pp. 766-771.
[4] T.H. Liu, Y.C. Lee and Y.H. Chang, “Adaptive 
controler design for a linear motor control system,” 
IEEE Trans. on Aerospace and Electronics System,
April 2004, vol. 40, no.2, pp. 601-613.
[5] C.M. Liaw, R.Y. Shue, H.C. Chen and S.C. Chen,
“Development of a linear brushless dc motor drive
with robust position control,” IEE Proc. Electric 
Power Application, March 2001, vol. 148, no. 2, pp.
111-118.
[6]Y. Y. Tzou, T. S. Kuo, “Design and Implementation
of all FPGA-based Motor Control IC for Permanent
Magnet AC Servo Motors,” in Conf. IEEE IECON 97,
pp. 943-947, 1997.
[7]M. F. Tsai, H. C. Chen, “Design and Implementation
of a CPLD- based Svpwm ASIC for Variable-speed
Control of AC Motor Drives,” in Proc. 4th IEEE Int.
Conf. on Power Electr., pp. 22-25, 2001.
[8] M. Cirstea, A. Aounis, M. McCormick, P. Urwin,
“Vector Control System Design and Analysis Using
VHDL,” in Conf. IEEE PESC 32nd Annual, pp. 81-84,
2001.
[9]F.J. Lin, D.H. Wang and P.K. Huang, “FPGA-based
fuzzy sliding mode control for a linear induction
motor drive,” IEE Proc.- Electr. Power Application,
vol. 152, no.5, Sep. 2005, pp. 1137-1148.
[10] CD-ROM, Digital Library, Altera Inc., Ver. 3, 2001
[11] FLEX 10K Embedded Programmable Logic
Family Data Sheet, Altera Inc., 1998.
[12] Nios Development Kits, Stratix edition, Altera Inc.,
2003.
[13] F. J. Lin, H. J. Shieh, P. H. Shieh, “An Adaptive
Recurrent-Neural-Network Motion Controller for
X–Y Table in CNC Machine,”IEEE Trans. System,
Man and Cybernetics—Part B: Cybernetics, Vol. 36,
No. 2, April 2006
[14] Y.S. Kung, R.F.Fung and T.Y. Tai, “Realization of
a Motion Control IC for X-Y Table Based on Novel
FPGA Technology”, Accepted byIEEE Transactions
on Industrial Electronics. (SCI)
[15] Y.S. Kung and M.H. Tsai, “SoPC-based Position
Control IC for PMLSM Drive”, International Journal 
of Electrical Engineering (IJEE), Vol.15, No.5, Oct.
2008. (EI)
[16] Y.S. Kung, M.S. Wang, C.C. Chuang and C.C.
Huang, “FPGA Realization of Adaptive Speed
Control IC for PMSM Drive”, Journal of the Chinese
Institute of Engineers, Vol. 30, No.7, pp. 1237-1249,
Nov. 2007. (SCI)
[17] Y.S. Kung, “Design and Implementation of a 
High-Performance PMLSM Drives Using DSP
Chip,” IEEE Transactions on Industrial Electronics,
Vol. 55, No. 3, March 2008, pp. 1341-1351. (SCI)
[18] Y.S. Kung and M.H. Tsai, “FPGA-based Speed
Control IC for PMSM Drive with Adaptive Fuzzy
Control”, IEEE Transaction on Power Electronics,
Vol. 22, No. 6, Nov. 2007, pp. 2476-2486.(SCI)
[19] Y.S. Kung and G.S. Shu, “Development of a Servo
Control IC for Drives of XYZ Table Based on SoPC
Technology,”Journal of Southern Taiwan University
of Technology, December 2006, no.31, pp.85-98.
[20] J. L. Ha, Y.S. Kung, S. C. Hu and R.F. Fung,
“Optimal design of a micro-positioning Scott-Russell
mechanism by Taguchi method,” Sensors and 
Actuators A, January 2006, vol. 125, issue 2,
pp.565-572. (SCI)
[21] J.L. Ha, Y.S. Kung, R.F. Fung and S.C. Hsien, “A
Comparison of Fitness Functions for the
Identification of a Piezoelectric Hysteretic Actuator
Based on the Real-Coded Genetic Algorithm,” 
Sensors and Actuators A, Nov. 2006, vol. 132, issue 2,
pp.643-650. (SCI)
[22] 龔應時,許哲誌,蔡明宏,陳建武,“機械手臂伺服控
制晶片與伺服系統,” 中華民國專利， 發明第 I
257342 號。專利權期間：自 2006 年 7 月 1 日至 2024
年 6 月 7 日止。
[23] 龔應時, 黃中雋, 蔡幸岸, “以軟硬體方式實現
空間向量脈波寬度調變法,” 電機月刊, 第十六
卷,第八期, pp.136-153, 2006 年 8 月.
[24] 龔應時, “次世代 DSP 數位馬達與運動控制平
台之發展(III),” 工程科技通訊期刊, 90 期, pp.
51-56 ,2007 年 2 月.
[25] 龔應時、黃中雋、盧俊豪、呂明典, “以
TMS320F2812 DSP 為基礎電動跑步機速度控制
系統之研製,” 機械月刊, 第三十三卷,第四期,
pp.文 84-文 99, 2007 年 4 月.
[26] 龔應時、蔡明宏,“永磁同步馬達電流控制晶片
之研製,”馬達電子報, 第 241 期, 2007 年 8 月.
[27] Y.S. Kung, K.H. Tseng and F.Y. Tai,
“FPGA-based Servo Control IC for X-Y Table,” 
IEEE ICIT’06, Proceedings of the IEEE 
International Conference on Industrial Technology,
pp. 2913-2918, December 15-17, 2006. (Mumbai,
India)
[28] M.H. Tsai, Y.S. Kung and K.H. Tseng,
“Development of a Servo System for Linear X-Y
Table Based on DSP controller,” IEEE ICIT’06, 
Proceedings of the IEEE International Conference
on Industrial Technology, pp.2907-2912, December
15-17, 2006. (Mumbai, India)
[29] Y.S. Kung, M.H. Tsai and C.S. Chen,
“FPGA-based Servo Control IC for PMLSM Drives
with Adaptive Fuzzy Control,” IEEE ICIEA’06, 
Proceedings of the IEEE International Conference
on Industrial Electronics and Applications, pp.
731~736, May 24-26, 2006. (Singapore) (EI)
[30] Y.S. Kung, K.H. Tseng, C.S. Chen, H.Z. Sze and
A.P. Wang, “FPGA-Implementation of Inverse
Kinematics and Servo Controller for Robot
Manipulator,” IEEE ROBIO 2006, Proceedings of
the IEEE International Conference on Robotics and
Biomimetics, pp. 1163~1168, December 17-20,
2006. (EI) (Kumni, China)
[31] Y.S. Kung, Ming-Shyan Wang and Chung-Chun
Huang, “Digital Hardware Implementation of
Adaptive Fuzzy Controller for AC Motor Drive,” 
2Clk
Clk-cur
[11..0]
[11..0]
Y_A-pulse
SVPWM
generation
ADC read in
and
transformation
Frequency
divider
QEP detection
and
transformation
[11..0]
[11..0]
[11..0]
CK
Y_B-pulse
Y_Z-pulse
Clk-sp
clk
CPU
On-chip
ROM
On-chip
RAM
UART
PIO
Timer
SPI
A
va
lo
n
B
u
s
A
va
lo
n
B
u
s
Nios II Embedded Processor IP
Position control IP
for Y-Axis
sram_cs
sram_we
sram_oe
sram_be[3]
sram_be[2]
sram_be[1]
sram_be[0]
D[31]
D[0]
A[22]
A[0]
Current controllers
and coordinate
transformation
addre _
[11..0]
*
qi
[11..0] rx
v
ryv
rzv
ai
bi
[11..0]ci
Clk
Clk
Clk
Clk-cur
Adaptive fuzzy
controller
Clk
Clk-sp
Clk-cur
X_STSB
X_RCB
X_RCA
X_STSA
X_CHB
X_CHA
X_PWM 1
X_PWM 2
X_PWM 3
X_PWM 4
X_PWM 5
X_PWM 6
X_ADIN[11]
X_ADIN[0]
X_BDIN[11]
X_BDIN[0]
CK
Position control IP
for X-Axis
Y_STSB
Y_RCB
Y_RCA
Y_STSA
Y_CHB
Y_CHA
Y_PWM 1
Y_PWM 2
Y_PWM 3
Y_PWM 4
Y_PWM 5
Y_PWM 6
Y_ADIN[11]
Y_ADIN[0]
Y_BDIN[11]
Y_BDIN[0]
[15..0]px
[15..0]px
*
mx [15..0]
*_ qy i
_ py x
*_ my x
[15..0]
[15..0]
[11..0]
*_ qx i
_ px x
*_ mx x
[15..0]
[15..0]
[11..0]
X_A-pulse
X_B-pulse
X_Z-pulse
Adaptive position Control IC based on Altera FPGA
0318ADC read in and transformation
Position control IP
( for x-axis and y-axis )
0210QEP detection andtransformation
202,7521610others
642,81631,203
02,678SVPWM generation
393,2162,002Current vector control
016,110Adaptive fuzzy controller (AFC)
Total
46,8488,275Nios II Embedded Processor IP
Memory
(bits)
ALUTsModule circuitIP
(a) (b)
圖 3. (a)線型 XY 平台運動控制晶片 (b)FPGA 資源使用表
+
-
x
x
+
x
+
x
s0 s1 s2 s3 s4 s5
x
+-
+
-
s6
+
-
+
-
s7 s8
)(* kx p
)( 1kx p 
)( 1kx p 
)( 1kxm 
)( 1kxm 
)(kv
)(ke
)1( ke
)1( ke
0a
1a
2a
1b 2b
s9
Computation of reference model output Computation of mover velocity,
position error and error change
s14
x
+
1
-
)(e
iA
)(de
jB
jid ,
+
-
x
x
x
s15 s16 s17
)(de
jB

)e(
iA 1
1
)de(
jB 1
j,id 1
1j,id
11  j,id
)(de
jB
)(e
iA
s18
x
x
+
x
x
+ + x +
ui
x +
s20 s21 s23 s24 s28s19 s22 s25
ijc ,
i,jc 1
1i,jc
11  i,jc
jid ,
jid ,1
1,1  jid
1, jid
iK
pK
fu
)(* kiq
x +
ijc ,
i,jc 1
1i,jc
11  i,jc
i,jc 1
1i,jc
jid ,
j,id 1
11  j,id
+ x x
α
iK
pK )(ke
ijc ,
x +
1, jid
x +
x +
s29 s30 s31 s32 s33 s34
r
r
r
r
r
ui
11  i,jc
Defuzzification Computation of velocity and current command, and tuning of fuzzy rule parameters
+
-
+
-
&
i
j
j&i
s10 s11 s12 s13
)(kde
)(e
iA
)(de
jB

ijc ,
1i,jc
i,jc 1
11  i,jc
1ie
1jde
Look-up
Fuzzy rule
table
RS,1
RS,1
Fuzzification
SD
ke
SD
kde
)(ke
)(* 1kx p 
)(* 2kx p 
)( 2kxm 
)(kxm
)( 1kxm  )( 2kxm 
)(* kx p )(
* 1kx p 
)(* 1kx p  )(* 2kx p 
)(kxm
)(kx p
)(kx p
+
x
vK
)(kv
x
vK
-
s26 s27
)(ku
Look-up fuzzy table
圖 4 以 FSM 方式實現之位置適應性模糊控制器及速度比例控制器之 IP
450 100 150 200 250
100
150
200
250
300
X-axis Position (mm)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
0 2 4 6 8 10 12
0
100
200
300
Time (s)
X
-a
xi
s
P
os
iti
on
(m
m
)
0 2 4 6 8 10 12
100
200
300
Time (s)
Y
-a
xi
s
Po
si
tio
n
(m
m
)
0 2 4 6 8 10 12
-5
0
5
Time (s)
X
-a
xi
s
Iq
(A
)
0 2 4 6 8 10 12
-4
-2
0
2
4
Time (s)
Y
-a
xi
s
Iq
(A
)
0 2 4 6 8 10 12
-10
0
10
Time (s)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
0 2 4 6 8 10 12
-10
0
10
Time (s)
Y
-a
xi
s
P
os
iti
on
er
ro
r
(m
m
)
(a)
(d)
(b)
(c)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
P
os
iti
on
(m
m
)
Y
-a
xi
s
Po
si
tio
n
(m
m
)
X
-a
xi
s
Iq
(A
)
Y
-a
xi
s
Iq
(A
)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
iti
on
er
ro
r
(m
m
)
50 100 150 200 250
100
150
200
250
300
X-axis Position (mm)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
0 2 4 6 8 10 12
0
100
200
300
Time (s)
X
-a
xi
s
P
os
it
io
n
(m
m
)
0 2 4 6 8 10 12
100
200
300
Time (s)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
0 2 4 6 8 10 12
-5
0
5
Time (s)
X
-a
xi
s
Iq
(A
)
0 2 4 6 8 10 12
-5
0
5
Time (s)
Y
-a
xi
s
Iq
(A
)
0 2 4 6 8 10 12
-10
0
10
Time (s)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
0 2 4 6 8 10 12
-10
0
10
Time (s)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
(a)
(d)
(b)
(c)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
P
os
it
io
n
(m
m
)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
Iq
(A
)
Y
-a
xi
s
Iq
(A
)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
圖 9 應用模糊控制器之窗形軌跡實驗 圖 10. 應用適應性模糊控制器之窗形軌跡實驗
100 150 200 250 300
0
20
40
60
80
100
120
140
160
180
200
220
X-axis Position (mm)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
0 5 10 15
100
200
300
400
Time (s)
X
-a
xi
s
P
os
it
io
n
(m
m
)
0 5 10 15
0
50
100
150
200
250
Time (s)
Y
-a
xi
s
P
os
iti
on
(m
m
)
0 5 10 15
-5
0
5
Time (s)
X
-a
xi
s
Iq
(A
)
0 5 10 15
-5
0
5
Time (s)
Y
-a
xi
s
Iq
(A
)
0 5 10 15
-10
0
10
Time (s)
X
-a
xi
s
P
os
iti
on
er
ro
r
(m
m
)
0 5 10 15
-10
0
10
Time (s)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
(a)
(d)
(b)
(c)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
P
os
it
io
n
(m
m
)
Y
-a
xi
s
P
os
iti
on
(m
m
)
X
-a
xi
s
Iq
(A
)
Y
-a
xi
s
Iq
(A
)
X
-a
xi
s
P
os
iti
on
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
P
os
it
io
n
(m
m
)
Y
-a
xi
s
P
os
iti
on
(m
m
)
X
-a
xi
s
Iq
(A
)
Y
-a
xi
s
Iq
(A
)
X
-a
xi
s
P
os
iti
on
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
100 150 200 250 300
0
20
40
60
80
100
120
140
160
180
200
220
X-axis Position (mm)
Y
-a
xi
s
Po
si
ti
on
(m
m
)
0 5 10 15
100
200
300
400
Time (s)
X
-a
xi
s
P
os
it
io
n
(m
m
)
0 5 10 15
0
50
100
150
200
250
Time (s)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
0 5 10 15
-5
0
5
Time (s)
X
-a
xi
s
Iq
(A
)
0 5 10 15
-5
0
5
Time (s)
Y
-a
xi
s
Iq
(A
)
0 5 10 15
-10
0
10
Time (s)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
0 5 10 15
-10
0
10
Time (s)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
(a)
(d)
(b)
(c)
Y
-a
xi
s
Po
si
ti
on
(m
m
)
X
-a
xi
s
P
os
it
io
n
(m
m
)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
Iq
(A
)
Y
-a
xi
s
Iq
(A
)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
Y
-a
xi
s
Po
si
ti
on
(m
m
)
X
-a
xi
s
P
os
it
io
n
(m
m
)
Y
-a
xi
s
P
os
it
io
n
(m
m
)
X
-a
xi
s
Iq
(A
)
Y
-a
xi
s
Iq
(A
)
X
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
Y
-a
xi
s
P
os
it
io
n
er
ro
r
(m
m
)
圖 11 應用模糊控制器之星形軌跡實驗 圖 12. 應用適應性模糊控制器之星形軌跡實驗
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 96-2221-E-218-061 
計畫名稱 應用 SOPC 技術研製雙軸線型馬達伺服驅動控制器 
出國人員姓名 
服務機關及職稱 
龔 應 時 
南台科技大學電機工程系教授 
會議時間地點 97/4/21 ~ 97/4/24 
 Sichuan, Chengdu, China (中國四川成都) 
會議名稱 
(中文) IEEE 工業技術國際研討會 
(英文) IEEE International Conference on Industrial Technology  
(ICIT 2008)    
發表論文題目 
 (中文)  以 FPGA 實現線形永磁同步馬達高性能控制器 
 (英文 ) FPGA-Realization of a High-Performance Controller for 
PMLSM Drive 
 
一、 參加會議經過 
 
本人此次參加的國際會議為國際電機電子工程 (IEEE) 工業電子學會
(Industrial Electronics Society, IES)所主辦的『IEEE工業技術國際研討會，ICIT 
2008』。會議時間為2008年4月21至24日，會議地點在中國四川成都(Sichuan, 
Chengdu, China)的SHERATON CHENGDU LIDO飯店。此會議之論文分為下列
類別：  
1. Industrial Informatics (工業資訊) 
Robotics, industrial vision, motion control, autonomous mobile robots, 
electrical vehicles, intelligent transportation, factory communications, flexible 
manufacturing system, industrial automation, process automation, 
CAD/CAM/CAT/CIM and LANs, industrial application of internet technologies, 
multimedia, wireless communications, data privacy and security, 
authentication, authorization and federation. 
2. Computer and Control Systems (電腦與控制系統) 
Advanced control and measurement, computer and microprocessor-
based control, signal processing, estimation and identification techniques, 
Keynote Speech 3: Evolutionary Computation and Its Applications, by Professor 
Xin Yao, Computer Science at Birmingham, UK. 
Tutorial 1: Multilevel Converters: Current Developments and Future Trends, by  
Professor Leopoldo Garcia Franquelo, University of Seville, 
Spain. 
Tutorial 2: Time Sensitive Network-Based Control Systems over IP network and 
Applications, by Professor Mo-yuen Chow, North Carolina 
State University, USA. 
國內此次約有35篇論文在此會議中發表，皆為國內大學系所研究的成果。
與上一屆ICIT在印度舉行，國內僅有10篇論文發表相比，成長許多。與會者除
了主辦國中國(含香港)本身的專家學者外，尚包括來自日本、韓國、法國、台
灣、美國、巴西、伊朗、泰國、波蘭等國家。本人的論文發表為口頭簡報，被
大會安排在第二天(April 22th)下午之『Motor Drives and Electrical Machines』場
次報告。由於本場次簡報的論文有5篇，因此每篇論文時間為20分鐘，其中報
告時間為15分鐘，另有5分鐘的發問與回答。本人所發表的論文題目為 
『FPGA-Realization of a High-Performance Controller for PMLSM Drive』，如附
件。此論文主要以FPGA晶片來實現線型永磁同步馬達的適應性伺服控制器。
由於本論文理論與實務並重，並可應用在CNC機器及半導體製程之控制器系統
上。因此現場參加者對本篇論文皆相當有興趣，有多位提出問題討論，而本人
也能正確回答，討論的非常激烈。基於時間關係，發問不再繼續，但其它問題
在會議後仍有討論。除了本身論文報告外，本人也參與其它口頭論文或壁報論
文簡告，並針對論文之原創性及新技術與作者互相討論，互換心得以吸取其精
華。本人參加ICIT 2008會議現場狀況如圖1~圖4所示。晚宴時，本人發表的文
章獲得本屆ICIT2008研討會“Best Paper Award＂的獎項，得獎狀一只(如圖5)及
300美元的獎金。此獎項僅有3篇文章獲得。 
參加 ICIT 2008 會議現場狀況 
      
                    圖 1 : ICIT 2008 會議註冊處                 圖 2 :本人與 Session Chair在會議現場合照 
     
圖 3 : 本人參觀 Poster presentation現場                     圖 4 : 本人獲得最佳論文獎於晚宴時之頒獎情形 
 
圖 5 :最佳論文獎狀 
qfdqde iiLLF ))((2
3 O
W
S   (3) 
The current control of a PMLSM drive is based on a vector 
control approach. That is, if we control id to 0 in Fig.1, the 
PMLSM will be decoupled, so that control a PMLSM will 
become easy as to control a DC linear motor. After 
simplification and considering the mechanical load, the model 
of a PMLSM can be written as the following equations, 
qtqfe iKi2
3F 'O
W
S  (4) 
with  
ftK OW
S
2
3  (5) 
and the mechanical dynamic equation of PMLSM is 
dt
dx
B
dt
xd
MFF pm
p
mLe   2
2
 (6) 
where
eF is the motor thrust force, tK  is force constant, mM  is 
the total mass of the moving element, 
mB  is viscous friction 
coefficient and LF is the external force. 
B. Adaptive fuzzy controller (AFC) in position control loop 
The dash-dot rectangular area in Fig. 1 presents the 
architecture of an AFC for PMLSM drive. It consists of a fuzzy 
controller, a reference model and a parameter adjusting 
mechanism. Detailed description of these is as follows. 
(1) Fuzzy controller (FC): 
In Fig.1, the tracking error and the change of the 
error, e , e'  are defined as 
)()()( kxkxke pm   (7) 
)1()()(  ' kekeke  (8) 
and e, 'e and uf are input and output variables of FC, 
respectively.  
The design procedure of the FC is as follows:   
(a) Take e, de as the input variables of FC, and define their 
linguist variables as E and dE. The linguist value of E and 
dE are {A0, A1, A2, A3, A4, A5, A6} and {B0, B1, B2, B3, B4,
B5, B6}, respectively. Each linguist value of E and dE is 
based on the symmetrical triangular membership function 
which is shown in Fig.2. The symmetrical triangular 
membership function are determined uniquely by three 
real numbers 321 [[[ dd , if one fixes 0ff 31   )()( [[
and 1f 2  )([ . With respect to the universe of discourse of 
[-6.6], the numbers for these linguistic values are selected 
as follows: 
A0=B0 : {-6,-6,-4},  A1=B1 : {-6,-4,-2}, A2=B2 : {-4,-2,0}, 
A3=B3: {-2,0,2},A4=B4 : {0,2,4}, A5=B5 : {2,4,6}, A6=B6:
{4,6,6} (9) 
(b) Compute the membership degree of e and de. Figure 2(a) 
shows that the only two linguistic values are excited 
(resulting in a non-zero membership) in any input value, 
and the membership degree )(eAiP  can be derived from Fig. 
2(b), in which the error e is located between ei and ei+1, two 
linguist values of Ai and Ai+1 are excited, and the 
membership degree is obtained by 
    
2
eee 1iAi

 )(P   and   )()( e1e i1i AA PP    (10) 
where )(* 1i26e 1i  ' . Similar results can be obtained 
in computing the membership degree )(deB jP .
(c) Select the initial fuzzy control rules by referring to the 
dynamic response characteristics [17], such as, 
ij,fji cisuTHENBiseandAiseIF '  (11) 
where i and j = 0~6, Ai and Bj are fuzzy number, and cj,i is 
real number. The graph of fuzzification and fuzzy rule 
table is shown in Fig. 3.  
SVPWM
PI
PI
rfxv
rfyv
rfzv
ai
wici
*
qi
*
di



dv
qv
Z
3-Phase
inverter
PWM1
PWM2
PWM3
PWM4
PWM5
PWM6
Current
detector
ui
U
V
W
qi
di

Encoder
detector & 
Transform.
Differ-
ential
Circuit
Rectifier
 
AC110V
A/D
bi
A
B


ZZB
BAA
,,
,,
Sin&Cos
= 0
LPF
A/D LPF
Current control loopPosition and speed control loop
FPGA-based position control IC
W
S pxeT
PMLSM
+
-
1-z-1
u
Inference 
Mechanism
11  Z
e
e' 11  Z
KIFI DFI
Knowledge 
Base
+
_
Adjust 
Mechanism
fu
px
vK
mx
PK
+
*
px
Reference 
Model
v
Coordinate
transformation
of  Park, 
Clarke, Park-1
and Clark-1
Fig.1 The architecture of the FPGA-based position control IC for PMLSM drive system
Therefore, (21) is substituted into (17), and then the 
parameters nmc , of fuzzy controller described by (12) can be 
adjusted using the following expression.  
m,nvip
m,nvipn,m
d)k(eK)(Sign)KK(
d)k(eK)KK()k(c
<D
<D'
|
   (24) 
with m = j, j+1 and n = i,i+1. Because the motor parameter <
is not easily to determined, so the sign(< ) is used in (24). It 
is unity because <  is positive. The sign (.) represents the sign 
operator. 
III. POSITION CONTROL IC DESIGN FOR PMLSM DRIVE
Figure 4 illustrates the internal architecture of the 
proposed FPGA implementation of the AFC and the current 
vector controller for PMLSM drive system. The FPGA chip 
adopted herein is Altera Stratix II EP2S60F672C5 with 48,352 
ALUTs, maximum 492 user I/O pins, 36 DSP blocks, 
2,544,192 bits of RAM. The Nios II embedded processor has a 
32-bit configurable CPU core. The internal circuit in Fig.4 
comprises a Nios II embedded processor IP (Intelligent 
Properties) and a position control IP. The Nios II processor is 
depicted to generate the position command, collect the 
response data and the communication with external device. 
The position control IP includes mainly a position AFC circuit 
and a circuit for current vector controller. The sampling 
frequency of posituin control loop is designed with 2kHz. The 
frequency divider generates 50 Mhz (Clk), 25 Mhz (Clk-step) 
and 2 kHz (Clk-cs) clock to supply all circuits in Fig. 4.  
In Fig.4, the FSM is employed to model the AFC in position 
loop and P controller in speed loop of PMLSM and shown in 
Fig. 5, which uses one adder, one multiplier, a look-up table, 
comparators, registers, etc. and manipulates 35 steps machine 
to carry out the overall computation of AFC in Fig. 4. With 
exception of the data type in reference model are 24-bits, 
others data type in Fig. 5 are designed with 12-bits length, 2’s 
complement and Q11 format. Although the algorithm of AFC 
is highly complexity, the FSM can give a very adequate 
modeling and easily be described by VHDL. In Fig. 5, steps 
s0~s6 execute the computation of reference model output; steps 
s6~s9 are for the computation of mover velocity, position error 
and error change; steps s9~s12 execute the function of the 
fuzzification; s13 describe the look-up table and s14~s22
defuzzification; and steps s23~s34 execute the computation of 
velocity and current command output, and the tuning of fuzzy 
rule parameters. The SD in Fig. 5 is section determination for 
the membership function of e and de. The operation of each step 
in Fig.5 can be completed within 40ns (25 MHz clock) by 
FPGA implementation; therefore total 35 steps need 1.4 Ps
operation times. It doesn’t loss any control performance for 
overall system because the 1.4 Ps operation times are much 
less than the sampling interval, 500 Ps (2 kHz) of the position 
control loop in Fig.1. Detailed circuits, such as current vector 
controller, refer to [18]. The overall resource usage of the 
AFC circuit needs 8,055 ALUTs, the Nios II embedded 
processor IP needs 8,275 ALUTs and 46,848 RAM bits and 
the position control IP needs 12,269 ALUTs and 297,984 
RAM bits in FPGA.
IV. EXPERIMENTAL SYSTEM AND RESULTS
The overall experimental system depicted in Fig.1 includes 
an FPGA (Stratix II EP2S60F672C5), a voltage source IGBT 
inverter and a PMLSM. The PMLSM was manufactured by 
the BALDOR electric company; and it is a single-axis stage 
with a cog-free linear motor and a stroke length with 600mm. 
The parameters of the motor are: Rs = 27: , Ld = Lq = 23.3 
mH, Kt = 79.9N/A. The input voltage, continuous current, 
peak current (10% duty) and continuous power of the PMLSM 
are 220V, 1.6A, 4.8A and 54W, respectively. The maximum 
speed and acceleration are 4m/s and 4 g but depend on 
external load. The moving mass is 2.5Kg, the maximum 
payload is 22.5Kg and the maximum thrust force is 73N under 
continuous operating conditions. A linear encoder with a 
resolution of 5Pm is mounted on the PMLSM as the position 
sensor, and the pole pitch is 30.5mm (about 6100 pulses). The 
inverter has three sets of IGBT power transistors. The 
collector-emitter voltage of the IGBT is rated 600V; the gate-
emitter voltage is rated r20V, and the DC collector current is 
rated 25A and in short time (1ms) is 50A. The photo-IC, 
Toshiba TLP250, is used in the gate driving circuit of IGBT.  
Input signals of the inverter are PWM signals from the FPGA 
device.
For implementation, the control sampling frequency of the 
current and position loops are designed as 16kHz and 2kHz, 
respectively. In the proposed adaptive position control IC, the 
current controller, speed controller and the adaptive fuzzy 
position controller are all realized by hardware in an FPGA. 
The fuzzy controller is first used in position loop, and the 
parameter adjustment of the fuzzy controller is based on the 
gradient descent method. The transfer function of the 
reference model in Fig. 1 is chosen by a second order system 
with the natural frequency of 40 rad/s and damping ratio of 1; 
therefore, the output response of the reference model will have 
the characteristics of no overshoot, 0.2sec rising time and zero 
steady-state. After applying the bilinear transformation with 
sampling frequency of 2 kHz, the parameters of the difference 
equation in (15) are obtained by a0=0.000098, a1=0.000196, 
a2=0.000098, b1=-1.960396, b2=0.960788.
Clk
Clk-cur
A-pulse
STSB
RCB
RCA
STSA
CHB
CHA
Frequency 
divider CK
B-pulse
Z-pulse
PWM 1
PWM 2
PWM 3
PWM 4
PWM 5
PWM 6
ADIN[11]
ADIN[0]
BDIN[11]
BDIN[0]
Clk-sp
CPU
On-chip
ROM
On-chip
RAM
UART
PIO
Timer
SPI
Av
al
on
 B
us
Av
al
on
 B
us
Nios II Embedded Processor IP
Circuit of 
current vector 
controller 
[11..0]*qi
Clk
Clk-step
Clk-cur
Clk-step
Circuit of position 
adaptive fuzzy 
controller (AFC)
and speed P 
controller [15..0]px
Clk
Clk-sp
*
px [11..0]
Clk-step
[15..0]px
Position control IC based on Altera FPGA (Stratix II EP2S60F672C5)
Position control IP
[11..0]
*
px
Fig. 4 FPGA implementation of the position control IC for PMLSM 
