// Seed: 924511658
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input uwire id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wor id_11,
    output supply1 id_12,
    output tri0 id_13
);
  id_15(
      1
  );
  assign id_8 = id_2;
  wire id_16, id_17;
  assign id_6 = id_1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output tri id_3,
    input wor id_4,
    output tri id_5,
    input tri1 id_6,
    output tri1 id_7,
    input supply1 id_8
);
  module_0(
      id_0, id_1, id_1, id_8, id_4, id_8, id_5, id_1, id_3, id_7, id_8, id_5, id_5, id_7
  );
endmodule
