 
set ::env(PROJECT_NAME) rgb2ycrcb
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR)  RTL_Benchmark/other/rgb2ycb
set ::env(TOP_VERILOG) RTL_Benchmark/other/rgb2ycb/top_output_verilog.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
