// Seed: 1275047614
module module_0 (
    input  tri1  id_0,
    input  wand  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  wire  id_6,
    output tri   id_7,
    input  tri1  id_8,
    output tri0  id_9,
    input  wor   id_10,
    input  uwire id_11
);
  wire id_13;
  module_2 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
