Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@207:222@HdlStmProcess
    rx_locked <= rx_locked_m1;
  end

  // intel-equivalence

  always @(posedge l_clk) begin
    rx_valid <= ~rx_valid;
    rx_frame <= rx_frame_s;
    rx_data_1 <= rx_data_1_s;
    rx_data_0 <= rx_data_0_s;
  end

  // frame check

  assign rx_frame_d_s = {rx_frame_s, rx_frame};


Diff Content:
- 213     rx_valid <= ~rx_valid;

Clone Blocks:
