ARM GAS  /tmp/ccujqCND.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM2_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM2_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM2_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
ARM GAS  /tmp/ccujqCND.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 26 is_stmt 0 view .LVU2
  40 0004 0023     		movs	r3, #0
  41 0006 0293     		str	r3, [sp, #8]
  42 0008 0393     		str	r3, [sp, #12]
  43 000a 0493     		str	r3, [sp, #16]
  44 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0093     		str	r3, [sp]
  48 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  49              		.loc 1 43 3 is_stmt 1 view .LVU5
  50              		.loc 1 43 18 is_stmt 0 view .LVU6
  51 0012 1448     		ldr	r0, .L9
  52 0014 4FF08042 		mov	r2, #1073741824
  53 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  54              		.loc 1 44 3 is_stmt 1 view .LVU7
  55              		.loc 1 44 24 is_stmt 0 view .LVU8
  56 001a 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  57              		.loc 1 45 3 is_stmt 1 view .LVU9
  58              		.loc 1 45 26 is_stmt 0 view .LVU10
  59 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.Period = 899999;
  60              		.loc 1 46 3 is_stmt 1 view .LVU11
  61              		.loc 1 46 21 is_stmt 0 view .LVU12
  62 001e 124A     		ldr	r2, .L9+4
  63 0020 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  64              		.loc 1 47 3 is_stmt 1 view .LVU13
  65              		.loc 1 47 28 is_stmt 0 view .LVU14
  66 0022 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  67              		.loc 1 48 3 is_stmt 1 view .LVU15
ARM GAS  /tmp/ccujqCND.s 			page 3


  68              		.loc 1 48 32 is_stmt 0 view .LVU16
  69 0024 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  70              		.loc 1 49 3 is_stmt 1 view .LVU17
  71              		.loc 1 49 7 is_stmt 0 view .LVU18
  72 0026 FFF7FEFF 		bl	HAL_TIM_Base_Init
  73              	.LVL0:
  74              		.loc 1 49 6 view .LVU19
  75 002a 90B9     		cbnz	r0, .L6
  76              	.L2:
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  77              		.loc 1 53 3 is_stmt 1 view .LVU20
  78              		.loc 1 53 34 is_stmt 0 view .LVU21
  79 002c 4FF48053 		mov	r3, #4096
  80 0030 0293     		str	r3, [sp, #8]
  54:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  81              		.loc 1 54 3 is_stmt 1 view .LVU22
  82              		.loc 1 54 7 is_stmt 0 view .LVU23
  83 0032 02A9     		add	r1, sp, #8
  84 0034 0B48     		ldr	r0, .L9
  85 0036 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  86              	.LVL1:
  87              		.loc 1 54 6 view .LVU24
  88 003a 68B9     		cbnz	r0, .L7
  89              	.L3:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  90              		.loc 1 58 3 is_stmt 1 view .LVU25
  91              		.loc 1 58 37 is_stmt 0 view .LVU26
  92 003c 0023     		movs	r3, #0
  93 003e 0093     		str	r3, [sp]
  59:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  94              		.loc 1 59 3 is_stmt 1 view .LVU27
  95              		.loc 1 59 33 is_stmt 0 view .LVU28
  96 0040 0193     		str	r3, [sp, #4]
  60:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  97              		.loc 1 60 3 is_stmt 1 view .LVU29
  98              		.loc 1 60 7 is_stmt 0 view .LVU30
  99 0042 6946     		mov	r1, sp
 100 0044 0748     		ldr	r0, .L9
 101 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 102              	.LVL2:
 103              		.loc 1 60 6 view .LVU31
 104 004a 40B9     		cbnz	r0, .L8
 105              	.L1:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  65:Core/Src/tim.c **** 
  66:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  67:Core/Src/tim.c **** 
ARM GAS  /tmp/ccujqCND.s 			page 4


  68:Core/Src/tim.c **** }
 106              		.loc 1 68 1 view .LVU32
 107 004c 07B0     		add	sp, sp, #28
 108              		.cfi_remember_state
 109              		.cfi_def_cfa_offset 4
 110              		@ sp needed
 111 004e 5DF804FB 		ldr	pc, [sp], #4
 112              	.L6:
 113              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 114              		.loc 1 51 5 is_stmt 1 view .LVU33
 115 0052 FFF7FEFF 		bl	Error_Handler
 116              	.LVL3:
 117 0056 E9E7     		b	.L2
 118              	.L7:
  56:Core/Src/tim.c ****   }
 119              		.loc 1 56 5 view .LVU34
 120 0058 FFF7FEFF 		bl	Error_Handler
 121              	.LVL4:
 122 005c EEE7     		b	.L3
 123              	.L8:
  62:Core/Src/tim.c ****   }
 124              		.loc 1 62 5 view .LVU35
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL5:
 127              		.loc 1 68 1 is_stmt 0 view .LVU36
 128 0062 F3E7     		b	.L1
 129              	.L10:
 130              		.align	2
 131              	.L9:
 132 0064 00000000 		.word	.LANCHOR0
 133 0068 9FBB0D00 		.word	899999
 134              		.cfi_endproc
 135              	.LFE134:
 137              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_TIM_Base_MspInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu fpv4-sp-d16
 145              	HAL_TIM_Base_MspInit:
 146              	.LVL6:
 147              	.LFB135:
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  71:Core/Src/tim.c **** {
 148              		.loc 1 71 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 8
 151              		@ frame_needed = 0, uses_anonymous_args = 0
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 152              		.loc 1 73 3 view .LVU38
 153              		.loc 1 73 20 is_stmt 0 view .LVU39
 154 0000 0368     		ldr	r3, [r0]
 155              		.loc 1 73 5 view .LVU40
ARM GAS  /tmp/ccujqCND.s 			page 5


 156 0002 B3F1804F 		cmp	r3, #1073741824
 157 0006 00D0     		beq	.L17
 158 0008 7047     		bx	lr
 159              	.L17:
  71:Core/Src/tim.c **** 
 160              		.loc 1 71 1 view .LVU41
 161 000a 00B5     		push	{lr}
 162              		.cfi_def_cfa_offset 4
 163              		.cfi_offset 14, -4
 164 000c 83B0     		sub	sp, sp, #12
 165              		.cfi_def_cfa_offset 16
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  78:Core/Src/tim.c ****     /* TIM2 clock enable */
  79:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 166              		.loc 1 79 5 is_stmt 1 view .LVU42
 167              	.LBB2:
 168              		.loc 1 79 5 view .LVU43
 169 000e 0021     		movs	r1, #0
 170 0010 0191     		str	r1, [sp, #4]
 171              		.loc 1 79 5 view .LVU44
 172 0012 03F50E33 		add	r3, r3, #145408
 173 0016 1A6C     		ldr	r2, [r3, #64]
 174 0018 42F00102 		orr	r2, r2, #1
 175 001c 1A64     		str	r2, [r3, #64]
 176              		.loc 1 79 5 view .LVU45
 177 001e 1B6C     		ldr	r3, [r3, #64]
 178 0020 03F00103 		and	r3, r3, #1
 179 0024 0193     		str	r3, [sp, #4]
 180              		.loc 1 79 5 view .LVU46
 181 0026 019B     		ldr	r3, [sp, #4]
 182              	.LBE2:
 183              		.loc 1 79 5 view .LVU47
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****     /* TIM2 interrupt Init */
  82:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 184              		.loc 1 82 5 view .LVU48
 185 0028 0A46     		mov	r2, r1
 186 002a 1C20     		movs	r0, #28
 187              	.LVL7:
 188              		.loc 1 82 5 is_stmt 0 view .LVU49
 189 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 190              	.LVL8:
  83:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 191              		.loc 1 83 5 is_stmt 1 view .LVU50
 192 0030 1C20     		movs	r0, #28
 193 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 194              	.LVL9:
  84:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  87:Core/Src/tim.c ****   }
  88:Core/Src/tim.c **** }
 195              		.loc 1 88 1 is_stmt 0 view .LVU51
 196 0036 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccujqCND.s 			page 6


 197              		.cfi_def_cfa_offset 4
 198              		@ sp needed
 199 0038 5DF804FB 		ldr	pc, [sp], #4
 200              		.cfi_endproc
 201              	.LFE135:
 203              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_TIM_Base_MspDeInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 209              		.fpu fpv4-sp-d16
 211              	HAL_TIM_Base_MspDeInit:
 212              	.LVL10:
 213              	.LFB136:
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  91:Core/Src/tim.c **** {
 214              		.loc 1 91 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 91 1 is_stmt 0 view .LVU53
 219 0000 08B5     		push	{r3, lr}
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 3, -8
 222              		.cfi_offset 14, -4
  92:Core/Src/tim.c **** 
  93:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 223              		.loc 1 93 3 is_stmt 1 view .LVU54
 224              		.loc 1 93 20 is_stmt 0 view .LVU55
 225 0002 0368     		ldr	r3, [r0]
 226              		.loc 1 93 5 view .LVU56
 227 0004 B3F1804F 		cmp	r3, #1073741824
 228 0008 00D0     		beq	.L21
 229              	.LVL11:
 230              	.L18:
  94:Core/Src/tim.c ****   {
  95:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
  96:Core/Src/tim.c **** 
  97:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
  98:Core/Src/tim.c ****     /* Peripheral clock disable */
  99:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 102:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 106:Core/Src/tim.c ****   }
 107:Core/Src/tim.c **** }
 231              		.loc 1 107 1 view .LVU57
 232 000a 08BD     		pop	{r3, pc}
 233              	.LVL12:
 234              	.L21:
  99:Core/Src/tim.c **** 
 235              		.loc 1 99 5 is_stmt 1 view .LVU58
ARM GAS  /tmp/ccujqCND.s 			page 7


 236 000c 044A     		ldr	r2, .L22
 237 000e 136C     		ldr	r3, [r2, #64]
 238 0010 23F00103 		bic	r3, r3, #1
 239 0014 1364     		str	r3, [r2, #64]
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 240              		.loc 1 102 5 view .LVU59
 241 0016 1C20     		movs	r0, #28
 242              	.LVL13:
 102:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 243              		.loc 1 102 5 is_stmt 0 view .LVU60
 244 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 245              	.LVL14:
 246              		.loc 1 107 1 view .LVU61
 247 001c F5E7     		b	.L18
 248              	.L23:
 249 001e 00BF     		.align	2
 250              	.L22:
 251 0020 00380240 		.word	1073887232
 252              		.cfi_endproc
 253              	.LFE136:
 255              		.global	htim2
 256              		.section	.bss.htim2,"aw",%nobits
 257              		.align	2
 258              		.set	.LANCHOR0,. + 0
 261              	htim2:
 262 0000 00000000 		.space	72
 262      00000000 
 262      00000000 
 262      00000000 
 262      00000000 
 263              		.text
 264              	.Letext0:
 265              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 266              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 267              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 268              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 269              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 270              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 271              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 272              		.file 9 "Core/Inc/main.h"
 273              		.file 10 "Core/Inc/tim.h"
ARM GAS  /tmp/ccujqCND.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccujqCND.s:18     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccujqCND.s:26     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccujqCND.s:132    .text.MX_TIM2_Init:0000000000000064 $d
     /tmp/ccujqCND.s:138    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccujqCND.s:145    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccujqCND.s:204    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccujqCND.s:211    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccujqCND.s:251    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
     /tmp/ccujqCND.s:261    .bss.htim2:0000000000000000 htim2
     /tmp/ccujqCND.s:257    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
