
MSS1_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  20000190  20000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003790  200004c0  200004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00000040  20003c50  20003c50  0000bc50  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001b0  20003c90  20003c90  0000bc90  2**4
                  ALLOC
  5 .heap         0000b1c0  20003e40  20003e40  0000bc90  2**4
                  ALLOC
  6 .stack        00001000  2000f000  2000f000  0000bc90  2**4
                  ALLOC
  7 .comment      00000102  00000000  00000000  0000bc90  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000490  00000000  00000000  0000bd92  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000a76  00000000  00000000  0000c222  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000756a  00000000  00000000  0000cc98  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000b18  00000000  00000000  00014202  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000023f9  00000000  00000000  00014d1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000ff8  00000000  00000000  00017114  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002b3e  00000000  00000000  0001810c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00001afe  00000000  00000000  0001ac4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0002ca89  00000000  00000000  0001c748  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000025  00000000  00000000  000491d1  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00000460  00000000  00000000  000491f6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

20000000 <__vector_table_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000191 	.word	0x20000191
20000008:	2000037f 	.word	0x2000037f
2000000c:	20000381 	.word	0x20000381
20000010:	20000383 	.word	0x20000383
20000014:	20000385 	.word	0x20000385
20000018:	20000387 	.word	0x20000387
	...
2000002c:	20000389 	.word	0x20000389
20000030:	2000038b 	.word	0x2000038b
20000034:	00000000 	.word	0x00000000
20000038:	2000038d 	.word	0x2000038d
2000003c:	2000038f 	.word	0x2000038f
20000040:	20000391 	.word	0x20000391
20000044:	20000393 	.word	0x20000393
20000048:	2000356d 	.word	0x2000356d
2000004c:	20003591 	.word	0x20003591
20000050:	20000399 	.word	0x20000399
20000054:	2000039b 	.word	0x2000039b
20000058:	2000039d 	.word	0x2000039d
2000005c:	2000039f 	.word	0x2000039f
20000060:	200003a1 	.word	0x200003a1
20000064:	200003a3 	.word	0x200003a3
20000068:	200022c1 	.word	0x200022c1
2000006c:	200022e5 	.word	0x200022e5
20000070:	200003a9 	.word	0x200003a9
20000074:	200003ab 	.word	0x200003ab
20000078:	20000cad 	.word	0x20000cad
2000007c:	200003af 	.word	0x200003af
20000080:	200003b1 	.word	0x200003b1
20000084:	200003b3 	.word	0x200003b3
20000088:	200003b5 	.word	0x200003b5
2000008c:	200003b7 	.word	0x200003b7
20000090:	200003b9 	.word	0x200003b9
20000094:	200003bb 	.word	0x200003bb
20000098:	200003bd 	.word	0x200003bd
2000009c:	200003bf 	.word	0x200003bf
200000a0:	200003c1 	.word	0x200003c1
200000a4:	200003c3 	.word	0x200003c3
200000a8:	200003c5 	.word	0x200003c5
200000ac:	200003c7 	.word	0x200003c7
200000b0:	200003c9 	.word	0x200003c9
200000b4:	200003cb 	.word	0x200003cb
200000b8:	200003cd 	.word	0x200003cd
200000bc:	200003cf 	.word	0x200003cf
200000c0:	200003d1 	.word	0x200003d1
200000c4:	200003d3 	.word	0x200003d3
200000c8:	200003d5 	.word	0x200003d5
200000cc:	200003d7 	.word	0x200003d7
200000d0:	200003d9 	.word	0x200003d9
200000d4:	200003db 	.word	0x200003db
200000d8:	200003dd 	.word	0x200003dd
200000dc:	200003df 	.word	0x200003df
200000e0:	200003e1 	.word	0x200003e1
200000e4:	200003e3 	.word	0x200003e3
200000e8:	200003e5 	.word	0x200003e5
200000ec:	200003e7 	.word	0x200003e7
200000f0:	200003e9 	.word	0x200003e9
200000f4:	200003eb 	.word	0x200003eb
200000f8:	200003ed 	.word	0x200003ed
200000fc:	200003ef 	.word	0x200003ef
20000100:	200003f1 	.word	0x200003f1
20000104:	200003f3 	.word	0x200003f3
20000108:	200003f5 	.word	0x200003f5
2000010c:	200003f7 	.word	0x200003f7
20000110:	200003f9 	.word	0x200003f9
20000114:	200003fb 	.word	0x200003fb
20000118:	200003fd 	.word	0x200003fd
2000011c:	200003ff 	.word	0x200003ff
20000120:	20000401 	.word	0x20000401
20000124:	20000403 	.word	0x20000403
20000128:	20000405 	.word	0x20000405
2000012c:	20000407 	.word	0x20000407
20000130:	20000409 	.word	0x20000409
20000134:	2000040b 	.word	0x2000040b
20000138:	2000040d 	.word	0x2000040d
2000013c:	2000040f 	.word	0x2000040f
20000140:	20000411 	.word	0x20000411
20000144:	20000413 	.word	0x20000413
20000148:	20000415 	.word	0x20000415
2000014c:	20000417 	.word	0x20000417
20000150:	20000419 	.word	0x20000419
20000154:	2000041b 	.word	0x2000041b
20000158:	2000041d 	.word	0x2000041d
2000015c:	2000041f 	.word	0x2000041f
20000160:	20000421 	.word	0x20000421
20000164:	20000423 	.word	0x20000423
20000168:	20000425 	.word	0x20000425
2000016c:	20000427 	.word	0x20000427
20000170:	20000429 	.word	0x20000429
20000174:	2000042b 	.word	0x2000042b
20000178:	2000042d 	.word	0x2000042d
2000017c:	2000042f 	.word	0x2000042f
20000180:	20000431 	.word	0x20000431
20000184:	20000433 	.word	0x20000433
	...

Disassembly of section .boot_code:

20000190 <Reset_Handler>:
20000190:	f04f 0b00 	mov.w	fp, #0
20000194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 20000456 <SF2_MDDR_MODE_CR>
20000198:	6800      	ldr	r0, [r0, #0]
2000019a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 20000452 <SF2_EDAC_CR>
2000019e:	6809      	ldr	r1, [r1, #0]
200001a0:	f001 0103 	and.w	r1, r1, #3
200001a4:	f000 001c 	and.w	r0, r0, #28
200001a8:	2814      	cmp	r0, #20
200001aa:	d101      	bne.n	200001b0 <check_esram_edac>
200001ac:	f04b 0b02 	orr.w	fp, fp, #2

200001b0 <check_esram_edac>:
200001b0:	2900      	cmp	r1, #0
200001b2:	d001      	beq.n	200001b8 <check_stack_init>
200001b4:	f04b 0b01 	orr.w	fp, fp, #1

200001b8 <check_stack_init>:
200001b8:	f1bb 0f00 	cmp.w	fp, #0
200001bc:	d005      	beq.n	200001ca <system_init>

200001be <clear_stack>:
200001be:	48a7      	ldr	r0, [pc, #668]	; (2000045c <SF2_MDDR_MODE_CR+0x6>)
200001c0:	49a7      	ldr	r1, [pc, #668]	; (20000460 <SF2_MDDR_MODE_CR+0xa>)
200001c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 20000436 <RAM_INIT_PATTERN>
200001c6:	f000 f89f 	bl	20000308 <fill_memory>

200001ca <system_init>:
200001ca:	48a6      	ldr	r0, [pc, #664]	; (20000464 <SF2_MDDR_MODE_CR+0xe>)
200001cc:	4780      	blx	r0
200001ce:	f00b 0a02 	and.w	sl, fp, #2
200001d2:	f1ba 0f00 	cmp.w	sl, #0
200001d6:	d00c      	beq.n	200001f2 <remap_memory>
200001d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 2000044a <SF2_DDRB_NB_SIZE>
200001dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 2000044e <SF2_DDRB_CR>
200001e0:	6802      	ldr	r2, [r0, #0]
200001e2:	680b      	ldr	r3, [r1, #0]
200001e4:	b40f      	push	{r0, r1, r2, r3}
200001e6:	f04f 0200 	mov.w	r2, #0
200001ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
200001ee:	6002      	str	r2, [r0, #0]
200001f0:	600b      	str	r3, [r1, #0]

200001f2 <remap_memory>:
200001f2:	489d      	ldr	r0, [pc, #628]	; (20000468 <SF2_MDDR_MODE_CR+0x12>)
200001f4:	4a9d      	ldr	r2, [pc, #628]	; (2000046c <SF2_MDDR_MODE_CR+0x16>)
200001f6:	4b9e      	ldr	r3, [pc, #632]	; (20000470 <SF2_MDDR_MODE_CR+0x1a>)
200001f8:	2802      	cmp	r0, #2
200001fa:	d108      	bne.n	2000020e <check_esram_remap>
200001fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 2000043e <SF2_ESRAM_CR>
20000200:	600a      	str	r2, [r1, #0]
20000202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 20000446 <SF2_ENVM_REMAP_CR>
20000206:	600a      	str	r2, [r1, #0]
20000208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 20000442 <SF2_DDR_CR>
2000020c:	600b      	str	r3, [r1, #0]

2000020e <check_esram_remap>:
2000020e:	2801      	cmp	r0, #1
20000210:	d108      	bne.n	20000224 <check_mirrored_nvm>
20000212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 20000442 <SF2_DDR_CR>
20000216:	600a      	str	r2, [r1, #0]
20000218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 20000446 <SF2_ENVM_REMAP_CR>
2000021c:	600a      	str	r2, [r1, #0]
2000021e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 2000043e <SF2_ESRAM_CR>
20000222:	600b      	str	r3, [r1, #0]

20000224 <check_mirrored_nvm>:
20000224:	4893      	ldr	r0, [pc, #588]	; (20000474 <SF2_MDDR_MODE_CR+0x1e>)
20000226:	2800      	cmp	r0, #0
20000228:	d109      	bne.n	2000023e <copy_data>
2000022a:	4893      	ldr	r0, [pc, #588]	; (20000478 <SF2_MDDR_MODE_CR+0x22>)
2000022c:	4993      	ldr	r1, [pc, #588]	; (2000047c <SF2_MDDR_MODE_CR+0x26>)
2000022e:	4a94      	ldr	r2, [pc, #592]	; (20000480 <SF2_MDDR_MODE_CR+0x2a>)
20000230:	f000 f832 	bl	20000298 <block_copy>

20000234 <copy_text>:
20000234:	4893      	ldr	r0, [pc, #588]	; (20000484 <SF2_MDDR_MODE_CR+0x2e>)
20000236:	4994      	ldr	r1, [pc, #592]	; (20000488 <SF2_MDDR_MODE_CR+0x32>)
20000238:	4a94      	ldr	r2, [pc, #592]	; (2000048c <SF2_MDDR_MODE_CR+0x36>)
2000023a:	f000 f82d 	bl	20000298 <block_copy>

2000023e <copy_data>:
2000023e:	4894      	ldr	r0, [pc, #592]	; (20000490 <SF2_MDDR_MODE_CR+0x3a>)
20000240:	4994      	ldr	r1, [pc, #592]	; (20000494 <SF2_MDDR_MODE_CR+0x3e>)
20000242:	4a95      	ldr	r2, [pc, #596]	; (20000498 <SF2_MDDR_MODE_CR+0x42>)
20000244:	f000 f828 	bl	20000298 <block_copy>

20000248 <clear_bss>:
20000248:	4894      	ldr	r0, [pc, #592]	; (2000049c <SF2_MDDR_MODE_CR+0x46>)
2000024a:	4995      	ldr	r1, [pc, #596]	; (200004a0 <SF2_MDDR_MODE_CR+0x4a>)
2000024c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 20000436 <RAM_INIT_PATTERN>
20000250:	f000 f85a 	bl	20000308 <fill_memory>

20000254 <clear_heap>:
20000254:	f1bb 0f00 	cmp.w	fp, #0
20000258:	d012      	beq.n	20000280 <call_glob_ctor>
2000025a:	4892      	ldr	r0, [pc, #584]	; (200004a4 <SF2_MDDR_MODE_CR+0x4e>)
2000025c:	4992      	ldr	r1, [pc, #584]	; (200004a8 <SF2_MDDR_MODE_CR+0x52>)
2000025e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 2000043a <HEAP_INIT_PATTERN>
20000262:	f000 f851 	bl	20000308 <fill_memory>
20000266:	f00b 0a02 	and.w	sl, fp, #2
2000026a:	f1ba 0f00 	cmp.w	sl, #0
2000026e:	d007      	beq.n	20000280 <call_glob_ctor>
20000270:	bc0f      	pop	{r0, r1, r2, r3}
20000272:	6002      	str	r2, [r0, #0]
20000274:	600b      	str	r3, [r1, #0]
20000276:	bf00      	nop
20000278:	f3af 8000 	nop.w
2000027c:	f3af 8000 	nop.w

20000280 <call_glob_ctor>:
20000280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 200004ac <SF2_MDDR_MODE_CR+0x56>
20000284:	f20f 0e03 	addw	lr, pc, #3
20000288:	4700      	bx	r0

2000028a <branch_to_main>:
2000028a:	f04f 0000 	mov.w	r0, #0
2000028e:	f04f 0100 	mov.w	r1, #0
20000292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 200004b0 <SF2_MDDR_MODE_CR+0x5a>

20000296 <ExitLoop>:
20000296:	e7fe      	b.n	20000296 <ExitLoop>

20000298 <block_copy>:
20000298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
2000029c:	4288      	cmp	r0, r1
2000029e:	d025      	beq.n	200002ec <block_copy_exit>
200002a0:	ebb2 0201 	subs.w	r2, r2, r1
200002a4:	d500      	bpl.n	200002a8 <block_copy_address_ok>
200002a6:	e7fe      	b.n	200002a6 <block_copy+0xe>

200002a8 <block_copy_address_ok>:
200002a8:	ea40 0301 	orr.w	r3, r0, r1
200002ac:	f013 0303 	ands.w	r3, r3, #3
200002b0:	d002      	beq.n	200002b8 <block_copy_continue>

200002b2 <block_copy_byte_copy>:
200002b2:	f000 f81d 	bl	200002f0 <block_copy_byte>
200002b6:	e019      	b.n	200002ec <block_copy_exit>

200002b8 <block_copy_continue>:
200002b8:	f04f 0300 	mov.w	r3, #0
200002bc:	4690      	mov	r8, r2
200002be:	1112      	asrs	r2, r2, #4
200002c0:	d0f7      	beq.n	200002b2 <block_copy_byte_copy>

200002c2 <block_copy_loop>:
200002c2:	429a      	cmp	r2, r3
200002c4:	bf1c      	itt	ne
200002c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
200002c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
200002ca:	f103 0301 	add.w	r3, r3, #1
200002ce:	d1f8      	bne.n	200002c2 <block_copy_loop>
200002d0:	f008 080f 	and.w	r8, r8, #15
200002d4:	f1b8 0f00 	cmp.w	r8, #0
200002d8:	d008      	beq.n	200002ec <block_copy_exit>

200002da <copy_spare_bytes>:
200002da:	7804      	ldrb	r4, [r0, #0]
200002dc:	700c      	strb	r4, [r1, #0]
200002de:	f100 0001 	add.w	r0, r0, #1
200002e2:	f101 0101 	add.w	r1, r1, #1
200002e6:	f1b8 0801 	subs.w	r8, r8, #1
200002ea:	d1f6      	bne.n	200002da <copy_spare_bytes>

200002ec <block_copy_exit>:
200002ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

200002f0 <block_copy_byte>:
200002f0:	b508      	push	{r3, lr}
200002f2:	f04f 0300 	mov.w	r3, #0

200002f6 <block_copy_byte_loop>:
200002f6:	7803      	ldrb	r3, [r0, #0]
200002f8:	700b      	strb	r3, [r1, #0]
200002fa:	f100 0001 	add.w	r0, r0, #1
200002fe:	f101 0101 	add.w	r1, r1, #1
20000302:	3a01      	subs	r2, #1
20000304:	d1f7      	bne.n	200002f6 <block_copy_byte_loop>
20000306:	bd08      	pop	{r3, pc}

20000308 <fill_memory>:
20000308:	4288      	cmp	r0, r1
2000030a:	d037      	beq.n	2000037c <fill_memory_exit>
2000030c:	f000 0603 	and.w	r6, r0, #3
20000310:	2e00      	cmp	r6, #0
20000312:	d014      	beq.n	2000033e <fill_memory_end_start>
20000314:	f04f 0504 	mov.w	r5, #4
20000318:	eba5 0406 	sub.w	r4, r5, r6
2000031c:	f04f 0708 	mov.w	r7, #8
20000320:	fb07 f806 	mul.w	r8, r7, r6
20000324:	4691      	mov	r9, r2
20000326:	fa69 f908 	ror.w	r9, r9, r8

2000032a <fill_memory_spare_bytes_start>:
2000032a:	2c00      	cmp	r4, #0
2000032c:	d007      	beq.n	2000033e <fill_memory_end_start>
2000032e:	f880 9000 	strb.w	r9, [r0]
20000332:	fa69 f907 	ror.w	r9, r9, r7
20000336:	f100 0001 	add.w	r0, r0, #1
2000033a:	3c01      	subs	r4, #1
2000033c:	e7f5      	b.n	2000032a <fill_memory_spare_bytes_start>

2000033e <fill_memory_end_start>:
2000033e:	f04f 0600 	mov.w	r6, #0
20000342:	460f      	mov	r7, r1
20000344:	1a09      	subs	r1, r1, r0
20000346:	4688      	mov	r8, r1
20000348:	1109      	asrs	r1, r1, #4
2000034a:	4691      	mov	r9, r2
2000034c:	4614      	mov	r4, r2
2000034e:	4615      	mov	r5, r2
20000350:	42b1      	cmp	r1, r6
20000352:	d006      	beq.n	20000362 <fill_memory_spare_bytes_end>

20000354 <fill_memory_loop>:
20000354:	bf18      	it	ne
20000356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
2000035a:	f106 0601 	add.w	r6, r6, #1
2000035e:	42b1      	cmp	r1, r6
20000360:	d1f8      	bne.n	20000354 <fill_memory_loop>

20000362 <fill_memory_spare_bytes_end>:
20000362:	f008 080f 	and.w	r8, r8, #15

20000366 <fill_memory_spare_end_loop>:
20000366:	f1b8 0f00 	cmp.w	r8, #0
2000036a:	d007      	beq.n	2000037c <fill_memory_exit>
2000036c:	7002      	strb	r2, [r0, #0]
2000036e:	ea4f 2232 	mov.w	r2, r2, ror #8
20000372:	f100 0001 	add.w	r0, r0, #1
20000376:	f1b8 0801 	subs.w	r8, r8, #1
2000037a:	e7f4      	b.n	20000366 <fill_memory_spare_end_loop>

2000037c <fill_memory_exit>:
2000037c:	4770      	bx	lr

2000037e <NMI_Handler>:
2000037e:	e7fe      	b.n	2000037e <NMI_Handler>

20000380 <HardFault_Handler>:
20000380:	e7fe      	b.n	20000380 <HardFault_Handler>

20000382 <MemManage_Handler>:
20000382:	e7fe      	b.n	20000382 <MemManage_Handler>

20000384 <BusFault_Handler>:
20000384:	e7fe      	b.n	20000384 <BusFault_Handler>

20000386 <UsageFault_Handler>:
20000386:	e7fe      	b.n	20000386 <UsageFault_Handler>

20000388 <SVC_Handler>:
20000388:	e7fe      	b.n	20000388 <SVC_Handler>

2000038a <DebugMon_Handler>:
2000038a:	e7fe      	b.n	2000038a <DebugMon_Handler>

2000038c <PendSV_Handler>:
2000038c:	e7fe      	b.n	2000038c <PendSV_Handler>

2000038e <SysTick_Handler>:
2000038e:	e7fe      	b.n	2000038e <SysTick_Handler>

20000390 <WdogWakeup_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <WdogWakeup_IRQHandler>

20000392 <RTC_Wakeup_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <RTC_Wakeup_IRQHandler>
20000394:	e7fe      	b.n	20000394 <RTC_Wakeup_IRQHandler+0x2>
20000396:	e7fe      	b.n	20000396 <RTC_Wakeup_IRQHandler+0x4>

20000398 <I2C0_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <I2C0_IRQHandler>

2000039a <I2C0_SMBAlert_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <I2C0_SMBAlert_IRQHandler>

2000039c <I2C0_SMBus_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <I2C0_SMBus_IRQHandler>

2000039e <I2C1_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <I2C1_IRQHandler>

200003a0 <I2C1_SMBAlert_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <I2C1_SMBAlert_IRQHandler>

200003a2 <I2C1_SMBus_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <I2C1_SMBus_IRQHandler>
200003a4:	e7fe      	b.n	200003a4 <I2C1_SMBus_IRQHandler+0x2>
200003a6:	e7fe      	b.n	200003a6 <I2C1_SMBus_IRQHandler+0x4>

200003a8 <EthernetMAC_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <EthernetMAC_IRQHandler>

200003aa <DMA_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <DMA_IRQHandler>
200003ac:	e7fe      	b.n	200003ac <DMA_IRQHandler+0x2>

200003ae <Timer2_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <Timer2_IRQHandler>

200003b0 <CAN_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <CAN_IRQHandler>

200003b2 <ENVM0_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ENVM0_IRQHandler>

200003b4 <ENVM1_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ENVM1_IRQHandler>

200003b6 <ComBlk_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ComBlk_IRQHandler>

200003b8 <USB_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <USB_IRQHandler>

200003ba <USB_DMA_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <USB_DMA_IRQHandler>

200003bc <PLL_Lock_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <PLL_Lock_IRQHandler>

200003be <PLL_LockLost_IRQHandler>:
200003be:	e7fe      	b.n	200003be <PLL_LockLost_IRQHandler>

200003c0 <CommSwitchError_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <CommSwitchError_IRQHandler>

200003c2 <CacheError_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <CacheError_IRQHandler>

200003c4 <DDR_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <DDR_IRQHandler>

200003c6 <HPDMA_Complete_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <HPDMA_Complete_IRQHandler>

200003c8 <HPDMA_Error_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <HPDMA_Error_IRQHandler>

200003ca <ECC_Error_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ECC_Error_IRQHandler>

200003cc <MDDR_IOCalib_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <MDDR_IOCalib_IRQHandler>

200003ce <FAB_PLL_Lock_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <FAB_PLL_Lock_IRQHandler>

200003d0 <FAB_PLL_LockLost_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <FAB_PLL_LockLost_IRQHandler>

200003d2 <FIC64_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <FIC64_IRQHandler>

200003d4 <FabricIrq0_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <FabricIrq0_IRQHandler>

200003d6 <FabricIrq1_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <FabricIrq1_IRQHandler>

200003d8 <FabricIrq2_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <FabricIrq2_IRQHandler>

200003da <FabricIrq3_IRQHandler>:
200003da:	e7fe      	b.n	200003da <FabricIrq3_IRQHandler>

200003dc <FabricIrq4_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <FabricIrq4_IRQHandler>

200003de <FabricIrq5_IRQHandler>:
200003de:	e7fe      	b.n	200003de <FabricIrq5_IRQHandler>

200003e0 <FabricIrq6_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <FabricIrq6_IRQHandler>

200003e2 <FabricIrq7_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <FabricIrq7_IRQHandler>

200003e4 <FabricIrq8_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <FabricIrq8_IRQHandler>

200003e6 <FabricIrq9_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <FabricIrq9_IRQHandler>

200003e8 <FabricIrq10_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <FabricIrq10_IRQHandler>

200003ea <FabricIrq11_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <FabricIrq11_IRQHandler>

200003ec <FabricIrq12_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <FabricIrq12_IRQHandler>

200003ee <FabricIrq13_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <FabricIrq13_IRQHandler>

200003f0 <FabricIrq14_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <FabricIrq14_IRQHandler>

200003f2 <FabricIrq15_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <FabricIrq15_IRQHandler>

200003f4 <GPIO0_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <GPIO0_IRQHandler>

200003f6 <GPIO1_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <GPIO1_IRQHandler>

200003f8 <GPIO2_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <GPIO2_IRQHandler>

200003fa <GPIO3_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <GPIO3_IRQHandler>

200003fc <GPIO4_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <GPIO4_IRQHandler>

200003fe <GPIO5_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <GPIO5_IRQHandler>

20000400 <GPIO6_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <GPIO6_IRQHandler>

20000402 <GPIO7_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <GPIO7_IRQHandler>

20000404 <GPIO8_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <GPIO8_IRQHandler>

20000406 <GPIO9_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <GPIO9_IRQHandler>

20000408 <GPIO10_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <GPIO10_IRQHandler>

2000040a <GPIO11_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <GPIO11_IRQHandler>

2000040c <GPIO12_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <GPIO12_IRQHandler>

2000040e <GPIO13_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <GPIO13_IRQHandler>

20000410 <GPIO14_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <GPIO14_IRQHandler>

20000412 <GPIO15_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <GPIO15_IRQHandler>

20000414 <GPIO16_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <GPIO16_IRQHandler>

20000416 <GPIO17_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <GPIO17_IRQHandler>

20000418 <GPIO18_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <GPIO18_IRQHandler>

2000041a <GPIO19_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <GPIO19_IRQHandler>

2000041c <GPIO20_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <GPIO20_IRQHandler>

2000041e <GPIO21_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <GPIO21_IRQHandler>

20000420 <GPIO22_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <GPIO22_IRQHandler>

20000422 <GPIO23_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <GPIO23_IRQHandler>

20000424 <GPIO24_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <GPIO24_IRQHandler>

20000426 <GPIO25_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <GPIO25_IRQHandler>

20000428 <GPIO26_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <GPIO26_IRQHandler>

2000042a <GPIO27_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <GPIO27_IRQHandler>

2000042c <GPIO28_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <GPIO28_IRQHandler>

2000042e <GPIO29_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <GPIO29_IRQHandler>

20000430 <GPIO30_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <GPIO30_IRQHandler>

20000432 <GPIO31_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <GPIO31_IRQHandler>

20000434 <mscc_post_hw_cfg_init>:
20000434:	4770      	bx	lr

20000436 <RAM_INIT_PATTERN>:
20000436:	0000      	.short	0x0000
	...

2000043a <HEAP_INIT_PATTERN>:
2000043a:	a2a2      	.short	0xa2a2
2000043c:	a2a2      	.short	0xa2a2

2000043e <SF2_ESRAM_CR>:
2000043e:	8000      	.short	0x8000
20000440:	4003      	.short	0x4003

20000442 <SF2_DDR_CR>:
20000442:	8008      	.short	0x8008
20000444:	4003      	.short	0x4003

20000446 <SF2_ENVM_REMAP_CR>:
20000446:	8010      	.short	0x8010
20000448:	4003      	.short	0x4003

2000044a <SF2_DDRB_NB_SIZE>:
2000044a:	8030      	.short	0x8030
2000044c:	4003      	.short	0x4003

2000044e <SF2_DDRB_CR>:
2000044e:	8034      	.short	0x8034
20000450:	4003      	.short	0x4003

20000452 <SF2_EDAC_CR>:
20000452:	8038      	.short	0x8038
20000454:	4003      	.short	0x4003

20000456 <SF2_MDDR_MODE_CR>:
20000456:	0818      	.short	0x0818
20000458:	00004002 	.word	0x00004002
2000045c:	2000f000 	.word	0x2000f000
20000460:	20010000 	.word	0x20010000
20000464:	20003785 	.word	0x20003785
	...
20000470:	00000001 	.word	0x00000001
20000474:	00000000 	.word	0x00000000
20000478:	20000000 	.word	0x20000000
2000047c:	20000000 	.word	0x20000000
20000480:	20000190 	.word	0x20000190
20000484:	200004c0 	.word	0x200004c0
20000488:	200004c0 	.word	0x200004c0
2000048c:	20003c50 	.word	0x20003c50
20000490:	20003c50 	.word	0x20003c50
20000494:	20003c50 	.word	0x20003c50
20000498:	20003c90 	.word	0x20003c90
2000049c:	20003c90 	.word	0x20003c90
200004a0:	20003e40 	.word	0x20003e40
200004a4:	20003e40 	.word	0x20003e40
200004a8:	2000f000 	.word	0x2000f000
200004ac:	20003a5d 	.word	0x20003a5d
200004b0:	20001289 	.word	0x20001289
200004b4:	f3af 8000 	nop.w
200004b8:	f3af 8000 	nop.w
200004bc:	f3af 8000 	nop.w

Disassembly of section .text:

200004c0 <__do_global_dtors_aux>:
200004c0:	f643 4390 	movw	r3, #15504	; 0x3c90
200004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004c8:	781a      	ldrb	r2, [r3, #0]
200004ca:	b90a      	cbnz	r2, 200004d0 <__do_global_dtors_aux+0x10>
200004cc:	2001      	movs	r0, #1
200004ce:	7018      	strb	r0, [r3, #0]
200004d0:	4770      	bx	lr
200004d2:	bf00      	nop

200004d4 <frame_dummy>:
200004d4:	f643 4050 	movw	r0, #15440	; 0x3c50
200004d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004dc:	b508      	push	{r3, lr}
200004de:	6803      	ldr	r3, [r0, #0]
200004e0:	b12b      	cbz	r3, 200004ee <frame_dummy+0x1a>
200004e2:	f240 0300 	movw	r3, #0
200004e6:	f2c0 0300 	movt	r3, #0
200004ea:	b103      	cbz	r3, 200004ee <frame_dummy+0x1a>
200004ec:	4798      	blx	r3
200004ee:	bd08      	pop	{r3, pc}

200004f0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004f0:	b480      	push	{r7}
200004f2:	b083      	sub	sp, #12
200004f4:	af00      	add	r7, sp, #0
200004f6:	4603      	mov	r3, r0
200004f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000502:	f997 2007 	ldrsb.w	r2, [r7, #7]
20000506:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000050a:	79f9      	ldrb	r1, [r7, #7]
2000050c:	f001 011f 	and.w	r1, r1, #31
20000510:	f04f 0001 	mov.w	r0, #1
20000514:	fa00 f101 	lsl.w	r1, r0, r1
20000518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000051c:	f107 070c 	add.w	r7, r7, #12
20000520:	46bd      	mov	sp, r7
20000522:	bc80      	pop	{r7}
20000524:	4770      	bx	lr
20000526:	bf00      	nop

20000528 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000528:	b480      	push	{r7}
2000052a:	b083      	sub	sp, #12
2000052c:	af00      	add	r7, sp, #0
2000052e:	4603      	mov	r3, r0
20000530:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000532:	f24e 1300 	movw	r3, #57600	; 0xe100
20000536:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000053a:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000053e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000542:	79f9      	ldrb	r1, [r7, #7]
20000544:	f001 011f 	and.w	r1, r1, #31
20000548:	f04f 0001 	mov.w	r0, #1
2000054c:	fa00 f101 	lsl.w	r1, r0, r1
20000550:	f102 0220 	add.w	r2, r2, #32
20000554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000558:	f107 070c 	add.w	r7, r7, #12
2000055c:	46bd      	mov	sp, r7
2000055e:	bc80      	pop	{r7}
20000560:	4770      	bx	lr
20000562:	bf00      	nop

20000564 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000564:	b480      	push	{r7}
20000566:	b083      	sub	sp, #12
20000568:	af00      	add	r7, sp, #0
2000056a:	4603      	mov	r3, r0
2000056c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000056e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000572:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000576:	f997 2007 	ldrsb.w	r2, [r7, #7]
2000057a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000057e:	79f9      	ldrb	r1, [r7, #7]
20000580:	f001 011f 	and.w	r1, r1, #31
20000584:	f04f 0001 	mov.w	r0, #1
20000588:	fa00 f101 	lsl.w	r1, r0, r1
2000058c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000590:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000594:	f107 070c 	add.w	r7, r7, #12
20000598:	46bd      	mov	sp, r7
2000059a:	bc80      	pop	{r7}
2000059c:	4770      	bx	lr
2000059e:	bf00      	nop

200005a0 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init(mss_timer_mode_t mode)
{
200005a0:	b580      	push	{r7, lr}
200005a2:	b082      	sub	sp, #8
200005a4:	af00      	add	r7, sp, #0
200005a6:	4603      	mov	r3, r0
200005a8:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ(Timer1_IRQn);             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
200005aa:	f04f 000e 	mov.w	r0, #14
200005ae:	f7ff ffbb 	bl	20000528 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
200005b2:	f248 0300 	movw	r3, #32768	; 0x8000
200005b6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200005ba:	f248 0200 	movw	r2, #32768	; 0x8000
200005be:	f2c4 0203 	movt	r2, #16387	; 0x4003
200005c2:	6c92      	ldr	r2, [r2, #72]	; 0x48
200005c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200005c8:	649a      	str	r2, [r3, #72]	; 0x48
    
    TIMER->TIM64_MODE = 0u;                     /* switch to 32 bits mode */
200005ca:	f244 0300 	movw	r3, #16384	; 0x4000
200005ce:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005d2:	f04f 0200 	mov.w	r2, #0
200005d6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0u;             /* disable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 2308 	movt	r3, #16904	; 0x4208
200005e0:	f04f 0200 	mov.w	r2, #0
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0u;              /* disable interrupt */
200005e8:	f240 0300 	movw	r3, #0
200005ec:	f2c4 2308 	movt	r3, #16904	; 0x4208
200005f0:	f04f 0200 	mov.w	r2, #0
200005f4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005f8:	f240 0300 	movw	r3, #0
200005fc:	f2c4 2308 	movt	r3, #16904	; 0x4208
20000600:	79fa      	ldrb	r2, [r7, #7]
20000602:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1u;                       /* clear timer 1 interrupt */
20000606:	f244 0300 	movw	r3, #16384	; 0x4000
2000060a:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000060e:	f04f 0201 	mov.w	r2, #1
20000612:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ(Timer1_IRQn);          /* clear timer 1 interrupt within NVIC */
20000614:	f04f 000e 	mov.w	r0, #14
20000618:	f7ff ffa4 	bl	20000564 <NVIC_ClearPendingIRQ>
}
2000061c:	f107 0708 	add.w	r7, r7, #8
20000620:	46bd      	mov	sp, r7
20000622:	bd80      	pop	{r7, pc}

20000624 <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing from.
 */
static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
{
20000624:	b480      	push	{r7}
20000626:	b083      	sub	sp, #12
20000628:	af00      	add	r7, sp, #0
2000062a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
2000062c:	f244 0300 	movw	r3, #16384	; 0x4000
20000630:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000634:	687a      	ldr	r2, [r7, #4]
20000636:	605a      	str	r2, [r3, #4]
}
20000638:	f107 070c 	add.w	r7, r7, #12
2000063c:	46bd      	mov	sp, r7
2000063e:	bc80      	pop	{r7}
20000640:	4770      	bx	lr
20000642:	bf00      	nop

20000644 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background(uint32_t load_value)
{
20000644:	b480      	push	{r7}
20000646:	b083      	sub	sp, #12
20000648:	af00      	add	r7, sp, #0
2000064a:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
2000064c:	f244 0300 	movw	r3, #16384	; 0x4000
20000650:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000654:	687a      	ldr	r2, [r7, #4]
20000656:	609a      	str	r2, [r3, #8]
}
20000658:	f107 070c 	add.w	r7, r7, #12
2000065c:	46bd      	mov	sp, r7
2000065e:	bc80      	pop	{r7}
20000660:	4770      	bx	lr
20000662:	bf00      	nop

20000664 <MSS_TIM1_enable_irq>:
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.

 */
static __INLINE void MSS_TIM1_enable_irq(void)
{
20000664:	b580      	push	{r7, lr}
20000666:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1u;
20000668:	f240 0300 	movw	r3, #0
2000066c:	f2c4 2308 	movt	r3, #16904	; 0x4208
20000670:	f04f 0201 	mov.w	r2, #1
20000674:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ(Timer1_IRQn);
20000678:	f04f 000e 	mov.w	r0, #14
2000067c:	f7ff ff38 	bl	200004f0 <NVIC_EnableIRQ>
}
20000680:	bd80      	pop	{r7, pc}
20000682:	bf00      	nop

20000684 <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq(void)
{
20000684:	b580      	push	{r7, lr}
20000686:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0u;
20000688:	f240 0300 	movw	r3, #0
2000068c:	f2c4 2308 	movt	r3, #16904	; 0x4208
20000690:	f04f 0200 	mov.w	r2, #0
20000694:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ(Timer1_IRQn);
20000698:	f04f 000e 	mov.w	r0, #14
2000069c:	f7ff ff44 	bl	20000528 <NVIC_DisableIRQ>
}
200006a0:	bd80      	pop	{r7, pc}
200006a2:	bf00      	nop

200006a4 <MSS_TIM1_clear_irq>:
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq(void)
{
200006a4:	b480      	push	{r7}
200006a6:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1u;
200006a8:	f244 0300 	movw	r3, #16384	; 0x4000
200006ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006b0:	f04f 0201 	mov.w	r2, #1
200006b4:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200006b6:	f3bf 8f4f 	dsb	sy
}
200006ba:	46bd      	mov	sp, r7
200006bc:	bc80      	pop	{r7}
200006be:	4770      	bx	lr

200006c0 <show_reg>:

uint32_t GPIO_Value=0;
uint8_t GPIO_Buff[4];
uint8_t Message[10]="HelloWorld";
void show_reg(uint8_t addr)
{
200006c0:	b580      	push	{r7, lr}
200006c2:	b084      	sub	sp, #16
200006c4:	af00      	add	r7, sp, #0
200006c6:	4603      	mov	r3, r0
200006c8:	71fb      	strb	r3, [r7, #7]
	MSS_GPIO_set_output(update_dr,0);
200006ca:	f04f 000d 	mov.w	r0, #13
200006ce:	f04f 0100 	mov.w	r1, #0
200006d2:	f003 f81f 	bl	20003714 <MSS_GPIO_set_output>
	// Enable parallel storage data_register
	MSS_GPIO_set_output(shift_dr,0);
200006d6:	f04f 000c 	mov.w	r0, #12
200006da:	f04f 0100 	mov.w	r1, #0
200006de:	f003 f819 	bl	20003714 <MSS_GPIO_set_output>
	// Maybe this line is not needed
	MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200006e2:	f643 50b0 	movw	r0, #15792	; 0x3db0
200006e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006ea:	f04f 0100 	mov.w	r1, #0
200006ee:	f002 fbf3 	bl	20002ed8 <MSS_SPI_set_slave_select>
	// Update parallel data_register
	MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
200006f2:	f643 4354 	movw	r3, #15444	; 0x3c54
200006f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006fa:	781b      	ldrb	r3, [r3, #0]
200006fc:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000700:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000704:	4619      	mov	r1, r3
20000706:	f002 fcb3 	bl	20003070 <MSS_SPI_transfer_frame>
	// Enable serial storage data_register
	MSS_GPIO_set_output(shift_dr,1);
2000070a:	f04f 000c 	mov.w	r0, #12
2000070e:	f04f 0101 	mov.w	r1, #1
20000712:	f002 ffff 	bl	20003714 <MSS_GPIO_set_output>
	// Enable 0x02 MIPS register
	serialData[0]=addr;
20000716:	f643 4354 	movw	r3, #15444	; 0x3c54
2000071a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071e:	79fa      	ldrb	r2, [r7, #7]
20000720:	701a      	strb	r2, [r3, #0]
	// Load and storage serial data
	serialData[0]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
20000722:	f643 4354 	movw	r3, #15444	; 0x3c54
20000726:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000072a:	781b      	ldrb	r3, [r3, #0]
2000072c:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000730:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000734:	4619      	mov	r1, r3
20000736:	f002 fc9b 	bl	20003070 <MSS_SPI_transfer_frame>
2000073a:	4603      	mov	r3, r0
2000073c:	b2da      	uxtb	r2, r3
2000073e:	f643 4354 	movw	r3, #15444	; 0x3c54
20000742:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000746:	701a      	strb	r2, [r3, #0]
	// Update address
	MSS_GPIO_set_output(update_dr,1);
20000748:	f04f 000d 	mov.w	r0, #13
2000074c:	f04f 0101 	mov.w	r1, #1
20000750:	f002 ffe0 	bl	20003714 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(update_dr,0);
20000754:	f04f 000d 	mov.w	r0, #13
20000758:	f04f 0100 	mov.w	r1, #0
2000075c:	f002 ffda 	bl	20003714 <MSS_GPIO_set_output>
	// Enable parallel storage data_register
	MSS_GPIO_set_output(shift_dr,0);
20000760:	f04f 000c 	mov.w	r0, #12
20000764:	f04f 0100 	mov.w	r1, #0
20000768:	f002 ffd4 	bl	20003714 <MSS_GPIO_set_output>
	// Update parallel data_register
	MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
2000076c:	f643 4354 	movw	r3, #15444	; 0x3c54
20000770:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000774:	781b      	ldrb	r3, [r3, #0]
20000776:	f643 50b0 	movw	r0, #15792	; 0x3db0
2000077a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000077e:	4619      	mov	r1, r3
20000780:	f002 fc76 	bl	20003070 <MSS_SPI_transfer_frame>
	// Enable serial storage data_register
	MSS_GPIO_set_output(shift_dr,1);
20000784:	f04f 000c 	mov.w	r0, #12
20000788:	f04f 0101 	mov.w	r1, #1
2000078c:	f002 ffc2 	bl	20003714 <MSS_GPIO_set_output>
	// Load and storage serial data
	serialData[0]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
20000790:	f643 4354 	movw	r3, #15444	; 0x3c54
20000794:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000798:	781b      	ldrb	r3, [r3, #0]
2000079a:	f643 50b0 	movw	r0, #15792	; 0x3db0
2000079e:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007a2:	4619      	mov	r1, r3
200007a4:	f002 fc64 	bl	20003070 <MSS_SPI_transfer_frame>
200007a8:	4603      	mov	r3, r0
200007aa:	b2da      	uxtb	r2, r3
200007ac:	f643 4354 	movw	r3, #15444	; 0x3c54
200007b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b4:	701a      	strb	r2, [r3, #0]
	serialData[1]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[1] );
200007b6:	f643 4354 	movw	r3, #15444	; 0x3c54
200007ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007be:	785b      	ldrb	r3, [r3, #1]
200007c0:	f643 50b0 	movw	r0, #15792	; 0x3db0
200007c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007c8:	4619      	mov	r1, r3
200007ca:	f002 fc51 	bl	20003070 <MSS_SPI_transfer_frame>
200007ce:	4603      	mov	r3, r0
200007d0:	b2da      	uxtb	r2, r3
200007d2:	f643 4354 	movw	r3, #15444	; 0x3c54
200007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007da:	705a      	strb	r2, [r3, #1]
	serialData[2]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[2] );
200007dc:	f643 4354 	movw	r3, #15444	; 0x3c54
200007e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e4:	789b      	ldrb	r3, [r3, #2]
200007e6:	f643 50b0 	movw	r0, #15792	; 0x3db0
200007ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ee:	4619      	mov	r1, r3
200007f0:	f002 fc3e 	bl	20003070 <MSS_SPI_transfer_frame>
200007f4:	4603      	mov	r3, r0
200007f6:	b2da      	uxtb	r2, r3
200007f8:	f643 4354 	movw	r3, #15444	; 0x3c54
200007fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000800:	709a      	strb	r2, [r3, #2]
	serialData[3]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[3] );
20000802:	f643 4354 	movw	r3, #15444	; 0x3c54
20000806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000080a:	78db      	ldrb	r3, [r3, #3]
2000080c:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000810:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000814:	4619      	mov	r1, r3
20000816:	f002 fc2b 	bl	20003070 <MSS_SPI_transfer_frame>
2000081a:	4603      	mov	r3, r0
2000081c:	b2da      	uxtb	r2, r3
2000081e:	f643 4354 	movw	r3, #15444	; 0x3c54
20000822:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000826:	70da      	strb	r2, [r3, #3]
	serialData[4]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[4] );
20000828:	f643 4354 	movw	r3, #15444	; 0x3c54
2000082c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000830:	791b      	ldrb	r3, [r3, #4]
20000832:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000836:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000083a:	4619      	mov	r1, r3
2000083c:	f002 fc18 	bl	20003070 <MSS_SPI_transfer_frame>
20000840:	4603      	mov	r3, r0
20000842:	b2da      	uxtb	r2, r3
20000844:	f643 4354 	movw	r3, #15444	; 0x3c54
20000848:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000084c:	711a      	strb	r2, [r3, #4]
	// Maybe this line is not needed
	MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000084e:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000852:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000856:	f04f 0100 	mov.w	r1, #0
2000085a:	f002 fbc1 	bl	20002fe0 <MSS_SPI_clear_slave_select>
	// Enable parallel storage data_register
	MSS_GPIO_set_output(shift_dr,0);
2000085e:	f04f 000c 	mov.w	r0, #12
20000862:	f04f 0100 	mov.w	r1, #0
20000866:	f002 ff55 	bl	20003714 <MSS_GPIO_set_output>
	// Message generation
	int i=0;
2000086a:	f04f 0300 	mov.w	r3, #0
2000086e:	60fb      	str	r3, [r7, #12]
	for (i=3;i>=0;i--)
20000870:	f04f 0303 	mov.w	r3, #3
20000874:	60fb      	str	r3, [r7, #12]
20000876:	e100      	b.n	20000a7a <show_reg+0x3ba>
		switch (serialData[i]&0x0F)
20000878:	68fa      	ldr	r2, [r7, #12]
2000087a:	f643 4354 	movw	r3, #15444	; 0x3c54
2000087e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000882:	5c9b      	ldrb	r3, [r3, r2]
20000884:	f003 030f 	and.w	r3, r3, #15
20000888:	2b0f      	cmp	r3, #15
2000088a:	f200 80f2 	bhi.w	20000a72 <show_reg+0x3b2>
2000088e:	a201      	add	r2, pc, #4	; (adr r2, 20000894 <show_reg+0x1d4>)
20000890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000894:	200008d5 	.word	0x200008d5
20000898:	200008ef 	.word	0x200008ef
2000089c:	20000909 	.word	0x20000909
200008a0:	20000923 	.word	0x20000923
200008a4:	2000093d 	.word	0x2000093d
200008a8:	20000957 	.word	0x20000957
200008ac:	20000971 	.word	0x20000971
200008b0:	2000098b 	.word	0x2000098b
200008b4:	200009a5 	.word	0x200009a5
200008b8:	200009bf 	.word	0x200009bf
200008bc:	200009d9 	.word	0x200009d9
200008c0:	200009f3 	.word	0x200009f3
200008c4:	20000a0d 	.word	0x20000a0d
200008c8:	20000a27 	.word	0x20000a27
200008cc:	20000a41 	.word	0x20000a41
200008d0:	20000a5b 	.word	0x20000a5b
		{
			case 0x00:
				Message[i*2+1]='0';
200008d4:	68fb      	ldr	r3, [r7, #12]
200008d6:	ea4f 0343 	mov.w	r3, r3, lsl #1
200008da:	f103 0201 	add.w	r2, r3, #1
200008de:	f643 435c 	movw	r3, #15452	; 0x3c5c
200008e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e6:	f04f 0130 	mov.w	r1, #48	; 0x30
200008ea:	5499      	strb	r1, [r3, r2]
			break;
200008ec:	e0c1      	b.n	20000a72 <show_reg+0x3b2>
			case 0x01:
				Message[i*2+1]='1';
200008ee:	68fb      	ldr	r3, [r7, #12]
200008f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200008f4:	f103 0201 	add.w	r2, r3, #1
200008f8:	f643 435c 	movw	r3, #15452	; 0x3c5c
200008fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000900:	f04f 0131 	mov.w	r1, #49	; 0x31
20000904:	5499      	strb	r1, [r3, r2]
			break;
20000906:	e0b4      	b.n	20000a72 <show_reg+0x3b2>
			case 0x02:
				Message[i*2+1]='2';
20000908:	68fb      	ldr	r3, [r7, #12]
2000090a:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000090e:	f103 0201 	add.w	r2, r3, #1
20000912:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000916:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091a:	f04f 0132 	mov.w	r1, #50	; 0x32
2000091e:	5499      	strb	r1, [r3, r2]
			break;
20000920:	e0a7      	b.n	20000a72 <show_reg+0x3b2>
			case 0x03:
				Message[i*2+1]='3';
20000922:	68fb      	ldr	r3, [r7, #12]
20000924:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000928:	f103 0201 	add.w	r2, r3, #1
2000092c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000930:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000934:	f04f 0133 	mov.w	r1, #51	; 0x33
20000938:	5499      	strb	r1, [r3, r2]
			break;
2000093a:	e09a      	b.n	20000a72 <show_reg+0x3b2>
			case 0x04:
				Message[i*2+1]='4';
2000093c:	68fb      	ldr	r3, [r7, #12]
2000093e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000942:	f103 0201 	add.w	r2, r3, #1
20000946:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000094a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000094e:	f04f 0134 	mov.w	r1, #52	; 0x34
20000952:	5499      	strb	r1, [r3, r2]
			break;
20000954:	e08d      	b.n	20000a72 <show_reg+0x3b2>
			case 0x05:
				Message[i*2+1]='5';
20000956:	68fb      	ldr	r3, [r7, #12]
20000958:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000095c:	f103 0201 	add.w	r2, r3, #1
20000960:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000964:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000968:	f04f 0135 	mov.w	r1, #53	; 0x35
2000096c:	5499      	strb	r1, [r3, r2]
			break;
2000096e:	e080      	b.n	20000a72 <show_reg+0x3b2>
			case 0x06:
				Message[i*2+1]='6';
20000970:	68fb      	ldr	r3, [r7, #12]
20000972:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000976:	f103 0201 	add.w	r2, r3, #1
2000097a:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000097e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000982:	f04f 0136 	mov.w	r1, #54	; 0x36
20000986:	5499      	strb	r1, [r3, r2]
			break;
20000988:	e073      	b.n	20000a72 <show_reg+0x3b2>
			case 0x07:
				Message[i*2+1]='7';
2000098a:	68fb      	ldr	r3, [r7, #12]
2000098c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000990:	f103 0201 	add.w	r2, r3, #1
20000994:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000998:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000099c:	f04f 0137 	mov.w	r1, #55	; 0x37
200009a0:	5499      	strb	r1, [r3, r2]
			break;
200009a2:	e066      	b.n	20000a72 <show_reg+0x3b2>
			case 0x08:
				Message[i*2+1]='8';
200009a4:	68fb      	ldr	r3, [r7, #12]
200009a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
200009aa:	f103 0201 	add.w	r2, r3, #1
200009ae:	f643 435c 	movw	r3, #15452	; 0x3c5c
200009b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009b6:	f04f 0138 	mov.w	r1, #56	; 0x38
200009ba:	5499      	strb	r1, [r3, r2]
			break;
200009bc:	e059      	b.n	20000a72 <show_reg+0x3b2>
			case 0x09:
				Message[i*2+1]='9';
200009be:	68fb      	ldr	r3, [r7, #12]
200009c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200009c4:	f103 0201 	add.w	r2, r3, #1
200009c8:	f643 435c 	movw	r3, #15452	; 0x3c5c
200009cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d0:	f04f 0139 	mov.w	r1, #57	; 0x39
200009d4:	5499      	strb	r1, [r3, r2]
			break;
200009d6:	e04c      	b.n	20000a72 <show_reg+0x3b2>
			case 0x0a:
				Message[i*2+1]='A';
200009d8:	68fb      	ldr	r3, [r7, #12]
200009da:	ea4f 0343 	mov.w	r3, r3, lsl #1
200009de:	f103 0201 	add.w	r2, r3, #1
200009e2:	f643 435c 	movw	r3, #15452	; 0x3c5c
200009e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ea:	f04f 0141 	mov.w	r1, #65	; 0x41
200009ee:	5499      	strb	r1, [r3, r2]
			break;
200009f0:	e03f      	b.n	20000a72 <show_reg+0x3b2>
			case 0x0b:
				Message[i*2+1]='B';
200009f2:	68fb      	ldr	r3, [r7, #12]
200009f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
200009f8:	f103 0201 	add.w	r2, r3, #1
200009fc:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a04:	f04f 0142 	mov.w	r1, #66	; 0x42
20000a08:	5499      	strb	r1, [r3, r2]
			break;
20000a0a:	e032      	b.n	20000a72 <show_reg+0x3b2>
			case 0x0c:
				Message[i*2+1]='C';
20000a0c:	68fb      	ldr	r3, [r7, #12]
20000a0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a12:	f103 0201 	add.w	r2, r3, #1
20000a16:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a1e:	f04f 0143 	mov.w	r1, #67	; 0x43
20000a22:	5499      	strb	r1, [r3, r2]
			break;
20000a24:	e025      	b.n	20000a72 <show_reg+0x3b2>
			case 0x0d:
				Message[i*2+1]='D';
20000a26:	68fb      	ldr	r3, [r7, #12]
20000a28:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a2c:	f103 0201 	add.w	r2, r3, #1
20000a30:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a38:	f04f 0144 	mov.w	r1, #68	; 0x44
20000a3c:	5499      	strb	r1, [r3, r2]
			break;
20000a3e:	e018      	b.n	20000a72 <show_reg+0x3b2>
			case 0x0e:
				Message[i*2+1]='E';
20000a40:	68fb      	ldr	r3, [r7, #12]
20000a42:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a46:	f103 0201 	add.w	r2, r3, #1
20000a4a:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a52:	f04f 0145 	mov.w	r1, #69	; 0x45
20000a56:	5499      	strb	r1, [r3, r2]
			break;
20000a58:	e00b      	b.n	20000a72 <show_reg+0x3b2>
			case 0x0f:
				Message[i*2+1]='F';
20000a5a:	68fb      	ldr	r3, [r7, #12]
20000a5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a60:	f103 0201 	add.w	r2, r3, #1
20000a64:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6c:	f04f 0146 	mov.w	r1, #70	; 0x46
20000a70:	5499      	strb	r1, [r3, r2]
	MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
	// Enable parallel storage data_register
	MSS_GPIO_set_output(shift_dr,0);
	// Message generation
	int i=0;
	for (i=3;i>=0;i--)
20000a72:	68fb      	ldr	r3, [r7, #12]
20000a74:	f103 33ff 	add.w	r3, r3, #4294967295
20000a78:	60fb      	str	r3, [r7, #12]
20000a7a:	68fb      	ldr	r3, [r7, #12]
20000a7c:	2b00      	cmp	r3, #0
20000a7e:	f6bf aefb 	bge.w	20000878 <show_reg+0x1b8>
			break;
			case 0x0f:
				Message[i*2+1]='F';
			break;
			}
	for (i=3;i>=0;i--)
20000a82:	f04f 0303 	mov.w	r3, #3
20000a86:	60fb      	str	r3, [r7, #12]
20000a88:	e0ed      	b.n	20000c66 <show_reg+0x5a6>
		switch (serialData[i]&0xF0)
20000a8a:	68fa      	ldr	r2, [r7, #12]
20000a8c:	f643 4354 	movw	r3, #15444	; 0x3c54
20000a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a94:	5c9b      	ldrb	r3, [r3, r2]
20000a96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
20000a9a:	2b70      	cmp	r3, #112	; 0x70
20000a9c:	d07d      	beq.n	20000b9a <show_reg+0x4da>
20000a9e:	2b70      	cmp	r3, #112	; 0x70
20000aa0:	dc11      	bgt.n	20000ac6 <show_reg+0x406>
20000aa2:	2b30      	cmp	r3, #48	; 0x30
20000aa4:	d04d      	beq.n	20000b42 <show_reg+0x482>
20000aa6:	2b30      	cmp	r3, #48	; 0x30
20000aa8:	dc06      	bgt.n	20000ab8 <show_reg+0x3f8>
20000aaa:	2b10      	cmp	r3, #16
20000aac:	d033      	beq.n	20000b16 <show_reg+0x456>
20000aae:	2b20      	cmp	r3, #32
20000ab0:	d03c      	beq.n	20000b2c <show_reg+0x46c>
20000ab2:	2b00      	cmp	r3, #0
20000ab4:	d024      	beq.n	20000b00 <show_reg+0x440>
20000ab6:	e0d2      	b.n	20000c5e <show_reg+0x59e>
20000ab8:	2b50      	cmp	r3, #80	; 0x50
20000aba:	d058      	beq.n	20000b6e <show_reg+0x4ae>
20000abc:	2b60      	cmp	r3, #96	; 0x60
20000abe:	d061      	beq.n	20000b84 <show_reg+0x4c4>
20000ac0:	2b40      	cmp	r3, #64	; 0x40
20000ac2:	d049      	beq.n	20000b58 <show_reg+0x498>
20000ac4:	e0cb      	b.n	20000c5e <show_reg+0x59e>
20000ac6:	2bb0      	cmp	r3, #176	; 0xb0
20000ac8:	f000 8093 	beq.w	20000bf2 <show_reg+0x532>
20000acc:	2bb0      	cmp	r3, #176	; 0xb0
20000ace:	dc07      	bgt.n	20000ae0 <show_reg+0x420>
20000ad0:	2b90      	cmp	r3, #144	; 0x90
20000ad2:	d078      	beq.n	20000bc6 <show_reg+0x506>
20000ad4:	2ba0      	cmp	r3, #160	; 0xa0
20000ad6:	f000 8081 	beq.w	20000bdc <show_reg+0x51c>
20000ada:	2b80      	cmp	r3, #128	; 0x80
20000adc:	d068      	beq.n	20000bb0 <show_reg+0x4f0>
20000ade:	e0be      	b.n	20000c5e <show_reg+0x59e>
20000ae0:	2bd0      	cmp	r3, #208	; 0xd0
20000ae2:	f000 809c 	beq.w	20000c1e <show_reg+0x55e>
20000ae6:	2bd0      	cmp	r3, #208	; 0xd0
20000ae8:	dc03      	bgt.n	20000af2 <show_reg+0x432>
20000aea:	2bc0      	cmp	r3, #192	; 0xc0
20000aec:	f000 808c 	beq.w	20000c08 <show_reg+0x548>
20000af0:	e0b5      	b.n	20000c5e <show_reg+0x59e>
20000af2:	2be0      	cmp	r3, #224	; 0xe0
20000af4:	f000 809e 	beq.w	20000c34 <show_reg+0x574>
20000af8:	2bf0      	cmp	r3, #240	; 0xf0
20000afa:	f000 80a6 	beq.w	20000c4a <show_reg+0x58a>
20000afe:	e0ae      	b.n	20000c5e <show_reg+0x59e>
			{
			case 0x00:
				Message[i*2]='0';
20000b00:	68fb      	ldr	r3, [r7, #12]
20000b02:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b06:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b0e:	f04f 0130 	mov.w	r1, #48	; 0x30
20000b12:	5499      	strb	r1, [r3, r2]
			break;
20000b14:	e0a3      	b.n	20000c5e <show_reg+0x59e>
			case 0x10:
				Message[i*2]='1';
20000b16:	68fb      	ldr	r3, [r7, #12]
20000b18:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b1c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b24:	f04f 0131 	mov.w	r1, #49	; 0x31
20000b28:	5499      	strb	r1, [r3, r2]
			break;
20000b2a:	e098      	b.n	20000c5e <show_reg+0x59e>
			case 0x20:
				Message[i*2]='2';
20000b2c:	68fb      	ldr	r3, [r7, #12]
20000b2e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b32:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b3a:	f04f 0132 	mov.w	r1, #50	; 0x32
20000b3e:	5499      	strb	r1, [r3, r2]
			break;
20000b40:	e08d      	b.n	20000c5e <show_reg+0x59e>
			case 0x30:
				Message[i*2]='3';
20000b42:	68fb      	ldr	r3, [r7, #12]
20000b44:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b48:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b50:	f04f 0133 	mov.w	r1, #51	; 0x33
20000b54:	5499      	strb	r1, [r3, r2]
			break;
20000b56:	e082      	b.n	20000c5e <show_reg+0x59e>
			case 0x40:
				Message[i*2]='4';
20000b58:	68fb      	ldr	r3, [r7, #12]
20000b5a:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b5e:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b66:	f04f 0134 	mov.w	r1, #52	; 0x34
20000b6a:	5499      	strb	r1, [r3, r2]
			break;
20000b6c:	e077      	b.n	20000c5e <show_reg+0x59e>
			case 0x50:
				Message[i*2]='5';
20000b6e:	68fb      	ldr	r3, [r7, #12]
20000b70:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b74:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b7c:	f04f 0135 	mov.w	r1, #53	; 0x35
20000b80:	5499      	strb	r1, [r3, r2]
			break;
20000b82:	e06c      	b.n	20000c5e <show_reg+0x59e>
			case 0x60:
				Message[i*2]='6';
20000b84:	68fb      	ldr	r3, [r7, #12]
20000b86:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000b8a:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b92:	f04f 0136 	mov.w	r1, #54	; 0x36
20000b96:	5499      	strb	r1, [r3, r2]
			break;
20000b98:	e061      	b.n	20000c5e <show_reg+0x59e>
			case 0x70:
				Message[i*2]='7';
20000b9a:	68fb      	ldr	r3, [r7, #12]
20000b9c:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000ba0:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba8:	f04f 0137 	mov.w	r1, #55	; 0x37
20000bac:	5499      	strb	r1, [r3, r2]
			break;
20000bae:	e056      	b.n	20000c5e <show_reg+0x59e>
			case 0x80:
				Message[i*2]='8';
20000bb0:	68fb      	ldr	r3, [r7, #12]
20000bb2:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000bb6:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bbe:	f04f 0138 	mov.w	r1, #56	; 0x38
20000bc2:	5499      	strb	r1, [r3, r2]
			break;
20000bc4:	e04b      	b.n	20000c5e <show_reg+0x59e>
			case 0x90:
				Message[i*2]='9';
20000bc6:	68fb      	ldr	r3, [r7, #12]
20000bc8:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000bcc:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd4:	f04f 0139 	mov.w	r1, #57	; 0x39
20000bd8:	5499      	strb	r1, [r3, r2]
			break;
20000bda:	e040      	b.n	20000c5e <show_reg+0x59e>
			case 0xa0:
				Message[i*2]='A';
20000bdc:	68fb      	ldr	r3, [r7, #12]
20000bde:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000be2:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bea:	f04f 0141 	mov.w	r1, #65	; 0x41
20000bee:	5499      	strb	r1, [r3, r2]
			break;
20000bf0:	e035      	b.n	20000c5e <show_reg+0x59e>
			case 0xb0:
				Message[i*2]='B';
20000bf2:	68fb      	ldr	r3, [r7, #12]
20000bf4:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000bf8:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c00:	f04f 0142 	mov.w	r1, #66	; 0x42
20000c04:	5499      	strb	r1, [r3, r2]
			break;
20000c06:	e02a      	b.n	20000c5e <show_reg+0x59e>
			case 0xc0:
				Message[i*2]='C';
20000c08:	68fb      	ldr	r3, [r7, #12]
20000c0a:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000c0e:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c16:	f04f 0143 	mov.w	r1, #67	; 0x43
20000c1a:	5499      	strb	r1, [r3, r2]
			break;
20000c1c:	e01f      	b.n	20000c5e <show_reg+0x59e>
			case 0xd0:
				Message[i*2]='D';
20000c1e:	68fb      	ldr	r3, [r7, #12]
20000c20:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000c24:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c2c:	f04f 0144 	mov.w	r1, #68	; 0x44
20000c30:	5499      	strb	r1, [r3, r2]
			break;
20000c32:	e014      	b.n	20000c5e <show_reg+0x59e>
			case 0xe0:
				Message[i*2]='E';
20000c34:	68fb      	ldr	r3, [r7, #12]
20000c36:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000c3a:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c42:	f04f 0145 	mov.w	r1, #69	; 0x45
20000c46:	5499      	strb	r1, [r3, r2]
			break;
20000c48:	e009      	b.n	20000c5e <show_reg+0x59e>
			case 0xf0:
				Message[i*2]='F';
20000c4a:	68fb      	ldr	r3, [r7, #12]
20000c4c:	ea4f 0243 	mov.w	r2, r3, lsl #1
20000c50:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c58:	f04f 0146 	mov.w	r1, #70	; 0x46
20000c5c:	5499      	strb	r1, [r3, r2]
			break;
			case 0x0f:
				Message[i*2+1]='F';
			break;
			}
	for (i=3;i>=0;i--)
20000c5e:	68fb      	ldr	r3, [r7, #12]
20000c60:	f103 33ff 	add.w	r3, r3, #4294967295
20000c64:	60fb      	str	r3, [r7, #12]
20000c66:	68fb      	ldr	r3, [r7, #12]
20000c68:	2b00      	cmp	r3, #0
20000c6a:	f6bf af0e 	bge.w	20000a8a <show_reg+0x3ca>
			break;
			case 0xf0:
				Message[i*2]='F';
			break;
			}
	Message[8]='\r';
20000c6e:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000c72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c76:	f04f 020d 	mov.w	r2, #13
20000c7a:	721a      	strb	r2, [r3, #8]
	Message[9]='\n';
20000c7c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c84:	f04f 020a 	mov.w	r2, #10
20000c88:	725a      	strb	r2, [r3, #9]
	//Sending message
	MSS_UART_polled_tx_string(gp_my_uart, Message);
20000c8a:	f643 3380 	movw	r3, #15232	; 0x3b80
20000c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c92:	681b      	ldr	r3, [r3, #0]
20000c94:	4618      	mov	r0, r3
20000c96:	f643 415c 	movw	r1, #15452	; 0x3c5c
20000c9a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c9e:	f001 f9db 	bl	20002058 <MSS_UART_polled_tx_string>
}
20000ca2:	f107 0710 	add.w	r7, r7, #16
20000ca6:	46bd      	mov	sp, r7
20000ca8:	bd80      	pop	{r7, pc}
20000caa:	bf00      	nop

20000cac <Timer1_IRQHandler>:
void Timer1_IRQHandler(void){
20000cac:	b580      	push	{r7, lr}
20000cae:	b082      	sub	sp, #8
20000cb0:	af00      	add	r7, sp, #0
	MSS_TIM1_clear_irq();
20000cb2:	f7ff fcf7 	bl	200006a4 <MSS_TIM1_clear_irq>

	MSS_GPIO_set_output(cpu_clk,0);
20000cb6:	f04f 000e 	mov.w	r0, #14
20000cba:	f04f 0100 	mov.w	r1, #0
20000cbe:	f002 fd29 	bl	20003714 <MSS_GPIO_set_output>
	MSS_GPIO_set_output(update_dr,0);
20000cc2:	f04f 000d 	mov.w	r0, #13
20000cc6:	f04f 0100 	mov.w	r1, #0
20000cca:	f002 fd23 	bl	20003714 <MSS_GPIO_set_output>
	// Enable parallel storage data_register
	MSS_GPIO_set_output(shift_dr,0);
20000cce:	f04f 000c 	mov.w	r0, #12
20000cd2:	f04f 0100 	mov.w	r1, #0
20000cd6:	f002 fd1d 	bl	20003714 <MSS_GPIO_set_output>
	// Maybe this line is not needed
	MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20000cda:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000cde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ce2:	f04f 0100 	mov.w	r1, #0
20000ce6:	f002 f8f7 	bl	20002ed8 <MSS_SPI_set_slave_select>
	// Update parallel data_register
	MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
20000cea:	f643 4354 	movw	r3, #15444	; 0x3c54
20000cee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cf2:	781b      	ldrb	r3, [r3, #0]
20000cf4:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000cf8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cfc:	4619      	mov	r1, r3
20000cfe:	f002 f9b7 	bl	20003070 <MSS_SPI_transfer_frame>
	// Enable serial storage data_register
	MSS_GPIO_set_output(shift_dr,1);
20000d02:	f04f 000c 	mov.w	r0, #12
20000d06:	f04f 0101 	mov.w	r1, #1
20000d0a:	f002 fd03 	bl	20003714 <MSS_GPIO_set_output>
	// Enable 0x02 MIPS register
	serialData[0]=0x02;
20000d0e:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d16:	f04f 0202 	mov.w	r2, #2
20000d1a:	701a      	strb	r2, [r3, #0]
	serialData[1]=0x02;
20000d1c:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d24:	f04f 0202 	mov.w	r2, #2
20000d28:	705a      	strb	r2, [r3, #1]
	serialData[2]=0x02;
20000d2a:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d32:	f04f 0202 	mov.w	r2, #2
20000d36:	709a      	strb	r2, [r3, #2]
	serialData[3]=0x02;
20000d38:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d40:	f04f 0202 	mov.w	r2, #2
20000d44:	70da      	strb	r2, [r3, #3]
	serialData[4]=0x02;
20000d46:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d4e:	f04f 0202 	mov.w	r2, #2
20000d52:	711a      	strb	r2, [r3, #4]
	// Load and storage serial data
	serialData[0]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
20000d54:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d5c:	781b      	ldrb	r3, [r3, #0]
20000d5e:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000d62:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d66:	4619      	mov	r1, r3
20000d68:	f002 f982 	bl	20003070 <MSS_SPI_transfer_frame>
20000d6c:	4603      	mov	r3, r0
20000d6e:	b2da      	uxtb	r2, r3
20000d70:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d78:	701a      	strb	r2, [r3, #0]
	serialData[1]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[1] );
20000d7a:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d82:	785b      	ldrb	r3, [r3, #1]
20000d84:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000d88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d8c:	4619      	mov	r1, r3
20000d8e:	f002 f96f 	bl	20003070 <MSS_SPI_transfer_frame>
20000d92:	4603      	mov	r3, r0
20000d94:	b2da      	uxtb	r2, r3
20000d96:	f643 4354 	movw	r3, #15444	; 0x3c54
20000d9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d9e:	705a      	strb	r2, [r3, #1]
	serialData[2]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[2] );
20000da0:	f643 4354 	movw	r3, #15444	; 0x3c54
20000da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000da8:	789b      	ldrb	r3, [r3, #2]
20000daa:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000dae:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000db2:	4619      	mov	r1, r3
20000db4:	f002 f95c 	bl	20003070 <MSS_SPI_transfer_frame>
20000db8:	4603      	mov	r3, r0
20000dba:	b2da      	uxtb	r2, r3
20000dbc:	f643 4354 	movw	r3, #15444	; 0x3c54
20000dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dc4:	709a      	strb	r2, [r3, #2]
	serialData[3]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[3] );
20000dc6:	f643 4354 	movw	r3, #15444	; 0x3c54
20000dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dce:	78db      	ldrb	r3, [r3, #3]
20000dd0:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000dd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dd8:	4619      	mov	r1, r3
20000dda:	f002 f949 	bl	20003070 <MSS_SPI_transfer_frame>
20000dde:	4603      	mov	r3, r0
20000de0:	b2da      	uxtb	r2, r3
20000de2:	f643 4354 	movw	r3, #15444	; 0x3c54
20000de6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dea:	70da      	strb	r2, [r3, #3]
	serialData[4]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[4] );
20000dec:	f643 4354 	movw	r3, #15444	; 0x3c54
20000df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000df4:	791b      	ldrb	r3, [r3, #4]
20000df6:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000dfa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dfe:	4619      	mov	r1, r3
20000e00:	f002 f936 	bl	20003070 <MSS_SPI_transfer_frame>
20000e04:	4603      	mov	r3, r0
20000e06:	b2da      	uxtb	r2, r3
20000e08:	f643 4354 	movw	r3, #15444	; 0x3c54
20000e0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e10:	711a      	strb	r2, [r3, #4]
	// Maybe this line is not needed
	MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20000e12:	f643 50b0 	movw	r0, #15792	; 0x3db0
20000e16:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1a:	f04f 0100 	mov.w	r1, #0
20000e1e:	f002 f8df 	bl	20002fe0 <MSS_SPI_clear_slave_select>
	// Enable parallel storage data_register
	MSS_GPIO_set_output(shift_dr,0);
20000e22:	f04f 000c 	mov.w	r0, #12
20000e26:	f04f 0100 	mov.w	r1, #0
20000e2a:	f002 fc73 	bl	20003714 <MSS_GPIO_set_output>
	// MIPS clock
	MSS_GPIO_set_output(cpu_clk,1);
20000e2e:	f04f 000e 	mov.w	r0, #14
20000e32:	f04f 0101 	mov.w	r1, #1
20000e36:	f002 fc6d 	bl	20003714 <MSS_GPIO_set_output>
	// MIPS clock
	MSS_GPIO_set_output(cpu_clk,0);
20000e3a:	f04f 000e 	mov.w	r0, #14
20000e3e:	f04f 0100 	mov.w	r1, #0
20000e42:	f002 fc67 	bl	20003714 <MSS_GPIO_set_output>
	// Message generation
	int i=0;
20000e46:	f04f 0300 	mov.w	r3, #0
20000e4a:	607b      	str	r3, [r7, #4]
	for (i=3;i>=0;i--)
20000e4c:	f04f 0303 	mov.w	r3, #3
20000e50:	607b      	str	r3, [r7, #4]
20000e52:	e100      	b.n	20001056 <Timer1_IRQHandler+0x3aa>
		switch (serialData[i]&0x0F)
20000e54:	687a      	ldr	r2, [r7, #4]
20000e56:	f643 4354 	movw	r3, #15444	; 0x3c54
20000e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e5e:	5c9b      	ldrb	r3, [r3, r2]
20000e60:	f003 030f 	and.w	r3, r3, #15
20000e64:	2b0f      	cmp	r3, #15
20000e66:	f200 80f2 	bhi.w	2000104e <Timer1_IRQHandler+0x3a2>
20000e6a:	a201      	add	r2, pc, #4	; (adr r2, 20000e70 <Timer1_IRQHandler+0x1c4>)
20000e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000e70:	20000eb1 	.word	0x20000eb1
20000e74:	20000ecb 	.word	0x20000ecb
20000e78:	20000ee5 	.word	0x20000ee5
20000e7c:	20000eff 	.word	0x20000eff
20000e80:	20000f19 	.word	0x20000f19
20000e84:	20000f33 	.word	0x20000f33
20000e88:	20000f4d 	.word	0x20000f4d
20000e8c:	20000f67 	.word	0x20000f67
20000e90:	20000f81 	.word	0x20000f81
20000e94:	20000f9b 	.word	0x20000f9b
20000e98:	20000fb5 	.word	0x20000fb5
20000e9c:	20000fcf 	.word	0x20000fcf
20000ea0:	20000fe9 	.word	0x20000fe9
20000ea4:	20001003 	.word	0x20001003
20000ea8:	2000101d 	.word	0x2000101d
20000eac:	20001037 	.word	0x20001037
		{
			case 0x00:
				Message[i*2+1]='0';
20000eb0:	687b      	ldr	r3, [r7, #4]
20000eb2:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000eb6:	f103 0201 	add.w	r2, r3, #1
20000eba:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec2:	f04f 0130 	mov.w	r1, #48	; 0x30
20000ec6:	5499      	strb	r1, [r3, r2]
			break;
20000ec8:	e0c1      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x01:
				Message[i*2+1]='1';
20000eca:	687b      	ldr	r3, [r7, #4]
20000ecc:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000ed0:	f103 0201 	add.w	r2, r3, #1
20000ed4:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000edc:	f04f 0131 	mov.w	r1, #49	; 0x31
20000ee0:	5499      	strb	r1, [r3, r2]
			break;
20000ee2:	e0b4      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x02:
				Message[i*2+1]='2';
20000ee4:	687b      	ldr	r3, [r7, #4]
20000ee6:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000eea:	f103 0201 	add.w	r2, r3, #1
20000eee:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef6:	f04f 0132 	mov.w	r1, #50	; 0x32
20000efa:	5499      	strb	r1, [r3, r2]
			break;
20000efc:	e0a7      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x03:
				Message[i*2+1]='3';
20000efe:	687b      	ldr	r3, [r7, #4]
20000f00:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f04:	f103 0201 	add.w	r2, r3, #1
20000f08:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f10:	f04f 0133 	mov.w	r1, #51	; 0x33
20000f14:	5499      	strb	r1, [r3, r2]
			break;
20000f16:	e09a      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x04:
				Message[i*2+1]='4';
20000f18:	687b      	ldr	r3, [r7, #4]
20000f1a:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f1e:	f103 0201 	add.w	r2, r3, #1
20000f22:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f2a:	f04f 0134 	mov.w	r1, #52	; 0x34
20000f2e:	5499      	strb	r1, [r3, r2]
			break;
20000f30:	e08d      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x05:
				Message[i*2+1]='5';
20000f32:	687b      	ldr	r3, [r7, #4]
20000f34:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f38:	f103 0201 	add.w	r2, r3, #1
20000f3c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f44:	f04f 0135 	mov.w	r1, #53	; 0x35
20000f48:	5499      	strb	r1, [r3, r2]
			break;
20000f4a:	e080      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x06:
				Message[i*2+1]='6';
20000f4c:	687b      	ldr	r3, [r7, #4]
20000f4e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f52:	f103 0201 	add.w	r2, r3, #1
20000f56:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f5e:	f04f 0136 	mov.w	r1, #54	; 0x36
20000f62:	5499      	strb	r1, [r3, r2]
			break;
20000f64:	e073      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x07:
				Message[i*2+1]='7';
20000f66:	687b      	ldr	r3, [r7, #4]
20000f68:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f6c:	f103 0201 	add.w	r2, r3, #1
20000f70:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000f74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f78:	f04f 0137 	mov.w	r1, #55	; 0x37
20000f7c:	5499      	strb	r1, [r3, r2]
			break;
20000f7e:	e066      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x08:
				Message[i*2+1]='8';
20000f80:	687b      	ldr	r3, [r7, #4]
20000f82:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000f86:	f103 0201 	add.w	r2, r3, #1
20000f8a:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000f8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f92:	f04f 0138 	mov.w	r1, #56	; 0x38
20000f96:	5499      	strb	r1, [r3, r2]
			break;
20000f98:	e059      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x09:
				Message[i*2+1]='9';
20000f9a:	687b      	ldr	r3, [r7, #4]
20000f9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000fa0:	f103 0201 	add.w	r2, r3, #1
20000fa4:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fac:	f04f 0139 	mov.w	r1, #57	; 0x39
20000fb0:	5499      	strb	r1, [r3, r2]
			break;
20000fb2:	e04c      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x0a:
				Message[i*2+1]='A';
20000fb4:	687b      	ldr	r3, [r7, #4]
20000fb6:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000fba:	f103 0201 	add.w	r2, r3, #1
20000fbe:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc6:	f04f 0141 	mov.w	r1, #65	; 0x41
20000fca:	5499      	strb	r1, [r3, r2]
			break;
20000fcc:	e03f      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x0b:
				Message[i*2+1]='B';
20000fce:	687b      	ldr	r3, [r7, #4]
20000fd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000fd4:	f103 0201 	add.w	r2, r3, #1
20000fd8:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe0:	f04f 0142 	mov.w	r1, #66	; 0x42
20000fe4:	5499      	strb	r1, [r3, r2]
			break;
20000fe6:	e032      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x0c:
				Message[i*2+1]='C';
20000fe8:	687b      	ldr	r3, [r7, #4]
20000fea:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000fee:	f103 0201 	add.w	r2, r3, #1
20000ff2:	f643 435c 	movw	r3, #15452	; 0x3c5c
20000ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffa:	f04f 0143 	mov.w	r1, #67	; 0x43
20000ffe:	5499      	strb	r1, [r3, r2]
			break;
20001000:	e025      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x0d:
				Message[i*2+1]='D';
20001002:	687b      	ldr	r3, [r7, #4]
20001004:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001008:	f103 0201 	add.w	r2, r3, #1
2000100c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001014:	f04f 0144 	mov.w	r1, #68	; 0x44
20001018:	5499      	strb	r1, [r3, r2]
			break;
2000101a:	e018      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x0e:
				Message[i*2+1]='E';
2000101c:	687b      	ldr	r3, [r7, #4]
2000101e:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001022:	f103 0201 	add.w	r2, r3, #1
20001026:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000102a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000102e:	f04f 0145 	mov.w	r1, #69	; 0x45
20001032:	5499      	strb	r1, [r3, r2]
			break;
20001034:	e00b      	b.n	2000104e <Timer1_IRQHandler+0x3a2>
			case 0x0f:
				Message[i*2+1]='F';
20001036:	687b      	ldr	r3, [r7, #4]
20001038:	ea4f 0343 	mov.w	r3, r3, lsl #1
2000103c:	f103 0201 	add.w	r2, r3, #1
20001040:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001044:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001048:	f04f 0146 	mov.w	r1, #70	; 0x46
2000104c:	5499      	strb	r1, [r3, r2]
	MSS_GPIO_set_output(cpu_clk,1);
	// MIPS clock
	MSS_GPIO_set_output(cpu_clk,0);
	// Message generation
	int i=0;
	for (i=3;i>=0;i--)
2000104e:	687b      	ldr	r3, [r7, #4]
20001050:	f103 33ff 	add.w	r3, r3, #4294967295
20001054:	607b      	str	r3, [r7, #4]
20001056:	687b      	ldr	r3, [r7, #4]
20001058:	2b00      	cmp	r3, #0
2000105a:	f6bf aefb 	bge.w	20000e54 <Timer1_IRQHandler+0x1a8>
			break;
			case 0x0f:
				Message[i*2+1]='F';
			break;
			}
	for (i=3;i>=0;i--)
2000105e:	f04f 0303 	mov.w	r3, #3
20001062:	607b      	str	r3, [r7, #4]
20001064:	e0ed      	b.n	20001242 <Timer1_IRQHandler+0x596>
		switch (serialData[i]&0xF0)
20001066:	687a      	ldr	r2, [r7, #4]
20001068:	f643 4354 	movw	r3, #15444	; 0x3c54
2000106c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001070:	5c9b      	ldrb	r3, [r3, r2]
20001072:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
20001076:	2b70      	cmp	r3, #112	; 0x70
20001078:	d07d      	beq.n	20001176 <Timer1_IRQHandler+0x4ca>
2000107a:	2b70      	cmp	r3, #112	; 0x70
2000107c:	dc11      	bgt.n	200010a2 <Timer1_IRQHandler+0x3f6>
2000107e:	2b30      	cmp	r3, #48	; 0x30
20001080:	d04d      	beq.n	2000111e <Timer1_IRQHandler+0x472>
20001082:	2b30      	cmp	r3, #48	; 0x30
20001084:	dc06      	bgt.n	20001094 <Timer1_IRQHandler+0x3e8>
20001086:	2b10      	cmp	r3, #16
20001088:	d033      	beq.n	200010f2 <Timer1_IRQHandler+0x446>
2000108a:	2b20      	cmp	r3, #32
2000108c:	d03c      	beq.n	20001108 <Timer1_IRQHandler+0x45c>
2000108e:	2b00      	cmp	r3, #0
20001090:	d024      	beq.n	200010dc <Timer1_IRQHandler+0x430>
20001092:	e0d2      	b.n	2000123a <Timer1_IRQHandler+0x58e>
20001094:	2b50      	cmp	r3, #80	; 0x50
20001096:	d058      	beq.n	2000114a <Timer1_IRQHandler+0x49e>
20001098:	2b60      	cmp	r3, #96	; 0x60
2000109a:	d061      	beq.n	20001160 <Timer1_IRQHandler+0x4b4>
2000109c:	2b40      	cmp	r3, #64	; 0x40
2000109e:	d049      	beq.n	20001134 <Timer1_IRQHandler+0x488>
200010a0:	e0cb      	b.n	2000123a <Timer1_IRQHandler+0x58e>
200010a2:	2bb0      	cmp	r3, #176	; 0xb0
200010a4:	f000 8093 	beq.w	200011ce <Timer1_IRQHandler+0x522>
200010a8:	2bb0      	cmp	r3, #176	; 0xb0
200010aa:	dc07      	bgt.n	200010bc <Timer1_IRQHandler+0x410>
200010ac:	2b90      	cmp	r3, #144	; 0x90
200010ae:	d078      	beq.n	200011a2 <Timer1_IRQHandler+0x4f6>
200010b0:	2ba0      	cmp	r3, #160	; 0xa0
200010b2:	f000 8081 	beq.w	200011b8 <Timer1_IRQHandler+0x50c>
200010b6:	2b80      	cmp	r3, #128	; 0x80
200010b8:	d068      	beq.n	2000118c <Timer1_IRQHandler+0x4e0>
200010ba:	e0be      	b.n	2000123a <Timer1_IRQHandler+0x58e>
200010bc:	2bd0      	cmp	r3, #208	; 0xd0
200010be:	f000 809c 	beq.w	200011fa <Timer1_IRQHandler+0x54e>
200010c2:	2bd0      	cmp	r3, #208	; 0xd0
200010c4:	dc03      	bgt.n	200010ce <Timer1_IRQHandler+0x422>
200010c6:	2bc0      	cmp	r3, #192	; 0xc0
200010c8:	f000 808c 	beq.w	200011e4 <Timer1_IRQHandler+0x538>
200010cc:	e0b5      	b.n	2000123a <Timer1_IRQHandler+0x58e>
200010ce:	2be0      	cmp	r3, #224	; 0xe0
200010d0:	f000 809e 	beq.w	20001210 <Timer1_IRQHandler+0x564>
200010d4:	2bf0      	cmp	r3, #240	; 0xf0
200010d6:	f000 80a6 	beq.w	20001226 <Timer1_IRQHandler+0x57a>
200010da:	e0ae      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			{
			case 0x00:
				Message[i*2]='0';
200010dc:	687b      	ldr	r3, [r7, #4]
200010de:	ea4f 0243 	mov.w	r2, r3, lsl #1
200010e2:	f643 435c 	movw	r3, #15452	; 0x3c5c
200010e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ea:	f04f 0130 	mov.w	r1, #48	; 0x30
200010ee:	5499      	strb	r1, [r3, r2]
			break;
200010f0:	e0a3      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x10:
				Message[i*2]='1';
200010f2:	687b      	ldr	r3, [r7, #4]
200010f4:	ea4f 0243 	mov.w	r2, r3, lsl #1
200010f8:	f643 435c 	movw	r3, #15452	; 0x3c5c
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	f04f 0131 	mov.w	r1, #49	; 0x31
20001104:	5499      	strb	r1, [r3, r2]
			break;
20001106:	e098      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x20:
				Message[i*2]='2';
20001108:	687b      	ldr	r3, [r7, #4]
2000110a:	ea4f 0243 	mov.w	r2, r3, lsl #1
2000110e:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001112:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001116:	f04f 0132 	mov.w	r1, #50	; 0x32
2000111a:	5499      	strb	r1, [r3, r2]
			break;
2000111c:	e08d      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x30:
				Message[i*2]='3';
2000111e:	687b      	ldr	r3, [r7, #4]
20001120:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001124:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001128:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112c:	f04f 0133 	mov.w	r1, #51	; 0x33
20001130:	5499      	strb	r1, [r3, r2]
			break;
20001132:	e082      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x40:
				Message[i*2]='4';
20001134:	687b      	ldr	r3, [r7, #4]
20001136:	ea4f 0243 	mov.w	r2, r3, lsl #1
2000113a:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000113e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001142:	f04f 0134 	mov.w	r1, #52	; 0x34
20001146:	5499      	strb	r1, [r3, r2]
			break;
20001148:	e077      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x50:
				Message[i*2]='5';
2000114a:	687b      	ldr	r3, [r7, #4]
2000114c:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001150:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001154:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001158:	f04f 0135 	mov.w	r1, #53	; 0x35
2000115c:	5499      	strb	r1, [r3, r2]
			break;
2000115e:	e06c      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x60:
				Message[i*2]='6';
20001160:	687b      	ldr	r3, [r7, #4]
20001162:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001166:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116e:	f04f 0136 	mov.w	r1, #54	; 0x36
20001172:	5499      	strb	r1, [r3, r2]
			break;
20001174:	e061      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x70:
				Message[i*2]='7';
20001176:	687b      	ldr	r3, [r7, #4]
20001178:	ea4f 0243 	mov.w	r2, r3, lsl #1
2000117c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001184:	f04f 0137 	mov.w	r1, #55	; 0x37
20001188:	5499      	strb	r1, [r3, r2]
			break;
2000118a:	e056      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x80:
				Message[i*2]='8';
2000118c:	687b      	ldr	r3, [r7, #4]
2000118e:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001192:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001196:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000119a:	f04f 0138 	mov.w	r1, #56	; 0x38
2000119e:	5499      	strb	r1, [r3, r2]
			break;
200011a0:	e04b      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0x90:
				Message[i*2]='9';
200011a2:	687b      	ldr	r3, [r7, #4]
200011a4:	ea4f 0243 	mov.w	r2, r3, lsl #1
200011a8:	f643 435c 	movw	r3, #15452	; 0x3c5c
200011ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b0:	f04f 0139 	mov.w	r1, #57	; 0x39
200011b4:	5499      	strb	r1, [r3, r2]
			break;
200011b6:	e040      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0xa0:
				Message[i*2]='A';
200011b8:	687b      	ldr	r3, [r7, #4]
200011ba:	ea4f 0243 	mov.w	r2, r3, lsl #1
200011be:	f643 435c 	movw	r3, #15452	; 0x3c5c
200011c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c6:	f04f 0141 	mov.w	r1, #65	; 0x41
200011ca:	5499      	strb	r1, [r3, r2]
			break;
200011cc:	e035      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0xb0:
				Message[i*2]='B';
200011ce:	687b      	ldr	r3, [r7, #4]
200011d0:	ea4f 0243 	mov.w	r2, r3, lsl #1
200011d4:	f643 435c 	movw	r3, #15452	; 0x3c5c
200011d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011dc:	f04f 0142 	mov.w	r1, #66	; 0x42
200011e0:	5499      	strb	r1, [r3, r2]
			break;
200011e2:	e02a      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0xc0:
				Message[i*2]='C';
200011e4:	687b      	ldr	r3, [r7, #4]
200011e6:	ea4f 0243 	mov.w	r2, r3, lsl #1
200011ea:	f643 435c 	movw	r3, #15452	; 0x3c5c
200011ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f2:	f04f 0143 	mov.w	r1, #67	; 0x43
200011f6:	5499      	strb	r1, [r3, r2]
			break;
200011f8:	e01f      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0xd0:
				Message[i*2]='D';
200011fa:	687b      	ldr	r3, [r7, #4]
200011fc:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001200:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001204:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001208:	f04f 0144 	mov.w	r1, #68	; 0x44
2000120c:	5499      	strb	r1, [r3, r2]
			break;
2000120e:	e014      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0xe0:
				Message[i*2]='E';
20001210:	687b      	ldr	r3, [r7, #4]
20001212:	ea4f 0243 	mov.w	r2, r3, lsl #1
20001216:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000121a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121e:	f04f 0145 	mov.w	r1, #69	; 0x45
20001222:	5499      	strb	r1, [r3, r2]
			break;
20001224:	e009      	b.n	2000123a <Timer1_IRQHandler+0x58e>
			case 0xf0:
				Message[i*2]='F';
20001226:	687b      	ldr	r3, [r7, #4]
20001228:	ea4f 0243 	mov.w	r2, r3, lsl #1
2000122c:	f643 435c 	movw	r3, #15452	; 0x3c5c
20001230:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001234:	f04f 0146 	mov.w	r1, #70	; 0x46
20001238:	5499      	strb	r1, [r3, r2]
			break;
			case 0x0f:
				Message[i*2+1]='F';
			break;
			}
	for (i=3;i>=0;i--)
2000123a:	687b      	ldr	r3, [r7, #4]
2000123c:	f103 33ff 	add.w	r3, r3, #4294967295
20001240:	607b      	str	r3, [r7, #4]
20001242:	687b      	ldr	r3, [r7, #4]
20001244:	2b00      	cmp	r3, #0
20001246:	f6bf af0e 	bge.w	20001066 <Timer1_IRQHandler+0x3ba>
			break;
			case 0xf0:
				Message[i*2]='F';
			break;
			}
	Message[8]='\r';
2000124a:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000124e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001252:	f04f 020d 	mov.w	r2, #13
20001256:	721a      	strb	r2, [r3, #8]
	Message[9]='\n';
20001258:	f643 435c 	movw	r3, #15452	; 0x3c5c
2000125c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001260:	f04f 020a 	mov.w	r2, #10
20001264:	725a      	strb	r2, [r3, #9]
	//Sending message
	MSS_UART_polled_tx_string(gp_my_uart, Message);
20001266:	f643 3380 	movw	r3, #15232	; 0x3b80
2000126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126e:	681b      	ldr	r3, [r3, #0]
20001270:	4618      	mov	r0, r3
20001272:	f643 415c 	movw	r1, #15452	; 0x3c5c
20001276:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000127a:	f000 feed 	bl	20002058 <MSS_UART_polled_tx_string>
}
2000127e:	f107 0708 	add.w	r7, r7, #8
20001282:	46bd      	mov	sp, r7
20001284:	bd80      	pop	{r7, pc}
20001286:	bf00      	nop

20001288 <main>:

uint32_t timervalue=1563;

int main()
{
20001288:	b580      	push	{r7, lr}
2000128a:	b086      	sub	sp, #24
2000128c:	af02      	add	r7, sp, #8
    MSS_UART_init(gp_my_uart, MSS_UART_115200_BAUD,
2000128e:	f643 3380 	movw	r3, #15232	; 0x3b80
20001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001296:	681b      	ldr	r3, [r3, #0]
20001298:	4618      	mov	r0, r3
2000129a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
2000129e:	f04f 0203 	mov.w	r2, #3
200012a2:	f000 fe97 	bl	20001fd4 <MSS_UART_init>
                  MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
    MSS_UART_set_rx_handler(gp_my_uart, uart0_rx_handler,
200012a6:	f643 3380 	movw	r3, #15232	; 0x3b80
200012aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ae:	681b      	ldr	r3, [r3, #0]
200012b0:	4618      	mov	r0, r3
200012b2:	f641 51d5 	movw	r1, #7637	; 0x1dd5
200012b6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200012ba:	f04f 0200 	mov.w	r2, #0
200012be:	f000 ff9f 	bl	20002200 <MSS_UART_set_rx_handler>
                              MSS_UART_FIFO_SINGLE_BYTE);

    MSS_GPIO_init();
200012c2:	f002 f9b3 	bl	2000362c <MSS_GPIO_init>
    //reg_MUX inputs. MIPS reg outputs [7:0] or [15:8] or [23:9] or [31:24]
    MSS_GPIO_config(reg_MUX0 , MSS_GPIO_INPUT_MODE );
200012c6:	f04f 0000 	mov.w	r0, #0
200012ca:	f04f 0102 	mov.w	r1, #2
200012ce:	f002 fa03 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX1 , MSS_GPIO_INPUT_MODE );
200012d2:	f04f 0001 	mov.w	r0, #1
200012d6:	f04f 0102 	mov.w	r1, #2
200012da:	f002 f9fd 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX2 , MSS_GPIO_INPUT_MODE );
200012de:	f04f 0002 	mov.w	r0, #2
200012e2:	f04f 0102 	mov.w	r1, #2
200012e6:	f002 f9f7 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX3 , MSS_GPIO_INPUT_MODE );
200012ea:	f04f 0003 	mov.w	r0, #3
200012ee:	f04f 0102 	mov.w	r1, #2
200012f2:	f002 f9f1 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX4 , MSS_GPIO_INPUT_MODE );
200012f6:	f04f 0004 	mov.w	r0, #4
200012fa:	f04f 0102 	mov.w	r1, #2
200012fe:	f002 f9eb 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX5 , MSS_GPIO_INPUT_MODE );
20001302:	f04f 0005 	mov.w	r0, #5
20001306:	f04f 0102 	mov.w	r1, #2
2000130a:	f002 f9e5 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX6 , MSS_GPIO_INPUT_MODE );
2000130e:	f04f 0006 	mov.w	r0, #6
20001312:	f04f 0102 	mov.w	r1, #2
20001316:	f002 f9df 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(reg_MUX7 , MSS_GPIO_INPUT_MODE );
2000131a:	f04f 0007 	mov.w	r0, #7
2000131e:	f04f 0102 	mov.w	r1, #2
20001322:	f002 f9d9 	bl	200036d8 <MSS_GPIO_config>
    //MUX sel inputs. Enable MIPS reg outputs [7:0] or [15:8] or [23:9] or [31:24]
    MSS_GPIO_config(sel_MUX0 , MSS_GPIO_OUTPUT_MODE );
20001326:	f04f 0008 	mov.w	r0, #8
2000132a:	f04f 0105 	mov.w	r1, #5
2000132e:	f002 f9d3 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(sel_MUX1 , MSS_GPIO_OUTPUT_MODE );
20001332:	f04f 0009 	mov.w	r0, #9
20001336:	f04f 0105 	mov.w	r1, #5
2000133a:	f002 f9cd 	bl	200036d8 <MSS_GPIO_config>
    //Configuring MIPS inputs to test
    MSS_GPIO_config(cpu_clk , MSS_GPIO_OUTPUT_MODE );
2000133e:	f04f 000e 	mov.w	r0, #14
20001342:	f04f 0105 	mov.w	r1, #5
20001346:	f002 f9c7 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(update_dr , MSS_GPIO_OUTPUT_MODE );
2000134a:	f04f 000d 	mov.w	r0, #13
2000134e:	f04f 0105 	mov.w	r1, #5
20001352:	f002 f9c1 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(shift_dr , MSS_GPIO_OUTPUT_MODE );
20001356:	f04f 000c 	mov.w	r0, #12
2000135a:	f04f 0105 	mov.w	r1, #5
2000135e:	f002 f9bb 	bl	200036d8 <MSS_GPIO_config>
    MSS_GPIO_config(mode , MSS_GPIO_OUTPUT_MODE );
20001362:	f04f 000b 	mov.w	r0, #11
20001366:	f04f 0105 	mov.w	r1, #5
2000136a:	f002 f9b5 	bl	200036d8 <MSS_GPIO_config>

    //MIPS rst_n input
    MSS_GPIO_config(rst_n , MSS_GPIO_OUTPUT_MODE );
2000136e:	f04f 000a 	mov.w	r0, #10
20001372:	f04f 0105 	mov.w	r1, #5
20001376:	f002 f9af 	bl	200036d8 <MSS_GPIO_config>
    //Reset MIPS
    MSS_GPIO_set_output(rst_n,0);
2000137a:	f04f 000a 	mov.w	r0, #10
2000137e:	f04f 0100 	mov.w	r1, #0
20001382:	f002 f9c7 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(cpu_clk,1);
20001386:	f04f 000e 	mov.w	r0, #14
2000138a:	f04f 0101 	mov.w	r1, #1
2000138e:	f002 f9c1 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(cpu_clk,0);
20001392:	f04f 000e 	mov.w	r0, #14
20001396:	f04f 0100 	mov.w	r1, #0
2000139a:	f002 f9bb 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(cpu_clk,1);
2000139e:	f04f 000e 	mov.w	r0, #14
200013a2:	f04f 0101 	mov.w	r1, #1
200013a6:	f002 f9b5 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(cpu_clk,0);
200013aa:	f04f 000e 	mov.w	r0, #14
200013ae:	f04f 0100 	mov.w	r1, #0
200013b2:	f002 f9af 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(cpu_clk,1);
200013b6:	f04f 000e 	mov.w	r0, #14
200013ba:	f04f 0101 	mov.w	r1, #1
200013be:	f002 f9a9 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(cpu_clk,0);
200013c2:	f04f 000e 	mov.w	r0, #14
200013c6:	f04f 0100 	mov.w	r1, #0
200013ca:	f002 f9a3 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(rst_n,1);
200013ce:	f04f 000a 	mov.w	r0, #10
200013d2:	f04f 0101 	mov.w	r1, #1
200013d6:	f002 f99d 	bl	20003714 <MSS_GPIO_set_output>
    //Settings SPI
    MSS_SPI_init(&g_mss_spi0);
200013da:	f643 50b0 	movw	r0, #15792	; 0x3db0
200013de:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013e2:	f001 fb87 	bl	20002af4 <MSS_SPI_init>
    MSS_SPI_configure_master_mode(&g_mss_spi0,MSS_SPI_SLAVE_0,MSS_SPI_MODE0,16u,8);
200013e6:	f04f 0308 	mov.w	r3, #8
200013ea:	9300      	str	r3, [sp, #0]
200013ec:	f643 50b0 	movw	r0, #15792	; 0x3db0
200013f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013f4:	f04f 0100 	mov.w	r1, #0
200013f8:	f04f 0200 	mov.w	r2, #0
200013fc:	f04f 0310 	mov.w	r3, #16
20001400:	f001 fcc2 	bl	20002d88 <MSS_SPI_configure_master_mode>
    //Enable 0x02 MIPS register
    MSS_GPIO_set_output(update_dr,0);
20001404:	f04f 000d 	mov.w	r0, #13
20001408:	f04f 0100 	mov.w	r1, #0
2000140c:	f002 f982 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(shift_dr,0);
20001410:	f04f 000c 	mov.w	r0, #12
20001414:	f04f 0100 	mov.w	r1, #0
20001418:	f002 f97c 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(mode,1);
2000141c:	f04f 000b 	mov.w	r0, #11
20001420:	f04f 0101 	mov.w	r1, #1
20001424:	f002 f976 	bl	20003714 <MSS_GPIO_set_output>
    MSS_GPIO_set_output(update_dr,1);
20001428:	f04f 000d 	mov.w	r0, #13
2000142c:	f04f 0101 	mov.w	r1, #1
20001430:	f002 f970 	bl	20003714 <MSS_GPIO_set_output>
    serialData[0]=0x02;
20001434:	f643 4354 	movw	r3, #15444	; 0x3c54
20001438:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000143c:	f04f 0202 	mov.w	r2, #2
20001440:	701a      	strb	r2, [r3, #0]
    serialData[1]=0x02;
20001442:	f643 4354 	movw	r3, #15444	; 0x3c54
20001446:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000144a:	f04f 0202 	mov.w	r2, #2
2000144e:	705a      	strb	r2, [r3, #1]
    serialData[2]=0x02;
20001450:	f643 4354 	movw	r3, #15444	; 0x3c54
20001454:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001458:	f04f 0202 	mov.w	r2, #2
2000145c:	709a      	strb	r2, [r3, #2]
    serialData[3]=0x02;
2000145e:	f643 4354 	movw	r3, #15444	; 0x3c54
20001462:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001466:	f04f 0202 	mov.w	r2, #2
2000146a:	70da      	strb	r2, [r3, #3]
    serialData[4]=0x02;
2000146c:	f643 4354 	movw	r3, #15444	; 0x3c54
20001470:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001474:	f04f 0202 	mov.w	r2, #2
20001478:	711a      	strb	r2, [r3, #4]
    MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
2000147a:	f643 50b0 	movw	r0, #15792	; 0x3db0
2000147e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001482:	f04f 0100 	mov.w	r1, #0
20001486:	f001 fd27 	bl	20002ed8 <MSS_SPI_set_slave_select>
    serialData[0]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[0] );
2000148a:	f643 4354 	movw	r3, #15444	; 0x3c54
2000148e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001492:	781b      	ldrb	r3, [r3, #0]
20001494:	f643 50b0 	movw	r0, #15792	; 0x3db0
20001498:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000149c:	4619      	mov	r1, r3
2000149e:	f001 fde7 	bl	20003070 <MSS_SPI_transfer_frame>
200014a2:	4603      	mov	r3, r0
200014a4:	b2da      	uxtb	r2, r3
200014a6:	f643 4354 	movw	r3, #15444	; 0x3c54
200014aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ae:	701a      	strb	r2, [r3, #0]
    serialData[1]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[1] );
200014b0:	f643 4354 	movw	r3, #15444	; 0x3c54
200014b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b8:	785b      	ldrb	r3, [r3, #1]
200014ba:	f643 50b0 	movw	r0, #15792	; 0x3db0
200014be:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014c2:	4619      	mov	r1, r3
200014c4:	f001 fdd4 	bl	20003070 <MSS_SPI_transfer_frame>
200014c8:	4603      	mov	r3, r0
200014ca:	b2da      	uxtb	r2, r3
200014cc:	f643 4354 	movw	r3, #15444	; 0x3c54
200014d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d4:	705a      	strb	r2, [r3, #1]
    serialData[2]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[2] );
200014d6:	f643 4354 	movw	r3, #15444	; 0x3c54
200014da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014de:	789b      	ldrb	r3, [r3, #2]
200014e0:	f643 50b0 	movw	r0, #15792	; 0x3db0
200014e4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014e8:	4619      	mov	r1, r3
200014ea:	f001 fdc1 	bl	20003070 <MSS_SPI_transfer_frame>
200014ee:	4603      	mov	r3, r0
200014f0:	b2da      	uxtb	r2, r3
200014f2:	f643 4354 	movw	r3, #15444	; 0x3c54
200014f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014fa:	709a      	strb	r2, [r3, #2]
    serialData[3]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[3] );
200014fc:	f643 4354 	movw	r3, #15444	; 0x3c54
20001500:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001504:	78db      	ldrb	r3, [r3, #3]
20001506:	f643 50b0 	movw	r0, #15792	; 0x3db0
2000150a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000150e:	4619      	mov	r1, r3
20001510:	f001 fdae 	bl	20003070 <MSS_SPI_transfer_frame>
20001514:	4603      	mov	r3, r0
20001516:	b2da      	uxtb	r2, r3
20001518:	f643 4354 	movw	r3, #15444	; 0x3c54
2000151c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001520:	70da      	strb	r2, [r3, #3]
    serialData[4]=MSS_SPI_transfer_frame( &g_mss_spi0, serialData[4] );
20001522:	f643 4354 	movw	r3, #15444	; 0x3c54
20001526:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000152a:	791b      	ldrb	r3, [r3, #4]
2000152c:	f643 50b0 	movw	r0, #15792	; 0x3db0
20001530:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001534:	4619      	mov	r1, r3
20001536:	f001 fd9b 	bl	20003070 <MSS_SPI_transfer_frame>
2000153a:	4603      	mov	r3, r0
2000153c:	b2da      	uxtb	r2, r3
2000153e:	f643 4354 	movw	r3, #15444	; 0x3c54
20001542:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001546:	711a      	strb	r2, [r3, #4]
    MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20001548:	f643 50b0 	movw	r0, #15792	; 0x3db0
2000154c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001550:	f04f 0100 	mov.w	r1, #0
20001554:	f001 fd44 	bl	20002fe0 <MSS_SPI_clear_slave_select>
    MSS_GPIO_set_output(update_dr,0);
20001558:	f04f 000d 	mov.w	r0, #13
2000155c:	f04f 0100 	mov.w	r1, #0
20001560:	f002 f8d8 	bl	20003714 <MSS_GPIO_set_output>
    //Timer configure
    MSS_TIM1_disable_irq();
20001564:	f7ff f88e 	bl	20000684 <MSS_TIM1_disable_irq>
    MSS_TIM1_init(MSS_TIMER_PERIODIC_MODE);
20001568:	f04f 0000 	mov.w	r0, #0
2000156c:	f7ff f818 	bl	200005a0 <MSS_TIM1_init>
    MSS_TIM1_load_background(timervalue);
20001570:	f643 4368 	movw	r3, #15464	; 0x3c68
20001574:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001578:	681b      	ldr	r3, [r3, #0]
2000157a:	4618      	mov	r0, r3
2000157c:	f7ff f862 	bl	20000644 <MSS_TIM1_load_background>
    MSS_TIM1_load_immediate(timervalue);
20001580:	f643 4368 	movw	r3, #15464	; 0x3c68
20001584:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001588:	681b      	ldr	r3, [r3, #0]
2000158a:	4618      	mov	r0, r3
2000158c:	f7ff f84a 	bl	20000624 <MSS_TIM1_load_immediate>
    MSS_TIM1_enable_irq();
20001590:	f7ff f868 	bl	20000664 <MSS_TIM1_enable_irq>
20001594:	e000      	b.n	20001598 <main+0x310>


        	for (i=0;i<20;i++)
        		commandBuf[i]='\0';
        }
    }
20001596:	bf00      	nop
    MSS_TIM1_enable_irq();
    //MSS_TIM1_start();
    int i;
    for(;;)
    {
        if(commandReady==1)
20001598:	f643 4392 	movw	r3, #15506	; 0x3c92
2000159c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a0:	781b      	ldrb	r3, [r3, #0]
200015a2:	2b01      	cmp	r3, #1
200015a4:	d1f7      	bne.n	20001596 <main+0x30e>
        {
        	uint8_t newBuf[3]="\r\n\0";
200015a6:	f643 3284 	movw	r2, #15236	; 0x3b84
200015aa:	f2c2 0200 	movt	r2, #8192	; 0x2000
200015ae:	f107 0308 	add.w	r3, r7, #8
200015b2:	6812      	ldr	r2, [r2, #0]
200015b4:	4611      	mov	r1, r2
200015b6:	8019      	strh	r1, [r3, #0]
200015b8:	f103 0302 	add.w	r3, r3, #2
200015bc:	ea4f 4212 	mov.w	r2, r2, lsr #16
200015c0:	701a      	strb	r2, [r3, #0]
        	MSS_UART_polled_tx_string(gp_my_uart, newBuf);
200015c2:	f643 3380 	movw	r3, #15232	; 0x3b80
200015c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ca:	681a      	ldr	r2, [r3, #0]
200015cc:	f107 0308 	add.w	r3, r7, #8
200015d0:	4610      	mov	r0, r2
200015d2:	4619      	mov	r1, r3
200015d4:	f000 fd40 	bl	20002058 <MSS_UART_polled_tx_string>
        	if((commandBuf[0]=='c')&&(commandBuf[1]=='l')&&(commandBuf[2]=='o')&&(commandBuf[3]=='c')&&(commandBuf[4]=='k'))
200015d8:	f643 4394 	movw	r3, #15508	; 0x3c94
200015dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015e0:	781b      	ldrb	r3, [r3, #0]
200015e2:	2b63      	cmp	r3, #99	; 0x63
200015e4:	d127      	bne.n	20001636 <main+0x3ae>
200015e6:	f643 4394 	movw	r3, #15508	; 0x3c94
200015ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ee:	785b      	ldrb	r3, [r3, #1]
200015f0:	2b6c      	cmp	r3, #108	; 0x6c
200015f2:	d120      	bne.n	20001636 <main+0x3ae>
200015f4:	f643 4394 	movw	r3, #15508	; 0x3c94
200015f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015fc:	789b      	ldrb	r3, [r3, #2]
200015fe:	2b6f      	cmp	r3, #111	; 0x6f
20001600:	d119      	bne.n	20001636 <main+0x3ae>
20001602:	f643 4394 	movw	r3, #15508	; 0x3c94
20001606:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000160a:	78db      	ldrb	r3, [r3, #3]
2000160c:	2b63      	cmp	r3, #99	; 0x63
2000160e:	d112      	bne.n	20001636 <main+0x3ae>
20001610:	f643 4394 	movw	r3, #15508	; 0x3c94
20001614:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001618:	791b      	ldrb	r3, [r3, #4]
2000161a:	2b6b      	cmp	r3, #107	; 0x6b
2000161c:	d10b      	bne.n	20001636 <main+0x3ae>
        	{
        	    MSS_GPIO_set_output(cpu_clk,1);
2000161e:	f04f 000e 	mov.w	r0, #14
20001622:	f04f 0101 	mov.w	r1, #1
20001626:	f002 f875 	bl	20003714 <MSS_GPIO_set_output>
        	    MSS_GPIO_set_output(cpu_clk,0);
2000162a:	f04f 000e 	mov.w	r0, #14
2000162e:	f04f 0100 	mov.w	r1, #0
20001632:	f002 f86f 	bl	20003714 <MSS_GPIO_set_output>
        	}
        	if((commandBuf[0]=='r')&&(commandBuf[1]=='e')&&(commandBuf[2]=='g')&&(commandBuf[3]=='_')&&(commandBuf[4]=='a'))
20001636:	f643 4394 	movw	r3, #15508	; 0x3c94
2000163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000163e:	781b      	ldrb	r3, [r3, #0]
20001640:	2b72      	cmp	r3, #114	; 0x72
20001642:	f040 8351 	bne.w	20001ce8 <main+0xa60>
20001646:	f643 4394 	movw	r3, #15508	; 0x3c94
2000164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000164e:	785b      	ldrb	r3, [r3, #1]
20001650:	2b65      	cmp	r3, #101	; 0x65
20001652:	f040 8349 	bne.w	20001ce8 <main+0xa60>
20001656:	f643 4394 	movw	r3, #15508	; 0x3c94
2000165a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000165e:	789b      	ldrb	r3, [r3, #2]
20001660:	2b67      	cmp	r3, #103	; 0x67
20001662:	f040 8341 	bne.w	20001ce8 <main+0xa60>
20001666:	f643 4394 	movw	r3, #15508	; 0x3c94
2000166a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000166e:	78db      	ldrb	r3, [r3, #3]
20001670:	2b5f      	cmp	r3, #95	; 0x5f
20001672:	f040 8339 	bne.w	20001ce8 <main+0xa60>
20001676:	f643 4394 	movw	r3, #15508	; 0x3c94
2000167a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000167e:	791b      	ldrb	r3, [r3, #4]
20001680:	2b61      	cmp	r3, #97	; 0x61
20001682:	f040 8331 	bne.w	20001ce8 <main+0xa60>
        	{
        		for(i=0;i<32;i++)
20001686:	f04f 0300 	mov.w	r3, #0
2000168a:	60fb      	str	r3, [r7, #12]
2000168c:	e328      	b.n	20001ce0 <main+0xa58>
        		{
        			uint8_t name[7];
        			if(i==0)
2000168e:	68fb      	ldr	r3, [r7, #12]
20001690:	2b00      	cmp	r3, #0
20001692:	d115      	bne.n	200016c0 <main+0x438>
        			{
        				name[0]='p';
20001694:	f04f 0370 	mov.w	r3, #112	; 0x70
20001698:	703b      	strb	r3, [r7, #0]
        				name[1]='c';
2000169a:	f04f 0363 	mov.w	r3, #99	; 0x63
2000169e:	707b      	strb	r3, [r7, #1]
        				name[2]='=';
200016a0:	f04f 033d 	mov.w	r3, #61	; 0x3d
200016a4:	70bb      	strb	r3, [r7, #2]
        				name[3]='\0';
200016a6:	f04f 0300 	mov.w	r3, #0
200016aa:	70fb      	strb	r3, [r7, #3]
        				MSS_UART_polled_tx_string(gp_my_uart, name);
200016ac:	f643 3380 	movw	r3, #15232	; 0x3b80
200016b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b4:	681a      	ldr	r2, [r3, #0]
200016b6:	463b      	mov	r3, r7
200016b8:	4610      	mov	r0, r2
200016ba:	4619      	mov	r1, r3
200016bc:	f000 fccc 	bl	20002058 <MSS_UART_polled_tx_string>
        			}
        			if(i==1)
200016c0:	68fb      	ldr	r3, [r7, #12]
200016c2:	2b01      	cmp	r3, #1
200016c4:	d115      	bne.n	200016f2 <main+0x46a>
        			    {
        			        name[0]='a';
200016c6:	f04f 0361 	mov.w	r3, #97	; 0x61
200016ca:	703b      	strb	r3, [r7, #0]
        			        name[1]='t';
200016cc:	f04f 0374 	mov.w	r3, #116	; 0x74
200016d0:	707b      	strb	r3, [r7, #1]
        			        name[2]='=';
200016d2:	f04f 033d 	mov.w	r3, #61	; 0x3d
200016d6:	70bb      	strb	r3, [r7, #2]
        			        name[3]='\0';
200016d8:	f04f 0300 	mov.w	r3, #0
200016dc:	70fb      	strb	r3, [r7, #3]
        			        MSS_UART_polled_tx_string(gp_my_uart, name);
200016de:	f643 3380 	movw	r3, #15232	; 0x3b80
200016e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e6:	681a      	ldr	r2, [r3, #0]
200016e8:	463b      	mov	r3, r7
200016ea:	4610      	mov	r0, r2
200016ec:	4619      	mov	r1, r3
200016ee:	f000 fcb3 	bl	20002058 <MSS_UART_polled_tx_string>
        			    }
        			if(i==2)
200016f2:	68fb      	ldr	r3, [r7, #12]
200016f4:	2b02      	cmp	r3, #2
200016f6:	d115      	bne.n	20001724 <main+0x49c>
        			    {
        			        name[0]='v';
200016f8:	f04f 0376 	mov.w	r3, #118	; 0x76
200016fc:	703b      	strb	r3, [r7, #0]
        			        name[1]='0';
200016fe:	f04f 0330 	mov.w	r3, #48	; 0x30
20001702:	707b      	strb	r3, [r7, #1]
        			        name[2]='=';
20001704:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001708:	70bb      	strb	r3, [r7, #2]
        			        name[3]='\0';
2000170a:	f04f 0300 	mov.w	r3, #0
2000170e:	70fb      	strb	r3, [r7, #3]
        			        MSS_UART_polled_tx_string(gp_my_uart, name);
20001710:	f643 3380 	movw	r3, #15232	; 0x3b80
20001714:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001718:	681a      	ldr	r2, [r3, #0]
2000171a:	463b      	mov	r3, r7
2000171c:	4610      	mov	r0, r2
2000171e:	4619      	mov	r1, r3
20001720:	f000 fc9a 	bl	20002058 <MSS_UART_polled_tx_string>
        			    }
        		    if(i==3)
20001724:	68fb      	ldr	r3, [r7, #12]
20001726:	2b03      	cmp	r3, #3
20001728:	d115      	bne.n	20001756 <main+0x4ce>
        			    {
        			        name[0]='v';
2000172a:	f04f 0376 	mov.w	r3, #118	; 0x76
2000172e:	703b      	strb	r3, [r7, #0]
        			        name[1]='1';
20001730:	f04f 0331 	mov.w	r3, #49	; 0x31
20001734:	707b      	strb	r3, [r7, #1]
        			        name[2]='=';
20001736:	f04f 033d 	mov.w	r3, #61	; 0x3d
2000173a:	70bb      	strb	r3, [r7, #2]
        			        name[3]='\0';
2000173c:	f04f 0300 	mov.w	r3, #0
20001740:	70fb      	strb	r3, [r7, #3]
        			        MSS_UART_polled_tx_string(gp_my_uart, name);
20001742:	f643 3380 	movw	r3, #15232	; 0x3b80
20001746:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000174a:	681a      	ldr	r2, [r3, #0]
2000174c:	463b      	mov	r3, r7
2000174e:	4610      	mov	r0, r2
20001750:	4619      	mov	r1, r3
20001752:	f000 fc81 	bl	20002058 <MSS_UART_polled_tx_string>
        			    }
        			if(i==4)
20001756:	68fb      	ldr	r3, [r7, #12]
20001758:	2b04      	cmp	r3, #4
2000175a:	d115      	bne.n	20001788 <main+0x500>
						{
							name[0]='a';
2000175c:	f04f 0361 	mov.w	r3, #97	; 0x61
20001760:	703b      	strb	r3, [r7, #0]
							name[1]='0';
20001762:	f04f 0330 	mov.w	r3, #48	; 0x30
20001766:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001768:	f04f 033d 	mov.w	r3, #61	; 0x3d
2000176c:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
2000176e:	f04f 0300 	mov.w	r3, #0
20001772:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001774:	f643 3380 	movw	r3, #15232	; 0x3b80
20001778:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000177c:	681a      	ldr	r2, [r3, #0]
2000177e:	463b      	mov	r3, r7
20001780:	4610      	mov	r0, r2
20001782:	4619      	mov	r1, r3
20001784:	f000 fc68 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==5)
20001788:	68fb      	ldr	r3, [r7, #12]
2000178a:	2b05      	cmp	r3, #5
2000178c:	d115      	bne.n	200017ba <main+0x532>
						{
							name[0]='a';
2000178e:	f04f 0361 	mov.w	r3, #97	; 0x61
20001792:	703b      	strb	r3, [r7, #0]
							name[1]='1';
20001794:	f04f 0331 	mov.w	r3, #49	; 0x31
20001798:	707b      	strb	r3, [r7, #1]
							name[2]='=';
2000179a:	f04f 033d 	mov.w	r3, #61	; 0x3d
2000179e:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
200017a0:	f04f 0300 	mov.w	r3, #0
200017a4:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
200017a6:	f643 3380 	movw	r3, #15232	; 0x3b80
200017aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ae:	681a      	ldr	r2, [r3, #0]
200017b0:	463b      	mov	r3, r7
200017b2:	4610      	mov	r0, r2
200017b4:	4619      	mov	r1, r3
200017b6:	f000 fc4f 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==6)
200017ba:	68fb      	ldr	r3, [r7, #12]
200017bc:	2b06      	cmp	r3, #6
200017be:	d115      	bne.n	200017ec <main+0x564>
						{
							name[0]='a';
200017c0:	f04f 0361 	mov.w	r3, #97	; 0x61
200017c4:	703b      	strb	r3, [r7, #0]
							name[1]='2';
200017c6:	f04f 0332 	mov.w	r3, #50	; 0x32
200017ca:	707b      	strb	r3, [r7, #1]
							name[2]='=';
200017cc:	f04f 033d 	mov.w	r3, #61	; 0x3d
200017d0:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
200017d2:	f04f 0300 	mov.w	r3, #0
200017d6:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
200017d8:	f643 3380 	movw	r3, #15232	; 0x3b80
200017dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017e0:	681a      	ldr	r2, [r3, #0]
200017e2:	463b      	mov	r3, r7
200017e4:	4610      	mov	r0, r2
200017e6:	4619      	mov	r1, r3
200017e8:	f000 fc36 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==7)
200017ec:	68fb      	ldr	r3, [r7, #12]
200017ee:	2b07      	cmp	r3, #7
200017f0:	d115      	bne.n	2000181e <main+0x596>
						{
							name[0]='a';
200017f2:	f04f 0361 	mov.w	r3, #97	; 0x61
200017f6:	703b      	strb	r3, [r7, #0]
							name[1]='3';
200017f8:	f04f 0333 	mov.w	r3, #51	; 0x33
200017fc:	707b      	strb	r3, [r7, #1]
							name[2]='=';
200017fe:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001802:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001804:	f04f 0300 	mov.w	r3, #0
20001808:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
2000180a:	f643 3380 	movw	r3, #15232	; 0x3b80
2000180e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001812:	681a      	ldr	r2, [r3, #0]
20001814:	463b      	mov	r3, r7
20001816:	4610      	mov	r0, r2
20001818:	4619      	mov	r1, r3
2000181a:	f000 fc1d 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==8)
2000181e:	68fb      	ldr	r3, [r7, #12]
20001820:	2b08      	cmp	r3, #8
20001822:	d115      	bne.n	20001850 <main+0x5c8>
						{
							name[0]='t';
20001824:	f04f 0374 	mov.w	r3, #116	; 0x74
20001828:	703b      	strb	r3, [r7, #0]
							name[1]='0';
2000182a:	f04f 0330 	mov.w	r3, #48	; 0x30
2000182e:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001830:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001834:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001836:	f04f 0300 	mov.w	r3, #0
2000183a:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
2000183c:	f643 3380 	movw	r3, #15232	; 0x3b80
20001840:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001844:	681a      	ldr	r2, [r3, #0]
20001846:	463b      	mov	r3, r7
20001848:	4610      	mov	r0, r2
2000184a:	4619      	mov	r1, r3
2000184c:	f000 fc04 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==9)
20001850:	68fb      	ldr	r3, [r7, #12]
20001852:	2b09      	cmp	r3, #9
20001854:	d115      	bne.n	20001882 <main+0x5fa>
						{
							name[0]='t';
20001856:	f04f 0374 	mov.w	r3, #116	; 0x74
2000185a:	703b      	strb	r3, [r7, #0]
							name[1]='1';
2000185c:	f04f 0331 	mov.w	r3, #49	; 0x31
20001860:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001862:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001866:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001868:	f04f 0300 	mov.w	r3, #0
2000186c:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
2000186e:	f643 3380 	movw	r3, #15232	; 0x3b80
20001872:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001876:	681a      	ldr	r2, [r3, #0]
20001878:	463b      	mov	r3, r7
2000187a:	4610      	mov	r0, r2
2000187c:	4619      	mov	r1, r3
2000187e:	f000 fbeb 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==10)
20001882:	68fb      	ldr	r3, [r7, #12]
20001884:	2b0a      	cmp	r3, #10
20001886:	d115      	bne.n	200018b4 <main+0x62c>
						{
							name[0]='t';
20001888:	f04f 0374 	mov.w	r3, #116	; 0x74
2000188c:	703b      	strb	r3, [r7, #0]
							name[1]='2';
2000188e:	f04f 0332 	mov.w	r3, #50	; 0x32
20001892:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001894:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001898:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
2000189a:	f04f 0300 	mov.w	r3, #0
2000189e:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
200018a0:	f643 3380 	movw	r3, #15232	; 0x3b80
200018a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018a8:	681a      	ldr	r2, [r3, #0]
200018aa:	463b      	mov	r3, r7
200018ac:	4610      	mov	r0, r2
200018ae:	4619      	mov	r1, r3
200018b0:	f000 fbd2 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==11)
200018b4:	68fb      	ldr	r3, [r7, #12]
200018b6:	2b0b      	cmp	r3, #11
200018b8:	d115      	bne.n	200018e6 <main+0x65e>
						{
							name[0]='t';
200018ba:	f04f 0374 	mov.w	r3, #116	; 0x74
200018be:	703b      	strb	r3, [r7, #0]
							name[1]='3';
200018c0:	f04f 0333 	mov.w	r3, #51	; 0x33
200018c4:	707b      	strb	r3, [r7, #1]
							name[2]='=';
200018c6:	f04f 033d 	mov.w	r3, #61	; 0x3d
200018ca:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
200018cc:	f04f 0300 	mov.w	r3, #0
200018d0:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
200018d2:	f643 3380 	movw	r3, #15232	; 0x3b80
200018d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018da:	681a      	ldr	r2, [r3, #0]
200018dc:	463b      	mov	r3, r7
200018de:	4610      	mov	r0, r2
200018e0:	4619      	mov	r1, r3
200018e2:	f000 fbb9 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==12)
200018e6:	68fb      	ldr	r3, [r7, #12]
200018e8:	2b0c      	cmp	r3, #12
200018ea:	d115      	bne.n	20001918 <main+0x690>
						{
							name[0]='t';
200018ec:	f04f 0374 	mov.w	r3, #116	; 0x74
200018f0:	703b      	strb	r3, [r7, #0]
							name[1]='4';
200018f2:	f04f 0334 	mov.w	r3, #52	; 0x34
200018f6:	707b      	strb	r3, [r7, #1]
							name[2]='=';
200018f8:	f04f 033d 	mov.w	r3, #61	; 0x3d
200018fc:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
200018fe:	f04f 0300 	mov.w	r3, #0
20001902:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001904:	f643 3380 	movw	r3, #15232	; 0x3b80
20001908:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000190c:	681a      	ldr	r2, [r3, #0]
2000190e:	463b      	mov	r3, r7
20001910:	4610      	mov	r0, r2
20001912:	4619      	mov	r1, r3
20001914:	f000 fba0 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==13)
20001918:	68fb      	ldr	r3, [r7, #12]
2000191a:	2b0d      	cmp	r3, #13
2000191c:	d115      	bne.n	2000194a <main+0x6c2>
						{
							name[0]='t';
2000191e:	f04f 0374 	mov.w	r3, #116	; 0x74
20001922:	703b      	strb	r3, [r7, #0]
							name[1]='5';
20001924:	f04f 0335 	mov.w	r3, #53	; 0x35
20001928:	707b      	strb	r3, [r7, #1]
							name[2]='=';
2000192a:	f04f 033d 	mov.w	r3, #61	; 0x3d
2000192e:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001930:	f04f 0300 	mov.w	r3, #0
20001934:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001936:	f643 3380 	movw	r3, #15232	; 0x3b80
2000193a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000193e:	681a      	ldr	r2, [r3, #0]
20001940:	463b      	mov	r3, r7
20001942:	4610      	mov	r0, r2
20001944:	4619      	mov	r1, r3
20001946:	f000 fb87 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==14)
2000194a:	68fb      	ldr	r3, [r7, #12]
2000194c:	2b0e      	cmp	r3, #14
2000194e:	d115      	bne.n	2000197c <main+0x6f4>
						{
							name[0]='t';
20001950:	f04f 0374 	mov.w	r3, #116	; 0x74
20001954:	703b      	strb	r3, [r7, #0]
							name[1]='6';
20001956:	f04f 0336 	mov.w	r3, #54	; 0x36
2000195a:	707b      	strb	r3, [r7, #1]
							name[2]='=';
2000195c:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001960:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001962:	f04f 0300 	mov.w	r3, #0
20001966:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001968:	f643 3380 	movw	r3, #15232	; 0x3b80
2000196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001970:	681a      	ldr	r2, [r3, #0]
20001972:	463b      	mov	r3, r7
20001974:	4610      	mov	r0, r2
20001976:	4619      	mov	r1, r3
20001978:	f000 fb6e 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==15)
2000197c:	68fb      	ldr	r3, [r7, #12]
2000197e:	2b0f      	cmp	r3, #15
20001980:	d115      	bne.n	200019ae <main+0x726>
						{
							name[0]='t';
20001982:	f04f 0374 	mov.w	r3, #116	; 0x74
20001986:	703b      	strb	r3, [r7, #0]
							name[1]='7';
20001988:	f04f 0337 	mov.w	r3, #55	; 0x37
2000198c:	707b      	strb	r3, [r7, #1]
							name[2]='=';
2000198e:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001992:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001994:	f04f 0300 	mov.w	r3, #0
20001998:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
2000199a:	f643 3380 	movw	r3, #15232	; 0x3b80
2000199e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019a2:	681a      	ldr	r2, [r3, #0]
200019a4:	463b      	mov	r3, r7
200019a6:	4610      	mov	r0, r2
200019a8:	4619      	mov	r1, r3
200019aa:	f000 fb55 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==16)
200019ae:	68fb      	ldr	r3, [r7, #12]
200019b0:	2b10      	cmp	r3, #16
200019b2:	d115      	bne.n	200019e0 <main+0x758>
						{
							name[0]='s';
200019b4:	f04f 0373 	mov.w	r3, #115	; 0x73
200019b8:	703b      	strb	r3, [r7, #0]
							name[1]='0';
200019ba:	f04f 0330 	mov.w	r3, #48	; 0x30
200019be:	707b      	strb	r3, [r7, #1]
							name[2]='=';
200019c0:	f04f 033d 	mov.w	r3, #61	; 0x3d
200019c4:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
200019c6:	f04f 0300 	mov.w	r3, #0
200019ca:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
200019cc:	f643 3380 	movw	r3, #15232	; 0x3b80
200019d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019d4:	681a      	ldr	r2, [r3, #0]
200019d6:	463b      	mov	r3, r7
200019d8:	4610      	mov	r0, r2
200019da:	4619      	mov	r1, r3
200019dc:	f000 fb3c 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==17)
200019e0:	68fb      	ldr	r3, [r7, #12]
200019e2:	2b11      	cmp	r3, #17
200019e4:	d115      	bne.n	20001a12 <main+0x78a>
						{
							name[0]='s';
200019e6:	f04f 0373 	mov.w	r3, #115	; 0x73
200019ea:	703b      	strb	r3, [r7, #0]
							name[1]='1';
200019ec:	f04f 0331 	mov.w	r3, #49	; 0x31
200019f0:	707b      	strb	r3, [r7, #1]
							name[2]='=';
200019f2:	f04f 033d 	mov.w	r3, #61	; 0x3d
200019f6:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
200019f8:	f04f 0300 	mov.w	r3, #0
200019fc:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
200019fe:	f643 3380 	movw	r3, #15232	; 0x3b80
20001a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a06:	681a      	ldr	r2, [r3, #0]
20001a08:	463b      	mov	r3, r7
20001a0a:	4610      	mov	r0, r2
20001a0c:	4619      	mov	r1, r3
20001a0e:	f000 fb23 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==18)
20001a12:	68fb      	ldr	r3, [r7, #12]
20001a14:	2b12      	cmp	r3, #18
20001a16:	d115      	bne.n	20001a44 <main+0x7bc>
						{
							name[0]='s';
20001a18:	f04f 0373 	mov.w	r3, #115	; 0x73
20001a1c:	703b      	strb	r3, [r7, #0]
							name[1]='2';
20001a1e:	f04f 0332 	mov.w	r3, #50	; 0x32
20001a22:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001a24:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001a28:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001a2a:	f04f 0300 	mov.w	r3, #0
20001a2e:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001a30:	f643 3380 	movw	r3, #15232	; 0x3b80
20001a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a38:	681a      	ldr	r2, [r3, #0]
20001a3a:	463b      	mov	r3, r7
20001a3c:	4610      	mov	r0, r2
20001a3e:	4619      	mov	r1, r3
20001a40:	f000 fb0a 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==19)
20001a44:	68fb      	ldr	r3, [r7, #12]
20001a46:	2b13      	cmp	r3, #19
20001a48:	d115      	bne.n	20001a76 <main+0x7ee>
						{
							name[0]='s';
20001a4a:	f04f 0373 	mov.w	r3, #115	; 0x73
20001a4e:	703b      	strb	r3, [r7, #0]
							name[1]='3';
20001a50:	f04f 0333 	mov.w	r3, #51	; 0x33
20001a54:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001a56:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001a5a:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001a5c:	f04f 0300 	mov.w	r3, #0
20001a60:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001a62:	f643 3380 	movw	r3, #15232	; 0x3b80
20001a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a6a:	681a      	ldr	r2, [r3, #0]
20001a6c:	463b      	mov	r3, r7
20001a6e:	4610      	mov	r0, r2
20001a70:	4619      	mov	r1, r3
20001a72:	f000 faf1 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==20)
20001a76:	68fb      	ldr	r3, [r7, #12]
20001a78:	2b14      	cmp	r3, #20
20001a7a:	d115      	bne.n	20001aa8 <main+0x820>
						{
							name[0]='s';
20001a7c:	f04f 0373 	mov.w	r3, #115	; 0x73
20001a80:	703b      	strb	r3, [r7, #0]
							name[1]='4';
20001a82:	f04f 0334 	mov.w	r3, #52	; 0x34
20001a86:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001a88:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001a8c:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001a8e:	f04f 0300 	mov.w	r3, #0
20001a92:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001a94:	f643 3380 	movw	r3, #15232	; 0x3b80
20001a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a9c:	681a      	ldr	r2, [r3, #0]
20001a9e:	463b      	mov	r3, r7
20001aa0:	4610      	mov	r0, r2
20001aa2:	4619      	mov	r1, r3
20001aa4:	f000 fad8 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==21)
20001aa8:	68fb      	ldr	r3, [r7, #12]
20001aaa:	2b15      	cmp	r3, #21
20001aac:	d115      	bne.n	20001ada <main+0x852>
						{
							name[0]='s';
20001aae:	f04f 0373 	mov.w	r3, #115	; 0x73
20001ab2:	703b      	strb	r3, [r7, #0]
							name[1]='5';
20001ab4:	f04f 0335 	mov.w	r3, #53	; 0x35
20001ab8:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001aba:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001abe:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001ac0:	f04f 0300 	mov.w	r3, #0
20001ac4:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001ac6:	f643 3380 	movw	r3, #15232	; 0x3b80
20001aca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ace:	681a      	ldr	r2, [r3, #0]
20001ad0:	463b      	mov	r3, r7
20001ad2:	4610      	mov	r0, r2
20001ad4:	4619      	mov	r1, r3
20001ad6:	f000 fabf 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==22)
20001ada:	68fb      	ldr	r3, [r7, #12]
20001adc:	2b16      	cmp	r3, #22
20001ade:	d115      	bne.n	20001b0c <main+0x884>
						{
							name[0]='s';
20001ae0:	f04f 0373 	mov.w	r3, #115	; 0x73
20001ae4:	703b      	strb	r3, [r7, #0]
							name[1]='6';
20001ae6:	f04f 0336 	mov.w	r3, #54	; 0x36
20001aea:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001aec:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001af0:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001af2:	f04f 0300 	mov.w	r3, #0
20001af6:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001af8:	f643 3380 	movw	r3, #15232	; 0x3b80
20001afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b00:	681a      	ldr	r2, [r3, #0]
20001b02:	463b      	mov	r3, r7
20001b04:	4610      	mov	r0, r2
20001b06:	4619      	mov	r1, r3
20001b08:	f000 faa6 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==23)
20001b0c:	68fb      	ldr	r3, [r7, #12]
20001b0e:	2b17      	cmp	r3, #23
20001b10:	d115      	bne.n	20001b3e <main+0x8b6>
						{
							name[0]='s';
20001b12:	f04f 0373 	mov.w	r3, #115	; 0x73
20001b16:	703b      	strb	r3, [r7, #0]
							name[1]='7';
20001b18:	f04f 0337 	mov.w	r3, #55	; 0x37
20001b1c:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001b1e:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001b22:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001b24:	f04f 0300 	mov.w	r3, #0
20001b28:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001b2a:	f643 3380 	movw	r3, #15232	; 0x3b80
20001b2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b32:	681a      	ldr	r2, [r3, #0]
20001b34:	463b      	mov	r3, r7
20001b36:	4610      	mov	r0, r2
20001b38:	4619      	mov	r1, r3
20001b3a:	f000 fa8d 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==24)
20001b3e:	68fb      	ldr	r3, [r7, #12]
20001b40:	2b18      	cmp	r3, #24
20001b42:	d115      	bne.n	20001b70 <main+0x8e8>
						{
							name[0]='t';
20001b44:	f04f 0374 	mov.w	r3, #116	; 0x74
20001b48:	703b      	strb	r3, [r7, #0]
							name[1]='8';
20001b4a:	f04f 0338 	mov.w	r3, #56	; 0x38
20001b4e:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001b50:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001b54:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001b56:	f04f 0300 	mov.w	r3, #0
20001b5a:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001b5c:	f643 3380 	movw	r3, #15232	; 0x3b80
20001b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b64:	681a      	ldr	r2, [r3, #0]
20001b66:	463b      	mov	r3, r7
20001b68:	4610      	mov	r0, r2
20001b6a:	4619      	mov	r1, r3
20001b6c:	f000 fa74 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==25)
20001b70:	68fb      	ldr	r3, [r7, #12]
20001b72:	2b19      	cmp	r3, #25
20001b74:	d115      	bne.n	20001ba2 <main+0x91a>
						{
							name[0]='t';
20001b76:	f04f 0374 	mov.w	r3, #116	; 0x74
20001b7a:	703b      	strb	r3, [r7, #0]
							name[1]='9';
20001b7c:	f04f 0339 	mov.w	r3, #57	; 0x39
20001b80:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001b82:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001b86:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001b88:	f04f 0300 	mov.w	r3, #0
20001b8c:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001b8e:	f643 3380 	movw	r3, #15232	; 0x3b80
20001b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b96:	681a      	ldr	r2, [r3, #0]
20001b98:	463b      	mov	r3, r7
20001b9a:	4610      	mov	r0, r2
20001b9c:	4619      	mov	r1, r3
20001b9e:	f000 fa5b 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==26)
20001ba2:	68fb      	ldr	r3, [r7, #12]
20001ba4:	2b1a      	cmp	r3, #26
20001ba6:	d115      	bne.n	20001bd4 <main+0x94c>
						{
							name[0]='k';
20001ba8:	f04f 036b 	mov.w	r3, #107	; 0x6b
20001bac:	703b      	strb	r3, [r7, #0]
							name[1]='0';
20001bae:	f04f 0330 	mov.w	r3, #48	; 0x30
20001bb2:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001bb4:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001bb8:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001bba:	f04f 0300 	mov.w	r3, #0
20001bbe:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001bc0:	f643 3380 	movw	r3, #15232	; 0x3b80
20001bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bc8:	681a      	ldr	r2, [r3, #0]
20001bca:	463b      	mov	r3, r7
20001bcc:	4610      	mov	r0, r2
20001bce:	4619      	mov	r1, r3
20001bd0:	f000 fa42 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==27)
20001bd4:	68fb      	ldr	r3, [r7, #12]
20001bd6:	2b1b      	cmp	r3, #27
20001bd8:	d115      	bne.n	20001c06 <main+0x97e>
						{
							name[0]='k';
20001bda:	f04f 036b 	mov.w	r3, #107	; 0x6b
20001bde:	703b      	strb	r3, [r7, #0]
							name[1]='1';
20001be0:	f04f 0331 	mov.w	r3, #49	; 0x31
20001be4:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001be6:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001bea:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001bec:	f04f 0300 	mov.w	r3, #0
20001bf0:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001bf2:	f643 3380 	movw	r3, #15232	; 0x3b80
20001bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bfa:	681a      	ldr	r2, [r3, #0]
20001bfc:	463b      	mov	r3, r7
20001bfe:	4610      	mov	r0, r2
20001c00:	4619      	mov	r1, r3
20001c02:	f000 fa29 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==28)
20001c06:	68fb      	ldr	r3, [r7, #12]
20001c08:	2b1c      	cmp	r3, #28
20001c0a:	d115      	bne.n	20001c38 <main+0x9b0>
						{
							name[0]='g';
20001c0c:	f04f 0367 	mov.w	r3, #103	; 0x67
20001c10:	703b      	strb	r3, [r7, #0]
							name[1]='p';
20001c12:	f04f 0370 	mov.w	r3, #112	; 0x70
20001c16:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001c18:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001c1c:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001c1e:	f04f 0300 	mov.w	r3, #0
20001c22:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001c24:	f643 3380 	movw	r3, #15232	; 0x3b80
20001c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c2c:	681a      	ldr	r2, [r3, #0]
20001c2e:	463b      	mov	r3, r7
20001c30:	4610      	mov	r0, r2
20001c32:	4619      	mov	r1, r3
20001c34:	f000 fa10 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==29)
20001c38:	68fb      	ldr	r3, [r7, #12]
20001c3a:	2b1d      	cmp	r3, #29
20001c3c:	d115      	bne.n	20001c6a <main+0x9e2>
						{
							name[0]='s';
20001c3e:	f04f 0373 	mov.w	r3, #115	; 0x73
20001c42:	703b      	strb	r3, [r7, #0]
							name[1]='p';
20001c44:	f04f 0370 	mov.w	r3, #112	; 0x70
20001c48:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001c4a:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001c4e:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001c50:	f04f 0300 	mov.w	r3, #0
20001c54:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001c56:	f643 3380 	movw	r3, #15232	; 0x3b80
20001c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c5e:	681a      	ldr	r2, [r3, #0]
20001c60:	463b      	mov	r3, r7
20001c62:	4610      	mov	r0, r2
20001c64:	4619      	mov	r1, r3
20001c66:	f000 f9f7 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==30)
20001c6a:	68fb      	ldr	r3, [r7, #12]
20001c6c:	2b1e      	cmp	r3, #30
20001c6e:	d115      	bne.n	20001c9c <main+0xa14>
						{
							name[0]='f';
20001c70:	f04f 0366 	mov.w	r3, #102	; 0x66
20001c74:	703b      	strb	r3, [r7, #0]
							name[1]='p';
20001c76:	f04f 0370 	mov.w	r3, #112	; 0x70
20001c7a:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001c7c:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001c80:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001c82:	f04f 0300 	mov.w	r3, #0
20001c86:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001c88:	f643 3380 	movw	r3, #15232	; 0x3b80
20001c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c90:	681a      	ldr	r2, [r3, #0]
20001c92:	463b      	mov	r3, r7
20001c94:	4610      	mov	r0, r2
20001c96:	4619      	mov	r1, r3
20001c98:	f000 f9de 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			if(i==31)
20001c9c:	68fb      	ldr	r3, [r7, #12]
20001c9e:	2b1f      	cmp	r3, #31
20001ca0:	d115      	bne.n	20001cce <main+0xa46>
						{
							name[0]='r';
20001ca2:	f04f 0372 	mov.w	r3, #114	; 0x72
20001ca6:	703b      	strb	r3, [r7, #0]
							name[1]='a';
20001ca8:	f04f 0361 	mov.w	r3, #97	; 0x61
20001cac:	707b      	strb	r3, [r7, #1]
							name[2]='=';
20001cae:	f04f 033d 	mov.w	r3, #61	; 0x3d
20001cb2:	70bb      	strb	r3, [r7, #2]
							name[3]='\0';
20001cb4:	f04f 0300 	mov.w	r3, #0
20001cb8:	70fb      	strb	r3, [r7, #3]
							MSS_UART_polled_tx_string(gp_my_uart, name);
20001cba:	f643 3380 	movw	r3, #15232	; 0x3b80
20001cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc2:	681a      	ldr	r2, [r3, #0]
20001cc4:	463b      	mov	r3, r7
20001cc6:	4610      	mov	r0, r2
20001cc8:	4619      	mov	r1, r3
20001cca:	f000 f9c5 	bl	20002058 <MSS_UART_polled_tx_string>
						}
        			show_reg(i);
20001cce:	68fb      	ldr	r3, [r7, #12]
20001cd0:	b2db      	uxtb	r3, r3
20001cd2:	4618      	mov	r0, r3
20001cd4:	f7fe fcf4 	bl	200006c0 <show_reg>
        	    MSS_GPIO_set_output(cpu_clk,1);
        	    MSS_GPIO_set_output(cpu_clk,0);
        	}
        	if((commandBuf[0]=='r')&&(commandBuf[1]=='e')&&(commandBuf[2]=='g')&&(commandBuf[3]=='_')&&(commandBuf[4]=='a'))
        	{
        		for(i=0;i<32;i++)
20001cd8:	68fb      	ldr	r3, [r7, #12]
20001cda:	f103 0301 	add.w	r3, r3, #1
20001cde:	60fb      	str	r3, [r7, #12]
20001ce0:	68fb      	ldr	r3, [r7, #12]
20001ce2:	2b1f      	cmp	r3, #31
20001ce4:	f77f acd3 	ble.w	2000168e <main+0x406>
						}
        			show_reg(i);
        		}
        		//show_reg(((commandBuf[6]-0x30)&0xF0)|((commandBuf[7]-0x30)&0x0F));
        	}
        	if((commandBuf[0]=='r')&&(commandBuf[1]=='s')&&(commandBuf[2]=='t')&&(commandBuf[3]=='_')&&(commandBuf[4]=='n'))
20001ce8:	f643 4394 	movw	r3, #15508	; 0x3c94
20001cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cf0:	781b      	ldrb	r3, [r3, #0]
20001cf2:	2b72      	cmp	r3, #114	; 0x72
20001cf4:	d14b      	bne.n	20001d8e <main+0xb06>
20001cf6:	f643 4394 	movw	r3, #15508	; 0x3c94
20001cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cfe:	785b      	ldrb	r3, [r3, #1]
20001d00:	2b73      	cmp	r3, #115	; 0x73
20001d02:	d144      	bne.n	20001d8e <main+0xb06>
20001d04:	f643 4394 	movw	r3, #15508	; 0x3c94
20001d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d0c:	789b      	ldrb	r3, [r3, #2]
20001d0e:	2b74      	cmp	r3, #116	; 0x74
20001d10:	d13d      	bne.n	20001d8e <main+0xb06>
20001d12:	f643 4394 	movw	r3, #15508	; 0x3c94
20001d16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d1a:	78db      	ldrb	r3, [r3, #3]
20001d1c:	2b5f      	cmp	r3, #95	; 0x5f
20001d1e:	d136      	bne.n	20001d8e <main+0xb06>
20001d20:	f643 4394 	movw	r3, #15508	; 0x3c94
20001d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d28:	791b      	ldrb	r3, [r3, #4]
20001d2a:	2b6e      	cmp	r3, #110	; 0x6e
20001d2c:	d12f      	bne.n	20001d8e <main+0xb06>
        	{
        		MSS_GPIO_set_output(rst_n,0);
20001d2e:	f04f 000a 	mov.w	r0, #10
20001d32:	f04f 0100 	mov.w	r1, #0
20001d36:	f001 fced 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(cpu_clk,1);
20001d3a:	f04f 000e 	mov.w	r0, #14
20001d3e:	f04f 0101 	mov.w	r1, #1
20001d42:	f001 fce7 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(cpu_clk,0);
20001d46:	f04f 000e 	mov.w	r0, #14
20001d4a:	f04f 0100 	mov.w	r1, #0
20001d4e:	f001 fce1 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(cpu_clk,1);
20001d52:	f04f 000e 	mov.w	r0, #14
20001d56:	f04f 0101 	mov.w	r1, #1
20001d5a:	f001 fcdb 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(cpu_clk,0);
20001d5e:	f04f 000e 	mov.w	r0, #14
20001d62:	f04f 0100 	mov.w	r1, #0
20001d66:	f001 fcd5 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(cpu_clk,1);
20001d6a:	f04f 000e 	mov.w	r0, #14
20001d6e:	f04f 0101 	mov.w	r1, #1
20001d72:	f001 fccf 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(cpu_clk,0);
20001d76:	f04f 000e 	mov.w	r0, #14
20001d7a:	f04f 0100 	mov.w	r1, #0
20001d7e:	f001 fcc9 	bl	20003714 <MSS_GPIO_set_output>
        		MSS_GPIO_set_output(rst_n,1);
20001d82:	f04f 000a 	mov.w	r0, #10
20001d86:	f04f 0101 	mov.w	r1, #1
20001d8a:	f001 fcc3 	bl	20003714 <MSS_GPIO_set_output>
        	}
        	commandReady=0;
20001d8e:	f643 4392 	movw	r3, #15506	; 0x3c92
20001d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d96:	f04f 0200 	mov.w	r2, #0
20001d9a:	701a      	strb	r2, [r3, #0]
        	commandNumber=0;
20001d9c:	f643 4391 	movw	r3, #15505	; 0x3c91
20001da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001da4:	f04f 0200 	mov.w	r2, #0
20001da8:	701a      	strb	r2, [r3, #0]


        	for (i=0;i<20;i++)
20001daa:	f04f 0300 	mov.w	r3, #0
20001dae:	60fb      	str	r3, [r7, #12]
20001db0:	e00b      	b.n	20001dca <main+0xb42>
        		commandBuf[i]='\0';
20001db2:	68fa      	ldr	r2, [r7, #12]
20001db4:	f643 4394 	movw	r3, #15508	; 0x3c94
20001db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dbc:	f04f 0100 	mov.w	r1, #0
20001dc0:	5499      	strb	r1, [r3, r2]
        	}
        	commandReady=0;
        	commandNumber=0;


        	for (i=0;i<20;i++)
20001dc2:	68fb      	ldr	r3, [r7, #12]
20001dc4:	f103 0301 	add.w	r3, r3, #1
20001dc8:	60fb      	str	r3, [r7, #12]
20001dca:	68fb      	ldr	r3, [r7, #12]
20001dcc:	2b13      	cmp	r3, #19
20001dce:	ddf0      	ble.n	20001db2 <main+0xb2a>
        		commandBuf[i]='\0';
        }
    }
20001dd0:	f7ff bbe2 	b.w	20001598 <main+0x310>

20001dd4 <uart0_rx_handler>:
}


void uart0_rx_handler(mss_uart_instance_t * this_uart)
{
20001dd4:	b580      	push	{r7, lr}
20001dd6:	b082      	sub	sp, #8
20001dd8:	af00      	add	r7, sp, #0
20001dda:	6078      	str	r0, [r7, #4]
	//MIPS set clkEnable
	//MSS_GPIO_set_output(clkEnable,0);

	MSS_UART_get_rx(this_uart, &commandBuf[commandNumber], 1);
20001ddc:	f643 4391 	movw	r3, #15505	; 0x3c91
20001de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001de4:	781b      	ldrb	r3, [r3, #0]
20001de6:	461a      	mov	r2, r3
20001de8:	f643 4394 	movw	r3, #15508	; 0x3c94
20001dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df0:	4413      	add	r3, r2
20001df2:	6878      	ldr	r0, [r7, #4]
20001df4:	4619      	mov	r1, r3
20001df6:	f04f 0201 	mov.w	r2, #1
20001dfa:	f000 f993 	bl	20002124 <MSS_UART_get_rx>
	if(commandReady==0)
20001dfe:	f643 4392 	movw	r3, #15506	; 0x3c92
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	781b      	ldrb	r3, [r3, #0]
20001e08:	2b00      	cmp	r3, #0
20001e0a:	d145      	bne.n	20001e98 <uart0_rx_handler+0xc4>
	{		if(commandBuf[commandNumber]!=0x0D)
20001e0c:	f643 4391 	movw	r3, #15505	; 0x3c91
20001e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e14:	781b      	ldrb	r3, [r3, #0]
20001e16:	461a      	mov	r2, r3
20001e18:	f643 4394 	movw	r3, #15508	; 0x3c94
20001e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e20:	5c9b      	ldrb	r3, [r3, r2]
20001e22:	2b0d      	cmp	r3, #13
20001e24:	d02f      	beq.n	20001e86 <uart0_rx_handler+0xb2>
		{
			MSS_UART_polled_tx_string(gp_my_uart, &commandBuf[commandNumber]);
20001e26:	f643 3380 	movw	r3, #15232	; 0x3b80
20001e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e2e:	681a      	ldr	r2, [r3, #0]
20001e30:	f643 4391 	movw	r3, #15505	; 0x3c91
20001e34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e38:	781b      	ldrb	r3, [r3, #0]
20001e3a:	4619      	mov	r1, r3
20001e3c:	f643 4394 	movw	r3, #15508	; 0x3c94
20001e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e44:	440b      	add	r3, r1
20001e46:	4610      	mov	r0, r2
20001e48:	4619      	mov	r1, r3
20001e4a:	f000 f905 	bl	20002058 <MSS_UART_polled_tx_string>
			commandNumber++;
20001e4e:	f643 4391 	movw	r3, #15505	; 0x3c91
20001e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e56:	781b      	ldrb	r3, [r3, #0]
20001e58:	f103 0301 	add.w	r3, r3, #1
20001e5c:	b2da      	uxtb	r2, r3
20001e5e:	f643 4391 	movw	r3, #15505	; 0x3c91
20001e62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e66:	701a      	strb	r2, [r3, #0]
			if(commandNumber==19)
20001e68:	f643 4391 	movw	r3, #15505	; 0x3c91
20001e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e70:	781b      	ldrb	r3, [r3, #0]
20001e72:	2b13      	cmp	r3, #19
20001e74:	d10f      	bne.n	20001e96 <uart0_rx_handler+0xc2>
				commandNumber=0;
20001e76:	f643 4391 	movw	r3, #15505	; 0x3c91
20001e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e7e:	f04f 0200 	mov.w	r2, #0
20001e82:	701a      	strb	r2, [r3, #0]
20001e84:	e008      	b.n	20001e98 <uart0_rx_handler+0xc4>
		}
		else
		{
			commandReady=1;
20001e86:	f643 4392 	movw	r3, #15506	; 0x3c92
20001e8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e8e:	f04f 0201 	mov.w	r2, #1
20001e92:	701a      	strb	r2, [r3, #0]
20001e94:	e000      	b.n	20001e98 <uart0_rx_handler+0xc4>
	{		if(commandBuf[commandNumber]!=0x0D)
		{
			MSS_UART_polled_tx_string(gp_my_uart, &commandBuf[commandNumber]);
			commandNumber++;
			if(commandNumber==19)
				commandNumber=0;
20001e96:	bf00      	nop
		else
		{
			commandReady=1;
		}
	}
}
20001e98:	f107 0708 	add.w	r7, r7, #8
20001e9c:	46bd      	mov	sp, r7
20001e9e:	bd80      	pop	{r7, pc}

20001ea0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001ea0:	b480      	push	{r7}
20001ea2:	b083      	sub	sp, #12
20001ea4:	af00      	add	r7, sp, #0
20001ea6:	4603      	mov	r3, r0
20001ea8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001eaa:	f24e 1300 	movw	r3, #57600	; 0xe100
20001eae:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001eb2:	f997 2007 	ldrsb.w	r2, [r7, #7]
20001eb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001eba:	79f9      	ldrb	r1, [r7, #7]
20001ebc:	f001 011f 	and.w	r1, r1, #31
20001ec0:	f04f 0001 	mov.w	r0, #1
20001ec4:	fa00 f101 	lsl.w	r1, r0, r1
20001ec8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001ecc:	f107 070c 	add.w	r7, r7, #12
20001ed0:	46bd      	mov	sp, r7
20001ed2:	bc80      	pop	{r7}
20001ed4:	4770      	bx	lr
20001ed6:	bf00      	nop

20001ed8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001ed8:	b480      	push	{r7}
20001eda:	b083      	sub	sp, #12
20001edc:	af00      	add	r7, sp, #0
20001ede:	4603      	mov	r3, r0
20001ee0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001ee2:	f24e 1300 	movw	r3, #57600	; 0xe100
20001ee6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001eea:	f997 2007 	ldrsb.w	r2, [r7, #7]
20001eee:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001ef2:	79f9      	ldrb	r1, [r7, #7]
20001ef4:	f001 011f 	and.w	r1, r1, #31
20001ef8:	f04f 0001 	mov.w	r0, #1
20001efc:	fa00 f101 	lsl.w	r1, r0, r1
20001f00:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001f08:	f107 070c 	add.w	r7, r7, #12
20001f0c:	46bd      	mov	sp, r7
20001f0e:	bc80      	pop	{r7}
20001f10:	4770      	bx	lr
20001f12:	bf00      	nop

20001f14 <set_bit_reg8>:
static __INLINE void set_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x1;
}
static __INLINE void set_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
20001f14:	b480      	push	{r7}
20001f16:	b083      	sub	sp, #12
20001f18:	af00      	add	r7, sp, #0
20001f1a:	6078      	str	r0, [r7, #4]
20001f1c:	460b      	mov	r3, r1
20001f1e:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x1;
20001f20:	687b      	ldr	r3, [r7, #4]
20001f22:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20001f26:	687b      	ldr	r3, [r7, #4]
20001f28:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001f2c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20001f30:	ea4f 1343 	mov.w	r3, r3, lsl #5
20001f34:	441a      	add	r2, r3
20001f36:	78fb      	ldrb	r3, [r7, #3]
20001f38:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001f3c:	4413      	add	r3, r2
20001f3e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20001f42:	f04f 0201 	mov.w	r2, #1
20001f46:	601a      	str	r2, [r3, #0]
}
20001f48:	f107 070c 	add.w	r7, r7, #12
20001f4c:	46bd      	mov	sp, r7
20001f4e:	bc80      	pop	{r7}
20001f50:	4770      	bx	lr
20001f52:	bf00      	nop

20001f54 <clear_bit_reg8>:
static __INLINE void clear_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    HW_REG_BIT(reg,bit) = 0x0;
}
static __INLINE void clear_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
20001f54:	b480      	push	{r7}
20001f56:	b083      	sub	sp, #12
20001f58:	af00      	add	r7, sp, #0
20001f5a:	6078      	str	r0, [r7, #4]
20001f5c:	460b      	mov	r3, r1
20001f5e:	70fb      	strb	r3, [r7, #3]
    HW_REG_BIT(reg,bit) = 0x0;
20001f60:	687b      	ldr	r3, [r7, #4]
20001f62:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20001f66:	687b      	ldr	r3, [r7, #4]
20001f68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001f6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20001f70:	ea4f 1343 	mov.w	r3, r3, lsl #5
20001f74:	441a      	add	r2, r3
20001f76:	78fb      	ldrb	r3, [r7, #3]
20001f78:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001f7c:	4413      	add	r3, r2
20001f7e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20001f82:	f04f 0200 	mov.w	r2, #0
20001f86:	601a      	str	r2, [r3, #0]
}
20001f88:	f107 070c 	add.w	r7, r7, #12
20001f8c:	46bd      	mov	sp, r7
20001f8e:	bc80      	pop	{r7}
20001f90:	4770      	bx	lr
20001f92:	bf00      	nop

20001f94 <read_bit_reg8>:
static __INLINE uint8_t read_bit_reg16(volatile uint16_t * reg, uint8_t bit)
{
    return (HW_REG_BIT(reg,bit));
}
static __INLINE uint8_t read_bit_reg8(volatile uint8_t * reg, uint8_t bit)
{
20001f94:	b480      	push	{r7}
20001f96:	b083      	sub	sp, #12
20001f98:	af00      	add	r7, sp, #0
20001f9a:	6078      	str	r0, [r7, #4]
20001f9c:	460b      	mov	r3, r1
20001f9e:	70fb      	strb	r3, [r7, #3]
    return (HW_REG_BIT(reg,bit));
20001fa0:	687b      	ldr	r3, [r7, #4]
20001fa2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
20001fa6:	687b      	ldr	r3, [r7, #4]
20001fa8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001fac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20001fb0:	ea4f 1343 	mov.w	r3, r3, lsl #5
20001fb4:	441a      	add	r2, r3
20001fb6:	78fb      	ldrb	r3, [r7, #3]
20001fb8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001fbc:	4413      	add	r3, r2
20001fbe:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
20001fc2:	681b      	ldr	r3, [r3, #0]
20001fc4:	b2db      	uxtb	r3, r3
}
20001fc6:	4618      	mov	r0, r3
20001fc8:	f107 070c 	add.w	r7, r7, #12
20001fcc:	46bd      	mov	sp, r7
20001fce:	bc80      	pop	{r7}
20001fd0:	4770      	bx	lr
20001fd2:	bf00      	nop

20001fd4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart, 
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001fd4:	b580      	push	{r7, lr}
20001fd6:	b084      	sub	sp, #16
20001fd8:	af00      	add	r7, sp, #0
20001fda:	60f8      	str	r0, [r7, #12]
20001fdc:	60b9      	str	r1, [r7, #8]
20001fde:	4613      	mov	r3, r2
20001fe0:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20001fe2:	68fa      	ldr	r2, [r7, #12]
20001fe4:	f643 43ec 	movw	r3, #15596	; 0x3cec
20001fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fec:	429a      	cmp	r2, r3
20001fee:	d007      	beq.n	20002000 <MSS_UART_init+0x2c>
20001ff0:	68fa      	ldr	r2, [r7, #12]
20001ff2:	f643 43ac 	movw	r3, #15532	; 0x3cac
20001ff6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ffa:	429a      	cmp	r2, r3
20001ffc:	d000      	beq.n	20002000 <MSS_UART_init+0x2c>
20001ffe:	be00      	bkpt	0x0000

    /* Perform generic initialization */
    global_init(this_uart, baud_rate, line_config);
20002000:	79fb      	ldrb	r3, [r7, #7]
20002002:	68f8      	ldr	r0, [r7, #12]
20002004:	68b9      	ldr	r1, [r7, #8]
20002006:	461a      	mov	r2, r3
20002008:	f000 fa4a 	bl	200024a0 <global_init>

    /* Disable LIN mode */
    clear_bit_reg8(&this_uart->hw_reg->MM0, ELIN);
2000200c:	68fb      	ldr	r3, [r7, #12]
2000200e:	681b      	ldr	r3, [r3, #0]
20002010:	f103 0330 	add.w	r3, r3, #48	; 0x30
20002014:	4618      	mov	r0, r3
20002016:	f04f 0103 	mov.w	r1, #3
2000201a:	f7ff ff9b 	bl	20001f54 <clear_bit_reg8>

    /* Disable IrDA mode */
    clear_bit_reg8(&this_uart->hw_reg->MM1, EIRD);
2000201e:	68fb      	ldr	r3, [r7, #12]
20002020:	681b      	ldr	r3, [r3, #0]
20002022:	f103 0334 	add.w	r3, r3, #52	; 0x34
20002026:	4618      	mov	r0, r3
20002028:	f04f 0102 	mov.w	r1, #2
2000202c:	f7ff ff92 	bl	20001f54 <clear_bit_reg8>

    /* Disable SmartCard Mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2, EERR);
20002030:	68fb      	ldr	r3, [r7, #12]
20002032:	681b      	ldr	r3, [r3, #0]
20002034:	f103 0338 	add.w	r3, r3, #56	; 0x38
20002038:	4618      	mov	r0, r3
2000203a:	f04f 0100 	mov.w	r1, #0
2000203e:	f7ff ff89 	bl	20001f54 <clear_bit_reg8>

    /* set default tx handler for automated TX using interrupt in USART mode */
    this_uart->tx_handler = default_tx_handler;
20002042:	68fa      	ldr	r2, [r7, #12]
20002044:	f642 1339 	movw	r3, #10553	; 0x2939
20002048:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000204c:	6253      	str	r3, [r2, #36]	; 0x24
}
2000204e:	f107 0710 	add.w	r7, r7, #16
20002052:	46bd      	mov	sp, r7
20002054:	bd80      	pop	{r7, pc}
20002056:	bf00      	nop

20002058 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20002058:	b480      	push	{r7}
2000205a:	b087      	sub	sp, #28
2000205c:	af00      	add	r7, sp, #0
2000205e:	6078      	str	r0, [r7, #4]
20002060:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0u;
20002062:	f04f 0300 	mov.w	r3, #0
20002066:	60fb      	str	r3, [r7, #12]
    uint32_t fill_size;
    uint8_t data_byte;
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002068:	687a      	ldr	r2, [r7, #4]
2000206a:	f643 43ec 	movw	r3, #15596	; 0x3cec
2000206e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002072:	429a      	cmp	r2, r3
20002074:	d007      	beq.n	20002086 <MSS_UART_polled_tx_string+0x2e>
20002076:	687a      	ldr	r2, [r7, #4]
20002078:	f643 43ac 	movw	r3, #15532	; 0x3cac
2000207c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002080:	429a      	cmp	r2, r3
20002082:	d000      	beq.n	20002086 <MSS_UART_polled_tx_string+0x2e>
20002084:	be00      	bkpt	0x0000
    ASSERT(p_sz_string != ((uint8_t *)0));
20002086:	683b      	ldr	r3, [r7, #0]
20002088:	2b00      	cmp	r3, #0
2000208a:	d100      	bne.n	2000208e <MSS_UART_polled_tx_string+0x36>
2000208c:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000208e:	687a      	ldr	r2, [r7, #4]
20002090:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002094:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002098:	429a      	cmp	r2, r3
2000209a:	d006      	beq.n	200020aa <MSS_UART_polled_tx_string+0x52>
2000209c:	687a      	ldr	r2, [r7, #4]
2000209e:	f643 43ac 	movw	r3, #15532	; 0x3cac
200020a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020a6:	429a      	cmp	r2, r3
200020a8:	d137      	bne.n	2000211a <MSS_UART_polled_tx_string+0xc2>
200020aa:	683b      	ldr	r3, [r7, #0]
200020ac:	2b00      	cmp	r3, #0
200020ae:	d034      	beq.n	2000211a <MSS_UART_polled_tx_string+0xc2>
       (p_sz_string != ((uint8_t *)0)))
    {
        /* Get the first data byte from the input buffer */
        data_byte = p_sz_string[char_idx];
200020b0:	683a      	ldr	r2, [r7, #0]
200020b2:	68fb      	ldr	r3, [r7, #12]
200020b4:	4413      	add	r3, r2
200020b6:	781b      	ldrb	r3, [r3, #0]
200020b8:	75bb      	strb	r3, [r7, #22]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while(0u != data_byte)
200020ba:	e02b      	b.n	20002114 <MSS_UART_polled_tx_string+0xbc>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
200020bc:	687b      	ldr	r3, [r7, #4]
200020be:	681b      	ldr	r3, [r3, #0]
200020c0:	7d1b      	ldrb	r3, [r3, #20]
200020c2:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
200020c4:	687b      	ldr	r3, [r7, #4]
200020c6:	7b5a      	ldrb	r2, [r3, #13]
200020c8:	7dfb      	ldrb	r3, [r7, #23]
200020ca:	ea42 0303 	orr.w	r3, r2, r3
200020ce:	b2da      	uxtb	r2, r3
200020d0:	687b      	ldr	r3, [r7, #4]
200020d2:	735a      	strb	r2, [r3, #13]
            } while (0u == (status & MSS_UART_THRE));
200020d4:	7dfb      	ldrb	r3, [r7, #23]
200020d6:	f003 0320 	and.w	r3, r3, #32
200020da:	2b00      	cmp	r3, #0
200020dc:	d0ee      	beq.n	200020bc <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0u;
200020de:	f04f 0300 	mov.w	r3, #0
200020e2:	613b      	str	r3, [r7, #16]
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
200020e4:	e010      	b.n	20002108 <MSS_UART_polled_tx_string+0xb0>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
200020e6:	687b      	ldr	r3, [r7, #4]
200020e8:	681b      	ldr	r3, [r3, #0]
200020ea:	7dba      	ldrb	r2, [r7, #22]
200020ec:	701a      	strb	r2, [r3, #0]
                ++fill_size;
200020ee:	693b      	ldr	r3, [r7, #16]
200020f0:	f103 0301 	add.w	r3, r3, #1
200020f4:	613b      	str	r3, [r7, #16]
                char_idx++;
200020f6:	68fb      	ldr	r3, [r7, #12]
200020f8:	f103 0301 	add.w	r3, r3, #1
200020fc:	60fb      	str	r3, [r7, #12]
                /* Get the next data byte from the input buffer */
                data_byte = p_sz_string[char_idx];
200020fe:	683a      	ldr	r2, [r7, #0]
20002100:	68fb      	ldr	r3, [r7, #12]
20002102:	4413      	add	r3, r2
20002104:	781b      	ldrb	r3, [r3, #0]
20002106:	75bb      	strb	r3, [r7, #22]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0u;
            while((0u != data_byte) && (fill_size < TX_FIFO_SIZE))
20002108:	7dbb      	ldrb	r3, [r7, #22]
2000210a:	2b00      	cmp	r3, #0
2000210c:	d002      	beq.n	20002114 <MSS_UART_polled_tx_string+0xbc>
2000210e:	693b      	ldr	r3, [r7, #16]
20002110:	2b0f      	cmp	r3, #15
20002112:	d9e8      	bls.n	200020e6 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while(0u != data_byte)
20002114:	7dbb      	ldrb	r3, [r7, #22]
20002116:	2b00      	cmp	r3, #0
20002118:	d1d0      	bne.n	200020bc <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = p_sz_string[char_idx];
            }
        }
    }
}
2000211a:	f107 071c 	add.w	r7, r7, #28
2000211e:	46bd      	mov	sp, r7
20002120:	bc80      	pop	{r7}
20002122:	4770      	bx	lr

20002124 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20002124:	b480      	push	{r7}
20002126:	b087      	sub	sp, #28
20002128:	af00      	add	r7, sp, #0
2000212a:	60f8      	str	r0, [r7, #12]
2000212c:	60b9      	str	r1, [r7, #8]
2000212e:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0u;
20002130:	f04f 0300 	mov.w	r3, #0
20002134:	613b      	str	r3, [r7, #16]
    uint8_t status = 0u;
20002136:	f04f 0300 	mov.w	r3, #0
2000213a:	75fb      	strb	r3, [r7, #23]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000213c:	68fa      	ldr	r2, [r7, #12]
2000213e:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002146:	429a      	cmp	r2, r3
20002148:	d007      	beq.n	2000215a <MSS_UART_get_rx+0x36>
2000214a:	68fa      	ldr	r2, [r7, #12]
2000214c:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002154:	429a      	cmp	r2, r3
20002156:	d000      	beq.n	2000215a <MSS_UART_get_rx+0x36>
20002158:	be00      	bkpt	0x0000
    ASSERT(rx_buff != ((uint8_t *)0));
2000215a:	68bb      	ldr	r3, [r7, #8]
2000215c:	2b00      	cmp	r3, #0
2000215e:	d100      	bne.n	20002162 <MSS_UART_get_rx+0x3e>
20002160:	be00      	bkpt	0x0000
    ASSERT(buff_size > 0u);
20002162:	687b      	ldr	r3, [r7, #4]
20002164:	2b00      	cmp	r3, #0
20002166:	d100      	bne.n	2000216a <MSS_UART_get_rx+0x46>
20002168:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000216a:	68fa      	ldr	r2, [r7, #12]
2000216c:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002170:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002174:	429a      	cmp	r2, r3
20002176:	d006      	beq.n	20002186 <MSS_UART_get_rx+0x62>
20002178:	68fa      	ldr	r2, [r7, #12]
2000217a:	f643 43ac 	movw	r3, #15532	; 0x3cac
2000217e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002182:	429a      	cmp	r2, r3
20002184:	d134      	bne.n	200021f0 <MSS_UART_get_rx+0xcc>
20002186:	68bb      	ldr	r3, [r7, #8]
20002188:	2b00      	cmp	r3, #0
2000218a:	d031      	beq.n	200021f0 <MSS_UART_get_rx+0xcc>
2000218c:	687b      	ldr	r3, [r7, #4]
2000218e:	2b00      	cmp	r3, #0
20002190:	d02e      	beq.n	200021f0 <MSS_UART_get_rx+0xcc>
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
20002192:	68fb      	ldr	r3, [r7, #12]
20002194:	681b      	ldr	r3, [r3, #0]
20002196:	7d1b      	ldrb	r3, [r3, #20]
20002198:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
2000219a:	68fb      	ldr	r3, [r7, #12]
2000219c:	7b5a      	ldrb	r2, [r3, #13]
2000219e:	7dfb      	ldrb	r3, [r7, #23]
200021a0:	ea42 0303 	orr.w	r3, r2, r3
200021a4:	b2da      	uxtb	r2, r3
200021a6:	68fb      	ldr	r3, [r7, #12]
200021a8:	735a      	strb	r2, [r3, #13]

        while(((status & MSS_UART_DATA_READY) != 0u) &&
200021aa:	e017      	b.n	200021dc <MSS_UART_get_rx+0xb8>
              (rx_size < buff_size))
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
200021ac:	68ba      	ldr	r2, [r7, #8]
200021ae:	693b      	ldr	r3, [r7, #16]
200021b0:	4413      	add	r3, r2
200021b2:	68fa      	ldr	r2, [r7, #12]
200021b4:	6812      	ldr	r2, [r2, #0]
200021b6:	7812      	ldrb	r2, [r2, #0]
200021b8:	b2d2      	uxtb	r2, r2
200021ba:	701a      	strb	r2, [r3, #0]
            ++rx_size;
200021bc:	693b      	ldr	r3, [r7, #16]
200021be:	f103 0301 	add.w	r3, r3, #1
200021c2:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
200021c4:	68fb      	ldr	r3, [r7, #12]
200021c6:	681b      	ldr	r3, [r3, #0]
200021c8:	7d1b      	ldrb	r3, [r3, #20]
200021ca:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
200021cc:	68fb      	ldr	r3, [r7, #12]
200021ce:	7b5a      	ldrb	r2, [r3, #13]
200021d0:	7dfb      	ldrb	r3, [r7, #23]
200021d2:	ea42 0303 	orr.w	r3, r2, r3
200021d6:	b2da      	uxtb	r2, r3
200021d8:	68fb      	ldr	r3, [r7, #12]
200021da:	735a      	strb	r2, [r3, #13]
       (rx_buff != ((uint8_t *)0)) && (buff_size > 0u))
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while(((status & MSS_UART_DATA_READY) != 0u) &&
200021dc:	7dfb      	ldrb	r3, [r7, #23]
200021de:	f003 0301 	and.w	r3, r3, #1
200021e2:	b2db      	uxtb	r3, r3
200021e4:	2b00      	cmp	r3, #0
200021e6:	d003      	beq.n	200021f0 <MSS_UART_get_rx+0xcc>
200021e8:	693a      	ldr	r2, [r7, #16]
200021ea:	687b      	ldr	r3, [r7, #4]
200021ec:	429a      	cmp	r2, r3
200021ee:	d3dd      	bcc.n	200021ac <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
200021f0:	693b      	ldr	r3, [r7, #16]
}
200021f2:	4618      	mov	r0, r3
200021f4:	f107 071c 	add.w	r7, r7, #28
200021f8:	46bd      	mov	sp, r7
200021fa:	bc80      	pop	{r7}
200021fc:	4770      	bx	lr
200021fe:	bf00      	nop

20002200 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20002200:	b580      	push	{r7, lr}
20002202:	b084      	sub	sp, #16
20002204:	af00      	add	r7, sp, #0
20002206:	60f8      	str	r0, [r7, #12]
20002208:	60b9      	str	r1, [r7, #8]
2000220a:	4613      	mov	r3, r2
2000220c:	71fb      	strb	r3, [r7, #7]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
2000220e:	68fa      	ldr	r2, [r7, #12]
20002210:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002214:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002218:	429a      	cmp	r2, r3
2000221a:	d007      	beq.n	2000222c <MSS_UART_set_rx_handler+0x2c>
2000221c:	68fa      	ldr	r2, [r7, #12]
2000221e:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002222:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002226:	429a      	cmp	r2, r3
20002228:	d000      	beq.n	2000222c <MSS_UART_set_rx_handler+0x2c>
2000222a:	be00      	bkpt	0x0000
    ASSERT(handler != INVALID_IRQ_HANDLER );
2000222c:	68bb      	ldr	r3, [r7, #8]
2000222e:	2b00      	cmp	r3, #0
20002230:	d100      	bne.n	20002234 <MSS_UART_set_rx_handler+0x34>
20002232:	be00      	bkpt	0x0000
    ASSERT(trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL);
20002234:	79fb      	ldrb	r3, [r7, #7]
20002236:	2bc0      	cmp	r3, #192	; 0xc0
20002238:	d900      	bls.n	2000223c <MSS_UART_set_rx_handler+0x3c>
2000223a:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000223c:	68fa      	ldr	r2, [r7, #12]
2000223e:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002246:	429a      	cmp	r2, r3
20002248:	d006      	beq.n	20002258 <MSS_UART_set_rx_handler+0x58>
2000224a:	68fa      	ldr	r2, [r7, #12]
2000224c:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002250:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002254:	429a      	cmp	r2, r3
20002256:	d12e      	bne.n	200022b6 <MSS_UART_set_rx_handler+0xb6>
20002258:	68bb      	ldr	r3, [r7, #8]
2000225a:	2b00      	cmp	r3, #0
2000225c:	d02b      	beq.n	200022b6 <MSS_UART_set_rx_handler+0xb6>
2000225e:	79fb      	ldrb	r3, [r7, #7]
20002260:	2bc0      	cmp	r3, #192	; 0xc0
20002262:	d828      	bhi.n	200022b6 <MSS_UART_set_rx_handler+0xb6>
       (handler != INVALID_IRQ_HANDLER) &&
       (trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL))
    {
        this_uart->rx_handler = handler;
20002264:	68fb      	ldr	r3, [r7, #12]
20002266:	68ba      	ldr	r2, [r7, #8]
20002268:	621a      	str	r2, [r3, #32]

        /* Set the receive interrupt trigger level. */
        this_uart->hw_reg->FCR = (this_uart->hw_reg->FCR &
2000226a:	68fb      	ldr	r3, [r7, #12]
2000226c:	681a      	ldr	r2, [r3, #0]
2000226e:	68fb      	ldr	r3, [r7, #12]
20002270:	681b      	ldr	r3, [r3, #0]
20002272:	7a1b      	ldrb	r3, [r3, #8]
20002274:	b2db      	uxtb	r3, r3
20002276:	b2db      	uxtb	r3, r3
20002278:	f003 033f 	and.w	r3, r3, #63	; 0x3f
2000227c:	79f8      	ldrb	r0, [r7, #7]
2000227e:	4619      	mov	r1, r3
20002280:	4603      	mov	r3, r0
20002282:	ea41 0303 	orr.w	r3, r1, r3
20002286:	b2db      	uxtb	r3, r3
20002288:	b2db      	uxtb	r3, r3
2000228a:	7213      	strb	r3, [r2, #8]
                                 (uint8_t)(~((uint8_t)FCR_TRIG_LEVEL_MASK))) |
                                 (uint8_t)trigger_level;
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ(this_uart->irqn);
2000228c:	68fb      	ldr	r3, [r7, #12]
2000228e:	791b      	ldrb	r3, [r3, #4]
20002290:	b25b      	sxtb	r3, r3
20002292:	4618      	mov	r0, r3
20002294:	f7ff fe20 	bl	20001ed8 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        set_bit_reg8(&this_uart->hw_reg->IER,ERBFI);
20002298:	68fb      	ldr	r3, [r7, #12]
2000229a:	681b      	ldr	r3, [r3, #0]
2000229c:	f103 0304 	add.w	r3, r3, #4
200022a0:	4618      	mov	r0, r3
200022a2:	f04f 0100 	mov.w	r1, #0
200022a6:	f7ff fe35 	bl	20001f14 <set_bit_reg8>

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ(this_uart->irqn);
200022aa:	68fb      	ldr	r3, [r7, #12]
200022ac:	791b      	ldrb	r3, [r3, #4]
200022ae:	b25b      	sxtb	r3, r3
200022b0:	4618      	mov	r0, r3
200022b2:	f7ff fdf5 	bl	20001ea0 <NVIC_EnableIRQ>
    }
}
200022b6:	f107 0710 	add.w	r7, r7, #16
200022ba:	46bd      	mov	sp, r7
200022bc:	bd80      	pop	{r7, pc}
200022be:	bf00      	nop

200022c0 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler(void)
#else
void UART0_IRQHandler(void)
#endif
{
200022c0:	4668      	mov	r0, sp
200022c2:	f020 0107 	bic.w	r1, r0, #7
200022c6:	468d      	mov	sp, r1
200022c8:	b589      	push	{r0, r3, r7, lr}
200022ca:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart0);
200022cc:	f643 40ec 	movw	r0, #15596	; 0x3cec
200022d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022d4:	f000 fa1a 	bl	2000270c <MSS_UART_isr>
}
200022d8:	46bd      	mov	sp, r7
200022da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200022de:	4685      	mov	sp, r0
200022e0:	4770      	bx	lr
200022e2:	bf00      	nop

200022e4 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler(void)
#else
void UART1_IRQHandler(void)
#endif
{
200022e4:	4668      	mov	r0, sp
200022e6:	f020 0107 	bic.w	r1, r0, #7
200022ea:	468d      	mov	sp, r1
200022ec:	b589      	push	{r0, r3, r7, lr}
200022ee:	af00      	add	r7, sp, #0
    MSS_UART_isr(&g_mss_uart1);
200022f0:	f643 40ac 	movw	r0, #15532	; 0x3cac
200022f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022f8:	f000 fa08 	bl	2000270c <MSS_UART_isr>
}
200022fc:	46bd      	mov	sp, r7
200022fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002302:	4685      	mov	sp, r0
20002304:	4770      	bx	lr
20002306:	bf00      	nop

20002308 <config_baud_divisors>:
config_baud_divisors
(
    mss_uart_instance_t * this_uart,
    uint32_t baudrate    
)
{
20002308:	b580      	push	{r7, lr}
2000230a:	b088      	sub	sp, #32
2000230c:	af00      	add	r7, sp, #0
2000230e:	6078      	str	r0, [r7, #4]
20002310:	6039      	str	r1, [r7, #0]
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002312:	687a      	ldr	r2, [r7, #4]
20002314:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000231c:	429a      	cmp	r2, r3
2000231e:	d007      	beq.n	20002330 <config_baud_divisors+0x28>
20002320:	687a      	ldr	r2, [r7, #4]
20002322:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002326:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000232a:	429a      	cmp	r2, r3
2000232c:	d000      	beq.n	20002330 <config_baud_divisors+0x28>
2000232e:	be00      	bkpt	0x0000
    
    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
20002330:	687a      	ldr	r2, [r7, #4]
20002332:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002336:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000233a:	429a      	cmp	r2, r3
2000233c:	d007      	beq.n	2000234e <config_baud_divisors+0x46>
2000233e:	687a      	ldr	r2, [r7, #4]
20002340:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002348:	429a      	cmp	r2, r3
2000234a:	f040 80a4 	bne.w	20002496 <config_baud_divisors+0x18e>
        uint32_t baud_value_by_64;
        uint32_t baud_value_by_128;
        uint32_t fractional_baud_value;
        uint32_t pclk_freq;

        this_uart->baudrate = baudrate;
2000234e:	687b      	ldr	r3, [r7, #4]
20002350:	683a      	ldr	r2, [r7, #0]
20002352:	609a      	str	r2, [r3, #8]

        /* Force the value of the CMSIS global variables holding the various system
          * clock frequencies to be updated. */
        SystemCoreClockUpdate();
20002354:	f001 fa2a 	bl	200037ac <SystemCoreClockUpdate>
        if(this_uart == &g_mss_uart0)
20002358:	687a      	ldr	r2, [r7, #4]
2000235a:	f643 43ec 	movw	r3, #15596	; 0x3cec
2000235e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002362:	429a      	cmp	r2, r3
20002364:	d106      	bne.n	20002374 <config_baud_divisors+0x6c>
        {
            pclk_freq = g_FrequencyPCLK0;
20002366:	f643 4370 	movw	r3, #15472	; 0x3c70
2000236a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000236e:	681b      	ldr	r3, [r3, #0]
20002370:	61fb      	str	r3, [r7, #28]
20002372:	e005      	b.n	20002380 <config_baud_divisors+0x78>
        }
        else
        {
            pclk_freq = g_FrequencyPCLK1;
20002374:	f643 4374 	movw	r3, #15476	; 0x3c74
20002378:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000237c:	681b      	ldr	r3, [r3, #0]
2000237e:	61fb      	str	r3, [r7, #28]
        /*
         * Compute baud value based on requested baud rate and PCLK frequency.
         * The baud value is computed using the following equation:
         *      baud_value = PCLK_Frequency / (baud_rate * 16)
         */
        baud_value_by_128 = (8u * pclk_freq) / baudrate;
20002380:	69fb      	ldr	r3, [r7, #28]
20002382:	ea4f 02c3 	mov.w	r2, r3, lsl #3
20002386:	683b      	ldr	r3, [r7, #0]
20002388:	fbb2 f3f3 	udiv	r3, r2, r3
2000238c:	617b      	str	r3, [r7, #20]
        baud_value_by_64 = baud_value_by_128 / 2u;
2000238e:	697b      	ldr	r3, [r7, #20]
20002390:	ea4f 0353 	mov.w	r3, r3, lsr #1
20002394:	613b      	str	r3, [r7, #16]
        baud_value = baud_value_by_64 / 64u;
20002396:	693b      	ldr	r3, [r7, #16]
20002398:	ea4f 1393 	mov.w	r3, r3, lsr #6
2000239c:	60fb      	str	r3, [r7, #12]
        fractional_baud_value = baud_value_by_64 - (baud_value * 64u);
2000239e:	68fb      	ldr	r3, [r7, #12]
200023a0:	ea4f 1383 	mov.w	r3, r3, lsl #6
200023a4:	693a      	ldr	r2, [r7, #16]
200023a6:	ebc3 0302 	rsb	r3, r3, r2
200023aa:	61bb      	str	r3, [r7, #24]
        fractional_baud_value += (baud_value_by_128 - (baud_value * 128u)) - (fractional_baud_value * 2u);
200023ac:	68fb      	ldr	r3, [r7, #12]
200023ae:	ea4f 13c3 	mov.w	r3, r3, lsl #7
200023b2:	697a      	ldr	r2, [r7, #20]
200023b4:	ebc3 0202 	rsb	r2, r3, r2
200023b8:	69bb      	ldr	r3, [r7, #24]
200023ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
200023be:	ebc3 0302 	rsb	r3, r3, r2
200023c2:	69ba      	ldr	r2, [r7, #24]
200023c4:	4413      	add	r3, r2
200023c6:	61bb      	str	r3, [r7, #24]
        
        /* Assert if integer baud value fits in 16-bit. */
        ASSERT(baud_value <= UINT16_MAX);
200023c8:	68fa      	ldr	r2, [r7, #12]
200023ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
200023ce:	429a      	cmp	r2, r3
200023d0:	d900      	bls.n	200023d4 <config_baud_divisors+0xcc>
200023d2:	be00      	bkpt	0x0000
    
        if(baud_value <= (uint32_t)UINT16_MAX)
200023d4:	68fa      	ldr	r2, [r7, #12]
200023d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
200023da:	429a      	cmp	r2, r3
200023dc:	d85b      	bhi.n	20002496 <config_baud_divisors+0x18e>
        {
            if(baud_value > 1u)
200023de:	68fb      	ldr	r3, [r7, #12]
200023e0:	2b01      	cmp	r3, #1
200023e2:	d931      	bls.n	20002448 <config_baud_divisors+0x140>
            {
                /* 
                 * Use Frational baud rate divisors
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
200023e4:	687b      	ldr	r3, [r7, #4]
200023e6:	681b      	ldr	r3, [r3, #0]
200023e8:	f103 030c 	add.w	r3, r3, #12
200023ec:	4618      	mov	r0, r3
200023ee:	f04f 0107 	mov.w	r1, #7
200023f2:	f7ff fd8f 	bl	20001f14 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200023f6:	687b      	ldr	r3, [r7, #4]
200023f8:	681b      	ldr	r3, [r3, #0]
200023fa:	68fa      	ldr	r2, [r7, #12]
200023fc:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002400:	b2d2      	uxtb	r2, r2
20002402:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002404:	687b      	ldr	r3, [r7, #4]
20002406:	681b      	ldr	r3, [r3, #0]
20002408:	68fa      	ldr	r2, [r7, #12]
2000240a:	b2d2      	uxtb	r2, r2
2000240c:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
2000240e:	687b      	ldr	r3, [r7, #4]
20002410:	681b      	ldr	r3, [r3, #0]
20002412:	f103 030c 	add.w	r3, r3, #12
20002416:	4618      	mov	r0, r3
20002418:	f04f 0107 	mov.w	r1, #7
2000241c:	f7ff fd9a 	bl	20001f54 <clear_bit_reg8>
        
                /* Enable Fractional baud rate */
                set_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
20002420:	687b      	ldr	r3, [r7, #4]
20002422:	681b      	ldr	r3, [r3, #0]
20002424:	f103 0330 	add.w	r3, r3, #48	; 0x30
20002428:	4618      	mov	r0, r3
2000242a:	f04f 0107 	mov.w	r1, #7
2000242e:	f7ff fd71 	bl	20001f14 <set_bit_reg8>
        
                /* Load the fractional baud rate register */
                ASSERT(fractional_baud_value <= (uint32_t)UINT8_MAX);
20002432:	69bb      	ldr	r3, [r7, #24]
20002434:	2bff      	cmp	r3, #255	; 0xff
20002436:	d900      	bls.n	2000243a <config_baud_divisors+0x132>
20002438:	be00      	bkpt	0x0000
                this_uart->hw_reg->DFR = (uint8_t)fractional_baud_value;
2000243a:	687b      	ldr	r3, [r7, #4]
2000243c:	681b      	ldr	r3, [r3, #0]
2000243e:	69ba      	ldr	r2, [r7, #24]
20002440:	b2d2      	uxtb	r2, r2
20002442:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
20002446:	e026      	b.n	20002496 <config_baud_divisors+0x18e>
            {
                /*
                 * Do NOT use Frational baud rate divisors.
                 */
                /* set divisor latch */
                set_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20002448:	687b      	ldr	r3, [r7, #4]
2000244a:	681b      	ldr	r3, [r3, #0]
2000244c:	f103 030c 	add.w	r3, r3, #12
20002450:	4618      	mov	r0, r3
20002452:	f04f 0107 	mov.w	r1, #7
20002456:	f7ff fd5d 	bl	20001f14 <set_bit_reg8>
            
                /* msb of baud value */
                this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8u);
2000245a:	687b      	ldr	r3, [r7, #4]
2000245c:	681b      	ldr	r3, [r3, #0]
2000245e:	68fa      	ldr	r2, [r7, #12]
20002460:	ea4f 2212 	mov.w	r2, r2, lsr #8
20002464:	b2d2      	uxtb	r2, r2
20002466:	711a      	strb	r2, [r3, #4]
                /* lsb of baud value */
                this_uart->hw_reg->DLR = (uint8_t)baud_value;
20002468:	687b      	ldr	r3, [r7, #4]
2000246a:	681b      	ldr	r3, [r3, #0]
2000246c:	68fa      	ldr	r2, [r7, #12]
2000246e:	b2d2      	uxtb	r2, r2
20002470:	701a      	strb	r2, [r3, #0]
            
                /* reset divisor latch */
                clear_bit_reg8(&this_uart->hw_reg->LCR,DLAB);
20002472:	687b      	ldr	r3, [r7, #4]
20002474:	681b      	ldr	r3, [r3, #0]
20002476:	f103 030c 	add.w	r3, r3, #12
2000247a:	4618      	mov	r0, r3
2000247c:	f04f 0107 	mov.w	r1, #7
20002480:	f7ff fd68 	bl	20001f54 <clear_bit_reg8>
                
                /* Disable Fractional baud rate */
                clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR);
20002484:	687b      	ldr	r3, [r7, #4]
20002486:	681b      	ldr	r3, [r3, #0]
20002488:	f103 0330 	add.w	r3, r3, #48	; 0x30
2000248c:	4618      	mov	r0, r3
2000248e:	f04f 0107 	mov.w	r1, #7
20002492:	f7ff fd5f 	bl	20001f54 <clear_bit_reg8>
            }
        }
    }
}
20002496:	f107 0720 	add.w	r7, r7, #32
2000249a:	46bd      	mov	sp, r7
2000249c:	bd80      	pop	{r7, pc}
2000249e:	bf00      	nop

200024a0 <global_init>:
(
    mss_uart_instance_t * this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200024a0:	b580      	push	{r7, lr}
200024a2:	b084      	sub	sp, #16
200024a4:	af00      	add	r7, sp, #0
200024a6:	60f8      	str	r0, [r7, #12]
200024a8:	60b9      	str	r1, [r7, #8]
200024aa:	4613      	mov	r3, r2
200024ac:	71fb      	strb	r3, [r7, #7]
    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
200024ae:	68fa      	ldr	r2, [r7, #12]
200024b0:	f643 43ec 	movw	r3, #15596	; 0x3cec
200024b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024b8:	429a      	cmp	r2, r3
200024ba:	d007      	beq.n	200024cc <global_init+0x2c>
200024bc:	68fa      	ldr	r2, [r7, #12]
200024be:	f643 43ac 	movw	r3, #15532	; 0x3cac
200024c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024c6:	429a      	cmp	r2, r3
200024c8:	d000      	beq.n	200024cc <global_init+0x2c>
200024ca:	be00      	bkpt	0x0000

    if(this_uart == &g_mss_uart0)
200024cc:	68fa      	ldr	r2, [r7, #12]
200024ce:	f643 43ec 	movw	r3, #15596	; 0x3cec
200024d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024d6:	429a      	cmp	r2, r3
200024d8:	d124      	bne.n	20002524 <global_init+0x84>
    {
        this_uart->hw_reg = UART0;
200024da:	68fb      	ldr	r3, [r7, #12]
200024dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200024e0:	601a      	str	r2, [r3, #0]
        this_uart->irqn = UART0_IRQn;
200024e2:	68fb      	ldr	r3, [r7, #12]
200024e4:	f04f 020a 	mov.w	r2, #10
200024e8:	711a      	strb	r2, [r3, #4]
        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART0_SOFTRESET_MASK;
200024ea:	f248 0300 	movw	r3, #32768	; 0x8000
200024ee:	f2c4 0303 	movt	r3, #16387	; 0x4003
200024f2:	f248 0200 	movw	r2, #32768	; 0x8000
200024f6:	f2c4 0203 	movt	r2, #16387	; 0x4003
200024fa:	6c92      	ldr	r2, [r2, #72]	; 0x48
200024fc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002500:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ(UART0_IRQn);
20002502:	f04f 000a 	mov.w	r0, #10
20002506:	f7ff fce7 	bl	20001ed8 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART0_SOFTRESET_MASK;
2000250a:	f248 0300 	movw	r3, #32768	; 0x8000
2000250e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002512:	f248 0200 	movw	r2, #32768	; 0x8000
20002516:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000251a:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000251c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20002520:	649a      	str	r2, [r3, #72]	; 0x48
20002522:	e025      	b.n	20002570 <global_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20002524:	68fa      	ldr	r2, [r7, #12]
20002526:	f240 0300 	movw	r3, #0
2000252a:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000252e:	6013      	str	r3, [r2, #0]
        this_uart->irqn = UART1_IRQn;
20002530:	68fb      	ldr	r3, [r7, #12]
20002532:	f04f 020b 	mov.w	r2, #11
20002536:	711a      	strb	r2, [r3, #4]
        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_MMUART1_SOFTRESET_MASK;
20002538:	f248 0300 	movw	r3, #32768	; 0x8000
2000253c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002540:	f248 0200 	movw	r2, #32768	; 0x8000
20002544:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002548:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000254a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000254e:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ(UART1_IRQn);
20002550:	f04f 000b 	mov.w	r0, #11
20002554:	f7ff fcc0 	bl	20001ed8 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_MMUART1_SOFTRESET_MASK;
20002558:	f248 0300 	movw	r3, #32768	; 0x8000
2000255c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002560:	f248 0200 	movw	r2, #32768	; 0x8000
20002564:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002568:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000256a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000256e:	649a      	str	r2, [r3, #72]	; 0x48
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0u;
20002570:	68fb      	ldr	r3, [r7, #12]
20002572:	681b      	ldr	r3, [r3, #0]
20002574:	f04f 0200 	mov.w	r2, #0
20002578:	711a      	strb	r2, [r3, #4]

    /* FIFO configuration */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE;
2000257a:	68fb      	ldr	r3, [r7, #12]
2000257c:	681b      	ldr	r3, [r3, #0]
2000257e:	f04f 0200 	mov.w	r2, #0
20002582:	721a      	strb	r2, [r3, #8]
    /* clear receiver FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_RX_FIFO);
20002584:	68fb      	ldr	r3, [r7, #12]
20002586:	681b      	ldr	r3, [r3, #0]
20002588:	f103 0308 	add.w	r3, r3, #8
2000258c:	4618      	mov	r0, r3
2000258e:	f04f 0101 	mov.w	r1, #1
20002592:	f7ff fcbf 	bl	20001f14 <set_bit_reg8>
    /* clear transmitter FIFO */
    set_bit_reg8(&this_uart->hw_reg->FCR,CLEAR_TX_FIFO);
20002596:	68fb      	ldr	r3, [r7, #12]
20002598:	681b      	ldr	r3, [r3, #0]
2000259a:	f103 0308 	add.w	r3, r3, #8
2000259e:	4618      	mov	r0, r3
200025a0:	f04f 0102 	mov.w	r1, #2
200025a4:	f7ff fcb6 	bl	20001f14 <set_bit_reg8>

    /* set default READY mode : Mode 0*/
    /* enable RXRDYN and TXRDYN pins. The earlier FCR write to set the TX FIFO
     * trigger level inadvertently disabled the FCR_RXRDY_TXRDYN_EN bit. */
    set_bit_reg8(&this_uart->hw_reg->FCR,RXRDY_TXRDYN_EN);
200025a8:	68fb      	ldr	r3, [r7, #12]
200025aa:	681b      	ldr	r3, [r3, #0]
200025ac:	f103 0308 	add.w	r3, r3, #8
200025b0:	4618      	mov	r0, r3
200025b2:	f04f 0100 	mov.w	r1, #0
200025b6:	f7ff fcad 	bl	20001f14 <set_bit_reg8>

    /* disable loopback : local * remote */
    clear_bit_reg8(&this_uart->hw_reg->MCR,LOOP);
200025ba:	68fb      	ldr	r3, [r7, #12]
200025bc:	681b      	ldr	r3, [r3, #0]
200025be:	f103 0310 	add.w	r3, r3, #16
200025c2:	4618      	mov	r0, r3
200025c4:	f04f 0104 	mov.w	r1, #4
200025c8:	f7ff fcc4 	bl	20001f54 <clear_bit_reg8>
    clear_bit_reg8(&this_uart->hw_reg->MCR,RLOOP);
200025cc:	68fb      	ldr	r3, [r7, #12]
200025ce:	681b      	ldr	r3, [r3, #0]
200025d0:	f103 0310 	add.w	r3, r3, #16
200025d4:	4618      	mov	r0, r3
200025d6:	f04f 0105 	mov.w	r1, #5
200025da:	f7ff fcbb 	bl	20001f54 <clear_bit_reg8>

    /* set default TX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_TX);
200025de:	68fb      	ldr	r3, [r7, #12]
200025e0:	681b      	ldr	r3, [r3, #0]
200025e2:	f103 0334 	add.w	r3, r3, #52	; 0x34
200025e6:	4618      	mov	r0, r3
200025e8:	f04f 0101 	mov.w	r1, #1
200025ec:	f7ff fcb2 	bl	20001f54 <clear_bit_reg8>
    /* set default RX endian */
    clear_bit_reg8(&this_uart->hw_reg->MM1,E_MSB_RX);
200025f0:	68fb      	ldr	r3, [r7, #12]
200025f2:	681b      	ldr	r3, [r3, #0]
200025f4:	f103 0334 	add.w	r3, r3, #52	; 0x34
200025f8:	4618      	mov	r0, r3
200025fa:	f04f 0100 	mov.w	r1, #0
200025fe:	f7ff fca9 	bl	20001f54 <clear_bit_reg8>

    /* default AFM : disabled */
    clear_bit_reg8(&this_uart->hw_reg->MM2,EAFM);
20002602:	68fb      	ldr	r3, [r7, #12]
20002604:	681b      	ldr	r3, [r3, #0]
20002606:	f103 0338 	add.w	r3, r3, #56	; 0x38
2000260a:	4618      	mov	r0, r3
2000260c:	f04f 0101 	mov.w	r1, #1
20002610:	f7ff fca0 	bl	20001f54 <clear_bit_reg8>

    /* disable TX time gaurd */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ETTG); 
20002614:	68fb      	ldr	r3, [r7, #12]
20002616:	681b      	ldr	r3, [r3, #0]
20002618:	f103 0330 	add.w	r3, r3, #48	; 0x30
2000261c:	4618      	mov	r0, r3
2000261e:	f04f 0105 	mov.w	r1, #5
20002622:	f7ff fc97 	bl	20001f54 <clear_bit_reg8>

    /* set default RX timeout */
    clear_bit_reg8(&this_uart->hw_reg->MM0,ERTO); 
20002626:	68fb      	ldr	r3, [r7, #12]
20002628:	681b      	ldr	r3, [r3, #0]
2000262a:	f103 0330 	add.w	r3, r3, #48	; 0x30
2000262e:	4618      	mov	r0, r3
20002630:	f04f 0106 	mov.w	r1, #6
20002634:	f7ff fc8e 	bl	20001f54 <clear_bit_reg8>

    /* disable fractional baud-rate */
    clear_bit_reg8(&this_uart->hw_reg->MM0,EFBR); 
20002638:	68fb      	ldr	r3, [r7, #12]
2000263a:	681b      	ldr	r3, [r3, #0]
2000263c:	f103 0330 	add.w	r3, r3, #48	; 0x30
20002640:	4618      	mov	r0, r3
20002642:	f04f 0107 	mov.w	r1, #7
20002646:	f7ff fc85 	bl	20001f54 <clear_bit_reg8>

    /* disable single wire mode */
    clear_bit_reg8(&this_uart->hw_reg->MM2,ESWM);
2000264a:	68fb      	ldr	r3, [r7, #12]
2000264c:	681b      	ldr	r3, [r3, #0]
2000264e:	f103 0338 	add.w	r3, r3, #56	; 0x38
20002652:	4618      	mov	r0, r3
20002654:	f04f 0103 	mov.w	r1, #3
20002658:	f7ff fc7c 	bl	20001f54 <clear_bit_reg8>

    /* set filter to minimum value */
    this_uart->hw_reg->GFR = 0u;
2000265c:	68fb      	ldr	r3, [r7, #12]
2000265e:	681b      	ldr	r3, [r3, #0]
20002660:	f04f 0200 	mov.w	r2, #0
20002664:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* set default TX time gaurd */
    this_uart->hw_reg->TTG = 0u;
20002668:	68fb      	ldr	r3, [r7, #12]
2000266a:	681b      	ldr	r3, [r3, #0]
2000266c:	f04f 0200 	mov.w	r2, #0
20002670:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    /* set default RX timeout */
    this_uart->hw_reg->RTO = 0u;
20002674:	68fb      	ldr	r3, [r7, #12]
20002676:	681b      	ldr	r3, [r3, #0]
20002678:	f04f 0200 	mov.w	r2, #0
2000267c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    
    /* 
     * Configure baud rate divisors. This uses the frational baud rate divisor
     * where possible to provide the most accurate baud rat possible.
     */
    config_baud_divisors(this_uart, baud_rate);
20002680:	68f8      	ldr	r0, [r7, #12]
20002682:	68b9      	ldr	r1, [r7, #8]
20002684:	f7ff fe40 	bl	20002308 <config_baud_divisors>

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20002688:	68fb      	ldr	r3, [r7, #12]
2000268a:	681b      	ldr	r3, [r3, #0]
2000268c:	79fa      	ldrb	r2, [r7, #7]
2000268e:	731a      	strb	r2, [r3, #12]

    /* Instance setup */
    this_uart->baudrate = baud_rate;
20002690:	68fb      	ldr	r3, [r7, #12]
20002692:	68ba      	ldr	r2, [r7, #8]
20002694:	609a      	str	r2, [r3, #8]
    this_uart->lineconfig = line_config;
20002696:	68fb      	ldr	r3, [r7, #12]
20002698:	79fa      	ldrb	r2, [r7, #7]
2000269a:	731a      	strb	r2, [r3, #12]
    this_uart->tx_buff_size = TX_COMPLETE;
2000269c:	68fb      	ldr	r3, [r7, #12]
2000269e:	f04f 0200 	mov.w	r2, #0
200026a2:	615a      	str	r2, [r3, #20]
    this_uart->tx_buffer = (const uint8_t *)0;
200026a4:	68fb      	ldr	r3, [r7, #12]
200026a6:	f04f 0200 	mov.w	r2, #0
200026aa:	611a      	str	r2, [r3, #16]
    this_uart->tx_idx = 0u;
200026ac:	68fb      	ldr	r3, [r7, #12]
200026ae:	f04f 0200 	mov.w	r2, #0
200026b2:	619a      	str	r2, [r3, #24]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
200026b4:	68fb      	ldr	r3, [r7, #12]
200026b6:	f04f 0200 	mov.w	r2, #0
200026ba:	621a      	str	r2, [r3, #32]
    this_uart->tx_handler       = NULL_HANDLER;
200026bc:	68fb      	ldr	r3, [r7, #12]
200026be:	f04f 0200 	mov.w	r2, #0
200026c2:	625a      	str	r2, [r3, #36]	; 0x24
    this_uart->linests_handler  = NULL_HANDLER;
200026c4:	68fb      	ldr	r3, [r7, #12]
200026c6:	f04f 0200 	mov.w	r2, #0
200026ca:	61da      	str	r2, [r3, #28]
    this_uart->modemsts_handler = NULL_HANDLER;
200026cc:	68fb      	ldr	r3, [r7, #12]
200026ce:	f04f 0200 	mov.w	r2, #0
200026d2:	629a      	str	r2, [r3, #40]	; 0x28
    this_uart->rto_handler      = NULL_HANDLER;    
200026d4:	68fb      	ldr	r3, [r7, #12]
200026d6:	f04f 0200 	mov.w	r2, #0
200026da:	62da      	str	r2, [r3, #44]	; 0x2c
    this_uart->nack_handler     = NULL_HANDLER;   
200026dc:	68fb      	ldr	r3, [r7, #12]
200026de:	f04f 0200 	mov.w	r2, #0
200026e2:	631a      	str	r2, [r3, #48]	; 0x30
    this_uart->pid_pei_handler  = NULL_HANDLER;
200026e4:	68fb      	ldr	r3, [r7, #12]
200026e6:	f04f 0200 	mov.w	r2, #0
200026ea:	635a      	str	r2, [r3, #52]	; 0x34
    this_uart->break_handler    = NULL_HANDLER;    
200026ec:	68fb      	ldr	r3, [r7, #12]
200026ee:	f04f 0200 	mov.w	r2, #0
200026f2:	639a      	str	r2, [r3, #56]	; 0x38
    this_uart->sync_handler     = NULL_HANDLER;   
200026f4:	68fb      	ldr	r3, [r7, #12]
200026f6:	f04f 0200 	mov.w	r2, #0
200026fa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the sticky status */
    this_uart->status = 0u;
200026fc:	68fb      	ldr	r3, [r7, #12]
200026fe:	f04f 0200 	mov.w	r2, #0
20002702:	735a      	strb	r2, [r3, #13]
}
20002704:	f107 0710 	add.w	r7, r7, #16
20002708:	46bd      	mov	sp, r7
2000270a:	bd80      	pop	{r7, pc}

2000270c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
2000270c:	b580      	push	{r7, lr}
2000270e:	b084      	sub	sp, #16
20002710:	af00      	add	r7, sp, #0
20002712:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002714:	687a      	ldr	r2, [r7, #4]
20002716:	f643 43ec 	movw	r3, #15596	; 0x3cec
2000271a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000271e:	429a      	cmp	r2, r3
20002720:	d007      	beq.n	20002732 <MSS_UART_isr+0x26>
20002722:	687a      	ldr	r2, [r7, #4]
20002724:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002728:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000272c:	429a      	cmp	r2, r3
2000272e:	d000      	beq.n	20002732 <MSS_UART_isr+0x26>
20002730:	be00      	bkpt	0x0000

    if((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1))
20002732:	687a      	ldr	r2, [r7, #4]
20002734:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000273c:	429a      	cmp	r2, r3
2000273e:	d007      	beq.n	20002750 <MSS_UART_isr+0x44>
20002740:	687a      	ldr	r2, [r7, #4]
20002742:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002746:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000274a:	429a      	cmp	r2, r3
2000274c:	f040 80ef 	bne.w	2000292e <MSS_UART_isr+0x222>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20002750:	687b      	ldr	r3, [r7, #4]
20002752:	681b      	ldr	r3, [r3, #0]
20002754:	7a1b      	ldrb	r3, [r3, #8]
20002756:	b2db      	uxtb	r3, r3
20002758:	f003 030f 	and.w	r3, r3, #15
2000275c:	73fb      	strb	r3, [r7, #15]

        switch (iirf)
2000275e:	7bfb      	ldrb	r3, [r7, #15]
20002760:	2b0c      	cmp	r3, #12
20002762:	f200 80d7 	bhi.w	20002914 <MSS_UART_isr+0x208>
20002766:	a201      	add	r2, pc, #4	; (adr r2, 2000276c <MSS_UART_isr+0x60>)
20002768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000276c:	200027a1 	.word	0x200027a1
20002770:	20002915 	.word	0x20002915
20002774:	200027bf 	.word	0x200027bf
20002778:	20002819 	.word	0x20002819
2000277c:	200027dd 	.word	0x200027dd
20002780:	20002915 	.word	0x20002915
20002784:	200027fb 	.word	0x200027fb
20002788:	20002915 	.word	0x20002915
2000278c:	20002915 	.word	0x20002915
20002790:	20002915 	.word	0x20002915
20002794:	20002915 	.word	0x20002915
20002798:	20002915 	.word	0x20002915
2000279c:	200027dd 	.word	0x200027dd
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->modemsts_handler);
200027a0:	687b      	ldr	r3, [r7, #4]
200027a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200027a4:	2b00      	cmp	r3, #0
200027a6:	d100      	bne.n	200027aa <MSS_UART_isr+0x9e>
200027a8:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->modemsts_handler)
200027aa:	687b      	ldr	r3, [r7, #4]
200027ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200027ae:	2b00      	cmp	r3, #0
200027b0:	f000 80b2 	beq.w	20002918 <MSS_UART_isr+0x20c>
                {
                   (*(this_uart->modemsts_handler))(this_uart);
200027b4:	687b      	ldr	r3, [r7, #4]
200027b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200027b8:	6878      	ldr	r0, [r7, #4]
200027ba:	4798      	blx	r3
                }
            }
            break;
200027bc:	e0b7      	b.n	2000292e <MSS_UART_isr+0x222>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT(NULL_HANDLER != this_uart->tx_handler);
200027be:	687b      	ldr	r3, [r7, #4]
200027c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027c2:	2b00      	cmp	r3, #0
200027c4:	d100      	bne.n	200027c8 <MSS_UART_isr+0xbc>
200027c6:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->tx_handler)
200027c8:	687b      	ldr	r3, [r7, #4]
200027ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027cc:	2b00      	cmp	r3, #0
200027ce:	f000 80a5 	beq.w	2000291c <MSS_UART_isr+0x210>
                {
                    (*(this_uart->tx_handler))(this_uart);
200027d2:	687b      	ldr	r3, [r7, #4]
200027d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200027d6:	6878      	ldr	r0, [r7, #4]
200027d8:	4798      	blx	r3
                }
            }
            break;
200027da:	e0a8      	b.n	2000292e <MSS_UART_isr+0x222>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT(NULL_HANDLER != this_uart->rx_handler);
200027dc:	687b      	ldr	r3, [r7, #4]
200027de:	6a1b      	ldr	r3, [r3, #32]
200027e0:	2b00      	cmp	r3, #0
200027e2:	d100      	bne.n	200027e6 <MSS_UART_isr+0xda>
200027e4:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->rx_handler)
200027e6:	687b      	ldr	r3, [r7, #4]
200027e8:	6a1b      	ldr	r3, [r3, #32]
200027ea:	2b00      	cmp	r3, #0
200027ec:	f000 8098 	beq.w	20002920 <MSS_UART_isr+0x214>
                {
                    (*(this_uart->rx_handler))(this_uart);
200027f0:	687b      	ldr	r3, [r7, #4]
200027f2:	6a1b      	ldr	r3, [r3, #32]
200027f4:	6878      	ldr	r0, [r7, #4]
200027f6:	4798      	blx	r3
                }
            }
            break;
200027f8:	e099      	b.n	2000292e <MSS_UART_isr+0x222>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT(NULL_HANDLER != this_uart->linests_handler);
200027fa:	687b      	ldr	r3, [r7, #4]
200027fc:	69db      	ldr	r3, [r3, #28]
200027fe:	2b00      	cmp	r3, #0
20002800:	d100      	bne.n	20002804 <MSS_UART_isr+0xf8>
20002802:	be00      	bkpt	0x0000
                if(NULL_HANDLER != this_uart->linests_handler)
20002804:	687b      	ldr	r3, [r7, #4]
20002806:	69db      	ldr	r3, [r3, #28]
20002808:	2b00      	cmp	r3, #0
2000280a:	f000 808b 	beq.w	20002924 <MSS_UART_isr+0x218>
                {
                   (*(this_uart->linests_handler))(this_uart);
2000280e:	687b      	ldr	r3, [r7, #4]
20002810:	69db      	ldr	r3, [r3, #28]
20002812:	6878      	ldr	r0, [r7, #4]
20002814:	4798      	blx	r3
                }
            }
            break;
20002816:	e08a      	b.n	2000292e <MSS_UART_isr+0x222>
            case IIRF_MMI:
            {
                /* Identify multimode interrupts and handle */

                /* Receiver time-out interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ERTOI))
20002818:	687b      	ldr	r3, [r7, #4]
2000281a:	681b      	ldr	r3, [r3, #0]
2000281c:	f103 0328 	add.w	r3, r3, #40	; 0x28
20002820:	4618      	mov	r0, r3
20002822:	f04f 0100 	mov.w	r1, #0
20002826:	f7ff fbb5 	bl	20001f94 <read_bit_reg8>
2000282a:	4603      	mov	r3, r0
2000282c:	2b00      	cmp	r3, #0
2000282e:	d00c      	beq.n	2000284a <MSS_UART_isr+0x13e>
                {
                    ASSERT(NULL_HANDLER != this_uart->rto_handler);
20002830:	687b      	ldr	r3, [r7, #4]
20002832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002834:	2b00      	cmp	r3, #0
20002836:	d100      	bne.n	2000283a <MSS_UART_isr+0x12e>
20002838:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->rto_handler)
2000283a:	687b      	ldr	r3, [r7, #4]
2000283c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000283e:	2b00      	cmp	r3, #0
20002840:	d003      	beq.n	2000284a <MSS_UART_isr+0x13e>
                    {
                        (*(this_uart->rto_handler))(this_uart);
20002842:	687b      	ldr	r3, [r7, #4]
20002844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002846:	6878      	ldr	r0, [r7, #4]
20002848:	4798      	blx	r3
                    }
                }
                /* NACK interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ENACKI))
2000284a:	687b      	ldr	r3, [r7, #4]
2000284c:	681b      	ldr	r3, [r3, #0]
2000284e:	f103 0328 	add.w	r3, r3, #40	; 0x28
20002852:	4618      	mov	r0, r3
20002854:	f04f 0101 	mov.w	r1, #1
20002858:	f7ff fb9c 	bl	20001f94 <read_bit_reg8>
2000285c:	4603      	mov	r3, r0
2000285e:	2b00      	cmp	r3, #0
20002860:	d00c      	beq.n	2000287c <MSS_UART_isr+0x170>
                {
                    ASSERT(NULL_HANDLER != this_uart->nack_handler);
20002862:	687b      	ldr	r3, [r7, #4]
20002864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002866:	2b00      	cmp	r3, #0
20002868:	d100      	bne.n	2000286c <MSS_UART_isr+0x160>
2000286a:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->nack_handler)
2000286c:	687b      	ldr	r3, [r7, #4]
2000286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002870:	2b00      	cmp	r3, #0
20002872:	d003      	beq.n	2000287c <MSS_UART_isr+0x170>
                    {
                        (*(this_uart->nack_handler))(this_uart);
20002874:	687b      	ldr	r3, [r7, #4]
20002876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002878:	6878      	ldr	r0, [r7, #4]
2000287a:	4798      	blx	r3
                    }
                }

                /* PID parity error interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,EPID_PEI))
2000287c:	687b      	ldr	r3, [r7, #4]
2000287e:	681b      	ldr	r3, [r3, #0]
20002880:	f103 0328 	add.w	r3, r3, #40	; 0x28
20002884:	4618      	mov	r0, r3
20002886:	f04f 0102 	mov.w	r1, #2
2000288a:	f7ff fb83 	bl	20001f94 <read_bit_reg8>
2000288e:	4603      	mov	r3, r0
20002890:	2b00      	cmp	r3, #0
20002892:	d00c      	beq.n	200028ae <MSS_UART_isr+0x1a2>
                {
                    ASSERT(NULL_HANDLER != this_uart->pid_pei_handler);
20002894:	687b      	ldr	r3, [r7, #4]
20002896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002898:	2b00      	cmp	r3, #0
2000289a:	d100      	bne.n	2000289e <MSS_UART_isr+0x192>
2000289c:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->pid_pei_handler)
2000289e:	687b      	ldr	r3, [r7, #4]
200028a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200028a2:	2b00      	cmp	r3, #0
200028a4:	d003      	beq.n	200028ae <MSS_UART_isr+0x1a2>
                    {
                        (*(this_uart->pid_pei_handler))(this_uart);
200028a6:	687b      	ldr	r3, [r7, #4]
200028a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200028aa:	6878      	ldr	r0, [r7, #4]
200028ac:	4798      	blx	r3
                    }
                }

                /* LIN break detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINBI))
200028ae:	687b      	ldr	r3, [r7, #4]
200028b0:	681b      	ldr	r3, [r3, #0]
200028b2:	f103 0328 	add.w	r3, r3, #40	; 0x28
200028b6:	4618      	mov	r0, r3
200028b8:	f04f 0103 	mov.w	r1, #3
200028bc:	f7ff fb6a 	bl	20001f94 <read_bit_reg8>
200028c0:	4603      	mov	r3, r0
200028c2:	2b00      	cmp	r3, #0
200028c4:	d00c      	beq.n	200028e0 <MSS_UART_isr+0x1d4>
                {
                    ASSERT(NULL_HANDLER != this_uart->break_handler);
200028c6:	687b      	ldr	r3, [r7, #4]
200028c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
200028ca:	2b00      	cmp	r3, #0
200028cc:	d100      	bne.n	200028d0 <MSS_UART_isr+0x1c4>
200028ce:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->break_handler)
200028d0:	687b      	ldr	r3, [r7, #4]
200028d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
200028d4:	2b00      	cmp	r3, #0
200028d6:	d003      	beq.n	200028e0 <MSS_UART_isr+0x1d4>
                    {
                        (*(this_uart->break_handler))(this_uart);
200028d8:	687b      	ldr	r3, [r7, #4]
200028da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
200028dc:	6878      	ldr	r0, [r7, #4]
200028de:	4798      	blx	r3
                    }
                }

                /* LIN Sync detection interrupt */
                if(read_bit_reg8(&this_uart->hw_reg->IIM,ELINSI))
200028e0:	687b      	ldr	r3, [r7, #4]
200028e2:	681b      	ldr	r3, [r3, #0]
200028e4:	f103 0328 	add.w	r3, r3, #40	; 0x28
200028e8:	4618      	mov	r0, r3
200028ea:	f04f 0104 	mov.w	r1, #4
200028ee:	f7ff fb51 	bl	20001f94 <read_bit_reg8>
200028f2:	4603      	mov	r3, r0
200028f4:	2b00      	cmp	r3, #0
200028f6:	d017      	beq.n	20002928 <MSS_UART_isr+0x21c>
                {
                    ASSERT(NULL_HANDLER != this_uart->sync_handler);
200028f8:	687b      	ldr	r3, [r7, #4]
200028fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
200028fc:	2b00      	cmp	r3, #0
200028fe:	d100      	bne.n	20002902 <MSS_UART_isr+0x1f6>
20002900:	be00      	bkpt	0x0000
                    if(NULL_HANDLER != this_uart->sync_handler)
20002902:	687b      	ldr	r3, [r7, #4]
20002904:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
20002906:	2b00      	cmp	r3, #0
20002908:	d010      	beq.n	2000292c <MSS_UART_isr+0x220>
                    {
                        (*(this_uart->sync_handler))(this_uart);
2000290a:	687b      	ldr	r3, [r7, #4]
2000290c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
2000290e:	6878      	ldr	r0, [r7, #4]
20002910:	4798      	blx	r3
                    }
                }
                break;
20002912:	e00c      	b.n	2000292e <MSS_UART_isr+0x222>
            }

            default:
            {
                ASSERT(INVALID_INTERRUPT);
20002914:	be00      	bkpt	0x0000
20002916:	e00a      	b.n	2000292e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->modemsts_handler)
                {
                   (*(this_uart->modemsts_handler))(this_uart);
                }
            }
            break;
20002918:	bf00      	nop
2000291a:	e008      	b.n	2000292e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->tx_handler)
                {
                    (*(this_uart->tx_handler))(this_uart);
                }
            }
            break;
2000291c:	bf00      	nop
2000291e:	e006      	b.n	2000292e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->rx_handler)
                {
                    (*(this_uart->rx_handler))(this_uart);
                }
            }
            break;
20002920:	bf00      	nop
20002922:	e004      	b.n	2000292e <MSS_UART_isr+0x222>
                if(NULL_HANDLER != this_uart->linests_handler)
                {
                   (*(this_uart->linests_handler))(this_uart);
                }
            }
            break;
20002924:	bf00      	nop
20002926:	e002      	b.n	2000292e <MSS_UART_isr+0x222>
                    if(NULL_HANDLER != this_uart->sync_handler)
                    {
                        (*(this_uart->sync_handler))(this_uart);
                    }
                }
                break;
20002928:	bf00      	nop
2000292a:	e000      	b.n	2000292e <MSS_UART_isr+0x222>
2000292c:	bf00      	nop
                ASSERT(INVALID_INTERRUPT);
            }
            break;
        }
    }
}
2000292e:	f107 0710 	add.w	r7, r7, #16
20002932:	46bd      	mov	sp, r7
20002934:	bd80      	pop	{r7, pc}
20002936:	bf00      	nop

20002938 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002938:	b580      	push	{r7, lr}
2000293a:	b086      	sub	sp, #24
2000293c:	af00      	add	r7, sp, #0
2000293e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
20002940:	687a      	ldr	r2, [r7, #4]
20002942:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002946:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000294a:	429a      	cmp	r2, r3
2000294c:	d007      	beq.n	2000295e <default_tx_handler+0x26>
2000294e:	687a      	ldr	r2, [r7, #4]
20002950:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002954:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002958:	429a      	cmp	r2, r3
2000295a:	d000      	beq.n	2000295e <default_tx_handler+0x26>
2000295c:	be00      	bkpt	0x0000
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
2000295e:	687b      	ldr	r3, [r7, #4]
20002960:	691b      	ldr	r3, [r3, #16]
20002962:	2b00      	cmp	r3, #0
20002964:	d100      	bne.n	20002968 <default_tx_handler+0x30>
20002966:	be00      	bkpt	0x0000
    ASSERT(0u < this_uart->tx_buff_size);
20002968:	687b      	ldr	r3, [r7, #4]
2000296a:	695b      	ldr	r3, [r3, #20]
2000296c:	2b00      	cmp	r3, #0
2000296e:	d100      	bne.n	20002972 <default_tx_handler+0x3a>
20002970:	be00      	bkpt	0x0000

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20002972:	687a      	ldr	r2, [r7, #4]
20002974:	f643 43ec 	movw	r3, #15596	; 0x3cec
20002978:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000297c:	429a      	cmp	r2, r3
2000297e:	d006      	beq.n	2000298e <default_tx_handler+0x56>
20002980:	687a      	ldr	r2, [r7, #4]
20002982:	f643 43ac 	movw	r3, #15532	; 0x3cac
20002986:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000298a:	429a      	cmp	r2, r3
2000298c:	d155      	bne.n	20002a3a <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
2000298e:	687b      	ldr	r3, [r7, #4]
20002990:	691b      	ldr	r3, [r3, #16]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
20002992:	2b00      	cmp	r3, #0
20002994:	d051      	beq.n	20002a3a <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
20002996:	687b      	ldr	r3, [r7, #4]
20002998:	695b      	ldr	r3, [r3, #20]

    ASSERT((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1));
    ASSERT(( (uint8_t *)0 ) != this_uart->tx_buffer);
    ASSERT(0u < this_uart->tx_buff_size);

    if(((this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1)) &&
2000299a:	2b00      	cmp	r3, #0
2000299c:	d04d      	beq.n	20002a3a <default_tx_handler+0x102>
       (((uint8_t *)0 ) != this_uart->tx_buffer) &&
       (0u < this_uart->tx_buff_size))
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000299e:	687b      	ldr	r3, [r7, #4]
200029a0:	681b      	ldr	r3, [r3, #0]
200029a2:	7d1b      	ldrb	r3, [r3, #20]
200029a4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200029a6:	687b      	ldr	r3, [r7, #4]
200029a8:	7b5a      	ldrb	r2, [r3, #13]
200029aa:	7afb      	ldrb	r3, [r7, #11]
200029ac:	ea42 0303 	orr.w	r3, r2, r3
200029b0:	b2da      	uxtb	r2, r3
200029b2:	687b      	ldr	r3, [r7, #4]
200029b4:	735a      	strb	r2, [r3, #13]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if(status & MSS_UART_THRE)
200029b6:	7afb      	ldrb	r3, [r7, #11]
200029b8:	f003 0320 	and.w	r3, r3, #32
200029bc:	2b00      	cmp	r3, #0
200029be:	d029      	beq.n	20002a14 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200029c0:	f04f 0310 	mov.w	r3, #16
200029c4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200029c6:	687b      	ldr	r3, [r7, #4]
200029c8:	695a      	ldr	r2, [r3, #20]
200029ca:	687b      	ldr	r3, [r7, #4]
200029cc:	699b      	ldr	r3, [r3, #24]
200029ce:	ebc3 0302 	rsb	r3, r3, r2
200029d2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if(tx_remain < TX_FIFO_SIZE)
200029d4:	697b      	ldr	r3, [r7, #20]
200029d6:	2b0f      	cmp	r3, #15
200029d8:	d801      	bhi.n	200029de <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200029da:	697b      	ldr	r3, [r7, #20]
200029dc:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
200029de:	f04f 0300 	mov.w	r3, #0
200029e2:	60fb      	str	r3, [r7, #12]
200029e4:	e012      	b.n	20002a0c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200029e6:	687b      	ldr	r3, [r7, #4]
200029e8:	681b      	ldr	r3, [r3, #0]
200029ea:	687a      	ldr	r2, [r7, #4]
200029ec:	6911      	ldr	r1, [r2, #16]
200029ee:	687a      	ldr	r2, [r7, #4]
200029f0:	6992      	ldr	r2, [r2, #24]
200029f2:	440a      	add	r2, r1
200029f4:	7812      	ldrb	r2, [r2, #0]
200029f6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
200029f8:	687b      	ldr	r3, [r7, #4]
200029fa:	699b      	ldr	r3, [r3, #24]
200029fc:	f103 0201 	add.w	r2, r3, #1
20002a00:	687b      	ldr	r3, [r7, #4]
20002a02:	619a      	str	r2, [r3, #24]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for(i = 0u; i < fill_size; ++i)
20002a04:	68fb      	ldr	r3, [r7, #12]
20002a06:	f103 0301 	add.w	r3, r3, #1
20002a0a:	60fb      	str	r3, [r7, #12]
20002a0c:	68fa      	ldr	r2, [r7, #12]
20002a0e:	693b      	ldr	r3, [r7, #16]
20002a10:	429a      	cmp	r2, r3
20002a12:	d3e8      	bcc.n	200029e6 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if(this_uart->tx_idx == this_uart->tx_buff_size)
20002a14:	687b      	ldr	r3, [r7, #4]
20002a16:	699a      	ldr	r2, [r3, #24]
20002a18:	687b      	ldr	r3, [r7, #4]
20002a1a:	695b      	ldr	r3, [r3, #20]
20002a1c:	429a      	cmp	r2, r3
20002a1e:	d10c      	bne.n	20002a3a <default_tx_handler+0x102>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20002a20:	687b      	ldr	r3, [r7, #4]
20002a22:	f04f 0200 	mov.w	r2, #0
20002a26:	615a      	str	r2, [r3, #20]
            /* disables TX interrupt */
            clear_bit_reg8(&this_uart->hw_reg->IER,ETBEI);
20002a28:	687b      	ldr	r3, [r7, #4]
20002a2a:	681b      	ldr	r3, [r3, #0]
20002a2c:	f103 0304 	add.w	r3, r3, #4
20002a30:	4618      	mov	r0, r3
20002a32:	f04f 0101 	mov.w	r1, #1
20002a36:	f7ff fa8d 	bl	20001f54 <clear_bit_reg8>
        }
    }
}
20002a3a:	f107 0718 	add.w	r7, r7, #24
20002a3e:	46bd      	mov	sp, r7
20002a40:	bd80      	pop	{r7, pc}
20002a42:	bf00      	nop

20002a44 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002a44:	b480      	push	{r7}
20002a46:	b083      	sub	sp, #12
20002a48:	af00      	add	r7, sp, #0
20002a4a:	4603      	mov	r3, r0
20002a4c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002a4e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002a52:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002a56:	f997 2007 	ldrsb.w	r2, [r7, #7]
20002a5a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002a5e:	79f9      	ldrb	r1, [r7, #7]
20002a60:	f001 011f 	and.w	r1, r1, #31
20002a64:	f04f 0001 	mov.w	r0, #1
20002a68:	fa00 f101 	lsl.w	r1, r0, r1
20002a6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002a70:	f107 070c 	add.w	r7, r7, #12
20002a74:	46bd      	mov	sp, r7
20002a76:	bc80      	pop	{r7}
20002a78:	4770      	bx	lr
20002a7a:	bf00      	nop

20002a7c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002a7c:	b480      	push	{r7}
20002a7e:	b083      	sub	sp, #12
20002a80:	af00      	add	r7, sp, #0
20002a82:	4603      	mov	r3, r0
20002a84:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002a86:	f24e 1300 	movw	r3, #57600	; 0xe100
20002a8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002a8e:	f997 2007 	ldrsb.w	r2, [r7, #7]
20002a92:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002a96:	79f9      	ldrb	r1, [r7, #7]
20002a98:	f001 011f 	and.w	r1, r1, #31
20002a9c:	f04f 0001 	mov.w	r0, #1
20002aa0:	fa00 f101 	lsl.w	r1, r0, r1
20002aa4:	f102 0220 	add.w	r2, r2, #32
20002aa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002aac:	f107 070c 	add.w	r7, r7, #12
20002ab0:	46bd      	mov	sp, r7
20002ab2:	bc80      	pop	{r7}
20002ab4:	4770      	bx	lr
20002ab6:	bf00      	nop

20002ab8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002ab8:	b480      	push	{r7}
20002aba:	b083      	sub	sp, #12
20002abc:	af00      	add	r7, sp, #0
20002abe:	4603      	mov	r3, r0
20002ac0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002ac2:	f24e 1300 	movw	r3, #57600	; 0xe100
20002ac6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002aca:	f997 2007 	ldrsb.w	r2, [r7, #7]
20002ace:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002ad2:	79f9      	ldrb	r1, [r7, #7]
20002ad4:	f001 011f 	and.w	r1, r1, #31
20002ad8:	f04f 0001 	mov.w	r0, #1
20002adc:	fa00 f101 	lsl.w	r1, r0, r1
20002ae0:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002ae8:	f107 070c 	add.w	r7, r7, #12
20002aec:	46bd      	mov	sp, r7
20002aee:	bc80      	pop	{r7}
20002af0:	4770      	bx	lr
20002af2:	bf00      	nop

20002af4 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002af4:	b580      	push	{r7, lr}
20002af6:	b084      	sub	sp, #16
20002af8:	af00      	add	r7, sp, #0
20002afa:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002afc:	687a      	ldr	r2, [r7, #4]
20002afe:	f643 53b0 	movw	r3, #15792	; 0x3db0
20002b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b06:	429a      	cmp	r2, r3
20002b08:	d007      	beq.n	20002b1a <MSS_SPI_init+0x26>
20002b0a:	687a      	ldr	r2, [r7, #4]
20002b0c:	f643 532c 	movw	r3, #15660	; 0x3d2c
20002b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b14:	429a      	cmp	r2, r3
20002b16:	d000      	beq.n	20002b1a <MSS_SPI_init+0x26>
20002b18:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002b1a:	687b      	ldr	r3, [r7, #4]
20002b1c:	791b      	ldrb	r3, [r3, #4]
20002b1e:	b25b      	sxtb	r3, r3
20002b20:	4618      	mov	r0, r3
20002b22:	f7ff ffab 	bl	20002a7c <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20002b26:	6878      	ldr	r0, [r7, #4]
20002b28:	f04f 0100 	mov.w	r1, #0
20002b2c:	f04f 0284 	mov.w	r2, #132	; 0x84
20002b30:	f000 ffbc 	bl	20003aac <memset>
    
    this_spi->cmd_done = 1u;
20002b34:	687b      	ldr	r3, [r7, #4]
20002b36:	f04f 0201 	mov.w	r2, #1
20002b3a:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002b3c:	f04f 0300 	mov.w	r3, #0
20002b40:	81fb      	strh	r3, [r7, #14]
20002b42:	e00d      	b.n	20002b60 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002b44:	89fb      	ldrh	r3, [r7, #14]
20002b46:	687a      	ldr	r2, [r7, #4]
20002b48:	f103 0306 	add.w	r3, r3, #6
20002b4c:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002b50:	4413      	add	r3, r2
20002b52:	f04f 32ff 	mov.w	r2, #4294967295
20002b56:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002b58:	89fb      	ldrh	r3, [r7, #14]
20002b5a:	f103 0301 	add.w	r3, r3, #1
20002b5e:	81fb      	strh	r3, [r7, #14]
20002b60:	89fb      	ldrh	r3, [r7, #14]
20002b62:	2b07      	cmp	r3, #7
20002b64:	d9ee      	bls.n	20002b44 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002b66:	687a      	ldr	r2, [r7, #4]
20002b68:	f643 53b0 	movw	r3, #15792	; 0x3db0
20002b6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b70:	429a      	cmp	r2, r3
20002b72:	d126      	bne.n	20002bc2 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
20002b74:	687a      	ldr	r2, [r7, #4]
20002b76:	f241 0300 	movw	r3, #4096	; 0x1000
20002b7a:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002b7e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002b80:	687b      	ldr	r3, [r7, #4]
20002b82:	f04f 0202 	mov.w	r2, #2
20002b86:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002b88:	f248 0300 	movw	r3, #32768	; 0x8000
20002b8c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002b90:	f248 0200 	movw	r2, #32768	; 0x8000
20002b94:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002b98:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002b9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002b9e:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002ba0:	f04f 0002 	mov.w	r0, #2
20002ba4:	f7ff ff88 	bl	20002ab8 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002ba8:	f248 0300 	movw	r3, #32768	; 0x8000
20002bac:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002bb0:	f248 0200 	movw	r2, #32768	; 0x8000
20002bb4:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002bb8:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002bba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002bbe:	649a      	str	r2, [r3, #72]	; 0x48
20002bc0:	e025      	b.n	20002c0e <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
20002bc2:	687a      	ldr	r2, [r7, #4]
20002bc4:	f241 0300 	movw	r3, #4096	; 0x1000
20002bc8:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002bcc:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002bce:	687b      	ldr	r3, [r7, #4]
20002bd0:	f04f 0203 	mov.w	r2, #3
20002bd4:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002bd6:	f248 0300 	movw	r3, #32768	; 0x8000
20002bda:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002bde:	f248 0200 	movw	r2, #32768	; 0x8000
20002be2:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002be6:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002be8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002bec:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002bee:	f04f 0003 	mov.w	r0, #3
20002bf2:	f7ff ff61 	bl	20002ab8 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002bf6:	f248 0300 	movw	r3, #32768	; 0x8000
20002bfa:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002bfe:	f248 0200 	movw	r2, #32768	; 0x8000
20002c02:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002c06:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002c08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002c0c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002c0e:	687b      	ldr	r3, [r7, #4]
20002c10:	681b      	ldr	r3, [r3, #0]
20002c12:	687a      	ldr	r2, [r7, #4]
20002c14:	6812      	ldr	r2, [r2, #0]
20002c16:	6812      	ldr	r2, [r2, #0]
20002c18:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002c1c:	601a      	str	r2, [r3, #0]
}
20002c1e:	f107 0710 	add.w	r7, r7, #16
20002c22:	46bd      	mov	sp, r7
20002c24:	bd80      	pop	{r7, pc}
20002c26:	bf00      	nop

20002c28 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002c28:	b580      	push	{r7, lr}
20002c2a:	b08a      	sub	sp, #40	; 0x28
20002c2c:	af00      	add	r7, sp, #0
20002c2e:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002c30:	687b      	ldr	r3, [r7, #4]
20002c32:	681b      	ldr	r3, [r3, #0]
20002c34:	681b      	ldr	r3, [r3, #0]
20002c36:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002c38:	687b      	ldr	r3, [r7, #4]
20002c3a:	681b      	ldr	r3, [r3, #0]
20002c3c:	699b      	ldr	r3, [r3, #24]
20002c3e:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002c40:	687b      	ldr	r3, [r7, #4]
20002c42:	681b      	ldr	r3, [r3, #0]
20002c44:	685b      	ldr	r3, [r3, #4]
20002c46:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002c48:	687b      	ldr	r3, [r7, #4]
20002c4a:	681b      	ldr	r3, [r3, #0]
20002c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002c4e:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002c50:	687b      	ldr	r3, [r7, #4]
20002c52:	681b      	ldr	r3, [r3, #0]
20002c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002c56:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002c58:	687b      	ldr	r3, [r7, #4]
20002c5a:	681b      	ldr	r3, [r3, #0]
20002c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002c5e:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002c60:	687b      	ldr	r3, [r7, #4]
20002c62:	681b      	ldr	r3, [r3, #0]
20002c64:	69db      	ldr	r3, [r3, #28]
20002c66:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20002c68:	687a      	ldr	r2, [r7, #4]
20002c6a:	f643 53b0 	movw	r3, #15792	; 0x3db0
20002c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c72:	429a      	cmp	r2, r3
20002c74:	d12e      	bne.n	20002cd4 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
20002c76:	687a      	ldr	r2, [r7, #4]
20002c78:	f241 0300 	movw	r3, #4096	; 0x1000
20002c7c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002c80:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002c82:	687b      	ldr	r3, [r7, #4]
20002c84:	f04f 0202 	mov.w	r2, #2
20002c88:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20002c8a:	f248 0300 	movw	r3, #32768	; 0x8000
20002c8e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002c92:	f248 0200 	movw	r2, #32768	; 0x8000
20002c96:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002c9a:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002c9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20002ca0:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
20002ca2:	f04f 0002 	mov.w	r0, #2
20002ca6:	f7ff ff07 	bl	20002ab8 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20002caa:	f248 0300 	movw	r3, #32768	; 0x8000
20002cae:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002cb2:	f248 0200 	movw	r2, #32768	; 0x8000
20002cb6:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002cba:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002cbc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20002cc0:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002cc2:	687b      	ldr	r3, [r7, #4]
20002cc4:	681b      	ldr	r3, [r3, #0]
20002cc6:	687a      	ldr	r2, [r7, #4]
20002cc8:	6812      	ldr	r2, [r2, #0]
20002cca:	6812      	ldr	r2, [r2, #0]
20002ccc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002cd0:	601a      	str	r2, [r3, #0]
20002cd2:	e02d      	b.n	20002d30 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
20002cd4:	687a      	ldr	r2, [r7, #4]
20002cd6:	f241 0300 	movw	r3, #4096	; 0x1000
20002cda:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002cde:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002ce0:	687b      	ldr	r3, [r7, #4]
20002ce2:	f04f 0203 	mov.w	r2, #3
20002ce6:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002ce8:	f248 0300 	movw	r3, #32768	; 0x8000
20002cec:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002cf0:	f248 0200 	movw	r2, #32768	; 0x8000
20002cf4:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002cf8:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002cfa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002cfe:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002d00:	f04f 0003 	mov.w	r0, #3
20002d04:	f7ff fed8 	bl	20002ab8 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002d08:	f248 0300 	movw	r3, #32768	; 0x8000
20002d0c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20002d10:	f248 0200 	movw	r2, #32768	; 0x8000
20002d14:	f2c4 0203 	movt	r2, #16387	; 0x4003
20002d18:	6c92      	ldr	r2, [r2, #72]	; 0x48
20002d1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002d1e:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002d20:	687b      	ldr	r3, [r7, #4]
20002d22:	681b      	ldr	r3, [r3, #0]
20002d24:	687a      	ldr	r2, [r7, #4]
20002d26:	6812      	ldr	r2, [r2, #0]
20002d28:	6812      	ldr	r2, [r2, #0]
20002d2a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002d2e:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002d30:	68fb      	ldr	r3, [r7, #12]
20002d32:	f023 0301 	bic.w	r3, r3, #1
20002d36:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002d38:	687b      	ldr	r3, [r7, #4]
20002d3a:	681b      	ldr	r3, [r3, #0]
20002d3c:	68fa      	ldr	r2, [r7, #12]
20002d3e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002d40:	687b      	ldr	r3, [r7, #4]
20002d42:	681b      	ldr	r3, [r3, #0]
20002d44:	693a      	ldr	r2, [r7, #16]
20002d46:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002d48:	687b      	ldr	r3, [r7, #4]
20002d4a:	681b      	ldr	r3, [r3, #0]
20002d4c:	697a      	ldr	r2, [r7, #20]
20002d4e:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002d50:	687b      	ldr	r3, [r7, #4]
20002d52:	681b      	ldr	r3, [r3, #0]
20002d54:	687a      	ldr	r2, [r7, #4]
20002d56:	6812      	ldr	r2, [r2, #0]
20002d58:	6812      	ldr	r2, [r2, #0]
20002d5a:	f042 0201 	orr.w	r2, r2, #1
20002d5e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002d60:	687b      	ldr	r3, [r7, #4]
20002d62:	681b      	ldr	r3, [r3, #0]
20002d64:	69ba      	ldr	r2, [r7, #24]
20002d66:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20002d68:	687b      	ldr	r3, [r7, #4]
20002d6a:	681b      	ldr	r3, [r3, #0]
20002d6c:	69fa      	ldr	r2, [r7, #28]
20002d6e:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20002d70:	687b      	ldr	r3, [r7, #4]
20002d72:	681b      	ldr	r3, [r3, #0]
20002d74:	6a3a      	ldr	r2, [r7, #32]
20002d76:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20002d78:	687b      	ldr	r3, [r7, #4]
20002d7a:	681b      	ldr	r3, [r3, #0]
20002d7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20002d7e:	61da      	str	r2, [r3, #28]
}
20002d80:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002d84:	46bd      	mov	sp, r7
20002d86:	bd80      	pop	{r7, pc}

20002d88 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
20002d88:	b580      	push	{r7, lr}
20002d8a:	b086      	sub	sp, #24
20002d8c:	af00      	add	r7, sp, #0
20002d8e:	60f8      	str	r0, [r7, #12]
20002d90:	607a      	str	r2, [r7, #4]
20002d92:	603b      	str	r3, [r7, #0]
20002d94:	460b      	mov	r3, r1
20002d96:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002d98:	68fa      	ldr	r2, [r7, #12]
20002d9a:	f643 53b0 	movw	r3, #15792	; 0x3db0
20002d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da2:	429a      	cmp	r2, r3
20002da4:	d007      	beq.n	20002db6 <MSS_SPI_configure_master_mode+0x2e>
20002da6:	68fa      	ldr	r2, [r7, #12]
20002da8:	f643 532c 	movw	r3, #15660	; 0x3d2c
20002dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002db0:	429a      	cmp	r2, r3
20002db2:	d000      	beq.n	20002db6 <MSS_SPI_configure_master_mode+0x2e>
20002db4:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20002db6:	7afb      	ldrb	r3, [r7, #11]
20002db8:	2b07      	cmp	r3, #7
20002dba:	d900      	bls.n	20002dbe <MSS_SPI_configure_master_mode+0x36>
20002dbc:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20002dbe:	f897 3020 	ldrb.w	r3, [r7, #32]
20002dc2:	2b20      	cmp	r3, #32
20002dc4:	d900      	bls.n	20002dc8 <MSS_SPI_configure_master_mode+0x40>
20002dc6:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
20002dc8:	683b      	ldr	r3, [r7, #0]
20002dca:	2b01      	cmp	r3, #1
20002dcc:	d800      	bhi.n	20002dd0 <MSS_SPI_configure_master_mode+0x48>
20002dce:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
20002dd0:	683b      	ldr	r3, [r7, #0]
20002dd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20002dd6:	d900      	bls.n	20002dda <MSS_SPI_configure_master_mode+0x52>
20002dd8:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
20002dda:	683b      	ldr	r3, [r7, #0]
20002ddc:	f003 0301 	and.w	r3, r3, #1
20002de0:	2b00      	cmp	r3, #0
20002de2:	d000      	beq.n	20002de6 <MSS_SPI_configure_master_mode+0x5e>
20002de4:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002de6:	68fb      	ldr	r3, [r7, #12]
20002de8:	791b      	ldrb	r3, [r3, #4]
20002dea:	b25b      	sxtb	r3, r3
20002dec:	4618      	mov	r0, r3
20002dee:	f7ff fe45 	bl	20002a7c <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20002df2:	68fb      	ldr	r3, [r7, #12]
20002df4:	f04f 0200 	mov.w	r2, #0
20002df8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002dfc:	68fb      	ldr	r3, [r7, #12]
20002dfe:	681b      	ldr	r3, [r3, #0]
20002e00:	68fa      	ldr	r2, [r7, #12]
20002e02:	6812      	ldr	r2, [r2, #0]
20002e04:	6812      	ldr	r2, [r2, #0]
20002e06:	f022 0201 	bic.w	r2, r2, #1
20002e0a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002e0c:	68fb      	ldr	r3, [r7, #12]
20002e0e:	681b      	ldr	r3, [r3, #0]
20002e10:	68fa      	ldr	r2, [r7, #12]
20002e12:	6812      	ldr	r2, [r2, #0]
20002e14:	6812      	ldr	r2, [r2, #0]
20002e16:	f042 0202 	orr.w	r2, r2, #2
20002e1a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002e1c:	68fb      	ldr	r3, [r7, #12]
20002e1e:	681b      	ldr	r3, [r3, #0]
20002e20:	68fa      	ldr	r2, [r7, #12]
20002e22:	6812      	ldr	r2, [r2, #0]
20002e24:	6812      	ldr	r2, [r2, #0]
20002e26:	f042 0201 	orr.w	r2, r2, #1
20002e2a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002e2c:	7afb      	ldrb	r3, [r7, #11]
20002e2e:	2b07      	cmp	r3, #7
20002e30:	d847      	bhi.n	20002ec2 <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002e32:	687b      	ldr	r3, [r7, #4]
20002e34:	2b00      	cmp	r3, #0
20002e36:	d00b      	beq.n	20002e50 <MSS_SPI_configure_master_mode+0xc8>
20002e38:	687b      	ldr	r3, [r7, #4]
20002e3a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002e3e:	d007      	beq.n	20002e50 <MSS_SPI_configure_master_mode+0xc8>
20002e40:	687b      	ldr	r3, [r7, #4]
20002e42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
20002e46:	d003      	beq.n	20002e50 <MSS_SPI_configure_master_mode+0xc8>
20002e48:	687b      	ldr	r3, [r7, #4]
20002e4a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002e4e:	d10f      	bne.n	20002e70 <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002e50:	7afa      	ldrb	r2, [r7, #11]
20002e52:	6879      	ldr	r1, [r7, #4]
20002e54:	f240 1302 	movw	r3, #258	; 0x102
20002e58:	f2c3 4300 	movt	r3, #13312	; 0x3400
20002e5c:	ea41 0303 	orr.w	r3, r1, r3
20002e60:	68f9      	ldr	r1, [r7, #12]
20002e62:	f102 0206 	add.w	r2, r2, #6
20002e66:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002e6a:	440a      	add	r2, r1
20002e6c:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002e6e:	e00e      	b.n	20002e8e <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002e70:	7afa      	ldrb	r2, [r7, #11]
20002e72:	6879      	ldr	r1, [r7, #4]
20002e74:	f240 1302 	movw	r3, #258	; 0x102
20002e78:	f2c3 0300 	movt	r3, #12288	; 0x3000
20002e7c:	ea41 0303 	orr.w	r3, r1, r3
20002e80:	68f9      	ldr	r1, [r7, #12]
20002e82:	f102 0206 	add.w	r2, r2, #6
20002e86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002e8a:	440a      	add	r2, r1
20002e8c:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20002e8e:	7afb      	ldrb	r3, [r7, #11]
20002e90:	68fa      	ldr	r2, [r7, #12]
20002e92:	f103 0306 	add.w	r3, r3, #6
20002e96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002e9a:	4413      	add	r3, r2
20002e9c:	f897 2020 	ldrb.w	r2, [r7, #32]
20002ea0:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
20002ea2:	683b      	ldr	r3, [r7, #0]
20002ea4:	ea4f 0353 	mov.w	r3, r3, lsr #1
20002ea8:	f103 33ff 	add.w	r3, r3, #4294967295
20002eac:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
20002eae:	7afb      	ldrb	r3, [r7, #11]
20002eb0:	697a      	ldr	r2, [r7, #20]
20002eb2:	b2d2      	uxtb	r2, r2
20002eb4:	68f9      	ldr	r1, [r7, #12]
20002eb6:	f103 0306 	add.w	r3, r3, #6
20002eba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002ebe:	440b      	add	r3, r1
20002ec0:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002ec2:	68fb      	ldr	r3, [r7, #12]
20002ec4:	791b      	ldrb	r3, [r3, #4]
20002ec6:	b25b      	sxtb	r3, r3
20002ec8:	4618      	mov	r0, r3
20002eca:	f7ff fdbb 	bl	20002a44 <NVIC_EnableIRQ>
}
20002ece:	f107 0718 	add.w	r7, r7, #24
20002ed2:	46bd      	mov	sp, r7
20002ed4:	bd80      	pop	{r7, pc}
20002ed6:	bf00      	nop

20002ed8 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002ed8:	b580      	push	{r7, lr}
20002eda:	b084      	sub	sp, #16
20002edc:	af00      	add	r7, sp, #0
20002ede:	6078      	str	r0, [r7, #4]
20002ee0:	460b      	mov	r3, r1
20002ee2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002ee4:	687a      	ldr	r2, [r7, #4]
20002ee6:	f643 53b0 	movw	r3, #15792	; 0x3db0
20002eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eee:	429a      	cmp	r2, r3
20002ef0:	d007      	beq.n	20002f02 <MSS_SPI_set_slave_select+0x2a>
20002ef2:	687a      	ldr	r2, [r7, #4]
20002ef4:	f643 532c 	movw	r3, #15660	; 0x3d2c
20002ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002efc:	429a      	cmp	r2, r3
20002efe:	d000      	beq.n	20002f02 <MSS_SPI_set_slave_select+0x2a>
20002f00:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002f02:	687b      	ldr	r3, [r7, #4]
20002f04:	681b      	ldr	r3, [r3, #0]
20002f06:	681b      	ldr	r3, [r3, #0]
20002f08:	f003 0302 	and.w	r3, r3, #2
20002f0c:	2b00      	cmp	r3, #0
20002f0e:	d100      	bne.n	20002f12 <MSS_SPI_set_slave_select+0x3a>
20002f10:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20002f12:	78fb      	ldrb	r3, [r7, #3]
20002f14:	687a      	ldr	r2, [r7, #4]
20002f16:	f103 0306 	add.w	r3, r3, #6
20002f1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002f1e:	4413      	add	r3, r2
20002f20:	685b      	ldr	r3, [r3, #4]
20002f22:	f1b3 3fff 	cmp.w	r3, #4294967295
20002f26:	d100      	bne.n	20002f2a <MSS_SPI_set_slave_select+0x52>
20002f28:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002f2a:	687b      	ldr	r3, [r7, #4]
20002f2c:	791b      	ldrb	r3, [r3, #4]
20002f2e:	b25b      	sxtb	r3, r3
20002f30:	4618      	mov	r0, r3
20002f32:	f7ff fda3 	bl	20002a7c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002f36:	687b      	ldr	r3, [r7, #4]
20002f38:	681b      	ldr	r3, [r3, #0]
20002f3a:	689b      	ldr	r3, [r3, #8]
20002f3c:	f003 0304 	and.w	r3, r3, #4
20002f40:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002f42:	68fb      	ldr	r3, [r7, #12]
20002f44:	2b00      	cmp	r3, #0
20002f46:	d002      	beq.n	20002f4e <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002f48:	6878      	ldr	r0, [r7, #4]
20002f4a:	f7ff fe6d 	bl	20002c28 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002f4e:	687b      	ldr	r3, [r7, #4]
20002f50:	681b      	ldr	r3, [r3, #0]
20002f52:	687a      	ldr	r2, [r7, #4]
20002f54:	6812      	ldr	r2, [r2, #0]
20002f56:	6812      	ldr	r2, [r2, #0]
20002f58:	f022 0201 	bic.w	r2, r2, #1
20002f5c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002f5e:	687b      	ldr	r3, [r7, #4]
20002f60:	681a      	ldr	r2, [r3, #0]
20002f62:	78fb      	ldrb	r3, [r7, #3]
20002f64:	6879      	ldr	r1, [r7, #4]
20002f66:	f103 0306 	add.w	r3, r3, #6
20002f6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002f6e:	440b      	add	r3, r1
20002f70:	685b      	ldr	r3, [r3, #4]
20002f72:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20002f74:	687b      	ldr	r3, [r7, #4]
20002f76:	681a      	ldr	r2, [r3, #0]
20002f78:	78fb      	ldrb	r3, [r7, #3]
20002f7a:	6879      	ldr	r1, [r7, #4]
20002f7c:	f103 0306 	add.w	r3, r3, #6
20002f80:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002f84:	440b      	add	r3, r1
20002f86:	7a5b      	ldrb	r3, [r3, #9]
20002f88:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002f8a:	687b      	ldr	r3, [r7, #4]
20002f8c:	681a      	ldr	r2, [r3, #0]
20002f8e:	78fb      	ldrb	r3, [r7, #3]
20002f90:	6879      	ldr	r1, [r7, #4]
20002f92:	f103 0306 	add.w	r3, r3, #6
20002f96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002f9a:	440b      	add	r3, r1
20002f9c:	7a1b      	ldrb	r3, [r3, #8]
20002f9e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002fa0:	687b      	ldr	r3, [r7, #4]
20002fa2:	681b      	ldr	r3, [r3, #0]
20002fa4:	687a      	ldr	r2, [r7, #4]
20002fa6:	6812      	ldr	r2, [r2, #0]
20002fa8:	6812      	ldr	r2, [r2, #0]
20002faa:	f042 0201 	orr.w	r2, r2, #1
20002fae:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20002fb0:	687b      	ldr	r3, [r7, #4]
20002fb2:	681b      	ldr	r3, [r3, #0]
20002fb4:	687a      	ldr	r2, [r7, #4]
20002fb6:	6812      	ldr	r2, [r2, #0]
20002fb8:	69d1      	ldr	r1, [r2, #28]
20002fba:	78fa      	ldrb	r2, [r7, #3]
20002fbc:	f04f 0001 	mov.w	r0, #1
20002fc0:	fa00 f202 	lsl.w	r2, r0, r2
20002fc4:	ea41 0202 	orr.w	r2, r1, r2
20002fc8:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002fca:	687b      	ldr	r3, [r7, #4]
20002fcc:	791b      	ldrb	r3, [r3, #4]
20002fce:	b25b      	sxtb	r3, r3
20002fd0:	4618      	mov	r0, r3
20002fd2:	f7ff fd37 	bl	20002a44 <NVIC_EnableIRQ>
}
20002fd6:	f107 0710 	add.w	r7, r7, #16
20002fda:	46bd      	mov	sp, r7
20002fdc:	bd80      	pop	{r7, pc}
20002fde:	bf00      	nop

20002fe0 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20002fe0:	b580      	push	{r7, lr}
20002fe2:	b084      	sub	sp, #16
20002fe4:	af00      	add	r7, sp, #0
20002fe6:	6078      	str	r0, [r7, #4]
20002fe8:	460b      	mov	r3, r1
20002fea:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002fec:	687a      	ldr	r2, [r7, #4]
20002fee:	f643 53b0 	movw	r3, #15792	; 0x3db0
20002ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ff6:	429a      	cmp	r2, r3
20002ff8:	d007      	beq.n	2000300a <MSS_SPI_clear_slave_select+0x2a>
20002ffa:	687a      	ldr	r2, [r7, #4]
20002ffc:	f643 532c 	movw	r3, #15660	; 0x3d2c
20003000:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003004:	429a      	cmp	r2, r3
20003006:	d000      	beq.n	2000300a <MSS_SPI_clear_slave_select+0x2a>
20003008:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000300a:	687b      	ldr	r3, [r7, #4]
2000300c:	681b      	ldr	r3, [r3, #0]
2000300e:	681b      	ldr	r3, [r3, #0]
20003010:	f003 0302 	and.w	r3, r3, #2
20003014:	2b00      	cmp	r3, #0
20003016:	d100      	bne.n	2000301a <MSS_SPI_clear_slave_select+0x3a>
20003018:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000301a:	687b      	ldr	r3, [r7, #4]
2000301c:	791b      	ldrb	r3, [r3, #4]
2000301e:	b25b      	sxtb	r3, r3
20003020:	4618      	mov	r0, r3
20003022:	f7ff fd2b 	bl	20002a7c <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20003026:	687b      	ldr	r3, [r7, #4]
20003028:	681b      	ldr	r3, [r3, #0]
2000302a:	689b      	ldr	r3, [r3, #8]
2000302c:	f003 0304 	and.w	r3, r3, #4
20003030:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20003032:	68fb      	ldr	r3, [r7, #12]
20003034:	2b00      	cmp	r3, #0
20003036:	d002      	beq.n	2000303e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20003038:	6878      	ldr	r0, [r7, #4]
2000303a:	f7ff fdf5 	bl	20002c28 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
2000303e:	687b      	ldr	r3, [r7, #4]
20003040:	681b      	ldr	r3, [r3, #0]
20003042:	687a      	ldr	r2, [r7, #4]
20003044:	6812      	ldr	r2, [r2, #0]
20003046:	69d1      	ldr	r1, [r2, #28]
20003048:	78fa      	ldrb	r2, [r7, #3]
2000304a:	f04f 0001 	mov.w	r0, #1
2000304e:	fa00 f202 	lsl.w	r2, r0, r2
20003052:	ea6f 0202 	mvn.w	r2, r2
20003056:	ea01 0202 	and.w	r2, r1, r2
2000305a:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000305c:	687b      	ldr	r3, [r7, #4]
2000305e:	791b      	ldrb	r3, [r3, #4]
20003060:	b25b      	sxtb	r3, r3
20003062:	4618      	mov	r0, r3
20003064:	f7ff fcee 	bl	20002a44 <NVIC_EnableIRQ>
}
20003068:	f107 0710 	add.w	r7, r7, #16
2000306c:	46bd      	mov	sp, r7
2000306e:	bd80      	pop	{r7, pc}

20003070 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20003070:	b480      	push	{r7}
20003072:	b085      	sub	sp, #20
20003074:	af00      	add	r7, sp, #0
20003076:	6078      	str	r0, [r7, #4]
20003078:	6039      	str	r1, [r7, #0]
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
2000307a:	687a      	ldr	r2, [r7, #4]
2000307c:	f643 53b0 	movw	r3, #15792	; 0x3db0
20003080:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003084:	429a      	cmp	r2, r3
20003086:	d007      	beq.n	20003098 <MSS_SPI_transfer_frame+0x28>
20003088:	687a      	ldr	r2, [r7, #4]
2000308a:	f643 532c 	movw	r3, #15660	; 0x3d2c
2000308e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003092:	429a      	cmp	r2, r3
20003094:	d000      	beq.n	20003098 <MSS_SPI_transfer_frame+0x28>
20003096:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20003098:	687b      	ldr	r3, [r7, #4]
2000309a:	681b      	ldr	r3, [r3, #0]
2000309c:	681b      	ldr	r3, [r3, #0]
2000309e:	f003 0302 	and.w	r3, r3, #2
200030a2:	2b00      	cmp	r3, #0
200030a4:	d100      	bne.n	200030a8 <MSS_SPI_transfer_frame+0x38>
200030a6:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
200030a8:	687b      	ldr	r3, [r7, #4]
200030aa:	681a      	ldr	r2, [r3, #0]
200030ac:	687b      	ldr	r3, [r7, #4]
200030ae:	681b      	ldr	r3, [r3, #0]
200030b0:	6819      	ldr	r1, [r3, #0]
200030b2:	f240 03ff 	movw	r3, #255	; 0xff
200030b6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200030ba:	ea01 0303 	and.w	r3, r1, r3
200030be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
200030c2:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200030c4:	687b      	ldr	r3, [r7, #4]
200030c6:	681b      	ldr	r3, [r3, #0]
200030c8:	687a      	ldr	r2, [r7, #4]
200030ca:	6812      	ldr	r2, [r2, #0]
200030cc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
200030ce:	f042 020c 	orr.w	r2, r2, #12
200030d2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
200030d4:	687b      	ldr	r3, [r7, #4]
200030d6:	681b      	ldr	r3, [r3, #0]
200030d8:	683a      	ldr	r2, [r7, #0]
200030da:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200030dc:	687b      	ldr	r3, [r7, #4]
200030de:	681b      	ldr	r3, [r3, #0]
200030e0:	689b      	ldr	r3, [r3, #8]
200030e2:	f003 0301 	and.w	r3, r3, #1
200030e6:	60fb      	str	r3, [r7, #12]
    while(0u == tx_done)
200030e8:	e005      	b.n	200030f6 <MSS_SPI_transfer_frame+0x86>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200030ea:	687b      	ldr	r3, [r7, #4]
200030ec:	681b      	ldr	r3, [r3, #0]
200030ee:	689b      	ldr	r3, [r3, #8]
200030f0:	f003 0301 	and.w	r3, r3, #1
200030f4:	60fb      	str	r3, [r7, #12]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200030f6:	68fb      	ldr	r3, [r7, #12]
200030f8:	2b00      	cmp	r3, #0
200030fa:	d0f6      	beq.n	200030ea <MSS_SPI_transfer_frame+0x7a>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200030fc:	687b      	ldr	r3, [r7, #4]
200030fe:	681b      	ldr	r3, [r3, #0]
20003100:	689b      	ldr	r3, [r3, #8]
20003102:	f003 0302 	and.w	r3, r3, #2
20003106:	60bb      	str	r3, [r7, #8]
    while(0u == rx_ready)
20003108:	e005      	b.n	20003116 <MSS_SPI_transfer_frame+0xa6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
2000310a:	687b      	ldr	r3, [r7, #4]
2000310c:	681b      	ldr	r3, [r3, #0]
2000310e:	689b      	ldr	r3, [r3, #8]
20003110:	f003 0302 	and.w	r3, r3, #2
20003114:	60bb      	str	r3, [r7, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
20003116:	68bb      	ldr	r3, [r7, #8]
20003118:	2b00      	cmp	r3, #0
2000311a:	d0f6      	beq.n	2000310a <MSS_SPI_transfer_frame+0x9a>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
2000311c:	687b      	ldr	r3, [r7, #4]
2000311e:	681b      	ldr	r3, [r3, #0]
20003120:	691b      	ldr	r3, [r3, #16]
}
20003122:	4618      	mov	r0, r3
20003124:	f107 0714 	add.w	r7, r7, #20
20003128:	46bd      	mov	sp, r7
2000312a:	bc80      	pop	{r7}
2000312c:	4770      	bx	lr
2000312e:	bf00      	nop

20003130 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003130:	b480      	push	{r7}
20003132:	b085      	sub	sp, #20
20003134:	af00      	add	r7, sp, #0
20003136:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20003138:	f04f 0300 	mov.w	r3, #0
2000313c:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000313e:	e00e      	b.n	2000315e <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20003140:	687b      	ldr	r3, [r7, #4]
20003142:	681b      	ldr	r3, [r3, #0]
20003144:	687a      	ldr	r2, [r7, #4]
20003146:	6891      	ldr	r1, [r2, #8]
20003148:	687a      	ldr	r2, [r7, #4]
2000314a:	6912      	ldr	r2, [r2, #16]
2000314c:	440a      	add	r2, r1
2000314e:	7812      	ldrb	r2, [r2, #0]
20003150:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20003152:	687b      	ldr	r3, [r7, #4]
20003154:	691b      	ldr	r3, [r3, #16]
20003156:	f103 0201 	add.w	r2, r3, #1
2000315a:	687b      	ldr	r3, [r7, #4]
2000315c:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000315e:	687b      	ldr	r3, [r7, #4]
20003160:	681b      	ldr	r3, [r3, #0]
20003162:	689b      	ldr	r3, [r3, #8]
20003164:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003168:	2b00      	cmp	r3, #0
2000316a:	d105      	bne.n	20003178 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
2000316c:	687b      	ldr	r3, [r7, #4]
2000316e:	691a      	ldr	r2, [r3, #16]
20003170:	687b      	ldr	r3, [r7, #4]
20003172:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003174:	429a      	cmp	r2, r3
20003176:	d3e3      	bcc.n	20003140 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20003178:	687b      	ldr	r3, [r7, #4]
2000317a:	691a      	ldr	r2, [r3, #16]
2000317c:	687b      	ldr	r3, [r7, #4]
2000317e:	68db      	ldr	r3, [r3, #12]
20003180:	429a      	cmp	r2, r3
20003182:	d31c      	bcc.n	200031be <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003184:	e00e      	b.n	200031a4 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20003186:	687b      	ldr	r3, [r7, #4]
20003188:	681b      	ldr	r3, [r3, #0]
2000318a:	687a      	ldr	r2, [r7, #4]
2000318c:	6951      	ldr	r1, [r2, #20]
2000318e:	687a      	ldr	r2, [r7, #4]
20003190:	69d2      	ldr	r2, [r2, #28]
20003192:	440a      	add	r2, r1
20003194:	7812      	ldrb	r2, [r2, #0]
20003196:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20003198:	687b      	ldr	r3, [r7, #4]
2000319a:	69db      	ldr	r3, [r3, #28]
2000319c:	f103 0201 	add.w	r2, r3, #1
200031a0:	687b      	ldr	r3, [r7, #4]
200031a2:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200031a4:	687b      	ldr	r3, [r7, #4]
200031a6:	681b      	ldr	r3, [r3, #0]
200031a8:	689b      	ldr	r3, [r3, #8]
200031aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
200031ae:	2b00      	cmp	r3, #0
200031b0:	d105      	bne.n	200031be <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
200031b2:	687b      	ldr	r3, [r7, #4]
200031b4:	69da      	ldr	r2, [r3, #28]
200031b6:	687b      	ldr	r3, [r7, #4]
200031b8:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200031ba:	429a      	cmp	r2, r3
200031bc:	d3e3      	bcc.n	20003186 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200031be:	687b      	ldr	r3, [r7, #4]
200031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200031c2:	2b00      	cmp	r3, #0
200031c4:	d01f      	beq.n	20003206 <fill_slave_tx_fifo+0xd6>
200031c6:	687b      	ldr	r3, [r7, #4]
200031c8:	691a      	ldr	r2, [r3, #16]
200031ca:	687b      	ldr	r3, [r7, #4]
200031cc:	68db      	ldr	r3, [r3, #12]
200031ce:	429a      	cmp	r2, r3
200031d0:	d319      	bcc.n	20003206 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200031d2:	687b      	ldr	r3, [r7, #4]
200031d4:	69da      	ldr	r2, [r3, #28]
200031d6:	687b      	ldr	r3, [r7, #4]
200031d8:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200031da:	429a      	cmp	r2, r3
200031dc:	d313      	bcc.n	20003206 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200031de:	e008      	b.n	200031f2 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200031e0:	687b      	ldr	r3, [r7, #4]
200031e2:	681b      	ldr	r3, [r3, #0]
200031e4:	f04f 0200 	mov.w	r2, #0
200031e8:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200031ea:	68fb      	ldr	r3, [r7, #12]
200031ec:	f103 0301 	add.w	r3, r3, #1
200031f0:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200031f2:	687b      	ldr	r3, [r7, #4]
200031f4:	681b      	ldr	r3, [r3, #0]
200031f6:	689b      	ldr	r3, [r3, #8]
200031f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
200031fc:	2b00      	cmp	r3, #0
200031fe:	d102      	bne.n	20003206 <fill_slave_tx_fifo+0xd6>
20003200:	68fb      	ldr	r3, [r7, #12]
20003202:	2b1f      	cmp	r3, #31
20003204:	d9ec      	bls.n	200031e0 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20003206:	f107 0714 	add.w	r7, r7, #20
2000320a:	46bd      	mov	sp, r7
2000320c:	bc80      	pop	{r7}
2000320e:	4770      	bx	lr

20003210 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003210:	b580      	push	{r7, lr}
20003212:	b084      	sub	sp, #16
20003214:	af00      	add	r7, sp, #0
20003216:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20003218:	687b      	ldr	r3, [r7, #4]
2000321a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
2000321e:	2b02      	cmp	r3, #2
20003220:	d115      	bne.n	2000324e <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003222:	e00c      	b.n	2000323e <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20003224:	687b      	ldr	r3, [r7, #4]
20003226:	681b      	ldr	r3, [r3, #0]
20003228:	691b      	ldr	r3, [r3, #16]
2000322a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
2000322c:	687b      	ldr	r3, [r7, #4]
2000322e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003230:	2b00      	cmp	r3, #0
20003232:	d004      	beq.n	2000323e <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20003234:	687b      	ldr	r3, [r7, #4]
20003236:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003238:	68fa      	ldr	r2, [r7, #12]
2000323a:	4610      	mov	r0, r2
2000323c:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000323e:	687b      	ldr	r3, [r7, #4]
20003240:	681b      	ldr	r3, [r3, #0]
20003242:	689b      	ldr	r3, [r3, #8]
20003244:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003248:	2b00      	cmp	r3, #0
2000324a:	d0eb      	beq.n	20003224 <read_slave_rx_fifo+0x14>
2000324c:	e032      	b.n	200032b4 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000324e:	687b      	ldr	r3, [r7, #4]
20003250:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003254:	2b01      	cmp	r3, #1
20003256:	d125      	bne.n	200032a4 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003258:	e017      	b.n	2000328a <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000325a:	687b      	ldr	r3, [r7, #4]
2000325c:	681b      	ldr	r3, [r3, #0]
2000325e:	691b      	ldr	r3, [r3, #16]
20003260:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20003262:	687b      	ldr	r3, [r7, #4]
20003264:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003266:	687b      	ldr	r3, [r7, #4]
20003268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000326a:	429a      	cmp	r2, r3
2000326c:	d207      	bcs.n	2000327e <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000326e:	687b      	ldr	r3, [r7, #4]
20003270:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003272:	687b      	ldr	r3, [r7, #4]
20003274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003276:	4413      	add	r3, r2
20003278:	68fa      	ldr	r2, [r7, #12]
2000327a:	b2d2      	uxtb	r2, r2
2000327c:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
2000327e:	687b      	ldr	r3, [r7, #4]
20003280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003282:	f103 0201 	add.w	r2, r3, #1
20003286:	687b      	ldr	r3, [r7, #4]
20003288:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000328a:	687b      	ldr	r3, [r7, #4]
2000328c:	681b      	ldr	r3, [r3, #0]
2000328e:	689b      	ldr	r3, [r3, #8]
20003290:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003294:	2b00      	cmp	r3, #0
20003296:	d0e0      	beq.n	2000325a <read_slave_rx_fifo+0x4a>
20003298:	e00c      	b.n	200032b4 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000329a:	687b      	ldr	r3, [r7, #4]
2000329c:	681b      	ldr	r3, [r3, #0]
2000329e:	691b      	ldr	r3, [r3, #16]
200032a0:	60fb      	str	r3, [r7, #12]
200032a2:	e000      	b.n	200032a6 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200032a4:	bf00      	nop
200032a6:	687b      	ldr	r3, [r7, #4]
200032a8:	681b      	ldr	r3, [r3, #0]
200032aa:	689b      	ldr	r3, [r3, #8]
200032ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
200032b0:	2b00      	cmp	r3, #0
200032b2:	d0f2      	beq.n	2000329a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200032b4:	f107 0710 	add.w	r7, r7, #16
200032b8:	46bd      	mov	sp, r7
200032ba:	bd80      	pop	{r7, pc}

200032bc <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200032bc:	b580      	push	{r7, lr}
200032be:	b086      	sub	sp, #24
200032c0:	af00      	add	r7, sp, #0
200032c2:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200032c4:	687b      	ldr	r3, [r7, #4]
200032c6:	681b      	ldr	r3, [r3, #0]
200032c8:	f103 0320 	add.w	r3, r3, #32
200032cc:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200032ce:	687a      	ldr	r2, [r7, #4]
200032d0:	f643 53b0 	movw	r3, #15792	; 0x3db0
200032d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032d8:	429a      	cmp	r2, r3
200032da:	d007      	beq.n	200032ec <mss_spi_isr+0x30>
200032dc:	687a      	ldr	r2, [r7, #4]
200032de:	f643 532c 	movw	r3, #15660	; 0x3d2c
200032e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032e6:	429a      	cmp	r2, r3
200032e8:	d000      	beq.n	200032ec <mss_spi_isr+0x30>
200032ea:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200032ec:	693b      	ldr	r3, [r7, #16]
200032ee:	681b      	ldr	r3, [r3, #0]
200032f0:	f003 0302 	and.w	r3, r3, #2
200032f4:	2b00      	cmp	r3, #0
200032f6:	d052      	beq.n	2000339e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200032f8:	687b      	ldr	r3, [r7, #4]
200032fa:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200032fe:	2b02      	cmp	r3, #2
20003300:	d115      	bne.n	2000332e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003302:	e00c      	b.n	2000331e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20003304:	687b      	ldr	r3, [r7, #4]
20003306:	681b      	ldr	r3, [r3, #0]
20003308:	691b      	ldr	r3, [r3, #16]
2000330a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
2000330c:	687b      	ldr	r3, [r7, #4]
2000330e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003310:	2b00      	cmp	r3, #0
20003312:	d004      	beq.n	2000331e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20003314:	687b      	ldr	r3, [r7, #4]
20003316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003318:	68fa      	ldr	r2, [r7, #12]
2000331a:	4610      	mov	r0, r2
2000331c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000331e:	687b      	ldr	r3, [r7, #4]
20003320:	681b      	ldr	r3, [r3, #0]
20003322:	689b      	ldr	r3, [r3, #8]
20003324:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003328:	2b00      	cmp	r3, #0
2000332a:	d0eb      	beq.n	20003304 <mss_spi_isr+0x48>
2000332c:	e032      	b.n	20003394 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000332e:	687b      	ldr	r3, [r7, #4]
20003330:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003334:	2b01      	cmp	r3, #1
20003336:	d125      	bne.n	20003384 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20003338:	e017      	b.n	2000336a <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000333a:	687b      	ldr	r3, [r7, #4]
2000333c:	681b      	ldr	r3, [r3, #0]
2000333e:	691b      	ldr	r3, [r3, #16]
20003340:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20003342:	687b      	ldr	r3, [r7, #4]
20003344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20003346:	687b      	ldr	r3, [r7, #4]
20003348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000334a:	429a      	cmp	r2, r3
2000334c:	d207      	bcs.n	2000335e <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000334e:	687b      	ldr	r3, [r7, #4]
20003350:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003352:	687b      	ldr	r3, [r7, #4]
20003354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003356:	4413      	add	r3, r2
20003358:	68fa      	ldr	r2, [r7, #12]
2000335a:	b2d2      	uxtb	r2, r2
2000335c:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
2000335e:	687b      	ldr	r3, [r7, #4]
20003360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003362:	f103 0201 	add.w	r2, r3, #1
20003366:	687b      	ldr	r3, [r7, #4]
20003368:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000336a:	687b      	ldr	r3, [r7, #4]
2000336c:	681b      	ldr	r3, [r3, #0]
2000336e:	689b      	ldr	r3, [r3, #8]
20003370:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003374:	2b00      	cmp	r3, #0
20003376:	d0e0      	beq.n	2000333a <mss_spi_isr+0x7e>
20003378:	e00c      	b.n	20003394 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000337a:	687b      	ldr	r3, [r7, #4]
2000337c:	681b      	ldr	r3, [r3, #0]
2000337e:	691b      	ldr	r3, [r3, #16]
20003380:	60fb      	str	r3, [r7, #12]
20003382:	e000      	b.n	20003386 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003384:	bf00      	nop
20003386:	687b      	ldr	r3, [r7, #4]
20003388:	681b      	ldr	r3, [r3, #0]
2000338a:	689b      	ldr	r3, [r3, #8]
2000338c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003390:	2b00      	cmp	r3, #0
20003392:	d0f2      	beq.n	2000337a <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003394:	687b      	ldr	r3, [r7, #4]
20003396:	681b      	ldr	r3, [r3, #0]
20003398:	f04f 0202 	mov.w	r2, #2
2000339c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000339e:	693b      	ldr	r3, [r7, #16]
200033a0:	681b      	ldr	r3, [r3, #0]
200033a2:	f003 0301 	and.w	r3, r3, #1
200033a6:	b2db      	uxtb	r3, r3
200033a8:	2b00      	cmp	r3, #0
200033aa:	d012      	beq.n	200033d2 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
200033ac:	687b      	ldr	r3, [r7, #4]
200033ae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200033b2:	2b02      	cmp	r3, #2
200033b4:	d105      	bne.n	200033c2 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
200033b6:	687b      	ldr	r3, [r7, #4]
200033b8:	681b      	ldr	r3, [r3, #0]
200033ba:	687a      	ldr	r2, [r7, #4]
200033bc:	6f92      	ldr	r2, [r2, #120]	; 0x78
200033be:	615a      	str	r2, [r3, #20]
200033c0:	e002      	b.n	200033c8 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200033c2:	6878      	ldr	r0, [r7, #4]
200033c4:	f7ff feb4 	bl	20003130 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
200033c8:	687b      	ldr	r3, [r7, #4]
200033ca:	681b      	ldr	r3, [r3, #0]
200033cc:	f04f 0201 	mov.w	r2, #1
200033d0:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200033d2:	693b      	ldr	r3, [r7, #16]
200033d4:	681b      	ldr	r3, [r3, #0]
200033d6:	f003 0310 	and.w	r3, r3, #16
200033da:	2b00      	cmp	r3, #0
200033dc:	d023      	beq.n	20003426 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200033de:	6878      	ldr	r0, [r7, #4]
200033e0:	f7ff ff16 	bl	20003210 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200033e4:	687b      	ldr	r3, [r7, #4]
200033e6:	6a1b      	ldr	r3, [r3, #32]
200033e8:	2b00      	cmp	r3, #0
200033ea:	d00b      	beq.n	20003404 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200033ec:	687b      	ldr	r3, [r7, #4]
200033ee:	6a1b      	ldr	r3, [r3, #32]
200033f0:	687a      	ldr	r2, [r7, #4]
200033f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
200033f4:	687a      	ldr	r2, [r7, #4]
200033f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
200033f8:	4608      	mov	r0, r1
200033fa:	4611      	mov	r1, r2
200033fc:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200033fe:	6878      	ldr	r0, [r7, #4]
20003400:	f7ff fe96 	bl	20003130 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20003404:	687b      	ldr	r3, [r7, #4]
20003406:	f04f 0201 	mov.w	r2, #1
2000340a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
2000340c:	687b      	ldr	r3, [r7, #4]
2000340e:	681b      	ldr	r3, [r3, #0]
20003410:	687a      	ldr	r2, [r7, #4]
20003412:	6812      	ldr	r2, [r2, #0]
20003414:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003416:	f022 0210 	bic.w	r2, r2, #16
2000341a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
2000341c:	687b      	ldr	r3, [r7, #4]
2000341e:	681b      	ldr	r3, [r3, #0]
20003420:	f04f 0210 	mov.w	r2, #16
20003424:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20003426:	693b      	ldr	r3, [r7, #16]
20003428:	681b      	ldr	r3, [r3, #0]
2000342a:	f003 0304 	and.w	r3, r3, #4
2000342e:	2b00      	cmp	r3, #0
20003430:	d00f      	beq.n	20003452 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20003432:	687b      	ldr	r3, [r7, #4]
20003434:	681b      	ldr	r3, [r3, #0]
20003436:	687a      	ldr	r2, [r7, #4]
20003438:	6812      	ldr	r2, [r2, #0]
2000343a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000343c:	f042 0204 	orr.w	r2, r2, #4
20003440:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20003442:	6878      	ldr	r0, [r7, #4]
20003444:	f7ff fbf0 	bl	20002c28 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20003448:	687b      	ldr	r3, [r7, #4]
2000344a:	681b      	ldr	r3, [r3, #0]
2000344c:	f04f 0204 	mov.w	r2, #4
20003450:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20003452:	693b      	ldr	r3, [r7, #16]
20003454:	681b      	ldr	r3, [r3, #0]
20003456:	f003 0308 	and.w	r3, r3, #8
2000345a:	2b00      	cmp	r3, #0
2000345c:	d031      	beq.n	200034c2 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
2000345e:	687b      	ldr	r3, [r7, #4]
20003460:	681b      	ldr	r3, [r3, #0]
20003462:	687a      	ldr	r2, [r7, #4]
20003464:	6812      	ldr	r2, [r2, #0]
20003466:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003468:	f042 0208 	orr.w	r2, r2, #8
2000346c:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000346e:	687b      	ldr	r3, [r7, #4]
20003470:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003474:	2b02      	cmp	r3, #2
20003476:	d113      	bne.n	200034a0 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20003478:	687b      	ldr	r3, [r7, #4]
2000347a:	681a      	ldr	r2, [r3, #0]
2000347c:	687b      	ldr	r3, [r7, #4]
2000347e:	681b      	ldr	r3, [r3, #0]
20003480:	6819      	ldr	r1, [r3, #0]
20003482:	f240 03ff 	movw	r3, #255	; 0xff
20003486:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000348a:	ea01 0303 	and.w	r3, r1, r3
2000348e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003492:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003494:	687b      	ldr	r3, [r7, #4]
20003496:	681b      	ldr	r3, [r3, #0]
20003498:	687a      	ldr	r2, [r7, #4]
2000349a:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000349c:	615a      	str	r2, [r3, #20]
2000349e:	e00b      	b.n	200034b8 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
200034a0:	687b      	ldr	r3, [r7, #4]
200034a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200034a6:	2b01      	cmp	r3, #1
200034a8:	d106      	bne.n	200034b8 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
200034aa:	687b      	ldr	r3, [r7, #4]
200034ac:	f04f 0200 	mov.w	r2, #0
200034b0:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
200034b2:	6878      	ldr	r0, [r7, #4]
200034b4:	f7ff fe3c 	bl	20003130 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
200034b8:	687b      	ldr	r3, [r7, #4]
200034ba:	681b      	ldr	r3, [r3, #0]
200034bc:	f04f 0208 	mov.w	r2, #8
200034c0:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
200034c2:	693b      	ldr	r3, [r7, #16]
200034c4:	681b      	ldr	r3, [r3, #0]
200034c6:	f003 0320 	and.w	r3, r3, #32
200034ca:	2b00      	cmp	r3, #0
200034cc:	d049      	beq.n	20003562 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
200034ce:	6878      	ldr	r0, [r7, #4]
200034d0:	f7ff fe9e 	bl	20003210 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
200034d4:	687b      	ldr	r3, [r7, #4]
200034d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200034d8:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
200034da:	687b      	ldr	r3, [r7, #4]
200034dc:	6a1b      	ldr	r3, [r3, #32]
200034de:	2b00      	cmp	r3, #0
200034e0:	d01c      	beq.n	2000351c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
200034e2:	687b      	ldr	r3, [r7, #4]
200034e4:	f04f 0200 	mov.w	r2, #0
200034e8:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
200034ea:	687b      	ldr	r3, [r7, #4]
200034ec:	f04f 0200 	mov.w	r2, #0
200034f0:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
200034f2:	687b      	ldr	r3, [r7, #4]
200034f4:	f04f 0200 	mov.w	r2, #0
200034f8:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
200034fa:	687b      	ldr	r3, [r7, #4]
200034fc:	f04f 0200 	mov.w	r2, #0
20003500:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003502:	687b      	ldr	r3, [r7, #4]
20003504:	681b      	ldr	r3, [r3, #0]
20003506:	f04f 0210 	mov.w	r2, #16
2000350a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000350c:	687b      	ldr	r3, [r7, #4]
2000350e:	681b      	ldr	r3, [r3, #0]
20003510:	687a      	ldr	r2, [r7, #4]
20003512:	6812      	ldr	r2, [r2, #0]
20003514:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003516:	f042 0210 	orr.w	r2, r2, #16
2000351a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000351c:	687b      	ldr	r3, [r7, #4]
2000351e:	f04f 0200 	mov.w	r2, #0
20003522:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003524:	687b      	ldr	r3, [r7, #4]
20003526:	681b      	ldr	r3, [r3, #0]
20003528:	687a      	ldr	r2, [r7, #4]
2000352a:	6812      	ldr	r2, [r2, #0]
2000352c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000352e:	f042 020c 	orr.w	r2, r2, #12
20003532:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20003534:	6878      	ldr	r0, [r7, #4]
20003536:	f7ff fdfb 	bl	20003130 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
2000353a:	687b      	ldr	r3, [r7, #4]
2000353c:	f04f 0200 	mov.w	r2, #0
20003540:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20003542:	687b      	ldr	r3, [r7, #4]
20003544:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003546:	2b00      	cmp	r3, #0
20003548:	d006      	beq.n	20003558 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
2000354a:	687b      	ldr	r3, [r7, #4]
2000354c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
2000354e:	687a      	ldr	r2, [r7, #4]
20003550:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003552:	4610      	mov	r0, r2
20003554:	6979      	ldr	r1, [r7, #20]
20003556:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20003558:	687b      	ldr	r3, [r7, #4]
2000355a:	681b      	ldr	r3, [r3, #0]
2000355c:	f04f 0220 	mov.w	r2, #32
20003560:	60da      	str	r2, [r3, #12]
    }
}
20003562:	f107 0718 	add.w	r7, r7, #24
20003566:	46bd      	mov	sp, r7
20003568:	bd80      	pop	{r7, pc}
2000356a:	bf00      	nop

2000356c <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
2000356c:	4668      	mov	r0, sp
2000356e:	f020 0107 	bic.w	r1, r0, #7
20003572:	468d      	mov	sp, r1
20003574:	b589      	push	{r0, r3, r7, lr}
20003576:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20003578:	f643 50b0 	movw	r0, #15792	; 0x3db0
2000357c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003580:	f7ff fe9c 	bl	200032bc <mss_spi_isr>
}
20003584:	46bd      	mov	sp, r7
20003586:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000358a:	4685      	mov	sp, r0
2000358c:	4770      	bx	lr
2000358e:	bf00      	nop

20003590 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003590:	4668      	mov	r0, sp
20003592:	f020 0107 	bic.w	r1, r0, #7
20003596:	468d      	mov	sp, r1
20003598:	b589      	push	{r0, r3, r7, lr}
2000359a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
2000359c:	f643 502c 	movw	r0, #15660	; 0x3d2c
200035a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200035a4:	f7ff fe8a 	bl	200032bc <mss_spi_isr>
}
200035a8:	46bd      	mov	sp, r7
200035aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
200035ae:	4685      	mov	sp, r0
200035b0:	4770      	bx	lr
200035b2:	bf00      	nop

200035b4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200035b4:	b480      	push	{r7}
200035b6:	b083      	sub	sp, #12
200035b8:	af00      	add	r7, sp, #0
200035ba:	4603      	mov	r3, r0
200035bc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200035be:	f24e 1300 	movw	r3, #57600	; 0xe100
200035c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200035c6:	f997 2007 	ldrsb.w	r2, [r7, #7]
200035ca:	ea4f 1252 	mov.w	r2, r2, lsr #5
200035ce:	79f9      	ldrb	r1, [r7, #7]
200035d0:	f001 011f 	and.w	r1, r1, #31
200035d4:	f04f 0001 	mov.w	r0, #1
200035d8:	fa00 f101 	lsl.w	r1, r0, r1
200035dc:	f102 0220 	add.w	r2, r2, #32
200035e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200035e4:	f107 070c 	add.w	r7, r7, #12
200035e8:	46bd      	mov	sp, r7
200035ea:	bc80      	pop	{r7}
200035ec:	4770      	bx	lr
200035ee:	bf00      	nop

200035f0 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200035f0:	b480      	push	{r7}
200035f2:	b083      	sub	sp, #12
200035f4:	af00      	add	r7, sp, #0
200035f6:	4603      	mov	r3, r0
200035f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200035fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200035fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003602:	f997 2007 	ldrsb.w	r2, [r7, #7]
20003606:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000360a:	79f9      	ldrb	r1, [r7, #7]
2000360c:	f001 011f 	and.w	r1, r1, #31
20003610:	f04f 0001 	mov.w	r0, #1
20003614:	fa00 f101 	lsl.w	r1, r0, r1
20003618:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000361c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003620:	f107 070c 	add.w	r7, r7, #12
20003624:	46bd      	mov	sp, r7
20003626:	bc80      	pop	{r7}
20003628:	4770      	bx	lr
2000362a:	bf00      	nop

2000362c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
2000362c:	b580      	push	{r7, lr}
2000362e:	b082      	sub	sp, #8
20003630:	af00      	add	r7, sp, #0
    uint32_t inc;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20003632:	f248 0300 	movw	r3, #32768	; 0x8000
20003636:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000363a:	f248 0200 	movw	r2, #32768	; 0x8000
2000363e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003642:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003644:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
20003648:	649a      	str	r2, [r3, #72]	; 0x48
    SYSREG->SOFT_RST_CR |= (SYSREG_GPIO_7_0_SOFTRESET_MASK |
2000364a:	f248 0300 	movw	r3, #32768	; 0x8000
2000364e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003652:	f248 0200 	movw	r2, #32768	; 0x8000
20003656:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000365a:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000365c:	f042 72f0 	orr.w	r2, r2, #31457280	; 0x1e00000
20003660:	649a      	str	r2, [r3, #72]	; 0x48
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
20003662:	f04f 0300 	mov.w	r3, #0
20003666:	607b      	str	r3, [r7, #4]
20003668:	e017      	b.n	2000369a <MSS_GPIO_init+0x6e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
2000366a:	687a      	ldr	r2, [r7, #4]
2000366c:	f643 4308 	movw	r3, #15368	; 0x3c08
20003670:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003674:	5c9b      	ldrb	r3, [r3, r2]
20003676:	b25b      	sxtb	r3, r3
20003678:	4618      	mov	r0, r3
2000367a:	f7ff ff9b 	bl	200035b4 <NVIC_DisableIRQ>
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
2000367e:	687a      	ldr	r2, [r7, #4]
20003680:	f643 4308 	movw	r3, #15368	; 0x3c08
20003684:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003688:	5c9b      	ldrb	r3, [r3, r2]
2000368a:	b25b      	sxtb	r3, r3
2000368c:	4618      	mov	r0, r3
2000368e:	f7ff ffaf 	bl	200035f0 <NVIC_ClearPendingIRQ>
                            SYSREG_GPIO_15_8_SOFTRESET_MASK |
                            SYSREG_GPIO_23_16_SOFTRESET_MASK |
                            SYSREG_GPIO_31_24_SOFTRESET_MASK);
                            
    /* Clear any previously pended MSS GPIO interrupt */
    for(inc = 0U; inc < NB_OF_GPIO; ++inc)
20003692:	687b      	ldr	r3, [r7, #4]
20003694:	f103 0301 	add.w	r3, r3, #1
20003698:	607b      	str	r3, [r7, #4]
2000369a:	687b      	ldr	r3, [r7, #4]
2000369c:	2b1f      	cmp	r3, #31
2000369e:	d9e4      	bls.n	2000366a <MSS_GPIO_init+0x3e>
    {
        NVIC_DisableIRQ(g_gpio_irqn_lut[inc]);
        NVIC_ClearPendingIRQ(g_gpio_irqn_lut[inc]);
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~(SYSREG_GPIO_7_0_SOFTRESET_MASK |
200036a0:	f248 0300 	movw	r3, #32768	; 0x8000
200036a4:	f2c4 0303 	movt	r3, #16387	; 0x4003
200036a8:	f248 0200 	movw	r2, #32768	; 0x8000
200036ac:	f2c4 0203 	movt	r2, #16387	; 0x4003
200036b0:	6c92      	ldr	r2, [r2, #72]	; 0x48
200036b2:	f022 72f0 	bic.w	r2, r2, #31457280	; 0x1e00000
200036b6:	649a      	str	r2, [r3, #72]	; 0x48
                             SYSREG_GPIO_15_8_SOFTRESET_MASK |
                             SYSREG_GPIO_23_16_SOFTRESET_MASK |
                             SYSREG_GPIO_31_24_SOFTRESET_MASK);
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200036b8:	f248 0300 	movw	r3, #32768	; 0x8000
200036bc:	f2c4 0303 	movt	r3, #16387	; 0x4003
200036c0:	f248 0200 	movw	r2, #32768	; 0x8000
200036c4:	f2c4 0203 	movt	r2, #16387	; 0x4003
200036c8:	6c92      	ldr	r2, [r2, #72]	; 0x48
200036ca:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
200036ce:	649a      	str	r2, [r3, #72]	; 0x48
}
200036d0:	f107 0708 	add.w	r7, r7, #8
200036d4:	46bd      	mov	sp, r7
200036d6:	bd80      	pop	{r7, pc}

200036d8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200036d8:	b480      	push	{r7}
200036da:	b085      	sub	sp, #20
200036dc:	af00      	add	r7, sp, #0
200036de:	4603      	mov	r3, r0
200036e0:	6039      	str	r1, [r7, #0]
200036e2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
200036e4:	79fb      	ldrb	r3, [r7, #7]
200036e6:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
200036e8:	68fb      	ldr	r3, [r7, #12]
200036ea:	2b1f      	cmp	r3, #31
200036ec:	d900      	bls.n	200036f0 <MSS_GPIO_config+0x18>
200036ee:	be00      	bkpt	0x0000

    if(gpio_idx < NB_OF_GPIO)
200036f0:	68fb      	ldr	r3, [r7, #12]
200036f2:	2b1f      	cmp	r3, #31
200036f4:	d808      	bhi.n	20003708 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200036f6:	68fa      	ldr	r2, [r7, #12]
200036f8:	f643 3388 	movw	r3, #15240	; 0x3b88
200036fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003704:	683a      	ldr	r2, [r7, #0]
20003706:	601a      	str	r2, [r3, #0]
    }
}
20003708:	f107 0714 	add.w	r7, r7, #20
2000370c:	46bd      	mov	sp, r7
2000370e:	bc80      	pop	{r7}
20003710:	4770      	bx	lr
20003712:	bf00      	nop

20003714 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t port_id,
    uint8_t value
)
{
20003714:	b480      	push	{r7}
20003716:	b085      	sub	sp, #20
20003718:	af00      	add	r7, sp, #0
2000371a:	4602      	mov	r2, r0
2000371c:	460b      	mov	r3, r1
2000371e:	71fa      	strb	r2, [r7, #7]
20003720:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_setting;
    uint32_t gpio_idx = (uint32_t)port_id;
20003722:	79fb      	ldrb	r3, [r7, #7]
20003724:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
20003726:	68fb      	ldr	r3, [r7, #12]
20003728:	2b1f      	cmp	r3, #31
2000372a:	d900      	bls.n	2000372e <MSS_GPIO_set_output+0x1a>
2000372c:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
2000372e:	68fb      	ldr	r3, [r7, #12]
20003730:	2b1f      	cmp	r3, #31
20003732:	d822      	bhi.n	2000377a <MSS_GPIO_set_output+0x66>
    {
        gpio_setting = GPIO->GPIO_OUT;
20003734:	f243 0300 	movw	r3, #12288	; 0x3000
20003738:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000373c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
20003740:	60bb      	str	r3, [r7, #8]
        gpio_setting &= ~((uint32_t)0x01u << gpio_idx);
20003742:	68fb      	ldr	r3, [r7, #12]
20003744:	f04f 0201 	mov.w	r2, #1
20003748:	fa02 f303 	lsl.w	r3, r2, r3
2000374c:	ea6f 0303 	mvn.w	r3, r3
20003750:	68ba      	ldr	r2, [r7, #8]
20003752:	ea02 0303 	and.w	r3, r2, r3
20003756:	60bb      	str	r3, [r7, #8]
        gpio_setting |= ((uint32_t)value & 0x01u) << gpio_idx;
20003758:	79bb      	ldrb	r3, [r7, #6]
2000375a:	f003 0201 	and.w	r2, r3, #1
2000375e:	68fb      	ldr	r3, [r7, #12]
20003760:	fa02 f303 	lsl.w	r3, r2, r3
20003764:	68ba      	ldr	r2, [r7, #8]
20003766:	ea42 0303 	orr.w	r3, r2, r3
2000376a:	60bb      	str	r3, [r7, #8]
        GPIO->GPIO_OUT = gpio_setting;
2000376c:	f243 0300 	movw	r3, #12288	; 0x3000
20003770:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003774:	68ba      	ldr	r2, [r7, #8]
20003776:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }
}
2000377a:	f107 0714 	add.w	r7, r7, #20
2000377e:	46bd      	mov	sp, r7
20003780:	bc80      	pop	{r7}
20003782:	4770      	bx	lr

20003784 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
20003784:	b580      	push	{r7, lr}
20003786:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
20003788:	f000 f936 	bl	200039f8 <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
2000378c:	f64e 5300 	movw	r3, #60672	; 0xed00
20003790:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003794:	f64e 5200 	movw	r2, #60672	; 0xed00
20003798:	f2ce 0200 	movt	r2, #57344	; 0xe000
2000379c:	6952      	ldr	r2, [r2, #20]
2000379e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200037a2:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
200037a4:	f7fc fe46 	bl	20000434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
200037a8:	bd80      	pop	{r7, pc}
200037aa:	bf00      	nop

200037ac <SystemCoreClockUpdate>:
#define FREQ_1MHZ    1000000u
#define FREQ_25MHZ   25000000u
#define FREQ_50MHZ   50000000u

void SystemCoreClockUpdate(void)
{
200037ac:	b580      	push	{r7, lr}
200037ae:	b088      	sub	sp, #32
200037b0:	af00      	add	r7, sp, #0
    uint32_t controller_pll_init;
    uint32_t clk_src;

    controller_pll_init = SYSREG->MSSDDR_FACC1_CR & CONTROLLER_PLL_INIT_MASK;
200037b2:	f248 0300 	movw	r3, #32768	; 0x8000
200037b6:	f2c4 0303 	movt	r3, #16387	; 0x4003
200037ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
200037be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
200037c2:	60fb      	str	r3, [r7, #12]

    if(0u == controller_pll_init)
200037c4:	68fb      	ldr	r3, [r7, #12]
200037c6:	2b00      	cmp	r3, #0
200037c8:	f040 808b 	bne.w	200038e2 <SystemCoreClockUpdate+0x136>
    {
        /* Normal operations. */
        uint32_t global_mux_sel;

        global_mux_sel = SYSREG->MSSDDR_FACC1_CR & FACC_GLMUX_SEL_MASK;
200037cc:	f248 0300 	movw	r3, #32768	; 0x8000
200037d0:	f2c4 0303 	movt	r3, #16387	; 0x4003
200037d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
200037d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
200037dc:	617b      	str	r3, [r7, #20]
        if(0u == global_mux_sel)
200037de:	697b      	ldr	r3, [r7, #20]
200037e0:	2b00      	cmp	r3, #0
200037e2:	d13f      	bne.n	20003864 <SystemCoreClockUpdate+0xb8>
        {
            /* MSS clocked from MSS PLL. Use Libero flow defines. */
            SystemCoreClock = MSS_SYS_M3_CLK_FREQ;
200037e4:	f643 436c 	movw	r3, #15468	; 0x3c6c
200037e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037ec:	f24e 1200 	movw	r2, #57600	; 0xe100
200037f0:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
200037f4:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK0 = MSS_SYS_APB_0_CLK_FREQ;
200037f6:	f643 4370 	movw	r3, #15472	; 0x3c70
200037fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200037fe:	f24e 1200 	movw	r2, #57600	; 0xe100
20003802:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
20003806:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK1 = MSS_SYS_APB_1_CLK_FREQ;
20003808:	f643 4374 	movw	r3, #15476	; 0x3c74
2000380c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003810:	f24e 1200 	movw	r2, #57600	; 0xe100
20003814:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
20003818:	601a      	str	r2, [r3, #0]
            g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
2000381a:	f643 4378 	movw	r3, #15480	; 0x3c78
2000381e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003822:	f647 0240 	movw	r2, #30784	; 0x7840
20003826:	f2c0 127d 	movt	r2, #381	; 0x17d
2000382a:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC0 = MSS_SYS_FIC_0_CLK_FREQ;
2000382c:	f643 437c 	movw	r3, #15484	; 0x3c7c
20003830:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003834:	f24e 1200 	movw	r2, #57600	; 0xe100
20003838:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
2000383c:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC1 = MSS_SYS_FIC_1_CLK_FREQ;
2000383e:	f643 4380 	movw	r3, #15488	; 0x3c80
20003842:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003846:	f24e 1200 	movw	r2, #57600	; 0xe100
2000384a:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
2000384e:	601a      	str	r2, [r3, #0]
            g_FrequencyFIC64 = MSS_SYS_FIC64_CLK_FREQ;
20003850:	f643 4384 	movw	r3, #15492	; 0x3c84
20003854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003858:	f24e 1200 	movw	r2, #57600	; 0xe100
2000385c:	f2c0 52f5 	movt	r2, #1525	; 0x5f5
20003860:	601a      	str	r2, [r3, #0]
                break;

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
20003862:	e045      	b.n	200038f0 <SystemCoreClockUpdate+0x144>
                                                   RCOSC_25_50MHZ_CLK_SRC,
                                                   CLK_XTAL_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   RCOSC_1_MHZ_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC,
                                                   CCC2ASCI_CLK_SRC };
20003864:	f643 4328 	movw	r3, #15400	; 0x3c28
20003868:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000386c:	f107 0204 	add.w	r2, r7, #4
20003870:	e893 0003 	ldmia.w	r3, {r0, r1}
20003874:	e882 0003 	stmia.w	r2, {r0, r1}

            uint32_t standby_sel;
            uint8_t clock_source;

            standby_sel = (SYSREG->MSSDDR_FACC2_CR >> FACC_STANDBY_SHIFT) & FACC_STANDBY_SEL_MASK;
20003878:	f248 0300 	movw	r3, #32768	; 0x8000
2000387c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003880:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
20003884:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003888:	f003 0307 	and.w	r3, r3, #7
2000388c:	61bb      	str	r3, [r7, #24]
            clock_source = standby_clock_lut[standby_sel];
2000388e:	69bb      	ldr	r3, [r7, #24]
20003890:	f107 0220 	add.w	r2, r7, #32
20003894:	4413      	add	r3, r2
20003896:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
2000389a:	77fb      	strb	r3, [r7, #31]
            switch(clock_source)
2000389c:	7ffb      	ldrb	r3, [r7, #31]
2000389e:	2b01      	cmp	r3, #1
200038a0:	d00b      	beq.n	200038ba <SystemCoreClockUpdate+0x10e>
200038a2:	2b02      	cmp	r3, #2
200038a4:	d00e      	beq.n	200038c4 <SystemCoreClockUpdate+0x118>
200038a6:	2b00      	cmp	r3, #0
200038a8:	d114      	bne.n	200038d4 <SystemCoreClockUpdate+0x128>
            {
                case RCOSC_25_50MHZ_CLK_SRC:
                    clk_src = get_rcosc_25_50mhz_frequency();
200038aa:	f000 f825 	bl	200038f8 <get_rcosc_25_50mhz_frequency>
200038ae:	4603      	mov	r3, r0
200038b0:	613b      	str	r3, [r7, #16]
                    set_clock_frequency_globals(clk_src);
200038b2:	6938      	ldr	r0, [r7, #16]
200038b4:	f000 f842 	bl	2000393c <set_clock_frequency_globals>
                break;
200038b8:	e01a      	b.n	200038f0 <SystemCoreClockUpdate+0x144>

                case CLK_XTAL_CLK_SRC:
                    set_clock_frequency_globals(FREQ_32KHZ);
200038ba:	f44f 4000 	mov.w	r0, #32768	; 0x8000
200038be:	f000 f83d 	bl	2000393c <set_clock_frequency_globals>
                break;
200038c2:	e015      	b.n	200038f0 <SystemCoreClockUpdate+0x144>

                case RCOSC_1_MHZ_CLK_SRC:
                    set_clock_frequency_globals(FREQ_1MHZ);
200038c4:	f244 2040 	movw	r0, #16960	; 0x4240
200038c8:	f2c0 000f 	movt	r0, #15
200038cc:	f000 f836 	bl	2000393c <set_clock_frequency_globals>
                break;
200038d0:	bf00      	nop
200038d2:	e00d      	b.n	200038f0 <SystemCoreClockUpdate+0x144>

                case CCC2ASCI_CLK_SRC:
                    /* Fall through. */
                default:
                    set_clock_frequency_globals(FREQ_1MHZ);
200038d4:	f244 2040 	movw	r0, #16960	; 0x4240
200038d8:	f2c0 000f 	movt	r0, #15
200038dc:	f000 f82e 	bl	2000393c <set_clock_frequency_globals>
200038e0:	e006      	b.n	200038f0 <SystemCoreClockUpdate+0x144>
        }
    }
    else
    {
        /* PLL initialization mode. Running from 25/50MHZ RC oscillator. */
        clk_src = get_rcosc_25_50mhz_frequency();
200038e2:	f000 f809 	bl	200038f8 <get_rcosc_25_50mhz_frequency>
200038e6:	4603      	mov	r3, r0
200038e8:	613b      	str	r3, [r7, #16]
        set_clock_frequency_globals(clk_src);
200038ea:	6938      	ldr	r0, [r7, #16]
200038ec:	f000 f826 	bl	2000393c <set_clock_frequency_globals>
    }
}
200038f0:	f107 0720 	add.w	r7, r7, #32
200038f4:	46bd      	mov	sp, r7
200038f6:	bd80      	pop	{r7, pc}

200038f8 <get_rcosc_25_50mhz_frequency>:

/***************************************************************************//**
 * Find out frequency generated by the 25_50mhz RC osciallator.
 */
static uint32_t get_rcosc_25_50mhz_frequency(void)
{
200038f8:	b480      	push	{r7}
200038fa:	b083      	sub	sp, #12
200038fc:	af00      	add	r7, sp, #0
    uint32_t rcosc_div2;
    uint32_t rcosc_frequency;

    rcosc_div2 = SYSREG->MSSDDR_PLL_STATUS & RCOSC_DIV2_MASK;
200038fe:	f248 0300 	movw	r3, #32768	; 0x8000
20003902:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003906:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
2000390a:	f003 0304 	and.w	r3, r3, #4
2000390e:	603b      	str	r3, [r7, #0]
    if(0u == rcosc_div2)
20003910:	683b      	ldr	r3, [r7, #0]
20003912:	2b00      	cmp	r3, #0
20003914:	d105      	bne.n	20003922 <get_rcosc_25_50mhz_frequency+0x2a>
    {
        /* 25_50mhz oscillator is configured for 25 MHz operations. */
        rcosc_frequency = FREQ_25MHZ;
20003916:	f647 0340 	movw	r3, #30784	; 0x7840
2000391a:	f2c0 137d 	movt	r3, #381	; 0x17d
2000391e:	607b      	str	r3, [r7, #4]
20003920:	e004      	b.n	2000392c <get_rcosc_25_50mhz_frequency+0x34>
    }
    else
    {
        /* 25_50mhz oscillator is configured for 50 MHz operations. */
        rcosc_frequency = FREQ_50MHZ;
20003922:	f24f 0380 	movw	r3, #61568	; 0xf080
20003926:	f2c0 23fa 	movt	r3, #762	; 0x2fa
2000392a:	607b      	str	r3, [r7, #4]
    }

    return rcosc_frequency;
2000392c:	687b      	ldr	r3, [r7, #4]
}
2000392e:	4618      	mov	r0, r3
20003930:	f107 070c 	add.w	r7, r7, #12
20003934:	46bd      	mov	sp, r7
20003936:	bc80      	pop	{r7}
20003938:	4770      	bx	lr
2000393a:	bf00      	nop

2000393c <set_clock_frequency_globals>:
        - g_FrequencyFIC0
        - g_FrequencyFIC1
        - g_FrequencyFIC64
 */
static void set_clock_frequency_globals(uint32_t standby_clk)
{
2000393c:	b480      	push	{r7}
2000393e:	b083      	sub	sp, #12
20003940:	af00      	add	r7, sp, #0
20003942:	6078      	str	r0, [r7, #4]
    SystemCoreClock = standby_clk;
20003944:	f643 436c 	movw	r3, #15468	; 0x3c6c
20003948:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000394c:	687a      	ldr	r2, [r7, #4]
2000394e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = standby_clk;
20003950:	f643 4370 	movw	r3, #15472	; 0x3c70
20003954:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003958:	687a      	ldr	r2, [r7, #4]
2000395a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = standby_clk;
2000395c:	f643 4374 	movw	r3, #15476	; 0x3c74
20003960:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003964:	687a      	ldr	r2, [r7, #4]
20003966:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK2 = MSS_SYS_APB_2_CLK_FREQ;
20003968:	f643 4378 	movw	r3, #15480	; 0x3c78
2000396c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003970:	f647 0240 	movw	r2, #30784	; 0x7840
20003974:	f2c0 127d 	movt	r2, #381	; 0x17d
20003978:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC0 = standby_clk;
2000397a:	f643 437c 	movw	r3, #15484	; 0x3c7c
2000397e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003982:	687a      	ldr	r2, [r7, #4]
20003984:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC1 = standby_clk;
20003986:	f643 4380 	movw	r3, #15488	; 0x3c80
2000398a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000398e:	687a      	ldr	r2, [r7, #4]
20003990:	601a      	str	r2, [r3, #0]
    g_FrequencyFIC64 = standby_clk;
20003992:	f643 4384 	movw	r3, #15492	; 0x3c84
20003996:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000399a:	687a      	ldr	r2, [r7, #4]
2000399c:	601a      	str	r2, [r3, #0]
}
2000399e:	f107 070c 	add.w	r7, r7, #12
200039a2:	46bd      	mov	sp, r7
200039a4:	bc80      	pop	{r7}
200039a6:	4770      	bx	lr

200039a8 <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
200039a8:	b480      	push	{r7}
200039aa:	b083      	sub	sp, #12
200039ac:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
200039ae:	f248 0300 	movw	r3, #32768	; 0x8000
200039b2:	f2c4 0303 	movt	r3, #16387	; 0x4003
200039b6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
200039ba:	607b      	str	r3, [r7, #4]
    switch(device_version)
200039bc:	687a      	ldr	r2, [r7, #4]
200039be:	f64f 0302 	movw	r3, #63490	; 0xf802
200039c2:	429a      	cmp	r2, r3
200039c4:	d006      	beq.n	200039d4 <get_silicon_revision+0x2c>
200039c6:	f64f 0302 	movw	r3, #63490	; 0xf802
200039ca:	f2c0 0301 	movt	r3, #1
200039ce:	429a      	cmp	r2, r3
200039d0:	d004      	beq.n	200039dc <get_silicon_revision+0x34>
200039d2:	e007      	b.n	200039e4 <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
200039d4:	f04f 0301 	mov.w	r3, #1
200039d8:	603b      	str	r3, [r7, #0]
            break;
200039da:	e006      	b.n	200039ea <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
200039dc:	f04f 0302 	mov.w	r3, #2
200039e0:	603b      	str	r3, [r7, #0]
            break;
200039e2:	e002      	b.n	200039ea <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
200039e4:	f04f 0300 	mov.w	r3, #0
200039e8:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
200039ea:	683b      	ldr	r3, [r7, #0]
}
200039ec:	4618      	mov	r0, r3
200039ee:	f107 070c 	add.w	r7, r7, #12
200039f2:	46bd      	mov	sp, r7
200039f4:	bc80      	pop	{r7}
200039f6:	4770      	bx	lr

200039f8 <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
200039f8:	b580      	push	{r7, lr}
200039fa:	b082      	sub	sp, #8
200039fc:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
200039fe:	f7ff ffd3 	bl	200039a8 <get_silicon_revision>
20003a02:	4603      	mov	r3, r0
20003a04:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
20003a06:	687b      	ldr	r3, [r7, #4]
20003a08:	2b01      	cmp	r3, #1
20003a0a:	d101      	bne.n	20003a10 <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
20003a0c:	f000 f804 	bl	20003a18 <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
20003a10:	f107 0708 	add.w	r7, r7, #8
20003a14:	46bd      	mov	sp, r7
20003a16:	bd80      	pop	{r7, pc}

20003a18 <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
20003a18:	b480      	push	{r7}
20003a1a:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
20003a1c:	f248 0300 	movw	r3, #32768	; 0x8000
20003a20:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003a24:	f248 0200 	movw	r2, #32768	; 0x8000
20003a28:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003a2c:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20003a30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20003a34:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
20003a38:	f248 0300 	movw	r3, #32768	; 0x8000
20003a3c:	f2c4 0303 	movt	r3, #16387	; 0x4003
20003a40:	f248 0200 	movw	r2, #32768	; 0x8000
20003a44:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003a48:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20003a4c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
20003a50:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
20003a54:	46bd      	mov	sp, r7
20003a56:	bc80      	pop	{r7}
20003a58:	4770      	bx	lr
20003a5a:	bf00      	nop

20003a5c <__libc_init_array>:
20003a5c:	b570      	push	{r4, r5, r6, lr}
20003a5e:	f643 4648 	movw	r6, #15432	; 0x3c48
20003a62:	f643 4548 	movw	r5, #15432	; 0x3c48
20003a66:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003a6a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a6e:	1b76      	subs	r6, r6, r5
20003a70:	10b6      	asrs	r6, r6, #2
20003a72:	d006      	beq.n	20003a82 <__libc_init_array+0x26>
20003a74:	2400      	movs	r4, #0
20003a76:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003a7a:	3401      	adds	r4, #1
20003a7c:	4798      	blx	r3
20003a7e:	42a6      	cmp	r6, r4
20003a80:	d8f9      	bhi.n	20003a76 <__libc_init_array+0x1a>
20003a82:	f643 4548 	movw	r5, #15432	; 0x3c48
20003a86:	f643 464c 	movw	r6, #15436	; 0x3c4c
20003a8a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003a8e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003a92:	1b76      	subs	r6, r6, r5
20003a94:	f000 f8cc 	bl	20003c30 <_init>
20003a98:	10b6      	asrs	r6, r6, #2
20003a9a:	d006      	beq.n	20003aaa <__libc_init_array+0x4e>
20003a9c:	2400      	movs	r4, #0
20003a9e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003aa2:	3401      	adds	r4, #1
20003aa4:	4798      	blx	r3
20003aa6:	42a6      	cmp	r6, r4
20003aa8:	d8f9      	bhi.n	20003a9e <__libc_init_array+0x42>
20003aaa:	bd70      	pop	{r4, r5, r6, pc}

20003aac <memset>:
20003aac:	2a03      	cmp	r2, #3
20003aae:	b2c9      	uxtb	r1, r1
20003ab0:	b430      	push	{r4, r5}
20003ab2:	d807      	bhi.n	20003ac4 <memset+0x18>
20003ab4:	b122      	cbz	r2, 20003ac0 <memset+0x14>
20003ab6:	2300      	movs	r3, #0
20003ab8:	54c1      	strb	r1, [r0, r3]
20003aba:	3301      	adds	r3, #1
20003abc:	4293      	cmp	r3, r2
20003abe:	d1fb      	bne.n	20003ab8 <memset+0xc>
20003ac0:	bc30      	pop	{r4, r5}
20003ac2:	4770      	bx	lr
20003ac4:	eb00 0c02 	add.w	ip, r0, r2
20003ac8:	4603      	mov	r3, r0
20003aca:	e001      	b.n	20003ad0 <memset+0x24>
20003acc:	f803 1c01 	strb.w	r1, [r3, #-1]
20003ad0:	f003 0403 	and.w	r4, r3, #3
20003ad4:	461a      	mov	r2, r3
20003ad6:	3301      	adds	r3, #1
20003ad8:	2c00      	cmp	r4, #0
20003ada:	d1f7      	bne.n	20003acc <memset+0x20>
20003adc:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003ae0:	ebc2 040c 	rsb	r4, r2, ip
20003ae4:	fb03 f301 	mul.w	r3, r3, r1
20003ae8:	e01f      	b.n	20003b2a <memset+0x7e>
20003aea:	f842 3c40 	str.w	r3, [r2, #-64]
20003aee:	f842 3c3c 	str.w	r3, [r2, #-60]
20003af2:	f842 3c38 	str.w	r3, [r2, #-56]
20003af6:	f842 3c34 	str.w	r3, [r2, #-52]
20003afa:	f842 3c30 	str.w	r3, [r2, #-48]
20003afe:	f842 3c2c 	str.w	r3, [r2, #-44]
20003b02:	f842 3c28 	str.w	r3, [r2, #-40]
20003b06:	f842 3c24 	str.w	r3, [r2, #-36]
20003b0a:	f842 3c20 	str.w	r3, [r2, #-32]
20003b0e:	f842 3c1c 	str.w	r3, [r2, #-28]
20003b12:	f842 3c18 	str.w	r3, [r2, #-24]
20003b16:	f842 3c14 	str.w	r3, [r2, #-20]
20003b1a:	f842 3c10 	str.w	r3, [r2, #-16]
20003b1e:	f842 3c0c 	str.w	r3, [r2, #-12]
20003b22:	f842 3c08 	str.w	r3, [r2, #-8]
20003b26:	f842 3c04 	str.w	r3, [r2, #-4]
20003b2a:	4615      	mov	r5, r2
20003b2c:	3240      	adds	r2, #64	; 0x40
20003b2e:	2c3f      	cmp	r4, #63	; 0x3f
20003b30:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20003b34:	dcd9      	bgt.n	20003aea <memset+0x3e>
20003b36:	462a      	mov	r2, r5
20003b38:	ebc5 040c 	rsb	r4, r5, ip
20003b3c:	e007      	b.n	20003b4e <memset+0xa2>
20003b3e:	f842 3c10 	str.w	r3, [r2, #-16]
20003b42:	f842 3c0c 	str.w	r3, [r2, #-12]
20003b46:	f842 3c08 	str.w	r3, [r2, #-8]
20003b4a:	f842 3c04 	str.w	r3, [r2, #-4]
20003b4e:	4615      	mov	r5, r2
20003b50:	3210      	adds	r2, #16
20003b52:	2c0f      	cmp	r4, #15
20003b54:	f1a4 0410 	sub.w	r4, r4, #16
20003b58:	dcf1      	bgt.n	20003b3e <memset+0x92>
20003b5a:	462a      	mov	r2, r5
20003b5c:	ebc5 050c 	rsb	r5, r5, ip
20003b60:	e001      	b.n	20003b66 <memset+0xba>
20003b62:	f842 3c04 	str.w	r3, [r2, #-4]
20003b66:	4614      	mov	r4, r2
20003b68:	3204      	adds	r2, #4
20003b6a:	2d03      	cmp	r5, #3
20003b6c:	f1a5 0504 	sub.w	r5, r5, #4
20003b70:	dcf7      	bgt.n	20003b62 <memset+0xb6>
20003b72:	e001      	b.n	20003b78 <memset+0xcc>
20003b74:	f804 1b01 	strb.w	r1, [r4], #1
20003b78:	4564      	cmp	r4, ip
20003b7a:	d3fb      	bcc.n	20003b74 <memset+0xc8>
20003b7c:	e7a0      	b.n	20003ac0 <memset+0x14>
20003b7e:	bf00      	nop

20003b80 <gp_my_uart>:
20003b80:	3cec 2000 0a0d 0000                         .<. ....

20003b88 <g_config_reg_lut>:
20003b88:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20003b98:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20003ba8:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20003bb8:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20003bc8:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20003bd8:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20003be8:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20003bf8:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20003c08 <g_gpio_irqn_lut>:
20003c08:	3332 3534 3736 3938 3b3a 3d3c 3f3e 4140     23456789:;<=>?@A
20003c18:	4342 4544 4746 4948 4b4a 4d4c 4f4e 5150     BCDEFGHIJKLMNOPQ

20003c28 <C.18.3527>:
20003c28:	0100 0100 0202 0303                         ........

20003c30 <_init>:
20003c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003c32:	bf00      	nop
20003c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
20003c36:	bc08      	pop	{r3}
20003c38:	469e      	mov	lr, r3
20003c3a:	4770      	bx	lr

20003c3c <_fini>:
20003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003c3e:	bf00      	nop
20003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
20003c42:	bc08      	pop	{r3}
20003c44:	469e      	mov	lr, r3
20003c46:	4770      	bx	lr

20003c48 <__frame_dummy_init_array_entry>:
20003c48:	04d5 2000                                   ... 

20003c4c <__do_global_dtors_aux_fini_array_entry>:
20003c4c:	04c1 2000                                   ... 
