{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 16:33:45 2017 " "Info: Processing started: Sun Nov 05 16:33:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yingtuo -c yingtuo " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off yingtuo -c yingtuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "yingtuo.bdf 1 1 " "Warning: Using design file yingtuo.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 yingtuo " "Info: Found entity 1: yingtuo" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "yingtuo " "Info: Elaborating entity \"yingtuo\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk testcounter inst " "Warning: Port \"clk\" of type testcounter and instance \"inst\" is missing source signal" {  } { { "yingtuo.bdf" "" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 184 8 104 312 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "testcounter.vhd 2 1 " "Warning: Using design file testcounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testcounter-counter_1 " "Info: Found design unit 1: testcounter-counter_1" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testcounter " "Info: Found entity 1: testcounter" {  } { { "testcounter.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testcounter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testcounter testcounter:inst " "Info: Elaborating entity \"testcounter\" for hierarchy \"testcounter:inst\"" {  } { { "yingtuo.bdf" "inst" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 184 8 104 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "daojishi.vhd 2 1 " "Warning: Using design file daojishi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 daojishi-counter_1 " "Info: Found design unit 1: daojishi-counter_1" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 daojishi " "Info: Found entity 1: daojishi" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "daojishi daojishi:inst1 " "Info: Elaborating entity \"daojishi\" for hierarchy \"daojishi:inst1\"" {  } { { "yingtuo.bdf" "inst1" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 32 648 824 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(21) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(21): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(25) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(25): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(41) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(41): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(44) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(44): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_state daojishi.vhd(69) " "Warning (10492): VHDL Process Statement warning at daojishi.vhd(69): signal \"c_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nixie_1 daojishi.vhd(38) " "Warning (10631): VHDL Process Statement warning at daojishi.vhd(38): inferring latch(es) for signal or variable \"nixie_1\", which holds its previous value in one or more paths through the process" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nixie_2 daojishi.vhd(38) " "Warning (10631): VHDL Process Statement warning at daojishi.vhd(38): inferring latch(es) for signal or variable \"nixie_2\", which holds its previous value in one or more paths through the process" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[0\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[0\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[1\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[1\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[2\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[2\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[3\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[3\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[4\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[4\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[5\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[5\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[6\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[6\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_2\[7\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_2\[7\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[0\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[0\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[1\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[1\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[2\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[2\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[3\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[3\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[4\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[4\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[5\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[5\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[6\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[6\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nixie_1\[7\] daojishi.vhd(38) " "Info (10041): Inferred latch for \"nixie_1\[7\]\" at daojishi.vhd(38)" {  } { { "daojishi.vhd" "" { Text "E:/ddl-vhdl/yingtuo/daojishi.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Info: Found design unit 1: control-behavior" {  } { { "control.vhd" "" { Text "E:/ddl-vhdl/yingtuo/control.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "E:/ddl-vhdl/yingtuo/control.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst6 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst6\"" {  } { { "yingtuo.bdf" "inst6" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 168 384 624 296 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "defenjishu1103.vhd 2 1 " "Warning: Using design file defenjishu1103.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 defenjishu1103-behavior " "Info: Found design unit 1: defenjishu1103-behavior" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 defenjishu1103 " "Info: Found entity 1: defenjishu1103" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defenjishu1103 defenjishu1103:inst3 " "Info: Elaborating entity \"defenjishu1103\" for hierarchy \"defenjishu1103:inst3\"" {  } { { "yingtuo.bdf" "inst3" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 320 584 776 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_state defenjishu1103.vhd(17) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(17): signal \"p_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_state defenjishu1103.vhd(18) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(18): signal \"p_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "point defenjishu1103.vhd(19) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(19): signal \"point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p_state defenjishu1103.vhd(29) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(29): signal \"p_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "gameover defenjishu1103.vhd(15) " "Warning (10631): VHDL Process Statement warning at defenjishu1103.vhd(15): inferring latch(es) for signal or variable \"gameover\", which holds its previous value in one or more paths through the process" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color_flag defenjishu1103.vhd(35) " "Warning (10492): VHDL Process Statement warning at defenjishu1103.vhd(35): signal \"color_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gameover defenjishu1103.vhd(15) " "Info (10041): Inferred latch for \"gameover\" at defenjishu1103.vhd(15)" {  } { { "defenjishu1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/defenjishu1103.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jifenqi1103.vhd 2 1 " "Warning: Using design file jifenqi1103.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jifenqi1103-behavior " "Info: Found design unit 1: jifenqi1103-behavior" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jifenqi1103 " "Info: Found entity 1: jifenqi1103" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jifenqi1103 jifenqi1103:inst2 " "Info: Elaborating entity \"jifenqi1103\" for hierarchy \"jifenqi1103:inst2\"" {  } { { "yingtuo.bdf" "inst2" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 560 616 776 688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_row jifenqi1103.vhd(34) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(34): signal \"comin_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_column jifenqi1103.vhd(34) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(34): signal \"comin_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_row jifenqi1103.vhd(36) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(36): signal \"comin_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comin_column jifenqi1103.vhd(36) " "Warning (10492): VHDL Process Statement warning at jifenqi1103.vhd(36): signal \"comin_column\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jifenqi1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenqi1103.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "xiaodou.vhd 2 1 " "Warning: Using design file xiaodou.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xiaodou-behavior " "Info: Found design unit 1: xiaodou-behavior" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xiaodou " "Info: Found entity 1: xiaodou" {  } { { "xiaodou.vhd" "" { Text "E:/ddl-vhdl/yingtuo/xiaodou.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xiaodou xiaodou:inst10 " "Info: Elaborating entity \"xiaodou\" for hierarchy \"xiaodou:inst10\"" {  } { { "yingtuo.bdf" "inst10" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 592 288 528 688 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jianpan.vhd 2 1 " "Warning: Using design file jianpan.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jianpan-behavior " "Info: Found design unit 1: jianpan-behavior" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jianpan " "Info: Found entity 1: jianpan" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jianpan jianpan:inst9 " "Info: Elaborating entity \"jianpan\" for hierarchy \"jianpan:inst9\"" {  } { { "yingtuo.bdf" "inst9" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 592 -8 216 688 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(42) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(42): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(43) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(43): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(44) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(44): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_input jianpan.vhd(45) " "Warning (10492): VHDL Process Statement warning at jianpan.vhd(45): signal \"row_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row_output jianpan.vhd(39) " "Warning (10631): VHDL Process Statement warning at jianpan.vhd(39): inferring latch(es) for signal or variable \"row_output\", which holds its previous value in one or more paths through the process" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "column_output jianpan.vhd(39) " "Warning (10631): VHDL Process Statement warning at jianpan.vhd(39): inferring latch(es) for signal or variable \"column_output\", which holds its previous value in one or more paths through the process" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[0\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[0\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[1\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[1\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[2\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[2\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "column_output\[3\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"column_output\[3\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[0\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[0\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[1\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[1\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[2\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[2\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row_output\[3\] jianpan.vhd(39) " "Info (10041): Inferred latch for \"row_output\[3\]\" at jianpan.vhd(39)" {  } { { "jianpan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jianpan.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "caidan1103.vhd 2 1 " "Warning: Using design file caidan1103.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 caidan1103-behavioral " "Info: Found design unit 1: caidan1103-behavioral" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 caidan1103 " "Info: Found entity 1: caidan1103" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caidan1103 caidan1103:inst7 " "Info: Elaborating entity \"caidan1103\" for hierarchy \"caidan1103:inst7\"" {  } { { "yingtuo.bdf" "inst7" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 472 296 496 568 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "row_out caidan1103.vhd(21) " "Warning (10492): VHDL Process Statement warning at caidan1103.vhd(21): signal \"row_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "column_out caidan1103.vhd(28) " "Warning (10492): VHDL Process Statement warning at caidan1103.vhd(28): signal \"column_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "caidan1103.vhd" "" { Text "E:/ddl-vhdl/yingtuo/caidan1103.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jifenxianshi1105.vhd 2 1 " "Warning: Using design file jifenxianshi1105.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jifenxianshi1105-behavior " "Info: Found design unit 1: jifenxianshi1105-behavior" {  } { { "jifenxianshi1105.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenxianshi1105.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jifenxianshi1105 " "Info: Found entity 1: jifenxianshi1105" {  } { { "jifenxianshi1105.vhd" "" { Text "E:/ddl-vhdl/yingtuo/jifenxianshi1105.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jifenxianshi1105 jifenxianshi1105:inst4 " "Info: Elaborating entity \"jifenxianshi1105\" for hierarchy \"jifenxianshi1105:inst4\"" {  } { { "yingtuo.bdf" "inst4" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 336 896 1080 432 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "shumaguan.vhd 2 1 " "Warning: Using design file shumaguan.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shumaguan-behavior " "Info: Found design unit 1: shumaguan-behavior" {  } { { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Info: Found entity 1: shumaguan" {  } { { "shumaguan.vhd" "" { Text "E:/ddl-vhdl/yingtuo/shumaguan.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shumaguan shumaguan:inst5 " "Info: Elaborating entity \"shumaguan\" for hierarchy \"shumaguan:inst5\"" {  } { { "yingtuo.bdf" "inst5" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 72 976 1256 232 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "testdianzhen.vhd 2 1 " "Warning: Using design file testdianzhen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testdianzhen-behavior " "Info: Found design unit 1: testdianzhen-behavior" {  } { { "testdianzhen.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testdianzhen.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 testdianzhen " "Info: Found entity 1: testdianzhen" {  } { { "testdianzhen.vhd" "" { Text "E:/ddl-vhdl/yingtuo/testdianzhen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testdianzhen testdianzhen:inst8 " "Info: Elaborating entity \"testdianzhen\" for hierarchy \"testdianzhen:inst8\"" {  } { { "yingtuo.bdf" "inst8" { Schematic "E:/ddl-vhdl/yingtuo/yingtuo.bdf" { { 456 928 1176 616 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_EMPTY_DESIGN" "" "Error: Can't synthesize current design -- design does not contain any logic" {  } {  } 0 0 "Can't synthesize current design -- design does not contain any logic" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  38 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Error: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 16:33:46 2017 " "Error: Processing ended: Sun Nov 05 16:33:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
