==39306== Cachegrind, a cache and branch-prediction profiler
==39306== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39306== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39306== Command: ./sift .
==39306== 
--39306-- warning: L3 cache found, using its data for the LL simulation.
--39306-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39306-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39306== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39306== (see section Limitations in user manual)
==39306== NOTE: further instances of this message will not be shown
==39306== 
==39306== I   refs:      3,167,698,658
==39306== I1  misses:            2,986
==39306== LLi misses:            2,014
==39306== I1  miss rate:          0.00%
==39306== LLi miss rate:          0.00%
==39306== 
==39306== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39306== D1  misses:       17,387,042  ( 15,064,428 rd   +   2,322,614 wr)
==39306== LLd misses:        3,530,710  (  1,772,346 rd   +   1,758,364 wr)
==39306== D1  miss rate:           1.8% (        2.2%     +         0.8%  )
==39306== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39306== 
==39306== LL refs:          17,390,028  ( 15,067,414 rd   +   2,322,614 wr)
==39306== LL misses:         3,532,724  (  1,774,360 rd   +   1,758,364 wr)
==39306== LL miss rate:            0.1% (        0.0%     +         0.6%  )
