
Data_accession_using_RTOS_and_CAN_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b414  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  0800b5a8  0800b5a8  0000c5a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba50  0800ba50  0000d1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba50  0800ba50  0000ca50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba58  0800ba58  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba58  0800ba58  0000ca58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ba5c  0800ba5c  0000ca5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800ba60  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1e8  2**0
                  CONTENTS
 10 .bss          0000433c  200001e8  200001e8  0000d1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004524  20004524  0000d1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019bc8  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a7e  00000000  00000000  00026de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000016d8  00000000  00000000  0002a860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011c3  00000000  00000000  0002bf38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000263ab  00000000  00000000  0002d0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019e29  00000000  00000000  000534a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e7870  00000000  00000000  0006d2cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00154b3f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007358  00000000  00000000  00154b84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000089  00000000  00000000  0015bedc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b58c 	.word	0x0800b58c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800b58c 	.word	0x0800b58c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c5c:	f000 b96a 	b.w	8000f34 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	460c      	mov	r4, r1
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d14e      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c84:	4694      	mov	ip, r2
 8000c86:	458c      	cmp	ip, r1
 8000c88:	4686      	mov	lr, r0
 8000c8a:	fab2 f282 	clz	r2, r2
 8000c8e:	d962      	bls.n	8000d56 <__udivmoddi4+0xde>
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0320 	rsb	r3, r2, #32
 8000c96:	4091      	lsls	r1, r2
 8000c98:	fa20 f303 	lsr.w	r3, r0, r3
 8000c9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca0:	4319      	orrs	r1, r3
 8000ca2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ca6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000caa:	fa1f f68c 	uxth.w	r6, ip
 8000cae:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cb6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbe:	fb04 f106 	mul.w	r1, r4, r6
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000cce:	f080 8112 	bcs.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 810f 	bls.w	8000ef6 <__udivmoddi4+0x27e>
 8000cd8:	3c02      	subs	r4, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a59      	subs	r1, r3, r1
 8000cde:	fa1f f38e 	uxth.w	r3, lr
 8000ce2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ce6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f606 	mul.w	r6, r0, r6
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	d90a      	bls.n	8000d0c <__udivmoddi4+0x94>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000cfe:	f080 80fc 	bcs.w	8000efa <__udivmoddi4+0x282>
 8000d02:	429e      	cmp	r6, r3
 8000d04:	f240 80f9 	bls.w	8000efa <__udivmoddi4+0x282>
 8000d08:	4463      	add	r3, ip
 8000d0a:	3802      	subs	r0, #2
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d12:	2100      	movs	r1, #0
 8000d14:	b11d      	cbz	r5, 8000d1e <__udivmoddi4+0xa6>
 8000d16:	40d3      	lsrs	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d905      	bls.n	8000d32 <__udivmoddi4+0xba>
 8000d26:	b10d      	cbz	r5, 8000d2c <__udivmoddi4+0xb4>
 8000d28:	e9c5 0100 	strd	r0, r1, [r5]
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e7f5      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d32:	fab3 f183 	clz	r1, r3
 8000d36:	2900      	cmp	r1, #0
 8000d38:	d146      	bne.n	8000dc8 <__udivmoddi4+0x150>
 8000d3a:	42a3      	cmp	r3, r4
 8000d3c:	d302      	bcc.n	8000d44 <__udivmoddi4+0xcc>
 8000d3e:	4290      	cmp	r0, r2
 8000d40:	f0c0 80f0 	bcc.w	8000f24 <__udivmoddi4+0x2ac>
 8000d44:	1a86      	subs	r6, r0, r2
 8000d46:	eb64 0303 	sbc.w	r3, r4, r3
 8000d4a:	2001      	movs	r0, #1
 8000d4c:	2d00      	cmp	r5, #0
 8000d4e:	d0e6      	beq.n	8000d1e <__udivmoddi4+0xa6>
 8000d50:	e9c5 6300 	strd	r6, r3, [r5]
 8000d54:	e7e3      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000d56:	2a00      	cmp	r2, #0
 8000d58:	f040 8090 	bne.w	8000e7c <__udivmoddi4+0x204>
 8000d5c:	eba1 040c 	sub.w	r4, r1, ip
 8000d60:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d64:	fa1f f78c 	uxth.w	r7, ip
 8000d68:	2101      	movs	r1, #1
 8000d6a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb08 4416 	mls	r4, r8, r6, r4
 8000d76:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d7a:	fb07 f006 	mul.w	r0, r7, r6
 8000d7e:	4298      	cmp	r0, r3
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0x11c>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x11a>
 8000d8c:	4298      	cmp	r0, r3
 8000d8e:	f200 80cd 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d92:	4626      	mov	r6, r4
 8000d94:	1a1c      	subs	r4, r3, r0
 8000d96:	fa1f f38e 	uxth.w	r3, lr
 8000d9a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d9e:	fb08 4410 	mls	r4, r8, r0, r4
 8000da2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000da6:	fb00 f707 	mul.w	r7, r0, r7
 8000daa:	429f      	cmp	r7, r3
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x148>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000db6:	d202      	bcs.n	8000dbe <__udivmoddi4+0x146>
 8000db8:	429f      	cmp	r7, r3
 8000dba:	f200 80b0 	bhi.w	8000f1e <__udivmoddi4+0x2a6>
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	1bdb      	subs	r3, r3, r7
 8000dc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dc6:	e7a5      	b.n	8000d14 <__udivmoddi4+0x9c>
 8000dc8:	f1c1 0620 	rsb	r6, r1, #32
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	fa22 f706 	lsr.w	r7, r2, r6
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000dd8:	fa04 f301 	lsl.w	r3, r4, r1
 8000ddc:	ea43 030c 	orr.w	r3, r3, ip
 8000de0:	40f4      	lsrs	r4, r6
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	0c38      	lsrs	r0, r7, #16
 8000de8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dec:	fbb4 fef0 	udiv	lr, r4, r0
 8000df0:	fa1f fc87 	uxth.w	ip, r7
 8000df4:	fb00 441e 	mls	r4, r0, lr, r4
 8000df8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dfc:	fb0e f90c 	mul.w	r9, lr, ip
 8000e00:	45a1      	cmp	r9, r4
 8000e02:	fa02 f201 	lsl.w	r2, r2, r1
 8000e06:	d90a      	bls.n	8000e1e <__udivmoddi4+0x1a6>
 8000e08:	193c      	adds	r4, r7, r4
 8000e0a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e0e:	f080 8084 	bcs.w	8000f1a <__udivmoddi4+0x2a2>
 8000e12:	45a1      	cmp	r9, r4
 8000e14:	f240 8081 	bls.w	8000f1a <__udivmoddi4+0x2a2>
 8000e18:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e1c:	443c      	add	r4, r7
 8000e1e:	eba4 0409 	sub.w	r4, r4, r9
 8000e22:	fa1f f983 	uxth.w	r9, r3
 8000e26:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e2a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e2e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e32:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e36:	45a4      	cmp	ip, r4
 8000e38:	d907      	bls.n	8000e4a <__udivmoddi4+0x1d2>
 8000e3a:	193c      	adds	r4, r7, r4
 8000e3c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e40:	d267      	bcs.n	8000f12 <__udivmoddi4+0x29a>
 8000e42:	45a4      	cmp	ip, r4
 8000e44:	d965      	bls.n	8000f12 <__udivmoddi4+0x29a>
 8000e46:	3b02      	subs	r3, #2
 8000e48:	443c      	add	r4, r7
 8000e4a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e4e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e52:	eba4 040c 	sub.w	r4, r4, ip
 8000e56:	429c      	cmp	r4, r3
 8000e58:	46ce      	mov	lr, r9
 8000e5a:	469c      	mov	ip, r3
 8000e5c:	d351      	bcc.n	8000f02 <__udivmoddi4+0x28a>
 8000e5e:	d04e      	beq.n	8000efe <__udivmoddi4+0x286>
 8000e60:	b155      	cbz	r5, 8000e78 <__udivmoddi4+0x200>
 8000e62:	ebb8 030e 	subs.w	r3, r8, lr
 8000e66:	eb64 040c 	sbc.w	r4, r4, ip
 8000e6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6e:	40cb      	lsrs	r3, r1
 8000e70:	431e      	orrs	r6, r3
 8000e72:	40cc      	lsrs	r4, r1
 8000e74:	e9c5 6400 	strd	r6, r4, [r5]
 8000e78:	2100      	movs	r1, #0
 8000e7a:	e750      	b.n	8000d1e <__udivmoddi4+0xa6>
 8000e7c:	f1c2 0320 	rsb	r3, r2, #32
 8000e80:	fa20 f103 	lsr.w	r1, r0, r3
 8000e84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e88:	fa24 f303 	lsr.w	r3, r4, r3
 8000e8c:	4094      	lsls	r4, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e94:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e98:	fa1f f78c 	uxth.w	r7, ip
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ea4:	0c23      	lsrs	r3, r4, #16
 8000ea6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eaa:	fb00 f107 	mul.w	r1, r0, r7
 8000eae:	4299      	cmp	r1, r3
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x24c>
 8000eb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000eb6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000eba:	d22c      	bcs.n	8000f16 <__udivmoddi4+0x29e>
 8000ebc:	4299      	cmp	r1, r3
 8000ebe:	d92a      	bls.n	8000f16 <__udivmoddi4+0x29e>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	4463      	add	r3, ip
 8000ec4:	1a5b      	subs	r3, r3, r1
 8000ec6:	b2a4      	uxth	r4, r4
 8000ec8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ecc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ed0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ed4:	fb01 f307 	mul.w	r3, r1, r7
 8000ed8:	42a3      	cmp	r3, r4
 8000eda:	d908      	bls.n	8000eee <__udivmoddi4+0x276>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ee4:	d213      	bcs.n	8000f0e <__udivmoddi4+0x296>
 8000ee6:	42a3      	cmp	r3, r4
 8000ee8:	d911      	bls.n	8000f0e <__udivmoddi4+0x296>
 8000eea:	3902      	subs	r1, #2
 8000eec:	4464      	add	r4, ip
 8000eee:	1ae4      	subs	r4, r4, r3
 8000ef0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ef4:	e739      	b.n	8000d6a <__udivmoddi4+0xf2>
 8000ef6:	4604      	mov	r4, r0
 8000ef8:	e6f0      	b.n	8000cdc <__udivmoddi4+0x64>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e706      	b.n	8000d0c <__udivmoddi4+0x94>
 8000efe:	45c8      	cmp	r8, r9
 8000f00:	d2ae      	bcs.n	8000e60 <__udivmoddi4+0x1e8>
 8000f02:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f06:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f0a:	3801      	subs	r0, #1
 8000f0c:	e7a8      	b.n	8000e60 <__udivmoddi4+0x1e8>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	e7ed      	b.n	8000eee <__udivmoddi4+0x276>
 8000f12:	4603      	mov	r3, r0
 8000f14:	e799      	b.n	8000e4a <__udivmoddi4+0x1d2>
 8000f16:	4630      	mov	r0, r6
 8000f18:	e7d4      	b.n	8000ec4 <__udivmoddi4+0x24c>
 8000f1a:	46d6      	mov	lr, sl
 8000f1c:	e77f      	b.n	8000e1e <__udivmoddi4+0x1a6>
 8000f1e:	4463      	add	r3, ip
 8000f20:	3802      	subs	r0, #2
 8000f22:	e74d      	b.n	8000dc0 <__udivmoddi4+0x148>
 8000f24:	4606      	mov	r6, r0
 8000f26:	4623      	mov	r3, r4
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e70f      	b.n	8000d4c <__udivmoddi4+0xd4>
 8000f2c:	3e02      	subs	r6, #2
 8000f2e:	4463      	add	r3, ip
 8000f30:	e730      	b.n	8000d94 <__udivmoddi4+0x11c>
 8000f32:	bf00      	nop

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <bme68x_set_regs>:

/*
 * @brief This API writes the given data to the register address of the sensor
 */
int8_t bme68x_set_regs(const uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b08a      	sub	sp, #40	@ 0x28
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	603b      	str	r3, [r7, #0]
    int8_t rslt;

    /* Length of the temporary buffer is 2*(length of register)*/
    uint8_t tmp_buff[BME68X_LEN_INTERLEAVE_BUFF] = { 0 };
 8000f46:	2300      	movs	r3, #0
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]
    uint16_t index;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8000f58:	6838      	ldr	r0, [r7, #0]
 8000f5a:	f001 fa07 	bl	800236c <null_ptr_check>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if ((rslt == BME68X_OK) && reg_addr && reg_data)
 8000f64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d16c      	bne.n	8001046 <bme68x_set_regs+0x10e>
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d069      	beq.n	8001046 <bme68x_set_regs+0x10e>
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d066      	beq.n	8001046 <bme68x_set_regs+0x10e>
    {
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d05d      	beq.n	800103a <bme68x_set_regs+0x102>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	2b0a      	cmp	r3, #10
 8000f82:	d85a      	bhi.n	800103a <bme68x_set_regs+0x102>
        {
            /* Interleave the 2 arrays */
            for (index = 0; index < len; index++)
 8000f84:	2300      	movs	r3, #0
 8000f86:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000f88:	e034      	b.n	8000ff4 <bme68x_set_regs+0xbc>
            {
                if (dev->intf == BME68X_SPI_INTF)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	7b1b      	ldrb	r3, [r3, #12]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d118      	bne.n	8000fc4 <bme68x_set_regs+0x8c>
                {
                    /* Set the memory page */
                    rslt = set_mem_page(reg_addr[index], dev);
 8000f92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000f94:	68fa      	ldr	r2, [r7, #12]
 8000f96:	4413      	add	r3, r2
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	6839      	ldr	r1, [r7, #0]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f001 f953 	bl	8002248 <set_mem_page>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                    tmp_buff[(2 * index)] = reg_addr[index] & BME68X_SPI_WR_MSK;
 8000fa8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	4413      	add	r3, r2
 8000fae:	781a      	ldrb	r2, [r3, #0]
 8000fb0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	3328      	adds	r3, #40	@ 0x28
 8000fbc:	443b      	add	r3, r7
 8000fbe:	f803 2c18 	strb.w	r2, [r3, #-24]
 8000fc2:	e009      	b.n	8000fd8 <bme68x_set_regs+0xa0>
                }
                else
                {
                    tmp_buff[(2 * index)] = reg_addr[index];
 8000fc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fc6:	68fa      	ldr	r2, [r7, #12]
 8000fc8:	441a      	add	r2, r3
 8000fca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fcc:	005b      	lsls	r3, r3, #1
 8000fce:	7812      	ldrb	r2, [r2, #0]
 8000fd0:	3328      	adds	r3, #40	@ 0x28
 8000fd2:	443b      	add	r3, r7
 8000fd4:	f803 2c18 	strb.w	r2, [r3, #-24]
                }

                tmp_buff[(2 * index) + 1] = reg_data[index];
 8000fd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fda:	68ba      	ldr	r2, [r7, #8]
 8000fdc:	441a      	add	r2, r3
 8000fde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	7812      	ldrb	r2, [r2, #0]
 8000fe6:	3328      	adds	r3, #40	@ 0x28
 8000fe8:	443b      	add	r3, r7
 8000fea:	f803 2c18 	strb.w	r2, [r3, #-24]
            for (index = 0; index < len; index++)
 8000fee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8000ff4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000ff6:	687a      	ldr	r2, [r7, #4]
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d8c6      	bhi.n	8000f8a <bme68x_set_regs+0x52>
            }

            /* Write the interleaved array */
            if (rslt == BME68X_OK)
 8000ffc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001000:	2b00      	cmp	r3, #0
 8001002:	d11e      	bne.n	8001042 <bme68x_set_regs+0x10a>
            {
                dev->intf_rslt = dev->write(tmp_buff[0], &tmp_buff[1], (2 * len) - 1, dev->intf_ptr);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 8001008:	7c38      	ldrb	r0, [r7, #16]
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	1e5a      	subs	r2, r3, #1
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685d      	ldr	r5, [r3, #4]
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	1c59      	adds	r1, r3, #1
 800101a:	462b      	mov	r3, r5
 800101c:	47a0      	blx	r4
 800101e:	4603      	mov	r3, r0
 8001020:	461a      	mov	r2, r3
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 800102e:	2b00      	cmp	r3, #0
 8001030:	d007      	beq.n	8001042 <bme68x_set_regs+0x10a>
                {
                    rslt = BME68X_E_COM_FAIL;
 8001032:	23fe      	movs	r3, #254	@ 0xfe
 8001034:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if (rslt == BME68X_OK)
 8001038:	e003      	b.n	8001042 <bme68x_set_regs+0x10a>
                }
            }
        }
        else
        {
            rslt = BME68X_E_INVALID_LENGTH;
 800103a:	23fc      	movs	r3, #252	@ 0xfc
 800103c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8001040:	e004      	b.n	800104c <bme68x_set_regs+0x114>
            if (rslt == BME68X_OK)
 8001042:	bf00      	nop
        if ((len > 0) && (len <= (BME68X_LEN_INTERLEAVE_BUFF / 2)))
 8001044:	e002      	b.n	800104c <bme68x_set_regs+0x114>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001046:	23ff      	movs	r3, #255	@ 0xff
 8001048:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 800104c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001050:	4618      	mov	r0, r3
 8001052:	3728      	adds	r7, #40	@ 0x28
 8001054:	46bd      	mov	sp, r7
 8001056:	bdb0      	pop	{r4, r5, r7, pc}

08001058 <bme68x_get_regs>:

/*
 * @brief This API reads the data from the given register address of sensor.
 */
int8_t bme68x_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme68x_dev *dev)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607a      	str	r2, [r7, #4]
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8001068:	6838      	ldr	r0, [r7, #0]
 800106a:	f001 f97f 	bl	800236c <null_ptr_check>
 800106e:	4603      	mov	r3, r0
 8001070:	75fb      	strb	r3, [r7, #23]
    if ((rslt == BME68X_OK) && reg_data)
 8001072:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d12a      	bne.n	80010d0 <bme68x_get_regs+0x78>
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	2b00      	cmp	r3, #0
 800107e:	d027      	beq.n	80010d0 <bme68x_get_regs+0x78>
    {
        if (dev->intf == BME68X_SPI_INTF)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	7b1b      	ldrb	r3, [r3, #12]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d10e      	bne.n	80010a6 <bme68x_get_regs+0x4e>
        {
            /* Set the memory page */
            rslt = set_mem_page(reg_addr, dev);
 8001088:	7bfb      	ldrb	r3, [r7, #15]
 800108a:	6839      	ldr	r1, [r7, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f001 f8db 	bl	8002248 <set_mem_page>
 8001092:	4603      	mov	r3, r0
 8001094:	75fb      	strb	r3, [r7, #23]
            if (rslt == BME68X_OK)
 8001096:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d103      	bne.n	80010a6 <bme68x_get_regs+0x4e>
            {
                reg_addr = reg_addr | BME68X_SPI_RD_MSK;
 800109e:	7bfb      	ldrb	r3, [r7, #15]
 80010a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010a4:	73fb      	strb	r3, [r7, #15]
            }
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	7bf8      	ldrb	r0, [r7, #15]
 80010b0:	687a      	ldr	r2, [r7, #4]
 80010b2:	68b9      	ldr	r1, [r7, #8]
 80010b4:	47a0      	blx	r4
 80010b6:	4603      	mov	r3, r0
 80010b8:	461a      	mov	r2, r3
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (dev->intf_rslt != 0)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d004      	beq.n	80010d4 <bme68x_get_regs+0x7c>
        {
            rslt = BME68X_E_COM_FAIL;
 80010ca:	23fe      	movs	r3, #254	@ 0xfe
 80010cc:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != 0)
 80010ce:	e001      	b.n	80010d4 <bme68x_get_regs+0x7c>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 80010d0:	23ff      	movs	r3, #255	@ 0xff
 80010d2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010d8:	4618      	mov	r0, r3
 80010da:	371c      	adds	r7, #28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd90      	pop	{r4, r7, pc}

080010e0 <bme68x_set_op_mode>:

/*
 * @brief This API is used to set the operation mode of the sensor
 */
int8_t bme68x_set_op_mode(const uint8_t op_mode, struct bme68x_dev *dev)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t tmp_pow_mode;
    uint8_t pow_mode = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_addr = BME68X_REG_CTRL_MEAS;
 80010f0:	2374      	movs	r3, #116	@ 0x74
 80010f2:	733b      	strb	r3, [r7, #12]

    /* Call until in sleep */
    do
    {
        rslt = bme68x_get_regs(BME68X_REG_CTRL_MEAS, &tmp_pow_mode, 1, dev);
 80010f4:	f107 010d 	add.w	r1, r7, #13
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	2201      	movs	r2, #1
 80010fc:	2074      	movs	r0, #116	@ 0x74
 80010fe:	f7ff ffab 	bl	8001058 <bme68x_get_regs>
 8001102:	4603      	mov	r3, r0
 8001104:	73fb      	strb	r3, [r7, #15]
        if (rslt == BME68X_OK)
 8001106:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d11d      	bne.n	800114a <bme68x_set_op_mode+0x6a>
        {
            /* Put to sleep before changing mode */
            pow_mode = (tmp_pow_mode & BME68X_MODE_MSK);
 800110e:	7b7b      	ldrb	r3, [r7, #13]
 8001110:	f003 0303 	and.w	r3, r3, #3
 8001114:	73bb      	strb	r3, [r7, #14]
            if (pow_mode != BME68X_SLEEP_MODE)
 8001116:	7bbb      	ldrb	r3, [r7, #14]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d016      	beq.n	800114a <bme68x_set_op_mode+0x6a>
            {
                tmp_pow_mode &= ~BME68X_MODE_MSK; /* Set to sleep */
 800111c:	7b7b      	ldrb	r3, [r7, #13]
 800111e:	f023 0303 	bic.w	r3, r3, #3
 8001122:	b2db      	uxtb	r3, r3
 8001124:	737b      	strb	r3, [r7, #13]
                rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001126:	f107 010d 	add.w	r1, r7, #13
 800112a:	f107 000c 	add.w	r0, r7, #12
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	2201      	movs	r2, #1
 8001132:	f7ff ff01 	bl	8000f38 <bme68x_set_regs>
 8001136:	4603      	mov	r3, r0
 8001138:	73fb      	strb	r3, [r7, #15]
                dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800113e:	683a      	ldr	r2, [r7, #0]
 8001140:	6852      	ldr	r2, [r2, #4]
 8001142:	4611      	mov	r1, r2
 8001144:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001148:	4798      	blx	r3
            }
        }
    } while ((pow_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK));
 800114a:	7bbb      	ldrb	r3, [r7, #14]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <bme68x_set_op_mode+0x78>
 8001150:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d0cd      	beq.n	80010f4 <bme68x_set_op_mode+0x14>

    /* Already in sleep */
    if ((op_mode != BME68X_SLEEP_MODE) && (rslt == BME68X_OK))
 8001158:	79fb      	ldrb	r3, [r7, #7]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d01b      	beq.n	8001196 <bme68x_set_op_mode+0xb6>
 800115e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d117      	bne.n	8001196 <bme68x_set_op_mode+0xb6>
    {
        tmp_pow_mode = (tmp_pow_mode & ~BME68X_MODE_MSK) | (op_mode & BME68X_MODE_MSK);
 8001166:	7b7b      	ldrb	r3, [r7, #13]
 8001168:	b25b      	sxtb	r3, r3
 800116a:	f023 0303 	bic.w	r3, r3, #3
 800116e:	b25a      	sxtb	r2, r3
 8001170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	b25b      	sxtb	r3, r3
 800117a:	4313      	orrs	r3, r2
 800117c:	b25b      	sxtb	r3, r3
 800117e:	b2db      	uxtb	r3, r3
 8001180:	737b      	strb	r3, [r7, #13]
        rslt = bme68x_set_regs(&reg_addr, &tmp_pow_mode, 1, dev);
 8001182:	f107 010d 	add.w	r1, r7, #13
 8001186:	f107 000c 	add.w	r0, r7, #12
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2201      	movs	r2, #1
 800118e:	f7ff fed3 	bl	8000f38 <bme68x_set_regs>
 8001192:	4603      	mov	r3, r0
 8001194:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001196:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
	...

080011a4 <bme68x_get_meas_dur>:

/*
 * @brief This API is used to get the remaining duration that can be used for heating.
 */
uint32_t bme68x_get_meas_dur(const uint8_t op_mode, struct bme68x_conf *conf, struct bme68x_dev *dev)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b08a      	sub	sp, #40	@ 0x28
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	607a      	str	r2, [r7, #4]
 80011b0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t meas_dur = 0; /* Calculate in us */
 80011b2:	2300      	movs	r3, #0
 80011b4:	623b      	str	r3, [r7, #32]
    uint32_t meas_cycles;
    uint8_t os_to_meas_cycles[6] = { 0, 1, 2, 4, 8, 16 };
 80011b6:	4a34      	ldr	r2, [pc, #208]	@ (8001288 <bme68x_get_meas_dur+0xe4>)
 80011b8:	f107 0314 	add.w	r3, r7, #20
 80011bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c0:	6018      	str	r0, [r3, #0]
 80011c2:	3304      	adds	r3, #4
 80011c4:	8019      	strh	r1, [r3, #0]

    if (conf != NULL)
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d058      	beq.n	800127e <bme68x_get_meas_dur+0xda>
    {
        /* Boundary check for temperature oversampling */
        rslt = boundary_check(&conf->os_temp, BME68X_OS_16X, dev);
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	3301      	adds	r3, #1
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	2105      	movs	r1, #5
 80011d4:	4618      	mov	r0, r3
 80011d6:	f001 f89c 	bl	8002312 <boundary_check>
 80011da:	4603      	mov	r3, r0
 80011dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME68X_OK)
 80011e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d109      	bne.n	80011fc <bme68x_get_meas_dur+0x58>
        {
            /* Boundary check for pressure oversampling */
            rslt = boundary_check(&conf->os_pres, BME68X_OS_16X, dev);
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	3302      	adds	r3, #2
 80011ec:	687a      	ldr	r2, [r7, #4]
 80011ee:	2105      	movs	r1, #5
 80011f0:	4618      	mov	r0, r3
 80011f2:	f001 f88e 	bl	8002312 <boundary_check>
 80011f6:	4603      	mov	r3, r0
 80011f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 80011fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001200:	2b00      	cmp	r3, #0
 8001202:	d108      	bne.n	8001216 <bme68x_get_meas_dur+0x72>
        {
            /* Boundary check for humidity oversampling */
            rslt = boundary_check(&conf->os_hum, BME68X_OS_16X, dev);
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	2105      	movs	r1, #5
 800120a:	4618      	mov	r0, r3
 800120c:	f001 f881 	bl	8002312 <boundary_check>
 8001210:	4603      	mov	r3, r0
 8001212:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (rslt == BME68X_OK)
 8001216:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800121a:	2b00      	cmp	r3, #0
 800121c:	d12f      	bne.n	800127e <bme68x_get_meas_dur+0xda>
        {
            meas_cycles = os_to_meas_cycles[conf->os_temp];
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	785b      	ldrb	r3, [r3, #1]
 8001222:	3328      	adds	r3, #40	@ 0x28
 8001224:	443b      	add	r3, r7
 8001226:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800122a:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_pres];
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	789b      	ldrb	r3, [r3, #2]
 8001230:	3328      	adds	r3, #40	@ 0x28
 8001232:	443b      	add	r3, r7
 8001234:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001238:	461a      	mov	r2, r3
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	4413      	add	r3, r2
 800123e:	61fb      	str	r3, [r7, #28]
            meas_cycles += os_to_meas_cycles[conf->os_hum];
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	3328      	adds	r3, #40	@ 0x28
 8001246:	443b      	add	r3, r7
 8001248:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800124c:	461a      	mov	r2, r3
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	4413      	add	r3, r2
 8001252:	61fb      	str	r3, [r7, #28]

            /* TPH measurement duration */
            meas_dur = meas_cycles * UINT32_C(1963);
 8001254:	69fb      	ldr	r3, [r7, #28]
 8001256:	f240 72ab 	movw	r2, #1963	@ 0x7ab
 800125a:	fb02 f303 	mul.w	r3, r2, r3
 800125e:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 4); /* TPH switching duration */
 8001260:	6a3b      	ldr	r3, [r7, #32]
 8001262:	f203 7374 	addw	r3, r3, #1908	@ 0x774
 8001266:	623b      	str	r3, [r7, #32]
            meas_dur += UINT32_C(477 * 5); /* Gas measurement duration */
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	f603 1351 	addw	r3, r3, #2385	@ 0x951
 800126e:	623b      	str	r3, [r7, #32]

            if (op_mode != BME68X_PARALLEL_MODE)
 8001270:	7bfb      	ldrb	r3, [r7, #15]
 8001272:	2b02      	cmp	r3, #2
 8001274:	d003      	beq.n	800127e <bme68x_get_meas_dur+0xda>
            {
                meas_dur += UINT32_C(1000); /* Wake up duration of 1ms */
 8001276:	6a3b      	ldr	r3, [r7, #32]
 8001278:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800127c:	623b      	str	r3, [r7, #32]
            }
        }
    }

    return meas_dur;
 800127e:	6a3b      	ldr	r3, [r7, #32]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3728      	adds	r7, #40	@ 0x28
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	0800b5b0 	.word	0x0800b5b0

0800128c <bme68x_get_data>:
 * @brief This API reads the pressure, temperature and humidity and gas data
 * from the sensor, compensates the data and store it in the bme68x_data
 * structure instance passed by the user.
 */
int8_t bme68x_get_data(uint8_t op_mode, struct bme68x_data *data, uint8_t *n_data, struct bme68x_dev *dev)
{
 800128c:	b5b0      	push	{r4, r5, r7, lr}
 800128e:	b09a      	sub	sp, #104	@ 0x68
 8001290:	af00      	add	r7, sp, #0
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
 8001296:	603b      	str	r3, [r7, #0]
 8001298:	4603      	mov	r3, r0
 800129a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t i = 0, j = 0, new_fields = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80012a2:	2300      	movs	r3, #0
 80012a4:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 80012a8:	2300      	movs	r3, #0
 80012aa:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
    struct bme68x_data *field_ptr[3] = { 0 };
 80012ae:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
    struct bme68x_data field_data[3] = { { 0 } };
 80012ba:	f107 0310 	add.w	r3, r7, #16
 80012be:	2248      	movs	r2, #72	@ 0x48
 80012c0:	2100      	movs	r1, #0
 80012c2:	4618      	mov	r0, r3
 80012c4:	f007 fa8b 	bl	80087de <memset>

    field_ptr[0] = &field_data[0];
 80012c8:	f107 0310 	add.w	r3, r7, #16
 80012cc:	65bb      	str	r3, [r7, #88]	@ 0x58
    field_ptr[1] = &field_data[1];
 80012ce:	f107 0310 	add.w	r3, r7, #16
 80012d2:	3318      	adds	r3, #24
 80012d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    field_ptr[2] = &field_data[2];
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	3330      	adds	r3, #48	@ 0x30
 80012dc:	663b      	str	r3, [r7, #96]	@ 0x60

    rslt = null_ptr_check(dev);
 80012de:	6838      	ldr	r0, [r7, #0]
 80012e0:	f001 f844 	bl	800236c <null_ptr_check>
 80012e4:	4603      	mov	r3, r0
 80012e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if ((rslt == BME68X_OK) && (data != NULL))
 80012ea:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f040 80c1 	bne.w	8001476 <bme68x_get_data+0x1ea>
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	f000 80bd 	beq.w	8001476 <bme68x_get_data+0x1ea>
    {
        /* Reading the sensor data in forced mode only */
        if (op_mode == BME68X_FORCED_MODE)
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d11c      	bne.n	800133c <bme68x_get_data+0xb0>
        {
            rslt = read_field_data(0, data, dev);
 8001302:	683a      	ldr	r2, [r7, #0]
 8001304:	68b9      	ldr	r1, [r7, #8]
 8001306:	2000      	movs	r0, #0
 8001308:	f000 fc2e 	bl	8001b68 <read_field_data>
 800130c:	4603      	mov	r3, r0
 800130e:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (rslt == BME68X_OK)
 8001312:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8001316:	2b00      	cmp	r3, #0
 8001318:	f040 80a1 	bne.w	800145e <bme68x_get_data+0x1d2>
            {
                if (data->status & BME68X_NEW_DATA_MSK)
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	b25b      	sxtb	r3, r3
 8001322:	2b00      	cmp	r3, #0
 8001324:	da03      	bge.n	800132e <bme68x_get_data+0xa2>
                {
                    new_fields = 1;
 8001326:	2301      	movs	r3, #1
 8001328:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
 800132c:	e097      	b.n	800145e <bme68x_get_data+0x1d2>
                }
                else
                {
                    new_fields = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                    rslt = BME68X_W_NO_NEW_DATA;
 8001334:	2302      	movs	r3, #2
 8001336:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800133a:	e090      	b.n	800145e <bme68x_get_data+0x1d2>
                }
            }
        }
        else if ((op_mode == BME68X_PARALLEL_MODE) || (op_mode == BME68X_SEQUENTIAL_MODE))
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	2b02      	cmp	r3, #2
 8001340:	d003      	beq.n	800134a <bme68x_get_data+0xbe>
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	2b03      	cmp	r3, #3
 8001346:	f040 8087 	bne.w	8001458 <bme68x_get_data+0x1cc>
        {
            /* Read the 3 fields and count the number of new data fields */
            rslt = read_all_field_data(field_ptr, dev);
 800134a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800134e:	6839      	ldr	r1, [r7, #0]
 8001350:	4618      	mov	r0, r3
 8001352:	f000 fd4d 	bl	8001df0 <read_all_field_data>
 8001356:	4603      	mov	r3, r0
 8001358:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

            new_fields = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 8001362:	2300      	movs	r3, #0
 8001364:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8001368:	e014      	b.n	8001394 <bme68x_get_data+0x108>
            {
                if (field_ptr[i]->status & BME68X_NEW_DATA_MSK)
 800136a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	3368      	adds	r3, #104	@ 0x68
 8001372:	443b      	add	r3, r7
 8001374:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	b25b      	sxtb	r3, r3
 800137c:	2b00      	cmp	r3, #0
 800137e:	da04      	bge.n	800138a <bme68x_get_data+0xfe>
                {
                    new_fields++;
 8001380:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8001384:	3301      	adds	r3, #1
 8001386:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
            for (i = 0; (i < 3) && (rslt == BME68X_OK); i++)
 800138a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800138e:	3301      	adds	r3, #1
 8001390:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8001394:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001398:	2b02      	cmp	r3, #2
 800139a:	d803      	bhi.n	80013a4 <bme68x_get_data+0x118>
 800139c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d0e2      	beq.n	800136a <bme68x_get_data+0xde>
                }
            }

            /* Sort the sensor data in parallel & sequential modes*/
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 80013a4:	2300      	movs	r3, #0
 80013a6:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80013aa:	e01c      	b.n	80013e6 <bme68x_get_data+0x15a>
            {
                for (j = i + 1; j < 3; j++)
 80013ac:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80013b0:	3301      	adds	r3, #1
 80013b2:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 80013b6:	e00d      	b.n	80013d4 <bme68x_get_data+0x148>
                {
                    sort_sensor_data(i, j, field_ptr);
 80013b8:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 80013bc:	f897 1065 	ldrb.w	r1, [r7, #101]	@ 0x65
 80013c0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 fff0 	bl	80023aa <sort_sensor_data>
                for (j = i + 1; j < 3; j++)
 80013ca:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80013ce:	3301      	adds	r3, #1
 80013d0:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
 80013d4:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80013d8:	2b02      	cmp	r3, #2
 80013da:	d9ed      	bls.n	80013b8 <bme68x_get_data+0x12c>
            for (i = 0; (i < 2) && (rslt == BME68X_OK); i++)
 80013dc:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80013e0:	3301      	adds	r3, #1
 80013e2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80013e6:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d803      	bhi.n	80013f6 <bme68x_get_data+0x16a>
 80013ee:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0da      	beq.n	80013ac <bme68x_get_data+0x120>
                }
            }

            /* Copy the sorted data */
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 80013f6:	2300      	movs	r3, #0
 80013f8:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 80013fc:	e01c      	b.n	8001438 <bme68x_get_data+0x1ac>
            {
                data[i] = *field_ptr[i];
 80013fe:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	3368      	adds	r3, #104	@ 0x68
 8001406:	443b      	add	r3, r7
 8001408:	f853 1c10 	ldr.w	r1, [r3, #-16]
 800140c:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8001410:	4613      	mov	r3, r2
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	4413      	add	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	461a      	mov	r2, r3
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4413      	add	r3, r2
 800141e:	461c      	mov	r4, r3
 8001420:	460d      	mov	r5, r1
 8001422:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001424:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001426:	e895 0003 	ldmia.w	r5, {r0, r1}
 800142a:	e884 0003 	stmia.w	r4, {r0, r1}
            for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 800142e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8001432:	3301      	adds	r3, #1
 8001434:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8001438:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800143c:	2b02      	cmp	r3, #2
 800143e:	d803      	bhi.n	8001448 <bme68x_get_data+0x1bc>
 8001440:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
 8001444:	2b00      	cmp	r3, #0
 8001446:	d0da      	beq.n	80013fe <bme68x_get_data+0x172>
            }

            if (new_fields == 0)
 8001448:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800144c:	2b00      	cmp	r3, #0
 800144e:	d106      	bne.n	800145e <bme68x_get_data+0x1d2>
            {
                rslt = BME68X_W_NO_NEW_DATA;
 8001450:	2302      	movs	r3, #2
 8001452:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
            if (new_fields == 0)
 8001456:	e002      	b.n	800145e <bme68x_get_data+0x1d2>
            }
        }
        else
        {
            rslt = BME68X_W_DEFINE_OP_MODE;
 8001458:	2301      	movs	r3, #1
 800145a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        }

        if (n_data == NULL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d103      	bne.n	800146c <bme68x_get_data+0x1e0>
        {
            rslt = BME68X_E_NULL_PTR;
 8001464:	23ff      	movs	r3, #255	@ 0xff
 8001466:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        if (n_data == NULL)
 800146a:	e007      	b.n	800147c <bme68x_get_data+0x1f0>
        }
        else
        {
            *n_data = new_fields;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8001472:	701a      	strb	r2, [r3, #0]
        if (n_data == NULL)
 8001474:	e002      	b.n	800147c <bme68x_get_data+0x1f0>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 8001476:	23ff      	movs	r3, #255	@ 0xff
 8001478:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    }

    return rslt;
 800147c:	f997 3067 	ldrsb.w	r3, [r7, #103]	@ 0x67
}
 8001480:	4618      	mov	r0, r3
 8001482:	3768      	adds	r7, #104	@ 0x68
 8001484:	46bd      	mov	sp, r7
 8001486:	bdb0      	pop	{r4, r5, r7, pc}

08001488 <calc_temperature>:

#else

/* @brief This internal API is used to calculate the temperature value. */
static float calc_temperature(uint32_t temp_adc, struct bme68x_dev *dev)
{
 8001488:	b480      	push	{r7}
 800148a:	b087      	sub	sp, #28
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float calc_temp;

    /* calculate var1 data */
    var1 = ((((float)temp_adc / 16384.0f) - ((float)dev->calib.par_t1 / 1024.0f)) * ((float)dev->calib.par_t2));
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800149c:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001580 <calc_temperature+0xf8>
 80014a0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	8bdb      	ldrh	r3, [r3, #30]
 80014a8:	ee07 3a90 	vmov	s15, r3
 80014ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80014b0:	ed9f 6a34 	vldr	s12, [pc, #208]	@ 8001584 <calc_temperature+0xfc>
 80014b4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80014b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80014c2:	ee07 3a90 	vmov	s15, r3
 80014c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014ce:	edc7 7a05 	vstr	s15, [r7, #20]

    /* calculate var2 data */
    var2 =
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	ee07 3a90 	vmov	s15, r3
 80014d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014dc:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8001588 <calc_temperature+0x100>
 80014e0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	8bdb      	ldrh	r3, [r3, #30]
 80014e8:	ee07 3a90 	vmov	s15, r3
 80014ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80014f0:	ed9f 6a26 	vldr	s12, [pc, #152]	@ 800158c <calc_temperature+0x104>
 80014f4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80014f8:	ee37 7a67 	vsub.f32	s14, s14, s15
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	ee07 3a90 	vmov	s15, r3
 8001502:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001506:	ed9f 6a20 	vldr	s12, [pc, #128]	@ 8001588 <calc_temperature+0x100>
 800150a:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	8bdb      	ldrh	r3, [r3, #30]
 8001512:	ee07 3a90 	vmov	s15, r3
 8001516:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800151a:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 800158c <calc_temperature+0x104>
 800151e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001522:	ee76 7ae7 	vsub.f32	s15, s13, s15
        (((((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f)) *
 8001526:	ee27 7a27 	vmul.f32	s14, s14, s15
          (((float)temp_adc / 131072.0f) - ((float)dev->calib.par_t1 / 8192.0f))) * ((float)dev->calib.par_t3 * 16.0f));
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8001530:	ee07 3a90 	vmov	s15, r3
 8001534:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001538:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 800153c:	ee67 7aa6 	vmul.f32	s15, s15, s13
    var2 =
 8001540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001544:	edc7 7a04 	vstr	s15, [r7, #16]

    /* t_fine value*/
    dev->calib.t_fine = (var1 + var2);
 8001548:	ed97 7a05 	vldr	s14, [r7, #20]
 800154c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001550:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

    /* compensated temperature data*/
    calc_temp = ((dev->calib.t_fine) / 5120.0f);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8001560:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001590 <calc_temperature+0x108>
 8001564:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001568:	edc7 7a03 	vstr	s15, [r7, #12]

    return calc_temp;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	ee07 3a90 	vmov	s15, r3
}
 8001572:	eeb0 0a67 	vmov.f32	s0, s15
 8001576:	371c      	adds	r7, #28
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	46800000 	.word	0x46800000
 8001584:	44800000 	.word	0x44800000
 8001588:	48000000 	.word	0x48000000
 800158c:	46000000 	.word	0x46000000
 8001590:	45a00000 	.word	0x45a00000

08001594 <calc_pressure>:

/* @brief This internal API is used to calculate the pressure value. */
static float calc_pressure(uint32_t pres_adc, const struct bme68x_dev *dev)
{
 8001594:	b480      	push	{r7}
 8001596:	b087      	sub	sp, #28
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
    float var1;
    float var2;
    float var3;
    float calc_pres;

    var1 = (((float)dev->calib.t_fine / 2.0f) - 64000.0f);
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80015a4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80015a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ac:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 80017e8 <calc_pressure+0x254>
 80015b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015b4:	edc7 7a04 	vstr	s15, [r7, #16]
    var2 = var1 * var1 * (((float)dev->calib.par_p6) / (131072.0f));
 80015b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80015bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	f993 302e 	ldrsb.w	r3, [r3, #46]	@ 0x2e
 80015c6:	ee07 3a90 	vmov	s15, r3
 80015ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80015ce:	ed9f 6a87 	vldr	s12, [pc, #540]	@ 80017ec <calc_pressure+0x258>
 80015d2:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80015d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015da:	edc7 7a03 	vstr	s15, [r7, #12]
    var2 = var2 + (var1 * ((float)dev->calib.par_p5) * 2.0f);
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 80015e4:	ee07 3a90 	vmov	s15, r3
 80015e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80015f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80015fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001600:	edc7 7a03 	vstr	s15, [r7, #12]
    var2 = (var2 / 4.0f) + (((float)dev->calib.par_p4) * 65536.0f);
 8001604:	edd7 7a03 	vldr	s15, [r7, #12]
 8001608:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800160c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001616:	ee07 3a90 	vmov	s15, r3
 800161a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800161e:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80017f0 <calc_pressure+0x25c>
 8001622:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001626:	ee77 7a27 	vadd.f32	s15, s14, s15
 800162a:	edc7 7a03 	vstr	s15, [r7, #12]
    var1 = (((((float)dev->calib.par_p3 * var1 * var1) / 16384.0f) + ((float)dev->calib.par_p2 * var1)) / 524288.0f);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	f993 3028 	ldrsb.w	r3, [r3, #40]	@ 0x28
 8001634:	ee07 3a90 	vmov	s15, r3
 8001638:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800163c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001640:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001644:	edd7 7a04 	vldr	s15, [r7, #16]
 8001648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800164c:	eddf 6a69 	vldr	s13, [pc, #420]	@ 80017f4 <calc_pressure+0x260>
 8001650:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 800165a:	ee07 3a90 	vmov	s15, r3
 800165e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001662:	edd7 7a04 	vldr	s15, [r7, #16]
 8001666:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800166a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800166e:	eddf 6a62 	vldr	s13, [pc, #392]	@ 80017f8 <calc_pressure+0x264>
 8001672:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001676:	edc7 7a04 	vstr	s15, [r7, #16]
    var1 = ((1.0f + (var1 / 32768.0f)) * ((float)dev->calib.par_p1));
 800167a:	ed97 7a04 	vldr	s14, [r7, #16]
 800167e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80017fc <calc_pressure+0x268>
 8001682:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001686:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800168a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001692:	ee07 3a90 	vmov	s15, r3
 8001696:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800169a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800169e:	edc7 7a04 	vstr	s15, [r7, #16]
    calc_pres = (1048576.0f - ((float)pres_adc));
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	ee07 3a90 	vmov	s15, r3
 80016a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016ac:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8001800 <calc_pressure+0x26c>
 80016b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016b4:	edc7 7a05 	vstr	s15, [r7, #20]

    /* Avoid exception caused by division by zero */
    if ((int)var1 != 0)
 80016b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80016bc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016c0:	ee17 3a90 	vmov	r3, s15
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	f000 8081 	beq.w	80017cc <calc_pressure+0x238>
    {
        calc_pres = (((calc_pres - (var2 / 4096.0f)) * 6250.0f) / var1);
 80016ca:	ed97 7a03 	vldr	s14, [r7, #12]
 80016ce:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8001804 <calc_pressure+0x270>
 80016d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016d6:	ed97 7a05 	vldr	s14, [r7, #20]
 80016da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016de:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001808 <calc_pressure+0x274>
 80016e2:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80016ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ee:	edc7 7a05 	vstr	s15, [r7, #20]
        var1 = (((float)dev->calib.par_p9) * calc_pres * calc_pres) / 2147483648.0f;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 80016f8:	ee07 3a90 	vmov	s15, r3
 80016fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001700:	edd7 7a05 	vldr	s15, [r7, #20]
 8001704:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001708:	edd7 7a05 	vldr	s15, [r7, #20]
 800170c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001710:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 800180c <calc_pressure+0x278>
 8001714:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001718:	edc7 7a04 	vstr	s15, [r7, #16]
        var2 = calc_pres * (((float)dev->calib.par_p8) / 32768.0f);
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001722:	ee07 3a90 	vmov	s15, r3
 8001726:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800172a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 80017fc <calc_pressure+0x268>
 800172e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001732:	ed97 7a05 	vldr	s14, [r7, #20]
 8001736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173a:	edc7 7a03 	vstr	s15, [r7, #12]
        var3 = ((calc_pres / 256.0f) * (calc_pres / 256.0f) * (calc_pres / 256.0f) * (dev->calib.par_p10 / 131072.0f));
 800173e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001742:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8001810 <calc_pressure+0x27c>
 8001746:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800174a:	edd7 6a05 	vldr	s13, [r7, #20]
 800174e:	ed9f 6a30 	vldr	s12, [pc, #192]	@ 8001810 <calc_pressure+0x27c>
 8001752:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001756:	ee27 7a27 	vmul.f32	s14, s14, s15
 800175a:	edd7 6a05 	vldr	s13, [r7, #20]
 800175e:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 8001810 <calc_pressure+0x27c>
 8001762:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001766:	ee27 7a27 	vmul.f32	s14, s14, s15
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001770:	ee07 3a90 	vmov	s15, r3
 8001774:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001778:	ed9f 6a1c 	vldr	s12, [pc, #112]	@ 80017ec <calc_pressure+0x258>
 800177c:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001784:	edc7 7a02 	vstr	s15, [r7, #8]
        calc_pres = (calc_pres + (var1 + var2 + var3 + ((float)dev->calib.par_p7 * 128.0f)) / 16.0f);
 8001788:	ed97 7a04 	vldr	s14, [r7, #16]
 800178c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001790:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001794:	edd7 7a02 	vldr	s15, [r7, #8]
 8001798:	ee37 7a27 	vadd.f32	s14, s14, s15
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	f993 302f 	ldrsb.w	r3, [r3, #47]	@ 0x2f
 80017a2:	ee07 3a90 	vmov	s15, r3
 80017a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017aa:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001814 <calc_pressure+0x280>
 80017ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80017b2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017b6:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80017ba:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017be:	ed97 7a05 	vldr	s14, [r7, #20]
 80017c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017c6:	edc7 7a05 	vstr	s15, [r7, #20]
 80017ca:	e002      	b.n	80017d2 <calc_pressure+0x23e>
    }
    else
    {
        calc_pres = 0;
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	617b      	str	r3, [r7, #20]
    }

    return calc_pres;
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	ee07 3a90 	vmov	s15, r3
}
 80017d8:	eeb0 0a67 	vmov.f32	s0, s15
 80017dc:	371c      	adds	r7, #28
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	477a0000 	.word	0x477a0000
 80017ec:	48000000 	.word	0x48000000
 80017f0:	47800000 	.word	0x47800000
 80017f4:	46800000 	.word	0x46800000
 80017f8:	49000000 	.word	0x49000000
 80017fc:	47000000 	.word	0x47000000
 8001800:	49800000 	.word	0x49800000
 8001804:	45800000 	.word	0x45800000
 8001808:	45c35000 	.word	0x45c35000
 800180c:	4f000000 	.word	0x4f000000
 8001810:	43800000 	.word	0x43800000
 8001814:	43000000 	.word	0x43000000

08001818 <calc_humidity>:

/* This internal API is used to calculate the humidity in integer */
static float calc_humidity(uint16_t hum_adc, const struct bme68x_dev *dev)
{
 8001818:	b480      	push	{r7}
 800181a:	b089      	sub	sp, #36	@ 0x24
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	80fb      	strh	r3, [r7, #6]
    float var3;
    float var4;
    float temp_comp;

    /* compensated temperature data*/
    temp_comp = ((dev->calib.t_fine) / 5120.0f);
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800182a:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8001994 <calc_humidity+0x17c>
 800182e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001832:	edc7 7a06 	vstr	s15, [r7, #24]
    var1 = (float)((float)hum_adc) -
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	ee07 3a90 	vmov	s15, r3
 800183c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
           (((float)dev->calib.par_h1 * 16.0f) + (((float)dev->calib.par_h3 / 2.0f) * temp_comp));
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	8a1b      	ldrh	r3, [r3, #16]
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800184c:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 8001850:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800185a:	ee07 3a90 	vmov	s15, r3
 800185e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001862:	eef0 5a00 	vmov.f32	s11, #0	@ 0x40000000  2.0
 8001866:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 800186a:	edd7 7a06 	vldr	s15, [r7, #24]
 800186e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001872:	ee76 7aa7 	vadd.f32	s15, s13, s15
    var1 = (float)((float)hum_adc) -
 8001876:	ee77 7a67 	vsub.f32	s15, s14, s15
 800187a:	edc7 7a05 	vstr	s15, [r7, #20]
    var2 = var1 *
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	8a5b      	ldrh	r3, [r3, #18]
 8001882:	ee07 3a90 	vmov	s15, r3
 8001886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800188a:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8001998 <calc_humidity+0x180>
 800188e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8001898:	ee07 3a90 	vmov	s15, r3
 800189c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018a0:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 800199c <calc_humidity+0x184>
 80018a4:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80018a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80018ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018b4:	ee77 6aa6 	vadd.f32	s13, s15, s13
                     (((float)dev->calib.par_h5 / 1048576.0f) * temp_comp * temp_comp))));
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80018be:	ee07 3a90 	vmov	s15, r3
 80018c2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018c6:	eddf 5a36 	vldr	s11, [pc, #216]	@ 80019a0 <calc_humidity+0x188>
 80018ca:	ee87 6aa5 	vdiv.f32	s12, s15, s11
 80018ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80018d2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80018da:	ee66 7a27 	vmul.f32	s15, s12, s15
                    (1.0f + (((float)dev->calib.par_h4 / 16384.0f) * temp_comp) +
 80018de:	ee76 7aa7 	vadd.f32	s15, s13, s15
           ((float)(((float)dev->calib.par_h2 / 262144.0f) *
 80018e2:	ee67 7a27 	vmul.f32	s15, s14, s15
    var2 = var1 *
 80018e6:	ed97 7a05 	vldr	s14, [r7, #20]
 80018ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018ee:	edc7 7a04 	vstr	s15, [r7, #16]
    var3 = (float)dev->calib.par_h6 / 16384.0f;
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	7ddb      	ldrb	r3, [r3, #23]
 80018f6:	ee07 3a90 	vmov	s15, r3
 80018fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018fe:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800199c <calc_humidity+0x184>
 8001902:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001906:	edc7 7a03 	vstr	s15, [r7, #12]
    var4 = (float)dev->calib.par_h7 / 2097152.0f;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	f993 3018 	ldrsb.w	r3, [r3, #24]
 8001910:	ee07 3a90 	vmov	s15, r3
 8001914:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001918:	eddf 6a22 	vldr	s13, [pc, #136]	@ 80019a4 <calc_humidity+0x18c>
 800191c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001920:	edc7 7a02 	vstr	s15, [r7, #8]
    calc_hum = var2 + ((var3 + (var4 * temp_comp)) * var2 * var2);
 8001924:	ed97 7a02 	vldr	s14, [r7, #8]
 8001928:	edd7 7a06 	vldr	s15, [r7, #24]
 800192c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001930:	edd7 7a03 	vldr	s15, [r7, #12]
 8001934:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001938:	edd7 7a04 	vldr	s15, [r7, #16]
 800193c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001940:	edd7 7a04 	vldr	s15, [r7, #16]
 8001944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001948:	ed97 7a04 	vldr	s14, [r7, #16]
 800194c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001950:	edc7 7a07 	vstr	s15, [r7, #28]
    if (calc_hum > 100.0f)
 8001954:	edd7 7a07 	vldr	s15, [r7, #28]
 8001958:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80019a8 <calc_humidity+0x190>
 800195c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001960:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001964:	dd02      	ble.n	800196c <calc_humidity+0x154>
    {
        calc_hum = 100.0f;
 8001966:	4b11      	ldr	r3, [pc, #68]	@ (80019ac <calc_humidity+0x194>)
 8001968:	61fb      	str	r3, [r7, #28]
 800196a:	e009      	b.n	8001980 <calc_humidity+0x168>
    }
    else if (calc_hum < 0.0f)
 800196c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001970:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001978:	d502      	bpl.n	8001980 <calc_humidity+0x168>
    {
        calc_hum = 0.0f;
 800197a:	f04f 0300 	mov.w	r3, #0
 800197e:	61fb      	str	r3, [r7, #28]
    }

    return calc_hum;
 8001980:	69fb      	ldr	r3, [r7, #28]
 8001982:	ee07 3a90 	vmov	s15, r3
}
 8001986:	eeb0 0a67 	vmov.f32	s0, s15
 800198a:	3724      	adds	r7, #36	@ 0x24
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	45a00000 	.word	0x45a00000
 8001998:	48800000 	.word	0x48800000
 800199c:	46800000 	.word	0x46800000
 80019a0:	49800000 	.word	0x49800000
 80019a4:	4a000000 	.word	0x4a000000
 80019a8:	42c80000 	.word	0x42c80000
 80019ac:	42c80000 	.word	0x42c80000

080019b0 <calc_gas_resistance_low>:

/* This internal API is used to calculate the gas resistance low value in float */
static float calc_gas_resistance_low(uint16_t gas_res_adc, uint8_t gas_range, const struct bme68x_dev *dev)
{
 80019b0:	b4b0      	push	{r4, r5, r7}
 80019b2:	b0a9      	sub	sp, #164	@ 0xa4
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	603a      	str	r2, [r7, #0]
 80019ba:	80fb      	strh	r3, [r7, #6]
 80019bc:	460b      	mov	r3, r1
 80019be:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    float var1;
    float var2;
    float var3;
    float gas_res_f = gas_res_adc;
 80019c0:	88fb      	ldrh	r3, [r7, #6]
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019ca:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    float gas_range_f = (1U << gas_range); /*lint !e790 / Suspicious truncation, integral to float */
 80019ce:	797b      	ldrb	r3, [r7, #5]
 80019d0:	2201      	movs	r2, #1
 80019d2:	fa02 f303 	lsl.w	r3, r2, r3
 80019d6:	ee07 3a90 	vmov	s15, r3
 80019da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019de:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
    const float lookup_k1_range[16] = {
 80019e2:	4b3e      	ldr	r3, [pc, #248]	@ (8001adc <calc_gas_resistance_low+0x12c>)
 80019e4:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 80019e8:	461d      	mov	r5, r3
 80019ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019f6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80019fa:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.0f, -1.0f, 0.0f, -0.8f, 0.0f, 0.0f, -0.2f, -0.5f, 0.0f, -1.0f, 0.0f, 0.0f
    };
    const float lookup_k2_range[16] = {
 80019fe:	4b38      	ldr	r3, [pc, #224]	@ (8001ae0 <calc_gas_resistance_low+0x130>)
 8001a00:	f107 0408 	add.w	r4, r7, #8
 8001a04:	461d      	mov	r5, r3
 8001a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a12:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001a16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        0.0f, 0.0f, 0.0f, 0.0f, 0.1f, 0.7f, 0.0f, -0.8f, -0.1f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f, 0.0f
    };

    var1 = (1340.0f + (5.0f * dev->calib.range_sw_err));
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	f993 303e 	ldrsb.w	r3, [r3, #62]	@ 0x3e
 8001a20:	ee07 3a90 	vmov	s15, r3
 8001a24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a28:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001a2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a30:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001ae4 <calc_gas_resistance_low+0x134>
 8001a34:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a38:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
    var2 = (var1) * (1.0f + lookup_k1_range[gas_range] / 100.0f);
 8001a3c:	797b      	ldrb	r3, [r7, #5]
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	33a0      	adds	r3, #160	@ 0xa0
 8001a42:	443b      	add	r3, r7
 8001a44:	3b58      	subs	r3, #88	@ 0x58
 8001a46:	ed93 7a00 	vldr	s14, [r3]
 8001a4a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001ae8 <calc_gas_resistance_low+0x138>
 8001a4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a52:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a5a:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 8001a5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a62:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
    var3 = 1.0f + (lookup_k2_range[gas_range] / 100.0f);
 8001a66:	797b      	ldrb	r3, [r7, #5]
 8001a68:	009b      	lsls	r3, r3, #2
 8001a6a:	33a0      	adds	r3, #160	@ 0xa0
 8001a6c:	443b      	add	r3, r7
 8001a6e:	3b98      	subs	r3, #152	@ 0x98
 8001a70:	ed93 7a00 	vldr	s14, [r3]
 8001a74:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8001ae8 <calc_gas_resistance_low+0x138>
 8001a78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a7c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a84:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    calc_gas_res = 1.0f / (float)(var3 * (0.000000125f) * gas_range_f * (((gas_res_f - 512.0f) / var2) + 1.0f));
 8001a88:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001a8c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001aec <calc_gas_resistance_low+0x13c>
 8001a90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001a94:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8001a98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a9c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8001aa0:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8001af0 <calc_gas_resistance_low+0x140>
 8001aa4:	ee37 6ae6 	vsub.f32	s12, s15, s13
 8001aa8:	edd7 6a24 	vldr	s13, [r7, #144]	@ 0x90
 8001aac:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001ab0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ab4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ab8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001abc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ac0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ac4:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    return calc_gas_res;
 8001ac8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001acc:	ee07 3a90 	vmov	s15, r3
}
 8001ad0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ad4:	37a4      	adds	r7, #164	@ 0xa4
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bcb0      	pop	{r4, r5, r7}
 8001ada:	4770      	bx	lr
 8001adc:	0800b5b8 	.word	0x0800b5b8
 8001ae0:	0800b5f8 	.word	0x0800b5f8
 8001ae4:	44a78000 	.word	0x44a78000
 8001ae8:	42c80000 	.word	0x42c80000
 8001aec:	340637bd 	.word	0x340637bd
 8001af0:	44000000 	.word	0x44000000

08001af4 <calc_gas_resistance_high>:

/* This internal API is used to calculate the gas resistance value in float */
static float calc_gas_resistance_high(uint16_t gas_res_adc, uint8_t gas_range)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b087      	sub	sp, #28
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	460a      	mov	r2, r1
 8001afe:	80fb      	strh	r3, [r7, #6]
 8001b00:	4613      	mov	r3, r2
 8001b02:	717b      	strb	r3, [r7, #5]
    float calc_gas_res;
    uint32_t var1 = UINT32_C(262144) >> gas_range;
 8001b04:	797b      	ldrb	r3, [r7, #5]
 8001b06:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001b0a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b0e:	617b      	str	r3, [r7, #20]
    int32_t var2 = (int32_t)gas_res_adc - INT32_C(512);
 8001b10:	88fb      	ldrh	r3, [r7, #6]
 8001b12:	f5a3 7300 	sub.w	r3, r3, #512	@ 0x200
 8001b16:	613b      	str	r3, [r7, #16]

    var2 *= INT32_C(3);
 8001b18:	693a      	ldr	r2, [r7, #16]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
    var2 = INT32_C(4096) + var2;
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001b28:	613b      	str	r3, [r7, #16]

    calc_gas_res = 1000000.0f * (float)var1 / (float)var2;
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	ee07 3a90 	vmov	s15, r3
 8001b30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b34:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001b64 <calc_gas_resistance_high+0x70>
 8001b38:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	ee07 3a90 	vmov	s15, r3
 8001b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b4a:	edc7 7a03 	vstr	s15, [r7, #12]

    return calc_gas_res;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	ee07 3a90 	vmov	s15, r3
}
 8001b54:	eeb0 0a67 	vmov.f32	s0, s15
 8001b58:	371c      	adds	r7, #28
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	49742400 	.word	0x49742400

08001b68 <read_field_data>:
    return durval;
}

/* This internal API is used to read a single data of the sensor */
static int8_t read_field_data(uint8_t index, struct bme68x_data *data, struct bme68x_dev *dev)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08e      	sub	sp, #56	@ 0x38
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	4603      	mov	r3, r0
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
 8001b74:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME68X_OK;
 8001b76:	2300      	movs	r3, #0
 8001b78:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t buff[BME68X_LEN_FIELD] = { 0 };
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	731a      	strb	r2, [r3, #12]
    uint8_t gas_range_l, gas_range_h;
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t tries = 5;
 8001b8e:	2305      	movs	r3, #5
 8001b90:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    while ((tries) && (rslt == BME68X_OK))
 8001b94:	e11d      	b.n	8001dd2 <read_field_data+0x26a>
    {
        rslt = bme68x_get_regs(((uint8_t)(BME68X_REG_FIELD0 + (index * BME68X_LEN_FIELD_OFFSET))),
 8001b96:	7bfb      	ldrb	r3, [r7, #15]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	0112      	lsls	r2, r2, #4
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	331d      	adds	r3, #29
 8001ba2:	b2d8      	uxtb	r0, r3
 8001ba4:	f107 0110 	add.w	r1, r7, #16
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2211      	movs	r2, #17
 8001bac:	f7ff fa54 	bl	8001058 <bme68x_get_regs>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                               buff,
                               (uint16_t)BME68X_LEN_FIELD,
                               dev);
        if (!data)
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d103      	bne.n	8001bc4 <read_field_data+0x5c>
        {
            rslt = BME68X_E_NULL_PTR;
 8001bbc:	23ff      	movs	r3, #255	@ 0xff
 8001bbe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8001bc2:	e10f      	b.n	8001de4 <read_field_data+0x27c>
        }

        data->status = buff[0] & BME68X_NEW_DATA_MSK;
 8001bc4:	7c3b      	ldrb	r3, [r7, #16]
 8001bc6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	701a      	strb	r2, [r3, #0]
        data->gas_index = buff[0] & BME68X_GAS_INDEX_MSK;
 8001bd0:	7c3b      	ldrb	r3, [r7, #16]
 8001bd2:	f003 030f 	and.w	r3, r3, #15
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	705a      	strb	r2, [r3, #1]
        data->meas_index = buff[1];
 8001bdc:	7c7a      	ldrb	r2, [r7, #17]
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres = (uint32_t)(((uint32_t)buff[2] * 4096) | ((uint32_t)buff[3] * 16) | ((uint32_t)buff[4] / 16));
 8001be2:	7cbb      	ldrb	r3, [r7, #18]
 8001be4:	031a      	lsls	r2, r3, #12
 8001be6:	7cfb      	ldrb	r3, [r7, #19]
 8001be8:	011b      	lsls	r3, r3, #4
 8001bea:	4313      	orrs	r3, r2
 8001bec:	7d3a      	ldrb	r2, [r7, #20]
 8001bee:	0912      	lsrs	r2, r2, #4
 8001bf0:	b2d2      	uxtb	r2, r2
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	633b      	str	r3, [r7, #48]	@ 0x30
        adc_temp = (uint32_t)(((uint32_t)buff[5] * 4096) | ((uint32_t)buff[6] * 16) | ((uint32_t)buff[7] / 16));
 8001bf6:	7d7b      	ldrb	r3, [r7, #21]
 8001bf8:	031a      	lsls	r2, r3, #12
 8001bfa:	7dbb      	ldrb	r3, [r7, #22]
 8001bfc:	011b      	lsls	r3, r3, #4
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	7dfa      	ldrb	r2, [r7, #23]
 8001c02:	0912      	lsrs	r2, r2, #4
 8001c04:	b2d2      	uxtb	r2, r2
 8001c06:	4313      	orrs	r3, r2
 8001c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
        adc_hum = (uint16_t)(((uint32_t)buff[8] * 256) | (uint32_t)buff[9]);
 8001c0a:	7e3b      	ldrb	r3, [r7, #24]
 8001c0c:	021b      	lsls	r3, r3, #8
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	7e7a      	ldrb	r2, [r7, #25]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	857b      	strh	r3, [r7, #42]	@ 0x2a
        adc_gas_res_low = (uint16_t)((uint32_t)buff[13] * 4 | (((uint32_t)buff[14]) / 64));
 8001c16:	7f7b      	ldrb	r3, [r7, #29]
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	7fba      	ldrb	r2, [r7, #30]
 8001c1e:	0992      	lsrs	r2, r2, #6
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	4313      	orrs	r3, r2
 8001c24:	853b      	strh	r3, [r7, #40]	@ 0x28
        adc_gas_res_high = (uint16_t)((uint32_t)buff[15] * 4 | (((uint32_t)buff[16]) / 64));
 8001c26:	7ffb      	ldrb	r3, [r7, #31]
 8001c28:	009b      	lsls	r3, r3, #2
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001c30:	0992      	lsrs	r2, r2, #6
 8001c32:	b2d2      	uxtb	r2, r2
 8001c34:	4313      	orrs	r3, r2
 8001c36:	84fb      	strh	r3, [r7, #38]	@ 0x26
        gas_range_l = buff[14] & BME68X_GAS_RANGE_MSK;
 8001c38:	7fbb      	ldrb	r3, [r7, #30]
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        gas_range_h = buff[16] & BME68X_GAS_RANGE_MSK;
 8001c42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c46:	f003 030f 	and.w	r3, r3, #15
 8001c4a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d11c      	bne.n	8001c90 <read_field_data+0x128>
        {
            data->status |= buff[16] & BME68X_GASM_VALID_MSK;
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	b25a      	sxtb	r2, r3
 8001c5c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c60:	b25b      	sxtb	r3, r3
 8001c62:	f003 0320 	and.w	r3, r3, #32
 8001c66:	b25b      	sxtb	r3, r3
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	b25b      	sxtb	r3, r3
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	701a      	strb	r2, [r3, #0]
            data->status |= buff[16] & BME68X_HEAT_STAB_MSK;
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b25a      	sxtb	r2, r3
 8001c78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c7c:	b25b      	sxtb	r3, r3
 8001c7e:	f003 0310 	and.w	r3, r3, #16
 8001c82:	b25b      	sxtb	r3, r3
 8001c84:	4313      	orrs	r3, r2
 8001c86:	b25b      	sxtb	r3, r3
 8001c88:	b2da      	uxtb	r2, r3
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	701a      	strb	r2, [r3, #0]
 8001c8e:	e019      	b.n	8001cc4 <read_field_data+0x15c>
        }
        else
        {
            data->status |= buff[14] & BME68X_GASM_VALID_MSK;
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	b25a      	sxtb	r2, r3
 8001c96:	7fbb      	ldrb	r3, [r7, #30]
 8001c98:	b25b      	sxtb	r3, r3
 8001c9a:	f003 0320 	and.w	r3, r3, #32
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	b25b      	sxtb	r3, r3
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	68bb      	ldr	r3, [r7, #8]
 8001ca8:	701a      	strb	r2, [r3, #0]
            data->status |= buff[14] & BME68X_HEAT_STAB_MSK;
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	b25a      	sxtb	r2, r3
 8001cb0:	7fbb      	ldrb	r3, [r7, #30]
 8001cb2:	b25b      	sxtb	r3, r3
 8001cb4:	f003 0310 	and.w	r3, r3, #16
 8001cb8:	b25b      	sxtb	r3, r3
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	b25b      	sxtb	r3, r3
 8001cbe:	b2da      	uxtb	r2, r3
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	701a      	strb	r2, [r3, #0]
        }

        if ((data->status & BME68X_NEW_DATA_MSK) && (rslt == BME68X_OK))
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b25b      	sxtb	r3, r3
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	da70      	bge.n	8001db0 <read_field_data+0x248>
 8001cce:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d16c      	bne.n	8001db0 <read_field_data+0x248>
        {
            rslt = bme68x_get_regs(BME68X_REG_RES_HEAT0 + data->gas_index, &data->res_heat, 1, dev);
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	785b      	ldrb	r3, [r3, #1]
 8001cda:	335a      	adds	r3, #90	@ 0x5a
 8001cdc:	b2d8      	uxtb	r0, r3
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	1cd9      	adds	r1, r3, #3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f7ff f9b7 	bl	8001058 <bme68x_get_regs>
 8001cea:	4603      	mov	r3, r0
 8001cec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            if (rslt == BME68X_OK)
 8001cf0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d10c      	bne.n	8001d12 <read_field_data+0x1aa>
            {
                rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0 + data->gas_index, &data->idac, 1, dev);
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	785b      	ldrb	r3, [r3, #1]
 8001cfc:	3350      	adds	r3, #80	@ 0x50
 8001cfe:	b2d8      	uxtb	r0, r3
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	1d19      	adds	r1, r3, #4
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f7ff f9a6 	bl	8001058 <bme68x_get_regs>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001d12:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d10c      	bne.n	8001d34 <read_field_data+0x1cc>
            {
                rslt = bme68x_get_regs(BME68X_REG_GAS_WAIT0 + data->gas_index, &data->gas_wait, 1, dev);
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	785b      	ldrb	r3, [r3, #1]
 8001d1e:	3364      	adds	r3, #100	@ 0x64
 8001d20:	b2d8      	uxtb	r0, r3
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	1d59      	adds	r1, r3, #5
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2201      	movs	r2, #1
 8001d2a:	f7ff f995 	bl	8001058 <bme68x_get_regs>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            }

            if (rslt == BME68X_OK)
 8001d34:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d139      	bne.n	8001db0 <read_field_data+0x248>
            {
                data->temperature = calc_temperature(adc_temp, dev);
 8001d3c:	6879      	ldr	r1, [r7, #4]
 8001d3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001d40:	f7ff fba2 	bl	8001488 <calc_temperature>
 8001d44:	eef0 7a40 	vmov.f32	s15, s0
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	edc3 7a02 	vstr	s15, [r3, #8]
                data->pressure = calc_pressure(adc_pres, dev);
 8001d4e:	6879      	ldr	r1, [r7, #4]
 8001d50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001d52:	f7ff fc1f 	bl	8001594 <calc_pressure>
 8001d56:	eef0 7a40 	vmov.f32	s15, s0
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	edc3 7a03 	vstr	s15, [r3, #12]
                data->humidity = calc_humidity(adc_hum, dev);
 8001d60:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	4618      	mov	r0, r3
 8001d66:	f7ff fd57 	bl	8001818 <calc_humidity>
 8001d6a:	eef0 7a40 	vmov.f32	s15, s0
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	edc3 7a04 	vstr	s15, [r3, #16]
                if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b01      	cmp	r3, #1
 8001d7a:	d10c      	bne.n	8001d96 <read_field_data+0x22e>
                {
                    data->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 8001d7c:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001d80:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001d82:	4611      	mov	r1, r2
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff feb5 	bl	8001af4 <calc_gas_resistance_high>
 8001d8a:	eef0 7a40 	vmov.f32	s15, s0
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	edc3 7a05 	vstr	s15, [r3, #20]
                else
                {
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
                }

                break;
 8001d94:	e026      	b.n	8001de4 <read_field_data+0x27c>
                    data->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 8001d96:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 8001d9a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001d9c:	687a      	ldr	r2, [r7, #4]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fe06 	bl	80019b0 <calc_gas_resistance_low>
 8001da4:	eef0 7a40 	vmov.f32	s15, s0
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	edc3 7a05 	vstr	s15, [r3, #20]
                break;
 8001dae:	e019      	b.n	8001de4 <read_field_data+0x27c>
            }
        }

        if (rslt == BME68X_OK)
 8001db0:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d107      	bne.n	8001dc8 <read_field_data+0x260>
        {
            dev->delay_us(BME68X_PERIOD_POLL, dev->intf_ptr);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6852      	ldr	r2, [r2, #4]
 8001dc0:	4611      	mov	r1, r2
 8001dc2:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001dc6:	4798      	blx	r3
        }

        tries--;
 8001dc8:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    while ((tries) && (rslt == BME68X_OK))
 8001dd2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d004      	beq.n	8001de4 <read_field_data+0x27c>
 8001dda:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f43f aed9 	beq.w	8001b96 <read_field_data+0x2e>
    }

    return rslt;
 8001de4:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3738      	adds	r7, #56	@ 0x38
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <read_all_field_data>:

/* This internal API is used to read all data fields of the sensor */
static int8_t read_all_field_data(struct bme68x_data * const data[], struct bme68x_dev *dev)
{
 8001df0:	b590      	push	{r4, r7, lr}
 8001df2:	b09d      	sub	sp, #116	@ 0x74
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
 8001df8:	6039      	str	r1, [r7, #0]
    int8_t rslt = BME68X_OK;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    uint8_t buff[BME68X_LEN_FIELD * 3] = { 0 };
 8001e00:	2300      	movs	r3, #0
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e04:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e08:	222f      	movs	r2, #47	@ 0x2f
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f006 fce6 	bl	80087de <memset>
    uint32_t adc_temp;
    uint32_t adc_pres;
    uint16_t adc_hum;
    uint16_t adc_gas_res_low, adc_gas_res_high;
    uint8_t off;
    uint8_t set_val[30] = { 0 }; /* idac, res_heat, gas_wait */
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	f107 030c 	add.w	r3, r7, #12
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
 8001e20:	609a      	str	r2, [r3, #8]
 8001e22:	60da      	str	r2, [r3, #12]
 8001e24:	611a      	str	r2, [r3, #16]
 8001e26:	615a      	str	r2, [r3, #20]
 8001e28:	831a      	strh	r2, [r3, #24]
    uint8_t i;

    if (!data[0] && !data[1] && !data[2])
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d10c      	bne.n	8001e4c <read_all_field_data+0x5c>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3304      	adds	r3, #4
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d107      	bne.n	8001e4c <read_all_field_data+0x5c>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	3308      	adds	r3, #8
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d102      	bne.n	8001e4c <read_all_field_data+0x5c>
    {
        rslt = BME68X_E_NULL_PTR;
 8001e46:	23ff      	movs	r3, #255	@ 0xff
 8001e48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001e4c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d109      	bne.n	8001e68 <read_all_field_data+0x78>
    {
        rslt = bme68x_get_regs(BME68X_REG_FIELD0, buff, (uint32_t) BME68X_LEN_FIELD * 3, dev);
 8001e54:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	2233      	movs	r2, #51	@ 0x33
 8001e5c:	201d      	movs	r0, #29
 8001e5e:	f7ff f8fb 	bl	8001058 <bme68x_get_regs>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    if (rslt == BME68X_OK)
 8001e68:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d109      	bne.n	8001e84 <read_all_field_data+0x94>
    {
        rslt = bme68x_get_regs(BME68X_REG_IDAC_HEAT0, set_val, 30, dev);
 8001e70:	f107 0108 	add.w	r1, r7, #8
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	221e      	movs	r2, #30
 8001e78:	2050      	movs	r0, #80	@ 0x50
 8001e7a:	f7ff f8ed 	bl	8001058 <bme68x_get_regs>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    }

    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8001e84:	2300      	movs	r3, #0
 8001e86:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 8001e8a:	e1ce      	b.n	800222a <read_all_field_data+0x43a>
    {
        off = (uint8_t)(i * BME68X_LEN_FIELD);
 8001e8c:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001e90:	461a      	mov	r2, r3
 8001e92:	0112      	lsls	r2, r2, #4
 8001e94:	4413      	add	r3, r2
 8001e96:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
        data[i]->status = buff[off] & BME68X_NEW_DATA_MSK;
 8001e9a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001e9e:	3370      	adds	r3, #112	@ 0x70
 8001ea0:	443b      	add	r3, r7
 8001ea2:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001ea6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	440b      	add	r3, r1
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	701a      	strb	r2, [r3, #0]
        data[i]->gas_index = buff[off] & BME68X_GAS_INDEX_MSK;
 8001eba:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ebe:	3370      	adds	r3, #112	@ 0x70
 8001ec0:	443b      	add	r3, r7
 8001ec2:	f813 2c48 	ldrb.w	r2, [r3, #-72]
 8001ec6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	440b      	add	r3, r1
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f002 020f 	and.w	r2, r2, #15
 8001ed6:	b2d2      	uxtb	r2, r2
 8001ed8:	705a      	strb	r2, [r3, #1]
        data[i]->meas_index = buff[off + 1];
 8001eda:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ede:	1c5a      	adds	r2, r3, #1
 8001ee0:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	6879      	ldr	r1, [r7, #4]
 8001ee8:	440b      	add	r3, r1
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	3270      	adds	r2, #112	@ 0x70
 8001eee:	443a      	add	r2, r7
 8001ef0:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001ef4:	709a      	strb	r2, [r3, #2]

        /* read the raw data from the sensor */
        adc_pres =
            (uint32_t) (((uint32_t) buff[off + 2] * 4096) | ((uint32_t) buff[off + 3] * 16) |
 8001ef6:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001efa:	3302      	adds	r3, #2
 8001efc:	3370      	adds	r3, #112	@ 0x70
 8001efe:	443b      	add	r3, r7
 8001f00:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f04:	031a      	lsls	r2, r3, #12
 8001f06:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f0a:	3303      	adds	r3, #3
 8001f0c:	3370      	adds	r3, #112	@ 0x70
 8001f0e:	443b      	add	r3, r7
 8001f10:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f14:	011b      	lsls	r3, r3, #4
 8001f16:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 4] / 16));
 8001f18:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001f1c:	3204      	adds	r2, #4
 8001f1e:	3270      	adds	r2, #112	@ 0x70
 8001f20:	443a      	add	r2, r7
 8001f22:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001f26:	0912      	lsrs	r2, r2, #4
 8001f28:	b2d2      	uxtb	r2, r2
        adc_pres =
 8001f2a:	4313      	orrs	r3, r2
 8001f2c:	66bb      	str	r3, [r7, #104]	@ 0x68
        adc_temp =
            (uint32_t) (((uint32_t) buff[off + 5] * 4096) | ((uint32_t) buff[off + 6] * 16) |
 8001f2e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f32:	3305      	adds	r3, #5
 8001f34:	3370      	adds	r3, #112	@ 0x70
 8001f36:	443b      	add	r3, r7
 8001f38:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f3c:	031a      	lsls	r2, r3, #12
 8001f3e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f42:	3306      	adds	r3, #6
 8001f44:	3370      	adds	r3, #112	@ 0x70
 8001f46:	443b      	add	r3, r7
 8001f48:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f4c:	011b      	lsls	r3, r3, #4
 8001f4e:	4313      	orrs	r3, r2
                        ((uint32_t) buff[off + 7] / 16));
 8001f50:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001f54:	3207      	adds	r2, #7
 8001f56:	3270      	adds	r2, #112	@ 0x70
 8001f58:	443a      	add	r2, r7
 8001f5a:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001f5e:	0912      	lsrs	r2, r2, #4
 8001f60:	b2d2      	uxtb	r2, r2
        adc_temp =
 8001f62:	4313      	orrs	r3, r2
 8001f64:	667b      	str	r3, [r7, #100]	@ 0x64
        adc_hum = (uint16_t) (((uint32_t) buff[off + 8] * 256) | (uint32_t) buff[off + 9]);
 8001f66:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f6a:	3308      	adds	r3, #8
 8001f6c:	3370      	adds	r3, #112	@ 0x70
 8001f6e:	443b      	add	r3, r7
 8001f70:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001f7c:	3209      	adds	r2, #9
 8001f7e:	3270      	adds	r2, #112	@ 0x70
 8001f80:	443a      	add	r2, r7
 8001f82:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
        adc_gas_res_low = (uint16_t) ((uint32_t) buff[off + 13] * 4 | (((uint32_t) buff[off + 14]) / 64));
 8001f8c:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001f90:	330d      	adds	r3, #13
 8001f92:	3370      	adds	r3, #112	@ 0x70
 8001f94:	443b      	add	r3, r7
 8001f96:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001fa2:	320e      	adds	r2, #14
 8001fa4:	3270      	adds	r2, #112	@ 0x70
 8001fa6:	443a      	add	r2, r7
 8001fa8:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001fac:	0992      	lsrs	r2, r2, #6
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
        adc_gas_res_high = (uint16_t) ((uint32_t) buff[off + 15] * 4 | (((uint32_t) buff[off + 16]) / 64));
 8001fb6:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001fba:	330f      	adds	r3, #15
 8001fbc:	3370      	adds	r3, #112	@ 0x70
 8001fbe:	443b      	add	r3, r7
 8001fc0:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	b29b      	uxth	r3, r3
 8001fc8:	f897 206d 	ldrb.w	r2, [r7, #109]	@ 0x6d
 8001fcc:	3210      	adds	r2, #16
 8001fce:	3270      	adds	r2, #112	@ 0x70
 8001fd0:	443a      	add	r2, r7
 8001fd2:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 8001fd6:	0992      	lsrs	r2, r2, #6
 8001fd8:	b2d2      	uxtb	r2, r2
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
        gas_range_l = buff[off + 14] & BME68X_GAS_RANGE_MSK;
 8001fe0:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001fe4:	330e      	adds	r3, #14
 8001fe6:	3370      	adds	r3, #112	@ 0x70
 8001fe8:	443b      	add	r3, r7
 8001fea:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001fee:	f003 030f 	and.w	r3, r3, #15
 8001ff2:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
        gas_range_h = buff[off + 16] & BME68X_GAS_RANGE_MSK;
 8001ff6:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8001ffa:	3310      	adds	r3, #16
 8001ffc:	3370      	adds	r3, #112	@ 0x70
 8001ffe:	443b      	add	r3, r7
 8002000:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002004:	f003 030f 	and.w	r3, r3, #15
 8002008:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d13a      	bne.n	800208a <read_all_field_data+0x29a>
        {
            data[i]->status |= buff[off + 16] & BME68X_GASM_VALID_MSK;
 8002014:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002018:	009b      	lsls	r3, r3, #2
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	4413      	add	r3, r2
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	b25a      	sxtb	r2, r3
 8002024:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8002028:	3310      	adds	r3, #16
 800202a:	3370      	adds	r3, #112	@ 0x70
 800202c:	443b      	add	r3, r7
 800202e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002032:	b25b      	sxtb	r3, r3
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	b25b      	sxtb	r3, r3
 800203a:	4313      	orrs	r3, r2
 800203c:	b259      	sxtb	r1, r3
 800203e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	4413      	add	r3, r2
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	b2ca      	uxtb	r2, r1
 800204c:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 16] & BME68X_HEAT_STAB_MSK;
 800204e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	4413      	add	r3, r2
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	b25a      	sxtb	r2, r3
 800205e:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 8002062:	3310      	adds	r3, #16
 8002064:	3370      	adds	r3, #112	@ 0x70
 8002066:	443b      	add	r3, r7
 8002068:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 800206c:	b25b      	sxtb	r3, r3
 800206e:	f003 0310 	and.w	r3, r3, #16
 8002072:	b25b      	sxtb	r3, r3
 8002074:	4313      	orrs	r3, r2
 8002076:	b259      	sxtb	r1, r3
 8002078:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	b2ca      	uxtb	r2, r1
 8002086:	701a      	strb	r2, [r3, #0]
 8002088:	e039      	b.n	80020fe <read_all_field_data+0x30e>
        }
        else
        {
            data[i]->status |= buff[off + 14] & BME68X_GASM_VALID_MSK;
 800208a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	4413      	add	r3, r2
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	b25a      	sxtb	r2, r3
 800209a:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 800209e:	330e      	adds	r3, #14
 80020a0:	3370      	adds	r3, #112	@ 0x70
 80020a2:	443b      	add	r3, r7
 80020a4:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80020a8:	b25b      	sxtb	r3, r3
 80020aa:	f003 0320 	and.w	r3, r3, #32
 80020ae:	b25b      	sxtb	r3, r3
 80020b0:	4313      	orrs	r3, r2
 80020b2:	b259      	sxtb	r1, r3
 80020b4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	b2ca      	uxtb	r2, r1
 80020c2:	701a      	strb	r2, [r3, #0]
            data[i]->status |= buff[off + 14] & BME68X_HEAT_STAB_MSK;
 80020c4:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	687a      	ldr	r2, [r7, #4]
 80020cc:	4413      	add	r3, r2
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	b25a      	sxtb	r2, r3
 80020d4:	f897 306d 	ldrb.w	r3, [r7, #109]	@ 0x6d
 80020d8:	330e      	adds	r3, #14
 80020da:	3370      	adds	r3, #112	@ 0x70
 80020dc:	443b      	add	r3, r7
 80020de:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80020e2:	b25b      	sxtb	r3, r3
 80020e4:	f003 0310 	and.w	r3, r3, #16
 80020e8:	b25b      	sxtb	r3, r3
 80020ea:	4313      	orrs	r3, r2
 80020ec:	b259      	sxtb	r1, r3
 80020ee:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	687a      	ldr	r2, [r7, #4]
 80020f6:	4413      	add	r3, r2
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	b2ca      	uxtb	r2, r1
 80020fc:	701a      	strb	r2, [r3, #0]
        }

        data[i]->idac = set_val[data[i]->gas_index];
 80020fe:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	4413      	add	r3, r2
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	785b      	ldrb	r3, [r3, #1]
 800210c:	4619      	mov	r1, r3
 800210e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	4413      	add	r3, r2
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f101 0270 	add.w	r2, r1, #112	@ 0x70
 800211e:	443a      	add	r2, r7
 8002120:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002124:	711a      	strb	r2, [r3, #4]
        data[i]->res_heat = set_val[10 + data[i]->gas_index];
 8002126:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	687a      	ldr	r2, [r7, #4]
 800212e:	4413      	add	r3, r2
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	785b      	ldrb	r3, [r3, #1]
 8002134:	f103 020a 	add.w	r2, r3, #10
 8002138:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	440b      	add	r3, r1
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	3270      	adds	r2, #112	@ 0x70
 8002146:	443a      	add	r2, r7
 8002148:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 800214c:	70da      	strb	r2, [r3, #3]
        data[i]->gas_wait = set_val[20 + data[i]->gas_index];
 800214e:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	687a      	ldr	r2, [r7, #4]
 8002156:	4413      	add	r3, r2
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	785b      	ldrb	r3, [r3, #1]
 800215c:	f103 0214 	add.w	r2, r3, #20
 8002160:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002164:	009b      	lsls	r3, r3, #2
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	440b      	add	r3, r1
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	3270      	adds	r2, #112	@ 0x70
 800216e:	443a      	add	r2, r7
 8002170:	f812 2c68 	ldrb.w	r2, [r2, #-104]
 8002174:	715a      	strb	r2, [r3, #5]
        data[i]->temperature = calc_temperature(adc_temp, dev);
 8002176:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	4413      	add	r3, r2
 8002180:	681c      	ldr	r4, [r3, #0]
 8002182:	6839      	ldr	r1, [r7, #0]
 8002184:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8002186:	f7ff f97f 	bl	8001488 <calc_temperature>
 800218a:	eef0 7a40 	vmov.f32	s15, s0
 800218e:	edc4 7a02 	vstr	s15, [r4, #8]
        data[i]->pressure = calc_pressure(adc_pres, dev);
 8002192:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	4413      	add	r3, r2
 800219c:	681c      	ldr	r4, [r3, #0]
 800219e:	6839      	ldr	r1, [r7, #0]
 80021a0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80021a2:	f7ff f9f7 	bl	8001594 <calc_pressure>
 80021a6:	eef0 7a40 	vmov.f32	s15, s0
 80021aa:	edc4 7a03 	vstr	s15, [r4, #12]
        data[i]->humidity = calc_humidity(adc_hum, dev);
 80021ae:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	4413      	add	r3, r2
 80021b8:	681c      	ldr	r4, [r3, #0]
 80021ba:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80021be:	6839      	ldr	r1, [r7, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff fb29 	bl	8001818 <calc_humidity>
 80021c6:	eef0 7a40 	vmov.f32	s15, s0
 80021ca:	edc4 7a04 	vstr	s15, [r4, #16]
        if (dev->variant_id == BME68X_VARIANT_GAS_HIGH)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d112      	bne.n	80021fc <read_all_field_data+0x40c>
        {
            data[i]->gas_resistance = calc_gas_resistance_high(adc_gas_res_high, gas_range_h);
 80021d6:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	4413      	add	r3, r2
 80021e0:	681c      	ldr	r4, [r3, #0]
 80021e2:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 80021e6:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 80021ea:	4611      	mov	r1, r2
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff fc81 	bl	8001af4 <calc_gas_resistance_high>
 80021f2:	eef0 7a40 	vmov.f32	s15, s0
 80021f6:	edc4 7a05 	vstr	s15, [r4, #20]
 80021fa:	e011      	b.n	8002220 <read_all_field_data+0x430>
        }
        else
        {
            data[i]->gas_resistance = calc_gas_resistance_low(adc_gas_res_low, gas_range_l, dev);
 80021fc:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	681c      	ldr	r4, [r3, #0]
 8002208:	f897 105d 	ldrb.w	r1, [r7, #93]	@ 0x5d
 800220c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f7ff fbcc 	bl	80019b0 <calc_gas_resistance_low>
 8002218:	eef0 7a40 	vmov.f32	s15, s0
 800221c:	edc4 7a05 	vstr	s15, [r4, #20]
    for (i = 0; ((i < 3) && (rslt == BME68X_OK)); i++)
 8002220:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 8002224:	3301      	adds	r3, #1
 8002226:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
 800222a:	f897 306e 	ldrb.w	r3, [r7, #110]	@ 0x6e
 800222e:	2b02      	cmp	r3, #2
 8002230:	d804      	bhi.n	800223c <read_all_field_data+0x44c>
 8002232:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8002236:	2b00      	cmp	r3, #0
 8002238:	f43f ae28 	beq.w	8001e8c <read_all_field_data+0x9c>
        }
    }

    return rslt;
 800223c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8002240:	4618      	mov	r0, r3
 8002242:	3774      	adds	r7, #116	@ 0x74
 8002244:	46bd      	mov	sp, r7
 8002246:	bd90      	pop	{r4, r7, pc}

08002248 <set_mem_page>:

/* This internal API is used to switch between SPI memory pages */
static int8_t set_mem_page(uint8_t reg_addr, struct bme68x_dev *dev)
{
 8002248:	b590      	push	{r4, r7, lr}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg;
    uint8_t mem_page;

    /* Check for null pointers in the device structure*/
    rslt = null_ptr_check(dev);
 8002254:	6838      	ldr	r0, [r7, #0]
 8002256:	f000 f889 	bl	800236c <null_ptr_check>
 800225a:	4603      	mov	r3, r0
 800225c:	73fb      	strb	r3, [r7, #15]
    if (rslt == BME68X_OK)
 800225e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d14f      	bne.n	8002306 <set_mem_page+0xbe>
    {
        if (reg_addr > 0x7f)
 8002266:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226a:	2b00      	cmp	r3, #0
 800226c:	da02      	bge.n	8002274 <set_mem_page+0x2c>
        {
            mem_page = BME68X_MEM_PAGE1;
 800226e:	2300      	movs	r3, #0
 8002270:	73bb      	strb	r3, [r7, #14]
 8002272:	e001      	b.n	8002278 <set_mem_page+0x30>
        }
        else
        {
            mem_page = BME68X_MEM_PAGE0;
 8002274:	2310      	movs	r3, #16
 8002276:	73bb      	strb	r3, [r7, #14]
        }

        if (mem_page != dev->mem_page)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	7b5b      	ldrb	r3, [r3, #13]
 800227c:	7bba      	ldrb	r2, [r7, #14]
 800227e:	429a      	cmp	r2, r3
 8002280:	d041      	beq.n	8002306 <set_mem_page+0xbe>
        {
            dev->mem_page = mem_page;
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	7bba      	ldrb	r2, [r7, #14]
 8002286:	735a      	strb	r2, [r3, #13]
            dev->intf_rslt = dev->read(BME68X_REG_MEM_PAGE | BME68X_SPI_RD_MSK, &reg, 1, dev->intf_ptr);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f107 010d 	add.w	r1, r7, #13
 8002294:	2201      	movs	r2, #1
 8002296:	20f3      	movs	r0, #243	@ 0xf3
 8002298:	47a0      	blx	r4
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            if (dev->intf_rslt != 0)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <set_mem_page+0x6a>
            {
                rslt = BME68X_E_COM_FAIL;
 80022ae:	23fe      	movs	r3, #254	@ 0xfe
 80022b0:	73fb      	strb	r3, [r7, #15]
            }

            if (rslt == BME68X_OK)
 80022b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d125      	bne.n	8002306 <set_mem_page+0xbe>
            {
                reg = reg & (~BME68X_MEM_PAGE_MSK);
 80022ba:	7b7b      	ldrb	r3, [r7, #13]
 80022bc:	f023 0310 	bic.w	r3, r3, #16
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	737b      	strb	r3, [r7, #13]
                reg = reg | (dev->mem_page & BME68X_MEM_PAGE_MSK);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	7b5b      	ldrb	r3, [r3, #13]
 80022c8:	b25b      	sxtb	r3, r3
 80022ca:	f003 0310 	and.w	r3, r3, #16
 80022ce:	b25a      	sxtb	r2, r3
 80022d0:	7b7b      	ldrb	r3, [r7, #13]
 80022d2:	b25b      	sxtb	r3, r3
 80022d4:	4313      	orrs	r3, r2
 80022d6:	b25b      	sxtb	r3, r3
 80022d8:	b2db      	uxtb	r3, r3
 80022da:	737b      	strb	r3, [r7, #13]
                dev->intf_rslt = dev->write(BME68X_REG_MEM_PAGE & BME68X_SPI_WR_MSK, &reg, 1, dev->intf_ptr);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	6c5c      	ldr	r4, [r3, #68]	@ 0x44
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f107 010d 	add.w	r1, r7, #13
 80022e8:	2201      	movs	r2, #1
 80022ea:	2073      	movs	r0, #115	@ 0x73
 80022ec:	47a0      	blx	r4
 80022ee:	4603      	mov	r3, r0
 80022f0:	461a      	mov	r2, r3
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                if (dev->intf_rslt != 0)
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	f993 304c 	ldrsb.w	r3, [r3, #76]	@ 0x4c
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <set_mem_page+0xbe>
                {
                    rslt = BME68X_E_COM_FAIL;
 8002302:	23fe      	movs	r3, #254	@ 0xfe
 8002304:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8002306:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800230a:	4618      	mov	r0, r3
 800230c:	3714      	adds	r7, #20
 800230e:	46bd      	mov	sp, r7
 8002310:	bd90      	pop	{r4, r7, pc}

08002312 <boundary_check>:
    return rslt;
}

/* This internal API is used to limit the max value of a parameter */
static int8_t boundary_check(uint8_t *value, uint8_t max, struct bme68x_dev *dev)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b086      	sub	sp, #24
 8002316:	af00      	add	r7, sp, #0
 8002318:	60f8      	str	r0, [r7, #12]
 800231a:	460b      	mov	r3, r1
 800231c:	607a      	str	r2, [r7, #4]
 800231e:	72fb      	strb	r3, [r7, #11]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 8002320:	6878      	ldr	r0, [r7, #4]
 8002322:	f000 f823 	bl	800236c <null_ptr_check>
 8002326:	4603      	mov	r3, r0
 8002328:	75fb      	strb	r3, [r7, #23]
    if ((value != NULL) && (rslt == BME68X_OK))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d015      	beq.n	800235c <boundary_check+0x4a>
 8002330:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d111      	bne.n	800235c <boundary_check+0x4a>
    {
        /* Check if value is above maximum value */
        if (*value > max)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	7afa      	ldrb	r2, [r7, #11]
 800233e:	429a      	cmp	r2, r3
 8002340:	d20e      	bcs.n	8002360 <boundary_check+0x4e>
        {
            /* Auto correct the invalid value to maximum value */
            *value = max;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	7afa      	ldrb	r2, [r7, #11]
 8002346:	701a      	strb	r2, [r3, #0]
            dev->info_msg |= BME68X_I_PARAM_CORR;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	b2da      	uxtb	r2, r3
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
        if (*value > max)
 800235a:	e001      	b.n	8002360 <boundary_check+0x4e>
        }
    }
    else
    {
        rslt = BME68X_E_NULL_PTR;
 800235c:	23ff      	movs	r3, #255	@ 0xff
 800235e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002360:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002364:	4618      	mov	r0, r3
 8002366:	3718      	adds	r7, #24
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}

0800236c <null_ptr_check>:

/* This internal API is used to check the bme68x_dev for null pointers */
static int8_t null_ptr_check(const struct bme68x_dev *dev)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
    int8_t rslt = BME68X_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d00b      	beq.n	8002396 <null_ptr_check+0x2a>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	2b00      	cmp	r3, #0
 8002384:	d007      	beq.n	8002396 <null_ptr_check+0x2a>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <null_ptr_check+0x2a>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <null_ptr_check+0x2e>
    {
        /* Device structure pointer is not valid */
        rslt = BME68X_E_NULL_PTR;
 8002396:	23ff      	movs	r3, #255	@ 0xff
 8002398:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800239a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <sort_sensor_data>:
    return heatdurval;
}

/* This internal API is used sort the sensor data */
static void sort_sensor_data(uint8_t low_index, uint8_t high_index, struct bme68x_data *field[])
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b084      	sub	sp, #16
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	4603      	mov	r3, r0
 80023b2:	603a      	str	r2, [r7, #0]
 80023b4:	71fb      	strb	r3, [r7, #7]
 80023b6:	460b      	mov	r3, r1
 80023b8:	71bb      	strb	r3, [r7, #6]
    int16_t meas_index1;
    int16_t meas_index2;

    meas_index1 = (int16_t)field[low_index]->meas_index;
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	4413      	add	r3, r2
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	789b      	ldrb	r3, [r3, #2]
 80023c6:	81fb      	strh	r3, [r7, #14]
    meas_index2 = (int16_t)field[high_index]->meas_index;
 80023c8:	79bb      	ldrb	r3, [r7, #6]
 80023ca:	009b      	lsls	r3, r3, #2
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	789b      	ldrb	r3, [r3, #2]
 80023d4:	81bb      	strh	r3, [r7, #12]
    if ((field[low_index]->status & BME68X_NEW_DATA_MSK) && (field[high_index]->status & BME68X_NEW_DATA_MSK))
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	4413      	add	r3, r2
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	b25b      	sxtb	r3, r3
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	da21      	bge.n	800242c <sort_sensor_data+0x82>
 80023e8:	79bb      	ldrb	r3, [r7, #6]
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	4413      	add	r3, r2
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	b25b      	sxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	da18      	bge.n	800242c <sort_sensor_data+0x82>
    {
        int16_t diff = meas_index2 - meas_index1;
 80023fa:	89ba      	ldrh	r2, [r7, #12]
 80023fc:	89fb      	ldrh	r3, [r7, #14]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	b29b      	uxth	r3, r3
 8002402:	817b      	strh	r3, [r7, #10]
        if (((diff > -3) && (diff < 0)) || (diff > 2))
 8002404:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002408:	f113 0f02 	cmn.w	r3, #2
 800240c:	db03      	blt.n	8002416 <sort_sensor_data+0x6c>
 800240e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002412:	2b00      	cmp	r3, #0
 8002414:	db03      	blt.n	800241e <sort_sensor_data+0x74>
 8002416:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800241a:	2b02      	cmp	r3, #2
 800241c:	dd16      	ble.n	800244c <sort_sensor_data+0xa2>
        {
            swap_fields(low_index, high_index, field);
 800241e:	79b9      	ldrb	r1, [r7, #6]
 8002420:	79fb      	ldrb	r3, [r7, #7]
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	4618      	mov	r0, r3
 8002426:	f000 f816 	bl	8002456 <swap_fields>
    {
 800242a:	e00f      	b.n	800244c <sort_sensor_data+0xa2>
        }
    }
    else if (field[high_index]->status & BME68X_NEW_DATA_MSK)
 800242c:	79bb      	ldrb	r3, [r7, #6]
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	4413      	add	r3, r2
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b25b      	sxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	da07      	bge.n	800244e <sort_sensor_data+0xa4>
    {
        swap_fields(low_index, high_index, field);
 800243e:	79b9      	ldrb	r1, [r7, #6]
 8002440:	79fb      	ldrb	r3, [r7, #7]
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f000 f806 	bl	8002456 <swap_fields>
     *         - diff > 2, case 4.
     *
     *     Here the limits of -3 and 2 derive from the fact that there are 3 fields.
     *     These values decrease or increase respectively if the number of fields increases.
     */
}
 800244a:	e000      	b.n	800244e <sort_sensor_data+0xa4>
    {
 800244c:	bf00      	nop
}
 800244e:	bf00      	nop
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}

08002456 <swap_fields>:

/* This internal API is used sort the sensor data */
static void swap_fields(uint8_t index1, uint8_t index2, struct bme68x_data *field[])
{
 8002456:	b480      	push	{r7}
 8002458:	b085      	sub	sp, #20
 800245a:	af00      	add	r7, sp, #0
 800245c:	4603      	mov	r3, r0
 800245e:	603a      	str	r2, [r7, #0]
 8002460:	71fb      	strb	r3, [r7, #7]
 8002462:	460b      	mov	r3, r1
 8002464:	71bb      	strb	r3, [r7, #6]
    struct bme68x_data *temp;

    temp = field[index1];
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	4413      	add	r3, r2
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	60fb      	str	r3, [r7, #12]
    field[index1] = field[index2];
 8002472:	79bb      	ldrb	r3, [r7, #6]
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	441a      	add	r2, r3
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	6839      	ldr	r1, [r7, #0]
 8002480:	440b      	add	r3, r1
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	601a      	str	r2, [r3, #0]
    field[index2] = temp;
 8002486:	79bb      	ldrb	r3, [r7, #6]
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	4413      	add	r3, r2
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	601a      	str	r2, [r3, #0]
}
 8002492:	bf00      	nop
 8002494:	3714      	adds	r7, #20
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
	...

080024a0 <bme68x_single_measure>:

	return rslt;
}

/* Force mode measurement. */
int8_t bme68x_single_measure(struct bme68x_data *dataPtr) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]

	bme68x_set_op_mode(BME68X_FORCED_MODE, &bme);
 80024a8:	4916      	ldr	r1, [pc, #88]	@ (8002504 <bme68x_single_measure+0x64>)
 80024aa:	2001      	movs	r0, #1
 80024ac:	f7fe fe18 	bl	80010e0 <bme68x_set_op_mode>

	/* Calculate delay period in microseconds */
	del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme)
 80024b0:	4a14      	ldr	r2, [pc, #80]	@ (8002504 <bme68x_single_measure+0x64>)
 80024b2:	4915      	ldr	r1, [pc, #84]	@ (8002508 <bme68x_single_measure+0x68>)
 80024b4:	2001      	movs	r0, #1
 80024b6:	f7fe fe75 	bl	80011a4 <bme68x_get_meas_dur>
 80024ba:	4603      	mov	r3, r0
			+ (heatr_conf.heatr_dur * 1000);
 80024bc:	4a13      	ldr	r2, [pc, #76]	@ (800250c <bme68x_single_measure+0x6c>)
 80024be:	8892      	ldrh	r2, [r2, #4]
 80024c0:	4611      	mov	r1, r2
 80024c2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024c6:	fb01 f202 	mul.w	r2, r1, r2
 80024ca:	4413      	add	r3, r2
	del_period = bme68x_get_meas_dur(BME68X_FORCED_MODE, &conf, &bme)
 80024cc:	4a10      	ldr	r2, [pc, #64]	@ (8002510 <bme68x_single_measure+0x70>)
 80024ce:	6013      	str	r3, [r2, #0]
	bme.delay_us(del_period, bme.intf_ptr);
 80024d0:	4b0c      	ldr	r3, [pc, #48]	@ (8002504 <bme68x_single_measure+0x64>)
 80024d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024d4:	4a0e      	ldr	r2, [pc, #56]	@ (8002510 <bme68x_single_measure+0x70>)
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	490a      	ldr	r1, [pc, #40]	@ (8002504 <bme68x_single_measure+0x64>)
 80024da:	6849      	ldr	r1, [r1, #4]
 80024dc:	4610      	mov	r0, r2
 80024de:	4798      	blx	r3

	/* Check if rslt == BME68X_OK, report or handle if otherwise */
	rslt = bme68x_get_data(BME68X_FORCED_MODE, dataPtr, &n_fields, &bme);
 80024e0:	4b08      	ldr	r3, [pc, #32]	@ (8002504 <bme68x_single_measure+0x64>)
 80024e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002514 <bme68x_single_measure+0x74>)
 80024e4:	6879      	ldr	r1, [r7, #4]
 80024e6:	2001      	movs	r0, #1
 80024e8:	f7fe fed0 	bl	800128c <bme68x_get_data>
 80024ec:	4603      	mov	r3, r0
 80024ee:	461a      	mov	r2, r3
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <bme68x_single_measure+0x78>)
 80024f2:	701a      	strb	r2, [r3, #0]

	return rslt;
 80024f4:	4b08      	ldr	r3, [pc, #32]	@ (8002518 <bme68x_single_measure+0x78>)
 80024f6:	f993 3000 	ldrsb.w	r3, [r3]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	20000204 	.word	0x20000204
 8002508:	20000258 	.word	0x20000258
 800250c:	20000260 	.word	0x20000260
 8002510:	20000274 	.word	0x20000274
 8002514:	20000278 	.word	0x20000278
 8002518:	20000254 	.word	0x20000254

0800251c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	60f8      	str	r0, [r7, #12]
 8002524:	60b9      	str	r1, [r7, #8]
 8002526:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4a07      	ldr	r2, [pc, #28]	@ (8002548 <vApplicationGetIdleTaskMemory+0x2c>)
 800252c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	4a06      	ldr	r2, [pc, #24]	@ (800254c <vApplicationGetIdleTaskMemory+0x30>)
 8002532:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2280      	movs	r2, #128	@ 0x80
 8002538:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800253a:	bf00      	nop
 800253c:	3714      	adds	r7, #20
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	2000027c 	.word	0x2000027c
 800254c:	2000031c 	.word	0x2000031c

08002550 <Read_MQ135_ADC>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t Read_MQ135_ADC(void) {
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
	static uint32_t lastValidADCValue = 0;  // Store last valid ADC value

	HAL_ADC_Start(&hadc1);
 8002556:	4814      	ldr	r0, [pc, #80]	@ (80025a8 <Read_MQ135_ADC+0x58>)
 8002558:	f000 ff6a 	bl	8003430 <HAL_ADC_Start>
	for (int retries = 3; retries > 0; retries--) {
 800255c:	2303      	movs	r3, #3
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	e018      	b.n	8002594 <Read_MQ135_ADC+0x44>
		if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8002562:	210a      	movs	r1, #10
 8002564:	4810      	ldr	r0, [pc, #64]	@ (80025a8 <Read_MQ135_ADC+0x58>)
 8002566:	f001 f868 	bl	800363a <HAL_ADC_PollForConversion>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d10b      	bne.n	8002588 <Read_MQ135_ADC+0x38>
			uint32_t adcValue = HAL_ADC_GetValue(&hadc1);
 8002570:	480d      	ldr	r0, [pc, #52]	@ (80025a8 <Read_MQ135_ADC+0x58>)
 8002572:	f001 f8ed 	bl	8003750 <HAL_ADC_GetValue>
 8002576:	6038      	str	r0, [r7, #0]
			HAL_ADC_Stop(&hadc1);
 8002578:	480b      	ldr	r0, [pc, #44]	@ (80025a8 <Read_MQ135_ADC+0x58>)
 800257a:	f001 f82b 	bl	80035d4 <HAL_ADC_Stop>
			lastValidADCValue = adcValue;  // Update last valid value
 800257e:	4a0b      	ldr	r2, [pc, #44]	@ (80025ac <Read_MQ135_ADC+0x5c>)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	6013      	str	r3, [r2, #0]
			return adcValue;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	e00a      	b.n	800259e <Read_MQ135_ADC+0x4e>
		}
		vTaskDelay(pdMS_TO_TICKS(5));  // Retry after 5ms
 8002588:	2005      	movs	r0, #5
 800258a:	f004 fa69 	bl	8006a60 <vTaskDelay>
	for (int retries = 3; retries > 0; retries--) {
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	3b01      	subs	r3, #1
 8002592:	607b      	str	r3, [r7, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2b00      	cmp	r3, #0
 8002598:	dce3      	bgt.n	8002562 <Read_MQ135_ADC+0x12>
	}

	return lastValidADCValue;  // Return previous value if ADC fails
 800259a:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <Read_MQ135_ADC+0x5c>)
 800259c:	681b      	ldr	r3, [r3, #0]
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	2000051c 	.word	0x2000051c
 80025ac:	20000630 	.word	0x20000630

080025b0 <Convert_ADC_to_Concentration>:

/* Convert ADC Value to CO2 PPM */
float Convert_ADC_to_Concentration(uint32_t adcValue) {
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
	float Rs = 0, ratio = 0, concentration = 0;
 80025b8:	f04f 0300 	mov.w	r3, #0
 80025bc:	613b      	str	r3, [r7, #16]
 80025be:	f04f 0300 	mov.w	r3, #0
 80025c2:	60fb      	str	r3, [r7, #12]
 80025c4:	f04f 0300 	mov.w	r3, #0
 80025c8:	617b      	str	r3, [r7, #20]
	if (adcValue != 0) {
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d051      	beq.n	8002674 <Convert_ADC_to_Concentration+0xc4>
		Rs = R_L * ((4095.0 - adcValue) / adcValue);
 80025d0:	6878      	ldr	r0, [r7, #4]
 80025d2:	f7fd ff97 	bl	8000504 <__aeabi_ui2d>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	a132      	add	r1, pc, #200	@ (adr r1, 80026a4 <Convert_ADC_to_Concentration+0xf4>)
 80025dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80025e0:	f7fd fe52 	bl	8000288 <__aeabi_dsub>
 80025e4:	4602      	mov	r2, r0
 80025e6:	460b      	mov	r3, r1
 80025e8:	4614      	mov	r4, r2
 80025ea:	461d      	mov	r5, r3
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7fd ff89 	bl	8000504 <__aeabi_ui2d>
 80025f2:	4602      	mov	r2, r0
 80025f4:	460b      	mov	r3, r1
 80025f6:	4620      	mov	r0, r4
 80025f8:	4629      	mov	r1, r5
 80025fa:	f7fe f927 	bl	800084c <__aeabi_ddiv>
 80025fe:	4602      	mov	r2, r0
 8002600:	460b      	mov	r3, r1
 8002602:	4610      	mov	r0, r2
 8002604:	4619      	mov	r1, r3
 8002606:	f04f 0200 	mov.w	r2, #0
 800260a:	4b25      	ldr	r3, [pc, #148]	@ (80026a0 <Convert_ADC_to_Concentration+0xf0>)
 800260c:	f7fd fff4 	bl	80005f8 <__aeabi_dmul>
 8002610:	4602      	mov	r2, r0
 8002612:	460b      	mov	r3, r1
 8002614:	4610      	mov	r0, r2
 8002616:	4619      	mov	r1, r3
 8002618:	f7fe fac6 	bl	8000ba8 <__aeabi_d2f>
 800261c:	4603      	mov	r3, r0
 800261e:	613b      	str	r3, [r7, #16]
		ratio = Rs / R0;
 8002620:	6938      	ldr	r0, [r7, #16]
 8002622:	f7fd ff91 	bl	8000548 <__aeabi_f2d>
 8002626:	a318      	add	r3, pc, #96	@ (adr r3, 8002688 <Convert_ADC_to_Concentration+0xd8>)
 8002628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262c:	f7fe f90e 	bl	800084c <__aeabi_ddiv>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	4610      	mov	r0, r2
 8002636:	4619      	mov	r1, r3
 8002638:	f7fe fab6 	bl	8000ba8 <__aeabi_d2f>
 800263c:	4603      	mov	r3, r0
 800263e:	60fb      	str	r3, [r7, #12]
		concentration = A * pow(ratio, -B);
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f7fd ff81 	bl	8000548 <__aeabi_f2d>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	ed9f 1b11 	vldr	d1, [pc, #68]	@ 8002690 <Convert_ADC_to_Concentration+0xe0>
 800264e:	ec43 2b10 	vmov	d0, r2, r3
 8002652:	f008 f83b 	bl	800a6cc <pow>
 8002656:	ec51 0b10 	vmov	r0, r1, d0
 800265a:	a30f      	add	r3, pc, #60	@ (adr r3, 8002698 <Convert_ADC_to_Concentration+0xe8>)
 800265c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002660:	f7fd ffca 	bl	80005f8 <__aeabi_dmul>
 8002664:	4602      	mov	r2, r0
 8002666:	460b      	mov	r3, r1
 8002668:	4610      	mov	r0, r2
 800266a:	4619      	mov	r1, r3
 800266c:	f7fe fa9c 	bl	8000ba8 <__aeabi_d2f>
 8002670:	4603      	mov	r3, r0
 8002672:	617b      	str	r3, [r7, #20]
	}
	return concentration;
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	ee07 3a90 	vmov	s15, r3
}
 800267a:	eeb0 0a67 	vmov.f32	s0, s15
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bdb0      	pop	{r4, r5, r7, pc}
 8002684:	f3af 8000 	nop.w
 8002688:	eb851eb8 	.word	0xeb851eb8
 800268c:	40532851 	.word	0x40532851
 8002690:	c49ba5e3 	.word	0xc49ba5e3
 8002694:	c001b020 	.word	0xc001b020
 8002698:	490f3d8b 	.word	0x490f3d8b
 800269c:	405d2688 	.word	0x405d2688
 80026a0:	40240000 	.word	0x40240000
 80026a4:	00000000 	.word	0x00000000
 80026a8:	40affe00 	.word	0x40affe00

080026ac <vSensorTask>:

/* Sensor Task - Reads BME680 Data */
void vSensorTask(void *pvParam) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]

	while (1) {
		CANMessage_t msg;
		if (bme68x_single_measure(&sensorData) == 0) {
 80026b4:	481a      	ldr	r0, [pc, #104]	@ (8002720 <vSensorTask+0x74>)
 80026b6:	f7ff fef3 	bl	80024a0 <bme68x_single_measure>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d12a      	bne.n	8002716 <vSensorTask+0x6a>
			msg.temperature = (uint16_t) (sensorData.temperature * 100);
 80026c0:	4b17      	ldr	r3, [pc, #92]	@ (8002720 <vSensorTask+0x74>)
 80026c2:	edd3 7a02 	vldr	s15, [r3, #8]
 80026c6:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002724 <vSensorTask+0x78>
 80026ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026d2:	ee17 3a90 	vmov	r3, s15
 80026d6:	b29b      	uxth	r3, r3
 80026d8:	82bb      	strh	r3, [r7, #20]
			msg.humidity = (uint16_t) (sensorData.humidity * 100);
 80026da:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <vSensorTask+0x74>)
 80026dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80026e0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8002724 <vSensorTask+0x78>
 80026e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ec:	ee17 3a90 	vmov	r3, s15
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	82fb      	strh	r3, [r7, #22]

			/* Send Data to Queue */
			if (xQueueSend(xQueueCAN, &msg, portMAX_DELAY) != pdPASS) {
 80026f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002728 <vSensorTask+0x7c>)
 80026f6:	6818      	ldr	r0, [r3, #0]
 80026f8:	f107 010c 	add.w	r1, r7, #12
 80026fc:	2300      	movs	r3, #0
 80026fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002702:	f003 fd09 	bl	8006118 <xQueueGenericSend>
 8002706:	4603      	mov	r3, r0
 8002708:	2b01      	cmp	r3, #1
 800270a:	d004      	beq.n	8002716 <vSensorTask+0x6a>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14); // Indicate queue send failure
 800270c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002710:	4806      	ldr	r0, [pc, #24]	@ (800272c <vSensorTask+0x80>)
 8002712:	f002 fa3e 	bl	8004b92 <HAL_GPIO_TogglePin>
			}
		}
		vTaskDelay(pdMS_TO_TICKS(2000));
 8002716:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800271a:	f004 f9a1 	bl	8006a60 <vTaskDelay>
	while (1) {
 800271e:	e7c9      	b.n	80026b4 <vSensorTask+0x8>
 8002720:	20000618 	.word	0x20000618
 8002724:	42c80000 	.word	0x42c80000
 8002728:	20000604 	.word	0x20000604
 800272c:	40020c00 	.word	0x40020c00

08002730 <vMQ135Task>:
	}
}

void vMQ135Task(void *pvParam) {
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]

	while (1) {
		CANMessage_t msg;
		msg.adcValue = Read_MQ135_ADC();
 8002738:	f7ff ff0a 	bl	8002550 <Read_MQ135_ADC>
 800273c:	4603      	mov	r3, r0
 800273e:	613b      	str	r3, [r7, #16]
		msg.ppm = (uint16_t) Convert_ADC_to_Concentration(msg.adcValue);
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff ff34 	bl	80025b0 <Convert_ADC_to_Concentration>
 8002748:	eef0 7a40 	vmov.f32	s15, s0
 800274c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002750:	ee17 3a90 	vmov	r3, s15
 8002754:	b29b      	uxth	r3, r3
 8002756:	81bb      	strh	r3, [r7, #12]

		/* Send Data to Queue */
		if (xQueueSend(xQueueCAN, &msg, portMAX_DELAY) != pdPASS) {
 8002758:	4b0a      	ldr	r3, [pc, #40]	@ (8002784 <vMQ135Task+0x54>)
 800275a:	6818      	ldr	r0, [r3, #0]
 800275c:	f107 010c 	add.w	r1, r7, #12
 8002760:	2300      	movs	r3, #0
 8002762:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002766:	f003 fcd7 	bl	8006118 <xQueueGenericSend>
 800276a:	4603      	mov	r3, r0
 800276c:	2b01      	cmp	r3, #1
 800276e:	d004      	beq.n	800277a <vMQ135Task+0x4a>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14); // Indicate queue send failure
 8002770:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002774:	4804      	ldr	r0, [pc, #16]	@ (8002788 <vMQ135Task+0x58>)
 8002776:	f002 fa0c 	bl	8004b92 <HAL_GPIO_TogglePin>
		}
		vTaskDelay(pdMS_TO_TICKS(2500));
 800277a:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800277e:	f004 f96f 	bl	8006a60 <vTaskDelay>
	while (1) {
 8002782:	e7d9      	b.n	8002738 <vMQ135Task+0x8>
 8002784:	20000604 	.word	0x20000604
 8002788:	40020c00 	.word	0x40020c00

0800278c <vCANTask>:
	}
}

void vCANTask(void *pvParam) {
 800278c:	b580      	push	{r7, lr}
 800278e:	b088      	sub	sp, #32
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	CANMessage_t receivedMsg;

	while (1) {
		if (xQueueReceive(xQueueCAN, &receivedMsg, portMAX_DELAY) == pdPASS) {
 8002794:	4b3a      	ldr	r3, [pc, #232]	@ (8002880 <vCANTask+0xf4>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f107 0108 	add.w	r1, r7, #8
 800279c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027a0:	4618      	mov	r0, r3
 80027a2:	f003 fdbb 	bl	800631c <xQueueReceive>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d1f3      	bne.n	8002794 <vCANTask+0x8>
			/* Prepare CAN Data */
			TxData[0] = (uint8_t) (receivedMsg.ppm >> 8);
 80027ac:	893b      	ldrh	r3, [r7, #8]
 80027ae:	0a1b      	lsrs	r3, r3, #8
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	b2da      	uxtb	r2, r3
 80027b4:	4b33      	ldr	r3, [pc, #204]	@ (8002884 <vCANTask+0xf8>)
 80027b6:	701a      	strb	r2, [r3, #0]
			TxData[1] = (uint8_t) (receivedMsg.ppm & 0xFF);
 80027b8:	893b      	ldrh	r3, [r7, #8]
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	4b31      	ldr	r3, [pc, #196]	@ (8002884 <vCANTask+0xf8>)
 80027be:	705a      	strb	r2, [r3, #1]
			TxData[2] = (uint8_t) (receivedMsg.adcValue >> 8);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	0a1b      	lsrs	r3, r3, #8
 80027c4:	b2da      	uxtb	r2, r3
 80027c6:	4b2f      	ldr	r3, [pc, #188]	@ (8002884 <vCANTask+0xf8>)
 80027c8:	709a      	strb	r2, [r3, #2]
			TxData[3] = (uint8_t) (receivedMsg.adcValue & 0xFF);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	4b2d      	ldr	r3, [pc, #180]	@ (8002884 <vCANTask+0xf8>)
 80027d0:	70da      	strb	r2, [r3, #3]
			TxData[4] = (uint8_t) (receivedMsg.temperature >> 8);
 80027d2:	8a3b      	ldrh	r3, [r7, #16]
 80027d4:	0a1b      	lsrs	r3, r3, #8
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	b2da      	uxtb	r2, r3
 80027da:	4b2a      	ldr	r3, [pc, #168]	@ (8002884 <vCANTask+0xf8>)
 80027dc:	711a      	strb	r2, [r3, #4]
			TxData[5] = (uint8_t) (receivedMsg.temperature & 0xFF);
 80027de:	8a3b      	ldrh	r3, [r7, #16]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4b28      	ldr	r3, [pc, #160]	@ (8002884 <vCANTask+0xf8>)
 80027e4:	715a      	strb	r2, [r3, #5]
			TxData[6] = (uint8_t) (receivedMsg.humidity >> 8);
 80027e6:	8a7b      	ldrh	r3, [r7, #18]
 80027e8:	0a1b      	lsrs	r3, r3, #8
 80027ea:	b29b      	uxth	r3, r3
 80027ec:	b2da      	uxtb	r2, r3
 80027ee:	4b25      	ldr	r3, [pc, #148]	@ (8002884 <vCANTask+0xf8>)
 80027f0:	719a      	strb	r2, [r3, #6]
			TxData[7] = (uint8_t) (receivedMsg.humidity & 0xFF);
 80027f2:	8a7b      	ldrh	r3, [r7, #18]
 80027f4:	b2da      	uxtb	r2, r3
 80027f6:	4b23      	ldr	r3, [pc, #140]	@ (8002884 <vCANTask+0xf8>)
 80027f8:	71da      	strb	r2, [r3, #7]

			/* Retry Sending CAN Message */
			uint8_t retry_count = 3;
 80027fa:	2303      	movs	r3, #3
 80027fc:	77fb      	strb	r3, [r7, #31]
			HAL_StatusTypeDef canStatus;
			while (retry_count--) {
 80027fe:	e012      	b.n	8002826 <vCANTask+0x9a>
				canStatus = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData,
 8002800:	4b21      	ldr	r3, [pc, #132]	@ (8002888 <vCANTask+0xfc>)
 8002802:	4a20      	ldr	r2, [pc, #128]	@ (8002884 <vCANTask+0xf8>)
 8002804:	4921      	ldr	r1, [pc, #132]	@ (800288c <vCANTask+0x100>)
 8002806:	4822      	ldr	r0, [pc, #136]	@ (8002890 <vCANTask+0x104>)
 8002808:	f001 fbee 	bl	8003fe8 <HAL_CAN_AddTxMessage>
 800280c:	4603      	mov	r3, r0
 800280e:	75fb      	strb	r3, [r7, #23]
						&TxMailbox);
				if (canStatus == HAL_OK) {
 8002810:	7dfb      	ldrb	r3, [r7, #23]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d00d      	beq.n	8002832 <vCANTask+0xa6>
					break;  // Exit loop if successful
				}
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14); // Indicate transmission failure
 8002816:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800281a:	481e      	ldr	r0, [pc, #120]	@ (8002894 <vCANTask+0x108>)
 800281c:	f002 f9b9 	bl	8004b92 <HAL_GPIO_TogglePin>
				vTaskDelay(pdMS_TO_TICKS(5));  // Small delay before retry
 8002820:	2005      	movs	r0, #5
 8002822:	f004 f91d 	bl	8006a60 <vTaskDelay>
			while (retry_count--) {
 8002826:	7ffb      	ldrb	r3, [r7, #31]
 8002828:	1e5a      	subs	r2, r3, #1
 800282a:	77fa      	strb	r2, [r7, #31]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d1e7      	bne.n	8002800 <vCANTask+0x74>
 8002830:	e000      	b.n	8002834 <vCANTask+0xa8>
					break;  // Exit loop if successful
 8002832:	bf00      	nop
			}

			/* If message still fails after retries, discard and continue */
			if (retry_count == 0) {
 8002834:	7ffb      	ldrb	r3, [r7, #31]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d105      	bne.n	8002846 <vCANTask+0xba>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14); // Indicate permanent failure
 800283a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800283e:	4815      	ldr	r0, [pc, #84]	@ (8002894 <vCANTask+0x108>)
 8002840:	f002 f9a7 	bl	8004b92 <HAL_GPIO_TogglePin>
				continue;  // Drop this message and move on
 8002844:	e01a      	b.n	800287c <vCANTask+0xf0>
			}

			/* Check Mailbox Status with Timeout */
			uint32_t timeout = 1000;  // 1 second timeout
 8002846:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800284a:	61bb      	str	r3, [r7, #24]
			while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0 && timeout > 0) {
 800284c:	e005      	b.n	800285a <vCANTask+0xce>
				vTaskDelay(pdMS_TO_TICKS(1));
 800284e:	2001      	movs	r0, #1
 8002850:	f004 f906 	bl	8006a60 <vTaskDelay>
				timeout--;
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	3b01      	subs	r3, #1
 8002858:	61bb      	str	r3, [r7, #24]
			while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) == 0 && timeout > 0) {
 800285a:	480d      	ldr	r0, [pc, #52]	@ (8002890 <vCANTask+0x104>)
 800285c:	f001 fc94 	bl	8004188 <HAL_CAN_GetTxMailboxesFreeLevel>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d102      	bne.n	800286c <vCANTask+0xe0>
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d1f0      	bne.n	800284e <vCANTask+0xc2>
			}

			if (timeout == 0) {
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d190      	bne.n	8002794 <vCANTask+0x8>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14); // Indicate transmission timeout
 8002872:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002876:	4807      	ldr	r0, [pc, #28]	@ (8002894 <vCANTask+0x108>)
 8002878:	f002 f98b 	bl	8004b92 <HAL_GPIO_TogglePin>
		if (xQueueReceive(xQueueCAN, &receivedMsg, portMAX_DELAY) == pdPASS) {
 800287c:	e78a      	b.n	8002794 <vCANTask+0x8>
 800287e:	bf00      	nop
 8002880:	20000604 	.word	0x20000604
 8002884:	200005f8 	.word	0x200005f8
 8002888:	20000600 	.word	0x20000600
 800288c:	200005e0 	.word	0x200005e0
 8002890:	20000564 	.word	0x20000564
 8002894:	40020c00 	.word	0x40020c00

08002898 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002898:	b5b0      	push	{r4, r5, r7, lr}
 800289a:	b08a      	sub	sp, #40	@ 0x28
 800289c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800289e:	f000 fd1d 	bl	80032dc <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80028a2:	f000 f883 	bl	80029ac <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80028a6:	f000 f9cb 	bl	8002c40 <MX_GPIO_Init>
	MX_I2C1_Init();
 80028aa:	f000 f99b 	bl	8002be4 <MX_I2C1_Init>
	MX_ADC1_Init();
 80028ae:	f000 f8e7 	bl	8002a80 <MX_ADC1_Init>
	MX_CAN1_Init();
 80028b2:	f000 f937 	bl	8002b24 <MX_CAN1_Init>
	/* USER CODE BEGIN 2 */
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 80028b6:	482f      	ldr	r0, [pc, #188]	@ (8002974 <main+0xdc>)
 80028b8:	f001 fb52 	bl	8003f60 <HAL_CAN_Start>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <main+0x2e>
		Error_Handler();
 80028c2:	f000 fa4b 	bl	8002d5c <Error_Handler>
	}
	TxHeader.DLC = 8;  // Data length (4 bytes)
 80028c6:	4b2c      	ldr	r3, [pc, #176]	@ (8002978 <main+0xe0>)
 80028c8:	2208      	movs	r2, #8
 80028ca:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_STD;
 80028cc:	4b2a      	ldr	r3, [pc, #168]	@ (8002978 <main+0xe0>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 80028d2:	4b29      	ldr	r3, [pc, #164]	@ (8002978 <main+0xe0>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = 0x103;  // CAN ID for this message
 80028d8:	4b27      	ldr	r3, [pc, #156]	@ (8002978 <main+0xe0>)
 80028da:	f240 1203 	movw	r2, #259	@ 0x103
 80028de:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x00;
 80028e0:	4b25      	ldr	r3, [pc, #148]	@ (8002978 <main+0xe0>)
 80028e2:	2200      	movs	r2, #0
 80028e4:	605a      	str	r2, [r3, #4]
	TxHeader.TransmitGlobalTime = DISABLE;
 80028e6:	4b24      	ldr	r3, [pc, #144]	@ (8002978 <main+0xe0>)
 80028e8:	2200      	movs	r2, #0
 80028ea:	751a      	strb	r2, [r3, #20]
	/* USER CODE END RTOS_TIMERS */

	/* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	/* Create Queue */
	xQueueCAN = xQueueCreate(10, sizeof(CANMessage_t));
 80028ec:	2200      	movs	r2, #0
 80028ee:	210c      	movs	r1, #12
 80028f0:	200a      	movs	r0, #10
 80028f2:	f003 fbb7 	bl	8006064 <xQueueGenericCreate>
 80028f6:	4603      	mov	r3, r0
 80028f8:	4a20      	ldr	r2, [pc, #128]	@ (800297c <main+0xe4>)
 80028fa:	6013      	str	r3, [r2, #0]
	if (xQueueCAN == NULL) {
 80028fc:	4b1f      	ldr	r3, [pc, #124]	@ (800297c <main+0xe4>)
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d101      	bne.n	8002908 <main+0x70>
		Error_Handler();
 8002904:	f000 fa2a 	bl	8002d5c <Error_Handler>
	}
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityIdle, 0, 128);
 8002908:	4b1d      	ldr	r3, [pc, #116]	@ (8002980 <main+0xe8>)
 800290a:	1d3c      	adds	r4, r7, #4
 800290c:	461d      	mov	r5, r3
 800290e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002912:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002916:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800291a:	1d3b      	adds	r3, r7, #4
 800291c:	2100      	movs	r1, #0
 800291e:	4618      	mov	r0, r3
 8002920:	f003 fa21 	bl	8005d66 <osThreadCreate>
 8002924:	4603      	mov	r3, r0
 8002926:	4a17      	ldr	r2, [pc, #92]	@ (8002984 <main+0xec>)
 8002928:	6013      	str	r3, [r2, #0]
	/* Create Tasks */
	xTaskCreate(vMQ135Task, "MQ135Task", configMINIMAL_STACK_SIZE + 256, NULL,
 800292a:	4b17      	ldr	r3, [pc, #92]	@ (8002988 <main+0xf0>)
 800292c:	9301      	str	r3, [sp, #4]
 800292e:	2303      	movs	r3, #3
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	2300      	movs	r3, #0
 8002934:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002938:	4914      	ldr	r1, [pc, #80]	@ (800298c <main+0xf4>)
 800293a:	4815      	ldr	r0, [pc, #84]	@ (8002990 <main+0xf8>)
 800293c:	f003 ff40 	bl	80067c0 <xTaskCreate>
			3, &MQ135TaskHandle);
	xTaskCreate(vSensorTask, "SensorTask", configMINIMAL_STACK_SIZE + 256, NULL,
 8002940:	4b14      	ldr	r3, [pc, #80]	@ (8002994 <main+0xfc>)
 8002942:	9301      	str	r3, [sp, #4]
 8002944:	2304      	movs	r3, #4
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	2300      	movs	r3, #0
 800294a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800294e:	4912      	ldr	r1, [pc, #72]	@ (8002998 <main+0x100>)
 8002950:	4812      	ldr	r0, [pc, #72]	@ (800299c <main+0x104>)
 8002952:	f003 ff35 	bl	80067c0 <xTaskCreate>
			4, &SensorTaskHandle);
	xTaskCreate(vCANTask, "CANTask", configMINIMAL_STACK_SIZE + 256, NULL, 5,
 8002956:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <main+0x108>)
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2305      	movs	r3, #5
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	2300      	movs	r3, #0
 8002960:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002964:	490f      	ldr	r1, [pc, #60]	@ (80029a4 <main+0x10c>)
 8002966:	4810      	ldr	r0, [pc, #64]	@ (80029a8 <main+0x110>)
 8002968:	f003 ff2a 	bl	80067c0 <xTaskCreate>
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 800296c:	f003 f9f4 	bl	8005d58 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8002970:	bf00      	nop
 8002972:	e7fd      	b.n	8002970 <main+0xd8>
 8002974:	20000564 	.word	0x20000564
 8002978:	200005e0 	.word	0x200005e0
 800297c:	20000604 	.word	0x20000604
 8002980:	0800b670 	.word	0x0800b670
 8002984:	20000608 	.word	0x20000608
 8002988:	20000610 	.word	0x20000610
 800298c:	0800b644 	.word	0x0800b644
 8002990:	08002731 	.word	0x08002731
 8002994:	2000060c 	.word	0x2000060c
 8002998:	0800b650 	.word	0x0800b650
 800299c:	080026ad 	.word	0x080026ad
 80029a0:	20000614 	.word	0x20000614
 80029a4:	0800b65c 	.word	0x0800b65c
 80029a8:	0800278d 	.word	0x0800278d

080029ac <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b094      	sub	sp, #80	@ 0x50
 80029b0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80029b2:	f107 0320 	add.w	r3, r7, #32
 80029b6:	2230      	movs	r2, #48	@ 0x30
 80029b8:	2100      	movs	r1, #0
 80029ba:	4618      	mov	r0, r3
 80029bc:	f005 ff0f 	bl	80087de <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80029c0:	f107 030c 	add.w	r3, r7, #12
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	60da      	str	r2, [r3, #12]
 80029ce:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80029d0:	2300      	movs	r3, #0
 80029d2:	60bb      	str	r3, [r7, #8]
 80029d4:	4b28      	ldr	r3, [pc, #160]	@ (8002a78 <SystemClock_Config+0xcc>)
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	4a27      	ldr	r2, [pc, #156]	@ (8002a78 <SystemClock_Config+0xcc>)
 80029da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029de:	6413      	str	r3, [r2, #64]	@ 0x40
 80029e0:	4b25      	ldr	r3, [pc, #148]	@ (8002a78 <SystemClock_Config+0xcc>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e8:	60bb      	str	r3, [r7, #8]
 80029ea:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029ec:	2300      	movs	r3, #0
 80029ee:	607b      	str	r3, [r7, #4]
 80029f0:	4b22      	ldr	r3, [pc, #136]	@ (8002a7c <SystemClock_Config+0xd0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a21      	ldr	r2, [pc, #132]	@ (8002a7c <SystemClock_Config+0xd0>)
 80029f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029fa:	6013      	str	r3, [r2, #0]
 80029fc:	4b1f      	ldr	r3, [pc, #124]	@ (8002a7c <SystemClock_Config+0xd0>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a04:	607b      	str	r3, [r7, #4]
 8002a06:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a0c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002a10:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a12:	2302      	movs	r3, #2
 8002a14:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a16:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002a1c:	2308      	movs	r3, #8
 8002a1e:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8002a20:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002a24:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002a26:	2304      	movs	r3, #4
 8002a28:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8002a2a:	2307      	movs	r3, #7
 8002a2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002a2e:	f107 0320 	add.w	r3, r7, #32
 8002a32:	4618      	mov	r0, r3
 8002a34:	f002 fa0c 	bl	8004e50 <HAL_RCC_OscConfig>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <SystemClock_Config+0x96>
		Error_Handler();
 8002a3e:	f000 f98d 	bl	8002d5c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002a42:	230f      	movs	r3, #15
 8002a44:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a46:	2302      	movs	r3, #2
 8002a48:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a4e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a52:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a58:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8002a5a:	f107 030c 	add.w	r3, r7, #12
 8002a5e:	2100      	movs	r1, #0
 8002a60:	4618      	mov	r0, r3
 8002a62:	f002 fc6d 	bl	8005340 <HAL_RCC_ClockConfig>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <SystemClock_Config+0xc4>
		Error_Handler();
 8002a6c:	f000 f976 	bl	8002d5c <Error_Handler>
	}
}
 8002a70:	bf00      	nop
 8002a72:	3750      	adds	r7, #80	@ 0x50
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40007000 	.word	0x40007000

08002a80 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8002a86:	463b      	mov	r3, r7
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8002a92:	4b21      	ldr	r3, [pc, #132]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002a94:	4a21      	ldr	r2, [pc, #132]	@ (8002b1c <MX_ADC1_Init+0x9c>)
 8002a96:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002a98:	4b1f      	ldr	r3, [pc, #124]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002a9a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a9e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002aa0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 8002aa6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 8002aac:	4b1a      	ldr	r3, [pc, #104]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002aae:	2201      	movs	r2, #1
 8002ab0:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002ab2:	4b19      	ldr	r3, [pc, #100]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002aba:	4b17      	ldr	r3, [pc, #92]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ac0:	4b15      	ldr	r3, [pc, #84]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002ac2:	4a17      	ldr	r2, [pc, #92]	@ (8002b20 <MX_ADC1_Init+0xa0>)
 8002ac4:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ac6:	4b14      	ldr	r3, [pc, #80]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 8002acc:	4b12      	ldr	r3, [pc, #72]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002ace:	2201      	movs	r2, #1
 8002ad0:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ad2:	4b11      	ldr	r3, [pc, #68]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ada:	4b0f      	ldr	r3, [pc, #60]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002adc:	2201      	movs	r2, #1
 8002ade:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8002ae0:	480d      	ldr	r0, [pc, #52]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002ae2:	f000 fc61 	bl	80033a8 <HAL_ADC_Init>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <MX_ADC1_Init+0x70>
		Error_Handler();
 8002aec:	f000 f936 	bl	8002d5c <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8002af0:	2300      	movs	r3, #0
 8002af2:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8002af4:	2301      	movs	r3, #1
 8002af6:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8002af8:	2306      	movs	r3, #6
 8002afa:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002afc:	463b      	mov	r3, r7
 8002afe:	4619      	mov	r1, r3
 8002b00:	4805      	ldr	r0, [pc, #20]	@ (8002b18 <MX_ADC1_Init+0x98>)
 8002b02:	f000 fe33 	bl	800376c <HAL_ADC_ConfigChannel>
 8002b06:	4603      	mov	r3, r0
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <MX_ADC1_Init+0x90>
		Error_Handler();
 8002b0c:	f000 f926 	bl	8002d5c <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002b10:	bf00      	nop
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	2000051c 	.word	0x2000051c
 8002b1c:	40012000 	.word	0x40012000
 8002b20:	0f000001 	.word	0x0f000001

08002b24 <MX_CAN1_Init>:
/**
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void) {
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08a      	sub	sp, #40	@ 0x28
 8002b28:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8002b2a:	4b2c      	ldr	r3, [pc, #176]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b2c:	4a2c      	ldr	r2, [pc, #176]	@ (8002be0 <MX_CAN1_Init+0xbc>)
 8002b2e:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 21;
 8002b30:	4b2a      	ldr	r3, [pc, #168]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b32:	2215      	movs	r2, #21
 8002b34:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002b36:	4b29      	ldr	r3, [pc, #164]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002b3c:	4b27      	ldr	r3, [pc, #156]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8002b42:	4b26      	ldr	r3, [pc, #152]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b44:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b48:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002b4a:	4b24      	ldr	r3, [pc, #144]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 8002b50:	4b22      	ldr	r3, [pc, #136]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 8002b56:	4b21      	ldr	r3, [pc, #132]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 8002b5c:	4b1f      	ldr	r3, [pc, #124]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 8002b62:	4b1e      	ldr	r3, [pc, #120]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002b68:	4b1c      	ldr	r3, [pc, #112]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8002b6e:	4b1b      	ldr	r3, [pc, #108]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	775a      	strb	r2, [r3, #29]

	if (HAL_CAN_Init(&hcan1) != HAL_OK) {
 8002b74:	4819      	ldr	r0, [pc, #100]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002b76:	f001 f817 	bl	8003ba8 <HAL_CAN_Init>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d001      	beq.n	8002b84 <MX_CAN1_Init+0x60>
		Error_Handler();
 8002b80:	f000 f8ec 	bl	8002d5c <Error_Handler>
	}

	/* USER CODE BEGIN CAN1_Init 2 */
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8002b84:	2301      	movs	r3, #1
 8002b86:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 18;
 8002b88:	2312      	movs	r3, #18
 8002b8a:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x123 << 5;
 8002b90:	f242 4360 	movw	r3, #9312	@ 0x2460
 8002b94:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterMaskIdHigh = 0x103 << 5;
 8002b9e:	f242 0360 	movw	r3, #8288	@ 0x2060
 8002ba2:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 40;
 8002bac:	2328      	movs	r3, #40	@ 0x28
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig) != HAL_OK) {
 8002bb0:	463b      	mov	r3, r7
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4809      	ldr	r0, [pc, #36]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002bb6:	f001 f8f3 	bl	8003da0 <HAL_CAN_ConfigFilter>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <MX_CAN1_Init+0xa0>
		Error_Handler();
 8002bc0:	f000 f8cc 	bl	8002d5c <Error_Handler>
	}

	/* Start CAN */
	if (HAL_CAN_Start(&hcan1) != HAL_OK) {
 8002bc4:	4805      	ldr	r0, [pc, #20]	@ (8002bdc <MX_CAN1_Init+0xb8>)
 8002bc6:	f001 f9cb 	bl	8003f60 <HAL_CAN_Start>
 8002bca:	4603      	mov	r3, r0
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d001      	beq.n	8002bd4 <MX_CAN1_Init+0xb0>
		Error_Handler();
 8002bd0:	f000 f8c4 	bl	8002d5c <Error_Handler>
	}
}
 8002bd4:	bf00      	nop
 8002bd6:	3728      	adds	r7, #40	@ 0x28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000564 	.word	0x20000564
 8002be0:	40006400 	.word	0x40006400

08002be4 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8002be8:	4b12      	ldr	r3, [pc, #72]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002bea:	4a13      	ldr	r2, [pc, #76]	@ (8002c38 <MX_I2C1_Init+0x54>)
 8002bec:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8002bee:	4b11      	ldr	r3, [pc, #68]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002bf0:	4a12      	ldr	r2, [pc, #72]	@ (8002c3c <MX_I2C1_Init+0x58>)
 8002bf2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002c02:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c06:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c08:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8002c0e:	4b09      	ldr	r3, [pc, #36]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c14:	4b07      	ldr	r3, [pc, #28]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c1a:	4b06      	ldr	r3, [pc, #24]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8002c20:	4804      	ldr	r0, [pc, #16]	@ (8002c34 <MX_I2C1_Init+0x50>)
 8002c22:	f001 ffd1 	bl	8004bc8 <HAL_I2C_Init>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d001      	beq.n	8002c30 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8002c2c:	f000 f896 	bl	8002d5c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8002c30:	bf00      	nop
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	2000058c 	.word	0x2000058c
 8002c38:	40005400 	.word	0x40005400
 8002c3c:	000186a0 	.word	0x000186a0

08002c40 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08a      	sub	sp, #40	@ 0x28
 8002c44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002c46:	f107 0314 	add.w	r3, r7, #20
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	601a      	str	r2, [r3, #0]
 8002c4e:	605a      	str	r2, [r3, #4]
 8002c50:	609a      	str	r2, [r3, #8]
 8002c52:	60da      	str	r2, [r3, #12]
 8002c54:	611a      	str	r2, [r3, #16]

	/* Enable Clocks for GPIO Ports */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002c56:	2300      	movs	r3, #0
 8002c58:	613b      	str	r3, [r7, #16]
 8002c5a:	4b30      	ldr	r3, [pc, #192]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5e:	4a2f      	ldr	r2, [pc, #188]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c66:	4b2d      	ldr	r3, [pc, #180]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c6e:	613b      	str	r3, [r7, #16]
 8002c70:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c72:	2300      	movs	r3, #0
 8002c74:	60fb      	str	r3, [r7, #12]
 8002c76:	4b29      	ldr	r3, [pc, #164]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7a:	4a28      	ldr	r2, [pc, #160]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c7c:	f043 0301 	orr.w	r3, r3, #1
 8002c80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c82:	4b26      	ldr	r3, [pc, #152]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c86:	f003 0301 	and.w	r3, r3, #1
 8002c8a:	60fb      	str	r3, [r7, #12]
 8002c8c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	4b22      	ldr	r3, [pc, #136]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	4a21      	ldr	r2, [pc, #132]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002c98:	f043 0302 	orr.w	r3, r3, #2
 8002c9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002caa:	2300      	movs	r3, #0
 8002cac:	607b      	str	r3, [r7, #4]
 8002cae:	4b1b      	ldr	r3, [pc, #108]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb2:	4a1a      	ldr	r2, [pc, #104]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002cb4:	f043 0308 	orr.w	r3, r3, #8
 8002cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cba:	4b18      	ldr	r3, [pc, #96]	@ (8002d1c <MX_GPIO_Init+0xdc>)
 8002cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbe:	f003 0308 	and.w	r3, r3, #8
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]

	/* Configure PD14 as an Output (LED Indicator for Errors) */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002ccc:	4814      	ldr	r0, [pc, #80]	@ (8002d20 <MX_GPIO_Init+0xe0>)
 8002cce:	f001 ff47 	bl	8004b60 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002cd2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002cd6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ce4:	f107 0314 	add.w	r3, r7, #20
 8002ce8:	4619      	mov	r1, r3
 8002cea:	480d      	ldr	r0, [pc, #52]	@ (8002d20 <MX_GPIO_Init+0xe0>)
 8002cec:	f001 fd9c 	bl	8004828 <HAL_GPIO_Init>

	/* Configure CAN TX (PB9) & RX (PB8) */
	GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8002cf0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cf4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002d02:	2309      	movs	r3, #9
 8002d04:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d06:	f107 0314 	add.w	r3, r7, #20
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	4805      	ldr	r0, [pc, #20]	@ (8002d24 <MX_GPIO_Init+0xe4>)
 8002d0e:	f001 fd8b 	bl	8004828 <HAL_GPIO_Init>
}
 8002d12:	bf00      	nop
 8002d14:	3728      	adds	r7, #40	@ 0x28
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	40020c00 	.word	0x40020c00
 8002d24:	40020400 	.word	0x40020400

08002d28 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8002d30:	2001      	movs	r0, #1
 8002d32:	f003 f864 	bl	8005dfe <osDelay>
 8002d36:	e7fb      	b.n	8002d30 <StartDefaultTask+0x8>

08002d38 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a04      	ldr	r2, [pc, #16]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d101      	bne.n	8002d4e <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002d4a:	f000 fae9 	bl	8003320 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	3708      	adds	r7, #8
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	40010000 	.word	0x40010000

08002d5c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d60:	b672      	cpsid	i
}
 8002d62:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8002d64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002d68:	4804      	ldr	r0, [pc, #16]	@ (8002d7c <Error_Handler+0x20>)
 8002d6a:	f001 ff12 	bl	8004b92 <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8002d6e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002d72:	f000 faf5 	bl	8003360 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8002d76:	bf00      	nop
 8002d78:	e7f4      	b.n	8002d64 <Error_Handler+0x8>
 8002d7a:	bf00      	nop
 8002d7c:	40020c00 	.word	0x40020c00

08002d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d86:	2300      	movs	r3, #0
 8002d88:	607b      	str	r3, [r7, #4]
 8002d8a:	4b12      	ldr	r3, [pc, #72]	@ (8002dd4 <HAL_MspInit+0x54>)
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8e:	4a11      	ldr	r2, [pc, #68]	@ (8002dd4 <HAL_MspInit+0x54>)
 8002d90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d96:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd4 <HAL_MspInit+0x54>)
 8002d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d9e:	607b      	str	r3, [r7, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002da2:	2300      	movs	r3, #0
 8002da4:	603b      	str	r3, [r7, #0]
 8002da6:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd4 <HAL_MspInit+0x54>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002daa:	4a0a      	ldr	r2, [pc, #40]	@ (8002dd4 <HAL_MspInit+0x54>)
 8002dac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002db2:	4b08      	ldr	r3, [pc, #32]	@ (8002dd4 <HAL_MspInit+0x54>)
 8002db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002db6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	210f      	movs	r1, #15
 8002dc2:	f06f 0001 	mvn.w	r0, #1
 8002dc6:	f001 fd05 	bl	80047d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dca:	bf00      	nop
 8002dcc:	3708      	adds	r7, #8
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40023800 	.word	0x40023800

08002dd8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b08a      	sub	sp, #40	@ 0x28
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de0:	f107 0314 	add.w	r3, r7, #20
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	609a      	str	r2, [r3, #8]
 8002dec:	60da      	str	r2, [r3, #12]
 8002dee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a17      	ldr	r2, [pc, #92]	@ (8002e54 <HAL_ADC_MspInit+0x7c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d127      	bne.n	8002e4a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	4b16      	ldr	r3, [pc, #88]	@ (8002e58 <HAL_ADC_MspInit+0x80>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	4a15      	ldr	r2, [pc, #84]	@ (8002e58 <HAL_ADC_MspInit+0x80>)
 8002e04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e0a:	4b13      	ldr	r3, [pc, #76]	@ (8002e58 <HAL_ADC_MspInit+0x80>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e12:	613b      	str	r3, [r7, #16]
 8002e14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e58 <HAL_ADC_MspInit+0x80>)
 8002e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e58 <HAL_ADC_MspInit+0x80>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e26:	4b0c      	ldr	r3, [pc, #48]	@ (8002e58 <HAL_ADC_MspInit+0x80>)
 8002e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e32:	2301      	movs	r3, #1
 8002e34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e36:	2303      	movs	r3, #3
 8002e38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e3e:	f107 0314 	add.w	r3, r7, #20
 8002e42:	4619      	mov	r1, r3
 8002e44:	4805      	ldr	r0, [pc, #20]	@ (8002e5c <HAL_ADC_MspInit+0x84>)
 8002e46:	f001 fcef 	bl	8004828 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002e4a:	bf00      	nop
 8002e4c:	3728      	adds	r7, #40	@ 0x28
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	40012000 	.word	0x40012000
 8002e58:	40023800 	.word	0x40023800
 8002e5c:	40020000 	.word	0x40020000

08002e60 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b08a      	sub	sp, #40	@ 0x28
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	605a      	str	r2, [r3, #4]
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	60da      	str	r2, [r3, #12]
 8002e76:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ef4 <HAL_CAN_MspInit+0x94>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d134      	bne.n	8002eec <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e82:	2300      	movs	r3, #0
 8002e84:	613b      	str	r3, [r7, #16]
 8002e86:	4b1c      	ldr	r3, [pc, #112]	@ (8002ef8 <HAL_CAN_MspInit+0x98>)
 8002e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ef8 <HAL_CAN_MspInit+0x98>)
 8002e8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e92:	4b19      	ldr	r3, [pc, #100]	@ (8002ef8 <HAL_CAN_MspInit+0x98>)
 8002e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]
 8002ea2:	4b15      	ldr	r3, [pc, #84]	@ (8002ef8 <HAL_CAN_MspInit+0x98>)
 8002ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea6:	4a14      	ldr	r2, [pc, #80]	@ (8002ef8 <HAL_CAN_MspInit+0x98>)
 8002ea8:	f043 0302 	orr.w	r3, r3, #2
 8002eac:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eae:	4b12      	ldr	r3, [pc, #72]	@ (8002ef8 <HAL_CAN_MspInit+0x98>)
 8002eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb2:	f003 0302 	and.w	r3, r3, #2
 8002eb6:	60fb      	str	r3, [r7, #12]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002eba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ebe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ec8:	2303      	movs	r3, #3
 8002eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ecc:	2309      	movs	r3, #9
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed0:	f107 0314 	add.w	r3, r7, #20
 8002ed4:	4619      	mov	r1, r3
 8002ed6:	4809      	ldr	r0, [pc, #36]	@ (8002efc <HAL_CAN_MspInit+0x9c>)
 8002ed8:	f001 fca6 	bl	8004828 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002edc:	2200      	movs	r2, #0
 8002ede:	2105      	movs	r1, #5
 8002ee0:	2014      	movs	r0, #20
 8002ee2:	f001 fc77 	bl	80047d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002ee6:	2014      	movs	r0, #20
 8002ee8:	f001 fc90 	bl	800480c <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8002eec:	bf00      	nop
 8002eee:	3728      	adds	r7, #40	@ 0x28
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40006400 	.word	0x40006400
 8002ef8:	40023800 	.word	0x40023800
 8002efc:	40020400 	.word	0x40020400

08002f00 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b08a      	sub	sp, #40	@ 0x28
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f08:	f107 0314 	add.w	r3, r7, #20
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	605a      	str	r2, [r3, #4]
 8002f12:	609a      	str	r2, [r3, #8]
 8002f14:	60da      	str	r2, [r3, #12]
 8002f16:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a19      	ldr	r2, [pc, #100]	@ (8002f84 <HAL_I2C_MspInit+0x84>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d12b      	bne.n	8002f7a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	613b      	str	r3, [r7, #16]
 8002f26:	4b18      	ldr	r3, [pc, #96]	@ (8002f88 <HAL_I2C_MspInit+0x88>)
 8002f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2a:	4a17      	ldr	r2, [pc, #92]	@ (8002f88 <HAL_I2C_MspInit+0x88>)
 8002f2c:	f043 0302 	orr.w	r3, r3, #2
 8002f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f32:	4b15      	ldr	r3, [pc, #84]	@ (8002f88 <HAL_I2C_MspInit+0x88>)
 8002f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	613b      	str	r3, [r7, #16]
 8002f3c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f3e:	23c0      	movs	r3, #192	@ 0xc0
 8002f40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f42:	2312      	movs	r3, #18
 8002f44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f46:	2300      	movs	r3, #0
 8002f48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f4e:	2304      	movs	r3, #4
 8002f50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f52:	f107 0314 	add.w	r3, r7, #20
 8002f56:	4619      	mov	r1, r3
 8002f58:	480c      	ldr	r0, [pc, #48]	@ (8002f8c <HAL_I2C_MspInit+0x8c>)
 8002f5a:	f001 fc65 	bl	8004828 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	4b09      	ldr	r3, [pc, #36]	@ (8002f88 <HAL_I2C_MspInit+0x88>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f66:	4a08      	ldr	r2, [pc, #32]	@ (8002f88 <HAL_I2C_MspInit+0x88>)
 8002f68:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002f6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f6e:	4b06      	ldr	r3, [pc, #24]	@ (8002f88 <HAL_I2C_MspInit+0x88>)
 8002f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f76:	60fb      	str	r3, [r7, #12]
 8002f78:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002f7a:	bf00      	nop
 8002f7c:	3728      	adds	r7, #40	@ 0x28
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	40005400 	.word	0x40005400
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	40020400 	.word	0x40020400

08002f90 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08c      	sub	sp, #48	@ 0x30
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60bb      	str	r3, [r7, #8]
 8002fa4:	4b2f      	ldr	r3, [pc, #188]	@ (8003064 <HAL_InitTick+0xd4>)
 8002fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa8:	4a2e      	ldr	r2, [pc, #184]	@ (8003064 <HAL_InitTick+0xd4>)
 8002faa:	f043 0301 	orr.w	r3, r3, #1
 8002fae:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fb0:	4b2c      	ldr	r3, [pc, #176]	@ (8003064 <HAL_InitTick+0xd4>)
 8002fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb4:	f003 0301 	and.w	r3, r3, #1
 8002fb8:	60bb      	str	r3, [r7, #8]
 8002fba:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fbc:	f107 020c 	add.w	r2, r7, #12
 8002fc0:	f107 0310 	add.w	r3, r7, #16
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f002 fbda 	bl	8005780 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002fcc:	f002 fbc4 	bl	8005758 <HAL_RCC_GetPCLK2Freq>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fd8:	4a23      	ldr	r2, [pc, #140]	@ (8003068 <HAL_InitTick+0xd8>)
 8002fda:	fba2 2303 	umull	r2, r3, r2, r3
 8002fde:	0c9b      	lsrs	r3, r3, #18
 8002fe0:	3b01      	subs	r3, #1
 8002fe2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002fe4:	4b21      	ldr	r3, [pc, #132]	@ (800306c <HAL_InitTick+0xdc>)
 8002fe6:	4a22      	ldr	r2, [pc, #136]	@ (8003070 <HAL_InitTick+0xe0>)
 8002fe8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002fea:	4b20      	ldr	r3, [pc, #128]	@ (800306c <HAL_InitTick+0xdc>)
 8002fec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ff0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002ff2:	4a1e      	ldr	r2, [pc, #120]	@ (800306c <HAL_InitTick+0xdc>)
 8002ff4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002ff8:	4b1c      	ldr	r3, [pc, #112]	@ (800306c <HAL_InitTick+0xdc>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800306c <HAL_InitTick+0xdc>)
 8003000:	2200      	movs	r2, #0
 8003002:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003004:	4b19      	ldr	r3, [pc, #100]	@ (800306c <HAL_InitTick+0xdc>)
 8003006:	2200      	movs	r2, #0
 8003008:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800300a:	4818      	ldr	r0, [pc, #96]	@ (800306c <HAL_InitTick+0xdc>)
 800300c:	f002 fbea 	bl	80057e4 <HAL_TIM_Base_Init>
 8003010:	4603      	mov	r3, r0
 8003012:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003016:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800301a:	2b00      	cmp	r3, #0
 800301c:	d11b      	bne.n	8003056 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800301e:	4813      	ldr	r0, [pc, #76]	@ (800306c <HAL_InitTick+0xdc>)
 8003020:	f002 fc3a 	bl	8005898 <HAL_TIM_Base_Start_IT>
 8003024:	4603      	mov	r3, r0
 8003026:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800302a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800302e:	2b00      	cmp	r3, #0
 8003030:	d111      	bne.n	8003056 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003032:	2019      	movs	r0, #25
 8003034:	f001 fbea 	bl	800480c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2b0f      	cmp	r3, #15
 800303c:	d808      	bhi.n	8003050 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800303e:	2200      	movs	r2, #0
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	2019      	movs	r0, #25
 8003044:	f001 fbc6 	bl	80047d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003048:	4a0a      	ldr	r2, [pc, #40]	@ (8003074 <HAL_InitTick+0xe4>)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	e002      	b.n	8003056 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003056:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800305a:	4618      	mov	r0, r3
 800305c:	3730      	adds	r7, #48	@ 0x30
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800
 8003068:	431bde83 	.word	0x431bde83
 800306c:	20000634 	.word	0x20000634
 8003070:	40010000 	.word	0x40010000
 8003074:	20000004 	.word	0x20000004

08003078 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800307c:	bf00      	nop
 800307e:	e7fd      	b.n	800307c <NMI_Handler+0x4>

08003080 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003084:	bf00      	nop
 8003086:	e7fd      	b.n	8003084 <HardFault_Handler+0x4>

08003088 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800308c:	bf00      	nop
 800308e:	e7fd      	b.n	800308c <MemManage_Handler+0x4>

08003090 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <BusFault_Handler+0x4>

08003098 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <UsageFault_Handler+0x4>

080030a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030a4:	bf00      	nop
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr
	...

080030b0 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030b4:	4802      	ldr	r0, [pc, #8]	@ (80030c0 <CAN1_RX0_IRQHandler+0x10>)
 80030b6:	f001 f89c 	bl	80041f2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80030ba:	bf00      	nop
 80030bc:	bd80      	pop	{r7, pc}
 80030be:	bf00      	nop
 80030c0:	20000564 	.word	0x20000564

080030c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80030c8:	4802      	ldr	r0, [pc, #8]	@ (80030d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80030ca:	f002 fc55 	bl	8005978 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80030ce:	bf00      	nop
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	20000634 	.word	0x20000634

080030d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  return 1;
 80030dc:	2301      	movs	r3, #1
}
 80030de:	4618      	mov	r0, r3
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr

080030e8 <_kill>:

int _kill(int pid, int sig)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030f2:	f005 fc1d 	bl	8008930 <__errno>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2216      	movs	r2, #22
 80030fa:	601a      	str	r2, [r3, #0]
  return -1;
 80030fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003100:	4618      	mov	r0, r3
 8003102:	3708      	adds	r7, #8
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <_exit>:

void _exit (int status)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003110:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f7ff ffe7 	bl	80030e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800311a:	bf00      	nop
 800311c:	e7fd      	b.n	800311a <_exit+0x12>

0800311e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b086      	sub	sp, #24
 8003122:	af00      	add	r7, sp, #0
 8003124:	60f8      	str	r0, [r7, #12]
 8003126:	60b9      	str	r1, [r7, #8]
 8003128:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800312a:	2300      	movs	r3, #0
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	e00a      	b.n	8003146 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003130:	f3af 8000 	nop.w
 8003134:	4601      	mov	r1, r0
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	60ba      	str	r2, [r7, #8]
 800313c:	b2ca      	uxtb	r2, r1
 800313e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	3301      	adds	r3, #1
 8003144:	617b      	str	r3, [r7, #20]
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	429a      	cmp	r2, r3
 800314c:	dbf0      	blt.n	8003130 <_read+0x12>
  }

  return len;
 800314e:	687b      	ldr	r3, [r7, #4]
}
 8003150:	4618      	mov	r0, r3
 8003152:	3718      	adds	r7, #24
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}

08003158 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b086      	sub	sp, #24
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003164:	2300      	movs	r3, #0
 8003166:	617b      	str	r3, [r7, #20]
 8003168:	e009      	b.n	800317e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800316a:	68bb      	ldr	r3, [r7, #8]
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	60ba      	str	r2, [r7, #8]
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	4618      	mov	r0, r3
 8003174:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	3301      	adds	r3, #1
 800317c:	617b      	str	r3, [r7, #20]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	429a      	cmp	r2, r3
 8003184:	dbf1      	blt.n	800316a <_write+0x12>
  }
  return len;
 8003186:	687b      	ldr	r3, [r7, #4]
}
 8003188:	4618      	mov	r0, r3
 800318a:	3718      	adds	r7, #24
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <_close>:

int _close(int file)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003198:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800319c:	4618      	mov	r0, r3
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr

080031a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031b8:	605a      	str	r2, [r3, #4]
  return 0;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <_isatty>:

int _isatty(int file)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80031d0:	2301      	movs	r3, #1
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr

080031de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031de:	b480      	push	{r7}
 80031e0:	b085      	sub	sp, #20
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003200:	4a14      	ldr	r2, [pc, #80]	@ (8003254 <_sbrk+0x5c>)
 8003202:	4b15      	ldr	r3, [pc, #84]	@ (8003258 <_sbrk+0x60>)
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800320c:	4b13      	ldr	r3, [pc, #76]	@ (800325c <_sbrk+0x64>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003214:	4b11      	ldr	r3, [pc, #68]	@ (800325c <_sbrk+0x64>)
 8003216:	4a12      	ldr	r2, [pc, #72]	@ (8003260 <_sbrk+0x68>)
 8003218:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800321a:	4b10      	ldr	r3, [pc, #64]	@ (800325c <_sbrk+0x64>)
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4413      	add	r3, r2
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	429a      	cmp	r2, r3
 8003226:	d207      	bcs.n	8003238 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003228:	f005 fb82 	bl	8008930 <__errno>
 800322c:	4603      	mov	r3, r0
 800322e:	220c      	movs	r2, #12
 8003230:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003232:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003236:	e009      	b.n	800324c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003238:	4b08      	ldr	r3, [pc, #32]	@ (800325c <_sbrk+0x64>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800323e:	4b07      	ldr	r3, [pc, #28]	@ (800325c <_sbrk+0x64>)
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4413      	add	r3, r2
 8003246:	4a05      	ldr	r2, [pc, #20]	@ (800325c <_sbrk+0x64>)
 8003248:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800324a:	68fb      	ldr	r3, [r7, #12]
}
 800324c:	4618      	mov	r0, r3
 800324e:	3718      	adds	r7, #24
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20020000 	.word	0x20020000
 8003258:	00000400 	.word	0x00000400
 800325c:	2000067c 	.word	0x2000067c
 8003260:	20004528 	.word	0x20004528

08003264 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003264:	b480      	push	{r7}
 8003266:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003268:	4b06      	ldr	r3, [pc, #24]	@ (8003284 <SystemInit+0x20>)
 800326a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326e:	4a05      	ldr	r2, [pc, #20]	@ (8003284 <SystemInit+0x20>)
 8003270:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003274:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003278:	bf00      	nop
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	e000ed00 	.word	0xe000ed00

08003288 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003288:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800328c:	f7ff ffea 	bl	8003264 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003290:	480c      	ldr	r0, [pc, #48]	@ (80032c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003292:	490d      	ldr	r1, [pc, #52]	@ (80032c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003294:	4a0d      	ldr	r2, [pc, #52]	@ (80032cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003296:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003298:	e002      	b.n	80032a0 <LoopCopyDataInit>

0800329a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800329a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800329c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800329e:	3304      	adds	r3, #4

080032a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032a4:	d3f9      	bcc.n	800329a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032a6:	4a0a      	ldr	r2, [pc, #40]	@ (80032d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032a8:	4c0a      	ldr	r4, [pc, #40]	@ (80032d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80032aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032ac:	e001      	b.n	80032b2 <LoopFillZerobss>

080032ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032b0:	3204      	adds	r2, #4

080032b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032b4:	d3fb      	bcc.n	80032ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80032b6:	f005 fb41 	bl	800893c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032ba:	f7ff faed 	bl	8002898 <main>
  bx  lr    
 80032be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80032c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032c8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80032cc:	0800ba60 	.word	0x0800ba60
  ldr r2, =_sbss
 80032d0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80032d4:	20004524 	.word	0x20004524

080032d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032d8:	e7fe      	b.n	80032d8 <ADC_IRQHandler>
	...

080032dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80032e0:	4b0e      	ldr	r3, [pc, #56]	@ (800331c <HAL_Init+0x40>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a0d      	ldr	r2, [pc, #52]	@ (800331c <HAL_Init+0x40>)
 80032e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_Init+0x40>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a0a      	ldr	r2, [pc, #40]	@ (800331c <HAL_Init+0x40>)
 80032f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80032f8:	4b08      	ldr	r3, [pc, #32]	@ (800331c <HAL_Init+0x40>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a07      	ldr	r2, [pc, #28]	@ (800331c <HAL_Init+0x40>)
 80032fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003302:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003304:	2003      	movs	r0, #3
 8003306:	f001 fa5a 	bl	80047be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800330a:	200f      	movs	r0, #15
 800330c:	f7ff fe40 	bl	8002f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003310:	f7ff fd36 	bl	8002d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023c00 	.word	0x40023c00

08003320 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003324:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_IncTick+0x20>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	461a      	mov	r2, r3
 800332a:	4b06      	ldr	r3, [pc, #24]	@ (8003344 <HAL_IncTick+0x24>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4413      	add	r3, r2
 8003330:	4a04      	ldr	r2, [pc, #16]	@ (8003344 <HAL_IncTick+0x24>)
 8003332:	6013      	str	r3, [r2, #0]
}
 8003334:	bf00      	nop
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20000008 	.word	0x20000008
 8003344:	20000680 	.word	0x20000680

08003348 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  return uwTick;
 800334c:	4b03      	ldr	r3, [pc, #12]	@ (800335c <HAL_GetTick+0x14>)
 800334e:	681b      	ldr	r3, [r3, #0]
}
 8003350:	4618      	mov	r0, r3
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	20000680 	.word	0x20000680

08003360 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003368:	f7ff ffee 	bl	8003348 <HAL_GetTick>
 800336c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003378:	d005      	beq.n	8003386 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800337a:	4b0a      	ldr	r3, [pc, #40]	@ (80033a4 <HAL_Delay+0x44>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	461a      	mov	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4413      	add	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003386:	bf00      	nop
 8003388:	f7ff ffde 	bl	8003348 <HAL_GetTick>
 800338c:	4602      	mov	r2, r0
 800338e:	68bb      	ldr	r3, [r7, #8]
 8003390:	1ad3      	subs	r3, r2, r3
 8003392:	68fa      	ldr	r2, [r7, #12]
 8003394:	429a      	cmp	r2, r3
 8003396:	d8f7      	bhi.n	8003388 <HAL_Delay+0x28>
  {
  }
}
 8003398:	bf00      	nop
 800339a:	bf00      	nop
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000008 	.word	0x20000008

080033a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b0:	2300      	movs	r3, #0
 80033b2:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e033      	b.n	8003426 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d109      	bne.n	80033da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f7ff fd06 	bl	8002dd8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033de:	f003 0310 	and.w	r3, r3, #16
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d118      	bne.n	8003418 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ea:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80033ee:	f023 0302 	bic.w	r3, r3, #2
 80033f2:	f043 0202 	orr.w	r2, r3, #2
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 fad8 	bl	80039b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340a:	f023 0303 	bic.w	r3, r3, #3
 800340e:	f043 0201 	orr.w	r2, r3, #1
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	641a      	str	r2, [r3, #64]	@ 0x40
 8003416:	e001      	b.n	800341c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003424:	7bfb      	ldrb	r3, [r7, #15]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003442:	2b01      	cmp	r3, #1
 8003444:	d101      	bne.n	800344a <HAL_ADC_Start+0x1a>
 8003446:	2302      	movs	r3, #2
 8003448:	e0b2      	b.n	80035b0 <HAL_ADC_Start+0x180>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2201      	movs	r2, #1
 800344e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	689b      	ldr	r3, [r3, #8]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b01      	cmp	r3, #1
 800345e:	d018      	beq.n	8003492 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f042 0201 	orr.w	r2, r2, #1
 800346e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003470:	4b52      	ldr	r3, [pc, #328]	@ (80035bc <HAL_ADC_Start+0x18c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a52      	ldr	r2, [pc, #328]	@ (80035c0 <HAL_ADC_Start+0x190>)
 8003476:	fba2 2303 	umull	r2, r3, r2, r3
 800347a:	0c9a      	lsrs	r2, r3, #18
 800347c:	4613      	mov	r3, r2
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	4413      	add	r3, r2
 8003482:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003484:	e002      	b.n	800348c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	3b01      	subs	r3, #1
 800348a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f9      	bne.n	8003486 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b01      	cmp	r3, #1
 800349e:	d17a      	bne.n	8003596 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80034a8:	f023 0301 	bic.w	r3, r3, #1
 80034ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d007      	beq.n	80034d2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80034ca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80034de:	d106      	bne.n	80034ee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034e4:	f023 0206 	bic.w	r2, r3, #6
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	645a      	str	r2, [r3, #68]	@ 0x44
 80034ec:	e002      	b.n	80034f4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2200      	movs	r2, #0
 80034f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2200      	movs	r2, #0
 80034f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034fc:	4b31      	ldr	r3, [pc, #196]	@ (80035c4 <HAL_ADC_Start+0x194>)
 80034fe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8003508:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 031f 	and.w	r3, r3, #31
 8003512:	2b00      	cmp	r3, #0
 8003514:	d12a      	bne.n	800356c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a2b      	ldr	r2, [pc, #172]	@ (80035c8 <HAL_ADC_Start+0x198>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d015      	beq.n	800354c <HAL_ADC_Start+0x11c>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a29      	ldr	r2, [pc, #164]	@ (80035cc <HAL_ADC_Start+0x19c>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d105      	bne.n	8003536 <HAL_ADC_Start+0x106>
 800352a:	4b26      	ldr	r3, [pc, #152]	@ (80035c4 <HAL_ADC_Start+0x194>)
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	f003 031f 	and.w	r3, r3, #31
 8003532:	2b00      	cmp	r3, #0
 8003534:	d00a      	beq.n	800354c <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a25      	ldr	r2, [pc, #148]	@ (80035d0 <HAL_ADC_Start+0x1a0>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d136      	bne.n	80035ae <HAL_ADC_Start+0x17e>
 8003540:	4b20      	ldr	r3, [pc, #128]	@ (80035c4 <HAL_ADC_Start+0x194>)
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 0310 	and.w	r3, r3, #16
 8003548:	2b00      	cmp	r3, #0
 800354a:	d130      	bne.n	80035ae <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003556:	2b00      	cmp	r3, #0
 8003558:	d129      	bne.n	80035ae <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003568:	609a      	str	r2, [r3, #8]
 800356a:	e020      	b.n	80035ae <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a15      	ldr	r2, [pc, #84]	@ (80035c8 <HAL_ADC_Start+0x198>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d11b      	bne.n	80035ae <HAL_ADC_Start+0x17e>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d114      	bne.n	80035ae <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	e00b      	b.n	80035ae <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800359a:	f043 0210 	orr.w	r2, r3, #16
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a6:	f043 0201 	orr.w	r2, r3, #1
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	20000000 	.word	0x20000000
 80035c0:	431bde83 	.word	0x431bde83
 80035c4:	40012300 	.word	0x40012300
 80035c8:	40012000 	.word	0x40012000
 80035cc:	40012100 	.word	0x40012100
 80035d0:	40012200 	.word	0x40012200

080035d4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_ADC_Stop+0x16>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e021      	b.n	800362e <HAL_ADC_Stop+0x5a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	689a      	ldr	r2, [r3, #8]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0201 	bic.w	r2, r2, #1
 8003600:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b00      	cmp	r3, #0
 800360e:	d109      	bne.n	8003624 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003614:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003618:	f023 0301 	bic.w	r3, r3, #1
 800361c:	f043 0201 	orr.w	r2, r3, #1
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	370c      	adds	r7, #12
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr

0800363a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b084      	sub	sp, #16
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
 8003642:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003656:	d113      	bne.n	8003680 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003662:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003666:	d10b      	bne.n	8003680 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800366c:	f043 0220 	orr.w	r2, r3, #32
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800367c:	2301      	movs	r3, #1
 800367e:	e063      	b.n	8003748 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8003680:	f7ff fe62 	bl	8003348 <HAL_GetTick>
 8003684:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003686:	e021      	b.n	80036cc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800368e:	d01d      	beq.n	80036cc <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d007      	beq.n	80036a6 <HAL_ADC_PollForConversion+0x6c>
 8003696:	f7ff fe57 	bl	8003348 <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	429a      	cmp	r2, r3
 80036a4:	d212      	bcs.n	80036cc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d00b      	beq.n	80036cc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036b8:	f043 0204 	orr.w	r2, r3, #4
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e03d      	b.n	8003748 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0302 	and.w	r3, r3, #2
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d1d6      	bne.n	8003688 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f06f 0212 	mvn.w	r2, #18
 80036e2:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d123      	bne.n	8003746 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003702:	2b00      	cmp	r3, #0
 8003704:	d11f      	bne.n	8003746 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800370c:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003710:	2b00      	cmp	r3, #0
 8003712:	d006      	beq.n	8003722 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800371e:	2b00      	cmp	r3, #0
 8003720:	d111      	bne.n	8003746 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003726:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003732:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003736:	2b00      	cmp	r3, #0
 8003738:	d105      	bne.n	8003746 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f043 0201 	orr.w	r2, r3, #1
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8003746:	2300      	movs	r3, #0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3710      	adds	r7, #16
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800375e:	4618      	mov	r0, r3
 8003760:	370c      	adds	r7, #12
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
	...

0800376c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003776:	2300      	movs	r3, #0
 8003778:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003780:	2b01      	cmp	r3, #1
 8003782:	d101      	bne.n	8003788 <HAL_ADC_ConfigChannel+0x1c>
 8003784:	2302      	movs	r3, #2
 8003786:	e105      	b.n	8003994 <HAL_ADC_ConfigChannel+0x228>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2b09      	cmp	r3, #9
 8003796:	d925      	bls.n	80037e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68d9      	ldr	r1, [r3, #12]
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	461a      	mov	r2, r3
 80037a6:	4613      	mov	r3, r2
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	4413      	add	r3, r2
 80037ac:	3b1e      	subs	r3, #30
 80037ae:	2207      	movs	r2, #7
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	43da      	mvns	r2, r3
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	400a      	ands	r2, r1
 80037bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68d9      	ldr	r1, [r3, #12]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	4618      	mov	r0, r3
 80037d0:	4603      	mov	r3, r0
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	4403      	add	r3, r0
 80037d6:	3b1e      	subs	r3, #30
 80037d8:	409a      	lsls	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	60da      	str	r2, [r3, #12]
 80037e2:	e022      	b.n	800382a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	6919      	ldr	r1, [r3, #16]
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	461a      	mov	r2, r3
 80037f2:	4613      	mov	r3, r2
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	4413      	add	r3, r2
 80037f8:	2207      	movs	r2, #7
 80037fa:	fa02 f303 	lsl.w	r3, r2, r3
 80037fe:	43da      	mvns	r2, r3
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	400a      	ands	r2, r1
 8003806:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6919      	ldr	r1, [r3, #16]
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	689a      	ldr	r2, [r3, #8]
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	b29b      	uxth	r3, r3
 8003818:	4618      	mov	r0, r3
 800381a:	4603      	mov	r3, r0
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	4403      	add	r3, r0
 8003820:	409a      	lsls	r2, r3
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	430a      	orrs	r2, r1
 8003828:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b06      	cmp	r3, #6
 8003830:	d824      	bhi.n	800387c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685a      	ldr	r2, [r3, #4]
 800383c:	4613      	mov	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4413      	add	r3, r2
 8003842:	3b05      	subs	r3, #5
 8003844:	221f      	movs	r2, #31
 8003846:	fa02 f303 	lsl.w	r3, r2, r3
 800384a:	43da      	mvns	r2, r3
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	400a      	ands	r2, r1
 8003852:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	b29b      	uxth	r3, r3
 8003860:	4618      	mov	r0, r3
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685a      	ldr	r2, [r3, #4]
 8003866:	4613      	mov	r3, r2
 8003868:	009b      	lsls	r3, r3, #2
 800386a:	4413      	add	r3, r2
 800386c:	3b05      	subs	r3, #5
 800386e:	fa00 f203 	lsl.w	r2, r0, r3
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	430a      	orrs	r2, r1
 8003878:	635a      	str	r2, [r3, #52]	@ 0x34
 800387a:	e04c      	b.n	8003916 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b0c      	cmp	r3, #12
 8003882:	d824      	bhi.n	80038ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	4613      	mov	r3, r2
 8003890:	009b      	lsls	r3, r3, #2
 8003892:	4413      	add	r3, r2
 8003894:	3b23      	subs	r3, #35	@ 0x23
 8003896:	221f      	movs	r2, #31
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43da      	mvns	r2, r3
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	400a      	ands	r2, r1
 80038a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	4618      	mov	r0, r3
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	4613      	mov	r3, r2
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	4413      	add	r3, r2
 80038be:	3b23      	subs	r3, #35	@ 0x23
 80038c0:	fa00 f203 	lsl.w	r2, r0, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80038cc:	e023      	b.n	8003916 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685a      	ldr	r2, [r3, #4]
 80038d8:	4613      	mov	r3, r2
 80038da:	009b      	lsls	r3, r3, #2
 80038dc:	4413      	add	r3, r2
 80038de:	3b41      	subs	r3, #65	@ 0x41
 80038e0:	221f      	movs	r2, #31
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	43da      	mvns	r2, r3
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	400a      	ands	r2, r1
 80038ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	4618      	mov	r0, r3
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	685a      	ldr	r2, [r3, #4]
 8003902:	4613      	mov	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	3b41      	subs	r3, #65	@ 0x41
 800390a:	fa00 f203 	lsl.w	r2, r0, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	430a      	orrs	r2, r1
 8003914:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003916:	4b22      	ldr	r3, [pc, #136]	@ (80039a0 <HAL_ADC_ConfigChannel+0x234>)
 8003918:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a21      	ldr	r2, [pc, #132]	@ (80039a4 <HAL_ADC_ConfigChannel+0x238>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d109      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x1cc>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2b12      	cmp	r3, #18
 800392a:	d105      	bne.n	8003938 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a19      	ldr	r2, [pc, #100]	@ (80039a4 <HAL_ADC_ConfigChannel+0x238>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d123      	bne.n	800398a <HAL_ADC_ConfigChannel+0x21e>
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	2b10      	cmp	r3, #16
 8003948:	d003      	beq.n	8003952 <HAL_ADC_ConfigChannel+0x1e6>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b11      	cmp	r3, #17
 8003950:	d11b      	bne.n	800398a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b10      	cmp	r3, #16
 8003964:	d111      	bne.n	800398a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003966:	4b10      	ldr	r3, [pc, #64]	@ (80039a8 <HAL_ADC_ConfigChannel+0x23c>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a10      	ldr	r2, [pc, #64]	@ (80039ac <HAL_ADC_ConfigChannel+0x240>)
 800396c:	fba2 2303 	umull	r2, r3, r2, r3
 8003970:	0c9a      	lsrs	r2, r3, #18
 8003972:	4613      	mov	r3, r2
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	4413      	add	r3, r2
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800397c:	e002      	b.n	8003984 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	3b01      	subs	r3, #1
 8003982:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003984:	68bb      	ldr	r3, [r7, #8]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d1f9      	bne.n	800397e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40012300 	.word	0x40012300
 80039a4:	40012000 	.word	0x40012000
 80039a8:	20000000 	.word	0x20000000
 80039ac:	431bde83 	.word	0x431bde83

080039b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80039b8:	4b79      	ldr	r3, [pc, #484]	@ (8003ba0 <ADC_Init+0x1f0>)
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685b      	ldr	r3, [r3, #4]
 80039d0:	431a      	orrs	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	685a      	ldr	r2, [r3, #4]
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	021a      	lsls	r2, r3, #8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003a08:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	6859      	ldr	r1, [r3, #4]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	689a      	ldr	r2, [r3, #8]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689a      	ldr	r2, [r3, #8]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6899      	ldr	r1, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	430a      	orrs	r2, r1
 8003a3c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a42:	4a58      	ldr	r2, [pc, #352]	@ (8003ba4 <ADC_Init+0x1f4>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d022      	beq.n	8003a8e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a56:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	6899      	ldr	r1, [r3, #8]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	430a      	orrs	r2, r1
 8003a68:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003a78:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6899      	ldr	r1, [r3, #8]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	609a      	str	r2, [r3, #8]
 8003a8c:	e00f      	b.n	8003aae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	689a      	ldr	r2, [r3, #8]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a9c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	689a      	ldr	r2, [r3, #8]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003aac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f022 0202 	bic.w	r2, r2, #2
 8003abc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6899      	ldr	r1, [r3, #8]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	7e1b      	ldrb	r3, [r3, #24]
 8003ac8:	005a      	lsls	r2, r3, #1
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	430a      	orrs	r2, r1
 8003ad0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d01b      	beq.n	8003b14 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	685a      	ldr	r2, [r3, #4]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003aea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003afa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6859      	ldr	r1, [r3, #4]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	3b01      	subs	r3, #1
 8003b08:	035a      	lsls	r2, r3, #13
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	430a      	orrs	r2, r1
 8003b10:	605a      	str	r2, [r3, #4]
 8003b12:	e007      	b.n	8003b24 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b22:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8003b32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	051a      	lsls	r2, r3, #20
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	689a      	ldr	r2, [r3, #8]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003b58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	6899      	ldr	r1, [r3, #8]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b66:	025a      	lsls	r2, r3, #9
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689a      	ldr	r2, [r3, #8]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	6899      	ldr	r1, [r3, #8]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	695b      	ldr	r3, [r3, #20]
 8003b8a:	029a      	lsls	r2, r3, #10
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	430a      	orrs	r2, r1
 8003b92:	609a      	str	r2, [r3, #8]
}
 8003b94:	bf00      	nop
 8003b96:	3714      	adds	r7, #20
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	40012300 	.word	0x40012300
 8003ba4:	0f000001 	.word	0x0f000001

08003ba8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b084      	sub	sp, #16
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e0ed      	b.n	8003d96 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d102      	bne.n	8003bcc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7ff f94a 	bl	8002e60 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0201 	orr.w	r2, r2, #1
 8003bda:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bdc:	f7ff fbb4 	bl	8003348 <HAL_GetTick>
 8003be0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003be2:	e012      	b.n	8003c0a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003be4:	f7ff fbb0 	bl	8003348 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b0a      	cmp	r3, #10
 8003bf0:	d90b      	bls.n	8003c0a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2205      	movs	r2, #5
 8003c02:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e0c5      	b.n	8003d96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0e5      	beq.n	8003be4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 0202 	bic.w	r2, r2, #2
 8003c26:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c28:	f7ff fb8e 	bl	8003348 <HAL_GetTick>
 8003c2c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c2e:	e012      	b.n	8003c56 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003c30:	f7ff fb8a 	bl	8003348 <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b0a      	cmp	r3, #10
 8003c3c:	d90b      	bls.n	8003c56 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c42:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2205      	movs	r2, #5
 8003c4e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e09f      	b.n	8003d96 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d1e5      	bne.n	8003c30 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	7e1b      	ldrb	r3, [r3, #24]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d108      	bne.n	8003c7e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	e007      	b.n	8003c8e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c8c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	7e5b      	ldrb	r3, [r3, #25]
 8003c92:	2b01      	cmp	r3, #1
 8003c94:	d108      	bne.n	8003ca8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	e007      	b.n	8003cb8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cb6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	7e9b      	ldrb	r3, [r3, #26]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d108      	bne.n	8003cd2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f042 0220 	orr.w	r2, r2, #32
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	e007      	b.n	8003ce2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f022 0220 	bic.w	r2, r2, #32
 8003ce0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	7edb      	ldrb	r3, [r3, #27]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d108      	bne.n	8003cfc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0210 	bic.w	r2, r2, #16
 8003cf8:	601a      	str	r2, [r3, #0]
 8003cfa:	e007      	b.n	8003d0c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0210 	orr.w	r2, r2, #16
 8003d0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	7f1b      	ldrb	r3, [r3, #28]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d108      	bne.n	8003d26 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681a      	ldr	r2, [r3, #0]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f042 0208 	orr.w	r2, r2, #8
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e007      	b.n	8003d36 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f022 0208 	bic.w	r2, r2, #8
 8003d34:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	7f5b      	ldrb	r3, [r3, #29]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d108      	bne.n	8003d50 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0204 	orr.w	r2, r2, #4
 8003d4c:	601a      	str	r2, [r3, #0]
 8003d4e:	e007      	b.n	8003d60 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0204 	bic.w	r2, r2, #4
 8003d5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	689a      	ldr	r2, [r3, #8]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	691b      	ldr	r3, [r3, #16]
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	695b      	ldr	r3, [r3, #20]
 8003d74:	ea42 0103 	orr.w	r1, r2, r3
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	1e5a      	subs	r2, r3, #1
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	430a      	orrs	r2, r1
 8003d84:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3710      	adds	r7, #16
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
	...

08003da0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b087      	sub	sp, #28
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003db6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003db8:	7cfb      	ldrb	r3, [r7, #19]
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d003      	beq.n	8003dc6 <HAL_CAN_ConfigFilter+0x26>
 8003dbe:	7cfb      	ldrb	r3, [r7, #19]
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	f040 80be 	bne.w	8003f42 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003dc6:	4b65      	ldr	r3, [pc, #404]	@ (8003f5c <HAL_CAN_ConfigFilter+0x1bc>)
 8003dc8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003dd0:	f043 0201 	orr.w	r2, r3, #1
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003de0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df4:	021b      	lsls	r3, r3, #8
 8003df6:	431a      	orrs	r2, r3
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 031f 	and.w	r3, r3, #31
 8003e06:	2201      	movs	r2, #1
 8003e08:	fa02 f303 	lsl.w	r3, r2, r3
 8003e0c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	43db      	mvns	r3, r3
 8003e18:	401a      	ands	r2, r3
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d123      	bne.n	8003e70 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	43db      	mvns	r3, r3
 8003e32:	401a      	ands	r2, r3
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003e4a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	3248      	adds	r2, #72	@ 0x48
 8003e50:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003e64:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003e66:	6979      	ldr	r1, [r7, #20]
 8003e68:	3348      	adds	r3, #72	@ 0x48
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	440b      	add	r3, r1
 8003e6e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003e70:	683b      	ldr	r3, [r7, #0]
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d122      	bne.n	8003ebe <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	431a      	orrs	r2, r3
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003e98:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	3248      	adds	r2, #72	@ 0x48
 8003e9e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003eb2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003eb4:	6979      	ldr	r1, [r7, #20]
 8003eb6:	3348      	adds	r3, #72	@ 0x48
 8003eb8:	00db      	lsls	r3, r3, #3
 8003eba:	440b      	add	r3, r1
 8003ebc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d109      	bne.n	8003eda <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	43db      	mvns	r3, r3
 8003ed0:	401a      	ands	r2, r3
 8003ed2:	697b      	ldr	r3, [r7, #20]
 8003ed4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003ed8:	e007      	b.n	8003eea <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	431a      	orrs	r2, r3
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	43db      	mvns	r3, r3
 8003efc:	401a      	ands	r2, r3
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003f04:	e007      	b.n	8003f16 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d107      	bne.n	8003f2e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003f34:	f023 0201 	bic.w	r2, r3, #1
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e006      	b.n	8003f50 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f46:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003f4e:	2301      	movs	r3, #1
  }
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	371c      	adds	r7, #28
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	40006400 	.word	0x40006400

08003f60 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d12e      	bne.n	8003fd2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2202      	movs	r2, #2
 8003f78:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f022 0201 	bic.w	r2, r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003f8c:	f7ff f9dc 	bl	8003348 <HAL_GetTick>
 8003f90:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003f92:	e012      	b.n	8003fba <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f94:	f7ff f9d8 	bl	8003348 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b0a      	cmp	r3, #10
 8003fa0:	d90b      	bls.n	8003fba <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	2205      	movs	r2, #5
 8003fb2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e012      	b.n	8003fe0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1e5      	bne.n	8003f94 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	e006      	b.n	8003fe0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
  }
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b089      	sub	sp, #36	@ 0x24
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	60b9      	str	r1, [r7, #8]
 8003ff2:	607a      	str	r2, [r7, #4]
 8003ff4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ffc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004006:	7ffb      	ldrb	r3, [r7, #31]
 8004008:	2b01      	cmp	r3, #1
 800400a:	d003      	beq.n	8004014 <HAL_CAN_AddTxMessage+0x2c>
 800400c:	7ffb      	ldrb	r3, [r7, #31]
 800400e:	2b02      	cmp	r3, #2
 8004010:	f040 80ad 	bne.w	800416e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10a      	bne.n	8004034 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004024:	2b00      	cmp	r3, #0
 8004026:	d105      	bne.n	8004034 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8004028:	69bb      	ldr	r3, [r7, #24]
 800402a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 8095 	beq.w	800415e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	0e1b      	lsrs	r3, r3, #24
 8004038:	f003 0303 	and.w	r3, r3, #3
 800403c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800403e:	2201      	movs	r2, #1
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	409a      	lsls	r2, r3
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d10d      	bne.n	800406c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004056:	68bb      	ldr	r3, [r7, #8]
 8004058:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800405a:	68f9      	ldr	r1, [r7, #12]
 800405c:	6809      	ldr	r1, [r1, #0]
 800405e:	431a      	orrs	r2, r3
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	3318      	adds	r3, #24
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	440b      	add	r3, r1
 8004068:	601a      	str	r2, [r3, #0]
 800406a:	e00f      	b.n	800408c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004076:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800407c:	68f9      	ldr	r1, [r7, #12]
 800407e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004080:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	3318      	adds	r3, #24
 8004086:	011b      	lsls	r3, r3, #4
 8004088:	440b      	add	r3, r1
 800408a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	6819      	ldr	r1, [r3, #0]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	691a      	ldr	r2, [r3, #16]
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	3318      	adds	r3, #24
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	440b      	add	r3, r1
 800409c:	3304      	adds	r3, #4
 800409e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	7d1b      	ldrb	r3, [r3, #20]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d111      	bne.n	80040cc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	3318      	adds	r3, #24
 80040b0:	011b      	lsls	r3, r3, #4
 80040b2:	4413      	add	r3, r2
 80040b4:	3304      	adds	r3, #4
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68fa      	ldr	r2, [r7, #12]
 80040ba:	6811      	ldr	r1, [r2, #0]
 80040bc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	3318      	adds	r3, #24
 80040c4:	011b      	lsls	r3, r3, #4
 80040c6:	440b      	add	r3, r1
 80040c8:	3304      	adds	r3, #4
 80040ca:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3307      	adds	r3, #7
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	061a      	lsls	r2, r3, #24
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3306      	adds	r3, #6
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	041b      	lsls	r3, r3, #16
 80040dc:	431a      	orrs	r2, r3
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	3305      	adds	r3, #5
 80040e2:	781b      	ldrb	r3, [r3, #0]
 80040e4:	021b      	lsls	r3, r3, #8
 80040e6:	4313      	orrs	r3, r2
 80040e8:	687a      	ldr	r2, [r7, #4]
 80040ea:	3204      	adds	r2, #4
 80040ec:	7812      	ldrb	r2, [r2, #0]
 80040ee:	4610      	mov	r0, r2
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	6811      	ldr	r1, [r2, #0]
 80040f4:	ea43 0200 	orr.w	r2, r3, r0
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	011b      	lsls	r3, r3, #4
 80040fc:	440b      	add	r3, r1
 80040fe:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004102:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3303      	adds	r3, #3
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	061a      	lsls	r2, r3, #24
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	3302      	adds	r3, #2
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	041b      	lsls	r3, r3, #16
 8004114:	431a      	orrs	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3301      	adds	r3, #1
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	021b      	lsls	r3, r3, #8
 800411e:	4313      	orrs	r3, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	7812      	ldrb	r2, [r2, #0]
 8004124:	4610      	mov	r0, r2
 8004126:	68fa      	ldr	r2, [r7, #12]
 8004128:	6811      	ldr	r1, [r2, #0]
 800412a:	ea43 0200 	orr.w	r2, r3, r0
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	011b      	lsls	r3, r3, #4
 8004132:	440b      	add	r3, r1
 8004134:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004138:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681a      	ldr	r2, [r3, #0]
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	3318      	adds	r3, #24
 8004142:	011b      	lsls	r3, r3, #4
 8004144:	4413      	add	r3, r2
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	6811      	ldr	r1, [r2, #0]
 800414c:	f043 0201 	orr.w	r2, r3, #1
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	3318      	adds	r3, #24
 8004154:	011b      	lsls	r3, r3, #4
 8004156:	440b      	add	r3, r1
 8004158:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	e00e      	b.n	800417c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004162:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e006      	b.n	800417c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004172:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
  }
}
 800417c:	4618      	mov	r0, r3
 800417e:	3724      	adds	r7, #36	@ 0x24
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3020 	ldrb.w	r3, [r3, #32]
 800419a:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800419c:	7afb      	ldrb	r3, [r7, #11]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d002      	beq.n	80041a8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80041a2:	7afb      	ldrb	r3, [r7, #11]
 80041a4:	2b02      	cmp	r3, #2
 80041a6:	d11d      	bne.n	80041e4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d002      	beq.n	80041bc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	3301      	adds	r3, #1
 80041ba:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	3301      	adds	r3, #1
 80041ce:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d002      	beq.n	80041e4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	3301      	adds	r3, #1
 80041e2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80041e4:	68fb      	ldr	r3, [r7, #12]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3714      	adds	r7, #20
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr

080041f2 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80041f2:	b580      	push	{r7, lr}
 80041f4:	b08a      	sub	sp, #40	@ 0x28
 80041f6:	af00      	add	r7, sp, #0
 80041f8:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80041fa:	2300      	movs	r3, #0
 80041fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	695b      	ldr	r3, [r3, #20]
 8004204:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	691b      	ldr	r3, [r3, #16]
 8004224:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800422e:	6a3b      	ldr	r3, [r7, #32]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b00      	cmp	r3, #0
 8004236:	d07c      	beq.n	8004332 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d023      	beq.n	800428a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2201      	movs	r2, #1
 8004248:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800424a:	69bb      	ldr	r3, [r7, #24]
 800424c:	f003 0302 	and.w	r3, r3, #2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d003      	beq.n	800425c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	f000 f983 	bl	8004560 <HAL_CAN_TxMailbox0CompleteCallback>
 800425a:	e016      	b.n	800428a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	f003 0304 	and.w	r3, r3, #4
 8004262:	2b00      	cmp	r3, #0
 8004264:	d004      	beq.n	8004270 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004268:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800426c:	627b      	str	r3, [r7, #36]	@ 0x24
 800426e:	e00c      	b.n	800428a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	f003 0308 	and.w	r3, r3, #8
 8004276:	2b00      	cmp	r3, #0
 8004278:	d004      	beq.n	8004284 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800427a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800427c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004280:	627b      	str	r3, [r7, #36]	@ 0x24
 8004282:	e002      	b.n	800428a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f989 	bl	800459c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800428a:	69bb      	ldr	r3, [r7, #24]
 800428c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004290:	2b00      	cmp	r3, #0
 8004292:	d024      	beq.n	80042de <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800429c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800429e:	69bb      	ldr	r3, [r7, #24]
 80042a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d003      	beq.n	80042b0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 f963 	bl	8004574 <HAL_CAN_TxMailbox1CompleteCallback>
 80042ae:	e016      	b.n	80042de <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d004      	beq.n	80042c4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80042ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042bc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80042c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80042c2:	e00c      	b.n	80042de <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d004      	beq.n	80042d8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80042ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80042d6:	e002      	b.n	80042de <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f969 	bl	80045b0 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d024      	beq.n	8004332 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80042f0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80042f2:	69bb      	ldr	r3, [r7, #24]
 80042f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d003      	beq.n	8004304 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 f943 	bl	8004588 <HAL_CAN_TxMailbox2CompleteCallback>
 8004302:	e016      	b.n	8004332 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d004      	beq.n	8004318 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800430e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004310:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004314:	627b      	str	r3, [r7, #36]	@ 0x24
 8004316:	e00c      	b.n	8004332 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8004318:	69bb      	ldr	r3, [r7, #24]
 800431a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d004      	beq.n	800432c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004324:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004328:	627b      	str	r3, [r7, #36]	@ 0x24
 800432a:	e002      	b.n	8004332 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f949 	bl	80045c4 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	f003 0308 	and.w	r3, r3, #8
 8004338:	2b00      	cmp	r3, #0
 800433a:	d00c      	beq.n	8004356 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800433c:	697b      	ldr	r3, [r7, #20]
 800433e:	f003 0310 	and.w	r3, r3, #16
 8004342:	2b00      	cmp	r3, #0
 8004344:	d007      	beq.n	8004356 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004348:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2210      	movs	r2, #16
 8004354:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	f003 0304 	and.w	r3, r3, #4
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00b      	beq.n	8004378 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004360:	697b      	ldr	r3, [r7, #20]
 8004362:	f003 0308 	and.w	r3, r3, #8
 8004366:	2b00      	cmp	r3, #0
 8004368:	d006      	beq.n	8004378 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	2208      	movs	r2, #8
 8004370:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 f93a 	bl	80045ec <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004378:	6a3b      	ldr	r3, [r7, #32]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d009      	beq.n	8004396 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	f003 0303 	and.w	r3, r3, #3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f921 	bl	80045d8 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004396:	6a3b      	ldr	r3, [r7, #32]
 8004398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00c      	beq.n	80043ba <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f003 0310 	and.w	r3, r3, #16
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d007      	beq.n	80043ba <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80043aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043b0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2210      	movs	r2, #16
 80043b8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80043ba:	6a3b      	ldr	r3, [r7, #32]
 80043bc:	f003 0320 	and.w	r3, r3, #32
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00b      	beq.n	80043dc <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d006      	beq.n	80043dc <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	2208      	movs	r2, #8
 80043d4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 f91c 	bl	8004614 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80043dc:	6a3b      	ldr	r3, [r7, #32]
 80043de:	f003 0310 	and.w	r3, r3, #16
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d009      	beq.n	80043fa <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	691b      	ldr	r3, [r3, #16]
 80043ec:	f003 0303 	and.w	r3, r3, #3
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f000 f903 	bl	8004600 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00b      	beq.n	800441c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8004404:	69fb      	ldr	r3, [r7, #28]
 8004406:	f003 0310 	and.w	r3, r3, #16
 800440a:	2b00      	cmp	r3, #0
 800440c:	d006      	beq.n	800441c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2210      	movs	r2, #16
 8004414:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 f906 	bl	8004628 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800441c:	6a3b      	ldr	r3, [r7, #32]
 800441e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d00b      	beq.n	800443e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	f003 0308 	and.w	r3, r3, #8
 800442c:	2b00      	cmp	r3, #0
 800442e:	d006      	beq.n	800443e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2208      	movs	r2, #8
 8004436:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 f8ff 	bl	800463c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d07b      	beq.n	8004540 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004448:	69fb      	ldr	r3, [r7, #28]
 800444a:	f003 0304 	and.w	r3, r3, #4
 800444e:	2b00      	cmp	r3, #0
 8004450:	d072      	beq.n	8004538 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004452:	6a3b      	ldr	r3, [r7, #32]
 8004454:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004458:	2b00      	cmp	r3, #0
 800445a:	d008      	beq.n	800446e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004462:	2b00      	cmp	r3, #0
 8004464:	d003      	beq.n	800446e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004468:	f043 0301 	orr.w	r3, r3, #1
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800446e:	6a3b      	ldr	r3, [r7, #32]
 8004470:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004474:	2b00      	cmp	r3, #0
 8004476:	d008      	beq.n	800448a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800447e:	2b00      	cmp	r3, #0
 8004480:	d003      	beq.n	800448a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004484:	f043 0302 	orr.w	r3, r3, #2
 8004488:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800448a:	6a3b      	ldr	r3, [r7, #32]
 800448c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004490:	2b00      	cmp	r3, #0
 8004492:	d008      	beq.n	80044a6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800449a:	2b00      	cmp	r3, #0
 800449c:	d003      	beq.n	80044a6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800449e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a0:	f043 0304 	orr.w	r3, r3, #4
 80044a4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80044a6:	6a3b      	ldr	r3, [r7, #32]
 80044a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d043      	beq.n	8004538 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d03e      	beq.n	8004538 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044c0:	2b60      	cmp	r3, #96	@ 0x60
 80044c2:	d02b      	beq.n	800451c <HAL_CAN_IRQHandler+0x32a>
 80044c4:	2b60      	cmp	r3, #96	@ 0x60
 80044c6:	d82e      	bhi.n	8004526 <HAL_CAN_IRQHandler+0x334>
 80044c8:	2b50      	cmp	r3, #80	@ 0x50
 80044ca:	d022      	beq.n	8004512 <HAL_CAN_IRQHandler+0x320>
 80044cc:	2b50      	cmp	r3, #80	@ 0x50
 80044ce:	d82a      	bhi.n	8004526 <HAL_CAN_IRQHandler+0x334>
 80044d0:	2b40      	cmp	r3, #64	@ 0x40
 80044d2:	d019      	beq.n	8004508 <HAL_CAN_IRQHandler+0x316>
 80044d4:	2b40      	cmp	r3, #64	@ 0x40
 80044d6:	d826      	bhi.n	8004526 <HAL_CAN_IRQHandler+0x334>
 80044d8:	2b30      	cmp	r3, #48	@ 0x30
 80044da:	d010      	beq.n	80044fe <HAL_CAN_IRQHandler+0x30c>
 80044dc:	2b30      	cmp	r3, #48	@ 0x30
 80044de:	d822      	bhi.n	8004526 <HAL_CAN_IRQHandler+0x334>
 80044e0:	2b10      	cmp	r3, #16
 80044e2:	d002      	beq.n	80044ea <HAL_CAN_IRQHandler+0x2f8>
 80044e4:	2b20      	cmp	r3, #32
 80044e6:	d005      	beq.n	80044f4 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80044e8:	e01d      	b.n	8004526 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	f043 0308 	orr.w	r3, r3, #8
 80044f0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044f2:	e019      	b.n	8004528 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80044f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f6:	f043 0310 	orr.w	r3, r3, #16
 80044fa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80044fc:	e014      	b.n	8004528 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80044fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004500:	f043 0320 	orr.w	r3, r3, #32
 8004504:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004506:	e00f      	b.n	8004528 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800450a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800450e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004510:	e00a      	b.n	8004528 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800451a:	e005      	b.n	8004528 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 800451c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004522:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004524:	e000      	b.n	8004528 <HAL_CAN_IRQHandler+0x336>
            break;
 8004526:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	699a      	ldr	r2, [r3, #24]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004536:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2204      	movs	r2, #4
 800453e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004542:	2b00      	cmp	r3, #0
 8004544:	d008      	beq.n	8004558 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800454a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800454c:	431a      	orrs	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 f87c 	bl	8004650 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004558:	bf00      	nop
 800455a:	3728      	adds	r7, #40	@ 0x28
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004568:	bf00      	nop
 800456a:	370c      	adds	r7, #12
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr

08004574 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459a:	4770      	bx	lr

0800459c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004630:	bf00      	nop
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004644:	bf00      	nop
 8004646:	370c      	adds	r7, #12
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004650:	b480      	push	{r7}
 8004652:	b083      	sub	sp, #12
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	f003 0307 	and.w	r3, r3, #7
 8004672:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004674:	4b0c      	ldr	r3, [pc, #48]	@ (80046a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004680:	4013      	ands	r3, r2
 8004682:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800468c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004694:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004696:	4a04      	ldr	r2, [pc, #16]	@ (80046a8 <__NVIC_SetPriorityGrouping+0x44>)
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	60d3      	str	r3, [r2, #12]
}
 800469c:	bf00      	nop
 800469e:	3714      	adds	r7, #20
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	e000ed00 	.word	0xe000ed00

080046ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046b0:	4b04      	ldr	r3, [pc, #16]	@ (80046c4 <__NVIC_GetPriorityGrouping+0x18>)
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	0a1b      	lsrs	r3, r3, #8
 80046b6:	f003 0307 	and.w	r3, r3, #7
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	e000ed00 	.word	0xe000ed00

080046c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	4603      	mov	r3, r0
 80046d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	db0b      	blt.n	80046f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	f003 021f 	and.w	r2, r3, #31
 80046e0:	4907      	ldr	r1, [pc, #28]	@ (8004700 <__NVIC_EnableIRQ+0x38>)
 80046e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046e6:	095b      	lsrs	r3, r3, #5
 80046e8:	2001      	movs	r0, #1
 80046ea:	fa00 f202 	lsl.w	r2, r0, r2
 80046ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80046f2:	bf00      	nop
 80046f4:	370c      	adds	r7, #12
 80046f6:	46bd      	mov	sp, r7
 80046f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	e000e100 	.word	0xe000e100

08004704 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	4603      	mov	r3, r0
 800470c:	6039      	str	r1, [r7, #0]
 800470e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004714:	2b00      	cmp	r3, #0
 8004716:	db0a      	blt.n	800472e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	b2da      	uxtb	r2, r3
 800471c:	490c      	ldr	r1, [pc, #48]	@ (8004750 <__NVIC_SetPriority+0x4c>)
 800471e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004722:	0112      	lsls	r2, r2, #4
 8004724:	b2d2      	uxtb	r2, r2
 8004726:	440b      	add	r3, r1
 8004728:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800472c:	e00a      	b.n	8004744 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	b2da      	uxtb	r2, r3
 8004732:	4908      	ldr	r1, [pc, #32]	@ (8004754 <__NVIC_SetPriority+0x50>)
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	3b04      	subs	r3, #4
 800473c:	0112      	lsls	r2, r2, #4
 800473e:	b2d2      	uxtb	r2, r2
 8004740:	440b      	add	r3, r1
 8004742:	761a      	strb	r2, [r3, #24]
}
 8004744:	bf00      	nop
 8004746:	370c      	adds	r7, #12
 8004748:	46bd      	mov	sp, r7
 800474a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474e:	4770      	bx	lr
 8004750:	e000e100 	.word	0xe000e100
 8004754:	e000ed00 	.word	0xe000ed00

08004758 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004758:	b480      	push	{r7}
 800475a:	b089      	sub	sp, #36	@ 0x24
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f003 0307 	and.w	r3, r3, #7
 800476a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	f1c3 0307 	rsb	r3, r3, #7
 8004772:	2b04      	cmp	r3, #4
 8004774:	bf28      	it	cs
 8004776:	2304      	movcs	r3, #4
 8004778:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800477a:	69fb      	ldr	r3, [r7, #28]
 800477c:	3304      	adds	r3, #4
 800477e:	2b06      	cmp	r3, #6
 8004780:	d902      	bls.n	8004788 <NVIC_EncodePriority+0x30>
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	3b03      	subs	r3, #3
 8004786:	e000      	b.n	800478a <NVIC_EncodePriority+0x32>
 8004788:	2300      	movs	r3, #0
 800478a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800478c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	fa02 f303 	lsl.w	r3, r2, r3
 8004796:	43da      	mvns	r2, r3
 8004798:	68bb      	ldr	r3, [r7, #8]
 800479a:	401a      	ands	r2, r3
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047a0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	fa01 f303 	lsl.w	r3, r1, r3
 80047aa:	43d9      	mvns	r1, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047b0:	4313      	orrs	r3, r2
         );
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3724      	adds	r7, #36	@ 0x24
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr

080047be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b082      	sub	sp, #8
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f7ff ff4c 	bl	8004664 <__NVIC_SetPriorityGrouping>
}
 80047cc:	bf00      	nop
 80047ce:	3708      	adds	r7, #8
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}

080047d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	4603      	mov	r3, r0
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
 80047e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80047e6:	f7ff ff61 	bl	80046ac <__NVIC_GetPriorityGrouping>
 80047ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	68b9      	ldr	r1, [r7, #8]
 80047f0:	6978      	ldr	r0, [r7, #20]
 80047f2:	f7ff ffb1 	bl	8004758 <NVIC_EncodePriority>
 80047f6:	4602      	mov	r2, r0
 80047f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047fc:	4611      	mov	r1, r2
 80047fe:	4618      	mov	r0, r3
 8004800:	f7ff ff80 	bl	8004704 <__NVIC_SetPriority>
}
 8004804:	bf00      	nop
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}

0800480c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481a:	4618      	mov	r0, r3
 800481c:	f7ff ff54 	bl	80046c8 <__NVIC_EnableIRQ>
}
 8004820:	bf00      	nop
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}

08004828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004828:	b480      	push	{r7}
 800482a:	b089      	sub	sp, #36	@ 0x24
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004832:	2300      	movs	r3, #0
 8004834:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004836:	2300      	movs	r3, #0
 8004838:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800483a:	2300      	movs	r3, #0
 800483c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800483e:	2300      	movs	r3, #0
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	e16b      	b.n	8004b1c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004844:	2201      	movs	r2, #1
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	fa02 f303 	lsl.w	r3, r2, r3
 800484c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	697a      	ldr	r2, [r7, #20]
 8004854:	4013      	ands	r3, r2
 8004856:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	429a      	cmp	r2, r3
 800485e:	f040 815a 	bne.w	8004b16 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	2b01      	cmp	r3, #1
 800486c:	d005      	beq.n	800487a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004876:	2b02      	cmp	r3, #2
 8004878:	d130      	bne.n	80048dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	2203      	movs	r2, #3
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68da      	ldr	r2, [r3, #12]
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	005b      	lsls	r3, r3, #1
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	69ba      	ldr	r2, [r7, #24]
 80048a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048b0:	2201      	movs	r2, #1
 80048b2:	69fb      	ldr	r3, [r7, #28]
 80048b4:	fa02 f303 	lsl.w	r3, r2, r3
 80048b8:	43db      	mvns	r3, r3
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	4013      	ands	r3, r2
 80048be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	091b      	lsrs	r3, r3, #4
 80048c6:	f003 0201 	and.w	r2, r3, #1
 80048ca:	69fb      	ldr	r3, [r7, #28]
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	4313      	orrs	r3, r2
 80048d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	69ba      	ldr	r2, [r7, #24]
 80048da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f003 0303 	and.w	r3, r3, #3
 80048e4:	2b03      	cmp	r3, #3
 80048e6:	d017      	beq.n	8004918 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80048ee:	69fb      	ldr	r3, [r7, #28]
 80048f0:	005b      	lsls	r3, r3, #1
 80048f2:	2203      	movs	r2, #3
 80048f4:	fa02 f303 	lsl.w	r3, r2, r3
 80048f8:	43db      	mvns	r3, r3
 80048fa:	69ba      	ldr	r2, [r7, #24]
 80048fc:	4013      	ands	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	005b      	lsls	r3, r3, #1
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	4313      	orrs	r3, r2
 8004910:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	69ba      	ldr	r2, [r7, #24]
 8004916:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f003 0303 	and.w	r3, r3, #3
 8004920:	2b02      	cmp	r3, #2
 8004922:	d123      	bne.n	800496c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004924:	69fb      	ldr	r3, [r7, #28]
 8004926:	08da      	lsrs	r2, r3, #3
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3208      	adds	r2, #8
 800492c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004930:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	f003 0307 	and.w	r3, r3, #7
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	220f      	movs	r2, #15
 800493c:	fa02 f303 	lsl.w	r3, r2, r3
 8004940:	43db      	mvns	r3, r3
 8004942:	69ba      	ldr	r2, [r7, #24]
 8004944:	4013      	ands	r3, r2
 8004946:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	691a      	ldr	r2, [r3, #16]
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f003 0307 	and.w	r3, r3, #7
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	fa02 f303 	lsl.w	r3, r2, r3
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	4313      	orrs	r3, r2
 800495c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	08da      	lsrs	r2, r3, #3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3208      	adds	r2, #8
 8004966:	69b9      	ldr	r1, [r7, #24]
 8004968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	005b      	lsls	r3, r3, #1
 8004976:	2203      	movs	r2, #3
 8004978:	fa02 f303 	lsl.w	r3, r2, r3
 800497c:	43db      	mvns	r3, r3
 800497e:	69ba      	ldr	r2, [r7, #24]
 8004980:	4013      	ands	r3, r2
 8004982:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 0203 	and.w	r2, r3, #3
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	005b      	lsls	r3, r3, #1
 8004990:	fa02 f303 	lsl.w	r3, r2, r3
 8004994:	69ba      	ldr	r2, [r7, #24]
 8004996:	4313      	orrs	r3, r2
 8004998:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f000 80b4 	beq.w	8004b16 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049ae:	2300      	movs	r3, #0
 80049b0:	60fb      	str	r3, [r7, #12]
 80049b2:	4b60      	ldr	r3, [pc, #384]	@ (8004b34 <HAL_GPIO_Init+0x30c>)
 80049b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049b6:	4a5f      	ldr	r2, [pc, #380]	@ (8004b34 <HAL_GPIO_Init+0x30c>)
 80049b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80049be:	4b5d      	ldr	r3, [pc, #372]	@ (8004b34 <HAL_GPIO_Init+0x30c>)
 80049c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049c6:	60fb      	str	r3, [r7, #12]
 80049c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049ca:	4a5b      	ldr	r2, [pc, #364]	@ (8004b38 <HAL_GPIO_Init+0x310>)
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	089b      	lsrs	r3, r3, #2
 80049d0:	3302      	adds	r3, #2
 80049d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	f003 0303 	and.w	r3, r3, #3
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	220f      	movs	r2, #15
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	43db      	mvns	r3, r3
 80049e8:	69ba      	ldr	r2, [r7, #24]
 80049ea:	4013      	ands	r3, r2
 80049ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a52      	ldr	r2, [pc, #328]	@ (8004b3c <HAL_GPIO_Init+0x314>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d02b      	beq.n	8004a4e <HAL_GPIO_Init+0x226>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a51      	ldr	r2, [pc, #324]	@ (8004b40 <HAL_GPIO_Init+0x318>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d025      	beq.n	8004a4a <HAL_GPIO_Init+0x222>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a50      	ldr	r2, [pc, #320]	@ (8004b44 <HAL_GPIO_Init+0x31c>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d01f      	beq.n	8004a46 <HAL_GPIO_Init+0x21e>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a4f      	ldr	r2, [pc, #316]	@ (8004b48 <HAL_GPIO_Init+0x320>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d019      	beq.n	8004a42 <HAL_GPIO_Init+0x21a>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a4e      	ldr	r2, [pc, #312]	@ (8004b4c <HAL_GPIO_Init+0x324>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d013      	beq.n	8004a3e <HAL_GPIO_Init+0x216>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a4d      	ldr	r2, [pc, #308]	@ (8004b50 <HAL_GPIO_Init+0x328>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d00d      	beq.n	8004a3a <HAL_GPIO_Init+0x212>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	4a4c      	ldr	r2, [pc, #304]	@ (8004b54 <HAL_GPIO_Init+0x32c>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d007      	beq.n	8004a36 <HAL_GPIO_Init+0x20e>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	4a4b      	ldr	r2, [pc, #300]	@ (8004b58 <HAL_GPIO_Init+0x330>)
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d101      	bne.n	8004a32 <HAL_GPIO_Init+0x20a>
 8004a2e:	2307      	movs	r3, #7
 8004a30:	e00e      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a32:	2308      	movs	r3, #8
 8004a34:	e00c      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a36:	2306      	movs	r3, #6
 8004a38:	e00a      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a3a:	2305      	movs	r3, #5
 8004a3c:	e008      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a3e:	2304      	movs	r3, #4
 8004a40:	e006      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a42:	2303      	movs	r3, #3
 8004a44:	e004      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a46:	2302      	movs	r3, #2
 8004a48:	e002      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e000      	b.n	8004a50 <HAL_GPIO_Init+0x228>
 8004a4e:	2300      	movs	r3, #0
 8004a50:	69fa      	ldr	r2, [r7, #28]
 8004a52:	f002 0203 	and.w	r2, r2, #3
 8004a56:	0092      	lsls	r2, r2, #2
 8004a58:	4093      	lsls	r3, r2
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a60:	4935      	ldr	r1, [pc, #212]	@ (8004b38 <HAL_GPIO_Init+0x310>)
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	089b      	lsrs	r3, r3, #2
 8004a66:	3302      	adds	r3, #2
 8004a68:	69ba      	ldr	r2, [r7, #24]
 8004a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a6e:	4b3b      	ldr	r3, [pc, #236]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	43db      	mvns	r3, r3
 8004a78:	69ba      	ldr	r2, [r7, #24]
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d003      	beq.n	8004a92 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004a8a:	69ba      	ldr	r2, [r7, #24]
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004a92:	4a32      	ldr	r2, [pc, #200]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004a98:	4b30      	ldr	r3, [pc, #192]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	43db      	mvns	r3, r3
 8004aa2:	69ba      	ldr	r2, [r7, #24]
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d003      	beq.n	8004abc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004abc:	4a27      	ldr	r2, [pc, #156]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ac2:	4b26      	ldr	r3, [pc, #152]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	43db      	mvns	r3, r3
 8004acc:	69ba      	ldr	r2, [r7, #24]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d003      	beq.n	8004ae6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004ade:	69ba      	ldr	r2, [r7, #24]
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004ae6:	4a1d      	ldr	r2, [pc, #116]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004aec:	4b1b      	ldr	r3, [pc, #108]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	43db      	mvns	r3, r3
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	4013      	ands	r3, r2
 8004afa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d003      	beq.n	8004b10 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004b08:	69ba      	ldr	r2, [r7, #24]
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b10:	4a12      	ldr	r2, [pc, #72]	@ (8004b5c <HAL_GPIO_Init+0x334>)
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	3301      	adds	r3, #1
 8004b1a:	61fb      	str	r3, [r7, #28]
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	2b0f      	cmp	r3, #15
 8004b20:	f67f ae90 	bls.w	8004844 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b24:	bf00      	nop
 8004b26:	bf00      	nop
 8004b28:	3724      	adds	r7, #36	@ 0x24
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b30:	4770      	bx	lr
 8004b32:	bf00      	nop
 8004b34:	40023800 	.word	0x40023800
 8004b38:	40013800 	.word	0x40013800
 8004b3c:	40020000 	.word	0x40020000
 8004b40:	40020400 	.word	0x40020400
 8004b44:	40020800 	.word	0x40020800
 8004b48:	40020c00 	.word	0x40020c00
 8004b4c:	40021000 	.word	0x40021000
 8004b50:	40021400 	.word	0x40021400
 8004b54:	40021800 	.word	0x40021800
 8004b58:	40021c00 	.word	0x40021c00
 8004b5c:	40013c00 	.word	0x40013c00

08004b60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b083      	sub	sp, #12
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	460b      	mov	r3, r1
 8004b6a:	807b      	strh	r3, [r7, #2]
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004b70:	787b      	ldrb	r3, [r7, #1]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d003      	beq.n	8004b7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b76:	887a      	ldrh	r2, [r7, #2]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004b7c:	e003      	b.n	8004b86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004b7e:	887b      	ldrh	r3, [r7, #2]
 8004b80:	041a      	lsls	r2, r3, #16
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	619a      	str	r2, [r3, #24]
}
 8004b86:	bf00      	nop
 8004b88:	370c      	adds	r7, #12
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b90:	4770      	bx	lr

08004b92 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b085      	sub	sp, #20
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004ba4:	887a      	ldrh	r2, [r7, #2]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4013      	ands	r3, r2
 8004baa:	041a      	lsls	r2, r3, #16
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	43d9      	mvns	r1, r3
 8004bb0:	887b      	ldrh	r3, [r7, #2]
 8004bb2:	400b      	ands	r3, r1
 8004bb4:	431a      	orrs	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	619a      	str	r2, [r3, #24]
}
 8004bba:	bf00      	nop
 8004bbc:	3714      	adds	r7, #20
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc4:	4770      	bx	lr
	...

08004bc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e12b      	b.n	8004e32 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d106      	bne.n	8004bf4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7fe f986 	bl	8002f00 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2224      	movs	r2, #36	@ 0x24
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f022 0201 	bic.w	r2, r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c1a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c2a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c2c:	f000 fd80 	bl	8005730 <HAL_RCC_GetPCLK1Freq>
 8004c30:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	4a81      	ldr	r2, [pc, #516]	@ (8004e3c <HAL_I2C_Init+0x274>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d807      	bhi.n	8004c4c <HAL_I2C_Init+0x84>
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	4a80      	ldr	r2, [pc, #512]	@ (8004e40 <HAL_I2C_Init+0x278>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	bf94      	ite	ls
 8004c44:	2301      	movls	r3, #1
 8004c46:	2300      	movhi	r3, #0
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	e006      	b.n	8004c5a <HAL_I2C_Init+0x92>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	4a7d      	ldr	r2, [pc, #500]	@ (8004e44 <HAL_I2C_Init+0x27c>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	bf94      	ite	ls
 8004c54:	2301      	movls	r3, #1
 8004c56:	2300      	movhi	r3, #0
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d001      	beq.n	8004c62 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e0e7      	b.n	8004e32 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	4a78      	ldr	r2, [pc, #480]	@ (8004e48 <HAL_I2C_Init+0x280>)
 8004c66:	fba2 2303 	umull	r2, r3, r2, r3
 8004c6a:	0c9b      	lsrs	r3, r3, #18
 8004c6c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	4a6a      	ldr	r2, [pc, #424]	@ (8004e3c <HAL_I2C_Init+0x274>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d802      	bhi.n	8004c9c <HAL_I2C_Init+0xd4>
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	e009      	b.n	8004cb0 <HAL_I2C_Init+0xe8>
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ca2:	fb02 f303 	mul.w	r3, r2, r3
 8004ca6:	4a69      	ldr	r2, [pc, #420]	@ (8004e4c <HAL_I2C_Init+0x284>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	099b      	lsrs	r3, r3, #6
 8004cae:	3301      	adds	r3, #1
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	6812      	ldr	r2, [r2, #0]
 8004cb4:	430b      	orrs	r3, r1
 8004cb6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004cc2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	495c      	ldr	r1, [pc, #368]	@ (8004e3c <HAL_I2C_Init+0x274>)
 8004ccc:	428b      	cmp	r3, r1
 8004cce:	d819      	bhi.n	8004d04 <HAL_I2C_Init+0x13c>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	1e59      	subs	r1, r3, #1
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	005b      	lsls	r3, r3, #1
 8004cda:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cde:	1c59      	adds	r1, r3, #1
 8004ce0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ce4:	400b      	ands	r3, r1
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00a      	beq.n	8004d00 <HAL_I2C_Init+0x138>
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	1e59      	subs	r1, r3, #1
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	005b      	lsls	r3, r3, #1
 8004cf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cf8:	3301      	adds	r3, #1
 8004cfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004cfe:	e051      	b.n	8004da4 <HAL_I2C_Init+0x1dc>
 8004d00:	2304      	movs	r3, #4
 8004d02:	e04f      	b.n	8004da4 <HAL_I2C_Init+0x1dc>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d111      	bne.n	8004d30 <HAL_I2C_Init+0x168>
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	1e58      	subs	r0, r3, #1
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6859      	ldr	r1, [r3, #4]
 8004d14:	460b      	mov	r3, r1
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	440b      	add	r3, r1
 8004d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d1e:	3301      	adds	r3, #1
 8004d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	bf0c      	ite	eq
 8004d28:	2301      	moveq	r3, #1
 8004d2a:	2300      	movne	r3, #0
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	e012      	b.n	8004d56 <HAL_I2C_Init+0x18e>
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	1e58      	subs	r0, r3, #1
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6859      	ldr	r1, [r3, #4]
 8004d38:	460b      	mov	r3, r1
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	440b      	add	r3, r1
 8004d3e:	0099      	lsls	r1, r3, #2
 8004d40:	440b      	add	r3, r1
 8004d42:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d46:	3301      	adds	r3, #1
 8004d48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	bf0c      	ite	eq
 8004d50:	2301      	moveq	r3, #1
 8004d52:	2300      	movne	r3, #0
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d001      	beq.n	8004d5e <HAL_I2C_Init+0x196>
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e022      	b.n	8004da4 <HAL_I2C_Init+0x1dc>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10e      	bne.n	8004d84 <HAL_I2C_Init+0x1bc>
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	1e58      	subs	r0, r3, #1
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6859      	ldr	r1, [r3, #4]
 8004d6e:	460b      	mov	r3, r1
 8004d70:	005b      	lsls	r3, r3, #1
 8004d72:	440b      	add	r3, r1
 8004d74:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d78:	3301      	adds	r3, #1
 8004d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d82:	e00f      	b.n	8004da4 <HAL_I2C_Init+0x1dc>
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	1e58      	subs	r0, r3, #1
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6859      	ldr	r1, [r3, #4]
 8004d8c:	460b      	mov	r3, r1
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	440b      	add	r3, r1
 8004d92:	0099      	lsls	r1, r3, #2
 8004d94:	440b      	add	r3, r1
 8004d96:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004da0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004da4:	6879      	ldr	r1, [r7, #4]
 8004da6:	6809      	ldr	r1, [r1, #0]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69da      	ldr	r2, [r3, #28]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004dd2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	6911      	ldr	r1, [r2, #16]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	68d2      	ldr	r2, [r2, #12]
 8004dde:	4311      	orrs	r1, r2
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6812      	ldr	r2, [r2, #0]
 8004de4:	430b      	orrs	r3, r1
 8004de6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68db      	ldr	r3, [r3, #12]
 8004dee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	695a      	ldr	r2, [r3, #20]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681a      	ldr	r2, [r3, #0]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f042 0201 	orr.w	r2, r2, #1
 8004e12:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004e30:	2300      	movs	r3, #0
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3710      	adds	r7, #16
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	000186a0 	.word	0x000186a0
 8004e40:	001e847f 	.word	0x001e847f
 8004e44:	003d08ff 	.word	0x003d08ff
 8004e48:	431bde83 	.word	0x431bde83
 8004e4c:	10624dd3 	.word	0x10624dd3

08004e50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e267      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f003 0301 	and.w	r3, r3, #1
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d075      	beq.n	8004f5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e6e:	4b88      	ldr	r3, [pc, #544]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	f003 030c 	and.w	r3, r3, #12
 8004e76:	2b04      	cmp	r3, #4
 8004e78:	d00c      	beq.n	8004e94 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e7a:	4b85      	ldr	r3, [pc, #532]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e82:	2b08      	cmp	r3, #8
 8004e84:	d112      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e86:	4b82      	ldr	r3, [pc, #520]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e88:	685b      	ldr	r3, [r3, #4]
 8004e8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e92:	d10b      	bne.n	8004eac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e94:	4b7e      	ldr	r3, [pc, #504]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d05b      	beq.n	8004f58 <HAL_RCC_OscConfig+0x108>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d157      	bne.n	8004f58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	e242      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb4:	d106      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x74>
 8004eb6:	4b76      	ldr	r3, [pc, #472]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4a75      	ldr	r2, [pc, #468]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ec0:	6013      	str	r3, [r2, #0]
 8004ec2:	e01d      	b.n	8004f00 <HAL_RCC_OscConfig+0xb0>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ecc:	d10c      	bne.n	8004ee8 <HAL_RCC_OscConfig+0x98>
 8004ece:	4b70      	ldr	r3, [pc, #448]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a6f      	ldr	r2, [pc, #444]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ed8:	6013      	str	r3, [r2, #0]
 8004eda:	4b6d      	ldr	r3, [pc, #436]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a6c      	ldr	r2, [pc, #432]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ee4:	6013      	str	r3, [r2, #0]
 8004ee6:	e00b      	b.n	8004f00 <HAL_RCC_OscConfig+0xb0>
 8004ee8:	4b69      	ldr	r3, [pc, #420]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a68      	ldr	r2, [pc, #416]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004eee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ef2:	6013      	str	r3, [r2, #0]
 8004ef4:	4b66      	ldr	r3, [pc, #408]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a65      	ldr	r2, [pc, #404]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004efa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d013      	beq.n	8004f30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f08:	f7fe fa1e 	bl	8003348 <HAL_GetTick>
 8004f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f0e:	e008      	b.n	8004f22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f10:	f7fe fa1a 	bl	8003348 <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	2b64      	cmp	r3, #100	@ 0x64
 8004f1c:	d901      	bls.n	8004f22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e207      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f22:	4b5b      	ldr	r3, [pc, #364]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d0f0      	beq.n	8004f10 <HAL_RCC_OscConfig+0xc0>
 8004f2e:	e014      	b.n	8004f5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f30:	f7fe fa0a 	bl	8003348 <HAL_GetTick>
 8004f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f36:	e008      	b.n	8004f4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f38:	f7fe fa06 	bl	8003348 <HAL_GetTick>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	2b64      	cmp	r3, #100	@ 0x64
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e1f3      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f4a:	4b51      	ldr	r3, [pc, #324]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d1f0      	bne.n	8004f38 <HAL_RCC_OscConfig+0xe8>
 8004f56:	e000      	b.n	8004f5a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d063      	beq.n	800502e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f66:	4b4a      	ldr	r3, [pc, #296]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f003 030c 	and.w	r3, r3, #12
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00b      	beq.n	8004f8a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f72:	4b47      	ldr	r3, [pc, #284]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f7a:	2b08      	cmp	r3, #8
 8004f7c:	d11c      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f7e:	4b44      	ldr	r3, [pc, #272]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f80:	685b      	ldr	r3, [r3, #4]
 8004f82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d116      	bne.n	8004fb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8a:	4b41      	ldr	r3, [pc, #260]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f003 0302 	and.w	r3, r3, #2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d005      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x152>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d001      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e1c7      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fa2:	4b3b      	ldr	r3, [pc, #236]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	4937      	ldr	r1, [pc, #220]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004fb6:	e03a      	b.n	800502e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d020      	beq.n	8005002 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004fc0:	4b34      	ldr	r3, [pc, #208]	@ (8005094 <HAL_RCC_OscConfig+0x244>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc6:	f7fe f9bf 	bl	8003348 <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004fce:	f7fe f9bb 	bl	8003348 <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e1a8      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fe0:	4b2b      	ldr	r3, [pc, #172]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0f0      	beq.n	8004fce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fec:	4b28      	ldr	r3, [pc, #160]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	00db      	lsls	r3, r3, #3
 8004ffa:	4925      	ldr	r1, [pc, #148]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	600b      	str	r3, [r1, #0]
 8005000:	e015      	b.n	800502e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005002:	4b24      	ldr	r3, [pc, #144]	@ (8005094 <HAL_RCC_OscConfig+0x244>)
 8005004:	2200      	movs	r2, #0
 8005006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005008:	f7fe f99e 	bl	8003348 <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005010:	f7fe f99a 	bl	8003348 <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e187      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005022:	4b1b      	ldr	r3, [pc, #108]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 0302 	and.w	r3, r3, #2
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1f0      	bne.n	8005010 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d036      	beq.n	80050a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	695b      	ldr	r3, [r3, #20]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d016      	beq.n	8005070 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005042:	4b15      	ldr	r3, [pc, #84]	@ (8005098 <HAL_RCC_OscConfig+0x248>)
 8005044:	2201      	movs	r2, #1
 8005046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005048:	f7fe f97e 	bl	8003348 <HAL_GetTick>
 800504c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800504e:	e008      	b.n	8005062 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005050:	f7fe f97a 	bl	8003348 <HAL_GetTick>
 8005054:	4602      	mov	r2, r0
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	2b02      	cmp	r3, #2
 800505c:	d901      	bls.n	8005062 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e167      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005062:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <HAL_RCC_OscConfig+0x240>)
 8005064:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d0f0      	beq.n	8005050 <HAL_RCC_OscConfig+0x200>
 800506e:	e01b      	b.n	80050a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005070:	4b09      	ldr	r3, [pc, #36]	@ (8005098 <HAL_RCC_OscConfig+0x248>)
 8005072:	2200      	movs	r2, #0
 8005074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005076:	f7fe f967 	bl	8003348 <HAL_GetTick>
 800507a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800507c:	e00e      	b.n	800509c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800507e:	f7fe f963 	bl	8003348 <HAL_GetTick>
 8005082:	4602      	mov	r2, r0
 8005084:	693b      	ldr	r3, [r7, #16]
 8005086:	1ad3      	subs	r3, r2, r3
 8005088:	2b02      	cmp	r3, #2
 800508a:	d907      	bls.n	800509c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800508c:	2303      	movs	r3, #3
 800508e:	e150      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
 8005090:	40023800 	.word	0x40023800
 8005094:	42470000 	.word	0x42470000
 8005098:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800509c:	4b88      	ldr	r3, [pc, #544]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800509e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80050a0:	f003 0302 	and.w	r3, r3, #2
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d1ea      	bne.n	800507e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0304 	and.w	r3, r3, #4
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	f000 8097 	beq.w	80051e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80050b6:	2300      	movs	r3, #0
 80050b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050ba:	4b81      	ldr	r3, [pc, #516]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d10f      	bne.n	80050e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050c6:	2300      	movs	r3, #0
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	4b7d      	ldr	r3, [pc, #500]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ce:	4a7c      	ldr	r2, [pc, #496]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80050d6:	4b7a      	ldr	r3, [pc, #488]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80050d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050de:	60bb      	str	r3, [r7, #8]
 80050e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050e2:	2301      	movs	r3, #1
 80050e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050e6:	4b77      	ldr	r3, [pc, #476]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d118      	bne.n	8005124 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050f2:	4b74      	ldr	r3, [pc, #464]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a73      	ldr	r2, [pc, #460]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 80050f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050fe:	f7fe f923 	bl	8003348 <HAL_GetTick>
 8005102:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005104:	e008      	b.n	8005118 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005106:	f7fe f91f 	bl	8003348 <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	1ad3      	subs	r3, r2, r3
 8005110:	2b02      	cmp	r3, #2
 8005112:	d901      	bls.n	8005118 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005114:	2303      	movs	r3, #3
 8005116:	e10c      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005118:	4b6a      	ldr	r3, [pc, #424]	@ (80052c4 <HAL_RCC_OscConfig+0x474>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0f0      	beq.n	8005106 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d106      	bne.n	800513a <HAL_RCC_OscConfig+0x2ea>
 800512c:	4b64      	ldr	r3, [pc, #400]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800512e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005130:	4a63      	ldr	r2, [pc, #396]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005132:	f043 0301 	orr.w	r3, r3, #1
 8005136:	6713      	str	r3, [r2, #112]	@ 0x70
 8005138:	e01c      	b.n	8005174 <HAL_RCC_OscConfig+0x324>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b05      	cmp	r3, #5
 8005140:	d10c      	bne.n	800515c <HAL_RCC_OscConfig+0x30c>
 8005142:	4b5f      	ldr	r3, [pc, #380]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005144:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005146:	4a5e      	ldr	r2, [pc, #376]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005148:	f043 0304 	orr.w	r3, r3, #4
 800514c:	6713      	str	r3, [r2, #112]	@ 0x70
 800514e:	4b5c      	ldr	r3, [pc, #368]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005152:	4a5b      	ldr	r2, [pc, #364]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005154:	f043 0301 	orr.w	r3, r3, #1
 8005158:	6713      	str	r3, [r2, #112]	@ 0x70
 800515a:	e00b      	b.n	8005174 <HAL_RCC_OscConfig+0x324>
 800515c:	4b58      	ldr	r3, [pc, #352]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800515e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005160:	4a57      	ldr	r2, [pc, #348]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005162:	f023 0301 	bic.w	r3, r3, #1
 8005166:	6713      	str	r3, [r2, #112]	@ 0x70
 8005168:	4b55      	ldr	r3, [pc, #340]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800516a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800516c:	4a54      	ldr	r2, [pc, #336]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800516e:	f023 0304 	bic.w	r3, r3, #4
 8005172:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d015      	beq.n	80051a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517c:	f7fe f8e4 	bl	8003348 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005182:	e00a      	b.n	800519a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fe f8e0 	bl	8003348 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e0cb      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800519a:	4b49      	ldr	r3, [pc, #292]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ee      	beq.n	8005184 <HAL_RCC_OscConfig+0x334>
 80051a6:	e014      	b.n	80051d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80051a8:	f7fe f8ce 	bl	8003348 <HAL_GetTick>
 80051ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051ae:	e00a      	b.n	80051c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051b0:	f7fe f8ca 	bl	8003348 <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051be:	4293      	cmp	r3, r2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e0b5      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80051c6:	4b3e      	ldr	r3, [pc, #248]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ca:	f003 0302 	and.w	r3, r3, #2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d1ee      	bne.n	80051b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80051d2:	7dfb      	ldrb	r3, [r7, #23]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d105      	bne.n	80051e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051d8:	4b39      	ldr	r3, [pc, #228]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051dc:	4a38      	ldr	r2, [pc, #224]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	699b      	ldr	r3, [r3, #24]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 80a1 	beq.w	8005330 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051ee:	4b34      	ldr	r3, [pc, #208]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 030c 	and.w	r3, r3, #12
 80051f6:	2b08      	cmp	r3, #8
 80051f8:	d05c      	beq.n	80052b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	699b      	ldr	r3, [r3, #24]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d141      	bne.n	8005286 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005202:	4b31      	ldr	r3, [pc, #196]	@ (80052c8 <HAL_RCC_OscConfig+0x478>)
 8005204:	2200      	movs	r2, #0
 8005206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005208:	f7fe f89e 	bl	8003348 <HAL_GetTick>
 800520c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800520e:	e008      	b.n	8005222 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005210:	f7fe f89a 	bl	8003348 <HAL_GetTick>
 8005214:	4602      	mov	r2, r0
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1ad3      	subs	r3, r2, r3
 800521a:	2b02      	cmp	r3, #2
 800521c:	d901      	bls.n	8005222 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800521e:	2303      	movs	r3, #3
 8005220:	e087      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005222:	4b27      	ldr	r3, [pc, #156]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d1f0      	bne.n	8005210 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69da      	ldr	r2, [r3, #28]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523c:	019b      	lsls	r3, r3, #6
 800523e:	431a      	orrs	r2, r3
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005244:	085b      	lsrs	r3, r3, #1
 8005246:	3b01      	subs	r3, #1
 8005248:	041b      	lsls	r3, r3, #16
 800524a:	431a      	orrs	r2, r3
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	061b      	lsls	r3, r3, #24
 8005252:	491b      	ldr	r1, [pc, #108]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 8005254:	4313      	orrs	r3, r2
 8005256:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005258:	4b1b      	ldr	r3, [pc, #108]	@ (80052c8 <HAL_RCC_OscConfig+0x478>)
 800525a:	2201      	movs	r2, #1
 800525c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800525e:	f7fe f873 	bl	8003348 <HAL_GetTick>
 8005262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005264:	e008      	b.n	8005278 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005266:	f7fe f86f 	bl	8003348 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b02      	cmp	r3, #2
 8005272:	d901      	bls.n	8005278 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	e05c      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005278:	4b11      	ldr	r3, [pc, #68]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d0f0      	beq.n	8005266 <HAL_RCC_OscConfig+0x416>
 8005284:	e054      	b.n	8005330 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005286:	4b10      	ldr	r3, [pc, #64]	@ (80052c8 <HAL_RCC_OscConfig+0x478>)
 8005288:	2200      	movs	r2, #0
 800528a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800528c:	f7fe f85c 	bl	8003348 <HAL_GetTick>
 8005290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005292:	e008      	b.n	80052a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005294:	f7fe f858 	bl	8003348 <HAL_GetTick>
 8005298:	4602      	mov	r2, r0
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	1ad3      	subs	r3, r2, r3
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d901      	bls.n	80052a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80052a2:	2303      	movs	r3, #3
 80052a4:	e045      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80052a6:	4b06      	ldr	r3, [pc, #24]	@ (80052c0 <HAL_RCC_OscConfig+0x470>)
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d1f0      	bne.n	8005294 <HAL_RCC_OscConfig+0x444>
 80052b2:	e03d      	b.n	8005330 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d107      	bne.n	80052cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e038      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
 80052c0:	40023800 	.word	0x40023800
 80052c4:	40007000 	.word	0x40007000
 80052c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052cc:	4b1b      	ldr	r3, [pc, #108]	@ (800533c <HAL_RCC_OscConfig+0x4ec>)
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d028      	beq.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d121      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d11a      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80052fc:	4013      	ands	r3, r2
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005302:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005304:	4293      	cmp	r3, r2
 8005306:	d111      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005312:	085b      	lsrs	r3, r3, #1
 8005314:	3b01      	subs	r3, #1
 8005316:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005318:	429a      	cmp	r2, r3
 800531a:	d107      	bne.n	800532c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005326:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005328:	429a      	cmp	r2, r3
 800532a:	d001      	beq.n	8005330 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e000      	b.n	8005332 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005330:	2300      	movs	r3, #0
}
 8005332:	4618      	mov	r0, r3
 8005334:	3718      	adds	r7, #24
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40023800 	.word	0x40023800

08005340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
 8005348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e0cc      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005354:	4b68      	ldr	r3, [pc, #416]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0307 	and.w	r3, r3, #7
 800535c:	683a      	ldr	r2, [r7, #0]
 800535e:	429a      	cmp	r2, r3
 8005360:	d90c      	bls.n	800537c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005362:	4b65      	ldr	r3, [pc, #404]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005364:	683a      	ldr	r2, [r7, #0]
 8005366:	b2d2      	uxtb	r2, r2
 8005368:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800536a:	4b63      	ldr	r3, [pc, #396]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0307 	and.w	r3, r3, #7
 8005372:	683a      	ldr	r2, [r7, #0]
 8005374:	429a      	cmp	r2, r3
 8005376:	d001      	beq.n	800537c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	e0b8      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d020      	beq.n	80053ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005394:	4b59      	ldr	r3, [pc, #356]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	4a58      	ldr	r2, [pc, #352]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 800539a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800539e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d005      	beq.n	80053b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80053ac:	4b53      	ldr	r3, [pc, #332]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053ae:	689b      	ldr	r3, [r3, #8]
 80053b0:	4a52      	ldr	r2, [pc, #328]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80053b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80053b8:	4b50      	ldr	r3, [pc, #320]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	494d      	ldr	r1, [pc, #308]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0301 	and.w	r3, r3, #1
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d044      	beq.n	8005460 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d107      	bne.n	80053ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053de:	4b47      	ldr	r3, [pc, #284]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d119      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e07f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	685b      	ldr	r3, [r3, #4]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d003      	beq.n	80053fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053fa:	2b03      	cmp	r3, #3
 80053fc:	d107      	bne.n	800540e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053fe:	4b3f      	ldr	r3, [pc, #252]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	d109      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e06f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800540e:	4b3b      	ldr	r3, [pc, #236]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e067      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800541e:	4b37      	ldr	r3, [pc, #220]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	f023 0203 	bic.w	r2, r3, #3
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	4934      	ldr	r1, [pc, #208]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 800542c:	4313      	orrs	r3, r2
 800542e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005430:	f7fd ff8a 	bl	8003348 <HAL_GetTick>
 8005434:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005436:	e00a      	b.n	800544e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005438:	f7fd ff86 	bl	8003348 <HAL_GetTick>
 800543c:	4602      	mov	r2, r0
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	1ad3      	subs	r3, r2, r3
 8005442:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005446:	4293      	cmp	r3, r2
 8005448:	d901      	bls.n	800544e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	e04f      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800544e:	4b2b      	ldr	r3, [pc, #172]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	f003 020c 	and.w	r2, r3, #12
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	685b      	ldr	r3, [r3, #4]
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	429a      	cmp	r2, r3
 800545e:	d1eb      	bne.n	8005438 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005460:	4b25      	ldr	r3, [pc, #148]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f003 0307 	and.w	r3, r3, #7
 8005468:	683a      	ldr	r2, [r7, #0]
 800546a:	429a      	cmp	r2, r3
 800546c:	d20c      	bcs.n	8005488 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800546e:	4b22      	ldr	r3, [pc, #136]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005470:	683a      	ldr	r2, [r7, #0]
 8005472:	b2d2      	uxtb	r2, r2
 8005474:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005476:	4b20      	ldr	r3, [pc, #128]	@ (80054f8 <HAL_RCC_ClockConfig+0x1b8>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	683a      	ldr	r2, [r7, #0]
 8005480:	429a      	cmp	r2, r3
 8005482:	d001      	beq.n	8005488 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	e032      	b.n	80054ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d008      	beq.n	80054a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005494:	4b19      	ldr	r3, [pc, #100]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	4916      	ldr	r1, [pc, #88]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	4313      	orrs	r3, r2
 80054a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054b2:	4b12      	ldr	r3, [pc, #72]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	00db      	lsls	r3, r3, #3
 80054c0:	490e      	ldr	r1, [pc, #56]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80054c6:	f000 f821 	bl	800550c <HAL_RCC_GetSysClockFreq>
 80054ca:	4602      	mov	r2, r0
 80054cc:	4b0b      	ldr	r3, [pc, #44]	@ (80054fc <HAL_RCC_ClockConfig+0x1bc>)
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	091b      	lsrs	r3, r3, #4
 80054d2:	f003 030f 	and.w	r3, r3, #15
 80054d6:	490a      	ldr	r1, [pc, #40]	@ (8005500 <HAL_RCC_ClockConfig+0x1c0>)
 80054d8:	5ccb      	ldrb	r3, [r1, r3]
 80054da:	fa22 f303 	lsr.w	r3, r2, r3
 80054de:	4a09      	ldr	r2, [pc, #36]	@ (8005504 <HAL_RCC_ClockConfig+0x1c4>)
 80054e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80054e2:	4b09      	ldr	r3, [pc, #36]	@ (8005508 <HAL_RCC_ClockConfig+0x1c8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fd fd52 	bl	8002f90 <HAL_InitTick>

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	40023c00 	.word	0x40023c00
 80054fc:	40023800 	.word	0x40023800
 8005500:	0800b694 	.word	0x0800b694
 8005504:	20000000 	.word	0x20000000
 8005508:	20000004 	.word	0x20000004

0800550c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800550c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005510:	b094      	sub	sp, #80	@ 0x50
 8005512:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005514:	2300      	movs	r3, #0
 8005516:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005518:	2300      	movs	r3, #0
 800551a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800551c:	2300      	movs	r3, #0
 800551e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005520:	2300      	movs	r3, #0
 8005522:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005524:	4b79      	ldr	r3, [pc, #484]	@ (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 030c 	and.w	r3, r3, #12
 800552c:	2b08      	cmp	r3, #8
 800552e:	d00d      	beq.n	800554c <HAL_RCC_GetSysClockFreq+0x40>
 8005530:	2b08      	cmp	r3, #8
 8005532:	f200 80e1 	bhi.w	80056f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005536:	2b00      	cmp	r3, #0
 8005538:	d002      	beq.n	8005540 <HAL_RCC_GetSysClockFreq+0x34>
 800553a:	2b04      	cmp	r3, #4
 800553c:	d003      	beq.n	8005546 <HAL_RCC_GetSysClockFreq+0x3a>
 800553e:	e0db      	b.n	80056f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005540:	4b73      	ldr	r3, [pc, #460]	@ (8005710 <HAL_RCC_GetSysClockFreq+0x204>)
 8005542:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005544:	e0db      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005546:	4b73      	ldr	r3, [pc, #460]	@ (8005714 <HAL_RCC_GetSysClockFreq+0x208>)
 8005548:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800554a:	e0d8      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800554c:	4b6f      	ldr	r3, [pc, #444]	@ (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005554:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005556:	4b6d      	ldr	r3, [pc, #436]	@ (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800555e:	2b00      	cmp	r3, #0
 8005560:	d063      	beq.n	800562a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005562:	4b6a      	ldr	r3, [pc, #424]	@ (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	099b      	lsrs	r3, r3, #6
 8005568:	2200      	movs	r2, #0
 800556a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800556c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800556e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005570:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005574:	633b      	str	r3, [r7, #48]	@ 0x30
 8005576:	2300      	movs	r3, #0
 8005578:	637b      	str	r3, [r7, #52]	@ 0x34
 800557a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800557e:	4622      	mov	r2, r4
 8005580:	462b      	mov	r3, r5
 8005582:	f04f 0000 	mov.w	r0, #0
 8005586:	f04f 0100 	mov.w	r1, #0
 800558a:	0159      	lsls	r1, r3, #5
 800558c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005590:	0150      	lsls	r0, r2, #5
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	4621      	mov	r1, r4
 8005598:	1a51      	subs	r1, r2, r1
 800559a:	6139      	str	r1, [r7, #16]
 800559c:	4629      	mov	r1, r5
 800559e:	eb63 0301 	sbc.w	r3, r3, r1
 80055a2:	617b      	str	r3, [r7, #20]
 80055a4:	f04f 0200 	mov.w	r2, #0
 80055a8:	f04f 0300 	mov.w	r3, #0
 80055ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80055b0:	4659      	mov	r1, fp
 80055b2:	018b      	lsls	r3, r1, #6
 80055b4:	4651      	mov	r1, sl
 80055b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80055ba:	4651      	mov	r1, sl
 80055bc:	018a      	lsls	r2, r1, #6
 80055be:	4651      	mov	r1, sl
 80055c0:	ebb2 0801 	subs.w	r8, r2, r1
 80055c4:	4659      	mov	r1, fp
 80055c6:	eb63 0901 	sbc.w	r9, r3, r1
 80055ca:	f04f 0200 	mov.w	r2, #0
 80055ce:	f04f 0300 	mov.w	r3, #0
 80055d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80055d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80055da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80055de:	4690      	mov	r8, r2
 80055e0:	4699      	mov	r9, r3
 80055e2:	4623      	mov	r3, r4
 80055e4:	eb18 0303 	adds.w	r3, r8, r3
 80055e8:	60bb      	str	r3, [r7, #8]
 80055ea:	462b      	mov	r3, r5
 80055ec:	eb49 0303 	adc.w	r3, r9, r3
 80055f0:	60fb      	str	r3, [r7, #12]
 80055f2:	f04f 0200 	mov.w	r2, #0
 80055f6:	f04f 0300 	mov.w	r3, #0
 80055fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80055fe:	4629      	mov	r1, r5
 8005600:	024b      	lsls	r3, r1, #9
 8005602:	4621      	mov	r1, r4
 8005604:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005608:	4621      	mov	r1, r4
 800560a:	024a      	lsls	r2, r1, #9
 800560c:	4610      	mov	r0, r2
 800560e:	4619      	mov	r1, r3
 8005610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005612:	2200      	movs	r2, #0
 8005614:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005616:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005618:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800561c:	f7fb fb14 	bl	8000c48 <__aeabi_uldivmod>
 8005620:	4602      	mov	r2, r0
 8005622:	460b      	mov	r3, r1
 8005624:	4613      	mov	r3, r2
 8005626:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005628:	e058      	b.n	80056dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800562a:	4b38      	ldr	r3, [pc, #224]	@ (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	099b      	lsrs	r3, r3, #6
 8005630:	2200      	movs	r2, #0
 8005632:	4618      	mov	r0, r3
 8005634:	4611      	mov	r1, r2
 8005636:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800563a:	623b      	str	r3, [r7, #32]
 800563c:	2300      	movs	r3, #0
 800563e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005640:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005644:	4642      	mov	r2, r8
 8005646:	464b      	mov	r3, r9
 8005648:	f04f 0000 	mov.w	r0, #0
 800564c:	f04f 0100 	mov.w	r1, #0
 8005650:	0159      	lsls	r1, r3, #5
 8005652:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005656:	0150      	lsls	r0, r2, #5
 8005658:	4602      	mov	r2, r0
 800565a:	460b      	mov	r3, r1
 800565c:	4641      	mov	r1, r8
 800565e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005662:	4649      	mov	r1, r9
 8005664:	eb63 0b01 	sbc.w	fp, r3, r1
 8005668:	f04f 0200 	mov.w	r2, #0
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005674:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005678:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800567c:	ebb2 040a 	subs.w	r4, r2, sl
 8005680:	eb63 050b 	sbc.w	r5, r3, fp
 8005684:	f04f 0200 	mov.w	r2, #0
 8005688:	f04f 0300 	mov.w	r3, #0
 800568c:	00eb      	lsls	r3, r5, #3
 800568e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005692:	00e2      	lsls	r2, r4, #3
 8005694:	4614      	mov	r4, r2
 8005696:	461d      	mov	r5, r3
 8005698:	4643      	mov	r3, r8
 800569a:	18e3      	adds	r3, r4, r3
 800569c:	603b      	str	r3, [r7, #0]
 800569e:	464b      	mov	r3, r9
 80056a0:	eb45 0303 	adc.w	r3, r5, r3
 80056a4:	607b      	str	r3, [r7, #4]
 80056a6:	f04f 0200 	mov.w	r2, #0
 80056aa:	f04f 0300 	mov.w	r3, #0
 80056ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80056b2:	4629      	mov	r1, r5
 80056b4:	028b      	lsls	r3, r1, #10
 80056b6:	4621      	mov	r1, r4
 80056b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80056bc:	4621      	mov	r1, r4
 80056be:	028a      	lsls	r2, r1, #10
 80056c0:	4610      	mov	r0, r2
 80056c2:	4619      	mov	r1, r3
 80056c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80056c6:	2200      	movs	r2, #0
 80056c8:	61bb      	str	r3, [r7, #24]
 80056ca:	61fa      	str	r2, [r7, #28]
 80056cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80056d0:	f7fb faba 	bl	8000c48 <__aeabi_uldivmod>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	4613      	mov	r3, r2
 80056da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80056dc:	4b0b      	ldr	r3, [pc, #44]	@ (800570c <HAL_RCC_GetSysClockFreq+0x200>)
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	0c1b      	lsrs	r3, r3, #16
 80056e2:	f003 0303 	and.w	r3, r3, #3
 80056e6:	3301      	adds	r3, #1
 80056e8:	005b      	lsls	r3, r3, #1
 80056ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80056ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80056ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80056f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056f6:	e002      	b.n	80056fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80056f8:	4b05      	ldr	r3, [pc, #20]	@ (8005710 <HAL_RCC_GetSysClockFreq+0x204>)
 80056fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80056fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80056fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005700:	4618      	mov	r0, r3
 8005702:	3750      	adds	r7, #80	@ 0x50
 8005704:	46bd      	mov	sp, r7
 8005706:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800570a:	bf00      	nop
 800570c:	40023800 	.word	0x40023800
 8005710:	00f42400 	.word	0x00f42400
 8005714:	007a1200 	.word	0x007a1200

08005718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005718:	b480      	push	{r7}
 800571a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800571c:	4b03      	ldr	r3, [pc, #12]	@ (800572c <HAL_RCC_GetHCLKFreq+0x14>)
 800571e:	681b      	ldr	r3, [r3, #0]
}
 8005720:	4618      	mov	r0, r3
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	20000000 	.word	0x20000000

08005730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005734:	f7ff fff0 	bl	8005718 <HAL_RCC_GetHCLKFreq>
 8005738:	4602      	mov	r2, r0
 800573a:	4b05      	ldr	r3, [pc, #20]	@ (8005750 <HAL_RCC_GetPCLK1Freq+0x20>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	0a9b      	lsrs	r3, r3, #10
 8005740:	f003 0307 	and.w	r3, r3, #7
 8005744:	4903      	ldr	r1, [pc, #12]	@ (8005754 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005746:	5ccb      	ldrb	r3, [r1, r3]
 8005748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800574c:	4618      	mov	r0, r3
 800574e:	bd80      	pop	{r7, pc}
 8005750:	40023800 	.word	0x40023800
 8005754:	0800b6a4 	.word	0x0800b6a4

08005758 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800575c:	f7ff ffdc 	bl	8005718 <HAL_RCC_GetHCLKFreq>
 8005760:	4602      	mov	r2, r0
 8005762:	4b05      	ldr	r3, [pc, #20]	@ (8005778 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	0b5b      	lsrs	r3, r3, #13
 8005768:	f003 0307 	and.w	r3, r3, #7
 800576c:	4903      	ldr	r1, [pc, #12]	@ (800577c <HAL_RCC_GetPCLK2Freq+0x24>)
 800576e:	5ccb      	ldrb	r3, [r1, r3]
 8005770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005774:	4618      	mov	r0, r3
 8005776:	bd80      	pop	{r7, pc}
 8005778:	40023800 	.word	0x40023800
 800577c:	0800b6a4 	.word	0x0800b6a4

08005780 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	220f      	movs	r2, #15
 800578e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005790:	4b12      	ldr	r3, [pc, #72]	@ (80057dc <HAL_RCC_GetClockConfig+0x5c>)
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f003 0203 	and.w	r2, r3, #3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800579c:	4b0f      	ldr	r3, [pc, #60]	@ (80057dc <HAL_RCC_GetClockConfig+0x5c>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80057a8:	4b0c      	ldr	r3, [pc, #48]	@ (80057dc <HAL_RCC_GetClockConfig+0x5c>)
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80057b4:	4b09      	ldr	r3, [pc, #36]	@ (80057dc <HAL_RCC_GetClockConfig+0x5c>)
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	08db      	lsrs	r3, r3, #3
 80057ba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80057c2:	4b07      	ldr	r3, [pc, #28]	@ (80057e0 <HAL_RCC_GetClockConfig+0x60>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0207 	and.w	r2, r3, #7
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	601a      	str	r2, [r3, #0]
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40023800 	.word	0x40023800
 80057e0:	40023c00 	.word	0x40023c00

080057e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b082      	sub	sp, #8
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d101      	bne.n	80057f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	e041      	b.n	800587a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057fc:	b2db      	uxtb	r3, r3
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d106      	bne.n	8005810 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f839 	bl	8005882 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	3304      	adds	r3, #4
 8005820:	4619      	mov	r1, r3
 8005822:	4610      	mov	r0, r2
 8005824:	f000 f9c0 	bl	8005ba8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2201      	movs	r2, #1
 8005834:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2201      	movs	r2, #1
 800583c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2201      	movs	r2, #1
 8005844:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3708      	adds	r7, #8
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005882:	b480      	push	{r7}
 8005884:	b083      	sub	sp, #12
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800588a:	bf00      	nop
 800588c:	370c      	adds	r7, #12
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
	...

08005898 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d001      	beq.n	80058b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e04e      	b.n	800594e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2202      	movs	r2, #2
 80058b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f042 0201 	orr.w	r2, r2, #1
 80058c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a23      	ldr	r2, [pc, #140]	@ (800595c <HAL_TIM_Base_Start_IT+0xc4>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d022      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058da:	d01d      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005960 <HAL_TIM_Base_Start_IT+0xc8>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d018      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005964 <HAL_TIM_Base_Start_IT+0xcc>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d013      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005968 <HAL_TIM_Base_Start_IT+0xd0>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d00e      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a1b      	ldr	r2, [pc, #108]	@ (800596c <HAL_TIM_Base_Start_IT+0xd4>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d009      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a19      	ldr	r2, [pc, #100]	@ (8005970 <HAL_TIM_Base_Start_IT+0xd8>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d004      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x80>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a18      	ldr	r2, [pc, #96]	@ (8005974 <HAL_TIM_Base_Start_IT+0xdc>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d111      	bne.n	800593c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	689b      	ldr	r3, [r3, #8]
 800591e:	f003 0307 	and.w	r3, r3, #7
 8005922:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b06      	cmp	r3, #6
 8005928:	d010      	beq.n	800594c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f042 0201 	orr.w	r2, r2, #1
 8005938:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800593a:	e007      	b.n	800594c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f042 0201 	orr.w	r2, r2, #1
 800594a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800594c:	2300      	movs	r3, #0
}
 800594e:	4618      	mov	r0, r3
 8005950:	3714      	adds	r7, #20
 8005952:	46bd      	mov	sp, r7
 8005954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005958:	4770      	bx	lr
 800595a:	bf00      	nop
 800595c:	40010000 	.word	0x40010000
 8005960:	40000400 	.word	0x40000400
 8005964:	40000800 	.word	0x40000800
 8005968:	40000c00 	.word	0x40000c00
 800596c:	40010400 	.word	0x40010400
 8005970:	40014000 	.word	0x40014000
 8005974:	40001800 	.word	0x40001800

08005978 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f003 0302 	and.w	r3, r3, #2
 8005996:	2b00      	cmp	r3, #0
 8005998:	d020      	beq.n	80059dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01b      	beq.n	80059dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0202 	mvn.w	r2, #2
 80059ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f003 0303 	and.w	r3, r3, #3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d003      	beq.n	80059ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80059c2:	6878      	ldr	r0, [r7, #4]
 80059c4:	f000 f8d2 	bl	8005b6c <HAL_TIM_IC_CaptureCallback>
 80059c8:	e005      	b.n	80059d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f000 f8c4 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059d0:	6878      	ldr	r0, [r7, #4]
 80059d2:	f000 f8d5 	bl	8005b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	f003 0304 	and.w	r3, r3, #4
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d020      	beq.n	8005a28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d01b      	beq.n	8005a28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f06f 0204 	mvn.w	r2, #4
 80059f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2202      	movs	r2, #2
 80059fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d003      	beq.n	8005a16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 f8ac 	bl	8005b6c <HAL_TIM_IC_CaptureCallback>
 8005a14:	e005      	b.n	8005a22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 f89e 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f8af 	bl	8005b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	f003 0308 	and.w	r3, r3, #8
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d020      	beq.n	8005a74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f003 0308 	and.w	r3, r3, #8
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d01b      	beq.n	8005a74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f06f 0208 	mvn.w	r2, #8
 8005a44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2204      	movs	r2, #4
 8005a4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	69db      	ldr	r3, [r3, #28]
 8005a52:	f003 0303 	and.w	r3, r3, #3
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a5a:	6878      	ldr	r0, [r7, #4]
 8005a5c:	f000 f886 	bl	8005b6c <HAL_TIM_IC_CaptureCallback>
 8005a60:	e005      	b.n	8005a6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f000 f878 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a68:	6878      	ldr	r0, [r7, #4]
 8005a6a:	f000 f889 	bl	8005b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2200      	movs	r2, #0
 8005a72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d020      	beq.n	8005ac0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	f003 0310 	and.w	r3, r3, #16
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d01b      	beq.n	8005ac0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f06f 0210 	mvn.w	r2, #16
 8005a90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2208      	movs	r2, #8
 8005a96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f000 f860 	bl	8005b6c <HAL_TIM_IC_CaptureCallback>
 8005aac:	e005      	b.n	8005aba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005aae:	6878      	ldr	r0, [r7, #4]
 8005ab0:	f000 f852 	bl	8005b58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ab4:	6878      	ldr	r0, [r7, #4]
 8005ab6:	f000 f863 	bl	8005b80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2200      	movs	r2, #0
 8005abe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00c      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f003 0301 	and.w	r3, r3, #1
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d007      	beq.n	8005ae4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f06f 0201 	mvn.w	r2, #1
 8005adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f7fd f92a 	bl	8002d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00c      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d007      	beq.n	8005b08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f906 	bl	8005d14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00c      	beq.n	8005b2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d007      	beq.n	8005b2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f834 	bl	8005b94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d00c      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f003 0320 	and.w	r3, r3, #32
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d007      	beq.n	8005b50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f06f 0220 	mvn.w	r2, #32
 8005b48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 f8d8 	bl	8005d00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b50:	bf00      	nop
 8005b52:	3710      	adds	r7, #16
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}

08005b58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b88:	bf00      	nop
 8005b8a:	370c      	adds	r7, #12
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b92:	4770      	bx	lr

08005b94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	4a46      	ldr	r2, [pc, #280]	@ (8005cd4 <TIM_Base_SetConfig+0x12c>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d013      	beq.n	8005be8 <TIM_Base_SetConfig+0x40>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc6:	d00f      	beq.n	8005be8 <TIM_Base_SetConfig+0x40>
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	4a43      	ldr	r2, [pc, #268]	@ (8005cd8 <TIM_Base_SetConfig+0x130>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d00b      	beq.n	8005be8 <TIM_Base_SetConfig+0x40>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	4a42      	ldr	r2, [pc, #264]	@ (8005cdc <TIM_Base_SetConfig+0x134>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d007      	beq.n	8005be8 <TIM_Base_SetConfig+0x40>
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4a41      	ldr	r2, [pc, #260]	@ (8005ce0 <TIM_Base_SetConfig+0x138>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d003      	beq.n	8005be8 <TIM_Base_SetConfig+0x40>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	4a40      	ldr	r2, [pc, #256]	@ (8005ce4 <TIM_Base_SetConfig+0x13c>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d108      	bne.n	8005bfa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005bee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	4a35      	ldr	r2, [pc, #212]	@ (8005cd4 <TIM_Base_SetConfig+0x12c>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d02b      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c08:	d027      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	4a32      	ldr	r2, [pc, #200]	@ (8005cd8 <TIM_Base_SetConfig+0x130>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d023      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4a31      	ldr	r2, [pc, #196]	@ (8005cdc <TIM_Base_SetConfig+0x134>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d01f      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	4a30      	ldr	r2, [pc, #192]	@ (8005ce0 <TIM_Base_SetConfig+0x138>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d01b      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4a2f      	ldr	r2, [pc, #188]	@ (8005ce4 <TIM_Base_SetConfig+0x13c>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d017      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ce8 <TIM_Base_SetConfig+0x140>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d013      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a2d      	ldr	r2, [pc, #180]	@ (8005cec <TIM_Base_SetConfig+0x144>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d00f      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005cf0 <TIM_Base_SetConfig+0x148>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d00b      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	4a2b      	ldr	r2, [pc, #172]	@ (8005cf4 <TIM_Base_SetConfig+0x14c>)
 8005c46:	4293      	cmp	r3, r2
 8005c48:	d007      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	4a2a      	ldr	r2, [pc, #168]	@ (8005cf8 <TIM_Base_SetConfig+0x150>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d003      	beq.n	8005c5a <TIM_Base_SetConfig+0xb2>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a29      	ldr	r2, [pc, #164]	@ (8005cfc <TIM_Base_SetConfig+0x154>)
 8005c56:	4293      	cmp	r3, r2
 8005c58:	d108      	bne.n	8005c6c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	695b      	ldr	r3, [r3, #20]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	68fa      	ldr	r2, [r7, #12]
 8005c7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a10      	ldr	r2, [pc, #64]	@ (8005cd4 <TIM_Base_SetConfig+0x12c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d003      	beq.n	8005ca0 <TIM_Base_SetConfig+0xf8>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a12      	ldr	r2, [pc, #72]	@ (8005ce4 <TIM_Base_SetConfig+0x13c>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d103      	bne.n	8005ca8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	691a      	ldr	r2, [r3, #16]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2201      	movs	r2, #1
 8005cac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f003 0301 	and.w	r3, r3, #1
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d105      	bne.n	8005cc6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	f023 0201 	bic.w	r2, r3, #1
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	611a      	str	r2, [r3, #16]
  }
}
 8005cc6:	bf00      	nop
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40010000 	.word	0x40010000
 8005cd8:	40000400 	.word	0x40000400
 8005cdc:	40000800 	.word	0x40000800
 8005ce0:	40000c00 	.word	0x40000c00
 8005ce4:	40010400 	.word	0x40010400
 8005ce8:	40014000 	.word	0x40014000
 8005cec:	40014400 	.word	0x40014400
 8005cf0:	40014800 	.word	0x40014800
 8005cf4:	40001800 	.word	0x40001800
 8005cf8:	40001c00 	.word	0x40001c00
 8005cfc:	40002000 	.word	0x40002000

08005d00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d1c:	bf00      	nop
 8005d1e:	370c      	adds	r7, #12
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b085      	sub	sp, #20
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	4603      	mov	r3, r0
 8005d30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005d32:	2300      	movs	r3, #0
 8005d34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005d36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d3a:	2b84      	cmp	r3, #132	@ 0x84
 8005d3c:	d005      	beq.n	8005d4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	4413      	add	r3, r2
 8005d46:	3303      	adds	r3, #3
 8005d48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3714      	adds	r7, #20
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005d5c:	f000 feb6 	bl	8006acc <vTaskStartScheduler>
  
  return osOK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005d66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d68:	b089      	sub	sp, #36	@ 0x24
 8005d6a:	af04      	add	r7, sp, #16
 8005d6c:	6078      	str	r0, [r7, #4]
 8005d6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d020      	beq.n	8005dba <osThreadCreate+0x54>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	699b      	ldr	r3, [r3, #24]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d01c      	beq.n	8005dba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685c      	ldr	r4, [r3, #4]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	691e      	ldr	r6, [r3, #16]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff ffc8 	bl	8005d28 <makeFreeRtosPriority>
 8005d98:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	695b      	ldr	r3, [r3, #20]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005da2:	9202      	str	r2, [sp, #8]
 8005da4:	9301      	str	r3, [sp, #4]
 8005da6:	9100      	str	r1, [sp, #0]
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	4632      	mov	r2, r6
 8005dac:	4629      	mov	r1, r5
 8005dae:	4620      	mov	r0, r4
 8005db0:	f000 fca6 	bl	8006700 <xTaskCreateStatic>
 8005db4:	4603      	mov	r3, r0
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	e01c      	b.n	8005df4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685c      	ldr	r4, [r3, #4]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dc6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff ffaa 	bl	8005d28 <makeFreeRtosPriority>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	f107 030c 	add.w	r3, r7, #12
 8005dda:	9301      	str	r3, [sp, #4]
 8005ddc:	9200      	str	r2, [sp, #0]
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	4632      	mov	r2, r6
 8005de2:	4629      	mov	r1, r5
 8005de4:	4620      	mov	r0, r4
 8005de6:	f000 fceb 	bl	80067c0 <xTaskCreate>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d001      	beq.n	8005df4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005df0:	2300      	movs	r3, #0
 8005df2:	e000      	b.n	8005df6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005df4:	68fb      	ldr	r3, [r7, #12]
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3714      	adds	r7, #20
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005dfe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b084      	sub	sp, #16
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d001      	beq.n	8005e14 <osDelay+0x16>
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	e000      	b.n	8005e16 <osDelay+0x18>
 8005e14:	2301      	movs	r3, #1
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fe22 	bl	8006a60 <vTaskDelay>
  
  return osOK;
 8005e1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3710      	adds	r7, #16
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}

08005e26 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e26:	b480      	push	{r7}
 8005e28:	b083      	sub	sp, #12
 8005e2a:	af00      	add	r7, sp, #0
 8005e2c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f103 0208 	add.w	r2, r3, #8
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e3e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f103 0208 	add.w	r2, r3, #8
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f103 0208 	add.w	r2, r3, #8
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e5a:	bf00      	nop
 8005e5c:	370c      	adds	r7, #12
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e66:	b480      	push	{r7}
 8005e68:	b083      	sub	sp, #12
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e80:	b480      	push	{r7}
 8005e82:	b085      	sub	sp, #20
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	689a      	ldr	r2, [r3, #8]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	689b      	ldr	r3, [r3, #8]
 8005ea2:	683a      	ldr	r2, [r7, #0]
 8005ea4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	683a      	ldr	r2, [r7, #0]
 8005eaa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	687a      	ldr	r2, [r7, #4]
 8005eb0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	1c5a      	adds	r2, r3, #1
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	601a      	str	r2, [r3, #0]
}
 8005ebc:	bf00      	nop
 8005ebe:	3714      	adds	r7, #20
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005ede:	d103      	bne.n	8005ee8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	691b      	ldr	r3, [r3, #16]
 8005ee4:	60fb      	str	r3, [r7, #12]
 8005ee6:	e00c      	b.n	8005f02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	3308      	adds	r3, #8
 8005eec:	60fb      	str	r3, [r7, #12]
 8005eee:	e002      	b.n	8005ef6 <vListInsert+0x2e>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	60fb      	str	r3, [r7, #12]
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	68ba      	ldr	r2, [r7, #8]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d2f6      	bcs.n	8005ef0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	683a      	ldr	r2, [r7, #0]
 8005f1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	687a      	ldr	r2, [r7, #4]
 8005f22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	1c5a      	adds	r2, r3, #1
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	601a      	str	r2, [r3, #0]
}
 8005f2e:	bf00      	nop
 8005f30:	3714      	adds	r7, #20
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr

08005f3a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b085      	sub	sp, #20
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	6892      	ldr	r2, [r2, #8]
 8005f50:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6852      	ldr	r2, [r2, #4]
 8005f5a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d103      	bne.n	8005f6e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	689a      	ldr	r2, [r3, #8]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	1e5a      	subs	r2, r3, #1
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3714      	adds	r7, #20
 8005f86:	46bd      	mov	sp, r7
 8005f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8c:	4770      	bx	lr
	...

08005f90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d10b      	bne.n	8005fbc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fa8:	f383 8811 	msr	BASEPRI, r3
 8005fac:	f3bf 8f6f 	isb	sy
 8005fb0:	f3bf 8f4f 	dsb	sy
 8005fb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005fb6:	bf00      	nop
 8005fb8:	bf00      	nop
 8005fba:	e7fd      	b.n	8005fb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005fbc:	f001 fbe4 	bl	8007788 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	681a      	ldr	r2, [r3, #0]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fc8:	68f9      	ldr	r1, [r7, #12]
 8005fca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005fcc:	fb01 f303 	mul.w	r3, r1, r3
 8005fd0:	441a      	add	r2, r3
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681a      	ldr	r2, [r3, #0]
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fec:	3b01      	subs	r3, #1
 8005fee:	68f9      	ldr	r1, [r7, #12]
 8005ff0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005ff2:	fb01 f303 	mul.w	r3, r1, r3
 8005ff6:	441a      	add	r2, r3
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	22ff      	movs	r2, #255	@ 0xff
 8006000:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	22ff      	movs	r2, #255	@ 0xff
 8006008:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d114      	bne.n	800603c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	691b      	ldr	r3, [r3, #16]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d01a      	beq.n	8006050 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	3310      	adds	r3, #16
 800601e:	4618      	mov	r0, r3
 8006020:	f000 ffae 	bl	8006f80 <xTaskRemoveFromEventList>
 8006024:	4603      	mov	r3, r0
 8006026:	2b00      	cmp	r3, #0
 8006028:	d012      	beq.n	8006050 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800602a:	4b0d      	ldr	r3, [pc, #52]	@ (8006060 <xQueueGenericReset+0xd0>)
 800602c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006030:	601a      	str	r2, [r3, #0]
 8006032:	f3bf 8f4f 	dsb	sy
 8006036:	f3bf 8f6f 	isb	sy
 800603a:	e009      	b.n	8006050 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	3310      	adds	r3, #16
 8006040:	4618      	mov	r0, r3
 8006042:	f7ff fef0 	bl	8005e26 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	3324      	adds	r3, #36	@ 0x24
 800604a:	4618      	mov	r0, r3
 800604c:	f7ff feeb 	bl	8005e26 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006050:	f001 fbcc 	bl	80077ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006054:	2301      	movs	r3, #1
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	e000ed04 	.word	0xe000ed04

08006064 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006064:	b580      	push	{r7, lr}
 8006066:	b08a      	sub	sp, #40	@ 0x28
 8006068:	af02      	add	r7, sp, #8
 800606a:	60f8      	str	r0, [r7, #12]
 800606c:	60b9      	str	r1, [r7, #8]
 800606e:	4613      	mov	r3, r2
 8006070:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d10b      	bne.n	8006090 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006078:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607c:	f383 8811 	msr	BASEPRI, r3
 8006080:	f3bf 8f6f 	isb	sy
 8006084:	f3bf 8f4f 	dsb	sy
 8006088:	613b      	str	r3, [r7, #16]
}
 800608a:	bf00      	nop
 800608c:	bf00      	nop
 800608e:	e7fd      	b.n	800608c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	68ba      	ldr	r2, [r7, #8]
 8006094:	fb02 f303 	mul.w	r3, r2, r3
 8006098:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800609a:	69fb      	ldr	r3, [r7, #28]
 800609c:	3348      	adds	r3, #72	@ 0x48
 800609e:	4618      	mov	r0, r3
 80060a0:	f001 fc52 	bl	8007948 <pvPortMalloc>
 80060a4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80060a6:	69bb      	ldr	r3, [r7, #24]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d011      	beq.n	80060d0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	3348      	adds	r3, #72	@ 0x48
 80060b4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80060be:	79fa      	ldrb	r2, [r7, #7]
 80060c0:	69bb      	ldr	r3, [r7, #24]
 80060c2:	9300      	str	r3, [sp, #0]
 80060c4:	4613      	mov	r3, r2
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	68b9      	ldr	r1, [r7, #8]
 80060ca:	68f8      	ldr	r0, [r7, #12]
 80060cc:	f000 f805 	bl	80060da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80060d0:	69bb      	ldr	r3, [r7, #24]
	}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3720      	adds	r7, #32
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	607a      	str	r2, [r7, #4]
 80060e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d103      	bne.n	80060f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80060ee:	69bb      	ldr	r3, [r7, #24]
 80060f0:	69ba      	ldr	r2, [r7, #24]
 80060f2:	601a      	str	r2, [r3, #0]
 80060f4:	e002      	b.n	80060fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	687a      	ldr	r2, [r7, #4]
 80060fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	68ba      	ldr	r2, [r7, #8]
 8006106:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006108:	2101      	movs	r1, #1
 800610a:	69b8      	ldr	r0, [r7, #24]
 800610c:	f7ff ff40 	bl	8005f90 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006110:	bf00      	nop
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b08e      	sub	sp, #56	@ 0x38
 800611c:	af00      	add	r7, sp, #0
 800611e:	60f8      	str	r0, [r7, #12]
 8006120:	60b9      	str	r1, [r7, #8]
 8006122:	607a      	str	r2, [r7, #4]
 8006124:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006126:	2300      	movs	r3, #0
 8006128:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800612e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006130:	2b00      	cmp	r3, #0
 8006132:	d10b      	bne.n	800614c <xQueueGenericSend+0x34>
	__asm volatile
 8006134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006138:	f383 8811 	msr	BASEPRI, r3
 800613c:	f3bf 8f6f 	isb	sy
 8006140:	f3bf 8f4f 	dsb	sy
 8006144:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006146:	bf00      	nop
 8006148:	bf00      	nop
 800614a:	e7fd      	b.n	8006148 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d103      	bne.n	800615a <xQueueGenericSend+0x42>
 8006152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006156:	2b00      	cmp	r3, #0
 8006158:	d101      	bne.n	800615e <xQueueGenericSend+0x46>
 800615a:	2301      	movs	r3, #1
 800615c:	e000      	b.n	8006160 <xQueueGenericSend+0x48>
 800615e:	2300      	movs	r3, #0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d10b      	bne.n	800617c <xQueueGenericSend+0x64>
	__asm volatile
 8006164:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006168:	f383 8811 	msr	BASEPRI, r3
 800616c:	f3bf 8f6f 	isb	sy
 8006170:	f3bf 8f4f 	dsb	sy
 8006174:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006176:	bf00      	nop
 8006178:	bf00      	nop
 800617a:	e7fd      	b.n	8006178 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b02      	cmp	r3, #2
 8006180:	d103      	bne.n	800618a <xQueueGenericSend+0x72>
 8006182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006184:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006186:	2b01      	cmp	r3, #1
 8006188:	d101      	bne.n	800618e <xQueueGenericSend+0x76>
 800618a:	2301      	movs	r3, #1
 800618c:	e000      	b.n	8006190 <xQueueGenericSend+0x78>
 800618e:	2300      	movs	r3, #0
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10b      	bne.n	80061ac <xQueueGenericSend+0x94>
	__asm volatile
 8006194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006198:	f383 8811 	msr	BASEPRI, r3
 800619c:	f3bf 8f6f 	isb	sy
 80061a0:	f3bf 8f4f 	dsb	sy
 80061a4:	623b      	str	r3, [r7, #32]
}
 80061a6:	bf00      	nop
 80061a8:	bf00      	nop
 80061aa:	e7fd      	b.n	80061a8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80061ac:	f001 f8ae 	bl	800730c <xTaskGetSchedulerState>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d102      	bne.n	80061bc <xQueueGenericSend+0xa4>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d101      	bne.n	80061c0 <xQueueGenericSend+0xa8>
 80061bc:	2301      	movs	r3, #1
 80061be:	e000      	b.n	80061c2 <xQueueGenericSend+0xaa>
 80061c0:	2300      	movs	r3, #0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10b      	bne.n	80061de <xQueueGenericSend+0xc6>
	__asm volatile
 80061c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ca:	f383 8811 	msr	BASEPRI, r3
 80061ce:	f3bf 8f6f 	isb	sy
 80061d2:	f3bf 8f4f 	dsb	sy
 80061d6:	61fb      	str	r3, [r7, #28]
}
 80061d8:	bf00      	nop
 80061da:	bf00      	nop
 80061dc:	e7fd      	b.n	80061da <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80061de:	f001 fad3 	bl	8007788 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80061e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d302      	bcc.n	80061f4 <xQueueGenericSend+0xdc>
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d129      	bne.n	8006248 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	68b9      	ldr	r1, [r7, #8]
 80061f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80061fa:	f000 f971 	bl	80064e0 <prvCopyDataToQueue>
 80061fe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006200:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006204:	2b00      	cmp	r3, #0
 8006206:	d010      	beq.n	800622a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006208:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800620a:	3324      	adds	r3, #36	@ 0x24
 800620c:	4618      	mov	r0, r3
 800620e:	f000 feb7 	bl	8006f80 <xTaskRemoveFromEventList>
 8006212:	4603      	mov	r3, r0
 8006214:	2b00      	cmp	r3, #0
 8006216:	d013      	beq.n	8006240 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006218:	4b3f      	ldr	r3, [pc, #252]	@ (8006318 <xQueueGenericSend+0x200>)
 800621a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	f3bf 8f6f 	isb	sy
 8006228:	e00a      	b.n	8006240 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800622a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622c:	2b00      	cmp	r3, #0
 800622e:	d007      	beq.n	8006240 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006230:	4b39      	ldr	r3, [pc, #228]	@ (8006318 <xQueueGenericSend+0x200>)
 8006232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006236:	601a      	str	r2, [r3, #0]
 8006238:	f3bf 8f4f 	dsb	sy
 800623c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006240:	f001 fad4 	bl	80077ec <vPortExitCritical>
				return pdPASS;
 8006244:	2301      	movs	r3, #1
 8006246:	e063      	b.n	8006310 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d103      	bne.n	8006256 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800624e:	f001 facd 	bl	80077ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006252:	2300      	movs	r3, #0
 8006254:	e05c      	b.n	8006310 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006258:	2b00      	cmp	r3, #0
 800625a:	d106      	bne.n	800626a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800625c:	f107 0314 	add.w	r3, r7, #20
 8006260:	4618      	mov	r0, r3
 8006262:	f000 fef1 	bl	8007048 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006266:	2301      	movs	r3, #1
 8006268:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800626a:	f001 fabf 	bl	80077ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800626e:	f000 fc97 	bl	8006ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006272:	f001 fa89 	bl	8007788 <vPortEnterCritical>
 8006276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006278:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800627c:	b25b      	sxtb	r3, r3
 800627e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006282:	d103      	bne.n	800628c <xQueueGenericSend+0x174>
 8006284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800628c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006292:	b25b      	sxtb	r3, r3
 8006294:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006298:	d103      	bne.n	80062a2 <xQueueGenericSend+0x18a>
 800629a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629c:	2200      	movs	r2, #0
 800629e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80062a2:	f001 faa3 	bl	80077ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80062a6:	1d3a      	adds	r2, r7, #4
 80062a8:	f107 0314 	add.w	r3, r7, #20
 80062ac:	4611      	mov	r1, r2
 80062ae:	4618      	mov	r0, r3
 80062b0:	f000 fee0 	bl	8007074 <xTaskCheckForTimeOut>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d124      	bne.n	8006304 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80062ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062bc:	f000 fa08 	bl	80066d0 <prvIsQueueFull>
 80062c0:	4603      	mov	r3, r0
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d018      	beq.n	80062f8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80062c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062c8:	3310      	adds	r3, #16
 80062ca:	687a      	ldr	r2, [r7, #4]
 80062cc:	4611      	mov	r1, r2
 80062ce:	4618      	mov	r0, r3
 80062d0:	f000 fe30 	bl	8006f34 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80062d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062d6:	f000 f993 	bl	8006600 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80062da:	f000 fc6f 	bl	8006bbc <xTaskResumeAll>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f47f af7c 	bne.w	80061de <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80062e6:	4b0c      	ldr	r3, [pc, #48]	@ (8006318 <xQueueGenericSend+0x200>)
 80062e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062ec:	601a      	str	r2, [r3, #0]
 80062ee:	f3bf 8f4f 	dsb	sy
 80062f2:	f3bf 8f6f 	isb	sy
 80062f6:	e772      	b.n	80061de <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80062f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80062fa:	f000 f981 	bl	8006600 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80062fe:	f000 fc5d 	bl	8006bbc <xTaskResumeAll>
 8006302:	e76c      	b.n	80061de <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006304:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006306:	f000 f97b 	bl	8006600 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800630a:	f000 fc57 	bl	8006bbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800630e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006310:	4618      	mov	r0, r3
 8006312:	3738      	adds	r7, #56	@ 0x38
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	e000ed04 	.word	0xe000ed04

0800631c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b08c      	sub	sp, #48	@ 0x30
 8006320:	af00      	add	r7, sp, #0
 8006322:	60f8      	str	r0, [r7, #12]
 8006324:	60b9      	str	r1, [r7, #8]
 8006326:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006328:	2300      	movs	r3, #0
 800632a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10b      	bne.n	800634e <xQueueReceive+0x32>
	__asm volatile
 8006336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633a:	f383 8811 	msr	BASEPRI, r3
 800633e:	f3bf 8f6f 	isb	sy
 8006342:	f3bf 8f4f 	dsb	sy
 8006346:	623b      	str	r3, [r7, #32]
}
 8006348:	bf00      	nop
 800634a:	bf00      	nop
 800634c:	e7fd      	b.n	800634a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d103      	bne.n	800635c <xQueueReceive+0x40>
 8006354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006358:	2b00      	cmp	r3, #0
 800635a:	d101      	bne.n	8006360 <xQueueReceive+0x44>
 800635c:	2301      	movs	r3, #1
 800635e:	e000      	b.n	8006362 <xQueueReceive+0x46>
 8006360:	2300      	movs	r3, #0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10b      	bne.n	800637e <xQueueReceive+0x62>
	__asm volatile
 8006366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800636a:	f383 8811 	msr	BASEPRI, r3
 800636e:	f3bf 8f6f 	isb	sy
 8006372:	f3bf 8f4f 	dsb	sy
 8006376:	61fb      	str	r3, [r7, #28]
}
 8006378:	bf00      	nop
 800637a:	bf00      	nop
 800637c:	e7fd      	b.n	800637a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800637e:	f000 ffc5 	bl	800730c <xTaskGetSchedulerState>
 8006382:	4603      	mov	r3, r0
 8006384:	2b00      	cmp	r3, #0
 8006386:	d102      	bne.n	800638e <xQueueReceive+0x72>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d101      	bne.n	8006392 <xQueueReceive+0x76>
 800638e:	2301      	movs	r3, #1
 8006390:	e000      	b.n	8006394 <xQueueReceive+0x78>
 8006392:	2300      	movs	r3, #0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d10b      	bne.n	80063b0 <xQueueReceive+0x94>
	__asm volatile
 8006398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639c:	f383 8811 	msr	BASEPRI, r3
 80063a0:	f3bf 8f6f 	isb	sy
 80063a4:	f3bf 8f4f 	dsb	sy
 80063a8:	61bb      	str	r3, [r7, #24]
}
 80063aa:	bf00      	nop
 80063ac:	bf00      	nop
 80063ae:	e7fd      	b.n	80063ac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063b0:	f001 f9ea 	bl	8007788 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063b8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d01f      	beq.n	8006400 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80063c0:	68b9      	ldr	r1, [r7, #8]
 80063c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063c4:	f000 f8f6 	bl	80065b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80063c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ca:	1e5a      	subs	r2, r3, #1
 80063cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80063d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d2:	691b      	ldr	r3, [r3, #16]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00f      	beq.n	80063f8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80063d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063da:	3310      	adds	r3, #16
 80063dc:	4618      	mov	r0, r3
 80063de:	f000 fdcf 	bl	8006f80 <xTaskRemoveFromEventList>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d007      	beq.n	80063f8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80063e8:	4b3c      	ldr	r3, [pc, #240]	@ (80064dc <xQueueReceive+0x1c0>)
 80063ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063ee:	601a      	str	r2, [r3, #0]
 80063f0:	f3bf 8f4f 	dsb	sy
 80063f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80063f8:	f001 f9f8 	bl	80077ec <vPortExitCritical>
				return pdPASS;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e069      	b.n	80064d4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d103      	bne.n	800640e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006406:	f001 f9f1 	bl	80077ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800640a:	2300      	movs	r3, #0
 800640c:	e062      	b.n	80064d4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800640e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006410:	2b00      	cmp	r3, #0
 8006412:	d106      	bne.n	8006422 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006414:	f107 0310 	add.w	r3, r7, #16
 8006418:	4618      	mov	r0, r3
 800641a:	f000 fe15 	bl	8007048 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800641e:	2301      	movs	r3, #1
 8006420:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006422:	f001 f9e3 	bl	80077ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006426:	f000 fbbb 	bl	8006ba0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800642a:	f001 f9ad 	bl	8007788 <vPortEnterCritical>
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006434:	b25b      	sxtb	r3, r3
 8006436:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800643a:	d103      	bne.n	8006444 <xQueueReceive+0x128>
 800643c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643e:	2200      	movs	r2, #0
 8006440:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006446:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800644a:	b25b      	sxtb	r3, r3
 800644c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006450:	d103      	bne.n	800645a <xQueueReceive+0x13e>
 8006452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800645a:	f001 f9c7 	bl	80077ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800645e:	1d3a      	adds	r2, r7, #4
 8006460:	f107 0310 	add.w	r3, r7, #16
 8006464:	4611      	mov	r1, r2
 8006466:	4618      	mov	r0, r3
 8006468:	f000 fe04 	bl	8007074 <xTaskCheckForTimeOut>
 800646c:	4603      	mov	r3, r0
 800646e:	2b00      	cmp	r3, #0
 8006470:	d123      	bne.n	80064ba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006474:	f000 f916 	bl	80066a4 <prvIsQueueEmpty>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d017      	beq.n	80064ae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800647e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006480:	3324      	adds	r3, #36	@ 0x24
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	4611      	mov	r1, r2
 8006486:	4618      	mov	r0, r3
 8006488:	f000 fd54 	bl	8006f34 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800648c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800648e:	f000 f8b7 	bl	8006600 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006492:	f000 fb93 	bl	8006bbc <xTaskResumeAll>
 8006496:	4603      	mov	r3, r0
 8006498:	2b00      	cmp	r3, #0
 800649a:	d189      	bne.n	80063b0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800649c:	4b0f      	ldr	r3, [pc, #60]	@ (80064dc <xQueueReceive+0x1c0>)
 800649e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064a2:	601a      	str	r2, [r3, #0]
 80064a4:	f3bf 8f4f 	dsb	sy
 80064a8:	f3bf 8f6f 	isb	sy
 80064ac:	e780      	b.n	80063b0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80064ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064b0:	f000 f8a6 	bl	8006600 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064b4:	f000 fb82 	bl	8006bbc <xTaskResumeAll>
 80064b8:	e77a      	b.n	80063b0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80064ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064bc:	f000 f8a0 	bl	8006600 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80064c0:	f000 fb7c 	bl	8006bbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80064c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80064c6:	f000 f8ed 	bl	80066a4 <prvIsQueueEmpty>
 80064ca:	4603      	mov	r3, r0
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	f43f af6f 	beq.w	80063b0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80064d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3730      	adds	r7, #48	@ 0x30
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	e000ed04 	.word	0xe000ed04

080064e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b086      	sub	sp, #24
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80064ec:	2300      	movs	r3, #0
 80064ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10d      	bne.n	800651a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d14d      	bne.n	80065a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	4618      	mov	r0, r3
 800650c:	f000 ff1c 	bl	8007348 <xTaskPriorityDisinherit>
 8006510:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	2200      	movs	r2, #0
 8006516:	609a      	str	r2, [r3, #8]
 8006518:	e043      	b.n	80065a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d119      	bne.n	8006554 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	6858      	ldr	r0, [r3, #4]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006528:	461a      	mov	r2, r3
 800652a:	68b9      	ldr	r1, [r7, #8]
 800652c:	f002 fa2d 	bl	800898a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	685a      	ldr	r2, [r3, #4]
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006538:	441a      	add	r2, r3
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	685a      	ldr	r2, [r3, #4]
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	689b      	ldr	r3, [r3, #8]
 8006546:	429a      	cmp	r2, r3
 8006548:	d32b      	bcc.n	80065a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	605a      	str	r2, [r3, #4]
 8006552:	e026      	b.n	80065a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	68d8      	ldr	r0, [r3, #12]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800655c:	461a      	mov	r2, r3
 800655e:	68b9      	ldr	r1, [r7, #8]
 8006560:	f002 fa13 	bl	800898a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656c:	425b      	negs	r3, r3
 800656e:	441a      	add	r2, r3
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	68da      	ldr	r2, [r3, #12]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	429a      	cmp	r2, r3
 800657e:	d207      	bcs.n	8006590 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	689a      	ldr	r2, [r3, #8]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006588:	425b      	negs	r3, r3
 800658a:	441a      	add	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2b02      	cmp	r3, #2
 8006594:	d105      	bne.n	80065a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d002      	beq.n	80065a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	3b01      	subs	r3, #1
 80065a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	1c5a      	adds	r2, r3, #1
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80065aa:	697b      	ldr	r3, [r7, #20]
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	3718      	adds	r7, #24
 80065b0:	46bd      	mov	sp, r7
 80065b2:	bd80      	pop	{r7, pc}

080065b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d018      	beq.n	80065f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	68da      	ldr	r2, [r3, #12]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ce:	441a      	add	r2, r3
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68da      	ldr	r2, [r3, #12]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	429a      	cmp	r2, r3
 80065de:	d303      	bcc.n	80065e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	68d9      	ldr	r1, [r3, #12]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f0:	461a      	mov	r2, r3
 80065f2:	6838      	ldr	r0, [r7, #0]
 80065f4:	f002 f9c9 	bl	800898a <memcpy>
	}
}
 80065f8:	bf00      	nop
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006608:	f001 f8be 	bl	8007788 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006612:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006614:	e011      	b.n	800663a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661a:	2b00      	cmp	r3, #0
 800661c:	d012      	beq.n	8006644 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	3324      	adds	r3, #36	@ 0x24
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fcac 	bl	8006f80 <xTaskRemoveFromEventList>
 8006628:	4603      	mov	r3, r0
 800662a:	2b00      	cmp	r3, #0
 800662c:	d001      	beq.n	8006632 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800662e:	f000 fd85 	bl	800713c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006632:	7bfb      	ldrb	r3, [r7, #15]
 8006634:	3b01      	subs	r3, #1
 8006636:	b2db      	uxtb	r3, r3
 8006638:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800663a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800663e:	2b00      	cmp	r3, #0
 8006640:	dce9      	bgt.n	8006616 <prvUnlockQueue+0x16>
 8006642:	e000      	b.n	8006646 <prvUnlockQueue+0x46>
					break;
 8006644:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	22ff      	movs	r2, #255	@ 0xff
 800664a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800664e:	f001 f8cd 	bl	80077ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006652:	f001 f899 	bl	8007788 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800665c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800665e:	e011      	b.n	8006684 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	691b      	ldr	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d012      	beq.n	800668e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	3310      	adds	r3, #16
 800666c:	4618      	mov	r0, r3
 800666e:	f000 fc87 	bl	8006f80 <xTaskRemoveFromEventList>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006678:	f000 fd60 	bl	800713c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800667c:	7bbb      	ldrb	r3, [r7, #14]
 800667e:	3b01      	subs	r3, #1
 8006680:	b2db      	uxtb	r3, r3
 8006682:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006684:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006688:	2b00      	cmp	r3, #0
 800668a:	dce9      	bgt.n	8006660 <prvUnlockQueue+0x60>
 800668c:	e000      	b.n	8006690 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800668e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	22ff      	movs	r2, #255	@ 0xff
 8006694:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006698:	f001 f8a8 	bl	80077ec <vPortExitCritical>
}
 800669c:	bf00      	nop
 800669e:	3710      	adds	r7, #16
 80066a0:	46bd      	mov	sp, r7
 80066a2:	bd80      	pop	{r7, pc}

080066a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80066a4:	b580      	push	{r7, lr}
 80066a6:	b084      	sub	sp, #16
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066ac:	f001 f86c 	bl	8007788 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d102      	bne.n	80066be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80066b8:	2301      	movs	r3, #1
 80066ba:	60fb      	str	r3, [r7, #12]
 80066bc:	e001      	b.n	80066c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80066be:	2300      	movs	r3, #0
 80066c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066c2:	f001 f893 	bl	80077ec <vPortExitCritical>

	return xReturn;
 80066c6:	68fb      	ldr	r3, [r7, #12]
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}

080066d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80066d8:	f001 f856 	bl	8007788 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d102      	bne.n	80066ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80066e8:	2301      	movs	r3, #1
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	e001      	b.n	80066f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80066ee:	2300      	movs	r3, #0
 80066f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80066f2:	f001 f87b 	bl	80077ec <vPortExitCritical>

	return xReturn;
 80066f6:	68fb      	ldr	r3, [r7, #12]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006700:	b580      	push	{r7, lr}
 8006702:	b08e      	sub	sp, #56	@ 0x38
 8006704:	af04      	add	r7, sp, #16
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	607a      	str	r2, [r7, #4]
 800670c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800670e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006710:	2b00      	cmp	r3, #0
 8006712:	d10b      	bne.n	800672c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006718:	f383 8811 	msr	BASEPRI, r3
 800671c:	f3bf 8f6f 	isb	sy
 8006720:	f3bf 8f4f 	dsb	sy
 8006724:	623b      	str	r3, [r7, #32]
}
 8006726:	bf00      	nop
 8006728:	bf00      	nop
 800672a:	e7fd      	b.n	8006728 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800672c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672e:	2b00      	cmp	r3, #0
 8006730:	d10b      	bne.n	800674a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006736:	f383 8811 	msr	BASEPRI, r3
 800673a:	f3bf 8f6f 	isb	sy
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	61fb      	str	r3, [r7, #28]
}
 8006744:	bf00      	nop
 8006746:	bf00      	nop
 8006748:	e7fd      	b.n	8006746 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800674a:	23a0      	movs	r3, #160	@ 0xa0
 800674c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	2ba0      	cmp	r3, #160	@ 0xa0
 8006752:	d00b      	beq.n	800676c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006754:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006758:	f383 8811 	msr	BASEPRI, r3
 800675c:	f3bf 8f6f 	isb	sy
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	61bb      	str	r3, [r7, #24]
}
 8006766:	bf00      	nop
 8006768:	bf00      	nop
 800676a:	e7fd      	b.n	8006768 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800676c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800676e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006770:	2b00      	cmp	r3, #0
 8006772:	d01e      	beq.n	80067b2 <xTaskCreateStatic+0xb2>
 8006774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006776:	2b00      	cmp	r3, #0
 8006778:	d01b      	beq.n	80067b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800677a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800677e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006780:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006782:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006786:	2202      	movs	r2, #2
 8006788:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800678c:	2300      	movs	r3, #0
 800678e:	9303      	str	r3, [sp, #12]
 8006790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006792:	9302      	str	r3, [sp, #8]
 8006794:	f107 0314 	add.w	r3, r7, #20
 8006798:	9301      	str	r3, [sp, #4]
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	9300      	str	r3, [sp, #0]
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	687a      	ldr	r2, [r7, #4]
 80067a2:	68b9      	ldr	r1, [r7, #8]
 80067a4:	68f8      	ldr	r0, [r7, #12]
 80067a6:	f000 f851 	bl	800684c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80067ac:	f000 f8ee 	bl	800698c <prvAddNewTaskToReadyList>
 80067b0:	e001      	b.n	80067b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80067b2:	2300      	movs	r3, #0
 80067b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80067b6:	697b      	ldr	r3, [r7, #20]
	}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3728      	adds	r7, #40	@ 0x28
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}

080067c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08c      	sub	sp, #48	@ 0x30
 80067c4:	af04      	add	r7, sp, #16
 80067c6:	60f8      	str	r0, [r7, #12]
 80067c8:	60b9      	str	r1, [r7, #8]
 80067ca:	603b      	str	r3, [r7, #0]
 80067cc:	4613      	mov	r3, r2
 80067ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80067d0:	88fb      	ldrh	r3, [r7, #6]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4618      	mov	r0, r3
 80067d6:	f001 f8b7 	bl	8007948 <pvPortMalloc>
 80067da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00e      	beq.n	8006800 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80067e2:	20a0      	movs	r0, #160	@ 0xa0
 80067e4:	f001 f8b0 	bl	8007948 <pvPortMalloc>
 80067e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d003      	beq.n	80067f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80067f6:	e005      	b.n	8006804 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80067f8:	6978      	ldr	r0, [r7, #20]
 80067fa:	f001 f973 	bl	8007ae4 <vPortFree>
 80067fe:	e001      	b.n	8006804 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006800:	2300      	movs	r3, #0
 8006802:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d017      	beq.n	800683a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800680a:	69fb      	ldr	r3, [r7, #28]
 800680c:	2200      	movs	r2, #0
 800680e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006812:	88fa      	ldrh	r2, [r7, #6]
 8006814:	2300      	movs	r3, #0
 8006816:	9303      	str	r3, [sp, #12]
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	9302      	str	r3, [sp, #8]
 800681c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800681e:	9301      	str	r3, [sp, #4]
 8006820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006822:	9300      	str	r3, [sp, #0]
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	68b9      	ldr	r1, [r7, #8]
 8006828:	68f8      	ldr	r0, [r7, #12]
 800682a:	f000 f80f 	bl	800684c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800682e:	69f8      	ldr	r0, [r7, #28]
 8006830:	f000 f8ac 	bl	800698c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006834:	2301      	movs	r3, #1
 8006836:	61bb      	str	r3, [r7, #24]
 8006838:	e002      	b.n	8006840 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800683a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800683e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006840:	69bb      	ldr	r3, [r7, #24]
	}
 8006842:	4618      	mov	r0, r3
 8006844:	3720      	adds	r7, #32
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
	...

0800684c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b088      	sub	sp, #32
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006864:	3b01      	subs	r3, #1
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	4413      	add	r3, r2
 800686a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	f023 0307 	bic.w	r3, r3, #7
 8006872:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	f003 0307 	and.w	r3, r3, #7
 800687a:	2b00      	cmp	r3, #0
 800687c:	d00b      	beq.n	8006896 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	617b      	str	r3, [r7, #20]
}
 8006890:	bf00      	nop
 8006892:	bf00      	nop
 8006894:	e7fd      	b.n	8006892 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d01f      	beq.n	80068dc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800689c:	2300      	movs	r3, #0
 800689e:	61fb      	str	r3, [r7, #28]
 80068a0:	e012      	b.n	80068c8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80068a2:	68ba      	ldr	r2, [r7, #8]
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	4413      	add	r3, r2
 80068a8:	7819      	ldrb	r1, [r3, #0]
 80068aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	4413      	add	r3, r2
 80068b0:	3334      	adds	r3, #52	@ 0x34
 80068b2:	460a      	mov	r2, r1
 80068b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	4413      	add	r3, r2
 80068bc:	781b      	ldrb	r3, [r3, #0]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d006      	beq.n	80068d0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068c2:	69fb      	ldr	r3, [r7, #28]
 80068c4:	3301      	adds	r3, #1
 80068c6:	61fb      	str	r3, [r7, #28]
 80068c8:	69fb      	ldr	r3, [r7, #28]
 80068ca:	2b0f      	cmp	r3, #15
 80068cc:	d9e9      	bls.n	80068a2 <prvInitialiseNewTask+0x56>
 80068ce:	e000      	b.n	80068d2 <prvInitialiseNewTask+0x86>
			{
				break;
 80068d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80068d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068da:	e003      	b.n	80068e4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80068dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d901      	bls.n	80068ee <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80068ea:	2306      	movs	r3, #6
 80068ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80068ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80068f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068f8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	2200      	movs	r2, #0
 80068fe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006902:	3304      	adds	r3, #4
 8006904:	4618      	mov	r0, r3
 8006906:	f7ff faae 	bl	8005e66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800690a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690c:	3318      	adds	r3, #24
 800690e:	4618      	mov	r0, r3
 8006910:	f7ff faa9 	bl	8005e66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006916:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006918:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800691a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800691c:	f1c3 0207 	rsb	r2, r3, #7
 8006920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006922:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006926:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006928:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800692a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692c:	2200      	movs	r2, #0
 800692e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006934:	2200      	movs	r2, #0
 8006936:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800693a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693c:	334c      	adds	r3, #76	@ 0x4c
 800693e:	224c      	movs	r2, #76	@ 0x4c
 8006940:	2100      	movs	r1, #0
 8006942:	4618      	mov	r0, r3
 8006944:	f001 ff4b 	bl	80087de <memset>
 8006948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694a:	4a0d      	ldr	r2, [pc, #52]	@ (8006980 <prvInitialiseNewTask+0x134>)
 800694c:	651a      	str	r2, [r3, #80]	@ 0x50
 800694e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006950:	4a0c      	ldr	r2, [pc, #48]	@ (8006984 <prvInitialiseNewTask+0x138>)
 8006952:	655a      	str	r2, [r3, #84]	@ 0x54
 8006954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006956:	4a0c      	ldr	r2, [pc, #48]	@ (8006988 <prvInitialiseNewTask+0x13c>)
 8006958:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800695a:	683a      	ldr	r2, [r7, #0]
 800695c:	68f9      	ldr	r1, [r7, #12]
 800695e:	69b8      	ldr	r0, [r7, #24]
 8006960:	f000 fde0 	bl	8007524 <pxPortInitialiseStack>
 8006964:	4602      	mov	r2, r0
 8006966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006968:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800696a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696c:	2b00      	cmp	r3, #0
 800696e:	d002      	beq.n	8006976 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006972:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006974:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006976:	bf00      	nop
 8006978:	3720      	adds	r7, #32
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	200043d8 	.word	0x200043d8
 8006984:	20004440 	.word	0x20004440
 8006988:	200044a8 	.word	0x200044a8

0800698c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b082      	sub	sp, #8
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006994:	f000 fef8 	bl	8007788 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006998:	4b2a      	ldr	r3, [pc, #168]	@ (8006a44 <prvAddNewTaskToReadyList+0xb8>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	3301      	adds	r3, #1
 800699e:	4a29      	ldr	r2, [pc, #164]	@ (8006a44 <prvAddNewTaskToReadyList+0xb8>)
 80069a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80069a2:	4b29      	ldr	r3, [pc, #164]	@ (8006a48 <prvAddNewTaskToReadyList+0xbc>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d109      	bne.n	80069be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80069aa:	4a27      	ldr	r2, [pc, #156]	@ (8006a48 <prvAddNewTaskToReadyList+0xbc>)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80069b0:	4b24      	ldr	r3, [pc, #144]	@ (8006a44 <prvAddNewTaskToReadyList+0xb8>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d110      	bne.n	80069da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80069b8:	f000 fbe4 	bl	8007184 <prvInitialiseTaskLists>
 80069bc:	e00d      	b.n	80069da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80069be:	4b23      	ldr	r3, [pc, #140]	@ (8006a4c <prvAddNewTaskToReadyList+0xc0>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d109      	bne.n	80069da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80069c6:	4b20      	ldr	r3, [pc, #128]	@ (8006a48 <prvAddNewTaskToReadyList+0xbc>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d0:	429a      	cmp	r2, r3
 80069d2:	d802      	bhi.n	80069da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80069d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006a48 <prvAddNewTaskToReadyList+0xbc>)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80069da:	4b1d      	ldr	r3, [pc, #116]	@ (8006a50 <prvAddNewTaskToReadyList+0xc4>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	3301      	adds	r3, #1
 80069e0:	4a1b      	ldr	r2, [pc, #108]	@ (8006a50 <prvAddNewTaskToReadyList+0xc4>)
 80069e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e8:	2201      	movs	r2, #1
 80069ea:	409a      	lsls	r2, r3
 80069ec:	4b19      	ldr	r3, [pc, #100]	@ (8006a54 <prvAddNewTaskToReadyList+0xc8>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	4a18      	ldr	r2, [pc, #96]	@ (8006a54 <prvAddNewTaskToReadyList+0xc8>)
 80069f4:	6013      	str	r3, [r2, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069fa:	4613      	mov	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	4413      	add	r3, r2
 8006a00:	009b      	lsls	r3, r3, #2
 8006a02:	4a15      	ldr	r2, [pc, #84]	@ (8006a58 <prvAddNewTaskToReadyList+0xcc>)
 8006a04:	441a      	add	r2, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	3304      	adds	r3, #4
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	f7ff fa37 	bl	8005e80 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006a12:	f000 feeb 	bl	80077ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006a16:	4b0d      	ldr	r3, [pc, #52]	@ (8006a4c <prvAddNewTaskToReadyList+0xc0>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00e      	beq.n	8006a3c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a48 <prvAddNewTaskToReadyList+0xbc>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d207      	bcs.n	8006a3c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a2c:	4b0b      	ldr	r3, [pc, #44]	@ (8006a5c <prvAddNewTaskToReadyList+0xd0>)
 8006a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a3c:	bf00      	nop
 8006a3e:	3708      	adds	r7, #8
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	20000784 	.word	0x20000784
 8006a48:	20000684 	.word	0x20000684
 8006a4c:	20000790 	.word	0x20000790
 8006a50:	200007a0 	.word	0x200007a0
 8006a54:	2000078c 	.word	0x2000078c
 8006a58:	20000688 	.word	0x20000688
 8006a5c:	e000ed04 	.word	0xe000ed04

08006a60 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b084      	sub	sp, #16
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d018      	beq.n	8006aa4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006a72:	4b14      	ldr	r3, [pc, #80]	@ (8006ac4 <vTaskDelay+0x64>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00b      	beq.n	8006a92 <vTaskDelay+0x32>
	__asm volatile
 8006a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7e:	f383 8811 	msr	BASEPRI, r3
 8006a82:	f3bf 8f6f 	isb	sy
 8006a86:	f3bf 8f4f 	dsb	sy
 8006a8a:	60bb      	str	r3, [r7, #8]
}
 8006a8c:	bf00      	nop
 8006a8e:	bf00      	nop
 8006a90:	e7fd      	b.n	8006a8e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006a92:	f000 f885 	bl	8006ba0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006a96:	2100      	movs	r1, #0
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	f000 fcdd 	bl	8007458 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a9e:	f000 f88d 	bl	8006bbc <xTaskResumeAll>
 8006aa2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d107      	bne.n	8006aba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006aaa:	4b07      	ldr	r3, [pc, #28]	@ (8006ac8 <vTaskDelay+0x68>)
 8006aac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ab0:	601a      	str	r2, [r3, #0]
 8006ab2:	f3bf 8f4f 	dsb	sy
 8006ab6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006aba:	bf00      	nop
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	200007ac 	.word	0x200007ac
 8006ac8:	e000ed04 	.word	0xe000ed04

08006acc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b08a      	sub	sp, #40	@ 0x28
 8006ad0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006ada:	463a      	mov	r2, r7
 8006adc:	1d39      	adds	r1, r7, #4
 8006ade:	f107 0308 	add.w	r3, r7, #8
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f7fb fd1a 	bl	800251c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ae8:	6839      	ldr	r1, [r7, #0]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	68ba      	ldr	r2, [r7, #8]
 8006aee:	9202      	str	r2, [sp, #8]
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	2300      	movs	r3, #0
 8006af4:	9300      	str	r3, [sp, #0]
 8006af6:	2300      	movs	r3, #0
 8006af8:	460a      	mov	r2, r1
 8006afa:	4921      	ldr	r1, [pc, #132]	@ (8006b80 <vTaskStartScheduler+0xb4>)
 8006afc:	4821      	ldr	r0, [pc, #132]	@ (8006b84 <vTaskStartScheduler+0xb8>)
 8006afe:	f7ff fdff 	bl	8006700 <xTaskCreateStatic>
 8006b02:	4603      	mov	r3, r0
 8006b04:	4a20      	ldr	r2, [pc, #128]	@ (8006b88 <vTaskStartScheduler+0xbc>)
 8006b06:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006b08:	4b1f      	ldr	r3, [pc, #124]	@ (8006b88 <vTaskStartScheduler+0xbc>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d002      	beq.n	8006b16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006b10:	2301      	movs	r3, #1
 8006b12:	617b      	str	r3, [r7, #20]
 8006b14:	e001      	b.n	8006b1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006b16:	2300      	movs	r3, #0
 8006b18:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d11b      	bne.n	8006b58 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	613b      	str	r3, [r7, #16]
}
 8006b32:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006b34:	4b15      	ldr	r3, [pc, #84]	@ (8006b8c <vTaskStartScheduler+0xc0>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	334c      	adds	r3, #76	@ 0x4c
 8006b3a:	4a15      	ldr	r2, [pc, #84]	@ (8006b90 <vTaskStartScheduler+0xc4>)
 8006b3c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006b3e:	4b15      	ldr	r3, [pc, #84]	@ (8006b94 <vTaskStartScheduler+0xc8>)
 8006b40:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006b44:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006b46:	4b14      	ldr	r3, [pc, #80]	@ (8006b98 <vTaskStartScheduler+0xcc>)
 8006b48:	2201      	movs	r2, #1
 8006b4a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006b4c:	4b13      	ldr	r3, [pc, #76]	@ (8006b9c <vTaskStartScheduler+0xd0>)
 8006b4e:	2200      	movs	r2, #0
 8006b50:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006b52:	f000 fd75 	bl	8007640 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006b56:	e00f      	b.n	8006b78 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006b58:	697b      	ldr	r3, [r7, #20]
 8006b5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b5e:	d10b      	bne.n	8006b78 <vTaskStartScheduler+0xac>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	60fb      	str	r3, [r7, #12]
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	e7fd      	b.n	8006b74 <vTaskStartScheduler+0xa8>
}
 8006b78:	bf00      	nop
 8006b7a:	3718      	adds	r7, #24
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	0800b68c 	.word	0x0800b68c
 8006b84:	08007155 	.word	0x08007155
 8006b88:	200007a8 	.word	0x200007a8
 8006b8c:	20000684 	.word	0x20000684
 8006b90:	2000001c 	.word	0x2000001c
 8006b94:	200007a4 	.word	0x200007a4
 8006b98:	20000790 	.word	0x20000790
 8006b9c:	20000788 	.word	0x20000788

08006ba0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006ba4:	4b04      	ldr	r3, [pc, #16]	@ (8006bb8 <vTaskSuspendAll+0x18>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	4a03      	ldr	r2, [pc, #12]	@ (8006bb8 <vTaskSuspendAll+0x18>)
 8006bac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006bae:	bf00      	nop
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb6:	4770      	bx	lr
 8006bb8:	200007ac 	.word	0x200007ac

08006bbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006bca:	4b42      	ldr	r3, [pc, #264]	@ (8006cd4 <xTaskResumeAll+0x118>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10b      	bne.n	8006bea <xTaskResumeAll+0x2e>
	__asm volatile
 8006bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bd6:	f383 8811 	msr	BASEPRI, r3
 8006bda:	f3bf 8f6f 	isb	sy
 8006bde:	f3bf 8f4f 	dsb	sy
 8006be2:	603b      	str	r3, [r7, #0]
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop
 8006be8:	e7fd      	b.n	8006be6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006bea:	f000 fdcd 	bl	8007788 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006bee:	4b39      	ldr	r3, [pc, #228]	@ (8006cd4 <xTaskResumeAll+0x118>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	4a37      	ldr	r2, [pc, #220]	@ (8006cd4 <xTaskResumeAll+0x118>)
 8006bf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006bf8:	4b36      	ldr	r3, [pc, #216]	@ (8006cd4 <xTaskResumeAll+0x118>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d161      	bne.n	8006cc4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006c00:	4b35      	ldr	r3, [pc, #212]	@ (8006cd8 <xTaskResumeAll+0x11c>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d05d      	beq.n	8006cc4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c08:	e02e      	b.n	8006c68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006c0a:	4b34      	ldr	r3, [pc, #208]	@ (8006cdc <xTaskResumeAll+0x120>)
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	68db      	ldr	r3, [r3, #12]
 8006c10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	3318      	adds	r3, #24
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7ff f98f 	bl	8005f3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	3304      	adds	r3, #4
 8006c20:	4618      	mov	r0, r3
 8006c22:	f7ff f98a 	bl	8005f3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	409a      	lsls	r2, r3
 8006c2e:	4b2c      	ldr	r3, [pc, #176]	@ (8006ce0 <xTaskResumeAll+0x124>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4313      	orrs	r3, r2
 8006c34:	4a2a      	ldr	r2, [pc, #168]	@ (8006ce0 <xTaskResumeAll+0x124>)
 8006c36:	6013      	str	r3, [r2, #0]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	4413      	add	r3, r2
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4a27      	ldr	r2, [pc, #156]	@ (8006ce4 <xTaskResumeAll+0x128>)
 8006c46:	441a      	add	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	4619      	mov	r1, r3
 8006c4e:	4610      	mov	r0, r2
 8006c50:	f7ff f916 	bl	8005e80 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c58:	4b23      	ldr	r3, [pc, #140]	@ (8006ce8 <xTaskResumeAll+0x12c>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c5e:	429a      	cmp	r2, r3
 8006c60:	d302      	bcc.n	8006c68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006c62:	4b22      	ldr	r3, [pc, #136]	@ (8006cec <xTaskResumeAll+0x130>)
 8006c64:	2201      	movs	r2, #1
 8006c66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006c68:	4b1c      	ldr	r3, [pc, #112]	@ (8006cdc <xTaskResumeAll+0x120>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1cc      	bne.n	8006c0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d001      	beq.n	8006c7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006c76:	f000 fb29 	bl	80072cc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8006cf0 <xTaskResumeAll+0x134>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d010      	beq.n	8006ca8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c86:	f000 f837 	bl	8006cf8 <xTaskIncrementTick>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d002      	beq.n	8006c96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006c90:	4b16      	ldr	r3, [pc, #88]	@ (8006cec <xTaskResumeAll+0x130>)
 8006c92:	2201      	movs	r2, #1
 8006c94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	3b01      	subs	r3, #1
 8006c9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1f1      	bne.n	8006c86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006ca2:	4b13      	ldr	r3, [pc, #76]	@ (8006cf0 <xTaskResumeAll+0x134>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006ca8:	4b10      	ldr	r3, [pc, #64]	@ (8006cec <xTaskResumeAll+0x130>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d009      	beq.n	8006cc4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8006cf4 <xTaskResumeAll+0x138>)
 8006cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006cba:	601a      	str	r2, [r3, #0]
 8006cbc:	f3bf 8f4f 	dsb	sy
 8006cc0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006cc4:	f000 fd92 	bl	80077ec <vPortExitCritical>

	return xAlreadyYielded;
 8006cc8:	68bb      	ldr	r3, [r7, #8]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3710      	adds	r7, #16
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	200007ac 	.word	0x200007ac
 8006cd8:	20000784 	.word	0x20000784
 8006cdc:	20000744 	.word	0x20000744
 8006ce0:	2000078c 	.word	0x2000078c
 8006ce4:	20000688 	.word	0x20000688
 8006ce8:	20000684 	.word	0x20000684
 8006cec:	20000798 	.word	0x20000798
 8006cf0:	20000794 	.word	0x20000794
 8006cf4:	e000ed04 	.word	0xe000ed04

08006cf8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b086      	sub	sp, #24
 8006cfc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006d02:	4b4f      	ldr	r3, [pc, #316]	@ (8006e40 <xTaskIncrementTick+0x148>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f040 808f 	bne.w	8006e2a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006d0c:	4b4d      	ldr	r3, [pc, #308]	@ (8006e44 <xTaskIncrementTick+0x14c>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	3301      	adds	r3, #1
 8006d12:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006d14:	4a4b      	ldr	r2, [pc, #300]	@ (8006e44 <xTaskIncrementTick+0x14c>)
 8006d16:	693b      	ldr	r3, [r7, #16]
 8006d18:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d121      	bne.n	8006d64 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006d20:	4b49      	ldr	r3, [pc, #292]	@ (8006e48 <xTaskIncrementTick+0x150>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d00b      	beq.n	8006d42 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	603b      	str	r3, [r7, #0]
}
 8006d3c:	bf00      	nop
 8006d3e:	bf00      	nop
 8006d40:	e7fd      	b.n	8006d3e <xTaskIncrementTick+0x46>
 8006d42:	4b41      	ldr	r3, [pc, #260]	@ (8006e48 <xTaskIncrementTick+0x150>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	60fb      	str	r3, [r7, #12]
 8006d48:	4b40      	ldr	r3, [pc, #256]	@ (8006e4c <xTaskIncrementTick+0x154>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a3e      	ldr	r2, [pc, #248]	@ (8006e48 <xTaskIncrementTick+0x150>)
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	4a3e      	ldr	r2, [pc, #248]	@ (8006e4c <xTaskIncrementTick+0x154>)
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	6013      	str	r3, [r2, #0]
 8006d56:	4b3e      	ldr	r3, [pc, #248]	@ (8006e50 <xTaskIncrementTick+0x158>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	3301      	adds	r3, #1
 8006d5c:	4a3c      	ldr	r2, [pc, #240]	@ (8006e50 <xTaskIncrementTick+0x158>)
 8006d5e:	6013      	str	r3, [r2, #0]
 8006d60:	f000 fab4 	bl	80072cc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d64:	4b3b      	ldr	r3, [pc, #236]	@ (8006e54 <xTaskIncrementTick+0x15c>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	693a      	ldr	r2, [r7, #16]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d348      	bcc.n	8006e00 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d6e:	4b36      	ldr	r3, [pc, #216]	@ (8006e48 <xTaskIncrementTick+0x150>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d104      	bne.n	8006d82 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d78:	4b36      	ldr	r3, [pc, #216]	@ (8006e54 <xTaskIncrementTick+0x15c>)
 8006d7a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d7e:	601a      	str	r2, [r3, #0]
					break;
 8006d80:	e03e      	b.n	8006e00 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d82:	4b31      	ldr	r3, [pc, #196]	@ (8006e48 <xTaskIncrementTick+0x150>)
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d92:	693a      	ldr	r2, [r7, #16]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d203      	bcs.n	8006da2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d9a:	4a2e      	ldr	r2, [pc, #184]	@ (8006e54 <xTaskIncrementTick+0x15c>)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006da0:	e02e      	b.n	8006e00 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	3304      	adds	r3, #4
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff f8c7 	bl	8005f3a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d004      	beq.n	8006dbe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	3318      	adds	r3, #24
 8006db8:	4618      	mov	r0, r3
 8006dba:	f7ff f8be 	bl	8005f3a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	409a      	lsls	r2, r3
 8006dc6:	4b24      	ldr	r3, [pc, #144]	@ (8006e58 <xTaskIncrementTick+0x160>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	4a22      	ldr	r2, [pc, #136]	@ (8006e58 <xTaskIncrementTick+0x160>)
 8006dce:	6013      	str	r3, [r2, #0]
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	4413      	add	r3, r2
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4a1f      	ldr	r2, [pc, #124]	@ (8006e5c <xTaskIncrementTick+0x164>)
 8006dde:	441a      	add	r2, r3
 8006de0:	68bb      	ldr	r3, [r7, #8]
 8006de2:	3304      	adds	r3, #4
 8006de4:	4619      	mov	r1, r3
 8006de6:	4610      	mov	r0, r2
 8006de8:	f7ff f84a 	bl	8005e80 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006df0:	4b1b      	ldr	r3, [pc, #108]	@ (8006e60 <xTaskIncrementTick+0x168>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d3b9      	bcc.n	8006d6e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006dfe:	e7b6      	b.n	8006d6e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006e00:	4b17      	ldr	r3, [pc, #92]	@ (8006e60 <xTaskIncrementTick+0x168>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e06:	4915      	ldr	r1, [pc, #84]	@ (8006e5c <xTaskIncrementTick+0x164>)
 8006e08:	4613      	mov	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	440b      	add	r3, r1
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d901      	bls.n	8006e1c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006e1c:	4b11      	ldr	r3, [pc, #68]	@ (8006e64 <xTaskIncrementTick+0x16c>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d007      	beq.n	8006e34 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006e24:	2301      	movs	r3, #1
 8006e26:	617b      	str	r3, [r7, #20]
 8006e28:	e004      	b.n	8006e34 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8006e68 <xTaskIncrementTick+0x170>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	4a0d      	ldr	r2, [pc, #52]	@ (8006e68 <xTaskIncrementTick+0x170>)
 8006e32:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006e34:	697b      	ldr	r3, [r7, #20]
}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3718      	adds	r7, #24
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
 8006e3e:	bf00      	nop
 8006e40:	200007ac 	.word	0x200007ac
 8006e44:	20000788 	.word	0x20000788
 8006e48:	2000073c 	.word	0x2000073c
 8006e4c:	20000740 	.word	0x20000740
 8006e50:	2000079c 	.word	0x2000079c
 8006e54:	200007a4 	.word	0x200007a4
 8006e58:	2000078c 	.word	0x2000078c
 8006e5c:	20000688 	.word	0x20000688
 8006e60:	20000684 	.word	0x20000684
 8006e64:	20000798 	.word	0x20000798
 8006e68:	20000794 	.word	0x20000794

08006e6c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b087      	sub	sp, #28
 8006e70:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e72:	4b2a      	ldr	r3, [pc, #168]	@ (8006f1c <vTaskSwitchContext+0xb0>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e7a:	4b29      	ldr	r3, [pc, #164]	@ (8006f20 <vTaskSwitchContext+0xb4>)
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e80:	e045      	b.n	8006f0e <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006e82:	4b27      	ldr	r3, [pc, #156]	@ (8006f20 <vTaskSwitchContext+0xb4>)
 8006e84:	2200      	movs	r2, #0
 8006e86:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e88:	4b26      	ldr	r3, [pc, #152]	@ (8006f24 <vTaskSwitchContext+0xb8>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	fab3 f383 	clz	r3, r3
 8006e94:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006e96:	7afb      	ldrb	r3, [r7, #11]
 8006e98:	f1c3 031f 	rsb	r3, r3, #31
 8006e9c:	617b      	str	r3, [r7, #20]
 8006e9e:	4922      	ldr	r1, [pc, #136]	@ (8006f28 <vTaskSwitchContext+0xbc>)
 8006ea0:	697a      	ldr	r2, [r7, #20]
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	440b      	add	r3, r1
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10b      	bne.n	8006eca <vTaskSwitchContext+0x5e>
	__asm volatile
 8006eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb6:	f383 8811 	msr	BASEPRI, r3
 8006eba:	f3bf 8f6f 	isb	sy
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	607b      	str	r3, [r7, #4]
}
 8006ec4:	bf00      	nop
 8006ec6:	bf00      	nop
 8006ec8:	e7fd      	b.n	8006ec6 <vTaskSwitchContext+0x5a>
 8006eca:	697a      	ldr	r2, [r7, #20]
 8006ecc:	4613      	mov	r3, r2
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	4413      	add	r3, r2
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	4a14      	ldr	r2, [pc, #80]	@ (8006f28 <vTaskSwitchContext+0xbc>)
 8006ed6:	4413      	add	r3, r2
 8006ed8:	613b      	str	r3, [r7, #16]
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	685a      	ldr	r2, [r3, #4]
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	605a      	str	r2, [r3, #4]
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	693b      	ldr	r3, [r7, #16]
 8006eea:	3308      	adds	r3, #8
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d104      	bne.n	8006efa <vTaskSwitchContext+0x8e>
 8006ef0:	693b      	ldr	r3, [r7, #16]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	685a      	ldr	r2, [r3, #4]
 8006ef6:	693b      	ldr	r3, [r7, #16]
 8006ef8:	605a      	str	r2, [r3, #4]
 8006efa:	693b      	ldr	r3, [r7, #16]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	4a0a      	ldr	r2, [pc, #40]	@ (8006f2c <vTaskSwitchContext+0xc0>)
 8006f02:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006f04:	4b09      	ldr	r3, [pc, #36]	@ (8006f2c <vTaskSwitchContext+0xc0>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	334c      	adds	r3, #76	@ 0x4c
 8006f0a:	4a09      	ldr	r2, [pc, #36]	@ (8006f30 <vTaskSwitchContext+0xc4>)
 8006f0c:	6013      	str	r3, [r2, #0]
}
 8006f0e:	bf00      	nop
 8006f10:	371c      	adds	r7, #28
 8006f12:	46bd      	mov	sp, r7
 8006f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f18:	4770      	bx	lr
 8006f1a:	bf00      	nop
 8006f1c:	200007ac 	.word	0x200007ac
 8006f20:	20000798 	.word	0x20000798
 8006f24:	2000078c 	.word	0x2000078c
 8006f28:	20000688 	.word	0x20000688
 8006f2c:	20000684 	.word	0x20000684
 8006f30:	2000001c 	.word	0x2000001c

08006f34 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b084      	sub	sp, #16
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d10b      	bne.n	8006f5c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f48:	f383 8811 	msr	BASEPRI, r3
 8006f4c:	f3bf 8f6f 	isb	sy
 8006f50:	f3bf 8f4f 	dsb	sy
 8006f54:	60fb      	str	r3, [r7, #12]
}
 8006f56:	bf00      	nop
 8006f58:	bf00      	nop
 8006f5a:	e7fd      	b.n	8006f58 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f5c:	4b07      	ldr	r3, [pc, #28]	@ (8006f7c <vTaskPlaceOnEventList+0x48>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	3318      	adds	r3, #24
 8006f62:	4619      	mov	r1, r3
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f7fe ffaf 	bl	8005ec8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f6a:	2101      	movs	r1, #1
 8006f6c:	6838      	ldr	r0, [r7, #0]
 8006f6e:	f000 fa73 	bl	8007458 <prvAddCurrentTaskToDelayedList>
}
 8006f72:	bf00      	nop
 8006f74:	3710      	adds	r7, #16
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	20000684 	.word	0x20000684

08006f80 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	68db      	ldr	r3, [r3, #12]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10b      	bne.n	8006fae <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006f96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9a:	f383 8811 	msr	BASEPRI, r3
 8006f9e:	f3bf 8f6f 	isb	sy
 8006fa2:	f3bf 8f4f 	dsb	sy
 8006fa6:	60fb      	str	r3, [r7, #12]
}
 8006fa8:	bf00      	nop
 8006faa:	bf00      	nop
 8006fac:	e7fd      	b.n	8006faa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006fae:	693b      	ldr	r3, [r7, #16]
 8006fb0:	3318      	adds	r3, #24
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f7fe ffc1 	bl	8005f3a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8007030 <xTaskRemoveFromEventList+0xb0>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d11c      	bne.n	8006ffa <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	3304      	adds	r3, #4
 8006fc4:	4618      	mov	r0, r3
 8006fc6:	f7fe ffb8 	bl	8005f3a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fce:	2201      	movs	r2, #1
 8006fd0:	409a      	lsls	r2, r3
 8006fd2:	4b18      	ldr	r3, [pc, #96]	@ (8007034 <xTaskRemoveFromEventList+0xb4>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	4a16      	ldr	r2, [pc, #88]	@ (8007034 <xTaskRemoveFromEventList+0xb4>)
 8006fda:	6013      	str	r3, [r2, #0]
 8006fdc:	693b      	ldr	r3, [r7, #16]
 8006fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	4413      	add	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	4a13      	ldr	r2, [pc, #76]	@ (8007038 <xTaskRemoveFromEventList+0xb8>)
 8006fea:	441a      	add	r2, r3
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	3304      	adds	r3, #4
 8006ff0:	4619      	mov	r1, r3
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	f7fe ff44 	bl	8005e80 <vListInsertEnd>
 8006ff8:	e005      	b.n	8007006 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	3318      	adds	r3, #24
 8006ffe:	4619      	mov	r1, r3
 8007000:	480e      	ldr	r0, [pc, #56]	@ (800703c <xTaskRemoveFromEventList+0xbc>)
 8007002:	f7fe ff3d 	bl	8005e80 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800700a:	4b0d      	ldr	r3, [pc, #52]	@ (8007040 <xTaskRemoveFromEventList+0xc0>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007010:	429a      	cmp	r2, r3
 8007012:	d905      	bls.n	8007020 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007014:	2301      	movs	r3, #1
 8007016:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007018:	4b0a      	ldr	r3, [pc, #40]	@ (8007044 <xTaskRemoveFromEventList+0xc4>)
 800701a:	2201      	movs	r2, #1
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	e001      	b.n	8007024 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007020:	2300      	movs	r3, #0
 8007022:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007024:	697b      	ldr	r3, [r7, #20]
}
 8007026:	4618      	mov	r0, r3
 8007028:	3718      	adds	r7, #24
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	200007ac 	.word	0x200007ac
 8007034:	2000078c 	.word	0x2000078c
 8007038:	20000688 	.word	0x20000688
 800703c:	20000744 	.word	0x20000744
 8007040:	20000684 	.word	0x20000684
 8007044:	20000798 	.word	0x20000798

08007048 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007050:	4b06      	ldr	r3, [pc, #24]	@ (800706c <vTaskInternalSetTimeOutState+0x24>)
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007058:	4b05      	ldr	r3, [pc, #20]	@ (8007070 <vTaskInternalSetTimeOutState+0x28>)
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	605a      	str	r2, [r3, #4]
}
 8007060:	bf00      	nop
 8007062:	370c      	adds	r7, #12
 8007064:	46bd      	mov	sp, r7
 8007066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706a:	4770      	bx	lr
 800706c:	2000079c 	.word	0x2000079c
 8007070:	20000788 	.word	0x20000788

08007074 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b088      	sub	sp, #32
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10b      	bne.n	800709c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	613b      	str	r3, [r7, #16]
}
 8007096:	bf00      	nop
 8007098:	bf00      	nop
 800709a:	e7fd      	b.n	8007098 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d10b      	bne.n	80070ba <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80070a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a6:	f383 8811 	msr	BASEPRI, r3
 80070aa:	f3bf 8f6f 	isb	sy
 80070ae:	f3bf 8f4f 	dsb	sy
 80070b2:	60fb      	str	r3, [r7, #12]
}
 80070b4:	bf00      	nop
 80070b6:	bf00      	nop
 80070b8:	e7fd      	b.n	80070b6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80070ba:	f000 fb65 	bl	8007788 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80070be:	4b1d      	ldr	r3, [pc, #116]	@ (8007134 <xTaskCheckForTimeOut+0xc0>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	1ad3      	subs	r3, r2, r3
 80070cc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070d6:	d102      	bne.n	80070de <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80070d8:	2300      	movs	r3, #0
 80070da:	61fb      	str	r3, [r7, #28]
 80070dc:	e023      	b.n	8007126 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	4b15      	ldr	r3, [pc, #84]	@ (8007138 <xTaskCheckForTimeOut+0xc4>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d007      	beq.n	80070fa <xTaskCheckForTimeOut+0x86>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	69ba      	ldr	r2, [r7, #24]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d302      	bcc.n	80070fa <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80070f4:	2301      	movs	r3, #1
 80070f6:	61fb      	str	r3, [r7, #28]
 80070f8:	e015      	b.n	8007126 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	697a      	ldr	r2, [r7, #20]
 8007100:	429a      	cmp	r2, r3
 8007102:	d20b      	bcs.n	800711c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	681a      	ldr	r2, [r3, #0]
 8007108:	697b      	ldr	r3, [r7, #20]
 800710a:	1ad2      	subs	r2, r2, r3
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f7ff ff99 	bl	8007048 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007116:	2300      	movs	r3, #0
 8007118:	61fb      	str	r3, [r7, #28]
 800711a:	e004      	b.n	8007126 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	2200      	movs	r2, #0
 8007120:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007122:	2301      	movs	r3, #1
 8007124:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007126:	f000 fb61 	bl	80077ec <vPortExitCritical>

	return xReturn;
 800712a:	69fb      	ldr	r3, [r7, #28]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3720      	adds	r7, #32
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	20000788 	.word	0x20000788
 8007138:	2000079c 	.word	0x2000079c

0800713c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007140:	4b03      	ldr	r3, [pc, #12]	@ (8007150 <vTaskMissedYield+0x14>)
 8007142:	2201      	movs	r2, #1
 8007144:	601a      	str	r2, [r3, #0]
}
 8007146:	bf00      	nop
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	20000798 	.word	0x20000798

08007154 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b082      	sub	sp, #8
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800715c:	f000 f852 	bl	8007204 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007160:	4b06      	ldr	r3, [pc, #24]	@ (800717c <prvIdleTask+0x28>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	2b01      	cmp	r3, #1
 8007166:	d9f9      	bls.n	800715c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007168:	4b05      	ldr	r3, [pc, #20]	@ (8007180 <prvIdleTask+0x2c>)
 800716a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800716e:	601a      	str	r2, [r3, #0]
 8007170:	f3bf 8f4f 	dsb	sy
 8007174:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007178:	e7f0      	b.n	800715c <prvIdleTask+0x8>
 800717a:	bf00      	nop
 800717c:	20000688 	.word	0x20000688
 8007180:	e000ed04 	.word	0xe000ed04

08007184 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b082      	sub	sp, #8
 8007188:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800718a:	2300      	movs	r3, #0
 800718c:	607b      	str	r3, [r7, #4]
 800718e:	e00c      	b.n	80071aa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007190:	687a      	ldr	r2, [r7, #4]
 8007192:	4613      	mov	r3, r2
 8007194:	009b      	lsls	r3, r3, #2
 8007196:	4413      	add	r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	4a12      	ldr	r2, [pc, #72]	@ (80071e4 <prvInitialiseTaskLists+0x60>)
 800719c:	4413      	add	r3, r2
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe fe41 	bl	8005e26 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	3301      	adds	r3, #1
 80071a8:	607b      	str	r3, [r7, #4]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2b06      	cmp	r3, #6
 80071ae:	d9ef      	bls.n	8007190 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80071b0:	480d      	ldr	r0, [pc, #52]	@ (80071e8 <prvInitialiseTaskLists+0x64>)
 80071b2:	f7fe fe38 	bl	8005e26 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80071b6:	480d      	ldr	r0, [pc, #52]	@ (80071ec <prvInitialiseTaskLists+0x68>)
 80071b8:	f7fe fe35 	bl	8005e26 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80071bc:	480c      	ldr	r0, [pc, #48]	@ (80071f0 <prvInitialiseTaskLists+0x6c>)
 80071be:	f7fe fe32 	bl	8005e26 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80071c2:	480c      	ldr	r0, [pc, #48]	@ (80071f4 <prvInitialiseTaskLists+0x70>)
 80071c4:	f7fe fe2f 	bl	8005e26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80071c8:	480b      	ldr	r0, [pc, #44]	@ (80071f8 <prvInitialiseTaskLists+0x74>)
 80071ca:	f7fe fe2c 	bl	8005e26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80071ce:	4b0b      	ldr	r3, [pc, #44]	@ (80071fc <prvInitialiseTaskLists+0x78>)
 80071d0:	4a05      	ldr	r2, [pc, #20]	@ (80071e8 <prvInitialiseTaskLists+0x64>)
 80071d2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80071d4:	4b0a      	ldr	r3, [pc, #40]	@ (8007200 <prvInitialiseTaskLists+0x7c>)
 80071d6:	4a05      	ldr	r2, [pc, #20]	@ (80071ec <prvInitialiseTaskLists+0x68>)
 80071d8:	601a      	str	r2, [r3, #0]
}
 80071da:	bf00      	nop
 80071dc:	3708      	adds	r7, #8
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
 80071e2:	bf00      	nop
 80071e4:	20000688 	.word	0x20000688
 80071e8:	20000714 	.word	0x20000714
 80071ec:	20000728 	.word	0x20000728
 80071f0:	20000744 	.word	0x20000744
 80071f4:	20000758 	.word	0x20000758
 80071f8:	20000770 	.word	0x20000770
 80071fc:	2000073c 	.word	0x2000073c
 8007200:	20000740 	.word	0x20000740

08007204 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800720a:	e019      	b.n	8007240 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800720c:	f000 fabc 	bl	8007788 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007210:	4b10      	ldr	r3, [pc, #64]	@ (8007254 <prvCheckTasksWaitingTermination+0x50>)
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	3304      	adds	r3, #4
 800721c:	4618      	mov	r0, r3
 800721e:	f7fe fe8c 	bl	8005f3a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007222:	4b0d      	ldr	r3, [pc, #52]	@ (8007258 <prvCheckTasksWaitingTermination+0x54>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	3b01      	subs	r3, #1
 8007228:	4a0b      	ldr	r2, [pc, #44]	@ (8007258 <prvCheckTasksWaitingTermination+0x54>)
 800722a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800722c:	4b0b      	ldr	r3, [pc, #44]	@ (800725c <prvCheckTasksWaitingTermination+0x58>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	3b01      	subs	r3, #1
 8007232:	4a0a      	ldr	r2, [pc, #40]	@ (800725c <prvCheckTasksWaitingTermination+0x58>)
 8007234:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007236:	f000 fad9 	bl	80077ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f810 	bl	8007260 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007240:	4b06      	ldr	r3, [pc, #24]	@ (800725c <prvCheckTasksWaitingTermination+0x58>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d1e1      	bne.n	800720c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007248:	bf00      	nop
 800724a:	bf00      	nop
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	20000758 	.word	0x20000758
 8007258:	20000784 	.word	0x20000784
 800725c:	2000076c 	.word	0x2000076c

08007260 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007260:	b580      	push	{r7, lr}
 8007262:	b084      	sub	sp, #16
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	334c      	adds	r3, #76	@ 0x4c
 800726c:	4618      	mov	r0, r3
 800726e:	f001 fad3 	bl	8008818 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007278:	2b00      	cmp	r3, #0
 800727a:	d108      	bne.n	800728e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007280:	4618      	mov	r0, r3
 8007282:	f000 fc2f 	bl	8007ae4 <vPortFree>
				vPortFree( pxTCB );
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 fc2c 	bl	8007ae4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800728c:	e019      	b.n	80072c2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007294:	2b01      	cmp	r3, #1
 8007296:	d103      	bne.n	80072a0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 fc23 	bl	8007ae4 <vPortFree>
	}
 800729e:	e010      	b.n	80072c2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 80072a6:	2b02      	cmp	r3, #2
 80072a8:	d00b      	beq.n	80072c2 <prvDeleteTCB+0x62>
	__asm volatile
 80072aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ae:	f383 8811 	msr	BASEPRI, r3
 80072b2:	f3bf 8f6f 	isb	sy
 80072b6:	f3bf 8f4f 	dsb	sy
 80072ba:	60fb      	str	r3, [r7, #12]
}
 80072bc:	bf00      	nop
 80072be:	bf00      	nop
 80072c0:	e7fd      	b.n	80072be <prvDeleteTCB+0x5e>
	}
 80072c2:	bf00      	nop
 80072c4:	3710      	adds	r7, #16
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
	...

080072cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80072cc:	b480      	push	{r7}
 80072ce:	b083      	sub	sp, #12
 80072d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072d2:	4b0c      	ldr	r3, [pc, #48]	@ (8007304 <prvResetNextTaskUnblockTime+0x38>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d104      	bne.n	80072e6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80072dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007308 <prvResetNextTaskUnblockTime+0x3c>)
 80072de:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072e2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80072e4:	e008      	b.n	80072f8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072e6:	4b07      	ldr	r3, [pc, #28]	@ (8007304 <prvResetNextTaskUnblockTime+0x38>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	4a04      	ldr	r2, [pc, #16]	@ (8007308 <prvResetNextTaskUnblockTime+0x3c>)
 80072f6:	6013      	str	r3, [r2, #0]
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr
 8007304:	2000073c 	.word	0x2000073c
 8007308:	200007a4 	.word	0x200007a4

0800730c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007312:	4b0b      	ldr	r3, [pc, #44]	@ (8007340 <xTaskGetSchedulerState+0x34>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d102      	bne.n	8007320 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800731a:	2301      	movs	r3, #1
 800731c:	607b      	str	r3, [r7, #4]
 800731e:	e008      	b.n	8007332 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007320:	4b08      	ldr	r3, [pc, #32]	@ (8007344 <xTaskGetSchedulerState+0x38>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d102      	bne.n	800732e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007328:	2302      	movs	r3, #2
 800732a:	607b      	str	r3, [r7, #4]
 800732c:	e001      	b.n	8007332 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800732e:	2300      	movs	r3, #0
 8007330:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007332:	687b      	ldr	r3, [r7, #4]
	}
 8007334:	4618      	mov	r0, r3
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr
 8007340:	20000790 	.word	0x20000790
 8007344:	200007ac 	.word	0x200007ac

08007348 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007348:	b580      	push	{r7, lr}
 800734a:	b086      	sub	sp, #24
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007354:	2300      	movs	r3, #0
 8007356:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d070      	beq.n	8007440 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800735e:	4b3b      	ldr	r3, [pc, #236]	@ (800744c <xTaskPriorityDisinherit+0x104>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	693a      	ldr	r2, [r7, #16]
 8007364:	429a      	cmp	r2, r3
 8007366:	d00b      	beq.n	8007380 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007368:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800736c:	f383 8811 	msr	BASEPRI, r3
 8007370:	f3bf 8f6f 	isb	sy
 8007374:	f3bf 8f4f 	dsb	sy
 8007378:	60fb      	str	r3, [r7, #12]
}
 800737a:	bf00      	nop
 800737c:	bf00      	nop
 800737e:	e7fd      	b.n	800737c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007380:	693b      	ldr	r3, [r7, #16]
 8007382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007384:	2b00      	cmp	r3, #0
 8007386:	d10b      	bne.n	80073a0 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738c:	f383 8811 	msr	BASEPRI, r3
 8007390:	f3bf 8f6f 	isb	sy
 8007394:	f3bf 8f4f 	dsb	sy
 8007398:	60bb      	str	r3, [r7, #8]
}
 800739a:	bf00      	nop
 800739c:	bf00      	nop
 800739e:	e7fd      	b.n	800739c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80073a0:	693b      	ldr	r3, [r7, #16]
 80073a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073a4:	1e5a      	subs	r2, r3, #1
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d044      	beq.n	8007440 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d140      	bne.n	8007440 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073be:	693b      	ldr	r3, [r7, #16]
 80073c0:	3304      	adds	r3, #4
 80073c2:	4618      	mov	r0, r3
 80073c4:	f7fe fdb9 	bl	8005f3a <uxListRemove>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d115      	bne.n	80073fa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d2:	491f      	ldr	r1, [pc, #124]	@ (8007450 <xTaskPriorityDisinherit+0x108>)
 80073d4:	4613      	mov	r3, r2
 80073d6:	009b      	lsls	r3, r3, #2
 80073d8:	4413      	add	r3, r2
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	440b      	add	r3, r1
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10a      	bne.n	80073fa <xTaskPriorityDisinherit+0xb2>
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073e8:	2201      	movs	r2, #1
 80073ea:	fa02 f303 	lsl.w	r3, r2, r3
 80073ee:	43da      	mvns	r2, r3
 80073f0:	4b18      	ldr	r3, [pc, #96]	@ (8007454 <xTaskPriorityDisinherit+0x10c>)
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	4013      	ands	r3, r2
 80073f6:	4a17      	ldr	r2, [pc, #92]	@ (8007454 <xTaskPriorityDisinherit+0x10c>)
 80073f8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007406:	f1c3 0207 	rsb	r2, r3, #7
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007412:	2201      	movs	r2, #1
 8007414:	409a      	lsls	r2, r3
 8007416:	4b0f      	ldr	r3, [pc, #60]	@ (8007454 <xTaskPriorityDisinherit+0x10c>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4313      	orrs	r3, r2
 800741c:	4a0d      	ldr	r2, [pc, #52]	@ (8007454 <xTaskPriorityDisinherit+0x10c>)
 800741e:	6013      	str	r3, [r2, #0]
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007424:	4613      	mov	r3, r2
 8007426:	009b      	lsls	r3, r3, #2
 8007428:	4413      	add	r3, r2
 800742a:	009b      	lsls	r3, r3, #2
 800742c:	4a08      	ldr	r2, [pc, #32]	@ (8007450 <xTaskPriorityDisinherit+0x108>)
 800742e:	441a      	add	r2, r3
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	3304      	adds	r3, #4
 8007434:	4619      	mov	r1, r3
 8007436:	4610      	mov	r0, r2
 8007438:	f7fe fd22 	bl	8005e80 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800743c:	2301      	movs	r3, #1
 800743e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007440:	697b      	ldr	r3, [r7, #20]
	}
 8007442:	4618      	mov	r0, r3
 8007444:	3718      	adds	r7, #24
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop
 800744c:	20000684 	.word	0x20000684
 8007450:	20000688 	.word	0x20000688
 8007454:	2000078c 	.word	0x2000078c

08007458 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007462:	4b29      	ldr	r3, [pc, #164]	@ (8007508 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007468:	4b28      	ldr	r3, [pc, #160]	@ (800750c <prvAddCurrentTaskToDelayedList+0xb4>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3304      	adds	r3, #4
 800746e:	4618      	mov	r0, r3
 8007470:	f7fe fd63 	bl	8005f3a <uxListRemove>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d10b      	bne.n	8007492 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800747a:	4b24      	ldr	r3, [pc, #144]	@ (800750c <prvAddCurrentTaskToDelayedList+0xb4>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007480:	2201      	movs	r2, #1
 8007482:	fa02 f303 	lsl.w	r3, r2, r3
 8007486:	43da      	mvns	r2, r3
 8007488:	4b21      	ldr	r3, [pc, #132]	@ (8007510 <prvAddCurrentTaskToDelayedList+0xb8>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4013      	ands	r3, r2
 800748e:	4a20      	ldr	r2, [pc, #128]	@ (8007510 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007490:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007498:	d10a      	bne.n	80074b0 <prvAddCurrentTaskToDelayedList+0x58>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d007      	beq.n	80074b0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074a0:	4b1a      	ldr	r3, [pc, #104]	@ (800750c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	3304      	adds	r3, #4
 80074a6:	4619      	mov	r1, r3
 80074a8:	481a      	ldr	r0, [pc, #104]	@ (8007514 <prvAddCurrentTaskToDelayedList+0xbc>)
 80074aa:	f7fe fce9 	bl	8005e80 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80074ae:	e026      	b.n	80074fe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80074b0:	68fa      	ldr	r2, [r7, #12]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4413      	add	r3, r2
 80074b6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80074b8:	4b14      	ldr	r3, [pc, #80]	@ (800750c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68ba      	ldr	r2, [r7, #8]
 80074be:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80074c0:	68ba      	ldr	r2, [r7, #8]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d209      	bcs.n	80074dc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074c8:	4b13      	ldr	r3, [pc, #76]	@ (8007518 <prvAddCurrentTaskToDelayedList+0xc0>)
 80074ca:	681a      	ldr	r2, [r3, #0]
 80074cc:	4b0f      	ldr	r3, [pc, #60]	@ (800750c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	3304      	adds	r3, #4
 80074d2:	4619      	mov	r1, r3
 80074d4:	4610      	mov	r0, r2
 80074d6:	f7fe fcf7 	bl	8005ec8 <vListInsert>
}
 80074da:	e010      	b.n	80074fe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80074dc:	4b0f      	ldr	r3, [pc, #60]	@ (800751c <prvAddCurrentTaskToDelayedList+0xc4>)
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	4b0a      	ldr	r3, [pc, #40]	@ (800750c <prvAddCurrentTaskToDelayedList+0xb4>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	3304      	adds	r3, #4
 80074e6:	4619      	mov	r1, r3
 80074e8:	4610      	mov	r0, r2
 80074ea:	f7fe fced 	bl	8005ec8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80074ee:	4b0c      	ldr	r3, [pc, #48]	@ (8007520 <prvAddCurrentTaskToDelayedList+0xc8>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68ba      	ldr	r2, [r7, #8]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d202      	bcs.n	80074fe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80074f8:	4a09      	ldr	r2, [pc, #36]	@ (8007520 <prvAddCurrentTaskToDelayedList+0xc8>)
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	6013      	str	r3, [r2, #0]
}
 80074fe:	bf00      	nop
 8007500:	3710      	adds	r7, #16
 8007502:	46bd      	mov	sp, r7
 8007504:	bd80      	pop	{r7, pc}
 8007506:	bf00      	nop
 8007508:	20000788 	.word	0x20000788
 800750c:	20000684 	.word	0x20000684
 8007510:	2000078c 	.word	0x2000078c
 8007514:	20000770 	.word	0x20000770
 8007518:	20000740 	.word	0x20000740
 800751c:	2000073c 	.word	0x2000073c
 8007520:	200007a4 	.word	0x200007a4

08007524 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	60f8      	str	r0, [r7, #12]
 800752c:	60b9      	str	r1, [r7, #8]
 800752e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	3b04      	subs	r3, #4
 8007534:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800753c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3b04      	subs	r3, #4
 8007542:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	f023 0201 	bic.w	r2, r3, #1
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	3b04      	subs	r3, #4
 8007552:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007554:	4a0c      	ldr	r2, [pc, #48]	@ (8007588 <pxPortInitialiseStack+0x64>)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	3b14      	subs	r3, #20
 800755e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	3b04      	subs	r3, #4
 800756a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f06f 0202 	mvn.w	r2, #2
 8007572:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	3b20      	subs	r3, #32
 8007578:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800757a:	68fb      	ldr	r3, [r7, #12]
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	0800758d 	.word	0x0800758d

0800758c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800758c:	b480      	push	{r7}
 800758e:	b085      	sub	sp, #20
 8007590:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007592:	2300      	movs	r3, #0
 8007594:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007596:	4b13      	ldr	r3, [pc, #76]	@ (80075e4 <prvTaskExitError+0x58>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800759e:	d00b      	beq.n	80075b8 <prvTaskExitError+0x2c>
	__asm volatile
 80075a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075a4:	f383 8811 	msr	BASEPRI, r3
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	f3bf 8f4f 	dsb	sy
 80075b0:	60fb      	str	r3, [r7, #12]
}
 80075b2:	bf00      	nop
 80075b4:	bf00      	nop
 80075b6:	e7fd      	b.n	80075b4 <prvTaskExitError+0x28>
	__asm volatile
 80075b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075bc:	f383 8811 	msr	BASEPRI, r3
 80075c0:	f3bf 8f6f 	isb	sy
 80075c4:	f3bf 8f4f 	dsb	sy
 80075c8:	60bb      	str	r3, [r7, #8]
}
 80075ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80075cc:	bf00      	nop
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d0fc      	beq.n	80075ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80075d4:	bf00      	nop
 80075d6:	bf00      	nop
 80075d8:	3714      	adds	r7, #20
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	2000000c 	.word	0x2000000c
	...

080075f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80075f0:	4b07      	ldr	r3, [pc, #28]	@ (8007610 <pxCurrentTCBConst2>)
 80075f2:	6819      	ldr	r1, [r3, #0]
 80075f4:	6808      	ldr	r0, [r1, #0]
 80075f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fa:	f380 8809 	msr	PSP, r0
 80075fe:	f3bf 8f6f 	isb	sy
 8007602:	f04f 0000 	mov.w	r0, #0
 8007606:	f380 8811 	msr	BASEPRI, r0
 800760a:	4770      	bx	lr
 800760c:	f3af 8000 	nop.w

08007610 <pxCurrentTCBConst2>:
 8007610:	20000684 	.word	0x20000684
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007614:	bf00      	nop
 8007616:	bf00      	nop

08007618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007618:	4808      	ldr	r0, [pc, #32]	@ (800763c <prvPortStartFirstTask+0x24>)
 800761a:	6800      	ldr	r0, [r0, #0]
 800761c:	6800      	ldr	r0, [r0, #0]
 800761e:	f380 8808 	msr	MSP, r0
 8007622:	f04f 0000 	mov.w	r0, #0
 8007626:	f380 8814 	msr	CONTROL, r0
 800762a:	b662      	cpsie	i
 800762c:	b661      	cpsie	f
 800762e:	f3bf 8f4f 	dsb	sy
 8007632:	f3bf 8f6f 	isb	sy
 8007636:	df00      	svc	0
 8007638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800763a:	bf00      	nop
 800763c:	e000ed08 	.word	0xe000ed08

08007640 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007646:	4b47      	ldr	r3, [pc, #284]	@ (8007764 <xPortStartScheduler+0x124>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a47      	ldr	r2, [pc, #284]	@ (8007768 <xPortStartScheduler+0x128>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d10b      	bne.n	8007668 <xPortStartScheduler+0x28>
	__asm volatile
 8007650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007654:	f383 8811 	msr	BASEPRI, r3
 8007658:	f3bf 8f6f 	isb	sy
 800765c:	f3bf 8f4f 	dsb	sy
 8007660:	613b      	str	r3, [r7, #16]
}
 8007662:	bf00      	nop
 8007664:	bf00      	nop
 8007666:	e7fd      	b.n	8007664 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007668:	4b3e      	ldr	r3, [pc, #248]	@ (8007764 <xPortStartScheduler+0x124>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a3f      	ldr	r2, [pc, #252]	@ (800776c <xPortStartScheduler+0x12c>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d10b      	bne.n	800768a <xPortStartScheduler+0x4a>
	__asm volatile
 8007672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007676:	f383 8811 	msr	BASEPRI, r3
 800767a:	f3bf 8f6f 	isb	sy
 800767e:	f3bf 8f4f 	dsb	sy
 8007682:	60fb      	str	r3, [r7, #12]
}
 8007684:	bf00      	nop
 8007686:	bf00      	nop
 8007688:	e7fd      	b.n	8007686 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800768a:	4b39      	ldr	r3, [pc, #228]	@ (8007770 <xPortStartScheduler+0x130>)
 800768c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800768e:	697b      	ldr	r3, [r7, #20]
 8007690:	781b      	ldrb	r3, [r3, #0]
 8007692:	b2db      	uxtb	r3, r3
 8007694:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007696:	697b      	ldr	r3, [r7, #20]
 8007698:	22ff      	movs	r2, #255	@ 0xff
 800769a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	b2db      	uxtb	r3, r3
 80076a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80076a4:	78fb      	ldrb	r3, [r7, #3]
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80076ac:	b2da      	uxtb	r2, r3
 80076ae:	4b31      	ldr	r3, [pc, #196]	@ (8007774 <xPortStartScheduler+0x134>)
 80076b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80076b2:	4b31      	ldr	r3, [pc, #196]	@ (8007778 <xPortStartScheduler+0x138>)
 80076b4:	2207      	movs	r2, #7
 80076b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076b8:	e009      	b.n	80076ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80076ba:	4b2f      	ldr	r3, [pc, #188]	@ (8007778 <xPortStartScheduler+0x138>)
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	3b01      	subs	r3, #1
 80076c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007778 <xPortStartScheduler+0x138>)
 80076c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80076c4:	78fb      	ldrb	r3, [r7, #3]
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	005b      	lsls	r3, r3, #1
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80076ce:	78fb      	ldrb	r3, [r7, #3]
 80076d0:	b2db      	uxtb	r3, r3
 80076d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076d6:	2b80      	cmp	r3, #128	@ 0x80
 80076d8:	d0ef      	beq.n	80076ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80076da:	4b27      	ldr	r3, [pc, #156]	@ (8007778 <xPortStartScheduler+0x138>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f1c3 0307 	rsb	r3, r3, #7
 80076e2:	2b04      	cmp	r3, #4
 80076e4:	d00b      	beq.n	80076fe <xPortStartScheduler+0xbe>
	__asm volatile
 80076e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ea:	f383 8811 	msr	BASEPRI, r3
 80076ee:	f3bf 8f6f 	isb	sy
 80076f2:	f3bf 8f4f 	dsb	sy
 80076f6:	60bb      	str	r3, [r7, #8]
}
 80076f8:	bf00      	nop
 80076fa:	bf00      	nop
 80076fc:	e7fd      	b.n	80076fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80076fe:	4b1e      	ldr	r3, [pc, #120]	@ (8007778 <xPortStartScheduler+0x138>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	021b      	lsls	r3, r3, #8
 8007704:	4a1c      	ldr	r2, [pc, #112]	@ (8007778 <xPortStartScheduler+0x138>)
 8007706:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007708:	4b1b      	ldr	r3, [pc, #108]	@ (8007778 <xPortStartScheduler+0x138>)
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007710:	4a19      	ldr	r2, [pc, #100]	@ (8007778 <xPortStartScheduler+0x138>)
 8007712:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	b2da      	uxtb	r2, r3
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800771c:	4b17      	ldr	r3, [pc, #92]	@ (800777c <xPortStartScheduler+0x13c>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a16      	ldr	r2, [pc, #88]	@ (800777c <xPortStartScheduler+0x13c>)
 8007722:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007726:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007728:	4b14      	ldr	r3, [pc, #80]	@ (800777c <xPortStartScheduler+0x13c>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a13      	ldr	r2, [pc, #76]	@ (800777c <xPortStartScheduler+0x13c>)
 800772e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007732:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007734:	f000 f8da 	bl	80078ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007738:	4b11      	ldr	r3, [pc, #68]	@ (8007780 <xPortStartScheduler+0x140>)
 800773a:	2200      	movs	r2, #0
 800773c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800773e:	f000 f8f9 	bl	8007934 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007742:	4b10      	ldr	r3, [pc, #64]	@ (8007784 <xPortStartScheduler+0x144>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a0f      	ldr	r2, [pc, #60]	@ (8007784 <xPortStartScheduler+0x144>)
 8007748:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800774c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800774e:	f7ff ff63 	bl	8007618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007752:	f7ff fb8b 	bl	8006e6c <vTaskSwitchContext>
	prvTaskExitError();
 8007756:	f7ff ff19 	bl	800758c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3718      	adds	r7, #24
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}
 8007764:	e000ed00 	.word	0xe000ed00
 8007768:	410fc271 	.word	0x410fc271
 800776c:	410fc270 	.word	0x410fc270
 8007770:	e000e400 	.word	0xe000e400
 8007774:	200007b0 	.word	0x200007b0
 8007778:	200007b4 	.word	0x200007b4
 800777c:	e000ed20 	.word	0xe000ed20
 8007780:	2000000c 	.word	0x2000000c
 8007784:	e000ef34 	.word	0xe000ef34

08007788 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
	__asm volatile
 800778e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007792:	f383 8811 	msr	BASEPRI, r3
 8007796:	f3bf 8f6f 	isb	sy
 800779a:	f3bf 8f4f 	dsb	sy
 800779e:	607b      	str	r3, [r7, #4]
}
 80077a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80077a2:	4b10      	ldr	r3, [pc, #64]	@ (80077e4 <vPortEnterCritical+0x5c>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	3301      	adds	r3, #1
 80077a8:	4a0e      	ldr	r2, [pc, #56]	@ (80077e4 <vPortEnterCritical+0x5c>)
 80077aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80077ac:	4b0d      	ldr	r3, [pc, #52]	@ (80077e4 <vPortEnterCritical+0x5c>)
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d110      	bne.n	80077d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80077b4:	4b0c      	ldr	r3, [pc, #48]	@ (80077e8 <vPortEnterCritical+0x60>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	b2db      	uxtb	r3, r3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00b      	beq.n	80077d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80077be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c2:	f383 8811 	msr	BASEPRI, r3
 80077c6:	f3bf 8f6f 	isb	sy
 80077ca:	f3bf 8f4f 	dsb	sy
 80077ce:	603b      	str	r3, [r7, #0]
}
 80077d0:	bf00      	nop
 80077d2:	bf00      	nop
 80077d4:	e7fd      	b.n	80077d2 <vPortEnterCritical+0x4a>
	}
}
 80077d6:	bf00      	nop
 80077d8:	370c      	adds	r7, #12
 80077da:	46bd      	mov	sp, r7
 80077dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	2000000c 	.word	0x2000000c
 80077e8:	e000ed04 	.word	0xe000ed04

080077ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80077f2:	4b12      	ldr	r3, [pc, #72]	@ (800783c <vPortExitCritical+0x50>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d10b      	bne.n	8007812 <vPortExitCritical+0x26>
	__asm volatile
 80077fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	607b      	str	r3, [r7, #4]
}
 800780c:	bf00      	nop
 800780e:	bf00      	nop
 8007810:	e7fd      	b.n	800780e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007812:	4b0a      	ldr	r3, [pc, #40]	@ (800783c <vPortExitCritical+0x50>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3b01      	subs	r3, #1
 8007818:	4a08      	ldr	r2, [pc, #32]	@ (800783c <vPortExitCritical+0x50>)
 800781a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800781c:	4b07      	ldr	r3, [pc, #28]	@ (800783c <vPortExitCritical+0x50>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d105      	bne.n	8007830 <vPortExitCritical+0x44>
 8007824:	2300      	movs	r3, #0
 8007826:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800782e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007830:	bf00      	nop
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr
 800783c:	2000000c 	.word	0x2000000c

08007840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007840:	f3ef 8009 	mrs	r0, PSP
 8007844:	f3bf 8f6f 	isb	sy
 8007848:	4b15      	ldr	r3, [pc, #84]	@ (80078a0 <pxCurrentTCBConst>)
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	f01e 0f10 	tst.w	lr, #16
 8007850:	bf08      	it	eq
 8007852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800785a:	6010      	str	r0, [r2, #0]
 800785c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007860:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007864:	f380 8811 	msr	BASEPRI, r0
 8007868:	f3bf 8f4f 	dsb	sy
 800786c:	f3bf 8f6f 	isb	sy
 8007870:	f7ff fafc 	bl	8006e6c <vTaskSwitchContext>
 8007874:	f04f 0000 	mov.w	r0, #0
 8007878:	f380 8811 	msr	BASEPRI, r0
 800787c:	bc09      	pop	{r0, r3}
 800787e:	6819      	ldr	r1, [r3, #0]
 8007880:	6808      	ldr	r0, [r1, #0]
 8007882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007886:	f01e 0f10 	tst.w	lr, #16
 800788a:	bf08      	it	eq
 800788c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007890:	f380 8809 	msr	PSP, r0
 8007894:	f3bf 8f6f 	isb	sy
 8007898:	4770      	bx	lr
 800789a:	bf00      	nop
 800789c:	f3af 8000 	nop.w

080078a0 <pxCurrentTCBConst>:
 80078a0:	20000684 	.word	0x20000684
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80078a4:	bf00      	nop
 80078a6:	bf00      	nop

080078a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
	__asm volatile
 80078ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078b2:	f383 8811 	msr	BASEPRI, r3
 80078b6:	f3bf 8f6f 	isb	sy
 80078ba:	f3bf 8f4f 	dsb	sy
 80078be:	607b      	str	r3, [r7, #4]
}
 80078c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80078c2:	f7ff fa19 	bl	8006cf8 <xTaskIncrementTick>
 80078c6:	4603      	mov	r3, r0
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d003      	beq.n	80078d4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80078cc:	4b06      	ldr	r3, [pc, #24]	@ (80078e8 <SysTick_Handler+0x40>)
 80078ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078d2:	601a      	str	r2, [r3, #0]
 80078d4:	2300      	movs	r3, #0
 80078d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	f383 8811 	msr	BASEPRI, r3
}
 80078de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80078e0:	bf00      	nop
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	e000ed04 	.word	0xe000ed04

080078ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80078ec:	b480      	push	{r7}
 80078ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80078f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007920 <vPortSetupTimerInterrupt+0x34>)
 80078f2:	2200      	movs	r2, #0
 80078f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80078f6:	4b0b      	ldr	r3, [pc, #44]	@ (8007924 <vPortSetupTimerInterrupt+0x38>)
 80078f8:	2200      	movs	r2, #0
 80078fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80078fc:	4b0a      	ldr	r3, [pc, #40]	@ (8007928 <vPortSetupTimerInterrupt+0x3c>)
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a0a      	ldr	r2, [pc, #40]	@ (800792c <vPortSetupTimerInterrupt+0x40>)
 8007902:	fba2 2303 	umull	r2, r3, r2, r3
 8007906:	099b      	lsrs	r3, r3, #6
 8007908:	4a09      	ldr	r2, [pc, #36]	@ (8007930 <vPortSetupTimerInterrupt+0x44>)
 800790a:	3b01      	subs	r3, #1
 800790c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800790e:	4b04      	ldr	r3, [pc, #16]	@ (8007920 <vPortSetupTimerInterrupt+0x34>)
 8007910:	2207      	movs	r2, #7
 8007912:	601a      	str	r2, [r3, #0]
}
 8007914:	bf00      	nop
 8007916:	46bd      	mov	sp, r7
 8007918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791c:	4770      	bx	lr
 800791e:	bf00      	nop
 8007920:	e000e010 	.word	0xe000e010
 8007924:	e000e018 	.word	0xe000e018
 8007928:	20000000 	.word	0x20000000
 800792c:	10624dd3 	.word	0x10624dd3
 8007930:	e000e014 	.word	0xe000e014

08007934 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007934:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007944 <vPortEnableVFP+0x10>
 8007938:	6801      	ldr	r1, [r0, #0]
 800793a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800793e:	6001      	str	r1, [r0, #0]
 8007940:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007942:	bf00      	nop
 8007944:	e000ed88 	.word	0xe000ed88

08007948 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08a      	sub	sp, #40	@ 0x28
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007950:	2300      	movs	r3, #0
 8007952:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007954:	f7ff f924 	bl	8006ba0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007958:	4b5c      	ldr	r3, [pc, #368]	@ (8007acc <pvPortMalloc+0x184>)
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d101      	bne.n	8007964 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007960:	f000 f924 	bl	8007bac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007964:	4b5a      	ldr	r3, [pc, #360]	@ (8007ad0 <pvPortMalloc+0x188>)
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	4013      	ands	r3, r2
 800796c:	2b00      	cmp	r3, #0
 800796e:	f040 8095 	bne.w	8007a9c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d01e      	beq.n	80079b6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007978:	2208      	movs	r2, #8
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4413      	add	r3, r2
 800797e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f003 0307 	and.w	r3, r3, #7
 8007986:	2b00      	cmp	r3, #0
 8007988:	d015      	beq.n	80079b6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	f023 0307 	bic.w	r3, r3, #7
 8007990:	3308      	adds	r3, #8
 8007992:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	f003 0307 	and.w	r3, r3, #7
 800799a:	2b00      	cmp	r3, #0
 800799c:	d00b      	beq.n	80079b6 <pvPortMalloc+0x6e>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	617b      	str	r3, [r7, #20]
}
 80079b0:	bf00      	nop
 80079b2:	bf00      	nop
 80079b4:	e7fd      	b.n	80079b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d06f      	beq.n	8007a9c <pvPortMalloc+0x154>
 80079bc:	4b45      	ldr	r3, [pc, #276]	@ (8007ad4 <pvPortMalloc+0x18c>)
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	429a      	cmp	r2, r3
 80079c4:	d86a      	bhi.n	8007a9c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80079c6:	4b44      	ldr	r3, [pc, #272]	@ (8007ad8 <pvPortMalloc+0x190>)
 80079c8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80079ca:	4b43      	ldr	r3, [pc, #268]	@ (8007ad8 <pvPortMalloc+0x190>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079d0:	e004      	b.n	80079dc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80079d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80079d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80079dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	687a      	ldr	r2, [r7, #4]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d903      	bls.n	80079ee <pvPortMalloc+0xa6>
 80079e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d1f1      	bne.n	80079d2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80079ee:	4b37      	ldr	r3, [pc, #220]	@ (8007acc <pvPortMalloc+0x184>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d051      	beq.n	8007a9c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2208      	movs	r2, #8
 80079fe:	4413      	add	r3, r2
 8007a00:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a04:	681a      	ldr	r2, [r3, #0]
 8007a06:	6a3b      	ldr	r3, [r7, #32]
 8007a08:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a0c:	685a      	ldr	r2, [r3, #4]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	1ad2      	subs	r2, r2, r3
 8007a12:	2308      	movs	r3, #8
 8007a14:	005b      	lsls	r3, r3, #1
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d920      	bls.n	8007a5c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4413      	add	r3, r2
 8007a20:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007a22:	69bb      	ldr	r3, [r7, #24]
 8007a24:	f003 0307 	and.w	r3, r3, #7
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d00b      	beq.n	8007a44 <pvPortMalloc+0xfc>
	__asm volatile
 8007a2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a30:	f383 8811 	msr	BASEPRI, r3
 8007a34:	f3bf 8f6f 	isb	sy
 8007a38:	f3bf 8f4f 	dsb	sy
 8007a3c:	613b      	str	r3, [r7, #16]
}
 8007a3e:	bf00      	nop
 8007a40:	bf00      	nop
 8007a42:	e7fd      	b.n	8007a40 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007a44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a46:	685a      	ldr	r2, [r3, #4]
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	1ad2      	subs	r2, r2, r3
 8007a4c:	69bb      	ldr	r3, [r7, #24]
 8007a4e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007a56:	69b8      	ldr	r0, [r7, #24]
 8007a58:	f000 f90a 	bl	8007c70 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8007ad4 <pvPortMalloc+0x18c>)
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	4a1b      	ldr	r2, [pc, #108]	@ (8007ad4 <pvPortMalloc+0x18c>)
 8007a68:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007a6a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad4 <pvPortMalloc+0x18c>)
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8007adc <pvPortMalloc+0x194>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d203      	bcs.n	8007a7e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007a76:	4b17      	ldr	r3, [pc, #92]	@ (8007ad4 <pvPortMalloc+0x18c>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a18      	ldr	r2, [pc, #96]	@ (8007adc <pvPortMalloc+0x194>)
 8007a7c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a80:	685a      	ldr	r2, [r3, #4]
 8007a82:	4b13      	ldr	r3, [pc, #76]	@ (8007ad0 <pvPortMalloc+0x188>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	431a      	orrs	r2, r3
 8007a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8e:	2200      	movs	r2, #0
 8007a90:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007a92:	4b13      	ldr	r3, [pc, #76]	@ (8007ae0 <pvPortMalloc+0x198>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	3301      	adds	r3, #1
 8007a98:	4a11      	ldr	r2, [pc, #68]	@ (8007ae0 <pvPortMalloc+0x198>)
 8007a9a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007a9c:	f7ff f88e 	bl	8006bbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007aa0:	69fb      	ldr	r3, [r7, #28]
 8007aa2:	f003 0307 	and.w	r3, r3, #7
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d00b      	beq.n	8007ac2 <pvPortMalloc+0x17a>
	__asm volatile
 8007aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aae:	f383 8811 	msr	BASEPRI, r3
 8007ab2:	f3bf 8f6f 	isb	sy
 8007ab6:	f3bf 8f4f 	dsb	sy
 8007aba:	60fb      	str	r3, [r7, #12]
}
 8007abc:	bf00      	nop
 8007abe:	bf00      	nop
 8007ac0:	e7fd      	b.n	8007abe <pvPortMalloc+0x176>
	return pvReturn;
 8007ac2:	69fb      	ldr	r3, [r7, #28]
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3728      	adds	r7, #40	@ 0x28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}
 8007acc:	200043c0 	.word	0x200043c0
 8007ad0:	200043d4 	.word	0x200043d4
 8007ad4:	200043c4 	.word	0x200043c4
 8007ad8:	200043b8 	.word	0x200043b8
 8007adc:	200043c8 	.word	0x200043c8
 8007ae0:	200043cc 	.word	0x200043cc

08007ae4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b086      	sub	sp, #24
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d04f      	beq.n	8007b96 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007af6:	2308      	movs	r3, #8
 8007af8:	425b      	negs	r3, r3
 8007afa:	697a      	ldr	r2, [r7, #20]
 8007afc:	4413      	add	r3, r2
 8007afe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007b04:	693b      	ldr	r3, [r7, #16]
 8007b06:	685a      	ldr	r2, [r3, #4]
 8007b08:	4b25      	ldr	r3, [pc, #148]	@ (8007ba0 <vPortFree+0xbc>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4013      	ands	r3, r2
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d10b      	bne.n	8007b2a <vPortFree+0x46>
	__asm volatile
 8007b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b16:	f383 8811 	msr	BASEPRI, r3
 8007b1a:	f3bf 8f6f 	isb	sy
 8007b1e:	f3bf 8f4f 	dsb	sy
 8007b22:	60fb      	str	r3, [r7, #12]
}
 8007b24:	bf00      	nop
 8007b26:	bf00      	nop
 8007b28:	e7fd      	b.n	8007b26 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00b      	beq.n	8007b4a <vPortFree+0x66>
	__asm volatile
 8007b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b36:	f383 8811 	msr	BASEPRI, r3
 8007b3a:	f3bf 8f6f 	isb	sy
 8007b3e:	f3bf 8f4f 	dsb	sy
 8007b42:	60bb      	str	r3, [r7, #8]
}
 8007b44:	bf00      	nop
 8007b46:	bf00      	nop
 8007b48:	e7fd      	b.n	8007b46 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007b4a:	693b      	ldr	r3, [r7, #16]
 8007b4c:	685a      	ldr	r2, [r3, #4]
 8007b4e:	4b14      	ldr	r3, [pc, #80]	@ (8007ba0 <vPortFree+0xbc>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4013      	ands	r3, r2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d01e      	beq.n	8007b96 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d11a      	bne.n	8007b96 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	4b0e      	ldr	r3, [pc, #56]	@ (8007ba0 <vPortFree+0xbc>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	43db      	mvns	r3, r3
 8007b6a:	401a      	ands	r2, r3
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007b70:	f7ff f816 	bl	8006ba0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	685a      	ldr	r2, [r3, #4]
 8007b78:	4b0a      	ldr	r3, [pc, #40]	@ (8007ba4 <vPortFree+0xc0>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4413      	add	r3, r2
 8007b7e:	4a09      	ldr	r2, [pc, #36]	@ (8007ba4 <vPortFree+0xc0>)
 8007b80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007b82:	6938      	ldr	r0, [r7, #16]
 8007b84:	f000 f874 	bl	8007c70 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007b88:	4b07      	ldr	r3, [pc, #28]	@ (8007ba8 <vPortFree+0xc4>)
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	3301      	adds	r3, #1
 8007b8e:	4a06      	ldr	r2, [pc, #24]	@ (8007ba8 <vPortFree+0xc4>)
 8007b90:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007b92:	f7ff f813 	bl	8006bbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007b96:	bf00      	nop
 8007b98:	3718      	adds	r7, #24
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}
 8007b9e:	bf00      	nop
 8007ba0:	200043d4 	.word	0x200043d4
 8007ba4:	200043c4 	.word	0x200043c4
 8007ba8:	200043d0 	.word	0x200043d0

08007bac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007bac:	b480      	push	{r7}
 8007bae:	b085      	sub	sp, #20
 8007bb0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007bb2:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8007bb6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007bb8:	4b27      	ldr	r3, [pc, #156]	@ (8007c58 <prvHeapInit+0xac>)
 8007bba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	f003 0307 	and.w	r3, r3, #7
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d00c      	beq.n	8007be0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	3307      	adds	r3, #7
 8007bca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f023 0307 	bic.w	r3, r3, #7
 8007bd2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007bd4:	68ba      	ldr	r2, [r7, #8]
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	4a1f      	ldr	r2, [pc, #124]	@ (8007c58 <prvHeapInit+0xac>)
 8007bdc:	4413      	add	r3, r2
 8007bde:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007be4:	4a1d      	ldr	r2, [pc, #116]	@ (8007c5c <prvHeapInit+0xb0>)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007bea:	4b1c      	ldr	r3, [pc, #112]	@ (8007c5c <prvHeapInit+0xb0>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	68ba      	ldr	r2, [r7, #8]
 8007bf4:	4413      	add	r3, r2
 8007bf6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007bf8:	2208      	movs	r2, #8
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	1a9b      	subs	r3, r3, r2
 8007bfe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f023 0307 	bic.w	r3, r3, #7
 8007c06:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	4a15      	ldr	r2, [pc, #84]	@ (8007c60 <prvHeapInit+0xb4>)
 8007c0c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007c0e:	4b14      	ldr	r3, [pc, #80]	@ (8007c60 <prvHeapInit+0xb4>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	2200      	movs	r2, #0
 8007c14:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007c16:	4b12      	ldr	r3, [pc, #72]	@ (8007c60 <prvHeapInit+0xb4>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	68fa      	ldr	r2, [r7, #12]
 8007c26:	1ad2      	subs	r2, r2, r3
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007c2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c60 <prvHeapInit+0xb4>)
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	685b      	ldr	r3, [r3, #4]
 8007c38:	4a0a      	ldr	r2, [pc, #40]	@ (8007c64 <prvHeapInit+0xb8>)
 8007c3a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	4a09      	ldr	r2, [pc, #36]	@ (8007c68 <prvHeapInit+0xbc>)
 8007c42:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007c44:	4b09      	ldr	r3, [pc, #36]	@ (8007c6c <prvHeapInit+0xc0>)
 8007c46:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007c4a:	601a      	str	r2, [r3, #0]
}
 8007c4c:	bf00      	nop
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr
 8007c58:	200007b8 	.word	0x200007b8
 8007c5c:	200043b8 	.word	0x200043b8
 8007c60:	200043c0 	.word	0x200043c0
 8007c64:	200043c8 	.word	0x200043c8
 8007c68:	200043c4 	.word	0x200043c4
 8007c6c:	200043d4 	.word	0x200043d4

08007c70 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007c70:	b480      	push	{r7}
 8007c72:	b085      	sub	sp, #20
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007c78:	4b28      	ldr	r3, [pc, #160]	@ (8007d1c <prvInsertBlockIntoFreeList+0xac>)
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	e002      	b.n	8007c84 <prvInsertBlockIntoFreeList+0x14>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	60fb      	str	r3, [r7, #12]
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	687a      	ldr	r2, [r7, #4]
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d8f7      	bhi.n	8007c7e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	4413      	add	r3, r2
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d108      	bne.n	8007cb2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	685a      	ldr	r2, [r3, #4]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	685b      	ldr	r3, [r3, #4]
 8007ca8:	441a      	add	r2, r3
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	685b      	ldr	r3, [r3, #4]
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	441a      	add	r2, r3
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d118      	bne.n	8007cf8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	4b15      	ldr	r3, [pc, #84]	@ (8007d20 <prvInsertBlockIntoFreeList+0xb0>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	429a      	cmp	r2, r3
 8007cd0:	d00d      	beq.n	8007cee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	685a      	ldr	r2, [r3, #4]
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	441a      	add	r2, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	681a      	ldr	r2, [r3, #0]
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	e008      	b.n	8007d00 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007cee:	4b0c      	ldr	r3, [pc, #48]	@ (8007d20 <prvInsertBlockIntoFreeList+0xb0>)
 8007cf0:	681a      	ldr	r2, [r3, #0]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	601a      	str	r2, [r3, #0]
 8007cf6:	e003      	b.n	8007d00 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007d00:	68fa      	ldr	r2, [r7, #12]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d002      	beq.n	8007d0e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	687a      	ldr	r2, [r7, #4]
 8007d0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d0e:	bf00      	nop
 8007d10:	3714      	adds	r7, #20
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	200043b8 	.word	0x200043b8
 8007d20:	200043c0 	.word	0x200043c0

08007d24 <__cvt>:
 8007d24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d28:	ec57 6b10 	vmov	r6, r7, d0
 8007d2c:	2f00      	cmp	r7, #0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	4619      	mov	r1, r3
 8007d32:	463b      	mov	r3, r7
 8007d34:	bfbb      	ittet	lt
 8007d36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007d3a:	461f      	movlt	r7, r3
 8007d3c:	2300      	movge	r3, #0
 8007d3e:	232d      	movlt	r3, #45	@ 0x2d
 8007d40:	700b      	strb	r3, [r1, #0]
 8007d42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d44:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007d48:	4691      	mov	r9, r2
 8007d4a:	f023 0820 	bic.w	r8, r3, #32
 8007d4e:	bfbc      	itt	lt
 8007d50:	4632      	movlt	r2, r6
 8007d52:	4616      	movlt	r6, r2
 8007d54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d58:	d005      	beq.n	8007d66 <__cvt+0x42>
 8007d5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d5e:	d100      	bne.n	8007d62 <__cvt+0x3e>
 8007d60:	3401      	adds	r4, #1
 8007d62:	2102      	movs	r1, #2
 8007d64:	e000      	b.n	8007d68 <__cvt+0x44>
 8007d66:	2103      	movs	r1, #3
 8007d68:	ab03      	add	r3, sp, #12
 8007d6a:	9301      	str	r3, [sp, #4]
 8007d6c:	ab02      	add	r3, sp, #8
 8007d6e:	9300      	str	r3, [sp, #0]
 8007d70:	ec47 6b10 	vmov	d0, r6, r7
 8007d74:	4653      	mov	r3, sl
 8007d76:	4622      	mov	r2, r4
 8007d78:	f000 fe9e 	bl	8008ab8 <_dtoa_r>
 8007d7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007d80:	4605      	mov	r5, r0
 8007d82:	d119      	bne.n	8007db8 <__cvt+0x94>
 8007d84:	f019 0f01 	tst.w	r9, #1
 8007d88:	d00e      	beq.n	8007da8 <__cvt+0x84>
 8007d8a:	eb00 0904 	add.w	r9, r0, r4
 8007d8e:	2200      	movs	r2, #0
 8007d90:	2300      	movs	r3, #0
 8007d92:	4630      	mov	r0, r6
 8007d94:	4639      	mov	r1, r7
 8007d96:	f7f8 fe97 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d9a:	b108      	cbz	r0, 8007da0 <__cvt+0x7c>
 8007d9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007da0:	2230      	movs	r2, #48	@ 0x30
 8007da2:	9b03      	ldr	r3, [sp, #12]
 8007da4:	454b      	cmp	r3, r9
 8007da6:	d31e      	bcc.n	8007de6 <__cvt+0xc2>
 8007da8:	9b03      	ldr	r3, [sp, #12]
 8007daa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007dac:	1b5b      	subs	r3, r3, r5
 8007dae:	4628      	mov	r0, r5
 8007db0:	6013      	str	r3, [r2, #0]
 8007db2:	b004      	add	sp, #16
 8007db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007db8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007dbc:	eb00 0904 	add.w	r9, r0, r4
 8007dc0:	d1e5      	bne.n	8007d8e <__cvt+0x6a>
 8007dc2:	7803      	ldrb	r3, [r0, #0]
 8007dc4:	2b30      	cmp	r3, #48	@ 0x30
 8007dc6:	d10a      	bne.n	8007dde <__cvt+0xba>
 8007dc8:	2200      	movs	r2, #0
 8007dca:	2300      	movs	r3, #0
 8007dcc:	4630      	mov	r0, r6
 8007dce:	4639      	mov	r1, r7
 8007dd0:	f7f8 fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007dd4:	b918      	cbnz	r0, 8007dde <__cvt+0xba>
 8007dd6:	f1c4 0401 	rsb	r4, r4, #1
 8007dda:	f8ca 4000 	str.w	r4, [sl]
 8007dde:	f8da 3000 	ldr.w	r3, [sl]
 8007de2:	4499      	add	r9, r3
 8007de4:	e7d3      	b.n	8007d8e <__cvt+0x6a>
 8007de6:	1c59      	adds	r1, r3, #1
 8007de8:	9103      	str	r1, [sp, #12]
 8007dea:	701a      	strb	r2, [r3, #0]
 8007dec:	e7d9      	b.n	8007da2 <__cvt+0x7e>

08007dee <__exponent>:
 8007dee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007df0:	2900      	cmp	r1, #0
 8007df2:	bfba      	itte	lt
 8007df4:	4249      	neglt	r1, r1
 8007df6:	232d      	movlt	r3, #45	@ 0x2d
 8007df8:	232b      	movge	r3, #43	@ 0x2b
 8007dfa:	2909      	cmp	r1, #9
 8007dfc:	7002      	strb	r2, [r0, #0]
 8007dfe:	7043      	strb	r3, [r0, #1]
 8007e00:	dd29      	ble.n	8007e56 <__exponent+0x68>
 8007e02:	f10d 0307 	add.w	r3, sp, #7
 8007e06:	461d      	mov	r5, r3
 8007e08:	270a      	movs	r7, #10
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007e10:	fb07 1416 	mls	r4, r7, r6, r1
 8007e14:	3430      	adds	r4, #48	@ 0x30
 8007e16:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007e1a:	460c      	mov	r4, r1
 8007e1c:	2c63      	cmp	r4, #99	@ 0x63
 8007e1e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007e22:	4631      	mov	r1, r6
 8007e24:	dcf1      	bgt.n	8007e0a <__exponent+0x1c>
 8007e26:	3130      	adds	r1, #48	@ 0x30
 8007e28:	1e94      	subs	r4, r2, #2
 8007e2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007e2e:	1c41      	adds	r1, r0, #1
 8007e30:	4623      	mov	r3, r4
 8007e32:	42ab      	cmp	r3, r5
 8007e34:	d30a      	bcc.n	8007e4c <__exponent+0x5e>
 8007e36:	f10d 0309 	add.w	r3, sp, #9
 8007e3a:	1a9b      	subs	r3, r3, r2
 8007e3c:	42ac      	cmp	r4, r5
 8007e3e:	bf88      	it	hi
 8007e40:	2300      	movhi	r3, #0
 8007e42:	3302      	adds	r3, #2
 8007e44:	4403      	add	r3, r0
 8007e46:	1a18      	subs	r0, r3, r0
 8007e48:	b003      	add	sp, #12
 8007e4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e4c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e50:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e54:	e7ed      	b.n	8007e32 <__exponent+0x44>
 8007e56:	2330      	movs	r3, #48	@ 0x30
 8007e58:	3130      	adds	r1, #48	@ 0x30
 8007e5a:	7083      	strb	r3, [r0, #2]
 8007e5c:	70c1      	strb	r1, [r0, #3]
 8007e5e:	1d03      	adds	r3, r0, #4
 8007e60:	e7f1      	b.n	8007e46 <__exponent+0x58>
	...

08007e64 <_printf_float>:
 8007e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e68:	b08d      	sub	sp, #52	@ 0x34
 8007e6a:	460c      	mov	r4, r1
 8007e6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e70:	4616      	mov	r6, r2
 8007e72:	461f      	mov	r7, r3
 8007e74:	4605      	mov	r5, r0
 8007e76:	f000 fcbb 	bl	80087f0 <_localeconv_r>
 8007e7a:	6803      	ldr	r3, [r0, #0]
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	4618      	mov	r0, r3
 8007e80:	f7f8 f9f6 	bl	8000270 <strlen>
 8007e84:	2300      	movs	r3, #0
 8007e86:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e88:	f8d8 3000 	ldr.w	r3, [r8]
 8007e8c:	9005      	str	r0, [sp, #20]
 8007e8e:	3307      	adds	r3, #7
 8007e90:	f023 0307 	bic.w	r3, r3, #7
 8007e94:	f103 0208 	add.w	r2, r3, #8
 8007e98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e9c:	f8d4 b000 	ldr.w	fp, [r4]
 8007ea0:	f8c8 2000 	str.w	r2, [r8]
 8007ea4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ea8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007eac:	9307      	str	r3, [sp, #28]
 8007eae:	f8cd 8018 	str.w	r8, [sp, #24]
 8007eb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007eb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007eba:	4b9c      	ldr	r3, [pc, #624]	@ (800812c <_printf_float+0x2c8>)
 8007ebc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ec0:	f7f8 fe34 	bl	8000b2c <__aeabi_dcmpun>
 8007ec4:	bb70      	cbnz	r0, 8007f24 <_printf_float+0xc0>
 8007ec6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007eca:	4b98      	ldr	r3, [pc, #608]	@ (800812c <_printf_float+0x2c8>)
 8007ecc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007ed0:	f7f8 fe0e 	bl	8000af0 <__aeabi_dcmple>
 8007ed4:	bb30      	cbnz	r0, 8007f24 <_printf_float+0xc0>
 8007ed6:	2200      	movs	r2, #0
 8007ed8:	2300      	movs	r3, #0
 8007eda:	4640      	mov	r0, r8
 8007edc:	4649      	mov	r1, r9
 8007ede:	f7f8 fdfd 	bl	8000adc <__aeabi_dcmplt>
 8007ee2:	b110      	cbz	r0, 8007eea <_printf_float+0x86>
 8007ee4:	232d      	movs	r3, #45	@ 0x2d
 8007ee6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007eea:	4a91      	ldr	r2, [pc, #580]	@ (8008130 <_printf_float+0x2cc>)
 8007eec:	4b91      	ldr	r3, [pc, #580]	@ (8008134 <_printf_float+0x2d0>)
 8007eee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007ef2:	bf94      	ite	ls
 8007ef4:	4690      	movls	r8, r2
 8007ef6:	4698      	movhi	r8, r3
 8007ef8:	2303      	movs	r3, #3
 8007efa:	6123      	str	r3, [r4, #16]
 8007efc:	f02b 0304 	bic.w	r3, fp, #4
 8007f00:	6023      	str	r3, [r4, #0]
 8007f02:	f04f 0900 	mov.w	r9, #0
 8007f06:	9700      	str	r7, [sp, #0]
 8007f08:	4633      	mov	r3, r6
 8007f0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007f0c:	4621      	mov	r1, r4
 8007f0e:	4628      	mov	r0, r5
 8007f10:	f000 f9d2 	bl	80082b8 <_printf_common>
 8007f14:	3001      	adds	r0, #1
 8007f16:	f040 808d 	bne.w	8008034 <_printf_float+0x1d0>
 8007f1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f1e:	b00d      	add	sp, #52	@ 0x34
 8007f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f24:	4642      	mov	r2, r8
 8007f26:	464b      	mov	r3, r9
 8007f28:	4640      	mov	r0, r8
 8007f2a:	4649      	mov	r1, r9
 8007f2c:	f7f8 fdfe 	bl	8000b2c <__aeabi_dcmpun>
 8007f30:	b140      	cbz	r0, 8007f44 <_printf_float+0xe0>
 8007f32:	464b      	mov	r3, r9
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	bfbc      	itt	lt
 8007f38:	232d      	movlt	r3, #45	@ 0x2d
 8007f3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007f3e:	4a7e      	ldr	r2, [pc, #504]	@ (8008138 <_printf_float+0x2d4>)
 8007f40:	4b7e      	ldr	r3, [pc, #504]	@ (800813c <_printf_float+0x2d8>)
 8007f42:	e7d4      	b.n	8007eee <_printf_float+0x8a>
 8007f44:	6863      	ldr	r3, [r4, #4]
 8007f46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007f4a:	9206      	str	r2, [sp, #24]
 8007f4c:	1c5a      	adds	r2, r3, #1
 8007f4e:	d13b      	bne.n	8007fc8 <_printf_float+0x164>
 8007f50:	2306      	movs	r3, #6
 8007f52:	6063      	str	r3, [r4, #4]
 8007f54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007f58:	2300      	movs	r3, #0
 8007f5a:	6022      	str	r2, [r4, #0]
 8007f5c:	9303      	str	r3, [sp, #12]
 8007f5e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f60:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007f64:	ab09      	add	r3, sp, #36	@ 0x24
 8007f66:	9300      	str	r3, [sp, #0]
 8007f68:	6861      	ldr	r1, [r4, #4]
 8007f6a:	ec49 8b10 	vmov	d0, r8, r9
 8007f6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f72:	4628      	mov	r0, r5
 8007f74:	f7ff fed6 	bl	8007d24 <__cvt>
 8007f78:	9b06      	ldr	r3, [sp, #24]
 8007f7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f7c:	2b47      	cmp	r3, #71	@ 0x47
 8007f7e:	4680      	mov	r8, r0
 8007f80:	d129      	bne.n	8007fd6 <_printf_float+0x172>
 8007f82:	1cc8      	adds	r0, r1, #3
 8007f84:	db02      	blt.n	8007f8c <_printf_float+0x128>
 8007f86:	6863      	ldr	r3, [r4, #4]
 8007f88:	4299      	cmp	r1, r3
 8007f8a:	dd41      	ble.n	8008010 <_printf_float+0x1ac>
 8007f8c:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f90:	fa5f fa8a 	uxtb.w	sl, sl
 8007f94:	3901      	subs	r1, #1
 8007f96:	4652      	mov	r2, sl
 8007f98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f9c:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f9e:	f7ff ff26 	bl	8007dee <__exponent>
 8007fa2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007fa4:	1813      	adds	r3, r2, r0
 8007fa6:	2a01      	cmp	r2, #1
 8007fa8:	4681      	mov	r9, r0
 8007faa:	6123      	str	r3, [r4, #16]
 8007fac:	dc02      	bgt.n	8007fb4 <_printf_float+0x150>
 8007fae:	6822      	ldr	r2, [r4, #0]
 8007fb0:	07d2      	lsls	r2, r2, #31
 8007fb2:	d501      	bpl.n	8007fb8 <_printf_float+0x154>
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	6123      	str	r3, [r4, #16]
 8007fb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d0a2      	beq.n	8007f06 <_printf_float+0xa2>
 8007fc0:	232d      	movs	r3, #45	@ 0x2d
 8007fc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fc6:	e79e      	b.n	8007f06 <_printf_float+0xa2>
 8007fc8:	9a06      	ldr	r2, [sp, #24]
 8007fca:	2a47      	cmp	r2, #71	@ 0x47
 8007fcc:	d1c2      	bne.n	8007f54 <_printf_float+0xf0>
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d1c0      	bne.n	8007f54 <_printf_float+0xf0>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e7bd      	b.n	8007f52 <_printf_float+0xee>
 8007fd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007fda:	d9db      	bls.n	8007f94 <_printf_float+0x130>
 8007fdc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007fe0:	d118      	bne.n	8008014 <_printf_float+0x1b0>
 8007fe2:	2900      	cmp	r1, #0
 8007fe4:	6863      	ldr	r3, [r4, #4]
 8007fe6:	dd0b      	ble.n	8008000 <_printf_float+0x19c>
 8007fe8:	6121      	str	r1, [r4, #16]
 8007fea:	b913      	cbnz	r3, 8007ff2 <_printf_float+0x18e>
 8007fec:	6822      	ldr	r2, [r4, #0]
 8007fee:	07d0      	lsls	r0, r2, #31
 8007ff0:	d502      	bpl.n	8007ff8 <_printf_float+0x194>
 8007ff2:	3301      	adds	r3, #1
 8007ff4:	440b      	add	r3, r1
 8007ff6:	6123      	str	r3, [r4, #16]
 8007ff8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007ffa:	f04f 0900 	mov.w	r9, #0
 8007ffe:	e7db      	b.n	8007fb8 <_printf_float+0x154>
 8008000:	b913      	cbnz	r3, 8008008 <_printf_float+0x1a4>
 8008002:	6822      	ldr	r2, [r4, #0]
 8008004:	07d2      	lsls	r2, r2, #31
 8008006:	d501      	bpl.n	800800c <_printf_float+0x1a8>
 8008008:	3302      	adds	r3, #2
 800800a:	e7f4      	b.n	8007ff6 <_printf_float+0x192>
 800800c:	2301      	movs	r3, #1
 800800e:	e7f2      	b.n	8007ff6 <_printf_float+0x192>
 8008010:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008014:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008016:	4299      	cmp	r1, r3
 8008018:	db05      	blt.n	8008026 <_printf_float+0x1c2>
 800801a:	6823      	ldr	r3, [r4, #0]
 800801c:	6121      	str	r1, [r4, #16]
 800801e:	07d8      	lsls	r0, r3, #31
 8008020:	d5ea      	bpl.n	8007ff8 <_printf_float+0x194>
 8008022:	1c4b      	adds	r3, r1, #1
 8008024:	e7e7      	b.n	8007ff6 <_printf_float+0x192>
 8008026:	2900      	cmp	r1, #0
 8008028:	bfd4      	ite	le
 800802a:	f1c1 0202 	rsble	r2, r1, #2
 800802e:	2201      	movgt	r2, #1
 8008030:	4413      	add	r3, r2
 8008032:	e7e0      	b.n	8007ff6 <_printf_float+0x192>
 8008034:	6823      	ldr	r3, [r4, #0]
 8008036:	055a      	lsls	r2, r3, #21
 8008038:	d407      	bmi.n	800804a <_printf_float+0x1e6>
 800803a:	6923      	ldr	r3, [r4, #16]
 800803c:	4642      	mov	r2, r8
 800803e:	4631      	mov	r1, r6
 8008040:	4628      	mov	r0, r5
 8008042:	47b8      	blx	r7
 8008044:	3001      	adds	r0, #1
 8008046:	d12b      	bne.n	80080a0 <_printf_float+0x23c>
 8008048:	e767      	b.n	8007f1a <_printf_float+0xb6>
 800804a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800804e:	f240 80dd 	bls.w	800820c <_printf_float+0x3a8>
 8008052:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008056:	2200      	movs	r2, #0
 8008058:	2300      	movs	r3, #0
 800805a:	f7f8 fd35 	bl	8000ac8 <__aeabi_dcmpeq>
 800805e:	2800      	cmp	r0, #0
 8008060:	d033      	beq.n	80080ca <_printf_float+0x266>
 8008062:	4a37      	ldr	r2, [pc, #220]	@ (8008140 <_printf_float+0x2dc>)
 8008064:	2301      	movs	r3, #1
 8008066:	4631      	mov	r1, r6
 8008068:	4628      	mov	r0, r5
 800806a:	47b8      	blx	r7
 800806c:	3001      	adds	r0, #1
 800806e:	f43f af54 	beq.w	8007f1a <_printf_float+0xb6>
 8008072:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008076:	4543      	cmp	r3, r8
 8008078:	db02      	blt.n	8008080 <_printf_float+0x21c>
 800807a:	6823      	ldr	r3, [r4, #0]
 800807c:	07d8      	lsls	r0, r3, #31
 800807e:	d50f      	bpl.n	80080a0 <_printf_float+0x23c>
 8008080:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008084:	4631      	mov	r1, r6
 8008086:	4628      	mov	r0, r5
 8008088:	47b8      	blx	r7
 800808a:	3001      	adds	r0, #1
 800808c:	f43f af45 	beq.w	8007f1a <_printf_float+0xb6>
 8008090:	f04f 0900 	mov.w	r9, #0
 8008094:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8008098:	f104 0a1a 	add.w	sl, r4, #26
 800809c:	45c8      	cmp	r8, r9
 800809e:	dc09      	bgt.n	80080b4 <_printf_float+0x250>
 80080a0:	6823      	ldr	r3, [r4, #0]
 80080a2:	079b      	lsls	r3, r3, #30
 80080a4:	f100 8103 	bmi.w	80082ae <_printf_float+0x44a>
 80080a8:	68e0      	ldr	r0, [r4, #12]
 80080aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080ac:	4298      	cmp	r0, r3
 80080ae:	bfb8      	it	lt
 80080b0:	4618      	movlt	r0, r3
 80080b2:	e734      	b.n	8007f1e <_printf_float+0xba>
 80080b4:	2301      	movs	r3, #1
 80080b6:	4652      	mov	r2, sl
 80080b8:	4631      	mov	r1, r6
 80080ba:	4628      	mov	r0, r5
 80080bc:	47b8      	blx	r7
 80080be:	3001      	adds	r0, #1
 80080c0:	f43f af2b 	beq.w	8007f1a <_printf_float+0xb6>
 80080c4:	f109 0901 	add.w	r9, r9, #1
 80080c8:	e7e8      	b.n	800809c <_printf_float+0x238>
 80080ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	dc39      	bgt.n	8008144 <_printf_float+0x2e0>
 80080d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008140 <_printf_float+0x2dc>)
 80080d2:	2301      	movs	r3, #1
 80080d4:	4631      	mov	r1, r6
 80080d6:	4628      	mov	r0, r5
 80080d8:	47b8      	blx	r7
 80080da:	3001      	adds	r0, #1
 80080dc:	f43f af1d 	beq.w	8007f1a <_printf_float+0xb6>
 80080e0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80080e4:	ea59 0303 	orrs.w	r3, r9, r3
 80080e8:	d102      	bne.n	80080f0 <_printf_float+0x28c>
 80080ea:	6823      	ldr	r3, [r4, #0]
 80080ec:	07d9      	lsls	r1, r3, #31
 80080ee:	d5d7      	bpl.n	80080a0 <_printf_float+0x23c>
 80080f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080f4:	4631      	mov	r1, r6
 80080f6:	4628      	mov	r0, r5
 80080f8:	47b8      	blx	r7
 80080fa:	3001      	adds	r0, #1
 80080fc:	f43f af0d 	beq.w	8007f1a <_printf_float+0xb6>
 8008100:	f04f 0a00 	mov.w	sl, #0
 8008104:	f104 0b1a 	add.w	fp, r4, #26
 8008108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800810a:	425b      	negs	r3, r3
 800810c:	4553      	cmp	r3, sl
 800810e:	dc01      	bgt.n	8008114 <_printf_float+0x2b0>
 8008110:	464b      	mov	r3, r9
 8008112:	e793      	b.n	800803c <_printf_float+0x1d8>
 8008114:	2301      	movs	r3, #1
 8008116:	465a      	mov	r2, fp
 8008118:	4631      	mov	r1, r6
 800811a:	4628      	mov	r0, r5
 800811c:	47b8      	blx	r7
 800811e:	3001      	adds	r0, #1
 8008120:	f43f aefb 	beq.w	8007f1a <_printf_float+0xb6>
 8008124:	f10a 0a01 	add.w	sl, sl, #1
 8008128:	e7ee      	b.n	8008108 <_printf_float+0x2a4>
 800812a:	bf00      	nop
 800812c:	7fefffff 	.word	0x7fefffff
 8008130:	0800b6ac 	.word	0x0800b6ac
 8008134:	0800b6b0 	.word	0x0800b6b0
 8008138:	0800b6b4 	.word	0x0800b6b4
 800813c:	0800b6b8 	.word	0x0800b6b8
 8008140:	0800b6bc 	.word	0x0800b6bc
 8008144:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008146:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800814a:	4553      	cmp	r3, sl
 800814c:	bfa8      	it	ge
 800814e:	4653      	movge	r3, sl
 8008150:	2b00      	cmp	r3, #0
 8008152:	4699      	mov	r9, r3
 8008154:	dc36      	bgt.n	80081c4 <_printf_float+0x360>
 8008156:	f04f 0b00 	mov.w	fp, #0
 800815a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800815e:	f104 021a 	add.w	r2, r4, #26
 8008162:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008164:	9306      	str	r3, [sp, #24]
 8008166:	eba3 0309 	sub.w	r3, r3, r9
 800816a:	455b      	cmp	r3, fp
 800816c:	dc31      	bgt.n	80081d2 <_printf_float+0x36e>
 800816e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008170:	459a      	cmp	sl, r3
 8008172:	dc3a      	bgt.n	80081ea <_printf_float+0x386>
 8008174:	6823      	ldr	r3, [r4, #0]
 8008176:	07da      	lsls	r2, r3, #31
 8008178:	d437      	bmi.n	80081ea <_printf_float+0x386>
 800817a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800817c:	ebaa 0903 	sub.w	r9, sl, r3
 8008180:	9b06      	ldr	r3, [sp, #24]
 8008182:	ebaa 0303 	sub.w	r3, sl, r3
 8008186:	4599      	cmp	r9, r3
 8008188:	bfa8      	it	ge
 800818a:	4699      	movge	r9, r3
 800818c:	f1b9 0f00 	cmp.w	r9, #0
 8008190:	dc33      	bgt.n	80081fa <_printf_float+0x396>
 8008192:	f04f 0800 	mov.w	r8, #0
 8008196:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800819a:	f104 0b1a 	add.w	fp, r4, #26
 800819e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081a0:	ebaa 0303 	sub.w	r3, sl, r3
 80081a4:	eba3 0309 	sub.w	r3, r3, r9
 80081a8:	4543      	cmp	r3, r8
 80081aa:	f77f af79 	ble.w	80080a0 <_printf_float+0x23c>
 80081ae:	2301      	movs	r3, #1
 80081b0:	465a      	mov	r2, fp
 80081b2:	4631      	mov	r1, r6
 80081b4:	4628      	mov	r0, r5
 80081b6:	47b8      	blx	r7
 80081b8:	3001      	adds	r0, #1
 80081ba:	f43f aeae 	beq.w	8007f1a <_printf_float+0xb6>
 80081be:	f108 0801 	add.w	r8, r8, #1
 80081c2:	e7ec      	b.n	800819e <_printf_float+0x33a>
 80081c4:	4642      	mov	r2, r8
 80081c6:	4631      	mov	r1, r6
 80081c8:	4628      	mov	r0, r5
 80081ca:	47b8      	blx	r7
 80081cc:	3001      	adds	r0, #1
 80081ce:	d1c2      	bne.n	8008156 <_printf_float+0x2f2>
 80081d0:	e6a3      	b.n	8007f1a <_printf_float+0xb6>
 80081d2:	2301      	movs	r3, #1
 80081d4:	4631      	mov	r1, r6
 80081d6:	4628      	mov	r0, r5
 80081d8:	9206      	str	r2, [sp, #24]
 80081da:	47b8      	blx	r7
 80081dc:	3001      	adds	r0, #1
 80081de:	f43f ae9c 	beq.w	8007f1a <_printf_float+0xb6>
 80081e2:	9a06      	ldr	r2, [sp, #24]
 80081e4:	f10b 0b01 	add.w	fp, fp, #1
 80081e8:	e7bb      	b.n	8008162 <_printf_float+0x2fe>
 80081ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ee:	4631      	mov	r1, r6
 80081f0:	4628      	mov	r0, r5
 80081f2:	47b8      	blx	r7
 80081f4:	3001      	adds	r0, #1
 80081f6:	d1c0      	bne.n	800817a <_printf_float+0x316>
 80081f8:	e68f      	b.n	8007f1a <_printf_float+0xb6>
 80081fa:	9a06      	ldr	r2, [sp, #24]
 80081fc:	464b      	mov	r3, r9
 80081fe:	4442      	add	r2, r8
 8008200:	4631      	mov	r1, r6
 8008202:	4628      	mov	r0, r5
 8008204:	47b8      	blx	r7
 8008206:	3001      	adds	r0, #1
 8008208:	d1c3      	bne.n	8008192 <_printf_float+0x32e>
 800820a:	e686      	b.n	8007f1a <_printf_float+0xb6>
 800820c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008210:	f1ba 0f01 	cmp.w	sl, #1
 8008214:	dc01      	bgt.n	800821a <_printf_float+0x3b6>
 8008216:	07db      	lsls	r3, r3, #31
 8008218:	d536      	bpl.n	8008288 <_printf_float+0x424>
 800821a:	2301      	movs	r3, #1
 800821c:	4642      	mov	r2, r8
 800821e:	4631      	mov	r1, r6
 8008220:	4628      	mov	r0, r5
 8008222:	47b8      	blx	r7
 8008224:	3001      	adds	r0, #1
 8008226:	f43f ae78 	beq.w	8007f1a <_printf_float+0xb6>
 800822a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800822e:	4631      	mov	r1, r6
 8008230:	4628      	mov	r0, r5
 8008232:	47b8      	blx	r7
 8008234:	3001      	adds	r0, #1
 8008236:	f43f ae70 	beq.w	8007f1a <_printf_float+0xb6>
 800823a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800823e:	2200      	movs	r2, #0
 8008240:	2300      	movs	r3, #0
 8008242:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8008246:	f7f8 fc3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800824a:	b9c0      	cbnz	r0, 800827e <_printf_float+0x41a>
 800824c:	4653      	mov	r3, sl
 800824e:	f108 0201 	add.w	r2, r8, #1
 8008252:	4631      	mov	r1, r6
 8008254:	4628      	mov	r0, r5
 8008256:	47b8      	blx	r7
 8008258:	3001      	adds	r0, #1
 800825a:	d10c      	bne.n	8008276 <_printf_float+0x412>
 800825c:	e65d      	b.n	8007f1a <_printf_float+0xb6>
 800825e:	2301      	movs	r3, #1
 8008260:	465a      	mov	r2, fp
 8008262:	4631      	mov	r1, r6
 8008264:	4628      	mov	r0, r5
 8008266:	47b8      	blx	r7
 8008268:	3001      	adds	r0, #1
 800826a:	f43f ae56 	beq.w	8007f1a <_printf_float+0xb6>
 800826e:	f108 0801 	add.w	r8, r8, #1
 8008272:	45d0      	cmp	r8, sl
 8008274:	dbf3      	blt.n	800825e <_printf_float+0x3fa>
 8008276:	464b      	mov	r3, r9
 8008278:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800827c:	e6df      	b.n	800803e <_printf_float+0x1da>
 800827e:	f04f 0800 	mov.w	r8, #0
 8008282:	f104 0b1a 	add.w	fp, r4, #26
 8008286:	e7f4      	b.n	8008272 <_printf_float+0x40e>
 8008288:	2301      	movs	r3, #1
 800828a:	4642      	mov	r2, r8
 800828c:	e7e1      	b.n	8008252 <_printf_float+0x3ee>
 800828e:	2301      	movs	r3, #1
 8008290:	464a      	mov	r2, r9
 8008292:	4631      	mov	r1, r6
 8008294:	4628      	mov	r0, r5
 8008296:	47b8      	blx	r7
 8008298:	3001      	adds	r0, #1
 800829a:	f43f ae3e 	beq.w	8007f1a <_printf_float+0xb6>
 800829e:	f108 0801 	add.w	r8, r8, #1
 80082a2:	68e3      	ldr	r3, [r4, #12]
 80082a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80082a6:	1a5b      	subs	r3, r3, r1
 80082a8:	4543      	cmp	r3, r8
 80082aa:	dcf0      	bgt.n	800828e <_printf_float+0x42a>
 80082ac:	e6fc      	b.n	80080a8 <_printf_float+0x244>
 80082ae:	f04f 0800 	mov.w	r8, #0
 80082b2:	f104 0919 	add.w	r9, r4, #25
 80082b6:	e7f4      	b.n	80082a2 <_printf_float+0x43e>

080082b8 <_printf_common>:
 80082b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082bc:	4616      	mov	r6, r2
 80082be:	4698      	mov	r8, r3
 80082c0:	688a      	ldr	r2, [r1, #8]
 80082c2:	690b      	ldr	r3, [r1, #16]
 80082c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082c8:	4293      	cmp	r3, r2
 80082ca:	bfb8      	it	lt
 80082cc:	4613      	movlt	r3, r2
 80082ce:	6033      	str	r3, [r6, #0]
 80082d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082d4:	4607      	mov	r7, r0
 80082d6:	460c      	mov	r4, r1
 80082d8:	b10a      	cbz	r2, 80082de <_printf_common+0x26>
 80082da:	3301      	adds	r3, #1
 80082dc:	6033      	str	r3, [r6, #0]
 80082de:	6823      	ldr	r3, [r4, #0]
 80082e0:	0699      	lsls	r1, r3, #26
 80082e2:	bf42      	ittt	mi
 80082e4:	6833      	ldrmi	r3, [r6, #0]
 80082e6:	3302      	addmi	r3, #2
 80082e8:	6033      	strmi	r3, [r6, #0]
 80082ea:	6825      	ldr	r5, [r4, #0]
 80082ec:	f015 0506 	ands.w	r5, r5, #6
 80082f0:	d106      	bne.n	8008300 <_printf_common+0x48>
 80082f2:	f104 0a19 	add.w	sl, r4, #25
 80082f6:	68e3      	ldr	r3, [r4, #12]
 80082f8:	6832      	ldr	r2, [r6, #0]
 80082fa:	1a9b      	subs	r3, r3, r2
 80082fc:	42ab      	cmp	r3, r5
 80082fe:	dc26      	bgt.n	800834e <_printf_common+0x96>
 8008300:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008304:	6822      	ldr	r2, [r4, #0]
 8008306:	3b00      	subs	r3, #0
 8008308:	bf18      	it	ne
 800830a:	2301      	movne	r3, #1
 800830c:	0692      	lsls	r2, r2, #26
 800830e:	d42b      	bmi.n	8008368 <_printf_common+0xb0>
 8008310:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008314:	4641      	mov	r1, r8
 8008316:	4638      	mov	r0, r7
 8008318:	47c8      	blx	r9
 800831a:	3001      	adds	r0, #1
 800831c:	d01e      	beq.n	800835c <_printf_common+0xa4>
 800831e:	6823      	ldr	r3, [r4, #0]
 8008320:	6922      	ldr	r2, [r4, #16]
 8008322:	f003 0306 	and.w	r3, r3, #6
 8008326:	2b04      	cmp	r3, #4
 8008328:	bf02      	ittt	eq
 800832a:	68e5      	ldreq	r5, [r4, #12]
 800832c:	6833      	ldreq	r3, [r6, #0]
 800832e:	1aed      	subeq	r5, r5, r3
 8008330:	68a3      	ldr	r3, [r4, #8]
 8008332:	bf0c      	ite	eq
 8008334:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008338:	2500      	movne	r5, #0
 800833a:	4293      	cmp	r3, r2
 800833c:	bfc4      	itt	gt
 800833e:	1a9b      	subgt	r3, r3, r2
 8008340:	18ed      	addgt	r5, r5, r3
 8008342:	2600      	movs	r6, #0
 8008344:	341a      	adds	r4, #26
 8008346:	42b5      	cmp	r5, r6
 8008348:	d11a      	bne.n	8008380 <_printf_common+0xc8>
 800834a:	2000      	movs	r0, #0
 800834c:	e008      	b.n	8008360 <_printf_common+0xa8>
 800834e:	2301      	movs	r3, #1
 8008350:	4652      	mov	r2, sl
 8008352:	4641      	mov	r1, r8
 8008354:	4638      	mov	r0, r7
 8008356:	47c8      	blx	r9
 8008358:	3001      	adds	r0, #1
 800835a:	d103      	bne.n	8008364 <_printf_common+0xac>
 800835c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008364:	3501      	adds	r5, #1
 8008366:	e7c6      	b.n	80082f6 <_printf_common+0x3e>
 8008368:	18e1      	adds	r1, r4, r3
 800836a:	1c5a      	adds	r2, r3, #1
 800836c:	2030      	movs	r0, #48	@ 0x30
 800836e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008372:	4422      	add	r2, r4
 8008374:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008378:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800837c:	3302      	adds	r3, #2
 800837e:	e7c7      	b.n	8008310 <_printf_common+0x58>
 8008380:	2301      	movs	r3, #1
 8008382:	4622      	mov	r2, r4
 8008384:	4641      	mov	r1, r8
 8008386:	4638      	mov	r0, r7
 8008388:	47c8      	blx	r9
 800838a:	3001      	adds	r0, #1
 800838c:	d0e6      	beq.n	800835c <_printf_common+0xa4>
 800838e:	3601      	adds	r6, #1
 8008390:	e7d9      	b.n	8008346 <_printf_common+0x8e>
	...

08008394 <_printf_i>:
 8008394:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008398:	7e0f      	ldrb	r7, [r1, #24]
 800839a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800839c:	2f78      	cmp	r7, #120	@ 0x78
 800839e:	4691      	mov	r9, r2
 80083a0:	4680      	mov	r8, r0
 80083a2:	460c      	mov	r4, r1
 80083a4:	469a      	mov	sl, r3
 80083a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083aa:	d807      	bhi.n	80083bc <_printf_i+0x28>
 80083ac:	2f62      	cmp	r7, #98	@ 0x62
 80083ae:	d80a      	bhi.n	80083c6 <_printf_i+0x32>
 80083b0:	2f00      	cmp	r7, #0
 80083b2:	f000 80d2 	beq.w	800855a <_printf_i+0x1c6>
 80083b6:	2f58      	cmp	r7, #88	@ 0x58
 80083b8:	f000 80b9 	beq.w	800852e <_printf_i+0x19a>
 80083bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083c4:	e03a      	b.n	800843c <_printf_i+0xa8>
 80083c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083ca:	2b15      	cmp	r3, #21
 80083cc:	d8f6      	bhi.n	80083bc <_printf_i+0x28>
 80083ce:	a101      	add	r1, pc, #4	@ (adr r1, 80083d4 <_printf_i+0x40>)
 80083d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083d4:	0800842d 	.word	0x0800842d
 80083d8:	08008441 	.word	0x08008441
 80083dc:	080083bd 	.word	0x080083bd
 80083e0:	080083bd 	.word	0x080083bd
 80083e4:	080083bd 	.word	0x080083bd
 80083e8:	080083bd 	.word	0x080083bd
 80083ec:	08008441 	.word	0x08008441
 80083f0:	080083bd 	.word	0x080083bd
 80083f4:	080083bd 	.word	0x080083bd
 80083f8:	080083bd 	.word	0x080083bd
 80083fc:	080083bd 	.word	0x080083bd
 8008400:	08008541 	.word	0x08008541
 8008404:	0800846b 	.word	0x0800846b
 8008408:	080084fb 	.word	0x080084fb
 800840c:	080083bd 	.word	0x080083bd
 8008410:	080083bd 	.word	0x080083bd
 8008414:	08008563 	.word	0x08008563
 8008418:	080083bd 	.word	0x080083bd
 800841c:	0800846b 	.word	0x0800846b
 8008420:	080083bd 	.word	0x080083bd
 8008424:	080083bd 	.word	0x080083bd
 8008428:	08008503 	.word	0x08008503
 800842c:	6833      	ldr	r3, [r6, #0]
 800842e:	1d1a      	adds	r2, r3, #4
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	6032      	str	r2, [r6, #0]
 8008434:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008438:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800843c:	2301      	movs	r3, #1
 800843e:	e09d      	b.n	800857c <_printf_i+0x1e8>
 8008440:	6833      	ldr	r3, [r6, #0]
 8008442:	6820      	ldr	r0, [r4, #0]
 8008444:	1d19      	adds	r1, r3, #4
 8008446:	6031      	str	r1, [r6, #0]
 8008448:	0606      	lsls	r6, r0, #24
 800844a:	d501      	bpl.n	8008450 <_printf_i+0xbc>
 800844c:	681d      	ldr	r5, [r3, #0]
 800844e:	e003      	b.n	8008458 <_printf_i+0xc4>
 8008450:	0645      	lsls	r5, r0, #25
 8008452:	d5fb      	bpl.n	800844c <_printf_i+0xb8>
 8008454:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008458:	2d00      	cmp	r5, #0
 800845a:	da03      	bge.n	8008464 <_printf_i+0xd0>
 800845c:	232d      	movs	r3, #45	@ 0x2d
 800845e:	426d      	negs	r5, r5
 8008460:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008464:	4859      	ldr	r0, [pc, #356]	@ (80085cc <_printf_i+0x238>)
 8008466:	230a      	movs	r3, #10
 8008468:	e011      	b.n	800848e <_printf_i+0xfa>
 800846a:	6821      	ldr	r1, [r4, #0]
 800846c:	6833      	ldr	r3, [r6, #0]
 800846e:	0608      	lsls	r0, r1, #24
 8008470:	f853 5b04 	ldr.w	r5, [r3], #4
 8008474:	d402      	bmi.n	800847c <_printf_i+0xe8>
 8008476:	0649      	lsls	r1, r1, #25
 8008478:	bf48      	it	mi
 800847a:	b2ad      	uxthmi	r5, r5
 800847c:	2f6f      	cmp	r7, #111	@ 0x6f
 800847e:	4853      	ldr	r0, [pc, #332]	@ (80085cc <_printf_i+0x238>)
 8008480:	6033      	str	r3, [r6, #0]
 8008482:	bf14      	ite	ne
 8008484:	230a      	movne	r3, #10
 8008486:	2308      	moveq	r3, #8
 8008488:	2100      	movs	r1, #0
 800848a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800848e:	6866      	ldr	r6, [r4, #4]
 8008490:	60a6      	str	r6, [r4, #8]
 8008492:	2e00      	cmp	r6, #0
 8008494:	bfa2      	ittt	ge
 8008496:	6821      	ldrge	r1, [r4, #0]
 8008498:	f021 0104 	bicge.w	r1, r1, #4
 800849c:	6021      	strge	r1, [r4, #0]
 800849e:	b90d      	cbnz	r5, 80084a4 <_printf_i+0x110>
 80084a0:	2e00      	cmp	r6, #0
 80084a2:	d04b      	beq.n	800853c <_printf_i+0x1a8>
 80084a4:	4616      	mov	r6, r2
 80084a6:	fbb5 f1f3 	udiv	r1, r5, r3
 80084aa:	fb03 5711 	mls	r7, r3, r1, r5
 80084ae:	5dc7      	ldrb	r7, [r0, r7]
 80084b0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084b4:	462f      	mov	r7, r5
 80084b6:	42bb      	cmp	r3, r7
 80084b8:	460d      	mov	r5, r1
 80084ba:	d9f4      	bls.n	80084a6 <_printf_i+0x112>
 80084bc:	2b08      	cmp	r3, #8
 80084be:	d10b      	bne.n	80084d8 <_printf_i+0x144>
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	07df      	lsls	r7, r3, #31
 80084c4:	d508      	bpl.n	80084d8 <_printf_i+0x144>
 80084c6:	6923      	ldr	r3, [r4, #16]
 80084c8:	6861      	ldr	r1, [r4, #4]
 80084ca:	4299      	cmp	r1, r3
 80084cc:	bfde      	ittt	le
 80084ce:	2330      	movle	r3, #48	@ 0x30
 80084d0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084d4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80084d8:	1b92      	subs	r2, r2, r6
 80084da:	6122      	str	r2, [r4, #16]
 80084dc:	f8cd a000 	str.w	sl, [sp]
 80084e0:	464b      	mov	r3, r9
 80084e2:	aa03      	add	r2, sp, #12
 80084e4:	4621      	mov	r1, r4
 80084e6:	4640      	mov	r0, r8
 80084e8:	f7ff fee6 	bl	80082b8 <_printf_common>
 80084ec:	3001      	adds	r0, #1
 80084ee:	d14a      	bne.n	8008586 <_printf_i+0x1f2>
 80084f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80084f4:	b004      	add	sp, #16
 80084f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084fa:	6823      	ldr	r3, [r4, #0]
 80084fc:	f043 0320 	orr.w	r3, r3, #32
 8008500:	6023      	str	r3, [r4, #0]
 8008502:	4833      	ldr	r0, [pc, #204]	@ (80085d0 <_printf_i+0x23c>)
 8008504:	2778      	movs	r7, #120	@ 0x78
 8008506:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800850a:	6823      	ldr	r3, [r4, #0]
 800850c:	6831      	ldr	r1, [r6, #0]
 800850e:	061f      	lsls	r7, r3, #24
 8008510:	f851 5b04 	ldr.w	r5, [r1], #4
 8008514:	d402      	bmi.n	800851c <_printf_i+0x188>
 8008516:	065f      	lsls	r7, r3, #25
 8008518:	bf48      	it	mi
 800851a:	b2ad      	uxthmi	r5, r5
 800851c:	6031      	str	r1, [r6, #0]
 800851e:	07d9      	lsls	r1, r3, #31
 8008520:	bf44      	itt	mi
 8008522:	f043 0320 	orrmi.w	r3, r3, #32
 8008526:	6023      	strmi	r3, [r4, #0]
 8008528:	b11d      	cbz	r5, 8008532 <_printf_i+0x19e>
 800852a:	2310      	movs	r3, #16
 800852c:	e7ac      	b.n	8008488 <_printf_i+0xf4>
 800852e:	4827      	ldr	r0, [pc, #156]	@ (80085cc <_printf_i+0x238>)
 8008530:	e7e9      	b.n	8008506 <_printf_i+0x172>
 8008532:	6823      	ldr	r3, [r4, #0]
 8008534:	f023 0320 	bic.w	r3, r3, #32
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	e7f6      	b.n	800852a <_printf_i+0x196>
 800853c:	4616      	mov	r6, r2
 800853e:	e7bd      	b.n	80084bc <_printf_i+0x128>
 8008540:	6833      	ldr	r3, [r6, #0]
 8008542:	6825      	ldr	r5, [r4, #0]
 8008544:	6961      	ldr	r1, [r4, #20]
 8008546:	1d18      	adds	r0, r3, #4
 8008548:	6030      	str	r0, [r6, #0]
 800854a:	062e      	lsls	r6, r5, #24
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	d501      	bpl.n	8008554 <_printf_i+0x1c0>
 8008550:	6019      	str	r1, [r3, #0]
 8008552:	e002      	b.n	800855a <_printf_i+0x1c6>
 8008554:	0668      	lsls	r0, r5, #25
 8008556:	d5fb      	bpl.n	8008550 <_printf_i+0x1bc>
 8008558:	8019      	strh	r1, [r3, #0]
 800855a:	2300      	movs	r3, #0
 800855c:	6123      	str	r3, [r4, #16]
 800855e:	4616      	mov	r6, r2
 8008560:	e7bc      	b.n	80084dc <_printf_i+0x148>
 8008562:	6833      	ldr	r3, [r6, #0]
 8008564:	1d1a      	adds	r2, r3, #4
 8008566:	6032      	str	r2, [r6, #0]
 8008568:	681e      	ldr	r6, [r3, #0]
 800856a:	6862      	ldr	r2, [r4, #4]
 800856c:	2100      	movs	r1, #0
 800856e:	4630      	mov	r0, r6
 8008570:	f7f7 fe2e 	bl	80001d0 <memchr>
 8008574:	b108      	cbz	r0, 800857a <_printf_i+0x1e6>
 8008576:	1b80      	subs	r0, r0, r6
 8008578:	6060      	str	r0, [r4, #4]
 800857a:	6863      	ldr	r3, [r4, #4]
 800857c:	6123      	str	r3, [r4, #16]
 800857e:	2300      	movs	r3, #0
 8008580:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008584:	e7aa      	b.n	80084dc <_printf_i+0x148>
 8008586:	6923      	ldr	r3, [r4, #16]
 8008588:	4632      	mov	r2, r6
 800858a:	4649      	mov	r1, r9
 800858c:	4640      	mov	r0, r8
 800858e:	47d0      	blx	sl
 8008590:	3001      	adds	r0, #1
 8008592:	d0ad      	beq.n	80084f0 <_printf_i+0x15c>
 8008594:	6823      	ldr	r3, [r4, #0]
 8008596:	079b      	lsls	r3, r3, #30
 8008598:	d413      	bmi.n	80085c2 <_printf_i+0x22e>
 800859a:	68e0      	ldr	r0, [r4, #12]
 800859c:	9b03      	ldr	r3, [sp, #12]
 800859e:	4298      	cmp	r0, r3
 80085a0:	bfb8      	it	lt
 80085a2:	4618      	movlt	r0, r3
 80085a4:	e7a6      	b.n	80084f4 <_printf_i+0x160>
 80085a6:	2301      	movs	r3, #1
 80085a8:	4632      	mov	r2, r6
 80085aa:	4649      	mov	r1, r9
 80085ac:	4640      	mov	r0, r8
 80085ae:	47d0      	blx	sl
 80085b0:	3001      	adds	r0, #1
 80085b2:	d09d      	beq.n	80084f0 <_printf_i+0x15c>
 80085b4:	3501      	adds	r5, #1
 80085b6:	68e3      	ldr	r3, [r4, #12]
 80085b8:	9903      	ldr	r1, [sp, #12]
 80085ba:	1a5b      	subs	r3, r3, r1
 80085bc:	42ab      	cmp	r3, r5
 80085be:	dcf2      	bgt.n	80085a6 <_printf_i+0x212>
 80085c0:	e7eb      	b.n	800859a <_printf_i+0x206>
 80085c2:	2500      	movs	r5, #0
 80085c4:	f104 0619 	add.w	r6, r4, #25
 80085c8:	e7f5      	b.n	80085b6 <_printf_i+0x222>
 80085ca:	bf00      	nop
 80085cc:	0800b6be 	.word	0x0800b6be
 80085d0:	0800b6cf 	.word	0x0800b6cf

080085d4 <std>:
 80085d4:	2300      	movs	r3, #0
 80085d6:	b510      	push	{r4, lr}
 80085d8:	4604      	mov	r4, r0
 80085da:	e9c0 3300 	strd	r3, r3, [r0]
 80085de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085e2:	6083      	str	r3, [r0, #8]
 80085e4:	8181      	strh	r1, [r0, #12]
 80085e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80085e8:	81c2      	strh	r2, [r0, #14]
 80085ea:	6183      	str	r3, [r0, #24]
 80085ec:	4619      	mov	r1, r3
 80085ee:	2208      	movs	r2, #8
 80085f0:	305c      	adds	r0, #92	@ 0x5c
 80085f2:	f000 f8f4 	bl	80087de <memset>
 80085f6:	4b0d      	ldr	r3, [pc, #52]	@ (800862c <std+0x58>)
 80085f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80085fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008630 <std+0x5c>)
 80085fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80085fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008634 <std+0x60>)
 8008600:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008602:	4b0d      	ldr	r3, [pc, #52]	@ (8008638 <std+0x64>)
 8008604:	6323      	str	r3, [r4, #48]	@ 0x30
 8008606:	4b0d      	ldr	r3, [pc, #52]	@ (800863c <std+0x68>)
 8008608:	6224      	str	r4, [r4, #32]
 800860a:	429c      	cmp	r4, r3
 800860c:	d006      	beq.n	800861c <std+0x48>
 800860e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008612:	4294      	cmp	r4, r2
 8008614:	d002      	beq.n	800861c <std+0x48>
 8008616:	33d0      	adds	r3, #208	@ 0xd0
 8008618:	429c      	cmp	r4, r3
 800861a:	d105      	bne.n	8008628 <std+0x54>
 800861c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008620:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008624:	f000 b9ae 	b.w	8008984 <__retarget_lock_init_recursive>
 8008628:	bd10      	pop	{r4, pc}
 800862a:	bf00      	nop
 800862c:	08008759 	.word	0x08008759
 8008630:	0800877b 	.word	0x0800877b
 8008634:	080087b3 	.word	0x080087b3
 8008638:	080087d7 	.word	0x080087d7
 800863c:	200043d8 	.word	0x200043d8

08008640 <stdio_exit_handler>:
 8008640:	4a02      	ldr	r2, [pc, #8]	@ (800864c <stdio_exit_handler+0xc>)
 8008642:	4903      	ldr	r1, [pc, #12]	@ (8008650 <stdio_exit_handler+0x10>)
 8008644:	4803      	ldr	r0, [pc, #12]	@ (8008654 <stdio_exit_handler+0x14>)
 8008646:	f000 b869 	b.w	800871c <_fwalk_sglue>
 800864a:	bf00      	nop
 800864c:	20000010 	.word	0x20000010
 8008650:	0800a04d 	.word	0x0800a04d
 8008654:	20000020 	.word	0x20000020

08008658 <cleanup_stdio>:
 8008658:	6841      	ldr	r1, [r0, #4]
 800865a:	4b0c      	ldr	r3, [pc, #48]	@ (800868c <cleanup_stdio+0x34>)
 800865c:	4299      	cmp	r1, r3
 800865e:	b510      	push	{r4, lr}
 8008660:	4604      	mov	r4, r0
 8008662:	d001      	beq.n	8008668 <cleanup_stdio+0x10>
 8008664:	f001 fcf2 	bl	800a04c <_fflush_r>
 8008668:	68a1      	ldr	r1, [r4, #8]
 800866a:	4b09      	ldr	r3, [pc, #36]	@ (8008690 <cleanup_stdio+0x38>)
 800866c:	4299      	cmp	r1, r3
 800866e:	d002      	beq.n	8008676 <cleanup_stdio+0x1e>
 8008670:	4620      	mov	r0, r4
 8008672:	f001 fceb 	bl	800a04c <_fflush_r>
 8008676:	68e1      	ldr	r1, [r4, #12]
 8008678:	4b06      	ldr	r3, [pc, #24]	@ (8008694 <cleanup_stdio+0x3c>)
 800867a:	4299      	cmp	r1, r3
 800867c:	d004      	beq.n	8008688 <cleanup_stdio+0x30>
 800867e:	4620      	mov	r0, r4
 8008680:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008684:	f001 bce2 	b.w	800a04c <_fflush_r>
 8008688:	bd10      	pop	{r4, pc}
 800868a:	bf00      	nop
 800868c:	200043d8 	.word	0x200043d8
 8008690:	20004440 	.word	0x20004440
 8008694:	200044a8 	.word	0x200044a8

08008698 <global_stdio_init.part.0>:
 8008698:	b510      	push	{r4, lr}
 800869a:	4b0b      	ldr	r3, [pc, #44]	@ (80086c8 <global_stdio_init.part.0+0x30>)
 800869c:	4c0b      	ldr	r4, [pc, #44]	@ (80086cc <global_stdio_init.part.0+0x34>)
 800869e:	4a0c      	ldr	r2, [pc, #48]	@ (80086d0 <global_stdio_init.part.0+0x38>)
 80086a0:	601a      	str	r2, [r3, #0]
 80086a2:	4620      	mov	r0, r4
 80086a4:	2200      	movs	r2, #0
 80086a6:	2104      	movs	r1, #4
 80086a8:	f7ff ff94 	bl	80085d4 <std>
 80086ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80086b0:	2201      	movs	r2, #1
 80086b2:	2109      	movs	r1, #9
 80086b4:	f7ff ff8e 	bl	80085d4 <std>
 80086b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80086bc:	2202      	movs	r2, #2
 80086be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086c2:	2112      	movs	r1, #18
 80086c4:	f7ff bf86 	b.w	80085d4 <std>
 80086c8:	20004510 	.word	0x20004510
 80086cc:	200043d8 	.word	0x200043d8
 80086d0:	08008641 	.word	0x08008641

080086d4 <__sfp_lock_acquire>:
 80086d4:	4801      	ldr	r0, [pc, #4]	@ (80086dc <__sfp_lock_acquire+0x8>)
 80086d6:	f000 b956 	b.w	8008986 <__retarget_lock_acquire_recursive>
 80086da:	bf00      	nop
 80086dc:	20004519 	.word	0x20004519

080086e0 <__sfp_lock_release>:
 80086e0:	4801      	ldr	r0, [pc, #4]	@ (80086e8 <__sfp_lock_release+0x8>)
 80086e2:	f000 b951 	b.w	8008988 <__retarget_lock_release_recursive>
 80086e6:	bf00      	nop
 80086e8:	20004519 	.word	0x20004519

080086ec <__sinit>:
 80086ec:	b510      	push	{r4, lr}
 80086ee:	4604      	mov	r4, r0
 80086f0:	f7ff fff0 	bl	80086d4 <__sfp_lock_acquire>
 80086f4:	6a23      	ldr	r3, [r4, #32]
 80086f6:	b11b      	cbz	r3, 8008700 <__sinit+0x14>
 80086f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086fc:	f7ff bff0 	b.w	80086e0 <__sfp_lock_release>
 8008700:	4b04      	ldr	r3, [pc, #16]	@ (8008714 <__sinit+0x28>)
 8008702:	6223      	str	r3, [r4, #32]
 8008704:	4b04      	ldr	r3, [pc, #16]	@ (8008718 <__sinit+0x2c>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1f5      	bne.n	80086f8 <__sinit+0xc>
 800870c:	f7ff ffc4 	bl	8008698 <global_stdio_init.part.0>
 8008710:	e7f2      	b.n	80086f8 <__sinit+0xc>
 8008712:	bf00      	nop
 8008714:	08008659 	.word	0x08008659
 8008718:	20004510 	.word	0x20004510

0800871c <_fwalk_sglue>:
 800871c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008720:	4607      	mov	r7, r0
 8008722:	4688      	mov	r8, r1
 8008724:	4614      	mov	r4, r2
 8008726:	2600      	movs	r6, #0
 8008728:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800872c:	f1b9 0901 	subs.w	r9, r9, #1
 8008730:	d505      	bpl.n	800873e <_fwalk_sglue+0x22>
 8008732:	6824      	ldr	r4, [r4, #0]
 8008734:	2c00      	cmp	r4, #0
 8008736:	d1f7      	bne.n	8008728 <_fwalk_sglue+0xc>
 8008738:	4630      	mov	r0, r6
 800873a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800873e:	89ab      	ldrh	r3, [r5, #12]
 8008740:	2b01      	cmp	r3, #1
 8008742:	d907      	bls.n	8008754 <_fwalk_sglue+0x38>
 8008744:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008748:	3301      	adds	r3, #1
 800874a:	d003      	beq.n	8008754 <_fwalk_sglue+0x38>
 800874c:	4629      	mov	r1, r5
 800874e:	4638      	mov	r0, r7
 8008750:	47c0      	blx	r8
 8008752:	4306      	orrs	r6, r0
 8008754:	3568      	adds	r5, #104	@ 0x68
 8008756:	e7e9      	b.n	800872c <_fwalk_sglue+0x10>

08008758 <__sread>:
 8008758:	b510      	push	{r4, lr}
 800875a:	460c      	mov	r4, r1
 800875c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008760:	f000 f8c2 	bl	80088e8 <_read_r>
 8008764:	2800      	cmp	r0, #0
 8008766:	bfab      	itete	ge
 8008768:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800876a:	89a3      	ldrhlt	r3, [r4, #12]
 800876c:	181b      	addge	r3, r3, r0
 800876e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008772:	bfac      	ite	ge
 8008774:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008776:	81a3      	strhlt	r3, [r4, #12]
 8008778:	bd10      	pop	{r4, pc}

0800877a <__swrite>:
 800877a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800877e:	461f      	mov	r7, r3
 8008780:	898b      	ldrh	r3, [r1, #12]
 8008782:	05db      	lsls	r3, r3, #23
 8008784:	4605      	mov	r5, r0
 8008786:	460c      	mov	r4, r1
 8008788:	4616      	mov	r6, r2
 800878a:	d505      	bpl.n	8008798 <__swrite+0x1e>
 800878c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008790:	2302      	movs	r3, #2
 8008792:	2200      	movs	r2, #0
 8008794:	f000 f896 	bl	80088c4 <_lseek_r>
 8008798:	89a3      	ldrh	r3, [r4, #12]
 800879a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800879e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087a2:	81a3      	strh	r3, [r4, #12]
 80087a4:	4632      	mov	r2, r6
 80087a6:	463b      	mov	r3, r7
 80087a8:	4628      	mov	r0, r5
 80087aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087ae:	f000 b8ad 	b.w	800890c <_write_r>

080087b2 <__sseek>:
 80087b2:	b510      	push	{r4, lr}
 80087b4:	460c      	mov	r4, r1
 80087b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087ba:	f000 f883 	bl	80088c4 <_lseek_r>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	89a3      	ldrh	r3, [r4, #12]
 80087c2:	bf15      	itete	ne
 80087c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80087c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80087ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80087ce:	81a3      	strheq	r3, [r4, #12]
 80087d0:	bf18      	it	ne
 80087d2:	81a3      	strhne	r3, [r4, #12]
 80087d4:	bd10      	pop	{r4, pc}

080087d6 <__sclose>:
 80087d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087da:	f000 b80d 	b.w	80087f8 <_close_r>

080087de <memset>:
 80087de:	4402      	add	r2, r0
 80087e0:	4603      	mov	r3, r0
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d100      	bne.n	80087e8 <memset+0xa>
 80087e6:	4770      	bx	lr
 80087e8:	f803 1b01 	strb.w	r1, [r3], #1
 80087ec:	e7f9      	b.n	80087e2 <memset+0x4>
	...

080087f0 <_localeconv_r>:
 80087f0:	4800      	ldr	r0, [pc, #0]	@ (80087f4 <_localeconv_r+0x4>)
 80087f2:	4770      	bx	lr
 80087f4:	2000015c 	.word	0x2000015c

080087f8 <_close_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4d06      	ldr	r5, [pc, #24]	@ (8008814 <_close_r+0x1c>)
 80087fc:	2300      	movs	r3, #0
 80087fe:	4604      	mov	r4, r0
 8008800:	4608      	mov	r0, r1
 8008802:	602b      	str	r3, [r5, #0]
 8008804:	f7fa fcc4 	bl	8003190 <_close>
 8008808:	1c43      	adds	r3, r0, #1
 800880a:	d102      	bne.n	8008812 <_close_r+0x1a>
 800880c:	682b      	ldr	r3, [r5, #0]
 800880e:	b103      	cbz	r3, 8008812 <_close_r+0x1a>
 8008810:	6023      	str	r3, [r4, #0]
 8008812:	bd38      	pop	{r3, r4, r5, pc}
 8008814:	20004514 	.word	0x20004514

08008818 <_reclaim_reent>:
 8008818:	4b29      	ldr	r3, [pc, #164]	@ (80088c0 <_reclaim_reent+0xa8>)
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4283      	cmp	r3, r0
 800881e:	b570      	push	{r4, r5, r6, lr}
 8008820:	4604      	mov	r4, r0
 8008822:	d04b      	beq.n	80088bc <_reclaim_reent+0xa4>
 8008824:	69c3      	ldr	r3, [r0, #28]
 8008826:	b1ab      	cbz	r3, 8008854 <_reclaim_reent+0x3c>
 8008828:	68db      	ldr	r3, [r3, #12]
 800882a:	b16b      	cbz	r3, 8008848 <_reclaim_reent+0x30>
 800882c:	2500      	movs	r5, #0
 800882e:	69e3      	ldr	r3, [r4, #28]
 8008830:	68db      	ldr	r3, [r3, #12]
 8008832:	5959      	ldr	r1, [r3, r5]
 8008834:	2900      	cmp	r1, #0
 8008836:	d13b      	bne.n	80088b0 <_reclaim_reent+0x98>
 8008838:	3504      	adds	r5, #4
 800883a:	2d80      	cmp	r5, #128	@ 0x80
 800883c:	d1f7      	bne.n	800882e <_reclaim_reent+0x16>
 800883e:	69e3      	ldr	r3, [r4, #28]
 8008840:	4620      	mov	r0, r4
 8008842:	68d9      	ldr	r1, [r3, #12]
 8008844:	f000 fefc 	bl	8009640 <_free_r>
 8008848:	69e3      	ldr	r3, [r4, #28]
 800884a:	6819      	ldr	r1, [r3, #0]
 800884c:	b111      	cbz	r1, 8008854 <_reclaim_reent+0x3c>
 800884e:	4620      	mov	r0, r4
 8008850:	f000 fef6 	bl	8009640 <_free_r>
 8008854:	6961      	ldr	r1, [r4, #20]
 8008856:	b111      	cbz	r1, 800885e <_reclaim_reent+0x46>
 8008858:	4620      	mov	r0, r4
 800885a:	f000 fef1 	bl	8009640 <_free_r>
 800885e:	69e1      	ldr	r1, [r4, #28]
 8008860:	b111      	cbz	r1, 8008868 <_reclaim_reent+0x50>
 8008862:	4620      	mov	r0, r4
 8008864:	f000 feec 	bl	8009640 <_free_r>
 8008868:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800886a:	b111      	cbz	r1, 8008872 <_reclaim_reent+0x5a>
 800886c:	4620      	mov	r0, r4
 800886e:	f000 fee7 	bl	8009640 <_free_r>
 8008872:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008874:	b111      	cbz	r1, 800887c <_reclaim_reent+0x64>
 8008876:	4620      	mov	r0, r4
 8008878:	f000 fee2 	bl	8009640 <_free_r>
 800887c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800887e:	b111      	cbz	r1, 8008886 <_reclaim_reent+0x6e>
 8008880:	4620      	mov	r0, r4
 8008882:	f000 fedd 	bl	8009640 <_free_r>
 8008886:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008888:	b111      	cbz	r1, 8008890 <_reclaim_reent+0x78>
 800888a:	4620      	mov	r0, r4
 800888c:	f000 fed8 	bl	8009640 <_free_r>
 8008890:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008892:	b111      	cbz	r1, 800889a <_reclaim_reent+0x82>
 8008894:	4620      	mov	r0, r4
 8008896:	f000 fed3 	bl	8009640 <_free_r>
 800889a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800889c:	b111      	cbz	r1, 80088a4 <_reclaim_reent+0x8c>
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 fece 	bl	8009640 <_free_r>
 80088a4:	6a23      	ldr	r3, [r4, #32]
 80088a6:	b14b      	cbz	r3, 80088bc <_reclaim_reent+0xa4>
 80088a8:	4620      	mov	r0, r4
 80088aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80088ae:	4718      	bx	r3
 80088b0:	680e      	ldr	r6, [r1, #0]
 80088b2:	4620      	mov	r0, r4
 80088b4:	f000 fec4 	bl	8009640 <_free_r>
 80088b8:	4631      	mov	r1, r6
 80088ba:	e7bb      	b.n	8008834 <_reclaim_reent+0x1c>
 80088bc:	bd70      	pop	{r4, r5, r6, pc}
 80088be:	bf00      	nop
 80088c0:	2000001c 	.word	0x2000001c

080088c4 <_lseek_r>:
 80088c4:	b538      	push	{r3, r4, r5, lr}
 80088c6:	4d07      	ldr	r5, [pc, #28]	@ (80088e4 <_lseek_r+0x20>)
 80088c8:	4604      	mov	r4, r0
 80088ca:	4608      	mov	r0, r1
 80088cc:	4611      	mov	r1, r2
 80088ce:	2200      	movs	r2, #0
 80088d0:	602a      	str	r2, [r5, #0]
 80088d2:	461a      	mov	r2, r3
 80088d4:	f7fa fc83 	bl	80031de <_lseek>
 80088d8:	1c43      	adds	r3, r0, #1
 80088da:	d102      	bne.n	80088e2 <_lseek_r+0x1e>
 80088dc:	682b      	ldr	r3, [r5, #0]
 80088de:	b103      	cbz	r3, 80088e2 <_lseek_r+0x1e>
 80088e0:	6023      	str	r3, [r4, #0]
 80088e2:	bd38      	pop	{r3, r4, r5, pc}
 80088e4:	20004514 	.word	0x20004514

080088e8 <_read_r>:
 80088e8:	b538      	push	{r3, r4, r5, lr}
 80088ea:	4d07      	ldr	r5, [pc, #28]	@ (8008908 <_read_r+0x20>)
 80088ec:	4604      	mov	r4, r0
 80088ee:	4608      	mov	r0, r1
 80088f0:	4611      	mov	r1, r2
 80088f2:	2200      	movs	r2, #0
 80088f4:	602a      	str	r2, [r5, #0]
 80088f6:	461a      	mov	r2, r3
 80088f8:	f7fa fc11 	bl	800311e <_read>
 80088fc:	1c43      	adds	r3, r0, #1
 80088fe:	d102      	bne.n	8008906 <_read_r+0x1e>
 8008900:	682b      	ldr	r3, [r5, #0]
 8008902:	b103      	cbz	r3, 8008906 <_read_r+0x1e>
 8008904:	6023      	str	r3, [r4, #0]
 8008906:	bd38      	pop	{r3, r4, r5, pc}
 8008908:	20004514 	.word	0x20004514

0800890c <_write_r>:
 800890c:	b538      	push	{r3, r4, r5, lr}
 800890e:	4d07      	ldr	r5, [pc, #28]	@ (800892c <_write_r+0x20>)
 8008910:	4604      	mov	r4, r0
 8008912:	4608      	mov	r0, r1
 8008914:	4611      	mov	r1, r2
 8008916:	2200      	movs	r2, #0
 8008918:	602a      	str	r2, [r5, #0]
 800891a:	461a      	mov	r2, r3
 800891c:	f7fa fc1c 	bl	8003158 <_write>
 8008920:	1c43      	adds	r3, r0, #1
 8008922:	d102      	bne.n	800892a <_write_r+0x1e>
 8008924:	682b      	ldr	r3, [r5, #0]
 8008926:	b103      	cbz	r3, 800892a <_write_r+0x1e>
 8008928:	6023      	str	r3, [r4, #0]
 800892a:	bd38      	pop	{r3, r4, r5, pc}
 800892c:	20004514 	.word	0x20004514

08008930 <__errno>:
 8008930:	4b01      	ldr	r3, [pc, #4]	@ (8008938 <__errno+0x8>)
 8008932:	6818      	ldr	r0, [r3, #0]
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	2000001c 	.word	0x2000001c

0800893c <__libc_init_array>:
 800893c:	b570      	push	{r4, r5, r6, lr}
 800893e:	4d0d      	ldr	r5, [pc, #52]	@ (8008974 <__libc_init_array+0x38>)
 8008940:	4c0d      	ldr	r4, [pc, #52]	@ (8008978 <__libc_init_array+0x3c>)
 8008942:	1b64      	subs	r4, r4, r5
 8008944:	10a4      	asrs	r4, r4, #2
 8008946:	2600      	movs	r6, #0
 8008948:	42a6      	cmp	r6, r4
 800894a:	d109      	bne.n	8008960 <__libc_init_array+0x24>
 800894c:	4d0b      	ldr	r5, [pc, #44]	@ (800897c <__libc_init_array+0x40>)
 800894e:	4c0c      	ldr	r4, [pc, #48]	@ (8008980 <__libc_init_array+0x44>)
 8008950:	f002 fe1c 	bl	800b58c <_init>
 8008954:	1b64      	subs	r4, r4, r5
 8008956:	10a4      	asrs	r4, r4, #2
 8008958:	2600      	movs	r6, #0
 800895a:	42a6      	cmp	r6, r4
 800895c:	d105      	bne.n	800896a <__libc_init_array+0x2e>
 800895e:	bd70      	pop	{r4, r5, r6, pc}
 8008960:	f855 3b04 	ldr.w	r3, [r5], #4
 8008964:	4798      	blx	r3
 8008966:	3601      	adds	r6, #1
 8008968:	e7ee      	b.n	8008948 <__libc_init_array+0xc>
 800896a:	f855 3b04 	ldr.w	r3, [r5], #4
 800896e:	4798      	blx	r3
 8008970:	3601      	adds	r6, #1
 8008972:	e7f2      	b.n	800895a <__libc_init_array+0x1e>
 8008974:	0800ba58 	.word	0x0800ba58
 8008978:	0800ba58 	.word	0x0800ba58
 800897c:	0800ba58 	.word	0x0800ba58
 8008980:	0800ba5c 	.word	0x0800ba5c

08008984 <__retarget_lock_init_recursive>:
 8008984:	4770      	bx	lr

08008986 <__retarget_lock_acquire_recursive>:
 8008986:	4770      	bx	lr

08008988 <__retarget_lock_release_recursive>:
 8008988:	4770      	bx	lr

0800898a <memcpy>:
 800898a:	440a      	add	r2, r1
 800898c:	4291      	cmp	r1, r2
 800898e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008992:	d100      	bne.n	8008996 <memcpy+0xc>
 8008994:	4770      	bx	lr
 8008996:	b510      	push	{r4, lr}
 8008998:	f811 4b01 	ldrb.w	r4, [r1], #1
 800899c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089a0:	4291      	cmp	r1, r2
 80089a2:	d1f9      	bne.n	8008998 <memcpy+0xe>
 80089a4:	bd10      	pop	{r4, pc}

080089a6 <quorem>:
 80089a6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089aa:	6903      	ldr	r3, [r0, #16]
 80089ac:	690c      	ldr	r4, [r1, #16]
 80089ae:	42a3      	cmp	r3, r4
 80089b0:	4607      	mov	r7, r0
 80089b2:	db7e      	blt.n	8008ab2 <quorem+0x10c>
 80089b4:	3c01      	subs	r4, #1
 80089b6:	f101 0814 	add.w	r8, r1, #20
 80089ba:	00a3      	lsls	r3, r4, #2
 80089bc:	f100 0514 	add.w	r5, r0, #20
 80089c0:	9300      	str	r3, [sp, #0]
 80089c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089c6:	9301      	str	r3, [sp, #4]
 80089c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80089cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089d0:	3301      	adds	r3, #1
 80089d2:	429a      	cmp	r2, r3
 80089d4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80089d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80089dc:	d32e      	bcc.n	8008a3c <quorem+0x96>
 80089de:	f04f 0a00 	mov.w	sl, #0
 80089e2:	46c4      	mov	ip, r8
 80089e4:	46ae      	mov	lr, r5
 80089e6:	46d3      	mov	fp, sl
 80089e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80089ec:	b298      	uxth	r0, r3
 80089ee:	fb06 a000 	mla	r0, r6, r0, sl
 80089f2:	0c02      	lsrs	r2, r0, #16
 80089f4:	0c1b      	lsrs	r3, r3, #16
 80089f6:	fb06 2303 	mla	r3, r6, r3, r2
 80089fa:	f8de 2000 	ldr.w	r2, [lr]
 80089fe:	b280      	uxth	r0, r0
 8008a00:	b292      	uxth	r2, r2
 8008a02:	1a12      	subs	r2, r2, r0
 8008a04:	445a      	add	r2, fp
 8008a06:	f8de 0000 	ldr.w	r0, [lr]
 8008a0a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a0e:	b29b      	uxth	r3, r3
 8008a10:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008a14:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008a18:	b292      	uxth	r2, r2
 8008a1a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008a1e:	45e1      	cmp	r9, ip
 8008a20:	f84e 2b04 	str.w	r2, [lr], #4
 8008a24:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008a28:	d2de      	bcs.n	80089e8 <quorem+0x42>
 8008a2a:	9b00      	ldr	r3, [sp, #0]
 8008a2c:	58eb      	ldr	r3, [r5, r3]
 8008a2e:	b92b      	cbnz	r3, 8008a3c <quorem+0x96>
 8008a30:	9b01      	ldr	r3, [sp, #4]
 8008a32:	3b04      	subs	r3, #4
 8008a34:	429d      	cmp	r5, r3
 8008a36:	461a      	mov	r2, r3
 8008a38:	d32f      	bcc.n	8008a9a <quorem+0xf4>
 8008a3a:	613c      	str	r4, [r7, #16]
 8008a3c:	4638      	mov	r0, r7
 8008a3e:	f001 f979 	bl	8009d34 <__mcmp>
 8008a42:	2800      	cmp	r0, #0
 8008a44:	db25      	blt.n	8008a92 <quorem+0xec>
 8008a46:	4629      	mov	r1, r5
 8008a48:	2000      	movs	r0, #0
 8008a4a:	f858 2b04 	ldr.w	r2, [r8], #4
 8008a4e:	f8d1 c000 	ldr.w	ip, [r1]
 8008a52:	fa1f fe82 	uxth.w	lr, r2
 8008a56:	fa1f f38c 	uxth.w	r3, ip
 8008a5a:	eba3 030e 	sub.w	r3, r3, lr
 8008a5e:	4403      	add	r3, r0
 8008a60:	0c12      	lsrs	r2, r2, #16
 8008a62:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008a66:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a70:	45c1      	cmp	r9, r8
 8008a72:	f841 3b04 	str.w	r3, [r1], #4
 8008a76:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008a7a:	d2e6      	bcs.n	8008a4a <quorem+0xa4>
 8008a7c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a80:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a84:	b922      	cbnz	r2, 8008a90 <quorem+0xea>
 8008a86:	3b04      	subs	r3, #4
 8008a88:	429d      	cmp	r5, r3
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	d30b      	bcc.n	8008aa6 <quorem+0x100>
 8008a8e:	613c      	str	r4, [r7, #16]
 8008a90:	3601      	adds	r6, #1
 8008a92:	4630      	mov	r0, r6
 8008a94:	b003      	add	sp, #12
 8008a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a9a:	6812      	ldr	r2, [r2, #0]
 8008a9c:	3b04      	subs	r3, #4
 8008a9e:	2a00      	cmp	r2, #0
 8008aa0:	d1cb      	bne.n	8008a3a <quorem+0x94>
 8008aa2:	3c01      	subs	r4, #1
 8008aa4:	e7c6      	b.n	8008a34 <quorem+0x8e>
 8008aa6:	6812      	ldr	r2, [r2, #0]
 8008aa8:	3b04      	subs	r3, #4
 8008aaa:	2a00      	cmp	r2, #0
 8008aac:	d1ef      	bne.n	8008a8e <quorem+0xe8>
 8008aae:	3c01      	subs	r4, #1
 8008ab0:	e7ea      	b.n	8008a88 <quorem+0xe2>
 8008ab2:	2000      	movs	r0, #0
 8008ab4:	e7ee      	b.n	8008a94 <quorem+0xee>
	...

08008ab8 <_dtoa_r>:
 8008ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008abc:	69c7      	ldr	r7, [r0, #28]
 8008abe:	b099      	sub	sp, #100	@ 0x64
 8008ac0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008ac4:	ec55 4b10 	vmov	r4, r5, d0
 8008ac8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008aca:	9109      	str	r1, [sp, #36]	@ 0x24
 8008acc:	4683      	mov	fp, r0
 8008ace:	920e      	str	r2, [sp, #56]	@ 0x38
 8008ad0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008ad2:	b97f      	cbnz	r7, 8008af4 <_dtoa_r+0x3c>
 8008ad4:	2010      	movs	r0, #16
 8008ad6:	f000 fdfd 	bl	80096d4 <malloc>
 8008ada:	4602      	mov	r2, r0
 8008adc:	f8cb 001c 	str.w	r0, [fp, #28]
 8008ae0:	b920      	cbnz	r0, 8008aec <_dtoa_r+0x34>
 8008ae2:	4ba7      	ldr	r3, [pc, #668]	@ (8008d80 <_dtoa_r+0x2c8>)
 8008ae4:	21ef      	movs	r1, #239	@ 0xef
 8008ae6:	48a7      	ldr	r0, [pc, #668]	@ (8008d84 <_dtoa_r+0x2cc>)
 8008ae8:	f001 fae8 	bl	800a0bc <__assert_func>
 8008aec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008af0:	6007      	str	r7, [r0, #0]
 8008af2:	60c7      	str	r7, [r0, #12]
 8008af4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008af8:	6819      	ldr	r1, [r3, #0]
 8008afa:	b159      	cbz	r1, 8008b14 <_dtoa_r+0x5c>
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	604a      	str	r2, [r1, #4]
 8008b00:	2301      	movs	r3, #1
 8008b02:	4093      	lsls	r3, r2
 8008b04:	608b      	str	r3, [r1, #8]
 8008b06:	4658      	mov	r0, fp
 8008b08:	f000 feda 	bl	80098c0 <_Bfree>
 8008b0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008b10:	2200      	movs	r2, #0
 8008b12:	601a      	str	r2, [r3, #0]
 8008b14:	1e2b      	subs	r3, r5, #0
 8008b16:	bfb9      	ittee	lt
 8008b18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008b1c:	9303      	strlt	r3, [sp, #12]
 8008b1e:	2300      	movge	r3, #0
 8008b20:	6033      	strge	r3, [r6, #0]
 8008b22:	9f03      	ldr	r7, [sp, #12]
 8008b24:	4b98      	ldr	r3, [pc, #608]	@ (8008d88 <_dtoa_r+0x2d0>)
 8008b26:	bfbc      	itt	lt
 8008b28:	2201      	movlt	r2, #1
 8008b2a:	6032      	strlt	r2, [r6, #0]
 8008b2c:	43bb      	bics	r3, r7
 8008b2e:	d112      	bne.n	8008b56 <_dtoa_r+0x9e>
 8008b30:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008b32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008b36:	6013      	str	r3, [r2, #0]
 8008b38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008b3c:	4323      	orrs	r3, r4
 8008b3e:	f000 854d 	beq.w	80095dc <_dtoa_r+0xb24>
 8008b42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008b44:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008d9c <_dtoa_r+0x2e4>
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	f000 854f 	beq.w	80095ec <_dtoa_r+0xb34>
 8008b4e:	f10a 0303 	add.w	r3, sl, #3
 8008b52:	f000 bd49 	b.w	80095e8 <_dtoa_r+0xb30>
 8008b56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	ec51 0b17 	vmov	r0, r1, d7
 8008b60:	2300      	movs	r3, #0
 8008b62:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008b66:	f7f7 ffaf 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b6a:	4680      	mov	r8, r0
 8008b6c:	b158      	cbz	r0, 8008b86 <_dtoa_r+0xce>
 8008b6e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008b70:	2301      	movs	r3, #1
 8008b72:	6013      	str	r3, [r2, #0]
 8008b74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008b76:	b113      	cbz	r3, 8008b7e <_dtoa_r+0xc6>
 8008b78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008b7a:	4b84      	ldr	r3, [pc, #528]	@ (8008d8c <_dtoa_r+0x2d4>)
 8008b7c:	6013      	str	r3, [r2, #0]
 8008b7e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008da0 <_dtoa_r+0x2e8>
 8008b82:	f000 bd33 	b.w	80095ec <_dtoa_r+0xb34>
 8008b86:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008b8a:	aa16      	add	r2, sp, #88	@ 0x58
 8008b8c:	a917      	add	r1, sp, #92	@ 0x5c
 8008b8e:	4658      	mov	r0, fp
 8008b90:	f001 f980 	bl	8009e94 <__d2b>
 8008b94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008b98:	4681      	mov	r9, r0
 8008b9a:	2e00      	cmp	r6, #0
 8008b9c:	d077      	beq.n	8008c8e <_dtoa_r+0x1d6>
 8008b9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ba0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008ba8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008bac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008bb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008bb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008bb8:	4619      	mov	r1, r3
 8008bba:	2200      	movs	r2, #0
 8008bbc:	4b74      	ldr	r3, [pc, #464]	@ (8008d90 <_dtoa_r+0x2d8>)
 8008bbe:	f7f7 fb63 	bl	8000288 <__aeabi_dsub>
 8008bc2:	a369      	add	r3, pc, #420	@ (adr r3, 8008d68 <_dtoa_r+0x2b0>)
 8008bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc8:	f7f7 fd16 	bl	80005f8 <__aeabi_dmul>
 8008bcc:	a368      	add	r3, pc, #416	@ (adr r3, 8008d70 <_dtoa_r+0x2b8>)
 8008bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bd2:	f7f7 fb5b 	bl	800028c <__adddf3>
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4630      	mov	r0, r6
 8008bda:	460d      	mov	r5, r1
 8008bdc:	f7f7 fca2 	bl	8000524 <__aeabi_i2d>
 8008be0:	a365      	add	r3, pc, #404	@ (adr r3, 8008d78 <_dtoa_r+0x2c0>)
 8008be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008be6:	f7f7 fd07 	bl	80005f8 <__aeabi_dmul>
 8008bea:	4602      	mov	r2, r0
 8008bec:	460b      	mov	r3, r1
 8008bee:	4620      	mov	r0, r4
 8008bf0:	4629      	mov	r1, r5
 8008bf2:	f7f7 fb4b 	bl	800028c <__adddf3>
 8008bf6:	4604      	mov	r4, r0
 8008bf8:	460d      	mov	r5, r1
 8008bfa:	f7f7 ffad 	bl	8000b58 <__aeabi_d2iz>
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4607      	mov	r7, r0
 8008c02:	2300      	movs	r3, #0
 8008c04:	4620      	mov	r0, r4
 8008c06:	4629      	mov	r1, r5
 8008c08:	f7f7 ff68 	bl	8000adc <__aeabi_dcmplt>
 8008c0c:	b140      	cbz	r0, 8008c20 <_dtoa_r+0x168>
 8008c0e:	4638      	mov	r0, r7
 8008c10:	f7f7 fc88 	bl	8000524 <__aeabi_i2d>
 8008c14:	4622      	mov	r2, r4
 8008c16:	462b      	mov	r3, r5
 8008c18:	f7f7 ff56 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c1c:	b900      	cbnz	r0, 8008c20 <_dtoa_r+0x168>
 8008c1e:	3f01      	subs	r7, #1
 8008c20:	2f16      	cmp	r7, #22
 8008c22:	d851      	bhi.n	8008cc8 <_dtoa_r+0x210>
 8008c24:	4b5b      	ldr	r3, [pc, #364]	@ (8008d94 <_dtoa_r+0x2dc>)
 8008c26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008c32:	f7f7 ff53 	bl	8000adc <__aeabi_dcmplt>
 8008c36:	2800      	cmp	r0, #0
 8008c38:	d048      	beq.n	8008ccc <_dtoa_r+0x214>
 8008c3a:	3f01      	subs	r7, #1
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008c40:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008c42:	1b9b      	subs	r3, r3, r6
 8008c44:	1e5a      	subs	r2, r3, #1
 8008c46:	bf44      	itt	mi
 8008c48:	f1c3 0801 	rsbmi	r8, r3, #1
 8008c4c:	2300      	movmi	r3, #0
 8008c4e:	9208      	str	r2, [sp, #32]
 8008c50:	bf54      	ite	pl
 8008c52:	f04f 0800 	movpl.w	r8, #0
 8008c56:	9308      	strmi	r3, [sp, #32]
 8008c58:	2f00      	cmp	r7, #0
 8008c5a:	db39      	blt.n	8008cd0 <_dtoa_r+0x218>
 8008c5c:	9b08      	ldr	r3, [sp, #32]
 8008c5e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008c60:	443b      	add	r3, r7
 8008c62:	9308      	str	r3, [sp, #32]
 8008c64:	2300      	movs	r3, #0
 8008c66:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c6a:	2b09      	cmp	r3, #9
 8008c6c:	d864      	bhi.n	8008d38 <_dtoa_r+0x280>
 8008c6e:	2b05      	cmp	r3, #5
 8008c70:	bfc4      	itt	gt
 8008c72:	3b04      	subgt	r3, #4
 8008c74:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008c76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c78:	f1a3 0302 	sub.w	r3, r3, #2
 8008c7c:	bfcc      	ite	gt
 8008c7e:	2400      	movgt	r4, #0
 8008c80:	2401      	movle	r4, #1
 8008c82:	2b03      	cmp	r3, #3
 8008c84:	d863      	bhi.n	8008d4e <_dtoa_r+0x296>
 8008c86:	e8df f003 	tbb	[pc, r3]
 8008c8a:	372a      	.short	0x372a
 8008c8c:	5535      	.short	0x5535
 8008c8e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008c92:	441e      	add	r6, r3
 8008c94:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008c98:	2b20      	cmp	r3, #32
 8008c9a:	bfc1      	itttt	gt
 8008c9c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ca0:	409f      	lslgt	r7, r3
 8008ca2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ca6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008caa:	bfd6      	itet	le
 8008cac:	f1c3 0320 	rsble	r3, r3, #32
 8008cb0:	ea47 0003 	orrgt.w	r0, r7, r3
 8008cb4:	fa04 f003 	lslle.w	r0, r4, r3
 8008cb8:	f7f7 fc24 	bl	8000504 <__aeabi_ui2d>
 8008cbc:	2201      	movs	r2, #1
 8008cbe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008cc2:	3e01      	subs	r6, #1
 8008cc4:	9214      	str	r2, [sp, #80]	@ 0x50
 8008cc6:	e777      	b.n	8008bb8 <_dtoa_r+0x100>
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e7b8      	b.n	8008c3e <_dtoa_r+0x186>
 8008ccc:	9012      	str	r0, [sp, #72]	@ 0x48
 8008cce:	e7b7      	b.n	8008c40 <_dtoa_r+0x188>
 8008cd0:	427b      	negs	r3, r7
 8008cd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8008cd4:	2300      	movs	r3, #0
 8008cd6:	eba8 0807 	sub.w	r8, r8, r7
 8008cda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008cdc:	e7c4      	b.n	8008c68 <_dtoa_r+0x1b0>
 8008cde:	2300      	movs	r3, #0
 8008ce0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ce2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	dc35      	bgt.n	8008d54 <_dtoa_r+0x29c>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	9300      	str	r3, [sp, #0]
 8008cec:	9307      	str	r3, [sp, #28]
 8008cee:	461a      	mov	r2, r3
 8008cf0:	920e      	str	r2, [sp, #56]	@ 0x38
 8008cf2:	e00b      	b.n	8008d0c <_dtoa_r+0x254>
 8008cf4:	2301      	movs	r3, #1
 8008cf6:	e7f3      	b.n	8008ce0 <_dtoa_r+0x228>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cfc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cfe:	18fb      	adds	r3, r7, r3
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	3301      	adds	r3, #1
 8008d04:	2b01      	cmp	r3, #1
 8008d06:	9307      	str	r3, [sp, #28]
 8008d08:	bfb8      	it	lt
 8008d0a:	2301      	movlt	r3, #1
 8008d0c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008d10:	2100      	movs	r1, #0
 8008d12:	2204      	movs	r2, #4
 8008d14:	f102 0514 	add.w	r5, r2, #20
 8008d18:	429d      	cmp	r5, r3
 8008d1a:	d91f      	bls.n	8008d5c <_dtoa_r+0x2a4>
 8008d1c:	6041      	str	r1, [r0, #4]
 8008d1e:	4658      	mov	r0, fp
 8008d20:	f000 fd8e 	bl	8009840 <_Balloc>
 8008d24:	4682      	mov	sl, r0
 8008d26:	2800      	cmp	r0, #0
 8008d28:	d13c      	bne.n	8008da4 <_dtoa_r+0x2ec>
 8008d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8008d98 <_dtoa_r+0x2e0>)
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	f240 11af 	movw	r1, #431	@ 0x1af
 8008d32:	e6d8      	b.n	8008ae6 <_dtoa_r+0x2e>
 8008d34:	2301      	movs	r3, #1
 8008d36:	e7e0      	b.n	8008cfa <_dtoa_r+0x242>
 8008d38:	2401      	movs	r4, #1
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d3e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008d44:	9300      	str	r3, [sp, #0]
 8008d46:	9307      	str	r3, [sp, #28]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	2312      	movs	r3, #18
 8008d4c:	e7d0      	b.n	8008cf0 <_dtoa_r+0x238>
 8008d4e:	2301      	movs	r3, #1
 8008d50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d52:	e7f5      	b.n	8008d40 <_dtoa_r+0x288>
 8008d54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008d56:	9300      	str	r3, [sp, #0]
 8008d58:	9307      	str	r3, [sp, #28]
 8008d5a:	e7d7      	b.n	8008d0c <_dtoa_r+0x254>
 8008d5c:	3101      	adds	r1, #1
 8008d5e:	0052      	lsls	r2, r2, #1
 8008d60:	e7d8      	b.n	8008d14 <_dtoa_r+0x25c>
 8008d62:	bf00      	nop
 8008d64:	f3af 8000 	nop.w
 8008d68:	636f4361 	.word	0x636f4361
 8008d6c:	3fd287a7 	.word	0x3fd287a7
 8008d70:	8b60c8b3 	.word	0x8b60c8b3
 8008d74:	3fc68a28 	.word	0x3fc68a28
 8008d78:	509f79fb 	.word	0x509f79fb
 8008d7c:	3fd34413 	.word	0x3fd34413
 8008d80:	0800b6ed 	.word	0x0800b6ed
 8008d84:	0800b704 	.word	0x0800b704
 8008d88:	7ff00000 	.word	0x7ff00000
 8008d8c:	0800b6bd 	.word	0x0800b6bd
 8008d90:	3ff80000 	.word	0x3ff80000
 8008d94:	0800b800 	.word	0x0800b800
 8008d98:	0800b75c 	.word	0x0800b75c
 8008d9c:	0800b6e9 	.word	0x0800b6e9
 8008da0:	0800b6bc 	.word	0x0800b6bc
 8008da4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008da8:	6018      	str	r0, [r3, #0]
 8008daa:	9b07      	ldr	r3, [sp, #28]
 8008dac:	2b0e      	cmp	r3, #14
 8008dae:	f200 80a4 	bhi.w	8008efa <_dtoa_r+0x442>
 8008db2:	2c00      	cmp	r4, #0
 8008db4:	f000 80a1 	beq.w	8008efa <_dtoa_r+0x442>
 8008db8:	2f00      	cmp	r7, #0
 8008dba:	dd33      	ble.n	8008e24 <_dtoa_r+0x36c>
 8008dbc:	4bad      	ldr	r3, [pc, #692]	@ (8009074 <_dtoa_r+0x5bc>)
 8008dbe:	f007 020f 	and.w	r2, r7, #15
 8008dc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dc6:	ed93 7b00 	vldr	d7, [r3]
 8008dca:	05f8      	lsls	r0, r7, #23
 8008dcc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008dd0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008dd4:	d516      	bpl.n	8008e04 <_dtoa_r+0x34c>
 8008dd6:	4ba8      	ldr	r3, [pc, #672]	@ (8009078 <_dtoa_r+0x5c0>)
 8008dd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ddc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008de0:	f7f7 fd34 	bl	800084c <__aeabi_ddiv>
 8008de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008de8:	f004 040f 	and.w	r4, r4, #15
 8008dec:	2603      	movs	r6, #3
 8008dee:	4da2      	ldr	r5, [pc, #648]	@ (8009078 <_dtoa_r+0x5c0>)
 8008df0:	b954      	cbnz	r4, 8008e08 <_dtoa_r+0x350>
 8008df2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008df6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008dfa:	f7f7 fd27 	bl	800084c <__aeabi_ddiv>
 8008dfe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e02:	e028      	b.n	8008e56 <_dtoa_r+0x39e>
 8008e04:	2602      	movs	r6, #2
 8008e06:	e7f2      	b.n	8008dee <_dtoa_r+0x336>
 8008e08:	07e1      	lsls	r1, r4, #31
 8008e0a:	d508      	bpl.n	8008e1e <_dtoa_r+0x366>
 8008e0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e10:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008e14:	f7f7 fbf0 	bl	80005f8 <__aeabi_dmul>
 8008e18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e1c:	3601      	adds	r6, #1
 8008e1e:	1064      	asrs	r4, r4, #1
 8008e20:	3508      	adds	r5, #8
 8008e22:	e7e5      	b.n	8008df0 <_dtoa_r+0x338>
 8008e24:	f000 80d2 	beq.w	8008fcc <_dtoa_r+0x514>
 8008e28:	427c      	negs	r4, r7
 8008e2a:	4b92      	ldr	r3, [pc, #584]	@ (8009074 <_dtoa_r+0x5bc>)
 8008e2c:	4d92      	ldr	r5, [pc, #584]	@ (8009078 <_dtoa_r+0x5c0>)
 8008e2e:	f004 020f 	and.w	r2, r4, #15
 8008e32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008e3e:	f7f7 fbdb 	bl	80005f8 <__aeabi_dmul>
 8008e42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e46:	1124      	asrs	r4, r4, #4
 8008e48:	2300      	movs	r3, #0
 8008e4a:	2602      	movs	r6, #2
 8008e4c:	2c00      	cmp	r4, #0
 8008e4e:	f040 80b2 	bne.w	8008fb6 <_dtoa_r+0x4fe>
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1d3      	bne.n	8008dfe <_dtoa_r+0x346>
 8008e56:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008e58:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	f000 80b7 	beq.w	8008fd0 <_dtoa_r+0x518>
 8008e62:	4b86      	ldr	r3, [pc, #536]	@ (800907c <_dtoa_r+0x5c4>)
 8008e64:	2200      	movs	r2, #0
 8008e66:	4620      	mov	r0, r4
 8008e68:	4629      	mov	r1, r5
 8008e6a:	f7f7 fe37 	bl	8000adc <__aeabi_dcmplt>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	f000 80ae 	beq.w	8008fd0 <_dtoa_r+0x518>
 8008e74:	9b07      	ldr	r3, [sp, #28]
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	f000 80aa 	beq.w	8008fd0 <_dtoa_r+0x518>
 8008e7c:	9b00      	ldr	r3, [sp, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	dd37      	ble.n	8008ef2 <_dtoa_r+0x43a>
 8008e82:	1e7b      	subs	r3, r7, #1
 8008e84:	9304      	str	r3, [sp, #16]
 8008e86:	4620      	mov	r0, r4
 8008e88:	4b7d      	ldr	r3, [pc, #500]	@ (8009080 <_dtoa_r+0x5c8>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	4629      	mov	r1, r5
 8008e8e:	f7f7 fbb3 	bl	80005f8 <__aeabi_dmul>
 8008e92:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008e96:	9c00      	ldr	r4, [sp, #0]
 8008e98:	3601      	adds	r6, #1
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f7f7 fb42 	bl	8000524 <__aeabi_i2d>
 8008ea0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008ea4:	f7f7 fba8 	bl	80005f8 <__aeabi_dmul>
 8008ea8:	4b76      	ldr	r3, [pc, #472]	@ (8009084 <_dtoa_r+0x5cc>)
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f7f7 f9ee 	bl	800028c <__adddf3>
 8008eb0:	4605      	mov	r5, r0
 8008eb2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008eb6:	2c00      	cmp	r4, #0
 8008eb8:	f040 808d 	bne.w	8008fd6 <_dtoa_r+0x51e>
 8008ebc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ec0:	4b71      	ldr	r3, [pc, #452]	@ (8009088 <_dtoa_r+0x5d0>)
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f7f7 f9e0 	bl	8000288 <__aeabi_dsub>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	460b      	mov	r3, r1
 8008ecc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ed0:	462a      	mov	r2, r5
 8008ed2:	4633      	mov	r3, r6
 8008ed4:	f7f7 fe20 	bl	8000b18 <__aeabi_dcmpgt>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	f040 828b 	bne.w	80093f4 <_dtoa_r+0x93c>
 8008ede:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ee2:	462a      	mov	r2, r5
 8008ee4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008ee8:	f7f7 fdf8 	bl	8000adc <__aeabi_dcmplt>
 8008eec:	2800      	cmp	r0, #0
 8008eee:	f040 8128 	bne.w	8009142 <_dtoa_r+0x68a>
 8008ef2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8008ef6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008efa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f2c0 815a 	blt.w	80091b6 <_dtoa_r+0x6fe>
 8008f02:	2f0e      	cmp	r7, #14
 8008f04:	f300 8157 	bgt.w	80091b6 <_dtoa_r+0x6fe>
 8008f08:	4b5a      	ldr	r3, [pc, #360]	@ (8009074 <_dtoa_r+0x5bc>)
 8008f0a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f0e:	ed93 7b00 	vldr	d7, [r3]
 8008f12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	ed8d 7b00 	vstr	d7, [sp]
 8008f1a:	da03      	bge.n	8008f24 <_dtoa_r+0x46c>
 8008f1c:	9b07      	ldr	r3, [sp, #28]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	f340 8101 	ble.w	8009126 <_dtoa_r+0x66e>
 8008f24:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008f28:	4656      	mov	r6, sl
 8008f2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f2e:	4620      	mov	r0, r4
 8008f30:	4629      	mov	r1, r5
 8008f32:	f7f7 fc8b 	bl	800084c <__aeabi_ddiv>
 8008f36:	f7f7 fe0f 	bl	8000b58 <__aeabi_d2iz>
 8008f3a:	4680      	mov	r8, r0
 8008f3c:	f7f7 faf2 	bl	8000524 <__aeabi_i2d>
 8008f40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f44:	f7f7 fb58 	bl	80005f8 <__aeabi_dmul>
 8008f48:	4602      	mov	r2, r0
 8008f4a:	460b      	mov	r3, r1
 8008f4c:	4620      	mov	r0, r4
 8008f4e:	4629      	mov	r1, r5
 8008f50:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008f54:	f7f7 f998 	bl	8000288 <__aeabi_dsub>
 8008f58:	f806 4b01 	strb.w	r4, [r6], #1
 8008f5c:	9d07      	ldr	r5, [sp, #28]
 8008f5e:	eba6 040a 	sub.w	r4, r6, sl
 8008f62:	42a5      	cmp	r5, r4
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	f040 8117 	bne.w	800919a <_dtoa_r+0x6e2>
 8008f6c:	f7f7 f98e 	bl	800028c <__adddf3>
 8008f70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f74:	4604      	mov	r4, r0
 8008f76:	460d      	mov	r5, r1
 8008f78:	f7f7 fdce 	bl	8000b18 <__aeabi_dcmpgt>
 8008f7c:	2800      	cmp	r0, #0
 8008f7e:	f040 80f9 	bne.w	8009174 <_dtoa_r+0x6bc>
 8008f82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f86:	4620      	mov	r0, r4
 8008f88:	4629      	mov	r1, r5
 8008f8a:	f7f7 fd9d 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f8e:	b118      	cbz	r0, 8008f98 <_dtoa_r+0x4e0>
 8008f90:	f018 0f01 	tst.w	r8, #1
 8008f94:	f040 80ee 	bne.w	8009174 <_dtoa_r+0x6bc>
 8008f98:	4649      	mov	r1, r9
 8008f9a:	4658      	mov	r0, fp
 8008f9c:	f000 fc90 	bl	80098c0 <_Bfree>
 8008fa0:	2300      	movs	r3, #0
 8008fa2:	7033      	strb	r3, [r6, #0]
 8008fa4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008fa6:	3701      	adds	r7, #1
 8008fa8:	601f      	str	r7, [r3, #0]
 8008faa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	f000 831d 	beq.w	80095ec <_dtoa_r+0xb34>
 8008fb2:	601e      	str	r6, [r3, #0]
 8008fb4:	e31a      	b.n	80095ec <_dtoa_r+0xb34>
 8008fb6:	07e2      	lsls	r2, r4, #31
 8008fb8:	d505      	bpl.n	8008fc6 <_dtoa_r+0x50e>
 8008fba:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fbe:	f7f7 fb1b 	bl	80005f8 <__aeabi_dmul>
 8008fc2:	3601      	adds	r6, #1
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	1064      	asrs	r4, r4, #1
 8008fc8:	3508      	adds	r5, #8
 8008fca:	e73f      	b.n	8008e4c <_dtoa_r+0x394>
 8008fcc:	2602      	movs	r6, #2
 8008fce:	e742      	b.n	8008e56 <_dtoa_r+0x39e>
 8008fd0:	9c07      	ldr	r4, [sp, #28]
 8008fd2:	9704      	str	r7, [sp, #16]
 8008fd4:	e761      	b.n	8008e9a <_dtoa_r+0x3e2>
 8008fd6:	4b27      	ldr	r3, [pc, #156]	@ (8009074 <_dtoa_r+0x5bc>)
 8008fd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008fda:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008fde:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008fe2:	4454      	add	r4, sl
 8008fe4:	2900      	cmp	r1, #0
 8008fe6:	d053      	beq.n	8009090 <_dtoa_r+0x5d8>
 8008fe8:	4928      	ldr	r1, [pc, #160]	@ (800908c <_dtoa_r+0x5d4>)
 8008fea:	2000      	movs	r0, #0
 8008fec:	f7f7 fc2e 	bl	800084c <__aeabi_ddiv>
 8008ff0:	4633      	mov	r3, r6
 8008ff2:	462a      	mov	r2, r5
 8008ff4:	f7f7 f948 	bl	8000288 <__aeabi_dsub>
 8008ff8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008ffc:	4656      	mov	r6, sl
 8008ffe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009002:	f7f7 fda9 	bl	8000b58 <__aeabi_d2iz>
 8009006:	4605      	mov	r5, r0
 8009008:	f7f7 fa8c 	bl	8000524 <__aeabi_i2d>
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009014:	f7f7 f938 	bl	8000288 <__aeabi_dsub>
 8009018:	3530      	adds	r5, #48	@ 0x30
 800901a:	4602      	mov	r2, r0
 800901c:	460b      	mov	r3, r1
 800901e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009022:	f806 5b01 	strb.w	r5, [r6], #1
 8009026:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800902a:	f7f7 fd57 	bl	8000adc <__aeabi_dcmplt>
 800902e:	2800      	cmp	r0, #0
 8009030:	d171      	bne.n	8009116 <_dtoa_r+0x65e>
 8009032:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009036:	4911      	ldr	r1, [pc, #68]	@ (800907c <_dtoa_r+0x5c4>)
 8009038:	2000      	movs	r0, #0
 800903a:	f7f7 f925 	bl	8000288 <__aeabi_dsub>
 800903e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009042:	f7f7 fd4b 	bl	8000adc <__aeabi_dcmplt>
 8009046:	2800      	cmp	r0, #0
 8009048:	f040 8095 	bne.w	8009176 <_dtoa_r+0x6be>
 800904c:	42a6      	cmp	r6, r4
 800904e:	f43f af50 	beq.w	8008ef2 <_dtoa_r+0x43a>
 8009052:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009056:	4b0a      	ldr	r3, [pc, #40]	@ (8009080 <_dtoa_r+0x5c8>)
 8009058:	2200      	movs	r2, #0
 800905a:	f7f7 facd 	bl	80005f8 <__aeabi_dmul>
 800905e:	4b08      	ldr	r3, [pc, #32]	@ (8009080 <_dtoa_r+0x5c8>)
 8009060:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009064:	2200      	movs	r2, #0
 8009066:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800906a:	f7f7 fac5 	bl	80005f8 <__aeabi_dmul>
 800906e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009072:	e7c4      	b.n	8008ffe <_dtoa_r+0x546>
 8009074:	0800b800 	.word	0x0800b800
 8009078:	0800b7d8 	.word	0x0800b7d8
 800907c:	3ff00000 	.word	0x3ff00000
 8009080:	40240000 	.word	0x40240000
 8009084:	401c0000 	.word	0x401c0000
 8009088:	40140000 	.word	0x40140000
 800908c:	3fe00000 	.word	0x3fe00000
 8009090:	4631      	mov	r1, r6
 8009092:	4628      	mov	r0, r5
 8009094:	f7f7 fab0 	bl	80005f8 <__aeabi_dmul>
 8009098:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800909c:	9415      	str	r4, [sp, #84]	@ 0x54
 800909e:	4656      	mov	r6, sl
 80090a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090a4:	f7f7 fd58 	bl	8000b58 <__aeabi_d2iz>
 80090a8:	4605      	mov	r5, r0
 80090aa:	f7f7 fa3b 	bl	8000524 <__aeabi_i2d>
 80090ae:	4602      	mov	r2, r0
 80090b0:	460b      	mov	r3, r1
 80090b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090b6:	f7f7 f8e7 	bl	8000288 <__aeabi_dsub>
 80090ba:	3530      	adds	r5, #48	@ 0x30
 80090bc:	f806 5b01 	strb.w	r5, [r6], #1
 80090c0:	4602      	mov	r2, r0
 80090c2:	460b      	mov	r3, r1
 80090c4:	42a6      	cmp	r6, r4
 80090c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090ca:	f04f 0200 	mov.w	r2, #0
 80090ce:	d124      	bne.n	800911a <_dtoa_r+0x662>
 80090d0:	4bac      	ldr	r3, [pc, #688]	@ (8009384 <_dtoa_r+0x8cc>)
 80090d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80090d6:	f7f7 f8d9 	bl	800028c <__adddf3>
 80090da:	4602      	mov	r2, r0
 80090dc:	460b      	mov	r3, r1
 80090de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090e2:	f7f7 fd19 	bl	8000b18 <__aeabi_dcmpgt>
 80090e6:	2800      	cmp	r0, #0
 80090e8:	d145      	bne.n	8009176 <_dtoa_r+0x6be>
 80090ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80090ee:	49a5      	ldr	r1, [pc, #660]	@ (8009384 <_dtoa_r+0x8cc>)
 80090f0:	2000      	movs	r0, #0
 80090f2:	f7f7 f8c9 	bl	8000288 <__aeabi_dsub>
 80090f6:	4602      	mov	r2, r0
 80090f8:	460b      	mov	r3, r1
 80090fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80090fe:	f7f7 fced 	bl	8000adc <__aeabi_dcmplt>
 8009102:	2800      	cmp	r0, #0
 8009104:	f43f aef5 	beq.w	8008ef2 <_dtoa_r+0x43a>
 8009108:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800910a:	1e73      	subs	r3, r6, #1
 800910c:	9315      	str	r3, [sp, #84]	@ 0x54
 800910e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009112:	2b30      	cmp	r3, #48	@ 0x30
 8009114:	d0f8      	beq.n	8009108 <_dtoa_r+0x650>
 8009116:	9f04      	ldr	r7, [sp, #16]
 8009118:	e73e      	b.n	8008f98 <_dtoa_r+0x4e0>
 800911a:	4b9b      	ldr	r3, [pc, #620]	@ (8009388 <_dtoa_r+0x8d0>)
 800911c:	f7f7 fa6c 	bl	80005f8 <__aeabi_dmul>
 8009120:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009124:	e7bc      	b.n	80090a0 <_dtoa_r+0x5e8>
 8009126:	d10c      	bne.n	8009142 <_dtoa_r+0x68a>
 8009128:	4b98      	ldr	r3, [pc, #608]	@ (800938c <_dtoa_r+0x8d4>)
 800912a:	2200      	movs	r2, #0
 800912c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009130:	f7f7 fa62 	bl	80005f8 <__aeabi_dmul>
 8009134:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009138:	f7f7 fce4 	bl	8000b04 <__aeabi_dcmpge>
 800913c:	2800      	cmp	r0, #0
 800913e:	f000 8157 	beq.w	80093f0 <_dtoa_r+0x938>
 8009142:	2400      	movs	r4, #0
 8009144:	4625      	mov	r5, r4
 8009146:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009148:	43db      	mvns	r3, r3
 800914a:	9304      	str	r3, [sp, #16]
 800914c:	4656      	mov	r6, sl
 800914e:	2700      	movs	r7, #0
 8009150:	4621      	mov	r1, r4
 8009152:	4658      	mov	r0, fp
 8009154:	f000 fbb4 	bl	80098c0 <_Bfree>
 8009158:	2d00      	cmp	r5, #0
 800915a:	d0dc      	beq.n	8009116 <_dtoa_r+0x65e>
 800915c:	b12f      	cbz	r7, 800916a <_dtoa_r+0x6b2>
 800915e:	42af      	cmp	r7, r5
 8009160:	d003      	beq.n	800916a <_dtoa_r+0x6b2>
 8009162:	4639      	mov	r1, r7
 8009164:	4658      	mov	r0, fp
 8009166:	f000 fbab 	bl	80098c0 <_Bfree>
 800916a:	4629      	mov	r1, r5
 800916c:	4658      	mov	r0, fp
 800916e:	f000 fba7 	bl	80098c0 <_Bfree>
 8009172:	e7d0      	b.n	8009116 <_dtoa_r+0x65e>
 8009174:	9704      	str	r7, [sp, #16]
 8009176:	4633      	mov	r3, r6
 8009178:	461e      	mov	r6, r3
 800917a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800917e:	2a39      	cmp	r2, #57	@ 0x39
 8009180:	d107      	bne.n	8009192 <_dtoa_r+0x6da>
 8009182:	459a      	cmp	sl, r3
 8009184:	d1f8      	bne.n	8009178 <_dtoa_r+0x6c0>
 8009186:	9a04      	ldr	r2, [sp, #16]
 8009188:	3201      	adds	r2, #1
 800918a:	9204      	str	r2, [sp, #16]
 800918c:	2230      	movs	r2, #48	@ 0x30
 800918e:	f88a 2000 	strb.w	r2, [sl]
 8009192:	781a      	ldrb	r2, [r3, #0]
 8009194:	3201      	adds	r2, #1
 8009196:	701a      	strb	r2, [r3, #0]
 8009198:	e7bd      	b.n	8009116 <_dtoa_r+0x65e>
 800919a:	4b7b      	ldr	r3, [pc, #492]	@ (8009388 <_dtoa_r+0x8d0>)
 800919c:	2200      	movs	r2, #0
 800919e:	f7f7 fa2b 	bl	80005f8 <__aeabi_dmul>
 80091a2:	2200      	movs	r2, #0
 80091a4:	2300      	movs	r3, #0
 80091a6:	4604      	mov	r4, r0
 80091a8:	460d      	mov	r5, r1
 80091aa:	f7f7 fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80091ae:	2800      	cmp	r0, #0
 80091b0:	f43f aebb 	beq.w	8008f2a <_dtoa_r+0x472>
 80091b4:	e6f0      	b.n	8008f98 <_dtoa_r+0x4e0>
 80091b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80091b8:	2a00      	cmp	r2, #0
 80091ba:	f000 80db 	beq.w	8009374 <_dtoa_r+0x8bc>
 80091be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80091c0:	2a01      	cmp	r2, #1
 80091c2:	f300 80bf 	bgt.w	8009344 <_dtoa_r+0x88c>
 80091c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80091c8:	2a00      	cmp	r2, #0
 80091ca:	f000 80b7 	beq.w	800933c <_dtoa_r+0x884>
 80091ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80091d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80091d4:	4646      	mov	r6, r8
 80091d6:	9a08      	ldr	r2, [sp, #32]
 80091d8:	2101      	movs	r1, #1
 80091da:	441a      	add	r2, r3
 80091dc:	4658      	mov	r0, fp
 80091de:	4498      	add	r8, r3
 80091e0:	9208      	str	r2, [sp, #32]
 80091e2:	f000 fc21 	bl	8009a28 <__i2b>
 80091e6:	4605      	mov	r5, r0
 80091e8:	b15e      	cbz	r6, 8009202 <_dtoa_r+0x74a>
 80091ea:	9b08      	ldr	r3, [sp, #32]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	dd08      	ble.n	8009202 <_dtoa_r+0x74a>
 80091f0:	42b3      	cmp	r3, r6
 80091f2:	9a08      	ldr	r2, [sp, #32]
 80091f4:	bfa8      	it	ge
 80091f6:	4633      	movge	r3, r6
 80091f8:	eba8 0803 	sub.w	r8, r8, r3
 80091fc:	1af6      	subs	r6, r6, r3
 80091fe:	1ad3      	subs	r3, r2, r3
 8009200:	9308      	str	r3, [sp, #32]
 8009202:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009204:	b1f3      	cbz	r3, 8009244 <_dtoa_r+0x78c>
 8009206:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009208:	2b00      	cmp	r3, #0
 800920a:	f000 80b7 	beq.w	800937c <_dtoa_r+0x8c4>
 800920e:	b18c      	cbz	r4, 8009234 <_dtoa_r+0x77c>
 8009210:	4629      	mov	r1, r5
 8009212:	4622      	mov	r2, r4
 8009214:	4658      	mov	r0, fp
 8009216:	f000 fcc7 	bl	8009ba8 <__pow5mult>
 800921a:	464a      	mov	r2, r9
 800921c:	4601      	mov	r1, r0
 800921e:	4605      	mov	r5, r0
 8009220:	4658      	mov	r0, fp
 8009222:	f000 fc17 	bl	8009a54 <__multiply>
 8009226:	4649      	mov	r1, r9
 8009228:	9004      	str	r0, [sp, #16]
 800922a:	4658      	mov	r0, fp
 800922c:	f000 fb48 	bl	80098c0 <_Bfree>
 8009230:	9b04      	ldr	r3, [sp, #16]
 8009232:	4699      	mov	r9, r3
 8009234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009236:	1b1a      	subs	r2, r3, r4
 8009238:	d004      	beq.n	8009244 <_dtoa_r+0x78c>
 800923a:	4649      	mov	r1, r9
 800923c:	4658      	mov	r0, fp
 800923e:	f000 fcb3 	bl	8009ba8 <__pow5mult>
 8009242:	4681      	mov	r9, r0
 8009244:	2101      	movs	r1, #1
 8009246:	4658      	mov	r0, fp
 8009248:	f000 fbee 	bl	8009a28 <__i2b>
 800924c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800924e:	4604      	mov	r4, r0
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 81cf 	beq.w	80095f4 <_dtoa_r+0xb3c>
 8009256:	461a      	mov	r2, r3
 8009258:	4601      	mov	r1, r0
 800925a:	4658      	mov	r0, fp
 800925c:	f000 fca4 	bl	8009ba8 <__pow5mult>
 8009260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009262:	2b01      	cmp	r3, #1
 8009264:	4604      	mov	r4, r0
 8009266:	f300 8095 	bgt.w	8009394 <_dtoa_r+0x8dc>
 800926a:	9b02      	ldr	r3, [sp, #8]
 800926c:	2b00      	cmp	r3, #0
 800926e:	f040 8087 	bne.w	8009380 <_dtoa_r+0x8c8>
 8009272:	9b03      	ldr	r3, [sp, #12]
 8009274:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009278:	2b00      	cmp	r3, #0
 800927a:	f040 8089 	bne.w	8009390 <_dtoa_r+0x8d8>
 800927e:	9b03      	ldr	r3, [sp, #12]
 8009280:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009284:	0d1b      	lsrs	r3, r3, #20
 8009286:	051b      	lsls	r3, r3, #20
 8009288:	b12b      	cbz	r3, 8009296 <_dtoa_r+0x7de>
 800928a:	9b08      	ldr	r3, [sp, #32]
 800928c:	3301      	adds	r3, #1
 800928e:	9308      	str	r3, [sp, #32]
 8009290:	f108 0801 	add.w	r8, r8, #1
 8009294:	2301      	movs	r3, #1
 8009296:	930a      	str	r3, [sp, #40]	@ 0x28
 8009298:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800929a:	2b00      	cmp	r3, #0
 800929c:	f000 81b0 	beq.w	8009600 <_dtoa_r+0xb48>
 80092a0:	6923      	ldr	r3, [r4, #16]
 80092a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092a6:	6918      	ldr	r0, [r3, #16]
 80092a8:	f000 fb72 	bl	8009990 <__hi0bits>
 80092ac:	f1c0 0020 	rsb	r0, r0, #32
 80092b0:	9b08      	ldr	r3, [sp, #32]
 80092b2:	4418      	add	r0, r3
 80092b4:	f010 001f 	ands.w	r0, r0, #31
 80092b8:	d077      	beq.n	80093aa <_dtoa_r+0x8f2>
 80092ba:	f1c0 0320 	rsb	r3, r0, #32
 80092be:	2b04      	cmp	r3, #4
 80092c0:	dd6b      	ble.n	800939a <_dtoa_r+0x8e2>
 80092c2:	9b08      	ldr	r3, [sp, #32]
 80092c4:	f1c0 001c 	rsb	r0, r0, #28
 80092c8:	4403      	add	r3, r0
 80092ca:	4480      	add	r8, r0
 80092cc:	4406      	add	r6, r0
 80092ce:	9308      	str	r3, [sp, #32]
 80092d0:	f1b8 0f00 	cmp.w	r8, #0
 80092d4:	dd05      	ble.n	80092e2 <_dtoa_r+0x82a>
 80092d6:	4649      	mov	r1, r9
 80092d8:	4642      	mov	r2, r8
 80092da:	4658      	mov	r0, fp
 80092dc:	f000 fcbe 	bl	8009c5c <__lshift>
 80092e0:	4681      	mov	r9, r0
 80092e2:	9b08      	ldr	r3, [sp, #32]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	dd05      	ble.n	80092f4 <_dtoa_r+0x83c>
 80092e8:	4621      	mov	r1, r4
 80092ea:	461a      	mov	r2, r3
 80092ec:	4658      	mov	r0, fp
 80092ee:	f000 fcb5 	bl	8009c5c <__lshift>
 80092f2:	4604      	mov	r4, r0
 80092f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d059      	beq.n	80093ae <_dtoa_r+0x8f6>
 80092fa:	4621      	mov	r1, r4
 80092fc:	4648      	mov	r0, r9
 80092fe:	f000 fd19 	bl	8009d34 <__mcmp>
 8009302:	2800      	cmp	r0, #0
 8009304:	da53      	bge.n	80093ae <_dtoa_r+0x8f6>
 8009306:	1e7b      	subs	r3, r7, #1
 8009308:	9304      	str	r3, [sp, #16]
 800930a:	4649      	mov	r1, r9
 800930c:	2300      	movs	r3, #0
 800930e:	220a      	movs	r2, #10
 8009310:	4658      	mov	r0, fp
 8009312:	f000 faf7 	bl	8009904 <__multadd>
 8009316:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009318:	4681      	mov	r9, r0
 800931a:	2b00      	cmp	r3, #0
 800931c:	f000 8172 	beq.w	8009604 <_dtoa_r+0xb4c>
 8009320:	2300      	movs	r3, #0
 8009322:	4629      	mov	r1, r5
 8009324:	220a      	movs	r2, #10
 8009326:	4658      	mov	r0, fp
 8009328:	f000 faec 	bl	8009904 <__multadd>
 800932c:	9b00      	ldr	r3, [sp, #0]
 800932e:	2b00      	cmp	r3, #0
 8009330:	4605      	mov	r5, r0
 8009332:	dc67      	bgt.n	8009404 <_dtoa_r+0x94c>
 8009334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009336:	2b02      	cmp	r3, #2
 8009338:	dc41      	bgt.n	80093be <_dtoa_r+0x906>
 800933a:	e063      	b.n	8009404 <_dtoa_r+0x94c>
 800933c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800933e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009342:	e746      	b.n	80091d2 <_dtoa_r+0x71a>
 8009344:	9b07      	ldr	r3, [sp, #28]
 8009346:	1e5c      	subs	r4, r3, #1
 8009348:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800934a:	42a3      	cmp	r3, r4
 800934c:	bfbf      	itttt	lt
 800934e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009350:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009352:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009354:	1ae3      	sublt	r3, r4, r3
 8009356:	bfb4      	ite	lt
 8009358:	18d2      	addlt	r2, r2, r3
 800935a:	1b1c      	subge	r4, r3, r4
 800935c:	9b07      	ldr	r3, [sp, #28]
 800935e:	bfbc      	itt	lt
 8009360:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009362:	2400      	movlt	r4, #0
 8009364:	2b00      	cmp	r3, #0
 8009366:	bfb5      	itete	lt
 8009368:	eba8 0603 	sublt.w	r6, r8, r3
 800936c:	9b07      	ldrge	r3, [sp, #28]
 800936e:	2300      	movlt	r3, #0
 8009370:	4646      	movge	r6, r8
 8009372:	e730      	b.n	80091d6 <_dtoa_r+0x71e>
 8009374:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009376:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009378:	4646      	mov	r6, r8
 800937a:	e735      	b.n	80091e8 <_dtoa_r+0x730>
 800937c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800937e:	e75c      	b.n	800923a <_dtoa_r+0x782>
 8009380:	2300      	movs	r3, #0
 8009382:	e788      	b.n	8009296 <_dtoa_r+0x7de>
 8009384:	3fe00000 	.word	0x3fe00000
 8009388:	40240000 	.word	0x40240000
 800938c:	40140000 	.word	0x40140000
 8009390:	9b02      	ldr	r3, [sp, #8]
 8009392:	e780      	b.n	8009296 <_dtoa_r+0x7de>
 8009394:	2300      	movs	r3, #0
 8009396:	930a      	str	r3, [sp, #40]	@ 0x28
 8009398:	e782      	b.n	80092a0 <_dtoa_r+0x7e8>
 800939a:	d099      	beq.n	80092d0 <_dtoa_r+0x818>
 800939c:	9a08      	ldr	r2, [sp, #32]
 800939e:	331c      	adds	r3, #28
 80093a0:	441a      	add	r2, r3
 80093a2:	4498      	add	r8, r3
 80093a4:	441e      	add	r6, r3
 80093a6:	9208      	str	r2, [sp, #32]
 80093a8:	e792      	b.n	80092d0 <_dtoa_r+0x818>
 80093aa:	4603      	mov	r3, r0
 80093ac:	e7f6      	b.n	800939c <_dtoa_r+0x8e4>
 80093ae:	9b07      	ldr	r3, [sp, #28]
 80093b0:	9704      	str	r7, [sp, #16]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	dc20      	bgt.n	80093f8 <_dtoa_r+0x940>
 80093b6:	9300      	str	r3, [sp, #0]
 80093b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093ba:	2b02      	cmp	r3, #2
 80093bc:	dd1e      	ble.n	80093fc <_dtoa_r+0x944>
 80093be:	9b00      	ldr	r3, [sp, #0]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f47f aec0 	bne.w	8009146 <_dtoa_r+0x68e>
 80093c6:	4621      	mov	r1, r4
 80093c8:	2205      	movs	r2, #5
 80093ca:	4658      	mov	r0, fp
 80093cc:	f000 fa9a 	bl	8009904 <__multadd>
 80093d0:	4601      	mov	r1, r0
 80093d2:	4604      	mov	r4, r0
 80093d4:	4648      	mov	r0, r9
 80093d6:	f000 fcad 	bl	8009d34 <__mcmp>
 80093da:	2800      	cmp	r0, #0
 80093dc:	f77f aeb3 	ble.w	8009146 <_dtoa_r+0x68e>
 80093e0:	4656      	mov	r6, sl
 80093e2:	2331      	movs	r3, #49	@ 0x31
 80093e4:	f806 3b01 	strb.w	r3, [r6], #1
 80093e8:	9b04      	ldr	r3, [sp, #16]
 80093ea:	3301      	adds	r3, #1
 80093ec:	9304      	str	r3, [sp, #16]
 80093ee:	e6ae      	b.n	800914e <_dtoa_r+0x696>
 80093f0:	9c07      	ldr	r4, [sp, #28]
 80093f2:	9704      	str	r7, [sp, #16]
 80093f4:	4625      	mov	r5, r4
 80093f6:	e7f3      	b.n	80093e0 <_dtoa_r+0x928>
 80093f8:	9b07      	ldr	r3, [sp, #28]
 80093fa:	9300      	str	r3, [sp, #0]
 80093fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f000 8104 	beq.w	800960c <_dtoa_r+0xb54>
 8009404:	2e00      	cmp	r6, #0
 8009406:	dd05      	ble.n	8009414 <_dtoa_r+0x95c>
 8009408:	4629      	mov	r1, r5
 800940a:	4632      	mov	r2, r6
 800940c:	4658      	mov	r0, fp
 800940e:	f000 fc25 	bl	8009c5c <__lshift>
 8009412:	4605      	mov	r5, r0
 8009414:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009416:	2b00      	cmp	r3, #0
 8009418:	d05a      	beq.n	80094d0 <_dtoa_r+0xa18>
 800941a:	6869      	ldr	r1, [r5, #4]
 800941c:	4658      	mov	r0, fp
 800941e:	f000 fa0f 	bl	8009840 <_Balloc>
 8009422:	4606      	mov	r6, r0
 8009424:	b928      	cbnz	r0, 8009432 <_dtoa_r+0x97a>
 8009426:	4b84      	ldr	r3, [pc, #528]	@ (8009638 <_dtoa_r+0xb80>)
 8009428:	4602      	mov	r2, r0
 800942a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800942e:	f7ff bb5a 	b.w	8008ae6 <_dtoa_r+0x2e>
 8009432:	692a      	ldr	r2, [r5, #16]
 8009434:	3202      	adds	r2, #2
 8009436:	0092      	lsls	r2, r2, #2
 8009438:	f105 010c 	add.w	r1, r5, #12
 800943c:	300c      	adds	r0, #12
 800943e:	f7ff faa4 	bl	800898a <memcpy>
 8009442:	2201      	movs	r2, #1
 8009444:	4631      	mov	r1, r6
 8009446:	4658      	mov	r0, fp
 8009448:	f000 fc08 	bl	8009c5c <__lshift>
 800944c:	f10a 0301 	add.w	r3, sl, #1
 8009450:	9307      	str	r3, [sp, #28]
 8009452:	9b00      	ldr	r3, [sp, #0]
 8009454:	4453      	add	r3, sl
 8009456:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009458:	9b02      	ldr	r3, [sp, #8]
 800945a:	f003 0301 	and.w	r3, r3, #1
 800945e:	462f      	mov	r7, r5
 8009460:	930a      	str	r3, [sp, #40]	@ 0x28
 8009462:	4605      	mov	r5, r0
 8009464:	9b07      	ldr	r3, [sp, #28]
 8009466:	4621      	mov	r1, r4
 8009468:	3b01      	subs	r3, #1
 800946a:	4648      	mov	r0, r9
 800946c:	9300      	str	r3, [sp, #0]
 800946e:	f7ff fa9a 	bl	80089a6 <quorem>
 8009472:	4639      	mov	r1, r7
 8009474:	9002      	str	r0, [sp, #8]
 8009476:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800947a:	4648      	mov	r0, r9
 800947c:	f000 fc5a 	bl	8009d34 <__mcmp>
 8009480:	462a      	mov	r2, r5
 8009482:	9008      	str	r0, [sp, #32]
 8009484:	4621      	mov	r1, r4
 8009486:	4658      	mov	r0, fp
 8009488:	f000 fc70 	bl	8009d6c <__mdiff>
 800948c:	68c2      	ldr	r2, [r0, #12]
 800948e:	4606      	mov	r6, r0
 8009490:	bb02      	cbnz	r2, 80094d4 <_dtoa_r+0xa1c>
 8009492:	4601      	mov	r1, r0
 8009494:	4648      	mov	r0, r9
 8009496:	f000 fc4d 	bl	8009d34 <__mcmp>
 800949a:	4602      	mov	r2, r0
 800949c:	4631      	mov	r1, r6
 800949e:	4658      	mov	r0, fp
 80094a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80094a2:	f000 fa0d 	bl	80098c0 <_Bfree>
 80094a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094aa:	9e07      	ldr	r6, [sp, #28]
 80094ac:	ea43 0102 	orr.w	r1, r3, r2
 80094b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094b2:	4319      	orrs	r1, r3
 80094b4:	d110      	bne.n	80094d8 <_dtoa_r+0xa20>
 80094b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80094ba:	d029      	beq.n	8009510 <_dtoa_r+0xa58>
 80094bc:	9b08      	ldr	r3, [sp, #32]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	dd02      	ble.n	80094c8 <_dtoa_r+0xa10>
 80094c2:	9b02      	ldr	r3, [sp, #8]
 80094c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80094c8:	9b00      	ldr	r3, [sp, #0]
 80094ca:	f883 8000 	strb.w	r8, [r3]
 80094ce:	e63f      	b.n	8009150 <_dtoa_r+0x698>
 80094d0:	4628      	mov	r0, r5
 80094d2:	e7bb      	b.n	800944c <_dtoa_r+0x994>
 80094d4:	2201      	movs	r2, #1
 80094d6:	e7e1      	b.n	800949c <_dtoa_r+0x9e4>
 80094d8:	9b08      	ldr	r3, [sp, #32]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	db04      	blt.n	80094e8 <_dtoa_r+0xa30>
 80094de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80094e0:	430b      	orrs	r3, r1
 80094e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80094e4:	430b      	orrs	r3, r1
 80094e6:	d120      	bne.n	800952a <_dtoa_r+0xa72>
 80094e8:	2a00      	cmp	r2, #0
 80094ea:	dded      	ble.n	80094c8 <_dtoa_r+0xa10>
 80094ec:	4649      	mov	r1, r9
 80094ee:	2201      	movs	r2, #1
 80094f0:	4658      	mov	r0, fp
 80094f2:	f000 fbb3 	bl	8009c5c <__lshift>
 80094f6:	4621      	mov	r1, r4
 80094f8:	4681      	mov	r9, r0
 80094fa:	f000 fc1b 	bl	8009d34 <__mcmp>
 80094fe:	2800      	cmp	r0, #0
 8009500:	dc03      	bgt.n	800950a <_dtoa_r+0xa52>
 8009502:	d1e1      	bne.n	80094c8 <_dtoa_r+0xa10>
 8009504:	f018 0f01 	tst.w	r8, #1
 8009508:	d0de      	beq.n	80094c8 <_dtoa_r+0xa10>
 800950a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800950e:	d1d8      	bne.n	80094c2 <_dtoa_r+0xa0a>
 8009510:	9a00      	ldr	r2, [sp, #0]
 8009512:	2339      	movs	r3, #57	@ 0x39
 8009514:	7013      	strb	r3, [r2, #0]
 8009516:	4633      	mov	r3, r6
 8009518:	461e      	mov	r6, r3
 800951a:	3b01      	subs	r3, #1
 800951c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009520:	2a39      	cmp	r2, #57	@ 0x39
 8009522:	d052      	beq.n	80095ca <_dtoa_r+0xb12>
 8009524:	3201      	adds	r2, #1
 8009526:	701a      	strb	r2, [r3, #0]
 8009528:	e612      	b.n	8009150 <_dtoa_r+0x698>
 800952a:	2a00      	cmp	r2, #0
 800952c:	dd07      	ble.n	800953e <_dtoa_r+0xa86>
 800952e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009532:	d0ed      	beq.n	8009510 <_dtoa_r+0xa58>
 8009534:	9a00      	ldr	r2, [sp, #0]
 8009536:	f108 0301 	add.w	r3, r8, #1
 800953a:	7013      	strb	r3, [r2, #0]
 800953c:	e608      	b.n	8009150 <_dtoa_r+0x698>
 800953e:	9b07      	ldr	r3, [sp, #28]
 8009540:	9a07      	ldr	r2, [sp, #28]
 8009542:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009546:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009548:	4293      	cmp	r3, r2
 800954a:	d028      	beq.n	800959e <_dtoa_r+0xae6>
 800954c:	4649      	mov	r1, r9
 800954e:	2300      	movs	r3, #0
 8009550:	220a      	movs	r2, #10
 8009552:	4658      	mov	r0, fp
 8009554:	f000 f9d6 	bl	8009904 <__multadd>
 8009558:	42af      	cmp	r7, r5
 800955a:	4681      	mov	r9, r0
 800955c:	f04f 0300 	mov.w	r3, #0
 8009560:	f04f 020a 	mov.w	r2, #10
 8009564:	4639      	mov	r1, r7
 8009566:	4658      	mov	r0, fp
 8009568:	d107      	bne.n	800957a <_dtoa_r+0xac2>
 800956a:	f000 f9cb 	bl	8009904 <__multadd>
 800956e:	4607      	mov	r7, r0
 8009570:	4605      	mov	r5, r0
 8009572:	9b07      	ldr	r3, [sp, #28]
 8009574:	3301      	adds	r3, #1
 8009576:	9307      	str	r3, [sp, #28]
 8009578:	e774      	b.n	8009464 <_dtoa_r+0x9ac>
 800957a:	f000 f9c3 	bl	8009904 <__multadd>
 800957e:	4629      	mov	r1, r5
 8009580:	4607      	mov	r7, r0
 8009582:	2300      	movs	r3, #0
 8009584:	220a      	movs	r2, #10
 8009586:	4658      	mov	r0, fp
 8009588:	f000 f9bc 	bl	8009904 <__multadd>
 800958c:	4605      	mov	r5, r0
 800958e:	e7f0      	b.n	8009572 <_dtoa_r+0xaba>
 8009590:	9b00      	ldr	r3, [sp, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	bfcc      	ite	gt
 8009596:	461e      	movgt	r6, r3
 8009598:	2601      	movle	r6, #1
 800959a:	4456      	add	r6, sl
 800959c:	2700      	movs	r7, #0
 800959e:	4649      	mov	r1, r9
 80095a0:	2201      	movs	r2, #1
 80095a2:	4658      	mov	r0, fp
 80095a4:	f000 fb5a 	bl	8009c5c <__lshift>
 80095a8:	4621      	mov	r1, r4
 80095aa:	4681      	mov	r9, r0
 80095ac:	f000 fbc2 	bl	8009d34 <__mcmp>
 80095b0:	2800      	cmp	r0, #0
 80095b2:	dcb0      	bgt.n	8009516 <_dtoa_r+0xa5e>
 80095b4:	d102      	bne.n	80095bc <_dtoa_r+0xb04>
 80095b6:	f018 0f01 	tst.w	r8, #1
 80095ba:	d1ac      	bne.n	8009516 <_dtoa_r+0xa5e>
 80095bc:	4633      	mov	r3, r6
 80095be:	461e      	mov	r6, r3
 80095c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095c4:	2a30      	cmp	r2, #48	@ 0x30
 80095c6:	d0fa      	beq.n	80095be <_dtoa_r+0xb06>
 80095c8:	e5c2      	b.n	8009150 <_dtoa_r+0x698>
 80095ca:	459a      	cmp	sl, r3
 80095cc:	d1a4      	bne.n	8009518 <_dtoa_r+0xa60>
 80095ce:	9b04      	ldr	r3, [sp, #16]
 80095d0:	3301      	adds	r3, #1
 80095d2:	9304      	str	r3, [sp, #16]
 80095d4:	2331      	movs	r3, #49	@ 0x31
 80095d6:	f88a 3000 	strb.w	r3, [sl]
 80095da:	e5b9      	b.n	8009150 <_dtoa_r+0x698>
 80095dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80095de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800963c <_dtoa_r+0xb84>
 80095e2:	b11b      	cbz	r3, 80095ec <_dtoa_r+0xb34>
 80095e4:	f10a 0308 	add.w	r3, sl, #8
 80095e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80095ea:	6013      	str	r3, [r2, #0]
 80095ec:	4650      	mov	r0, sl
 80095ee:	b019      	add	sp, #100	@ 0x64
 80095f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	f77f ae37 	ble.w	800926a <_dtoa_r+0x7b2>
 80095fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80095fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009600:	2001      	movs	r0, #1
 8009602:	e655      	b.n	80092b0 <_dtoa_r+0x7f8>
 8009604:	9b00      	ldr	r3, [sp, #0]
 8009606:	2b00      	cmp	r3, #0
 8009608:	f77f aed6 	ble.w	80093b8 <_dtoa_r+0x900>
 800960c:	4656      	mov	r6, sl
 800960e:	4621      	mov	r1, r4
 8009610:	4648      	mov	r0, r9
 8009612:	f7ff f9c8 	bl	80089a6 <quorem>
 8009616:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800961a:	f806 8b01 	strb.w	r8, [r6], #1
 800961e:	9b00      	ldr	r3, [sp, #0]
 8009620:	eba6 020a 	sub.w	r2, r6, sl
 8009624:	4293      	cmp	r3, r2
 8009626:	ddb3      	ble.n	8009590 <_dtoa_r+0xad8>
 8009628:	4649      	mov	r1, r9
 800962a:	2300      	movs	r3, #0
 800962c:	220a      	movs	r2, #10
 800962e:	4658      	mov	r0, fp
 8009630:	f000 f968 	bl	8009904 <__multadd>
 8009634:	4681      	mov	r9, r0
 8009636:	e7ea      	b.n	800960e <_dtoa_r+0xb56>
 8009638:	0800b75c 	.word	0x0800b75c
 800963c:	0800b6e0 	.word	0x0800b6e0

08009640 <_free_r>:
 8009640:	b538      	push	{r3, r4, r5, lr}
 8009642:	4605      	mov	r5, r0
 8009644:	2900      	cmp	r1, #0
 8009646:	d041      	beq.n	80096cc <_free_r+0x8c>
 8009648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800964c:	1f0c      	subs	r4, r1, #4
 800964e:	2b00      	cmp	r3, #0
 8009650:	bfb8      	it	lt
 8009652:	18e4      	addlt	r4, r4, r3
 8009654:	f000 f8e8 	bl	8009828 <__malloc_lock>
 8009658:	4a1d      	ldr	r2, [pc, #116]	@ (80096d0 <_free_r+0x90>)
 800965a:	6813      	ldr	r3, [r2, #0]
 800965c:	b933      	cbnz	r3, 800966c <_free_r+0x2c>
 800965e:	6063      	str	r3, [r4, #4]
 8009660:	6014      	str	r4, [r2, #0]
 8009662:	4628      	mov	r0, r5
 8009664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009668:	f000 b8e4 	b.w	8009834 <__malloc_unlock>
 800966c:	42a3      	cmp	r3, r4
 800966e:	d908      	bls.n	8009682 <_free_r+0x42>
 8009670:	6820      	ldr	r0, [r4, #0]
 8009672:	1821      	adds	r1, r4, r0
 8009674:	428b      	cmp	r3, r1
 8009676:	bf01      	itttt	eq
 8009678:	6819      	ldreq	r1, [r3, #0]
 800967a:	685b      	ldreq	r3, [r3, #4]
 800967c:	1809      	addeq	r1, r1, r0
 800967e:	6021      	streq	r1, [r4, #0]
 8009680:	e7ed      	b.n	800965e <_free_r+0x1e>
 8009682:	461a      	mov	r2, r3
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	b10b      	cbz	r3, 800968c <_free_r+0x4c>
 8009688:	42a3      	cmp	r3, r4
 800968a:	d9fa      	bls.n	8009682 <_free_r+0x42>
 800968c:	6811      	ldr	r1, [r2, #0]
 800968e:	1850      	adds	r0, r2, r1
 8009690:	42a0      	cmp	r0, r4
 8009692:	d10b      	bne.n	80096ac <_free_r+0x6c>
 8009694:	6820      	ldr	r0, [r4, #0]
 8009696:	4401      	add	r1, r0
 8009698:	1850      	adds	r0, r2, r1
 800969a:	4283      	cmp	r3, r0
 800969c:	6011      	str	r1, [r2, #0]
 800969e:	d1e0      	bne.n	8009662 <_free_r+0x22>
 80096a0:	6818      	ldr	r0, [r3, #0]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	6053      	str	r3, [r2, #4]
 80096a6:	4408      	add	r0, r1
 80096a8:	6010      	str	r0, [r2, #0]
 80096aa:	e7da      	b.n	8009662 <_free_r+0x22>
 80096ac:	d902      	bls.n	80096b4 <_free_r+0x74>
 80096ae:	230c      	movs	r3, #12
 80096b0:	602b      	str	r3, [r5, #0]
 80096b2:	e7d6      	b.n	8009662 <_free_r+0x22>
 80096b4:	6820      	ldr	r0, [r4, #0]
 80096b6:	1821      	adds	r1, r4, r0
 80096b8:	428b      	cmp	r3, r1
 80096ba:	bf04      	itt	eq
 80096bc:	6819      	ldreq	r1, [r3, #0]
 80096be:	685b      	ldreq	r3, [r3, #4]
 80096c0:	6063      	str	r3, [r4, #4]
 80096c2:	bf04      	itt	eq
 80096c4:	1809      	addeq	r1, r1, r0
 80096c6:	6021      	streq	r1, [r4, #0]
 80096c8:	6054      	str	r4, [r2, #4]
 80096ca:	e7ca      	b.n	8009662 <_free_r+0x22>
 80096cc:	bd38      	pop	{r3, r4, r5, pc}
 80096ce:	bf00      	nop
 80096d0:	20004520 	.word	0x20004520

080096d4 <malloc>:
 80096d4:	4b02      	ldr	r3, [pc, #8]	@ (80096e0 <malloc+0xc>)
 80096d6:	4601      	mov	r1, r0
 80096d8:	6818      	ldr	r0, [r3, #0]
 80096da:	f000 b825 	b.w	8009728 <_malloc_r>
 80096de:	bf00      	nop
 80096e0:	2000001c 	.word	0x2000001c

080096e4 <sbrk_aligned>:
 80096e4:	b570      	push	{r4, r5, r6, lr}
 80096e6:	4e0f      	ldr	r6, [pc, #60]	@ (8009724 <sbrk_aligned+0x40>)
 80096e8:	460c      	mov	r4, r1
 80096ea:	6831      	ldr	r1, [r6, #0]
 80096ec:	4605      	mov	r5, r0
 80096ee:	b911      	cbnz	r1, 80096f6 <sbrk_aligned+0x12>
 80096f0:	f000 fcd4 	bl	800a09c <_sbrk_r>
 80096f4:	6030      	str	r0, [r6, #0]
 80096f6:	4621      	mov	r1, r4
 80096f8:	4628      	mov	r0, r5
 80096fa:	f000 fccf 	bl	800a09c <_sbrk_r>
 80096fe:	1c43      	adds	r3, r0, #1
 8009700:	d103      	bne.n	800970a <sbrk_aligned+0x26>
 8009702:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009706:	4620      	mov	r0, r4
 8009708:	bd70      	pop	{r4, r5, r6, pc}
 800970a:	1cc4      	adds	r4, r0, #3
 800970c:	f024 0403 	bic.w	r4, r4, #3
 8009710:	42a0      	cmp	r0, r4
 8009712:	d0f8      	beq.n	8009706 <sbrk_aligned+0x22>
 8009714:	1a21      	subs	r1, r4, r0
 8009716:	4628      	mov	r0, r5
 8009718:	f000 fcc0 	bl	800a09c <_sbrk_r>
 800971c:	3001      	adds	r0, #1
 800971e:	d1f2      	bne.n	8009706 <sbrk_aligned+0x22>
 8009720:	e7ef      	b.n	8009702 <sbrk_aligned+0x1e>
 8009722:	bf00      	nop
 8009724:	2000451c 	.word	0x2000451c

08009728 <_malloc_r>:
 8009728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800972c:	1ccd      	adds	r5, r1, #3
 800972e:	f025 0503 	bic.w	r5, r5, #3
 8009732:	3508      	adds	r5, #8
 8009734:	2d0c      	cmp	r5, #12
 8009736:	bf38      	it	cc
 8009738:	250c      	movcc	r5, #12
 800973a:	2d00      	cmp	r5, #0
 800973c:	4606      	mov	r6, r0
 800973e:	db01      	blt.n	8009744 <_malloc_r+0x1c>
 8009740:	42a9      	cmp	r1, r5
 8009742:	d904      	bls.n	800974e <_malloc_r+0x26>
 8009744:	230c      	movs	r3, #12
 8009746:	6033      	str	r3, [r6, #0]
 8009748:	2000      	movs	r0, #0
 800974a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800974e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009824 <_malloc_r+0xfc>
 8009752:	f000 f869 	bl	8009828 <__malloc_lock>
 8009756:	f8d8 3000 	ldr.w	r3, [r8]
 800975a:	461c      	mov	r4, r3
 800975c:	bb44      	cbnz	r4, 80097b0 <_malloc_r+0x88>
 800975e:	4629      	mov	r1, r5
 8009760:	4630      	mov	r0, r6
 8009762:	f7ff ffbf 	bl	80096e4 <sbrk_aligned>
 8009766:	1c43      	adds	r3, r0, #1
 8009768:	4604      	mov	r4, r0
 800976a:	d158      	bne.n	800981e <_malloc_r+0xf6>
 800976c:	f8d8 4000 	ldr.w	r4, [r8]
 8009770:	4627      	mov	r7, r4
 8009772:	2f00      	cmp	r7, #0
 8009774:	d143      	bne.n	80097fe <_malloc_r+0xd6>
 8009776:	2c00      	cmp	r4, #0
 8009778:	d04b      	beq.n	8009812 <_malloc_r+0xea>
 800977a:	6823      	ldr	r3, [r4, #0]
 800977c:	4639      	mov	r1, r7
 800977e:	4630      	mov	r0, r6
 8009780:	eb04 0903 	add.w	r9, r4, r3
 8009784:	f000 fc8a 	bl	800a09c <_sbrk_r>
 8009788:	4581      	cmp	r9, r0
 800978a:	d142      	bne.n	8009812 <_malloc_r+0xea>
 800978c:	6821      	ldr	r1, [r4, #0]
 800978e:	1a6d      	subs	r5, r5, r1
 8009790:	4629      	mov	r1, r5
 8009792:	4630      	mov	r0, r6
 8009794:	f7ff ffa6 	bl	80096e4 <sbrk_aligned>
 8009798:	3001      	adds	r0, #1
 800979a:	d03a      	beq.n	8009812 <_malloc_r+0xea>
 800979c:	6823      	ldr	r3, [r4, #0]
 800979e:	442b      	add	r3, r5
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	f8d8 3000 	ldr.w	r3, [r8]
 80097a6:	685a      	ldr	r2, [r3, #4]
 80097a8:	bb62      	cbnz	r2, 8009804 <_malloc_r+0xdc>
 80097aa:	f8c8 7000 	str.w	r7, [r8]
 80097ae:	e00f      	b.n	80097d0 <_malloc_r+0xa8>
 80097b0:	6822      	ldr	r2, [r4, #0]
 80097b2:	1b52      	subs	r2, r2, r5
 80097b4:	d420      	bmi.n	80097f8 <_malloc_r+0xd0>
 80097b6:	2a0b      	cmp	r2, #11
 80097b8:	d917      	bls.n	80097ea <_malloc_r+0xc2>
 80097ba:	1961      	adds	r1, r4, r5
 80097bc:	42a3      	cmp	r3, r4
 80097be:	6025      	str	r5, [r4, #0]
 80097c0:	bf18      	it	ne
 80097c2:	6059      	strne	r1, [r3, #4]
 80097c4:	6863      	ldr	r3, [r4, #4]
 80097c6:	bf08      	it	eq
 80097c8:	f8c8 1000 	streq.w	r1, [r8]
 80097cc:	5162      	str	r2, [r4, r5]
 80097ce:	604b      	str	r3, [r1, #4]
 80097d0:	4630      	mov	r0, r6
 80097d2:	f000 f82f 	bl	8009834 <__malloc_unlock>
 80097d6:	f104 000b 	add.w	r0, r4, #11
 80097da:	1d23      	adds	r3, r4, #4
 80097dc:	f020 0007 	bic.w	r0, r0, #7
 80097e0:	1ac2      	subs	r2, r0, r3
 80097e2:	bf1c      	itt	ne
 80097e4:	1a1b      	subne	r3, r3, r0
 80097e6:	50a3      	strne	r3, [r4, r2]
 80097e8:	e7af      	b.n	800974a <_malloc_r+0x22>
 80097ea:	6862      	ldr	r2, [r4, #4]
 80097ec:	42a3      	cmp	r3, r4
 80097ee:	bf0c      	ite	eq
 80097f0:	f8c8 2000 	streq.w	r2, [r8]
 80097f4:	605a      	strne	r2, [r3, #4]
 80097f6:	e7eb      	b.n	80097d0 <_malloc_r+0xa8>
 80097f8:	4623      	mov	r3, r4
 80097fa:	6864      	ldr	r4, [r4, #4]
 80097fc:	e7ae      	b.n	800975c <_malloc_r+0x34>
 80097fe:	463c      	mov	r4, r7
 8009800:	687f      	ldr	r7, [r7, #4]
 8009802:	e7b6      	b.n	8009772 <_malloc_r+0x4a>
 8009804:	461a      	mov	r2, r3
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	42a3      	cmp	r3, r4
 800980a:	d1fb      	bne.n	8009804 <_malloc_r+0xdc>
 800980c:	2300      	movs	r3, #0
 800980e:	6053      	str	r3, [r2, #4]
 8009810:	e7de      	b.n	80097d0 <_malloc_r+0xa8>
 8009812:	230c      	movs	r3, #12
 8009814:	6033      	str	r3, [r6, #0]
 8009816:	4630      	mov	r0, r6
 8009818:	f000 f80c 	bl	8009834 <__malloc_unlock>
 800981c:	e794      	b.n	8009748 <_malloc_r+0x20>
 800981e:	6005      	str	r5, [r0, #0]
 8009820:	e7d6      	b.n	80097d0 <_malloc_r+0xa8>
 8009822:	bf00      	nop
 8009824:	20004520 	.word	0x20004520

08009828 <__malloc_lock>:
 8009828:	4801      	ldr	r0, [pc, #4]	@ (8009830 <__malloc_lock+0x8>)
 800982a:	f7ff b8ac 	b.w	8008986 <__retarget_lock_acquire_recursive>
 800982e:	bf00      	nop
 8009830:	20004518 	.word	0x20004518

08009834 <__malloc_unlock>:
 8009834:	4801      	ldr	r0, [pc, #4]	@ (800983c <__malloc_unlock+0x8>)
 8009836:	f7ff b8a7 	b.w	8008988 <__retarget_lock_release_recursive>
 800983a:	bf00      	nop
 800983c:	20004518 	.word	0x20004518

08009840 <_Balloc>:
 8009840:	b570      	push	{r4, r5, r6, lr}
 8009842:	69c6      	ldr	r6, [r0, #28]
 8009844:	4604      	mov	r4, r0
 8009846:	460d      	mov	r5, r1
 8009848:	b976      	cbnz	r6, 8009868 <_Balloc+0x28>
 800984a:	2010      	movs	r0, #16
 800984c:	f7ff ff42 	bl	80096d4 <malloc>
 8009850:	4602      	mov	r2, r0
 8009852:	61e0      	str	r0, [r4, #28]
 8009854:	b920      	cbnz	r0, 8009860 <_Balloc+0x20>
 8009856:	4b18      	ldr	r3, [pc, #96]	@ (80098b8 <_Balloc+0x78>)
 8009858:	4818      	ldr	r0, [pc, #96]	@ (80098bc <_Balloc+0x7c>)
 800985a:	216b      	movs	r1, #107	@ 0x6b
 800985c:	f000 fc2e 	bl	800a0bc <__assert_func>
 8009860:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009864:	6006      	str	r6, [r0, #0]
 8009866:	60c6      	str	r6, [r0, #12]
 8009868:	69e6      	ldr	r6, [r4, #28]
 800986a:	68f3      	ldr	r3, [r6, #12]
 800986c:	b183      	cbz	r3, 8009890 <_Balloc+0x50>
 800986e:	69e3      	ldr	r3, [r4, #28]
 8009870:	68db      	ldr	r3, [r3, #12]
 8009872:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009876:	b9b8      	cbnz	r0, 80098a8 <_Balloc+0x68>
 8009878:	2101      	movs	r1, #1
 800987a:	fa01 f605 	lsl.w	r6, r1, r5
 800987e:	1d72      	adds	r2, r6, #5
 8009880:	0092      	lsls	r2, r2, #2
 8009882:	4620      	mov	r0, r4
 8009884:	f000 fc38 	bl	800a0f8 <_calloc_r>
 8009888:	b160      	cbz	r0, 80098a4 <_Balloc+0x64>
 800988a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800988e:	e00e      	b.n	80098ae <_Balloc+0x6e>
 8009890:	2221      	movs	r2, #33	@ 0x21
 8009892:	2104      	movs	r1, #4
 8009894:	4620      	mov	r0, r4
 8009896:	f000 fc2f 	bl	800a0f8 <_calloc_r>
 800989a:	69e3      	ldr	r3, [r4, #28]
 800989c:	60f0      	str	r0, [r6, #12]
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d1e4      	bne.n	800986e <_Balloc+0x2e>
 80098a4:	2000      	movs	r0, #0
 80098a6:	bd70      	pop	{r4, r5, r6, pc}
 80098a8:	6802      	ldr	r2, [r0, #0]
 80098aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098ae:	2300      	movs	r3, #0
 80098b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098b4:	e7f7      	b.n	80098a6 <_Balloc+0x66>
 80098b6:	bf00      	nop
 80098b8:	0800b6ed 	.word	0x0800b6ed
 80098bc:	0800b76d 	.word	0x0800b76d

080098c0 <_Bfree>:
 80098c0:	b570      	push	{r4, r5, r6, lr}
 80098c2:	69c6      	ldr	r6, [r0, #28]
 80098c4:	4605      	mov	r5, r0
 80098c6:	460c      	mov	r4, r1
 80098c8:	b976      	cbnz	r6, 80098e8 <_Bfree+0x28>
 80098ca:	2010      	movs	r0, #16
 80098cc:	f7ff ff02 	bl	80096d4 <malloc>
 80098d0:	4602      	mov	r2, r0
 80098d2:	61e8      	str	r0, [r5, #28]
 80098d4:	b920      	cbnz	r0, 80098e0 <_Bfree+0x20>
 80098d6:	4b09      	ldr	r3, [pc, #36]	@ (80098fc <_Bfree+0x3c>)
 80098d8:	4809      	ldr	r0, [pc, #36]	@ (8009900 <_Bfree+0x40>)
 80098da:	218f      	movs	r1, #143	@ 0x8f
 80098dc:	f000 fbee 	bl	800a0bc <__assert_func>
 80098e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098e4:	6006      	str	r6, [r0, #0]
 80098e6:	60c6      	str	r6, [r0, #12]
 80098e8:	b13c      	cbz	r4, 80098fa <_Bfree+0x3a>
 80098ea:	69eb      	ldr	r3, [r5, #28]
 80098ec:	6862      	ldr	r2, [r4, #4]
 80098ee:	68db      	ldr	r3, [r3, #12]
 80098f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098f4:	6021      	str	r1, [r4, #0]
 80098f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80098fa:	bd70      	pop	{r4, r5, r6, pc}
 80098fc:	0800b6ed 	.word	0x0800b6ed
 8009900:	0800b76d 	.word	0x0800b76d

08009904 <__multadd>:
 8009904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009908:	690d      	ldr	r5, [r1, #16]
 800990a:	4607      	mov	r7, r0
 800990c:	460c      	mov	r4, r1
 800990e:	461e      	mov	r6, r3
 8009910:	f101 0c14 	add.w	ip, r1, #20
 8009914:	2000      	movs	r0, #0
 8009916:	f8dc 3000 	ldr.w	r3, [ip]
 800991a:	b299      	uxth	r1, r3
 800991c:	fb02 6101 	mla	r1, r2, r1, r6
 8009920:	0c1e      	lsrs	r6, r3, #16
 8009922:	0c0b      	lsrs	r3, r1, #16
 8009924:	fb02 3306 	mla	r3, r2, r6, r3
 8009928:	b289      	uxth	r1, r1
 800992a:	3001      	adds	r0, #1
 800992c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009930:	4285      	cmp	r5, r0
 8009932:	f84c 1b04 	str.w	r1, [ip], #4
 8009936:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800993a:	dcec      	bgt.n	8009916 <__multadd+0x12>
 800993c:	b30e      	cbz	r6, 8009982 <__multadd+0x7e>
 800993e:	68a3      	ldr	r3, [r4, #8]
 8009940:	42ab      	cmp	r3, r5
 8009942:	dc19      	bgt.n	8009978 <__multadd+0x74>
 8009944:	6861      	ldr	r1, [r4, #4]
 8009946:	4638      	mov	r0, r7
 8009948:	3101      	adds	r1, #1
 800994a:	f7ff ff79 	bl	8009840 <_Balloc>
 800994e:	4680      	mov	r8, r0
 8009950:	b928      	cbnz	r0, 800995e <__multadd+0x5a>
 8009952:	4602      	mov	r2, r0
 8009954:	4b0c      	ldr	r3, [pc, #48]	@ (8009988 <__multadd+0x84>)
 8009956:	480d      	ldr	r0, [pc, #52]	@ (800998c <__multadd+0x88>)
 8009958:	21ba      	movs	r1, #186	@ 0xba
 800995a:	f000 fbaf 	bl	800a0bc <__assert_func>
 800995e:	6922      	ldr	r2, [r4, #16]
 8009960:	3202      	adds	r2, #2
 8009962:	f104 010c 	add.w	r1, r4, #12
 8009966:	0092      	lsls	r2, r2, #2
 8009968:	300c      	adds	r0, #12
 800996a:	f7ff f80e 	bl	800898a <memcpy>
 800996e:	4621      	mov	r1, r4
 8009970:	4638      	mov	r0, r7
 8009972:	f7ff ffa5 	bl	80098c0 <_Bfree>
 8009976:	4644      	mov	r4, r8
 8009978:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800997c:	3501      	adds	r5, #1
 800997e:	615e      	str	r6, [r3, #20]
 8009980:	6125      	str	r5, [r4, #16]
 8009982:	4620      	mov	r0, r4
 8009984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009988:	0800b75c 	.word	0x0800b75c
 800998c:	0800b76d 	.word	0x0800b76d

08009990 <__hi0bits>:
 8009990:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009994:	4603      	mov	r3, r0
 8009996:	bf36      	itet	cc
 8009998:	0403      	lslcc	r3, r0, #16
 800999a:	2000      	movcs	r0, #0
 800999c:	2010      	movcc	r0, #16
 800999e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80099a2:	bf3c      	itt	cc
 80099a4:	021b      	lslcc	r3, r3, #8
 80099a6:	3008      	addcc	r0, #8
 80099a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099ac:	bf3c      	itt	cc
 80099ae:	011b      	lslcc	r3, r3, #4
 80099b0:	3004      	addcc	r0, #4
 80099b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099b6:	bf3c      	itt	cc
 80099b8:	009b      	lslcc	r3, r3, #2
 80099ba:	3002      	addcc	r0, #2
 80099bc:	2b00      	cmp	r3, #0
 80099be:	db05      	blt.n	80099cc <__hi0bits+0x3c>
 80099c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80099c4:	f100 0001 	add.w	r0, r0, #1
 80099c8:	bf08      	it	eq
 80099ca:	2020      	moveq	r0, #32
 80099cc:	4770      	bx	lr

080099ce <__lo0bits>:
 80099ce:	6803      	ldr	r3, [r0, #0]
 80099d0:	4602      	mov	r2, r0
 80099d2:	f013 0007 	ands.w	r0, r3, #7
 80099d6:	d00b      	beq.n	80099f0 <__lo0bits+0x22>
 80099d8:	07d9      	lsls	r1, r3, #31
 80099da:	d421      	bmi.n	8009a20 <__lo0bits+0x52>
 80099dc:	0798      	lsls	r0, r3, #30
 80099de:	bf49      	itett	mi
 80099e0:	085b      	lsrmi	r3, r3, #1
 80099e2:	089b      	lsrpl	r3, r3, #2
 80099e4:	2001      	movmi	r0, #1
 80099e6:	6013      	strmi	r3, [r2, #0]
 80099e8:	bf5c      	itt	pl
 80099ea:	6013      	strpl	r3, [r2, #0]
 80099ec:	2002      	movpl	r0, #2
 80099ee:	4770      	bx	lr
 80099f0:	b299      	uxth	r1, r3
 80099f2:	b909      	cbnz	r1, 80099f8 <__lo0bits+0x2a>
 80099f4:	0c1b      	lsrs	r3, r3, #16
 80099f6:	2010      	movs	r0, #16
 80099f8:	b2d9      	uxtb	r1, r3
 80099fa:	b909      	cbnz	r1, 8009a00 <__lo0bits+0x32>
 80099fc:	3008      	adds	r0, #8
 80099fe:	0a1b      	lsrs	r3, r3, #8
 8009a00:	0719      	lsls	r1, r3, #28
 8009a02:	bf04      	itt	eq
 8009a04:	091b      	lsreq	r3, r3, #4
 8009a06:	3004      	addeq	r0, #4
 8009a08:	0799      	lsls	r1, r3, #30
 8009a0a:	bf04      	itt	eq
 8009a0c:	089b      	lsreq	r3, r3, #2
 8009a0e:	3002      	addeq	r0, #2
 8009a10:	07d9      	lsls	r1, r3, #31
 8009a12:	d403      	bmi.n	8009a1c <__lo0bits+0x4e>
 8009a14:	085b      	lsrs	r3, r3, #1
 8009a16:	f100 0001 	add.w	r0, r0, #1
 8009a1a:	d003      	beq.n	8009a24 <__lo0bits+0x56>
 8009a1c:	6013      	str	r3, [r2, #0]
 8009a1e:	4770      	bx	lr
 8009a20:	2000      	movs	r0, #0
 8009a22:	4770      	bx	lr
 8009a24:	2020      	movs	r0, #32
 8009a26:	4770      	bx	lr

08009a28 <__i2b>:
 8009a28:	b510      	push	{r4, lr}
 8009a2a:	460c      	mov	r4, r1
 8009a2c:	2101      	movs	r1, #1
 8009a2e:	f7ff ff07 	bl	8009840 <_Balloc>
 8009a32:	4602      	mov	r2, r0
 8009a34:	b928      	cbnz	r0, 8009a42 <__i2b+0x1a>
 8009a36:	4b05      	ldr	r3, [pc, #20]	@ (8009a4c <__i2b+0x24>)
 8009a38:	4805      	ldr	r0, [pc, #20]	@ (8009a50 <__i2b+0x28>)
 8009a3a:	f240 1145 	movw	r1, #325	@ 0x145
 8009a3e:	f000 fb3d 	bl	800a0bc <__assert_func>
 8009a42:	2301      	movs	r3, #1
 8009a44:	6144      	str	r4, [r0, #20]
 8009a46:	6103      	str	r3, [r0, #16]
 8009a48:	bd10      	pop	{r4, pc}
 8009a4a:	bf00      	nop
 8009a4c:	0800b75c 	.word	0x0800b75c
 8009a50:	0800b76d 	.word	0x0800b76d

08009a54 <__multiply>:
 8009a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a58:	4614      	mov	r4, r2
 8009a5a:	690a      	ldr	r2, [r1, #16]
 8009a5c:	6923      	ldr	r3, [r4, #16]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	bfa8      	it	ge
 8009a62:	4623      	movge	r3, r4
 8009a64:	460f      	mov	r7, r1
 8009a66:	bfa4      	itt	ge
 8009a68:	460c      	movge	r4, r1
 8009a6a:	461f      	movge	r7, r3
 8009a6c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009a70:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009a74:	68a3      	ldr	r3, [r4, #8]
 8009a76:	6861      	ldr	r1, [r4, #4]
 8009a78:	eb0a 0609 	add.w	r6, sl, r9
 8009a7c:	42b3      	cmp	r3, r6
 8009a7e:	b085      	sub	sp, #20
 8009a80:	bfb8      	it	lt
 8009a82:	3101      	addlt	r1, #1
 8009a84:	f7ff fedc 	bl	8009840 <_Balloc>
 8009a88:	b930      	cbnz	r0, 8009a98 <__multiply+0x44>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	4b44      	ldr	r3, [pc, #272]	@ (8009ba0 <__multiply+0x14c>)
 8009a8e:	4845      	ldr	r0, [pc, #276]	@ (8009ba4 <__multiply+0x150>)
 8009a90:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009a94:	f000 fb12 	bl	800a0bc <__assert_func>
 8009a98:	f100 0514 	add.w	r5, r0, #20
 8009a9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009aa0:	462b      	mov	r3, r5
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	4543      	cmp	r3, r8
 8009aa6:	d321      	bcc.n	8009aec <__multiply+0x98>
 8009aa8:	f107 0114 	add.w	r1, r7, #20
 8009aac:	f104 0214 	add.w	r2, r4, #20
 8009ab0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009ab4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009ab8:	9302      	str	r3, [sp, #8]
 8009aba:	1b13      	subs	r3, r2, r4
 8009abc:	3b15      	subs	r3, #21
 8009abe:	f023 0303 	bic.w	r3, r3, #3
 8009ac2:	3304      	adds	r3, #4
 8009ac4:	f104 0715 	add.w	r7, r4, #21
 8009ac8:	42ba      	cmp	r2, r7
 8009aca:	bf38      	it	cc
 8009acc:	2304      	movcc	r3, #4
 8009ace:	9301      	str	r3, [sp, #4]
 8009ad0:	9b02      	ldr	r3, [sp, #8]
 8009ad2:	9103      	str	r1, [sp, #12]
 8009ad4:	428b      	cmp	r3, r1
 8009ad6:	d80c      	bhi.n	8009af2 <__multiply+0x9e>
 8009ad8:	2e00      	cmp	r6, #0
 8009ada:	dd03      	ble.n	8009ae4 <__multiply+0x90>
 8009adc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d05b      	beq.n	8009b9c <__multiply+0x148>
 8009ae4:	6106      	str	r6, [r0, #16]
 8009ae6:	b005      	add	sp, #20
 8009ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009aec:	f843 2b04 	str.w	r2, [r3], #4
 8009af0:	e7d8      	b.n	8009aa4 <__multiply+0x50>
 8009af2:	f8b1 a000 	ldrh.w	sl, [r1]
 8009af6:	f1ba 0f00 	cmp.w	sl, #0
 8009afa:	d024      	beq.n	8009b46 <__multiply+0xf2>
 8009afc:	f104 0e14 	add.w	lr, r4, #20
 8009b00:	46a9      	mov	r9, r5
 8009b02:	f04f 0c00 	mov.w	ip, #0
 8009b06:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009b0a:	f8d9 3000 	ldr.w	r3, [r9]
 8009b0e:	fa1f fb87 	uxth.w	fp, r7
 8009b12:	b29b      	uxth	r3, r3
 8009b14:	fb0a 330b 	mla	r3, sl, fp, r3
 8009b18:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009b1c:	f8d9 7000 	ldr.w	r7, [r9]
 8009b20:	4463      	add	r3, ip
 8009b22:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009b26:	fb0a c70b 	mla	r7, sl, fp, ip
 8009b2a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009b2e:	b29b      	uxth	r3, r3
 8009b30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009b34:	4572      	cmp	r2, lr
 8009b36:	f849 3b04 	str.w	r3, [r9], #4
 8009b3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009b3e:	d8e2      	bhi.n	8009b06 <__multiply+0xb2>
 8009b40:	9b01      	ldr	r3, [sp, #4]
 8009b42:	f845 c003 	str.w	ip, [r5, r3]
 8009b46:	9b03      	ldr	r3, [sp, #12]
 8009b48:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009b4c:	3104      	adds	r1, #4
 8009b4e:	f1b9 0f00 	cmp.w	r9, #0
 8009b52:	d021      	beq.n	8009b98 <__multiply+0x144>
 8009b54:	682b      	ldr	r3, [r5, #0]
 8009b56:	f104 0c14 	add.w	ip, r4, #20
 8009b5a:	46ae      	mov	lr, r5
 8009b5c:	f04f 0a00 	mov.w	sl, #0
 8009b60:	f8bc b000 	ldrh.w	fp, [ip]
 8009b64:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009b68:	fb09 770b 	mla	r7, r9, fp, r7
 8009b6c:	4457      	add	r7, sl
 8009b6e:	b29b      	uxth	r3, r3
 8009b70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009b74:	f84e 3b04 	str.w	r3, [lr], #4
 8009b78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009b7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b80:	f8be 3000 	ldrh.w	r3, [lr]
 8009b84:	fb09 330a 	mla	r3, r9, sl, r3
 8009b88:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009b8c:	4562      	cmp	r2, ip
 8009b8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009b92:	d8e5      	bhi.n	8009b60 <__multiply+0x10c>
 8009b94:	9f01      	ldr	r7, [sp, #4]
 8009b96:	51eb      	str	r3, [r5, r7]
 8009b98:	3504      	adds	r5, #4
 8009b9a:	e799      	b.n	8009ad0 <__multiply+0x7c>
 8009b9c:	3e01      	subs	r6, #1
 8009b9e:	e79b      	b.n	8009ad8 <__multiply+0x84>
 8009ba0:	0800b75c 	.word	0x0800b75c
 8009ba4:	0800b76d 	.word	0x0800b76d

08009ba8 <__pow5mult>:
 8009ba8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009bac:	4615      	mov	r5, r2
 8009bae:	f012 0203 	ands.w	r2, r2, #3
 8009bb2:	4607      	mov	r7, r0
 8009bb4:	460e      	mov	r6, r1
 8009bb6:	d007      	beq.n	8009bc8 <__pow5mult+0x20>
 8009bb8:	4c25      	ldr	r4, [pc, #148]	@ (8009c50 <__pow5mult+0xa8>)
 8009bba:	3a01      	subs	r2, #1
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009bc2:	f7ff fe9f 	bl	8009904 <__multadd>
 8009bc6:	4606      	mov	r6, r0
 8009bc8:	10ad      	asrs	r5, r5, #2
 8009bca:	d03d      	beq.n	8009c48 <__pow5mult+0xa0>
 8009bcc:	69fc      	ldr	r4, [r7, #28]
 8009bce:	b97c      	cbnz	r4, 8009bf0 <__pow5mult+0x48>
 8009bd0:	2010      	movs	r0, #16
 8009bd2:	f7ff fd7f 	bl	80096d4 <malloc>
 8009bd6:	4602      	mov	r2, r0
 8009bd8:	61f8      	str	r0, [r7, #28]
 8009bda:	b928      	cbnz	r0, 8009be8 <__pow5mult+0x40>
 8009bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8009c54 <__pow5mult+0xac>)
 8009bde:	481e      	ldr	r0, [pc, #120]	@ (8009c58 <__pow5mult+0xb0>)
 8009be0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009be4:	f000 fa6a 	bl	800a0bc <__assert_func>
 8009be8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009bec:	6004      	str	r4, [r0, #0]
 8009bee:	60c4      	str	r4, [r0, #12]
 8009bf0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009bf4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009bf8:	b94c      	cbnz	r4, 8009c0e <__pow5mult+0x66>
 8009bfa:	f240 2171 	movw	r1, #625	@ 0x271
 8009bfe:	4638      	mov	r0, r7
 8009c00:	f7ff ff12 	bl	8009a28 <__i2b>
 8009c04:	2300      	movs	r3, #0
 8009c06:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c0a:	4604      	mov	r4, r0
 8009c0c:	6003      	str	r3, [r0, #0]
 8009c0e:	f04f 0900 	mov.w	r9, #0
 8009c12:	07eb      	lsls	r3, r5, #31
 8009c14:	d50a      	bpl.n	8009c2c <__pow5mult+0x84>
 8009c16:	4631      	mov	r1, r6
 8009c18:	4622      	mov	r2, r4
 8009c1a:	4638      	mov	r0, r7
 8009c1c:	f7ff ff1a 	bl	8009a54 <__multiply>
 8009c20:	4631      	mov	r1, r6
 8009c22:	4680      	mov	r8, r0
 8009c24:	4638      	mov	r0, r7
 8009c26:	f7ff fe4b 	bl	80098c0 <_Bfree>
 8009c2a:	4646      	mov	r6, r8
 8009c2c:	106d      	asrs	r5, r5, #1
 8009c2e:	d00b      	beq.n	8009c48 <__pow5mult+0xa0>
 8009c30:	6820      	ldr	r0, [r4, #0]
 8009c32:	b938      	cbnz	r0, 8009c44 <__pow5mult+0x9c>
 8009c34:	4622      	mov	r2, r4
 8009c36:	4621      	mov	r1, r4
 8009c38:	4638      	mov	r0, r7
 8009c3a:	f7ff ff0b 	bl	8009a54 <__multiply>
 8009c3e:	6020      	str	r0, [r4, #0]
 8009c40:	f8c0 9000 	str.w	r9, [r0]
 8009c44:	4604      	mov	r4, r0
 8009c46:	e7e4      	b.n	8009c12 <__pow5mult+0x6a>
 8009c48:	4630      	mov	r0, r6
 8009c4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c4e:	bf00      	nop
 8009c50:	0800b7c8 	.word	0x0800b7c8
 8009c54:	0800b6ed 	.word	0x0800b6ed
 8009c58:	0800b76d 	.word	0x0800b76d

08009c5c <__lshift>:
 8009c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c60:	460c      	mov	r4, r1
 8009c62:	6849      	ldr	r1, [r1, #4]
 8009c64:	6923      	ldr	r3, [r4, #16]
 8009c66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c6a:	68a3      	ldr	r3, [r4, #8]
 8009c6c:	4607      	mov	r7, r0
 8009c6e:	4691      	mov	r9, r2
 8009c70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c74:	f108 0601 	add.w	r6, r8, #1
 8009c78:	42b3      	cmp	r3, r6
 8009c7a:	db0b      	blt.n	8009c94 <__lshift+0x38>
 8009c7c:	4638      	mov	r0, r7
 8009c7e:	f7ff fddf 	bl	8009840 <_Balloc>
 8009c82:	4605      	mov	r5, r0
 8009c84:	b948      	cbnz	r0, 8009c9a <__lshift+0x3e>
 8009c86:	4602      	mov	r2, r0
 8009c88:	4b28      	ldr	r3, [pc, #160]	@ (8009d2c <__lshift+0xd0>)
 8009c8a:	4829      	ldr	r0, [pc, #164]	@ (8009d30 <__lshift+0xd4>)
 8009c8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009c90:	f000 fa14 	bl	800a0bc <__assert_func>
 8009c94:	3101      	adds	r1, #1
 8009c96:	005b      	lsls	r3, r3, #1
 8009c98:	e7ee      	b.n	8009c78 <__lshift+0x1c>
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	f100 0114 	add.w	r1, r0, #20
 8009ca0:	f100 0210 	add.w	r2, r0, #16
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	4553      	cmp	r3, sl
 8009ca8:	db33      	blt.n	8009d12 <__lshift+0xb6>
 8009caa:	6920      	ldr	r0, [r4, #16]
 8009cac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009cb0:	f104 0314 	add.w	r3, r4, #20
 8009cb4:	f019 091f 	ands.w	r9, r9, #31
 8009cb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009cbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009cc0:	d02b      	beq.n	8009d1a <__lshift+0xbe>
 8009cc2:	f1c9 0e20 	rsb	lr, r9, #32
 8009cc6:	468a      	mov	sl, r1
 8009cc8:	2200      	movs	r2, #0
 8009cca:	6818      	ldr	r0, [r3, #0]
 8009ccc:	fa00 f009 	lsl.w	r0, r0, r9
 8009cd0:	4310      	orrs	r0, r2
 8009cd2:	f84a 0b04 	str.w	r0, [sl], #4
 8009cd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cda:	459c      	cmp	ip, r3
 8009cdc:	fa22 f20e 	lsr.w	r2, r2, lr
 8009ce0:	d8f3      	bhi.n	8009cca <__lshift+0x6e>
 8009ce2:	ebac 0304 	sub.w	r3, ip, r4
 8009ce6:	3b15      	subs	r3, #21
 8009ce8:	f023 0303 	bic.w	r3, r3, #3
 8009cec:	3304      	adds	r3, #4
 8009cee:	f104 0015 	add.w	r0, r4, #21
 8009cf2:	4584      	cmp	ip, r0
 8009cf4:	bf38      	it	cc
 8009cf6:	2304      	movcc	r3, #4
 8009cf8:	50ca      	str	r2, [r1, r3]
 8009cfa:	b10a      	cbz	r2, 8009d00 <__lshift+0xa4>
 8009cfc:	f108 0602 	add.w	r6, r8, #2
 8009d00:	3e01      	subs	r6, #1
 8009d02:	4638      	mov	r0, r7
 8009d04:	612e      	str	r6, [r5, #16]
 8009d06:	4621      	mov	r1, r4
 8009d08:	f7ff fdda 	bl	80098c0 <_Bfree>
 8009d0c:	4628      	mov	r0, r5
 8009d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d12:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d16:	3301      	adds	r3, #1
 8009d18:	e7c5      	b.n	8009ca6 <__lshift+0x4a>
 8009d1a:	3904      	subs	r1, #4
 8009d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d20:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d24:	459c      	cmp	ip, r3
 8009d26:	d8f9      	bhi.n	8009d1c <__lshift+0xc0>
 8009d28:	e7ea      	b.n	8009d00 <__lshift+0xa4>
 8009d2a:	bf00      	nop
 8009d2c:	0800b75c 	.word	0x0800b75c
 8009d30:	0800b76d 	.word	0x0800b76d

08009d34 <__mcmp>:
 8009d34:	690a      	ldr	r2, [r1, #16]
 8009d36:	4603      	mov	r3, r0
 8009d38:	6900      	ldr	r0, [r0, #16]
 8009d3a:	1a80      	subs	r0, r0, r2
 8009d3c:	b530      	push	{r4, r5, lr}
 8009d3e:	d10e      	bne.n	8009d5e <__mcmp+0x2a>
 8009d40:	3314      	adds	r3, #20
 8009d42:	3114      	adds	r1, #20
 8009d44:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009d48:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009d4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009d50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009d54:	4295      	cmp	r5, r2
 8009d56:	d003      	beq.n	8009d60 <__mcmp+0x2c>
 8009d58:	d205      	bcs.n	8009d66 <__mcmp+0x32>
 8009d5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d5e:	bd30      	pop	{r4, r5, pc}
 8009d60:	42a3      	cmp	r3, r4
 8009d62:	d3f3      	bcc.n	8009d4c <__mcmp+0x18>
 8009d64:	e7fb      	b.n	8009d5e <__mcmp+0x2a>
 8009d66:	2001      	movs	r0, #1
 8009d68:	e7f9      	b.n	8009d5e <__mcmp+0x2a>
	...

08009d6c <__mdiff>:
 8009d6c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d70:	4689      	mov	r9, r1
 8009d72:	4606      	mov	r6, r0
 8009d74:	4611      	mov	r1, r2
 8009d76:	4648      	mov	r0, r9
 8009d78:	4614      	mov	r4, r2
 8009d7a:	f7ff ffdb 	bl	8009d34 <__mcmp>
 8009d7e:	1e05      	subs	r5, r0, #0
 8009d80:	d112      	bne.n	8009da8 <__mdiff+0x3c>
 8009d82:	4629      	mov	r1, r5
 8009d84:	4630      	mov	r0, r6
 8009d86:	f7ff fd5b 	bl	8009840 <_Balloc>
 8009d8a:	4602      	mov	r2, r0
 8009d8c:	b928      	cbnz	r0, 8009d9a <__mdiff+0x2e>
 8009d8e:	4b3f      	ldr	r3, [pc, #252]	@ (8009e8c <__mdiff+0x120>)
 8009d90:	f240 2137 	movw	r1, #567	@ 0x237
 8009d94:	483e      	ldr	r0, [pc, #248]	@ (8009e90 <__mdiff+0x124>)
 8009d96:	f000 f991 	bl	800a0bc <__assert_func>
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009da0:	4610      	mov	r0, r2
 8009da2:	b003      	add	sp, #12
 8009da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009da8:	bfbc      	itt	lt
 8009daa:	464b      	movlt	r3, r9
 8009dac:	46a1      	movlt	r9, r4
 8009dae:	4630      	mov	r0, r6
 8009db0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009db4:	bfba      	itte	lt
 8009db6:	461c      	movlt	r4, r3
 8009db8:	2501      	movlt	r5, #1
 8009dba:	2500      	movge	r5, #0
 8009dbc:	f7ff fd40 	bl	8009840 <_Balloc>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	b918      	cbnz	r0, 8009dcc <__mdiff+0x60>
 8009dc4:	4b31      	ldr	r3, [pc, #196]	@ (8009e8c <__mdiff+0x120>)
 8009dc6:	f240 2145 	movw	r1, #581	@ 0x245
 8009dca:	e7e3      	b.n	8009d94 <__mdiff+0x28>
 8009dcc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009dd0:	6926      	ldr	r6, [r4, #16]
 8009dd2:	60c5      	str	r5, [r0, #12]
 8009dd4:	f109 0310 	add.w	r3, r9, #16
 8009dd8:	f109 0514 	add.w	r5, r9, #20
 8009ddc:	f104 0e14 	add.w	lr, r4, #20
 8009de0:	f100 0b14 	add.w	fp, r0, #20
 8009de4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009de8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009dec:	9301      	str	r3, [sp, #4]
 8009dee:	46d9      	mov	r9, fp
 8009df0:	f04f 0c00 	mov.w	ip, #0
 8009df4:	9b01      	ldr	r3, [sp, #4]
 8009df6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009dfa:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009dfe:	9301      	str	r3, [sp, #4]
 8009e00:	fa1f f38a 	uxth.w	r3, sl
 8009e04:	4619      	mov	r1, r3
 8009e06:	b283      	uxth	r3, r0
 8009e08:	1acb      	subs	r3, r1, r3
 8009e0a:	0c00      	lsrs	r0, r0, #16
 8009e0c:	4463      	add	r3, ip
 8009e0e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009e12:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009e16:	b29b      	uxth	r3, r3
 8009e18:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009e1c:	4576      	cmp	r6, lr
 8009e1e:	f849 3b04 	str.w	r3, [r9], #4
 8009e22:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009e26:	d8e5      	bhi.n	8009df4 <__mdiff+0x88>
 8009e28:	1b33      	subs	r3, r6, r4
 8009e2a:	3b15      	subs	r3, #21
 8009e2c:	f023 0303 	bic.w	r3, r3, #3
 8009e30:	3415      	adds	r4, #21
 8009e32:	3304      	adds	r3, #4
 8009e34:	42a6      	cmp	r6, r4
 8009e36:	bf38      	it	cc
 8009e38:	2304      	movcc	r3, #4
 8009e3a:	441d      	add	r5, r3
 8009e3c:	445b      	add	r3, fp
 8009e3e:	461e      	mov	r6, r3
 8009e40:	462c      	mov	r4, r5
 8009e42:	4544      	cmp	r4, r8
 8009e44:	d30e      	bcc.n	8009e64 <__mdiff+0xf8>
 8009e46:	f108 0103 	add.w	r1, r8, #3
 8009e4a:	1b49      	subs	r1, r1, r5
 8009e4c:	f021 0103 	bic.w	r1, r1, #3
 8009e50:	3d03      	subs	r5, #3
 8009e52:	45a8      	cmp	r8, r5
 8009e54:	bf38      	it	cc
 8009e56:	2100      	movcc	r1, #0
 8009e58:	440b      	add	r3, r1
 8009e5a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e5e:	b191      	cbz	r1, 8009e86 <__mdiff+0x11a>
 8009e60:	6117      	str	r7, [r2, #16]
 8009e62:	e79d      	b.n	8009da0 <__mdiff+0x34>
 8009e64:	f854 1b04 	ldr.w	r1, [r4], #4
 8009e68:	46e6      	mov	lr, ip
 8009e6a:	0c08      	lsrs	r0, r1, #16
 8009e6c:	fa1c fc81 	uxtah	ip, ip, r1
 8009e70:	4471      	add	r1, lr
 8009e72:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009e76:	b289      	uxth	r1, r1
 8009e78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009e7c:	f846 1b04 	str.w	r1, [r6], #4
 8009e80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009e84:	e7dd      	b.n	8009e42 <__mdiff+0xd6>
 8009e86:	3f01      	subs	r7, #1
 8009e88:	e7e7      	b.n	8009e5a <__mdiff+0xee>
 8009e8a:	bf00      	nop
 8009e8c:	0800b75c 	.word	0x0800b75c
 8009e90:	0800b76d 	.word	0x0800b76d

08009e94 <__d2b>:
 8009e94:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e98:	460f      	mov	r7, r1
 8009e9a:	2101      	movs	r1, #1
 8009e9c:	ec59 8b10 	vmov	r8, r9, d0
 8009ea0:	4616      	mov	r6, r2
 8009ea2:	f7ff fccd 	bl	8009840 <_Balloc>
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	b930      	cbnz	r0, 8009eb8 <__d2b+0x24>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	4b23      	ldr	r3, [pc, #140]	@ (8009f3c <__d2b+0xa8>)
 8009eae:	4824      	ldr	r0, [pc, #144]	@ (8009f40 <__d2b+0xac>)
 8009eb0:	f240 310f 	movw	r1, #783	@ 0x30f
 8009eb4:	f000 f902 	bl	800a0bc <__assert_func>
 8009eb8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009ebc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ec0:	b10d      	cbz	r5, 8009ec6 <__d2b+0x32>
 8009ec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ec6:	9301      	str	r3, [sp, #4]
 8009ec8:	f1b8 0300 	subs.w	r3, r8, #0
 8009ecc:	d023      	beq.n	8009f16 <__d2b+0x82>
 8009ece:	4668      	mov	r0, sp
 8009ed0:	9300      	str	r3, [sp, #0]
 8009ed2:	f7ff fd7c 	bl	80099ce <__lo0bits>
 8009ed6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009eda:	b1d0      	cbz	r0, 8009f12 <__d2b+0x7e>
 8009edc:	f1c0 0320 	rsb	r3, r0, #32
 8009ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ee4:	430b      	orrs	r3, r1
 8009ee6:	40c2      	lsrs	r2, r0
 8009ee8:	6163      	str	r3, [r4, #20]
 8009eea:	9201      	str	r2, [sp, #4]
 8009eec:	9b01      	ldr	r3, [sp, #4]
 8009eee:	61a3      	str	r3, [r4, #24]
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	bf0c      	ite	eq
 8009ef4:	2201      	moveq	r2, #1
 8009ef6:	2202      	movne	r2, #2
 8009ef8:	6122      	str	r2, [r4, #16]
 8009efa:	b1a5      	cbz	r5, 8009f26 <__d2b+0x92>
 8009efc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009f00:	4405      	add	r5, r0
 8009f02:	603d      	str	r5, [r7, #0]
 8009f04:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8009f08:	6030      	str	r0, [r6, #0]
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	b003      	add	sp, #12
 8009f0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f12:	6161      	str	r1, [r4, #20]
 8009f14:	e7ea      	b.n	8009eec <__d2b+0x58>
 8009f16:	a801      	add	r0, sp, #4
 8009f18:	f7ff fd59 	bl	80099ce <__lo0bits>
 8009f1c:	9b01      	ldr	r3, [sp, #4]
 8009f1e:	6163      	str	r3, [r4, #20]
 8009f20:	3020      	adds	r0, #32
 8009f22:	2201      	movs	r2, #1
 8009f24:	e7e8      	b.n	8009ef8 <__d2b+0x64>
 8009f26:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009f2e:	6038      	str	r0, [r7, #0]
 8009f30:	6918      	ldr	r0, [r3, #16]
 8009f32:	f7ff fd2d 	bl	8009990 <__hi0bits>
 8009f36:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f3a:	e7e5      	b.n	8009f08 <__d2b+0x74>
 8009f3c:	0800b75c 	.word	0x0800b75c
 8009f40:	0800b76d 	.word	0x0800b76d

08009f44 <__sflush_r>:
 8009f44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f4c:	0716      	lsls	r6, r2, #28
 8009f4e:	4605      	mov	r5, r0
 8009f50:	460c      	mov	r4, r1
 8009f52:	d454      	bmi.n	8009ffe <__sflush_r+0xba>
 8009f54:	684b      	ldr	r3, [r1, #4]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	dc02      	bgt.n	8009f60 <__sflush_r+0x1c>
 8009f5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	dd48      	ble.n	8009ff2 <__sflush_r+0xae>
 8009f60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f62:	2e00      	cmp	r6, #0
 8009f64:	d045      	beq.n	8009ff2 <__sflush_r+0xae>
 8009f66:	2300      	movs	r3, #0
 8009f68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f6c:	682f      	ldr	r7, [r5, #0]
 8009f6e:	6a21      	ldr	r1, [r4, #32]
 8009f70:	602b      	str	r3, [r5, #0]
 8009f72:	d030      	beq.n	8009fd6 <__sflush_r+0x92>
 8009f74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009f76:	89a3      	ldrh	r3, [r4, #12]
 8009f78:	0759      	lsls	r1, r3, #29
 8009f7a:	d505      	bpl.n	8009f88 <__sflush_r+0x44>
 8009f7c:	6863      	ldr	r3, [r4, #4]
 8009f7e:	1ad2      	subs	r2, r2, r3
 8009f80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009f82:	b10b      	cbz	r3, 8009f88 <__sflush_r+0x44>
 8009f84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009f86:	1ad2      	subs	r2, r2, r3
 8009f88:	2300      	movs	r3, #0
 8009f8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f8c:	6a21      	ldr	r1, [r4, #32]
 8009f8e:	4628      	mov	r0, r5
 8009f90:	47b0      	blx	r6
 8009f92:	1c43      	adds	r3, r0, #1
 8009f94:	89a3      	ldrh	r3, [r4, #12]
 8009f96:	d106      	bne.n	8009fa6 <__sflush_r+0x62>
 8009f98:	6829      	ldr	r1, [r5, #0]
 8009f9a:	291d      	cmp	r1, #29
 8009f9c:	d82b      	bhi.n	8009ff6 <__sflush_r+0xb2>
 8009f9e:	4a2a      	ldr	r2, [pc, #168]	@ (800a048 <__sflush_r+0x104>)
 8009fa0:	410a      	asrs	r2, r1
 8009fa2:	07d6      	lsls	r6, r2, #31
 8009fa4:	d427      	bmi.n	8009ff6 <__sflush_r+0xb2>
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	6062      	str	r2, [r4, #4]
 8009faa:	04d9      	lsls	r1, r3, #19
 8009fac:	6922      	ldr	r2, [r4, #16]
 8009fae:	6022      	str	r2, [r4, #0]
 8009fb0:	d504      	bpl.n	8009fbc <__sflush_r+0x78>
 8009fb2:	1c42      	adds	r2, r0, #1
 8009fb4:	d101      	bne.n	8009fba <__sflush_r+0x76>
 8009fb6:	682b      	ldr	r3, [r5, #0]
 8009fb8:	b903      	cbnz	r3, 8009fbc <__sflush_r+0x78>
 8009fba:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fbe:	602f      	str	r7, [r5, #0]
 8009fc0:	b1b9      	cbz	r1, 8009ff2 <__sflush_r+0xae>
 8009fc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009fc6:	4299      	cmp	r1, r3
 8009fc8:	d002      	beq.n	8009fd0 <__sflush_r+0x8c>
 8009fca:	4628      	mov	r0, r5
 8009fcc:	f7ff fb38 	bl	8009640 <_free_r>
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8009fd4:	e00d      	b.n	8009ff2 <__sflush_r+0xae>
 8009fd6:	2301      	movs	r3, #1
 8009fd8:	4628      	mov	r0, r5
 8009fda:	47b0      	blx	r6
 8009fdc:	4602      	mov	r2, r0
 8009fde:	1c50      	adds	r0, r2, #1
 8009fe0:	d1c9      	bne.n	8009f76 <__sflush_r+0x32>
 8009fe2:	682b      	ldr	r3, [r5, #0]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d0c6      	beq.n	8009f76 <__sflush_r+0x32>
 8009fe8:	2b1d      	cmp	r3, #29
 8009fea:	d001      	beq.n	8009ff0 <__sflush_r+0xac>
 8009fec:	2b16      	cmp	r3, #22
 8009fee:	d11e      	bne.n	800a02e <__sflush_r+0xea>
 8009ff0:	602f      	str	r7, [r5, #0]
 8009ff2:	2000      	movs	r0, #0
 8009ff4:	e022      	b.n	800a03c <__sflush_r+0xf8>
 8009ff6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ffa:	b21b      	sxth	r3, r3
 8009ffc:	e01b      	b.n	800a036 <__sflush_r+0xf2>
 8009ffe:	690f      	ldr	r7, [r1, #16]
 800a000:	2f00      	cmp	r7, #0
 800a002:	d0f6      	beq.n	8009ff2 <__sflush_r+0xae>
 800a004:	0793      	lsls	r3, r2, #30
 800a006:	680e      	ldr	r6, [r1, #0]
 800a008:	bf08      	it	eq
 800a00a:	694b      	ldreq	r3, [r1, #20]
 800a00c:	600f      	str	r7, [r1, #0]
 800a00e:	bf18      	it	ne
 800a010:	2300      	movne	r3, #0
 800a012:	eba6 0807 	sub.w	r8, r6, r7
 800a016:	608b      	str	r3, [r1, #8]
 800a018:	f1b8 0f00 	cmp.w	r8, #0
 800a01c:	dde9      	ble.n	8009ff2 <__sflush_r+0xae>
 800a01e:	6a21      	ldr	r1, [r4, #32]
 800a020:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a022:	4643      	mov	r3, r8
 800a024:	463a      	mov	r2, r7
 800a026:	4628      	mov	r0, r5
 800a028:	47b0      	blx	r6
 800a02a:	2800      	cmp	r0, #0
 800a02c:	dc08      	bgt.n	800a040 <__sflush_r+0xfc>
 800a02e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a032:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a036:	81a3      	strh	r3, [r4, #12]
 800a038:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a040:	4407      	add	r7, r0
 800a042:	eba8 0800 	sub.w	r8, r8, r0
 800a046:	e7e7      	b.n	800a018 <__sflush_r+0xd4>
 800a048:	dfbffffe 	.word	0xdfbffffe

0800a04c <_fflush_r>:
 800a04c:	b538      	push	{r3, r4, r5, lr}
 800a04e:	690b      	ldr	r3, [r1, #16]
 800a050:	4605      	mov	r5, r0
 800a052:	460c      	mov	r4, r1
 800a054:	b913      	cbnz	r3, 800a05c <_fflush_r+0x10>
 800a056:	2500      	movs	r5, #0
 800a058:	4628      	mov	r0, r5
 800a05a:	bd38      	pop	{r3, r4, r5, pc}
 800a05c:	b118      	cbz	r0, 800a066 <_fflush_r+0x1a>
 800a05e:	6a03      	ldr	r3, [r0, #32]
 800a060:	b90b      	cbnz	r3, 800a066 <_fflush_r+0x1a>
 800a062:	f7fe fb43 	bl	80086ec <__sinit>
 800a066:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d0f3      	beq.n	800a056 <_fflush_r+0xa>
 800a06e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a070:	07d0      	lsls	r0, r2, #31
 800a072:	d404      	bmi.n	800a07e <_fflush_r+0x32>
 800a074:	0599      	lsls	r1, r3, #22
 800a076:	d402      	bmi.n	800a07e <_fflush_r+0x32>
 800a078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a07a:	f7fe fc84 	bl	8008986 <__retarget_lock_acquire_recursive>
 800a07e:	4628      	mov	r0, r5
 800a080:	4621      	mov	r1, r4
 800a082:	f7ff ff5f 	bl	8009f44 <__sflush_r>
 800a086:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a088:	07da      	lsls	r2, r3, #31
 800a08a:	4605      	mov	r5, r0
 800a08c:	d4e4      	bmi.n	800a058 <_fflush_r+0xc>
 800a08e:	89a3      	ldrh	r3, [r4, #12]
 800a090:	059b      	lsls	r3, r3, #22
 800a092:	d4e1      	bmi.n	800a058 <_fflush_r+0xc>
 800a094:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a096:	f7fe fc77 	bl	8008988 <__retarget_lock_release_recursive>
 800a09a:	e7dd      	b.n	800a058 <_fflush_r+0xc>

0800a09c <_sbrk_r>:
 800a09c:	b538      	push	{r3, r4, r5, lr}
 800a09e:	4d06      	ldr	r5, [pc, #24]	@ (800a0b8 <_sbrk_r+0x1c>)
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	4604      	mov	r4, r0
 800a0a4:	4608      	mov	r0, r1
 800a0a6:	602b      	str	r3, [r5, #0]
 800a0a8:	f7f9 f8a6 	bl	80031f8 <_sbrk>
 800a0ac:	1c43      	adds	r3, r0, #1
 800a0ae:	d102      	bne.n	800a0b6 <_sbrk_r+0x1a>
 800a0b0:	682b      	ldr	r3, [r5, #0]
 800a0b2:	b103      	cbz	r3, 800a0b6 <_sbrk_r+0x1a>
 800a0b4:	6023      	str	r3, [r4, #0]
 800a0b6:	bd38      	pop	{r3, r4, r5, pc}
 800a0b8:	20004514 	.word	0x20004514

0800a0bc <__assert_func>:
 800a0bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a0be:	4614      	mov	r4, r2
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	4b09      	ldr	r3, [pc, #36]	@ (800a0e8 <__assert_func+0x2c>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	68d8      	ldr	r0, [r3, #12]
 800a0ca:	b954      	cbnz	r4, 800a0e2 <__assert_func+0x26>
 800a0cc:	4b07      	ldr	r3, [pc, #28]	@ (800a0ec <__assert_func+0x30>)
 800a0ce:	461c      	mov	r4, r3
 800a0d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a0d4:	9100      	str	r1, [sp, #0]
 800a0d6:	462b      	mov	r3, r5
 800a0d8:	4905      	ldr	r1, [pc, #20]	@ (800a0f0 <__assert_func+0x34>)
 800a0da:	f000 f841 	bl	800a160 <fiprintf>
 800a0de:	f000 f851 	bl	800a184 <abort>
 800a0e2:	4b04      	ldr	r3, [pc, #16]	@ (800a0f4 <__assert_func+0x38>)
 800a0e4:	e7f4      	b.n	800a0d0 <__assert_func+0x14>
 800a0e6:	bf00      	nop
 800a0e8:	2000001c 	.word	0x2000001c
 800a0ec:	0800b90d 	.word	0x0800b90d
 800a0f0:	0800b8df 	.word	0x0800b8df
 800a0f4:	0800b8d2 	.word	0x0800b8d2

0800a0f8 <_calloc_r>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	fba1 5402 	umull	r5, r4, r1, r2
 800a0fe:	b93c      	cbnz	r4, 800a110 <_calloc_r+0x18>
 800a100:	4629      	mov	r1, r5
 800a102:	f7ff fb11 	bl	8009728 <_malloc_r>
 800a106:	4606      	mov	r6, r0
 800a108:	b928      	cbnz	r0, 800a116 <_calloc_r+0x1e>
 800a10a:	2600      	movs	r6, #0
 800a10c:	4630      	mov	r0, r6
 800a10e:	bd70      	pop	{r4, r5, r6, pc}
 800a110:	220c      	movs	r2, #12
 800a112:	6002      	str	r2, [r0, #0]
 800a114:	e7f9      	b.n	800a10a <_calloc_r+0x12>
 800a116:	462a      	mov	r2, r5
 800a118:	4621      	mov	r1, r4
 800a11a:	f7fe fb60 	bl	80087de <memset>
 800a11e:	e7f5      	b.n	800a10c <_calloc_r+0x14>

0800a120 <__ascii_mbtowc>:
 800a120:	b082      	sub	sp, #8
 800a122:	b901      	cbnz	r1, 800a126 <__ascii_mbtowc+0x6>
 800a124:	a901      	add	r1, sp, #4
 800a126:	b142      	cbz	r2, 800a13a <__ascii_mbtowc+0x1a>
 800a128:	b14b      	cbz	r3, 800a13e <__ascii_mbtowc+0x1e>
 800a12a:	7813      	ldrb	r3, [r2, #0]
 800a12c:	600b      	str	r3, [r1, #0]
 800a12e:	7812      	ldrb	r2, [r2, #0]
 800a130:	1e10      	subs	r0, r2, #0
 800a132:	bf18      	it	ne
 800a134:	2001      	movne	r0, #1
 800a136:	b002      	add	sp, #8
 800a138:	4770      	bx	lr
 800a13a:	4610      	mov	r0, r2
 800a13c:	e7fb      	b.n	800a136 <__ascii_mbtowc+0x16>
 800a13e:	f06f 0001 	mvn.w	r0, #1
 800a142:	e7f8      	b.n	800a136 <__ascii_mbtowc+0x16>

0800a144 <__ascii_wctomb>:
 800a144:	4603      	mov	r3, r0
 800a146:	4608      	mov	r0, r1
 800a148:	b141      	cbz	r1, 800a15c <__ascii_wctomb+0x18>
 800a14a:	2aff      	cmp	r2, #255	@ 0xff
 800a14c:	d904      	bls.n	800a158 <__ascii_wctomb+0x14>
 800a14e:	228a      	movs	r2, #138	@ 0x8a
 800a150:	601a      	str	r2, [r3, #0]
 800a152:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a156:	4770      	bx	lr
 800a158:	700a      	strb	r2, [r1, #0]
 800a15a:	2001      	movs	r0, #1
 800a15c:	4770      	bx	lr
	...

0800a160 <fiprintf>:
 800a160:	b40e      	push	{r1, r2, r3}
 800a162:	b503      	push	{r0, r1, lr}
 800a164:	4601      	mov	r1, r0
 800a166:	ab03      	add	r3, sp, #12
 800a168:	4805      	ldr	r0, [pc, #20]	@ (800a180 <fiprintf+0x20>)
 800a16a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a16e:	6800      	ldr	r0, [r0, #0]
 800a170:	9301      	str	r3, [sp, #4]
 800a172:	f000 f837 	bl	800a1e4 <_vfiprintf_r>
 800a176:	b002      	add	sp, #8
 800a178:	f85d eb04 	ldr.w	lr, [sp], #4
 800a17c:	b003      	add	sp, #12
 800a17e:	4770      	bx	lr
 800a180:	2000001c 	.word	0x2000001c

0800a184 <abort>:
 800a184:	b508      	push	{r3, lr}
 800a186:	2006      	movs	r0, #6
 800a188:	f000 fa00 	bl	800a58c <raise>
 800a18c:	2001      	movs	r0, #1
 800a18e:	f7f8 ffbb 	bl	8003108 <_exit>

0800a192 <__sfputc_r>:
 800a192:	6893      	ldr	r3, [r2, #8]
 800a194:	3b01      	subs	r3, #1
 800a196:	2b00      	cmp	r3, #0
 800a198:	b410      	push	{r4}
 800a19a:	6093      	str	r3, [r2, #8]
 800a19c:	da08      	bge.n	800a1b0 <__sfputc_r+0x1e>
 800a19e:	6994      	ldr	r4, [r2, #24]
 800a1a0:	42a3      	cmp	r3, r4
 800a1a2:	db01      	blt.n	800a1a8 <__sfputc_r+0x16>
 800a1a4:	290a      	cmp	r1, #10
 800a1a6:	d103      	bne.n	800a1b0 <__sfputc_r+0x1e>
 800a1a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1ac:	f000 b932 	b.w	800a414 <__swbuf_r>
 800a1b0:	6813      	ldr	r3, [r2, #0]
 800a1b2:	1c58      	adds	r0, r3, #1
 800a1b4:	6010      	str	r0, [r2, #0]
 800a1b6:	7019      	strb	r1, [r3, #0]
 800a1b8:	4608      	mov	r0, r1
 800a1ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a1be:	4770      	bx	lr

0800a1c0 <__sfputs_r>:
 800a1c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1c2:	4606      	mov	r6, r0
 800a1c4:	460f      	mov	r7, r1
 800a1c6:	4614      	mov	r4, r2
 800a1c8:	18d5      	adds	r5, r2, r3
 800a1ca:	42ac      	cmp	r4, r5
 800a1cc:	d101      	bne.n	800a1d2 <__sfputs_r+0x12>
 800a1ce:	2000      	movs	r0, #0
 800a1d0:	e007      	b.n	800a1e2 <__sfputs_r+0x22>
 800a1d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1d6:	463a      	mov	r2, r7
 800a1d8:	4630      	mov	r0, r6
 800a1da:	f7ff ffda 	bl	800a192 <__sfputc_r>
 800a1de:	1c43      	adds	r3, r0, #1
 800a1e0:	d1f3      	bne.n	800a1ca <__sfputs_r+0xa>
 800a1e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a1e4 <_vfiprintf_r>:
 800a1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1e8:	460d      	mov	r5, r1
 800a1ea:	b09d      	sub	sp, #116	@ 0x74
 800a1ec:	4614      	mov	r4, r2
 800a1ee:	4698      	mov	r8, r3
 800a1f0:	4606      	mov	r6, r0
 800a1f2:	b118      	cbz	r0, 800a1fc <_vfiprintf_r+0x18>
 800a1f4:	6a03      	ldr	r3, [r0, #32]
 800a1f6:	b90b      	cbnz	r3, 800a1fc <_vfiprintf_r+0x18>
 800a1f8:	f7fe fa78 	bl	80086ec <__sinit>
 800a1fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1fe:	07d9      	lsls	r1, r3, #31
 800a200:	d405      	bmi.n	800a20e <_vfiprintf_r+0x2a>
 800a202:	89ab      	ldrh	r3, [r5, #12]
 800a204:	059a      	lsls	r2, r3, #22
 800a206:	d402      	bmi.n	800a20e <_vfiprintf_r+0x2a>
 800a208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a20a:	f7fe fbbc 	bl	8008986 <__retarget_lock_acquire_recursive>
 800a20e:	89ab      	ldrh	r3, [r5, #12]
 800a210:	071b      	lsls	r3, r3, #28
 800a212:	d501      	bpl.n	800a218 <_vfiprintf_r+0x34>
 800a214:	692b      	ldr	r3, [r5, #16]
 800a216:	b99b      	cbnz	r3, 800a240 <_vfiprintf_r+0x5c>
 800a218:	4629      	mov	r1, r5
 800a21a:	4630      	mov	r0, r6
 800a21c:	f000 f938 	bl	800a490 <__swsetup_r>
 800a220:	b170      	cbz	r0, 800a240 <_vfiprintf_r+0x5c>
 800a222:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a224:	07dc      	lsls	r4, r3, #31
 800a226:	d504      	bpl.n	800a232 <_vfiprintf_r+0x4e>
 800a228:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a22c:	b01d      	add	sp, #116	@ 0x74
 800a22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a232:	89ab      	ldrh	r3, [r5, #12]
 800a234:	0598      	lsls	r0, r3, #22
 800a236:	d4f7      	bmi.n	800a228 <_vfiprintf_r+0x44>
 800a238:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a23a:	f7fe fba5 	bl	8008988 <__retarget_lock_release_recursive>
 800a23e:	e7f3      	b.n	800a228 <_vfiprintf_r+0x44>
 800a240:	2300      	movs	r3, #0
 800a242:	9309      	str	r3, [sp, #36]	@ 0x24
 800a244:	2320      	movs	r3, #32
 800a246:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a24a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a24e:	2330      	movs	r3, #48	@ 0x30
 800a250:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a400 <_vfiprintf_r+0x21c>
 800a254:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a258:	f04f 0901 	mov.w	r9, #1
 800a25c:	4623      	mov	r3, r4
 800a25e:	469a      	mov	sl, r3
 800a260:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a264:	b10a      	cbz	r2, 800a26a <_vfiprintf_r+0x86>
 800a266:	2a25      	cmp	r2, #37	@ 0x25
 800a268:	d1f9      	bne.n	800a25e <_vfiprintf_r+0x7a>
 800a26a:	ebba 0b04 	subs.w	fp, sl, r4
 800a26e:	d00b      	beq.n	800a288 <_vfiprintf_r+0xa4>
 800a270:	465b      	mov	r3, fp
 800a272:	4622      	mov	r2, r4
 800a274:	4629      	mov	r1, r5
 800a276:	4630      	mov	r0, r6
 800a278:	f7ff ffa2 	bl	800a1c0 <__sfputs_r>
 800a27c:	3001      	adds	r0, #1
 800a27e:	f000 80a7 	beq.w	800a3d0 <_vfiprintf_r+0x1ec>
 800a282:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a284:	445a      	add	r2, fp
 800a286:	9209      	str	r2, [sp, #36]	@ 0x24
 800a288:	f89a 3000 	ldrb.w	r3, [sl]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	f000 809f 	beq.w	800a3d0 <_vfiprintf_r+0x1ec>
 800a292:	2300      	movs	r3, #0
 800a294:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a29c:	f10a 0a01 	add.w	sl, sl, #1
 800a2a0:	9304      	str	r3, [sp, #16]
 800a2a2:	9307      	str	r3, [sp, #28]
 800a2a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2a8:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2aa:	4654      	mov	r4, sl
 800a2ac:	2205      	movs	r2, #5
 800a2ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2b2:	4853      	ldr	r0, [pc, #332]	@ (800a400 <_vfiprintf_r+0x21c>)
 800a2b4:	f7f5 ff8c 	bl	80001d0 <memchr>
 800a2b8:	9a04      	ldr	r2, [sp, #16]
 800a2ba:	b9d8      	cbnz	r0, 800a2f4 <_vfiprintf_r+0x110>
 800a2bc:	06d1      	lsls	r1, r2, #27
 800a2be:	bf44      	itt	mi
 800a2c0:	2320      	movmi	r3, #32
 800a2c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2c6:	0713      	lsls	r3, r2, #28
 800a2c8:	bf44      	itt	mi
 800a2ca:	232b      	movmi	r3, #43	@ 0x2b
 800a2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a2d4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2d6:	d015      	beq.n	800a304 <_vfiprintf_r+0x120>
 800a2d8:	9a07      	ldr	r2, [sp, #28]
 800a2da:	4654      	mov	r4, sl
 800a2dc:	2000      	movs	r0, #0
 800a2de:	f04f 0c0a 	mov.w	ip, #10
 800a2e2:	4621      	mov	r1, r4
 800a2e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2e8:	3b30      	subs	r3, #48	@ 0x30
 800a2ea:	2b09      	cmp	r3, #9
 800a2ec:	d94b      	bls.n	800a386 <_vfiprintf_r+0x1a2>
 800a2ee:	b1b0      	cbz	r0, 800a31e <_vfiprintf_r+0x13a>
 800a2f0:	9207      	str	r2, [sp, #28]
 800a2f2:	e014      	b.n	800a31e <_vfiprintf_r+0x13a>
 800a2f4:	eba0 0308 	sub.w	r3, r0, r8
 800a2f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a2fc:	4313      	orrs	r3, r2
 800a2fe:	9304      	str	r3, [sp, #16]
 800a300:	46a2      	mov	sl, r4
 800a302:	e7d2      	b.n	800a2aa <_vfiprintf_r+0xc6>
 800a304:	9b03      	ldr	r3, [sp, #12]
 800a306:	1d19      	adds	r1, r3, #4
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	9103      	str	r1, [sp, #12]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	bfbb      	ittet	lt
 800a310:	425b      	neglt	r3, r3
 800a312:	f042 0202 	orrlt.w	r2, r2, #2
 800a316:	9307      	strge	r3, [sp, #28]
 800a318:	9307      	strlt	r3, [sp, #28]
 800a31a:	bfb8      	it	lt
 800a31c:	9204      	strlt	r2, [sp, #16]
 800a31e:	7823      	ldrb	r3, [r4, #0]
 800a320:	2b2e      	cmp	r3, #46	@ 0x2e
 800a322:	d10a      	bne.n	800a33a <_vfiprintf_r+0x156>
 800a324:	7863      	ldrb	r3, [r4, #1]
 800a326:	2b2a      	cmp	r3, #42	@ 0x2a
 800a328:	d132      	bne.n	800a390 <_vfiprintf_r+0x1ac>
 800a32a:	9b03      	ldr	r3, [sp, #12]
 800a32c:	1d1a      	adds	r2, r3, #4
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	9203      	str	r2, [sp, #12]
 800a332:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a336:	3402      	adds	r4, #2
 800a338:	9305      	str	r3, [sp, #20]
 800a33a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a410 <_vfiprintf_r+0x22c>
 800a33e:	7821      	ldrb	r1, [r4, #0]
 800a340:	2203      	movs	r2, #3
 800a342:	4650      	mov	r0, sl
 800a344:	f7f5 ff44 	bl	80001d0 <memchr>
 800a348:	b138      	cbz	r0, 800a35a <_vfiprintf_r+0x176>
 800a34a:	9b04      	ldr	r3, [sp, #16]
 800a34c:	eba0 000a 	sub.w	r0, r0, sl
 800a350:	2240      	movs	r2, #64	@ 0x40
 800a352:	4082      	lsls	r2, r0
 800a354:	4313      	orrs	r3, r2
 800a356:	3401      	adds	r4, #1
 800a358:	9304      	str	r3, [sp, #16]
 800a35a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a35e:	4829      	ldr	r0, [pc, #164]	@ (800a404 <_vfiprintf_r+0x220>)
 800a360:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a364:	2206      	movs	r2, #6
 800a366:	f7f5 ff33 	bl	80001d0 <memchr>
 800a36a:	2800      	cmp	r0, #0
 800a36c:	d03f      	beq.n	800a3ee <_vfiprintf_r+0x20a>
 800a36e:	4b26      	ldr	r3, [pc, #152]	@ (800a408 <_vfiprintf_r+0x224>)
 800a370:	bb1b      	cbnz	r3, 800a3ba <_vfiprintf_r+0x1d6>
 800a372:	9b03      	ldr	r3, [sp, #12]
 800a374:	3307      	adds	r3, #7
 800a376:	f023 0307 	bic.w	r3, r3, #7
 800a37a:	3308      	adds	r3, #8
 800a37c:	9303      	str	r3, [sp, #12]
 800a37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a380:	443b      	add	r3, r7
 800a382:	9309      	str	r3, [sp, #36]	@ 0x24
 800a384:	e76a      	b.n	800a25c <_vfiprintf_r+0x78>
 800a386:	fb0c 3202 	mla	r2, ip, r2, r3
 800a38a:	460c      	mov	r4, r1
 800a38c:	2001      	movs	r0, #1
 800a38e:	e7a8      	b.n	800a2e2 <_vfiprintf_r+0xfe>
 800a390:	2300      	movs	r3, #0
 800a392:	3401      	adds	r4, #1
 800a394:	9305      	str	r3, [sp, #20]
 800a396:	4619      	mov	r1, r3
 800a398:	f04f 0c0a 	mov.w	ip, #10
 800a39c:	4620      	mov	r0, r4
 800a39e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3a2:	3a30      	subs	r2, #48	@ 0x30
 800a3a4:	2a09      	cmp	r2, #9
 800a3a6:	d903      	bls.n	800a3b0 <_vfiprintf_r+0x1cc>
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d0c6      	beq.n	800a33a <_vfiprintf_r+0x156>
 800a3ac:	9105      	str	r1, [sp, #20]
 800a3ae:	e7c4      	b.n	800a33a <_vfiprintf_r+0x156>
 800a3b0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	e7f0      	b.n	800a39c <_vfiprintf_r+0x1b8>
 800a3ba:	ab03      	add	r3, sp, #12
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	462a      	mov	r2, r5
 800a3c0:	4b12      	ldr	r3, [pc, #72]	@ (800a40c <_vfiprintf_r+0x228>)
 800a3c2:	a904      	add	r1, sp, #16
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	f7fd fd4d 	bl	8007e64 <_printf_float>
 800a3ca:	4607      	mov	r7, r0
 800a3cc:	1c78      	adds	r0, r7, #1
 800a3ce:	d1d6      	bne.n	800a37e <_vfiprintf_r+0x19a>
 800a3d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3d2:	07d9      	lsls	r1, r3, #31
 800a3d4:	d405      	bmi.n	800a3e2 <_vfiprintf_r+0x1fe>
 800a3d6:	89ab      	ldrh	r3, [r5, #12]
 800a3d8:	059a      	lsls	r2, r3, #22
 800a3da:	d402      	bmi.n	800a3e2 <_vfiprintf_r+0x1fe>
 800a3dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3de:	f7fe fad3 	bl	8008988 <__retarget_lock_release_recursive>
 800a3e2:	89ab      	ldrh	r3, [r5, #12]
 800a3e4:	065b      	lsls	r3, r3, #25
 800a3e6:	f53f af1f 	bmi.w	800a228 <_vfiprintf_r+0x44>
 800a3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3ec:	e71e      	b.n	800a22c <_vfiprintf_r+0x48>
 800a3ee:	ab03      	add	r3, sp, #12
 800a3f0:	9300      	str	r3, [sp, #0]
 800a3f2:	462a      	mov	r2, r5
 800a3f4:	4b05      	ldr	r3, [pc, #20]	@ (800a40c <_vfiprintf_r+0x228>)
 800a3f6:	a904      	add	r1, sp, #16
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	f7fd ffcb 	bl	8008394 <_printf_i>
 800a3fe:	e7e4      	b.n	800a3ca <_vfiprintf_r+0x1e6>
 800a400:	0800ba0f 	.word	0x0800ba0f
 800a404:	0800ba19 	.word	0x0800ba19
 800a408:	08007e65 	.word	0x08007e65
 800a40c:	0800a1c1 	.word	0x0800a1c1
 800a410:	0800ba15 	.word	0x0800ba15

0800a414 <__swbuf_r>:
 800a414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a416:	460e      	mov	r6, r1
 800a418:	4614      	mov	r4, r2
 800a41a:	4605      	mov	r5, r0
 800a41c:	b118      	cbz	r0, 800a426 <__swbuf_r+0x12>
 800a41e:	6a03      	ldr	r3, [r0, #32]
 800a420:	b90b      	cbnz	r3, 800a426 <__swbuf_r+0x12>
 800a422:	f7fe f963 	bl	80086ec <__sinit>
 800a426:	69a3      	ldr	r3, [r4, #24]
 800a428:	60a3      	str	r3, [r4, #8]
 800a42a:	89a3      	ldrh	r3, [r4, #12]
 800a42c:	071a      	lsls	r2, r3, #28
 800a42e:	d501      	bpl.n	800a434 <__swbuf_r+0x20>
 800a430:	6923      	ldr	r3, [r4, #16]
 800a432:	b943      	cbnz	r3, 800a446 <__swbuf_r+0x32>
 800a434:	4621      	mov	r1, r4
 800a436:	4628      	mov	r0, r5
 800a438:	f000 f82a 	bl	800a490 <__swsetup_r>
 800a43c:	b118      	cbz	r0, 800a446 <__swbuf_r+0x32>
 800a43e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a442:	4638      	mov	r0, r7
 800a444:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a446:	6823      	ldr	r3, [r4, #0]
 800a448:	6922      	ldr	r2, [r4, #16]
 800a44a:	1a98      	subs	r0, r3, r2
 800a44c:	6963      	ldr	r3, [r4, #20]
 800a44e:	b2f6      	uxtb	r6, r6
 800a450:	4283      	cmp	r3, r0
 800a452:	4637      	mov	r7, r6
 800a454:	dc05      	bgt.n	800a462 <__swbuf_r+0x4e>
 800a456:	4621      	mov	r1, r4
 800a458:	4628      	mov	r0, r5
 800a45a:	f7ff fdf7 	bl	800a04c <_fflush_r>
 800a45e:	2800      	cmp	r0, #0
 800a460:	d1ed      	bne.n	800a43e <__swbuf_r+0x2a>
 800a462:	68a3      	ldr	r3, [r4, #8]
 800a464:	3b01      	subs	r3, #1
 800a466:	60a3      	str	r3, [r4, #8]
 800a468:	6823      	ldr	r3, [r4, #0]
 800a46a:	1c5a      	adds	r2, r3, #1
 800a46c:	6022      	str	r2, [r4, #0]
 800a46e:	701e      	strb	r6, [r3, #0]
 800a470:	6962      	ldr	r2, [r4, #20]
 800a472:	1c43      	adds	r3, r0, #1
 800a474:	429a      	cmp	r2, r3
 800a476:	d004      	beq.n	800a482 <__swbuf_r+0x6e>
 800a478:	89a3      	ldrh	r3, [r4, #12]
 800a47a:	07db      	lsls	r3, r3, #31
 800a47c:	d5e1      	bpl.n	800a442 <__swbuf_r+0x2e>
 800a47e:	2e0a      	cmp	r6, #10
 800a480:	d1df      	bne.n	800a442 <__swbuf_r+0x2e>
 800a482:	4621      	mov	r1, r4
 800a484:	4628      	mov	r0, r5
 800a486:	f7ff fde1 	bl	800a04c <_fflush_r>
 800a48a:	2800      	cmp	r0, #0
 800a48c:	d0d9      	beq.n	800a442 <__swbuf_r+0x2e>
 800a48e:	e7d6      	b.n	800a43e <__swbuf_r+0x2a>

0800a490 <__swsetup_r>:
 800a490:	b538      	push	{r3, r4, r5, lr}
 800a492:	4b29      	ldr	r3, [pc, #164]	@ (800a538 <__swsetup_r+0xa8>)
 800a494:	4605      	mov	r5, r0
 800a496:	6818      	ldr	r0, [r3, #0]
 800a498:	460c      	mov	r4, r1
 800a49a:	b118      	cbz	r0, 800a4a4 <__swsetup_r+0x14>
 800a49c:	6a03      	ldr	r3, [r0, #32]
 800a49e:	b90b      	cbnz	r3, 800a4a4 <__swsetup_r+0x14>
 800a4a0:	f7fe f924 	bl	80086ec <__sinit>
 800a4a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4a8:	0719      	lsls	r1, r3, #28
 800a4aa:	d422      	bmi.n	800a4f2 <__swsetup_r+0x62>
 800a4ac:	06da      	lsls	r2, r3, #27
 800a4ae:	d407      	bmi.n	800a4c0 <__swsetup_r+0x30>
 800a4b0:	2209      	movs	r2, #9
 800a4b2:	602a      	str	r2, [r5, #0]
 800a4b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4b8:	81a3      	strh	r3, [r4, #12]
 800a4ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a4be:	e033      	b.n	800a528 <__swsetup_r+0x98>
 800a4c0:	0758      	lsls	r0, r3, #29
 800a4c2:	d512      	bpl.n	800a4ea <__swsetup_r+0x5a>
 800a4c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4c6:	b141      	cbz	r1, 800a4da <__swsetup_r+0x4a>
 800a4c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4cc:	4299      	cmp	r1, r3
 800a4ce:	d002      	beq.n	800a4d6 <__swsetup_r+0x46>
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	f7ff f8b5 	bl	8009640 <_free_r>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4da:	89a3      	ldrh	r3, [r4, #12]
 800a4dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a4e0:	81a3      	strh	r3, [r4, #12]
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	6063      	str	r3, [r4, #4]
 800a4e6:	6923      	ldr	r3, [r4, #16]
 800a4e8:	6023      	str	r3, [r4, #0]
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	f043 0308 	orr.w	r3, r3, #8
 800a4f0:	81a3      	strh	r3, [r4, #12]
 800a4f2:	6923      	ldr	r3, [r4, #16]
 800a4f4:	b94b      	cbnz	r3, 800a50a <__swsetup_r+0x7a>
 800a4f6:	89a3      	ldrh	r3, [r4, #12]
 800a4f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a500:	d003      	beq.n	800a50a <__swsetup_r+0x7a>
 800a502:	4621      	mov	r1, r4
 800a504:	4628      	mov	r0, r5
 800a506:	f000 f883 	bl	800a610 <__smakebuf_r>
 800a50a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a50e:	f013 0201 	ands.w	r2, r3, #1
 800a512:	d00a      	beq.n	800a52a <__swsetup_r+0x9a>
 800a514:	2200      	movs	r2, #0
 800a516:	60a2      	str	r2, [r4, #8]
 800a518:	6962      	ldr	r2, [r4, #20]
 800a51a:	4252      	negs	r2, r2
 800a51c:	61a2      	str	r2, [r4, #24]
 800a51e:	6922      	ldr	r2, [r4, #16]
 800a520:	b942      	cbnz	r2, 800a534 <__swsetup_r+0xa4>
 800a522:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a526:	d1c5      	bne.n	800a4b4 <__swsetup_r+0x24>
 800a528:	bd38      	pop	{r3, r4, r5, pc}
 800a52a:	0799      	lsls	r1, r3, #30
 800a52c:	bf58      	it	pl
 800a52e:	6962      	ldrpl	r2, [r4, #20]
 800a530:	60a2      	str	r2, [r4, #8]
 800a532:	e7f4      	b.n	800a51e <__swsetup_r+0x8e>
 800a534:	2000      	movs	r0, #0
 800a536:	e7f7      	b.n	800a528 <__swsetup_r+0x98>
 800a538:	2000001c 	.word	0x2000001c

0800a53c <_raise_r>:
 800a53c:	291f      	cmp	r1, #31
 800a53e:	b538      	push	{r3, r4, r5, lr}
 800a540:	4605      	mov	r5, r0
 800a542:	460c      	mov	r4, r1
 800a544:	d904      	bls.n	800a550 <_raise_r+0x14>
 800a546:	2316      	movs	r3, #22
 800a548:	6003      	str	r3, [r0, #0]
 800a54a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a54e:	bd38      	pop	{r3, r4, r5, pc}
 800a550:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a552:	b112      	cbz	r2, 800a55a <_raise_r+0x1e>
 800a554:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a558:	b94b      	cbnz	r3, 800a56e <_raise_r+0x32>
 800a55a:	4628      	mov	r0, r5
 800a55c:	f000 f830 	bl	800a5c0 <_getpid_r>
 800a560:	4622      	mov	r2, r4
 800a562:	4601      	mov	r1, r0
 800a564:	4628      	mov	r0, r5
 800a566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a56a:	f000 b817 	b.w	800a59c <_kill_r>
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d00a      	beq.n	800a588 <_raise_r+0x4c>
 800a572:	1c59      	adds	r1, r3, #1
 800a574:	d103      	bne.n	800a57e <_raise_r+0x42>
 800a576:	2316      	movs	r3, #22
 800a578:	6003      	str	r3, [r0, #0]
 800a57a:	2001      	movs	r0, #1
 800a57c:	e7e7      	b.n	800a54e <_raise_r+0x12>
 800a57e:	2100      	movs	r1, #0
 800a580:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a584:	4620      	mov	r0, r4
 800a586:	4798      	blx	r3
 800a588:	2000      	movs	r0, #0
 800a58a:	e7e0      	b.n	800a54e <_raise_r+0x12>

0800a58c <raise>:
 800a58c:	4b02      	ldr	r3, [pc, #8]	@ (800a598 <raise+0xc>)
 800a58e:	4601      	mov	r1, r0
 800a590:	6818      	ldr	r0, [r3, #0]
 800a592:	f7ff bfd3 	b.w	800a53c <_raise_r>
 800a596:	bf00      	nop
 800a598:	2000001c 	.word	0x2000001c

0800a59c <_kill_r>:
 800a59c:	b538      	push	{r3, r4, r5, lr}
 800a59e:	4d07      	ldr	r5, [pc, #28]	@ (800a5bc <_kill_r+0x20>)
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	4604      	mov	r4, r0
 800a5a4:	4608      	mov	r0, r1
 800a5a6:	4611      	mov	r1, r2
 800a5a8:	602b      	str	r3, [r5, #0]
 800a5aa:	f7f8 fd9d 	bl	80030e8 <_kill>
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	d102      	bne.n	800a5b8 <_kill_r+0x1c>
 800a5b2:	682b      	ldr	r3, [r5, #0]
 800a5b4:	b103      	cbz	r3, 800a5b8 <_kill_r+0x1c>
 800a5b6:	6023      	str	r3, [r4, #0]
 800a5b8:	bd38      	pop	{r3, r4, r5, pc}
 800a5ba:	bf00      	nop
 800a5bc:	20004514 	.word	0x20004514

0800a5c0 <_getpid_r>:
 800a5c0:	f7f8 bd8a 	b.w	80030d8 <_getpid>

0800a5c4 <__swhatbuf_r>:
 800a5c4:	b570      	push	{r4, r5, r6, lr}
 800a5c6:	460c      	mov	r4, r1
 800a5c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5cc:	2900      	cmp	r1, #0
 800a5ce:	b096      	sub	sp, #88	@ 0x58
 800a5d0:	4615      	mov	r5, r2
 800a5d2:	461e      	mov	r6, r3
 800a5d4:	da0d      	bge.n	800a5f2 <__swhatbuf_r+0x2e>
 800a5d6:	89a3      	ldrh	r3, [r4, #12]
 800a5d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a5dc:	f04f 0100 	mov.w	r1, #0
 800a5e0:	bf14      	ite	ne
 800a5e2:	2340      	movne	r3, #64	@ 0x40
 800a5e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	6031      	str	r1, [r6, #0]
 800a5ec:	602b      	str	r3, [r5, #0]
 800a5ee:	b016      	add	sp, #88	@ 0x58
 800a5f0:	bd70      	pop	{r4, r5, r6, pc}
 800a5f2:	466a      	mov	r2, sp
 800a5f4:	f000 f848 	bl	800a688 <_fstat_r>
 800a5f8:	2800      	cmp	r0, #0
 800a5fa:	dbec      	blt.n	800a5d6 <__swhatbuf_r+0x12>
 800a5fc:	9901      	ldr	r1, [sp, #4]
 800a5fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a602:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a606:	4259      	negs	r1, r3
 800a608:	4159      	adcs	r1, r3
 800a60a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a60e:	e7eb      	b.n	800a5e8 <__swhatbuf_r+0x24>

0800a610 <__smakebuf_r>:
 800a610:	898b      	ldrh	r3, [r1, #12]
 800a612:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a614:	079d      	lsls	r5, r3, #30
 800a616:	4606      	mov	r6, r0
 800a618:	460c      	mov	r4, r1
 800a61a:	d507      	bpl.n	800a62c <__smakebuf_r+0x1c>
 800a61c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a620:	6023      	str	r3, [r4, #0]
 800a622:	6123      	str	r3, [r4, #16]
 800a624:	2301      	movs	r3, #1
 800a626:	6163      	str	r3, [r4, #20]
 800a628:	b003      	add	sp, #12
 800a62a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a62c:	ab01      	add	r3, sp, #4
 800a62e:	466a      	mov	r2, sp
 800a630:	f7ff ffc8 	bl	800a5c4 <__swhatbuf_r>
 800a634:	9f00      	ldr	r7, [sp, #0]
 800a636:	4605      	mov	r5, r0
 800a638:	4639      	mov	r1, r7
 800a63a:	4630      	mov	r0, r6
 800a63c:	f7ff f874 	bl	8009728 <_malloc_r>
 800a640:	b948      	cbnz	r0, 800a656 <__smakebuf_r+0x46>
 800a642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a646:	059a      	lsls	r2, r3, #22
 800a648:	d4ee      	bmi.n	800a628 <__smakebuf_r+0x18>
 800a64a:	f023 0303 	bic.w	r3, r3, #3
 800a64e:	f043 0302 	orr.w	r3, r3, #2
 800a652:	81a3      	strh	r3, [r4, #12]
 800a654:	e7e2      	b.n	800a61c <__smakebuf_r+0xc>
 800a656:	89a3      	ldrh	r3, [r4, #12]
 800a658:	6020      	str	r0, [r4, #0]
 800a65a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a65e:	81a3      	strh	r3, [r4, #12]
 800a660:	9b01      	ldr	r3, [sp, #4]
 800a662:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a666:	b15b      	cbz	r3, 800a680 <__smakebuf_r+0x70>
 800a668:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a66c:	4630      	mov	r0, r6
 800a66e:	f000 f81d 	bl	800a6ac <_isatty_r>
 800a672:	b128      	cbz	r0, 800a680 <__smakebuf_r+0x70>
 800a674:	89a3      	ldrh	r3, [r4, #12]
 800a676:	f023 0303 	bic.w	r3, r3, #3
 800a67a:	f043 0301 	orr.w	r3, r3, #1
 800a67e:	81a3      	strh	r3, [r4, #12]
 800a680:	89a3      	ldrh	r3, [r4, #12]
 800a682:	431d      	orrs	r5, r3
 800a684:	81a5      	strh	r5, [r4, #12]
 800a686:	e7cf      	b.n	800a628 <__smakebuf_r+0x18>

0800a688 <_fstat_r>:
 800a688:	b538      	push	{r3, r4, r5, lr}
 800a68a:	4d07      	ldr	r5, [pc, #28]	@ (800a6a8 <_fstat_r+0x20>)
 800a68c:	2300      	movs	r3, #0
 800a68e:	4604      	mov	r4, r0
 800a690:	4608      	mov	r0, r1
 800a692:	4611      	mov	r1, r2
 800a694:	602b      	str	r3, [r5, #0]
 800a696:	f7f8 fd87 	bl	80031a8 <_fstat>
 800a69a:	1c43      	adds	r3, r0, #1
 800a69c:	d102      	bne.n	800a6a4 <_fstat_r+0x1c>
 800a69e:	682b      	ldr	r3, [r5, #0]
 800a6a0:	b103      	cbz	r3, 800a6a4 <_fstat_r+0x1c>
 800a6a2:	6023      	str	r3, [r4, #0]
 800a6a4:	bd38      	pop	{r3, r4, r5, pc}
 800a6a6:	bf00      	nop
 800a6a8:	20004514 	.word	0x20004514

0800a6ac <_isatty_r>:
 800a6ac:	b538      	push	{r3, r4, r5, lr}
 800a6ae:	4d06      	ldr	r5, [pc, #24]	@ (800a6c8 <_isatty_r+0x1c>)
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	4604      	mov	r4, r0
 800a6b4:	4608      	mov	r0, r1
 800a6b6:	602b      	str	r3, [r5, #0]
 800a6b8:	f7f8 fd86 	bl	80031c8 <_isatty>
 800a6bc:	1c43      	adds	r3, r0, #1
 800a6be:	d102      	bne.n	800a6c6 <_isatty_r+0x1a>
 800a6c0:	682b      	ldr	r3, [r5, #0]
 800a6c2:	b103      	cbz	r3, 800a6c6 <_isatty_r+0x1a>
 800a6c4:	6023      	str	r3, [r4, #0]
 800a6c6:	bd38      	pop	{r3, r4, r5, pc}
 800a6c8:	20004514 	.word	0x20004514

0800a6cc <pow>:
 800a6cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ce:	ed2d 8b02 	vpush	{d8}
 800a6d2:	eeb0 8a40 	vmov.f32	s16, s0
 800a6d6:	eef0 8a60 	vmov.f32	s17, s1
 800a6da:	ec55 4b11 	vmov	r4, r5, d1
 800a6de:	f000 f873 	bl	800a7c8 <__ieee754_pow>
 800a6e2:	4622      	mov	r2, r4
 800a6e4:	462b      	mov	r3, r5
 800a6e6:	4620      	mov	r0, r4
 800a6e8:	4629      	mov	r1, r5
 800a6ea:	ec57 6b10 	vmov	r6, r7, d0
 800a6ee:	f7f6 fa1d 	bl	8000b2c <__aeabi_dcmpun>
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	d13b      	bne.n	800a76e <pow+0xa2>
 800a6f6:	ec51 0b18 	vmov	r0, r1, d8
 800a6fa:	2200      	movs	r2, #0
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	f7f6 f9e3 	bl	8000ac8 <__aeabi_dcmpeq>
 800a702:	b1b8      	cbz	r0, 800a734 <pow+0x68>
 800a704:	2200      	movs	r2, #0
 800a706:	2300      	movs	r3, #0
 800a708:	4620      	mov	r0, r4
 800a70a:	4629      	mov	r1, r5
 800a70c:	f7f6 f9dc 	bl	8000ac8 <__aeabi_dcmpeq>
 800a710:	2800      	cmp	r0, #0
 800a712:	d146      	bne.n	800a7a2 <pow+0xd6>
 800a714:	ec45 4b10 	vmov	d0, r4, r5
 800a718:	f000 f848 	bl	800a7ac <finite>
 800a71c:	b338      	cbz	r0, 800a76e <pow+0xa2>
 800a71e:	2200      	movs	r2, #0
 800a720:	2300      	movs	r3, #0
 800a722:	4620      	mov	r0, r4
 800a724:	4629      	mov	r1, r5
 800a726:	f7f6 f9d9 	bl	8000adc <__aeabi_dcmplt>
 800a72a:	b300      	cbz	r0, 800a76e <pow+0xa2>
 800a72c:	f7fe f900 	bl	8008930 <__errno>
 800a730:	2322      	movs	r3, #34	@ 0x22
 800a732:	e01b      	b.n	800a76c <pow+0xa0>
 800a734:	ec47 6b10 	vmov	d0, r6, r7
 800a738:	f000 f838 	bl	800a7ac <finite>
 800a73c:	b9e0      	cbnz	r0, 800a778 <pow+0xac>
 800a73e:	eeb0 0a48 	vmov.f32	s0, s16
 800a742:	eef0 0a68 	vmov.f32	s1, s17
 800a746:	f000 f831 	bl	800a7ac <finite>
 800a74a:	b1a8      	cbz	r0, 800a778 <pow+0xac>
 800a74c:	ec45 4b10 	vmov	d0, r4, r5
 800a750:	f000 f82c 	bl	800a7ac <finite>
 800a754:	b180      	cbz	r0, 800a778 <pow+0xac>
 800a756:	4632      	mov	r2, r6
 800a758:	463b      	mov	r3, r7
 800a75a:	4630      	mov	r0, r6
 800a75c:	4639      	mov	r1, r7
 800a75e:	f7f6 f9e5 	bl	8000b2c <__aeabi_dcmpun>
 800a762:	2800      	cmp	r0, #0
 800a764:	d0e2      	beq.n	800a72c <pow+0x60>
 800a766:	f7fe f8e3 	bl	8008930 <__errno>
 800a76a:	2321      	movs	r3, #33	@ 0x21
 800a76c:	6003      	str	r3, [r0, #0]
 800a76e:	ecbd 8b02 	vpop	{d8}
 800a772:	ec47 6b10 	vmov	d0, r6, r7
 800a776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a778:	2200      	movs	r2, #0
 800a77a:	2300      	movs	r3, #0
 800a77c:	4630      	mov	r0, r6
 800a77e:	4639      	mov	r1, r7
 800a780:	f7f6 f9a2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a784:	2800      	cmp	r0, #0
 800a786:	d0f2      	beq.n	800a76e <pow+0xa2>
 800a788:	eeb0 0a48 	vmov.f32	s0, s16
 800a78c:	eef0 0a68 	vmov.f32	s1, s17
 800a790:	f000 f80c 	bl	800a7ac <finite>
 800a794:	2800      	cmp	r0, #0
 800a796:	d0ea      	beq.n	800a76e <pow+0xa2>
 800a798:	ec45 4b10 	vmov	d0, r4, r5
 800a79c:	f000 f806 	bl	800a7ac <finite>
 800a7a0:	e7c3      	b.n	800a72a <pow+0x5e>
 800a7a2:	4f01      	ldr	r7, [pc, #4]	@ (800a7a8 <pow+0xdc>)
 800a7a4:	2600      	movs	r6, #0
 800a7a6:	e7e2      	b.n	800a76e <pow+0xa2>
 800a7a8:	3ff00000 	.word	0x3ff00000

0800a7ac <finite>:
 800a7ac:	b082      	sub	sp, #8
 800a7ae:	ed8d 0b00 	vstr	d0, [sp]
 800a7b2:	9801      	ldr	r0, [sp, #4]
 800a7b4:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800a7b8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a7bc:	0fc0      	lsrs	r0, r0, #31
 800a7be:	b002      	add	sp, #8
 800a7c0:	4770      	bx	lr
 800a7c2:	0000      	movs	r0, r0
 800a7c4:	0000      	movs	r0, r0
	...

0800a7c8 <__ieee754_pow>:
 800a7c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7cc:	b091      	sub	sp, #68	@ 0x44
 800a7ce:	ed8d 1b00 	vstr	d1, [sp]
 800a7d2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a7d6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a7da:	ea5a 0001 	orrs.w	r0, sl, r1
 800a7de:	ec57 6b10 	vmov	r6, r7, d0
 800a7e2:	d113      	bne.n	800a80c <__ieee754_pow+0x44>
 800a7e4:	19b3      	adds	r3, r6, r6
 800a7e6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a7ea:	4152      	adcs	r2, r2
 800a7ec:	4298      	cmp	r0, r3
 800a7ee:	4b98      	ldr	r3, [pc, #608]	@ (800aa50 <__ieee754_pow+0x288>)
 800a7f0:	4193      	sbcs	r3, r2
 800a7f2:	f080 84ea 	bcs.w	800b1ca <__ieee754_pow+0xa02>
 800a7f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7fa:	4630      	mov	r0, r6
 800a7fc:	4639      	mov	r1, r7
 800a7fe:	f7f5 fd45 	bl	800028c <__adddf3>
 800a802:	ec41 0b10 	vmov	d0, r0, r1
 800a806:	b011      	add	sp, #68	@ 0x44
 800a808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a80c:	4a91      	ldr	r2, [pc, #580]	@ (800aa54 <__ieee754_pow+0x28c>)
 800a80e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a812:	4590      	cmp	r8, r2
 800a814:	463d      	mov	r5, r7
 800a816:	4633      	mov	r3, r6
 800a818:	d806      	bhi.n	800a828 <__ieee754_pow+0x60>
 800a81a:	d101      	bne.n	800a820 <__ieee754_pow+0x58>
 800a81c:	2e00      	cmp	r6, #0
 800a81e:	d1ea      	bne.n	800a7f6 <__ieee754_pow+0x2e>
 800a820:	4592      	cmp	sl, r2
 800a822:	d801      	bhi.n	800a828 <__ieee754_pow+0x60>
 800a824:	d10e      	bne.n	800a844 <__ieee754_pow+0x7c>
 800a826:	b169      	cbz	r1, 800a844 <__ieee754_pow+0x7c>
 800a828:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800a82c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800a830:	431d      	orrs	r5, r3
 800a832:	d1e0      	bne.n	800a7f6 <__ieee754_pow+0x2e>
 800a834:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a838:	18db      	adds	r3, r3, r3
 800a83a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a83e:	4152      	adcs	r2, r2
 800a840:	429d      	cmp	r5, r3
 800a842:	e7d4      	b.n	800a7ee <__ieee754_pow+0x26>
 800a844:	2d00      	cmp	r5, #0
 800a846:	46c3      	mov	fp, r8
 800a848:	da3a      	bge.n	800a8c0 <__ieee754_pow+0xf8>
 800a84a:	4a83      	ldr	r2, [pc, #524]	@ (800aa58 <__ieee754_pow+0x290>)
 800a84c:	4592      	cmp	sl, r2
 800a84e:	d84d      	bhi.n	800a8ec <__ieee754_pow+0x124>
 800a850:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a854:	4592      	cmp	sl, r2
 800a856:	f240 84c7 	bls.w	800b1e8 <__ieee754_pow+0xa20>
 800a85a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a85e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a862:	2a14      	cmp	r2, #20
 800a864:	dd0f      	ble.n	800a886 <__ieee754_pow+0xbe>
 800a866:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a86a:	fa21 f402 	lsr.w	r4, r1, r2
 800a86e:	fa04 f202 	lsl.w	r2, r4, r2
 800a872:	428a      	cmp	r2, r1
 800a874:	f040 84b8 	bne.w	800b1e8 <__ieee754_pow+0xa20>
 800a878:	f004 0401 	and.w	r4, r4, #1
 800a87c:	f1c4 0402 	rsb	r4, r4, #2
 800a880:	2900      	cmp	r1, #0
 800a882:	d158      	bne.n	800a936 <__ieee754_pow+0x16e>
 800a884:	e00e      	b.n	800a8a4 <__ieee754_pow+0xdc>
 800a886:	2900      	cmp	r1, #0
 800a888:	d154      	bne.n	800a934 <__ieee754_pow+0x16c>
 800a88a:	f1c2 0214 	rsb	r2, r2, #20
 800a88e:	fa4a f402 	asr.w	r4, sl, r2
 800a892:	fa04 f202 	lsl.w	r2, r4, r2
 800a896:	4552      	cmp	r2, sl
 800a898:	f040 84a3 	bne.w	800b1e2 <__ieee754_pow+0xa1a>
 800a89c:	f004 0401 	and.w	r4, r4, #1
 800a8a0:	f1c4 0402 	rsb	r4, r4, #2
 800a8a4:	4a6d      	ldr	r2, [pc, #436]	@ (800aa5c <__ieee754_pow+0x294>)
 800a8a6:	4592      	cmp	sl, r2
 800a8a8:	d12e      	bne.n	800a908 <__ieee754_pow+0x140>
 800a8aa:	f1b9 0f00 	cmp.w	r9, #0
 800a8ae:	f280 8494 	bge.w	800b1da <__ieee754_pow+0xa12>
 800a8b2:	496a      	ldr	r1, [pc, #424]	@ (800aa5c <__ieee754_pow+0x294>)
 800a8b4:	4632      	mov	r2, r6
 800a8b6:	463b      	mov	r3, r7
 800a8b8:	2000      	movs	r0, #0
 800a8ba:	f7f5 ffc7 	bl	800084c <__aeabi_ddiv>
 800a8be:	e7a0      	b.n	800a802 <__ieee754_pow+0x3a>
 800a8c0:	2400      	movs	r4, #0
 800a8c2:	bbc1      	cbnz	r1, 800a936 <__ieee754_pow+0x16e>
 800a8c4:	4a63      	ldr	r2, [pc, #396]	@ (800aa54 <__ieee754_pow+0x28c>)
 800a8c6:	4592      	cmp	sl, r2
 800a8c8:	d1ec      	bne.n	800a8a4 <__ieee754_pow+0xdc>
 800a8ca:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800a8ce:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800a8d2:	431a      	orrs	r2, r3
 800a8d4:	f000 8479 	beq.w	800b1ca <__ieee754_pow+0xa02>
 800a8d8:	4b61      	ldr	r3, [pc, #388]	@ (800aa60 <__ieee754_pow+0x298>)
 800a8da:	4598      	cmp	r8, r3
 800a8dc:	d908      	bls.n	800a8f0 <__ieee754_pow+0x128>
 800a8de:	f1b9 0f00 	cmp.w	r9, #0
 800a8e2:	f2c0 8476 	blt.w	800b1d2 <__ieee754_pow+0xa0a>
 800a8e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ea:	e78a      	b.n	800a802 <__ieee754_pow+0x3a>
 800a8ec:	2402      	movs	r4, #2
 800a8ee:	e7e8      	b.n	800a8c2 <__ieee754_pow+0xfa>
 800a8f0:	f1b9 0f00 	cmp.w	r9, #0
 800a8f4:	f04f 0000 	mov.w	r0, #0
 800a8f8:	f04f 0100 	mov.w	r1, #0
 800a8fc:	da81      	bge.n	800a802 <__ieee754_pow+0x3a>
 800a8fe:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a902:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a906:	e77c      	b.n	800a802 <__ieee754_pow+0x3a>
 800a908:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a90c:	d106      	bne.n	800a91c <__ieee754_pow+0x154>
 800a90e:	4632      	mov	r2, r6
 800a910:	463b      	mov	r3, r7
 800a912:	4630      	mov	r0, r6
 800a914:	4639      	mov	r1, r7
 800a916:	f7f5 fe6f 	bl	80005f8 <__aeabi_dmul>
 800a91a:	e772      	b.n	800a802 <__ieee754_pow+0x3a>
 800a91c:	4a51      	ldr	r2, [pc, #324]	@ (800aa64 <__ieee754_pow+0x29c>)
 800a91e:	4591      	cmp	r9, r2
 800a920:	d109      	bne.n	800a936 <__ieee754_pow+0x16e>
 800a922:	2d00      	cmp	r5, #0
 800a924:	db07      	blt.n	800a936 <__ieee754_pow+0x16e>
 800a926:	ec47 6b10 	vmov	d0, r6, r7
 800a92a:	b011      	add	sp, #68	@ 0x44
 800a92c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a930:	f000 bd52 	b.w	800b3d8 <__ieee754_sqrt>
 800a934:	2400      	movs	r4, #0
 800a936:	ec47 6b10 	vmov	d0, r6, r7
 800a93a:	9302      	str	r3, [sp, #8]
 800a93c:	f000 fc88 	bl	800b250 <fabs>
 800a940:	9b02      	ldr	r3, [sp, #8]
 800a942:	ec51 0b10 	vmov	r0, r1, d0
 800a946:	bb53      	cbnz	r3, 800a99e <__ieee754_pow+0x1d6>
 800a948:	4b44      	ldr	r3, [pc, #272]	@ (800aa5c <__ieee754_pow+0x294>)
 800a94a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800a94e:	429a      	cmp	r2, r3
 800a950:	d002      	beq.n	800a958 <__ieee754_pow+0x190>
 800a952:	f1b8 0f00 	cmp.w	r8, #0
 800a956:	d122      	bne.n	800a99e <__ieee754_pow+0x1d6>
 800a958:	f1b9 0f00 	cmp.w	r9, #0
 800a95c:	da05      	bge.n	800a96a <__ieee754_pow+0x1a2>
 800a95e:	4602      	mov	r2, r0
 800a960:	460b      	mov	r3, r1
 800a962:	2000      	movs	r0, #0
 800a964:	493d      	ldr	r1, [pc, #244]	@ (800aa5c <__ieee754_pow+0x294>)
 800a966:	f7f5 ff71 	bl	800084c <__aeabi_ddiv>
 800a96a:	2d00      	cmp	r5, #0
 800a96c:	f6bf af49 	bge.w	800a802 <__ieee754_pow+0x3a>
 800a970:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a974:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a978:	ea58 0804 	orrs.w	r8, r8, r4
 800a97c:	d108      	bne.n	800a990 <__ieee754_pow+0x1c8>
 800a97e:	4602      	mov	r2, r0
 800a980:	460b      	mov	r3, r1
 800a982:	4610      	mov	r0, r2
 800a984:	4619      	mov	r1, r3
 800a986:	f7f5 fc7f 	bl	8000288 <__aeabi_dsub>
 800a98a:	4602      	mov	r2, r0
 800a98c:	460b      	mov	r3, r1
 800a98e:	e794      	b.n	800a8ba <__ieee754_pow+0xf2>
 800a990:	2c01      	cmp	r4, #1
 800a992:	f47f af36 	bne.w	800a802 <__ieee754_pow+0x3a>
 800a996:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a99a:	4619      	mov	r1, r3
 800a99c:	e731      	b.n	800a802 <__ieee754_pow+0x3a>
 800a99e:	0feb      	lsrs	r3, r5, #31
 800a9a0:	3b01      	subs	r3, #1
 800a9a2:	ea53 0204 	orrs.w	r2, r3, r4
 800a9a6:	d102      	bne.n	800a9ae <__ieee754_pow+0x1e6>
 800a9a8:	4632      	mov	r2, r6
 800a9aa:	463b      	mov	r3, r7
 800a9ac:	e7e9      	b.n	800a982 <__ieee754_pow+0x1ba>
 800a9ae:	3c01      	subs	r4, #1
 800a9b0:	431c      	orrs	r4, r3
 800a9b2:	d016      	beq.n	800a9e2 <__ieee754_pow+0x21a>
 800a9b4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800aa40 <__ieee754_pow+0x278>
 800a9b8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a9bc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a9c0:	f240 8112 	bls.w	800abe8 <__ieee754_pow+0x420>
 800a9c4:	4b28      	ldr	r3, [pc, #160]	@ (800aa68 <__ieee754_pow+0x2a0>)
 800a9c6:	459a      	cmp	sl, r3
 800a9c8:	4b25      	ldr	r3, [pc, #148]	@ (800aa60 <__ieee754_pow+0x298>)
 800a9ca:	d916      	bls.n	800a9fa <__ieee754_pow+0x232>
 800a9cc:	4598      	cmp	r8, r3
 800a9ce:	d80b      	bhi.n	800a9e8 <__ieee754_pow+0x220>
 800a9d0:	f1b9 0f00 	cmp.w	r9, #0
 800a9d4:	da0b      	bge.n	800a9ee <__ieee754_pow+0x226>
 800a9d6:	2000      	movs	r0, #0
 800a9d8:	b011      	add	sp, #68	@ 0x44
 800a9da:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9de:	f000 bcf3 	b.w	800b3c8 <__math_oflow>
 800a9e2:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800aa48 <__ieee754_pow+0x280>
 800a9e6:	e7e7      	b.n	800a9b8 <__ieee754_pow+0x1f0>
 800a9e8:	f1b9 0f00 	cmp.w	r9, #0
 800a9ec:	dcf3      	bgt.n	800a9d6 <__ieee754_pow+0x20e>
 800a9ee:	2000      	movs	r0, #0
 800a9f0:	b011      	add	sp, #68	@ 0x44
 800a9f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f6:	f000 bcdf 	b.w	800b3b8 <__math_uflow>
 800a9fa:	4598      	cmp	r8, r3
 800a9fc:	d20c      	bcs.n	800aa18 <__ieee754_pow+0x250>
 800a9fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa02:	2200      	movs	r2, #0
 800aa04:	2300      	movs	r3, #0
 800aa06:	f7f6 f869 	bl	8000adc <__aeabi_dcmplt>
 800aa0a:	3800      	subs	r0, #0
 800aa0c:	bf18      	it	ne
 800aa0e:	2001      	movne	r0, #1
 800aa10:	f1b9 0f00 	cmp.w	r9, #0
 800aa14:	daec      	bge.n	800a9f0 <__ieee754_pow+0x228>
 800aa16:	e7df      	b.n	800a9d8 <__ieee754_pow+0x210>
 800aa18:	4b10      	ldr	r3, [pc, #64]	@ (800aa5c <__ieee754_pow+0x294>)
 800aa1a:	4598      	cmp	r8, r3
 800aa1c:	f04f 0200 	mov.w	r2, #0
 800aa20:	d924      	bls.n	800aa6c <__ieee754_pow+0x2a4>
 800aa22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa26:	2300      	movs	r3, #0
 800aa28:	f7f6 f858 	bl	8000adc <__aeabi_dcmplt>
 800aa2c:	3800      	subs	r0, #0
 800aa2e:	bf18      	it	ne
 800aa30:	2001      	movne	r0, #1
 800aa32:	f1b9 0f00 	cmp.w	r9, #0
 800aa36:	dccf      	bgt.n	800a9d8 <__ieee754_pow+0x210>
 800aa38:	e7da      	b.n	800a9f0 <__ieee754_pow+0x228>
 800aa3a:	bf00      	nop
 800aa3c:	f3af 8000 	nop.w
 800aa40:	00000000 	.word	0x00000000
 800aa44:	3ff00000 	.word	0x3ff00000
 800aa48:	00000000 	.word	0x00000000
 800aa4c:	bff00000 	.word	0xbff00000
 800aa50:	fff00000 	.word	0xfff00000
 800aa54:	7ff00000 	.word	0x7ff00000
 800aa58:	433fffff 	.word	0x433fffff
 800aa5c:	3ff00000 	.word	0x3ff00000
 800aa60:	3fefffff 	.word	0x3fefffff
 800aa64:	3fe00000 	.word	0x3fe00000
 800aa68:	43f00000 	.word	0x43f00000
 800aa6c:	4b5a      	ldr	r3, [pc, #360]	@ (800abd8 <__ieee754_pow+0x410>)
 800aa6e:	f7f5 fc0b 	bl	8000288 <__aeabi_dsub>
 800aa72:	a351      	add	r3, pc, #324	@ (adr r3, 800abb8 <__ieee754_pow+0x3f0>)
 800aa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa78:	4604      	mov	r4, r0
 800aa7a:	460d      	mov	r5, r1
 800aa7c:	f7f5 fdbc 	bl	80005f8 <__aeabi_dmul>
 800aa80:	a34f      	add	r3, pc, #316	@ (adr r3, 800abc0 <__ieee754_pow+0x3f8>)
 800aa82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa86:	4606      	mov	r6, r0
 800aa88:	460f      	mov	r7, r1
 800aa8a:	4620      	mov	r0, r4
 800aa8c:	4629      	mov	r1, r5
 800aa8e:	f7f5 fdb3 	bl	80005f8 <__aeabi_dmul>
 800aa92:	4b52      	ldr	r3, [pc, #328]	@ (800abdc <__ieee754_pow+0x414>)
 800aa94:	4682      	mov	sl, r0
 800aa96:	468b      	mov	fp, r1
 800aa98:	2200      	movs	r2, #0
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	4629      	mov	r1, r5
 800aa9e:	f7f5 fdab 	bl	80005f8 <__aeabi_dmul>
 800aaa2:	4602      	mov	r2, r0
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	a148      	add	r1, pc, #288	@ (adr r1, 800abc8 <__ieee754_pow+0x400>)
 800aaa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aaac:	f7f5 fbec 	bl	8000288 <__aeabi_dsub>
 800aab0:	4622      	mov	r2, r4
 800aab2:	462b      	mov	r3, r5
 800aab4:	f7f5 fda0 	bl	80005f8 <__aeabi_dmul>
 800aab8:	4602      	mov	r2, r0
 800aaba:	460b      	mov	r3, r1
 800aabc:	2000      	movs	r0, #0
 800aabe:	4948      	ldr	r1, [pc, #288]	@ (800abe0 <__ieee754_pow+0x418>)
 800aac0:	f7f5 fbe2 	bl	8000288 <__aeabi_dsub>
 800aac4:	4622      	mov	r2, r4
 800aac6:	4680      	mov	r8, r0
 800aac8:	4689      	mov	r9, r1
 800aaca:	462b      	mov	r3, r5
 800aacc:	4620      	mov	r0, r4
 800aace:	4629      	mov	r1, r5
 800aad0:	f7f5 fd92 	bl	80005f8 <__aeabi_dmul>
 800aad4:	4602      	mov	r2, r0
 800aad6:	460b      	mov	r3, r1
 800aad8:	4640      	mov	r0, r8
 800aada:	4649      	mov	r1, r9
 800aadc:	f7f5 fd8c 	bl	80005f8 <__aeabi_dmul>
 800aae0:	a33b      	add	r3, pc, #236	@ (adr r3, 800abd0 <__ieee754_pow+0x408>)
 800aae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae6:	f7f5 fd87 	bl	80005f8 <__aeabi_dmul>
 800aaea:	4602      	mov	r2, r0
 800aaec:	460b      	mov	r3, r1
 800aaee:	4650      	mov	r0, sl
 800aaf0:	4659      	mov	r1, fp
 800aaf2:	f7f5 fbc9 	bl	8000288 <__aeabi_dsub>
 800aaf6:	4602      	mov	r2, r0
 800aaf8:	460b      	mov	r3, r1
 800aafa:	4680      	mov	r8, r0
 800aafc:	4689      	mov	r9, r1
 800aafe:	4630      	mov	r0, r6
 800ab00:	4639      	mov	r1, r7
 800ab02:	f7f5 fbc3 	bl	800028c <__adddf3>
 800ab06:	2400      	movs	r4, #0
 800ab08:	4632      	mov	r2, r6
 800ab0a:	463b      	mov	r3, r7
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	460d      	mov	r5, r1
 800ab10:	f7f5 fbba 	bl	8000288 <__aeabi_dsub>
 800ab14:	4602      	mov	r2, r0
 800ab16:	460b      	mov	r3, r1
 800ab18:	4640      	mov	r0, r8
 800ab1a:	4649      	mov	r1, r9
 800ab1c:	f7f5 fbb4 	bl	8000288 <__aeabi_dsub>
 800ab20:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab24:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab28:	2300      	movs	r3, #0
 800ab2a:	9304      	str	r3, [sp, #16]
 800ab2c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ab30:	4606      	mov	r6, r0
 800ab32:	460f      	mov	r7, r1
 800ab34:	4652      	mov	r2, sl
 800ab36:	465b      	mov	r3, fp
 800ab38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab3c:	f7f5 fba4 	bl	8000288 <__aeabi_dsub>
 800ab40:	4622      	mov	r2, r4
 800ab42:	462b      	mov	r3, r5
 800ab44:	f7f5 fd58 	bl	80005f8 <__aeabi_dmul>
 800ab48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ab4c:	4680      	mov	r8, r0
 800ab4e:	4689      	mov	r9, r1
 800ab50:	4630      	mov	r0, r6
 800ab52:	4639      	mov	r1, r7
 800ab54:	f7f5 fd50 	bl	80005f8 <__aeabi_dmul>
 800ab58:	4602      	mov	r2, r0
 800ab5a:	460b      	mov	r3, r1
 800ab5c:	4640      	mov	r0, r8
 800ab5e:	4649      	mov	r1, r9
 800ab60:	f7f5 fb94 	bl	800028c <__adddf3>
 800ab64:	4652      	mov	r2, sl
 800ab66:	465b      	mov	r3, fp
 800ab68:	4606      	mov	r6, r0
 800ab6a:	460f      	mov	r7, r1
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	4629      	mov	r1, r5
 800ab70:	f7f5 fd42 	bl	80005f8 <__aeabi_dmul>
 800ab74:	460b      	mov	r3, r1
 800ab76:	4602      	mov	r2, r0
 800ab78:	4680      	mov	r8, r0
 800ab7a:	4689      	mov	r9, r1
 800ab7c:	4630      	mov	r0, r6
 800ab7e:	4639      	mov	r1, r7
 800ab80:	f7f5 fb84 	bl	800028c <__adddf3>
 800ab84:	4b17      	ldr	r3, [pc, #92]	@ (800abe4 <__ieee754_pow+0x41c>)
 800ab86:	4299      	cmp	r1, r3
 800ab88:	4604      	mov	r4, r0
 800ab8a:	460d      	mov	r5, r1
 800ab8c:	468a      	mov	sl, r1
 800ab8e:	468b      	mov	fp, r1
 800ab90:	f340 82ef 	ble.w	800b172 <__ieee754_pow+0x9aa>
 800ab94:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800ab98:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800ab9c:	4303      	orrs	r3, r0
 800ab9e:	f000 81e8 	beq.w	800af72 <__ieee754_pow+0x7aa>
 800aba2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aba6:	2200      	movs	r2, #0
 800aba8:	2300      	movs	r3, #0
 800abaa:	f7f5 ff97 	bl	8000adc <__aeabi_dcmplt>
 800abae:	3800      	subs	r0, #0
 800abb0:	bf18      	it	ne
 800abb2:	2001      	movne	r0, #1
 800abb4:	e710      	b.n	800a9d8 <__ieee754_pow+0x210>
 800abb6:	bf00      	nop
 800abb8:	60000000 	.word	0x60000000
 800abbc:	3ff71547 	.word	0x3ff71547
 800abc0:	f85ddf44 	.word	0xf85ddf44
 800abc4:	3e54ae0b 	.word	0x3e54ae0b
 800abc8:	55555555 	.word	0x55555555
 800abcc:	3fd55555 	.word	0x3fd55555
 800abd0:	652b82fe 	.word	0x652b82fe
 800abd4:	3ff71547 	.word	0x3ff71547
 800abd8:	3ff00000 	.word	0x3ff00000
 800abdc:	3fd00000 	.word	0x3fd00000
 800abe0:	3fe00000 	.word	0x3fe00000
 800abe4:	408fffff 	.word	0x408fffff
 800abe8:	4bd5      	ldr	r3, [pc, #852]	@ (800af40 <__ieee754_pow+0x778>)
 800abea:	402b      	ands	r3, r5
 800abec:	2200      	movs	r2, #0
 800abee:	b92b      	cbnz	r3, 800abfc <__ieee754_pow+0x434>
 800abf0:	4bd4      	ldr	r3, [pc, #848]	@ (800af44 <__ieee754_pow+0x77c>)
 800abf2:	f7f5 fd01 	bl	80005f8 <__aeabi_dmul>
 800abf6:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800abfa:	468b      	mov	fp, r1
 800abfc:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ac00:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ac04:	4413      	add	r3, r2
 800ac06:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac08:	4bcf      	ldr	r3, [pc, #828]	@ (800af48 <__ieee754_pow+0x780>)
 800ac0a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ac0e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ac12:	459b      	cmp	fp, r3
 800ac14:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ac18:	dd08      	ble.n	800ac2c <__ieee754_pow+0x464>
 800ac1a:	4bcc      	ldr	r3, [pc, #816]	@ (800af4c <__ieee754_pow+0x784>)
 800ac1c:	459b      	cmp	fp, r3
 800ac1e:	f340 81a5 	ble.w	800af6c <__ieee754_pow+0x7a4>
 800ac22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac24:	3301      	adds	r3, #1
 800ac26:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac28:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800ac2c:	f04f 0a00 	mov.w	sl, #0
 800ac30:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ac34:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac36:	4bc6      	ldr	r3, [pc, #792]	@ (800af50 <__ieee754_pow+0x788>)
 800ac38:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ac3c:	ed93 7b00 	vldr	d7, [r3]
 800ac40:	4629      	mov	r1, r5
 800ac42:	ec53 2b17 	vmov	r2, r3, d7
 800ac46:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ac4a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ac4e:	f7f5 fb1b 	bl	8000288 <__aeabi_dsub>
 800ac52:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ac56:	4606      	mov	r6, r0
 800ac58:	460f      	mov	r7, r1
 800ac5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ac5e:	f7f5 fb15 	bl	800028c <__adddf3>
 800ac62:	4602      	mov	r2, r0
 800ac64:	460b      	mov	r3, r1
 800ac66:	2000      	movs	r0, #0
 800ac68:	49ba      	ldr	r1, [pc, #744]	@ (800af54 <__ieee754_pow+0x78c>)
 800ac6a:	f7f5 fdef 	bl	800084c <__aeabi_ddiv>
 800ac6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800ac72:	4602      	mov	r2, r0
 800ac74:	460b      	mov	r3, r1
 800ac76:	4630      	mov	r0, r6
 800ac78:	4639      	mov	r1, r7
 800ac7a:	f7f5 fcbd 	bl	80005f8 <__aeabi_dmul>
 800ac7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ac82:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800ac86:	106d      	asrs	r5, r5, #1
 800ac88:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800ac8c:	f04f 0b00 	mov.w	fp, #0
 800ac90:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800ac94:	4661      	mov	r1, ip
 800ac96:	2200      	movs	r2, #0
 800ac98:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800ac9c:	4658      	mov	r0, fp
 800ac9e:	46e1      	mov	r9, ip
 800aca0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800aca4:	4614      	mov	r4, r2
 800aca6:	461d      	mov	r5, r3
 800aca8:	f7f5 fca6 	bl	80005f8 <__aeabi_dmul>
 800acac:	4602      	mov	r2, r0
 800acae:	460b      	mov	r3, r1
 800acb0:	4630      	mov	r0, r6
 800acb2:	4639      	mov	r1, r7
 800acb4:	f7f5 fae8 	bl	8000288 <__aeabi_dsub>
 800acb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800acbc:	4606      	mov	r6, r0
 800acbe:	460f      	mov	r7, r1
 800acc0:	4620      	mov	r0, r4
 800acc2:	4629      	mov	r1, r5
 800acc4:	f7f5 fae0 	bl	8000288 <__aeabi_dsub>
 800acc8:	4602      	mov	r2, r0
 800acca:	460b      	mov	r3, r1
 800accc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800acd0:	f7f5 fada 	bl	8000288 <__aeabi_dsub>
 800acd4:	465a      	mov	r2, fp
 800acd6:	464b      	mov	r3, r9
 800acd8:	f7f5 fc8e 	bl	80005f8 <__aeabi_dmul>
 800acdc:	4602      	mov	r2, r0
 800acde:	460b      	mov	r3, r1
 800ace0:	4630      	mov	r0, r6
 800ace2:	4639      	mov	r1, r7
 800ace4:	f7f5 fad0 	bl	8000288 <__aeabi_dsub>
 800ace8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800acec:	f7f5 fc84 	bl	80005f8 <__aeabi_dmul>
 800acf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800acf8:	4610      	mov	r0, r2
 800acfa:	4619      	mov	r1, r3
 800acfc:	f7f5 fc7c 	bl	80005f8 <__aeabi_dmul>
 800ad00:	a37d      	add	r3, pc, #500	@ (adr r3, 800aef8 <__ieee754_pow+0x730>)
 800ad02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad06:	4604      	mov	r4, r0
 800ad08:	460d      	mov	r5, r1
 800ad0a:	f7f5 fc75 	bl	80005f8 <__aeabi_dmul>
 800ad0e:	a37c      	add	r3, pc, #496	@ (adr r3, 800af00 <__ieee754_pow+0x738>)
 800ad10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad14:	f7f5 faba 	bl	800028c <__adddf3>
 800ad18:	4622      	mov	r2, r4
 800ad1a:	462b      	mov	r3, r5
 800ad1c:	f7f5 fc6c 	bl	80005f8 <__aeabi_dmul>
 800ad20:	a379      	add	r3, pc, #484	@ (adr r3, 800af08 <__ieee754_pow+0x740>)
 800ad22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad26:	f7f5 fab1 	bl	800028c <__adddf3>
 800ad2a:	4622      	mov	r2, r4
 800ad2c:	462b      	mov	r3, r5
 800ad2e:	f7f5 fc63 	bl	80005f8 <__aeabi_dmul>
 800ad32:	a377      	add	r3, pc, #476	@ (adr r3, 800af10 <__ieee754_pow+0x748>)
 800ad34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad38:	f7f5 faa8 	bl	800028c <__adddf3>
 800ad3c:	4622      	mov	r2, r4
 800ad3e:	462b      	mov	r3, r5
 800ad40:	f7f5 fc5a 	bl	80005f8 <__aeabi_dmul>
 800ad44:	a374      	add	r3, pc, #464	@ (adr r3, 800af18 <__ieee754_pow+0x750>)
 800ad46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad4a:	f7f5 fa9f 	bl	800028c <__adddf3>
 800ad4e:	4622      	mov	r2, r4
 800ad50:	462b      	mov	r3, r5
 800ad52:	f7f5 fc51 	bl	80005f8 <__aeabi_dmul>
 800ad56:	a372      	add	r3, pc, #456	@ (adr r3, 800af20 <__ieee754_pow+0x758>)
 800ad58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad5c:	f7f5 fa96 	bl	800028c <__adddf3>
 800ad60:	4622      	mov	r2, r4
 800ad62:	4606      	mov	r6, r0
 800ad64:	460f      	mov	r7, r1
 800ad66:	462b      	mov	r3, r5
 800ad68:	4620      	mov	r0, r4
 800ad6a:	4629      	mov	r1, r5
 800ad6c:	f7f5 fc44 	bl	80005f8 <__aeabi_dmul>
 800ad70:	4602      	mov	r2, r0
 800ad72:	460b      	mov	r3, r1
 800ad74:	4630      	mov	r0, r6
 800ad76:	4639      	mov	r1, r7
 800ad78:	f7f5 fc3e 	bl	80005f8 <__aeabi_dmul>
 800ad7c:	465a      	mov	r2, fp
 800ad7e:	4604      	mov	r4, r0
 800ad80:	460d      	mov	r5, r1
 800ad82:	464b      	mov	r3, r9
 800ad84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad88:	f7f5 fa80 	bl	800028c <__adddf3>
 800ad8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad90:	f7f5 fc32 	bl	80005f8 <__aeabi_dmul>
 800ad94:	4622      	mov	r2, r4
 800ad96:	462b      	mov	r3, r5
 800ad98:	f7f5 fa78 	bl	800028c <__adddf3>
 800ad9c:	465a      	mov	r2, fp
 800ad9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ada2:	464b      	mov	r3, r9
 800ada4:	4658      	mov	r0, fp
 800ada6:	4649      	mov	r1, r9
 800ada8:	f7f5 fc26 	bl	80005f8 <__aeabi_dmul>
 800adac:	4b6a      	ldr	r3, [pc, #424]	@ (800af58 <__ieee754_pow+0x790>)
 800adae:	2200      	movs	r2, #0
 800adb0:	4606      	mov	r6, r0
 800adb2:	460f      	mov	r7, r1
 800adb4:	f7f5 fa6a 	bl	800028c <__adddf3>
 800adb8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800adbc:	f7f5 fa66 	bl	800028c <__adddf3>
 800adc0:	46d8      	mov	r8, fp
 800adc2:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800adc6:	460d      	mov	r5, r1
 800adc8:	465a      	mov	r2, fp
 800adca:	460b      	mov	r3, r1
 800adcc:	4640      	mov	r0, r8
 800adce:	4649      	mov	r1, r9
 800add0:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800add4:	f7f5 fc10 	bl	80005f8 <__aeabi_dmul>
 800add8:	465c      	mov	r4, fp
 800adda:	4680      	mov	r8, r0
 800addc:	4689      	mov	r9, r1
 800adde:	4b5e      	ldr	r3, [pc, #376]	@ (800af58 <__ieee754_pow+0x790>)
 800ade0:	2200      	movs	r2, #0
 800ade2:	4620      	mov	r0, r4
 800ade4:	4629      	mov	r1, r5
 800ade6:	f7f5 fa4f 	bl	8000288 <__aeabi_dsub>
 800adea:	4632      	mov	r2, r6
 800adec:	463b      	mov	r3, r7
 800adee:	f7f5 fa4b 	bl	8000288 <__aeabi_dsub>
 800adf2:	4602      	mov	r2, r0
 800adf4:	460b      	mov	r3, r1
 800adf6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800adfa:	f7f5 fa45 	bl	8000288 <__aeabi_dsub>
 800adfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae02:	f7f5 fbf9 	bl	80005f8 <__aeabi_dmul>
 800ae06:	4622      	mov	r2, r4
 800ae08:	4606      	mov	r6, r0
 800ae0a:	460f      	mov	r7, r1
 800ae0c:	462b      	mov	r3, r5
 800ae0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ae12:	f7f5 fbf1 	bl	80005f8 <__aeabi_dmul>
 800ae16:	4602      	mov	r2, r0
 800ae18:	460b      	mov	r3, r1
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	f7f5 fa35 	bl	800028c <__adddf3>
 800ae22:	4606      	mov	r6, r0
 800ae24:	460f      	mov	r7, r1
 800ae26:	4602      	mov	r2, r0
 800ae28:	460b      	mov	r3, r1
 800ae2a:	4640      	mov	r0, r8
 800ae2c:	4649      	mov	r1, r9
 800ae2e:	f7f5 fa2d 	bl	800028c <__adddf3>
 800ae32:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800ae36:	a33c      	add	r3, pc, #240	@ (adr r3, 800af28 <__ieee754_pow+0x760>)
 800ae38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae3c:	4658      	mov	r0, fp
 800ae3e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800ae42:	460d      	mov	r5, r1
 800ae44:	f7f5 fbd8 	bl	80005f8 <__aeabi_dmul>
 800ae48:	465c      	mov	r4, fp
 800ae4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ae4e:	4642      	mov	r2, r8
 800ae50:	464b      	mov	r3, r9
 800ae52:	4620      	mov	r0, r4
 800ae54:	4629      	mov	r1, r5
 800ae56:	f7f5 fa17 	bl	8000288 <__aeabi_dsub>
 800ae5a:	4602      	mov	r2, r0
 800ae5c:	460b      	mov	r3, r1
 800ae5e:	4630      	mov	r0, r6
 800ae60:	4639      	mov	r1, r7
 800ae62:	f7f5 fa11 	bl	8000288 <__aeabi_dsub>
 800ae66:	a332      	add	r3, pc, #200	@ (adr r3, 800af30 <__ieee754_pow+0x768>)
 800ae68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae6c:	f7f5 fbc4 	bl	80005f8 <__aeabi_dmul>
 800ae70:	a331      	add	r3, pc, #196	@ (adr r3, 800af38 <__ieee754_pow+0x770>)
 800ae72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae76:	4606      	mov	r6, r0
 800ae78:	460f      	mov	r7, r1
 800ae7a:	4620      	mov	r0, r4
 800ae7c:	4629      	mov	r1, r5
 800ae7e:	f7f5 fbbb 	bl	80005f8 <__aeabi_dmul>
 800ae82:	4602      	mov	r2, r0
 800ae84:	460b      	mov	r3, r1
 800ae86:	4630      	mov	r0, r6
 800ae88:	4639      	mov	r1, r7
 800ae8a:	f7f5 f9ff 	bl	800028c <__adddf3>
 800ae8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ae90:	4b32      	ldr	r3, [pc, #200]	@ (800af5c <__ieee754_pow+0x794>)
 800ae92:	4413      	add	r3, r2
 800ae94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae98:	f7f5 f9f8 	bl	800028c <__adddf3>
 800ae9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800aea0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800aea2:	f7f5 fb3f 	bl	8000524 <__aeabi_i2d>
 800aea6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800aea8:	4b2d      	ldr	r3, [pc, #180]	@ (800af60 <__ieee754_pow+0x798>)
 800aeaa:	4413      	add	r3, r2
 800aeac:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aeb0:	4606      	mov	r6, r0
 800aeb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aeb6:	460f      	mov	r7, r1
 800aeb8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aebc:	f7f5 f9e6 	bl	800028c <__adddf3>
 800aec0:	4642      	mov	r2, r8
 800aec2:	464b      	mov	r3, r9
 800aec4:	f7f5 f9e2 	bl	800028c <__adddf3>
 800aec8:	4632      	mov	r2, r6
 800aeca:	463b      	mov	r3, r7
 800aecc:	f7f5 f9de 	bl	800028c <__adddf3>
 800aed0:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800aed4:	4632      	mov	r2, r6
 800aed6:	463b      	mov	r3, r7
 800aed8:	4658      	mov	r0, fp
 800aeda:	460d      	mov	r5, r1
 800aedc:	f7f5 f9d4 	bl	8000288 <__aeabi_dsub>
 800aee0:	4642      	mov	r2, r8
 800aee2:	464b      	mov	r3, r9
 800aee4:	f7f5 f9d0 	bl	8000288 <__aeabi_dsub>
 800aee8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aeec:	f7f5 f9cc 	bl	8000288 <__aeabi_dsub>
 800aef0:	465c      	mov	r4, fp
 800aef2:	4602      	mov	r2, r0
 800aef4:	e036      	b.n	800af64 <__ieee754_pow+0x79c>
 800aef6:	bf00      	nop
 800aef8:	4a454eef 	.word	0x4a454eef
 800aefc:	3fca7e28 	.word	0x3fca7e28
 800af00:	93c9db65 	.word	0x93c9db65
 800af04:	3fcd864a 	.word	0x3fcd864a
 800af08:	a91d4101 	.word	0xa91d4101
 800af0c:	3fd17460 	.word	0x3fd17460
 800af10:	518f264d 	.word	0x518f264d
 800af14:	3fd55555 	.word	0x3fd55555
 800af18:	db6fabff 	.word	0xdb6fabff
 800af1c:	3fdb6db6 	.word	0x3fdb6db6
 800af20:	33333303 	.word	0x33333303
 800af24:	3fe33333 	.word	0x3fe33333
 800af28:	e0000000 	.word	0xe0000000
 800af2c:	3feec709 	.word	0x3feec709
 800af30:	dc3a03fd 	.word	0xdc3a03fd
 800af34:	3feec709 	.word	0x3feec709
 800af38:	145b01f5 	.word	0x145b01f5
 800af3c:	be3e2fe0 	.word	0xbe3e2fe0
 800af40:	7ff00000 	.word	0x7ff00000
 800af44:	43400000 	.word	0x43400000
 800af48:	0003988e 	.word	0x0003988e
 800af4c:	000bb679 	.word	0x000bb679
 800af50:	0800ba40 	.word	0x0800ba40
 800af54:	3ff00000 	.word	0x3ff00000
 800af58:	40080000 	.word	0x40080000
 800af5c:	0800ba20 	.word	0x0800ba20
 800af60:	0800ba30 	.word	0x0800ba30
 800af64:	460b      	mov	r3, r1
 800af66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af6a:	e5d7      	b.n	800ab1c <__ieee754_pow+0x354>
 800af6c:	f04f 0a01 	mov.w	sl, #1
 800af70:	e65e      	b.n	800ac30 <__ieee754_pow+0x468>
 800af72:	a3b4      	add	r3, pc, #720	@ (adr r3, 800b244 <__ieee754_pow+0xa7c>)
 800af74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af78:	4630      	mov	r0, r6
 800af7a:	4639      	mov	r1, r7
 800af7c:	f7f5 f986 	bl	800028c <__adddf3>
 800af80:	4642      	mov	r2, r8
 800af82:	e9cd 0100 	strd	r0, r1, [sp]
 800af86:	464b      	mov	r3, r9
 800af88:	4620      	mov	r0, r4
 800af8a:	4629      	mov	r1, r5
 800af8c:	f7f5 f97c 	bl	8000288 <__aeabi_dsub>
 800af90:	4602      	mov	r2, r0
 800af92:	460b      	mov	r3, r1
 800af94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800af98:	f7f5 fdbe 	bl	8000b18 <__aeabi_dcmpgt>
 800af9c:	2800      	cmp	r0, #0
 800af9e:	f47f ae00 	bne.w	800aba2 <__ieee754_pow+0x3da>
 800afa2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800afa6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800afaa:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800afae:	fa43 fa0a 	asr.w	sl, r3, sl
 800afb2:	44da      	add	sl, fp
 800afb4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800afb8:	489d      	ldr	r0, [pc, #628]	@ (800b230 <__ieee754_pow+0xa68>)
 800afba:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800afbe:	4108      	asrs	r0, r1
 800afc0:	ea00 030a 	and.w	r3, r0, sl
 800afc4:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800afc8:	f1c1 0114 	rsb	r1, r1, #20
 800afcc:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800afd0:	fa4a fa01 	asr.w	sl, sl, r1
 800afd4:	f1bb 0f00 	cmp.w	fp, #0
 800afd8:	4640      	mov	r0, r8
 800afda:	4649      	mov	r1, r9
 800afdc:	f04f 0200 	mov.w	r2, #0
 800afe0:	bfb8      	it	lt
 800afe2:	f1ca 0a00 	rsblt	sl, sl, #0
 800afe6:	f7f5 f94f 	bl	8000288 <__aeabi_dsub>
 800afea:	4680      	mov	r8, r0
 800afec:	4689      	mov	r9, r1
 800afee:	4632      	mov	r2, r6
 800aff0:	463b      	mov	r3, r7
 800aff2:	4640      	mov	r0, r8
 800aff4:	4649      	mov	r1, r9
 800aff6:	f7f5 f949 	bl	800028c <__adddf3>
 800affa:	2400      	movs	r4, #0
 800affc:	a37c      	add	r3, pc, #496	@ (adr r3, 800b1f0 <__ieee754_pow+0xa28>)
 800affe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b002:	4620      	mov	r0, r4
 800b004:	460d      	mov	r5, r1
 800b006:	f7f5 faf7 	bl	80005f8 <__aeabi_dmul>
 800b00a:	4642      	mov	r2, r8
 800b00c:	e9cd 0100 	strd	r0, r1, [sp]
 800b010:	464b      	mov	r3, r9
 800b012:	4620      	mov	r0, r4
 800b014:	4629      	mov	r1, r5
 800b016:	f7f5 f937 	bl	8000288 <__aeabi_dsub>
 800b01a:	4602      	mov	r2, r0
 800b01c:	460b      	mov	r3, r1
 800b01e:	4630      	mov	r0, r6
 800b020:	4639      	mov	r1, r7
 800b022:	f7f5 f931 	bl	8000288 <__aeabi_dsub>
 800b026:	a374      	add	r3, pc, #464	@ (adr r3, 800b1f8 <__ieee754_pow+0xa30>)
 800b028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02c:	f7f5 fae4 	bl	80005f8 <__aeabi_dmul>
 800b030:	a373      	add	r3, pc, #460	@ (adr r3, 800b200 <__ieee754_pow+0xa38>)
 800b032:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b036:	4680      	mov	r8, r0
 800b038:	4689      	mov	r9, r1
 800b03a:	4620      	mov	r0, r4
 800b03c:	4629      	mov	r1, r5
 800b03e:	f7f5 fadb 	bl	80005f8 <__aeabi_dmul>
 800b042:	4602      	mov	r2, r0
 800b044:	460b      	mov	r3, r1
 800b046:	4640      	mov	r0, r8
 800b048:	4649      	mov	r1, r9
 800b04a:	f7f5 f91f 	bl	800028c <__adddf3>
 800b04e:	4604      	mov	r4, r0
 800b050:	460d      	mov	r5, r1
 800b052:	4602      	mov	r2, r0
 800b054:	460b      	mov	r3, r1
 800b056:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b05a:	f7f5 f917 	bl	800028c <__adddf3>
 800b05e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b062:	4680      	mov	r8, r0
 800b064:	4689      	mov	r9, r1
 800b066:	f7f5 f90f 	bl	8000288 <__aeabi_dsub>
 800b06a:	4602      	mov	r2, r0
 800b06c:	460b      	mov	r3, r1
 800b06e:	4620      	mov	r0, r4
 800b070:	4629      	mov	r1, r5
 800b072:	f7f5 f909 	bl	8000288 <__aeabi_dsub>
 800b076:	4642      	mov	r2, r8
 800b078:	4606      	mov	r6, r0
 800b07a:	460f      	mov	r7, r1
 800b07c:	464b      	mov	r3, r9
 800b07e:	4640      	mov	r0, r8
 800b080:	4649      	mov	r1, r9
 800b082:	f7f5 fab9 	bl	80005f8 <__aeabi_dmul>
 800b086:	a360      	add	r3, pc, #384	@ (adr r3, 800b208 <__ieee754_pow+0xa40>)
 800b088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b08c:	4604      	mov	r4, r0
 800b08e:	460d      	mov	r5, r1
 800b090:	f7f5 fab2 	bl	80005f8 <__aeabi_dmul>
 800b094:	a35e      	add	r3, pc, #376	@ (adr r3, 800b210 <__ieee754_pow+0xa48>)
 800b096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b09a:	f7f5 f8f5 	bl	8000288 <__aeabi_dsub>
 800b09e:	4622      	mov	r2, r4
 800b0a0:	462b      	mov	r3, r5
 800b0a2:	f7f5 faa9 	bl	80005f8 <__aeabi_dmul>
 800b0a6:	a35c      	add	r3, pc, #368	@ (adr r3, 800b218 <__ieee754_pow+0xa50>)
 800b0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0ac:	f7f5 f8ee 	bl	800028c <__adddf3>
 800b0b0:	4622      	mov	r2, r4
 800b0b2:	462b      	mov	r3, r5
 800b0b4:	f7f5 faa0 	bl	80005f8 <__aeabi_dmul>
 800b0b8:	a359      	add	r3, pc, #356	@ (adr r3, 800b220 <__ieee754_pow+0xa58>)
 800b0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0be:	f7f5 f8e3 	bl	8000288 <__aeabi_dsub>
 800b0c2:	4622      	mov	r2, r4
 800b0c4:	462b      	mov	r3, r5
 800b0c6:	f7f5 fa97 	bl	80005f8 <__aeabi_dmul>
 800b0ca:	a357      	add	r3, pc, #348	@ (adr r3, 800b228 <__ieee754_pow+0xa60>)
 800b0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0d0:	f7f5 f8dc 	bl	800028c <__adddf3>
 800b0d4:	4622      	mov	r2, r4
 800b0d6:	462b      	mov	r3, r5
 800b0d8:	f7f5 fa8e 	bl	80005f8 <__aeabi_dmul>
 800b0dc:	4602      	mov	r2, r0
 800b0de:	460b      	mov	r3, r1
 800b0e0:	4640      	mov	r0, r8
 800b0e2:	4649      	mov	r1, r9
 800b0e4:	f7f5 f8d0 	bl	8000288 <__aeabi_dsub>
 800b0e8:	4604      	mov	r4, r0
 800b0ea:	460d      	mov	r5, r1
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	4640      	mov	r0, r8
 800b0f2:	4649      	mov	r1, r9
 800b0f4:	f7f5 fa80 	bl	80005f8 <__aeabi_dmul>
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	e9cd 0100 	strd	r0, r1, [sp]
 800b0fe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b102:	4620      	mov	r0, r4
 800b104:	4629      	mov	r1, r5
 800b106:	f7f5 f8bf 	bl	8000288 <__aeabi_dsub>
 800b10a:	4602      	mov	r2, r0
 800b10c:	460b      	mov	r3, r1
 800b10e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b112:	f7f5 fb9b 	bl	800084c <__aeabi_ddiv>
 800b116:	4632      	mov	r2, r6
 800b118:	4604      	mov	r4, r0
 800b11a:	460d      	mov	r5, r1
 800b11c:	463b      	mov	r3, r7
 800b11e:	4640      	mov	r0, r8
 800b120:	4649      	mov	r1, r9
 800b122:	f7f5 fa69 	bl	80005f8 <__aeabi_dmul>
 800b126:	4632      	mov	r2, r6
 800b128:	463b      	mov	r3, r7
 800b12a:	f7f5 f8af 	bl	800028c <__adddf3>
 800b12e:	4602      	mov	r2, r0
 800b130:	460b      	mov	r3, r1
 800b132:	4620      	mov	r0, r4
 800b134:	4629      	mov	r1, r5
 800b136:	f7f5 f8a7 	bl	8000288 <__aeabi_dsub>
 800b13a:	4642      	mov	r2, r8
 800b13c:	464b      	mov	r3, r9
 800b13e:	f7f5 f8a3 	bl	8000288 <__aeabi_dsub>
 800b142:	460b      	mov	r3, r1
 800b144:	4602      	mov	r2, r0
 800b146:	493b      	ldr	r1, [pc, #236]	@ (800b234 <__ieee754_pow+0xa6c>)
 800b148:	2000      	movs	r0, #0
 800b14a:	f7f5 f89d 	bl	8000288 <__aeabi_dsub>
 800b14e:	ec41 0b10 	vmov	d0, r0, r1
 800b152:	ee10 3a90 	vmov	r3, s1
 800b156:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b15a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b15e:	da30      	bge.n	800b1c2 <__ieee754_pow+0x9fa>
 800b160:	4650      	mov	r0, sl
 800b162:	f000 f87d 	bl	800b260 <scalbn>
 800b166:	ec51 0b10 	vmov	r0, r1, d0
 800b16a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b16e:	f7ff bbd2 	b.w	800a916 <__ieee754_pow+0x14e>
 800b172:	4c31      	ldr	r4, [pc, #196]	@ (800b238 <__ieee754_pow+0xa70>)
 800b174:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b178:	42a3      	cmp	r3, r4
 800b17a:	d91a      	bls.n	800b1b2 <__ieee754_pow+0x9ea>
 800b17c:	4b2f      	ldr	r3, [pc, #188]	@ (800b23c <__ieee754_pow+0xa74>)
 800b17e:	440b      	add	r3, r1
 800b180:	4303      	orrs	r3, r0
 800b182:	d009      	beq.n	800b198 <__ieee754_pow+0x9d0>
 800b184:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b188:	2200      	movs	r2, #0
 800b18a:	2300      	movs	r3, #0
 800b18c:	f7f5 fca6 	bl	8000adc <__aeabi_dcmplt>
 800b190:	3800      	subs	r0, #0
 800b192:	bf18      	it	ne
 800b194:	2001      	movne	r0, #1
 800b196:	e42b      	b.n	800a9f0 <__ieee754_pow+0x228>
 800b198:	4642      	mov	r2, r8
 800b19a:	464b      	mov	r3, r9
 800b19c:	f7f5 f874 	bl	8000288 <__aeabi_dsub>
 800b1a0:	4632      	mov	r2, r6
 800b1a2:	463b      	mov	r3, r7
 800b1a4:	f7f5 fcae 	bl	8000b04 <__aeabi_dcmpge>
 800b1a8:	2800      	cmp	r0, #0
 800b1aa:	d1eb      	bne.n	800b184 <__ieee754_pow+0x9bc>
 800b1ac:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800b24c <__ieee754_pow+0xa84>
 800b1b0:	e6f7      	b.n	800afa2 <__ieee754_pow+0x7da>
 800b1b2:	469a      	mov	sl, r3
 800b1b4:	4b22      	ldr	r3, [pc, #136]	@ (800b240 <__ieee754_pow+0xa78>)
 800b1b6:	459a      	cmp	sl, r3
 800b1b8:	f63f aef3 	bhi.w	800afa2 <__ieee754_pow+0x7da>
 800b1bc:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b1c0:	e715      	b.n	800afee <__ieee754_pow+0x826>
 800b1c2:	ec51 0b10 	vmov	r0, r1, d0
 800b1c6:	4619      	mov	r1, r3
 800b1c8:	e7cf      	b.n	800b16a <__ieee754_pow+0x9a2>
 800b1ca:	491a      	ldr	r1, [pc, #104]	@ (800b234 <__ieee754_pow+0xa6c>)
 800b1cc:	2000      	movs	r0, #0
 800b1ce:	f7ff bb18 	b.w	800a802 <__ieee754_pow+0x3a>
 800b1d2:	2000      	movs	r0, #0
 800b1d4:	2100      	movs	r1, #0
 800b1d6:	f7ff bb14 	b.w	800a802 <__ieee754_pow+0x3a>
 800b1da:	4630      	mov	r0, r6
 800b1dc:	4639      	mov	r1, r7
 800b1de:	f7ff bb10 	b.w	800a802 <__ieee754_pow+0x3a>
 800b1e2:	460c      	mov	r4, r1
 800b1e4:	f7ff bb5e 	b.w	800a8a4 <__ieee754_pow+0xdc>
 800b1e8:	2400      	movs	r4, #0
 800b1ea:	f7ff bb49 	b.w	800a880 <__ieee754_pow+0xb8>
 800b1ee:	bf00      	nop
 800b1f0:	00000000 	.word	0x00000000
 800b1f4:	3fe62e43 	.word	0x3fe62e43
 800b1f8:	fefa39ef 	.word	0xfefa39ef
 800b1fc:	3fe62e42 	.word	0x3fe62e42
 800b200:	0ca86c39 	.word	0x0ca86c39
 800b204:	be205c61 	.word	0xbe205c61
 800b208:	72bea4d0 	.word	0x72bea4d0
 800b20c:	3e663769 	.word	0x3e663769
 800b210:	c5d26bf1 	.word	0xc5d26bf1
 800b214:	3ebbbd41 	.word	0x3ebbbd41
 800b218:	af25de2c 	.word	0xaf25de2c
 800b21c:	3f11566a 	.word	0x3f11566a
 800b220:	16bebd93 	.word	0x16bebd93
 800b224:	3f66c16c 	.word	0x3f66c16c
 800b228:	5555553e 	.word	0x5555553e
 800b22c:	3fc55555 	.word	0x3fc55555
 800b230:	fff00000 	.word	0xfff00000
 800b234:	3ff00000 	.word	0x3ff00000
 800b238:	4090cbff 	.word	0x4090cbff
 800b23c:	3f6f3400 	.word	0x3f6f3400
 800b240:	3fe00000 	.word	0x3fe00000
 800b244:	652b82fe 	.word	0x652b82fe
 800b248:	3c971547 	.word	0x3c971547
 800b24c:	4090cc00 	.word	0x4090cc00

0800b250 <fabs>:
 800b250:	ec51 0b10 	vmov	r0, r1, d0
 800b254:	4602      	mov	r2, r0
 800b256:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b25a:	ec43 2b10 	vmov	d0, r2, r3
 800b25e:	4770      	bx	lr

0800b260 <scalbn>:
 800b260:	b570      	push	{r4, r5, r6, lr}
 800b262:	ec55 4b10 	vmov	r4, r5, d0
 800b266:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b26a:	4606      	mov	r6, r0
 800b26c:	462b      	mov	r3, r5
 800b26e:	b991      	cbnz	r1, 800b296 <scalbn+0x36>
 800b270:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b274:	4323      	orrs	r3, r4
 800b276:	d03d      	beq.n	800b2f4 <scalbn+0x94>
 800b278:	4b35      	ldr	r3, [pc, #212]	@ (800b350 <scalbn+0xf0>)
 800b27a:	4620      	mov	r0, r4
 800b27c:	4629      	mov	r1, r5
 800b27e:	2200      	movs	r2, #0
 800b280:	f7f5 f9ba 	bl	80005f8 <__aeabi_dmul>
 800b284:	4b33      	ldr	r3, [pc, #204]	@ (800b354 <scalbn+0xf4>)
 800b286:	429e      	cmp	r6, r3
 800b288:	4604      	mov	r4, r0
 800b28a:	460d      	mov	r5, r1
 800b28c:	da0f      	bge.n	800b2ae <scalbn+0x4e>
 800b28e:	a328      	add	r3, pc, #160	@ (adr r3, 800b330 <scalbn+0xd0>)
 800b290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b294:	e01e      	b.n	800b2d4 <scalbn+0x74>
 800b296:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b29a:	4291      	cmp	r1, r2
 800b29c:	d10b      	bne.n	800b2b6 <scalbn+0x56>
 800b29e:	4622      	mov	r2, r4
 800b2a0:	4620      	mov	r0, r4
 800b2a2:	4629      	mov	r1, r5
 800b2a4:	f7f4 fff2 	bl	800028c <__adddf3>
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	460d      	mov	r5, r1
 800b2ac:	e022      	b.n	800b2f4 <scalbn+0x94>
 800b2ae:	460b      	mov	r3, r1
 800b2b0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b2b4:	3936      	subs	r1, #54	@ 0x36
 800b2b6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b2ba:	4296      	cmp	r6, r2
 800b2bc:	dd0d      	ble.n	800b2da <scalbn+0x7a>
 800b2be:	2d00      	cmp	r5, #0
 800b2c0:	a11d      	add	r1, pc, #116	@ (adr r1, 800b338 <scalbn+0xd8>)
 800b2c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2c6:	da02      	bge.n	800b2ce <scalbn+0x6e>
 800b2c8:	a11d      	add	r1, pc, #116	@ (adr r1, 800b340 <scalbn+0xe0>)
 800b2ca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2ce:	a31a      	add	r3, pc, #104	@ (adr r3, 800b338 <scalbn+0xd8>)
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	f7f5 f990 	bl	80005f8 <__aeabi_dmul>
 800b2d8:	e7e6      	b.n	800b2a8 <scalbn+0x48>
 800b2da:	1872      	adds	r2, r6, r1
 800b2dc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b2e0:	428a      	cmp	r2, r1
 800b2e2:	dcec      	bgt.n	800b2be <scalbn+0x5e>
 800b2e4:	2a00      	cmp	r2, #0
 800b2e6:	dd08      	ble.n	800b2fa <scalbn+0x9a>
 800b2e8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b2ec:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b2f0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b2f4:	ec45 4b10 	vmov	d0, r4, r5
 800b2f8:	bd70      	pop	{r4, r5, r6, pc}
 800b2fa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b2fe:	da08      	bge.n	800b312 <scalbn+0xb2>
 800b300:	2d00      	cmp	r5, #0
 800b302:	a10b      	add	r1, pc, #44	@ (adr r1, 800b330 <scalbn+0xd0>)
 800b304:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b308:	dac1      	bge.n	800b28e <scalbn+0x2e>
 800b30a:	a10f      	add	r1, pc, #60	@ (adr r1, 800b348 <scalbn+0xe8>)
 800b30c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b310:	e7bd      	b.n	800b28e <scalbn+0x2e>
 800b312:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b316:	3236      	adds	r2, #54	@ 0x36
 800b318:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b31c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b320:	4620      	mov	r0, r4
 800b322:	4b0d      	ldr	r3, [pc, #52]	@ (800b358 <scalbn+0xf8>)
 800b324:	4629      	mov	r1, r5
 800b326:	2200      	movs	r2, #0
 800b328:	e7d4      	b.n	800b2d4 <scalbn+0x74>
 800b32a:	bf00      	nop
 800b32c:	f3af 8000 	nop.w
 800b330:	c2f8f359 	.word	0xc2f8f359
 800b334:	01a56e1f 	.word	0x01a56e1f
 800b338:	8800759c 	.word	0x8800759c
 800b33c:	7e37e43c 	.word	0x7e37e43c
 800b340:	8800759c 	.word	0x8800759c
 800b344:	fe37e43c 	.word	0xfe37e43c
 800b348:	c2f8f359 	.word	0xc2f8f359
 800b34c:	81a56e1f 	.word	0x81a56e1f
 800b350:	43500000 	.word	0x43500000
 800b354:	ffff3cb0 	.word	0xffff3cb0
 800b358:	3c900000 	.word	0x3c900000

0800b35c <with_errno>:
 800b35c:	b510      	push	{r4, lr}
 800b35e:	ed2d 8b02 	vpush	{d8}
 800b362:	eeb0 8a40 	vmov.f32	s16, s0
 800b366:	eef0 8a60 	vmov.f32	s17, s1
 800b36a:	4604      	mov	r4, r0
 800b36c:	f7fd fae0 	bl	8008930 <__errno>
 800b370:	eeb0 0a48 	vmov.f32	s0, s16
 800b374:	eef0 0a68 	vmov.f32	s1, s17
 800b378:	ecbd 8b02 	vpop	{d8}
 800b37c:	6004      	str	r4, [r0, #0]
 800b37e:	bd10      	pop	{r4, pc}

0800b380 <xflow>:
 800b380:	4603      	mov	r3, r0
 800b382:	b507      	push	{r0, r1, r2, lr}
 800b384:	ec51 0b10 	vmov	r0, r1, d0
 800b388:	b183      	cbz	r3, 800b3ac <xflow+0x2c>
 800b38a:	4602      	mov	r2, r0
 800b38c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b390:	e9cd 2300 	strd	r2, r3, [sp]
 800b394:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b398:	f7f5 f92e 	bl	80005f8 <__aeabi_dmul>
 800b39c:	ec41 0b10 	vmov	d0, r0, r1
 800b3a0:	2022      	movs	r0, #34	@ 0x22
 800b3a2:	b003      	add	sp, #12
 800b3a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3a8:	f7ff bfd8 	b.w	800b35c <with_errno>
 800b3ac:	4602      	mov	r2, r0
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	e7ee      	b.n	800b390 <xflow+0x10>
 800b3b2:	0000      	movs	r0, r0
 800b3b4:	0000      	movs	r0, r0
	...

0800b3b8 <__math_uflow>:
 800b3b8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b3c0 <__math_uflow+0x8>
 800b3bc:	f7ff bfe0 	b.w	800b380 <xflow>
 800b3c0:	00000000 	.word	0x00000000
 800b3c4:	10000000 	.word	0x10000000

0800b3c8 <__math_oflow>:
 800b3c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b3d0 <__math_oflow+0x8>
 800b3cc:	f7ff bfd8 	b.w	800b380 <xflow>
 800b3d0:	00000000 	.word	0x00000000
 800b3d4:	70000000 	.word	0x70000000

0800b3d8 <__ieee754_sqrt>:
 800b3d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3dc:	4a68      	ldr	r2, [pc, #416]	@ (800b580 <__ieee754_sqrt+0x1a8>)
 800b3de:	ec55 4b10 	vmov	r4, r5, d0
 800b3e2:	43aa      	bics	r2, r5
 800b3e4:	462b      	mov	r3, r5
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	d110      	bne.n	800b40c <__ieee754_sqrt+0x34>
 800b3ea:	4622      	mov	r2, r4
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	4629      	mov	r1, r5
 800b3f0:	f7f5 f902 	bl	80005f8 <__aeabi_dmul>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4620      	mov	r0, r4
 800b3fa:	4629      	mov	r1, r5
 800b3fc:	f7f4 ff46 	bl	800028c <__adddf3>
 800b400:	4604      	mov	r4, r0
 800b402:	460d      	mov	r5, r1
 800b404:	ec45 4b10 	vmov	d0, r4, r5
 800b408:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b40c:	2d00      	cmp	r5, #0
 800b40e:	dc0e      	bgt.n	800b42e <__ieee754_sqrt+0x56>
 800b410:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b414:	4322      	orrs	r2, r4
 800b416:	d0f5      	beq.n	800b404 <__ieee754_sqrt+0x2c>
 800b418:	b19d      	cbz	r5, 800b442 <__ieee754_sqrt+0x6a>
 800b41a:	4622      	mov	r2, r4
 800b41c:	4620      	mov	r0, r4
 800b41e:	4629      	mov	r1, r5
 800b420:	f7f4 ff32 	bl	8000288 <__aeabi_dsub>
 800b424:	4602      	mov	r2, r0
 800b426:	460b      	mov	r3, r1
 800b428:	f7f5 fa10 	bl	800084c <__aeabi_ddiv>
 800b42c:	e7e8      	b.n	800b400 <__ieee754_sqrt+0x28>
 800b42e:	152a      	asrs	r2, r5, #20
 800b430:	d115      	bne.n	800b45e <__ieee754_sqrt+0x86>
 800b432:	2000      	movs	r0, #0
 800b434:	e009      	b.n	800b44a <__ieee754_sqrt+0x72>
 800b436:	0acb      	lsrs	r3, r1, #11
 800b438:	3a15      	subs	r2, #21
 800b43a:	0549      	lsls	r1, r1, #21
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d0fa      	beq.n	800b436 <__ieee754_sqrt+0x5e>
 800b440:	e7f7      	b.n	800b432 <__ieee754_sqrt+0x5a>
 800b442:	462a      	mov	r2, r5
 800b444:	e7fa      	b.n	800b43c <__ieee754_sqrt+0x64>
 800b446:	005b      	lsls	r3, r3, #1
 800b448:	3001      	adds	r0, #1
 800b44a:	02dc      	lsls	r4, r3, #11
 800b44c:	d5fb      	bpl.n	800b446 <__ieee754_sqrt+0x6e>
 800b44e:	1e44      	subs	r4, r0, #1
 800b450:	1b12      	subs	r2, r2, r4
 800b452:	f1c0 0420 	rsb	r4, r0, #32
 800b456:	fa21 f404 	lsr.w	r4, r1, r4
 800b45a:	4323      	orrs	r3, r4
 800b45c:	4081      	lsls	r1, r0
 800b45e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b462:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800b466:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b46a:	07d2      	lsls	r2, r2, #31
 800b46c:	bf5c      	itt	pl
 800b46e:	005b      	lslpl	r3, r3, #1
 800b470:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b474:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b478:	bf58      	it	pl
 800b47a:	0049      	lslpl	r1, r1, #1
 800b47c:	2600      	movs	r6, #0
 800b47e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b482:	106d      	asrs	r5, r5, #1
 800b484:	0049      	lsls	r1, r1, #1
 800b486:	2016      	movs	r0, #22
 800b488:	4632      	mov	r2, r6
 800b48a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b48e:	1917      	adds	r7, r2, r4
 800b490:	429f      	cmp	r7, r3
 800b492:	bfde      	ittt	le
 800b494:	193a      	addle	r2, r7, r4
 800b496:	1bdb      	suble	r3, r3, r7
 800b498:	1936      	addle	r6, r6, r4
 800b49a:	0fcf      	lsrs	r7, r1, #31
 800b49c:	3801      	subs	r0, #1
 800b49e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800b4a2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b4a6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b4aa:	d1f0      	bne.n	800b48e <__ieee754_sqrt+0xb6>
 800b4ac:	4604      	mov	r4, r0
 800b4ae:	2720      	movs	r7, #32
 800b4b0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b4b4:	429a      	cmp	r2, r3
 800b4b6:	eb00 0e0c 	add.w	lr, r0, ip
 800b4ba:	db02      	blt.n	800b4c2 <__ieee754_sqrt+0xea>
 800b4bc:	d113      	bne.n	800b4e6 <__ieee754_sqrt+0x10e>
 800b4be:	458e      	cmp	lr, r1
 800b4c0:	d811      	bhi.n	800b4e6 <__ieee754_sqrt+0x10e>
 800b4c2:	f1be 0f00 	cmp.w	lr, #0
 800b4c6:	eb0e 000c 	add.w	r0, lr, ip
 800b4ca:	da42      	bge.n	800b552 <__ieee754_sqrt+0x17a>
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	db40      	blt.n	800b552 <__ieee754_sqrt+0x17a>
 800b4d0:	f102 0801 	add.w	r8, r2, #1
 800b4d4:	1a9b      	subs	r3, r3, r2
 800b4d6:	458e      	cmp	lr, r1
 800b4d8:	bf88      	it	hi
 800b4da:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 800b4de:	eba1 010e 	sub.w	r1, r1, lr
 800b4e2:	4464      	add	r4, ip
 800b4e4:	4642      	mov	r2, r8
 800b4e6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b4ea:	3f01      	subs	r7, #1
 800b4ec:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b4f0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b4f4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b4f8:	d1dc      	bne.n	800b4b4 <__ieee754_sqrt+0xdc>
 800b4fa:	4319      	orrs	r1, r3
 800b4fc:	d01b      	beq.n	800b536 <__ieee754_sqrt+0x15e>
 800b4fe:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800b584 <__ieee754_sqrt+0x1ac>
 800b502:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800b588 <__ieee754_sqrt+0x1b0>
 800b506:	e9da 0100 	ldrd	r0, r1, [sl]
 800b50a:	e9db 2300 	ldrd	r2, r3, [fp]
 800b50e:	f7f4 febb 	bl	8000288 <__aeabi_dsub>
 800b512:	e9da 8900 	ldrd	r8, r9, [sl]
 800b516:	4602      	mov	r2, r0
 800b518:	460b      	mov	r3, r1
 800b51a:	4640      	mov	r0, r8
 800b51c:	4649      	mov	r1, r9
 800b51e:	f7f5 fae7 	bl	8000af0 <__aeabi_dcmple>
 800b522:	b140      	cbz	r0, 800b536 <__ieee754_sqrt+0x15e>
 800b524:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 800b528:	e9da 0100 	ldrd	r0, r1, [sl]
 800b52c:	e9db 2300 	ldrd	r2, r3, [fp]
 800b530:	d111      	bne.n	800b556 <__ieee754_sqrt+0x17e>
 800b532:	3601      	adds	r6, #1
 800b534:	463c      	mov	r4, r7
 800b536:	1072      	asrs	r2, r6, #1
 800b538:	0863      	lsrs	r3, r4, #1
 800b53a:	07f1      	lsls	r1, r6, #31
 800b53c:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b540:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b544:	bf48      	it	mi
 800b546:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b54a:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800b54e:	4618      	mov	r0, r3
 800b550:	e756      	b.n	800b400 <__ieee754_sqrt+0x28>
 800b552:	4690      	mov	r8, r2
 800b554:	e7be      	b.n	800b4d4 <__ieee754_sqrt+0xfc>
 800b556:	f7f4 fe99 	bl	800028c <__adddf3>
 800b55a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b55e:	4602      	mov	r2, r0
 800b560:	460b      	mov	r3, r1
 800b562:	4640      	mov	r0, r8
 800b564:	4649      	mov	r1, r9
 800b566:	f7f5 fab9 	bl	8000adc <__aeabi_dcmplt>
 800b56a:	b120      	cbz	r0, 800b576 <__ieee754_sqrt+0x19e>
 800b56c:	1ca0      	adds	r0, r4, #2
 800b56e:	bf08      	it	eq
 800b570:	3601      	addeq	r6, #1
 800b572:	3402      	adds	r4, #2
 800b574:	e7df      	b.n	800b536 <__ieee754_sqrt+0x15e>
 800b576:	1c63      	adds	r3, r4, #1
 800b578:	f023 0401 	bic.w	r4, r3, #1
 800b57c:	e7db      	b.n	800b536 <__ieee754_sqrt+0x15e>
 800b57e:	bf00      	nop
 800b580:	7ff00000 	.word	0x7ff00000
 800b584:	200001e0 	.word	0x200001e0
 800b588:	200001d8 	.word	0x200001d8

0800b58c <_init>:
 800b58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58e:	bf00      	nop
 800b590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b592:	bc08      	pop	{r3}
 800b594:	469e      	mov	lr, r3
 800b596:	4770      	bx	lr

0800b598 <_fini>:
 800b598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b59a:	bf00      	nop
 800b59c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b59e:	bc08      	pop	{r3}
 800b5a0:	469e      	mov	lr, r3
 800b5a2:	4770      	bx	lr
