<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4899" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4899{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4899{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4899{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4899{left:81px;bottom:998px;letter-spacing:-0.17px;}
#t5_4899{left:138px;bottom:998px;letter-spacing:-0.17px;}
#t6_4899{left:181px;bottom:998px;letter-spacing:-0.16px;}
#t7_4899{left:402px;bottom:998px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t8_4899{left:402px;bottom:981px;letter-spacing:-0.11px;}
#t9_4899{left:477px;bottom:998px;letter-spacing:-0.13px;}
#ta_4899{left:568px;bottom:998px;letter-spacing:-0.13px;}
#tb_4899{left:568px;bottom:976px;letter-spacing:-0.12px;}
#tc_4899{left:568px;bottom:959px;letter-spacing:-0.12px;}
#td_4899{left:209px;bottom:935px;letter-spacing:-0.15px;}
#te_4899{left:568px;bottom:935px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tf_4899{left:568px;bottom:918px;letter-spacing:-0.11px;}
#tg_4899{left:568px;bottom:901px;letter-spacing:-0.11px;word-spacing:0.01px;}
#th_4899{left:568px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#ti_4899{left:568px;bottom:868px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tj_4899{left:81px;bottom:843px;letter-spacing:-0.17px;}
#tk_4899{left:138px;bottom:843px;letter-spacing:-0.17px;}
#tl_4899{left:181px;bottom:843px;letter-spacing:-0.16px;}
#tm_4899{left:402px;bottom:843px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#tn_4899{left:402px;bottom:826px;letter-spacing:-0.11px;}
#to_4899{left:477px;bottom:843px;letter-spacing:-0.13px;}
#tp_4899{left:568px;bottom:843px;letter-spacing:-0.13px;}
#tq_4899{left:568px;bottom:822px;letter-spacing:-0.12px;}
#tr_4899{left:568px;bottom:805px;letter-spacing:-0.12px;}
#ts_4899{left:209px;bottom:781px;letter-spacing:-0.15px;}
#tt_4899{left:568px;bottom:781px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#tu_4899{left:568px;bottom:764px;letter-spacing:-0.11px;}
#tv_4899{left:568px;bottom:747px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_4899{left:568px;bottom:730px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#tx_4899{left:568px;bottom:713px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ty_4899{left:81px;bottom:689px;letter-spacing:-0.17px;}
#tz_4899{left:138px;bottom:689px;letter-spacing:-0.17px;}
#t10_4899{left:181px;bottom:689px;letter-spacing:-0.16px;}
#t11_4899{left:402px;bottom:689px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t12_4899{left:402px;bottom:672px;letter-spacing:-0.11px;}
#t13_4899{left:477px;bottom:689px;letter-spacing:-0.13px;}
#t14_4899{left:568px;bottom:689px;letter-spacing:-0.13px;}
#t15_4899{left:568px;bottom:668px;letter-spacing:-0.12px;}
#t16_4899{left:568px;bottom:651px;letter-spacing:-0.12px;}
#t17_4899{left:209px;bottom:626px;letter-spacing:-0.15px;}
#t18_4899{left:568px;bottom:626px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t19_4899{left:568px;bottom:609px;letter-spacing:-0.11px;}
#t1a_4899{left:568px;bottom:593px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1b_4899{left:568px;bottom:576px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t1c_4899{left:568px;bottom:559px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1d_4899{left:81px;bottom:535px;letter-spacing:-0.17px;}
#t1e_4899{left:138px;bottom:535px;letter-spacing:-0.17px;}
#t1f_4899{left:181px;bottom:535px;letter-spacing:-0.16px;}
#t1g_4899{left:402px;bottom:535px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1h_4899{left:402px;bottom:518px;letter-spacing:-0.11px;}
#t1i_4899{left:477px;bottom:535px;letter-spacing:-0.13px;}
#t1j_4899{left:568px;bottom:535px;letter-spacing:-0.13px;}
#t1k_4899{left:568px;bottom:513px;letter-spacing:-0.12px;}
#t1l_4899{left:568px;bottom:496px;letter-spacing:-0.12px;}
#t1m_4899{left:209px;bottom:472px;letter-spacing:-0.15px;}
#t1n_4899{left:568px;bottom:472px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t1o_4899{left:568px;bottom:455px;letter-spacing:-0.11px;}
#t1p_4899{left:568px;bottom:438px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_4899{left:568px;bottom:422px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t1r_4899{left:568px;bottom:405px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1s_4899{left:81px;bottom:380px;letter-spacing:-0.17px;}
#t1t_4899{left:138px;bottom:380px;letter-spacing:-0.17px;}
#t1u_4899{left:181px;bottom:380px;letter-spacing:-0.16px;}
#t1v_4899{left:402px;bottom:380px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t1w_4899{left:402px;bottom:364px;letter-spacing:-0.11px;}
#t1x_4899{left:477px;bottom:380px;letter-spacing:-0.13px;}
#t1y_4899{left:568px;bottom:380px;letter-spacing:-0.13px;}
#t1z_4899{left:568px;bottom:359px;letter-spacing:-0.12px;}
#t20_4899{left:568px;bottom:342px;letter-spacing:-0.12px;}
#t21_4899{left:209px;bottom:318px;letter-spacing:-0.15px;}
#t22_4899{left:568px;bottom:318px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t23_4899{left:568px;bottom:301px;letter-spacing:-0.11px;}
#t24_4899{left:568px;bottom:284px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t25_4899{left:568px;bottom:267px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t26_4899{left:568px;bottom:250px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t27_4899{left:81px;bottom:226px;letter-spacing:-0.17px;}
#t28_4899{left:138px;bottom:226px;letter-spacing:-0.17px;}
#t29_4899{left:181px;bottom:226px;letter-spacing:-0.16px;}
#t2a_4899{left:402px;bottom:226px;letter-spacing:-0.08px;word-spacing:-0.01px;}
#t2b_4899{left:402px;bottom:209px;letter-spacing:-0.11px;}
#t2c_4899{left:477px;bottom:226px;letter-spacing:-0.13px;}
#t2d_4899{left:568px;bottom:226px;letter-spacing:-0.13px;}
#t2e_4899{left:568px;bottom:205px;letter-spacing:-0.12px;}
#t2f_4899{left:568px;bottom:188px;letter-spacing:-0.12px;}
#t2g_4899{left:210px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2h_4899{left:296px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2i_4899{left:659px;bottom:1086px;letter-spacing:0.11px;}
#t2j_4899{left:97px;bottom:1063px;letter-spacing:-0.11px;}
#t2k_4899{left:98px;bottom:1046px;letter-spacing:-0.15px;}
#t2l_4899{left:240px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2m_4899{left:236px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2n_4899{left:415px;bottom:1063px;letter-spacing:-0.12px;}
#t2o_4899{left:416px;bottom:1046px;letter-spacing:-0.12px;}
#t2p_4899{left:414px;bottom:1030px;letter-spacing:-0.12px;}
#t2q_4899{left:492px;bottom:1063px;letter-spacing:-0.13px;}
#t2r_4899{left:491px;bottom:1046px;letter-spacing:-0.15px;}
#t2s_4899{left:535px;bottom:1053px;}
#t2t_4899{left:662px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t2u_4899{left:87px;bottom:1022px;letter-spacing:-0.14px;}
#t2v_4899{left:138px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4899{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4899{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4899{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4899{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4899{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4899{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4899" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4899Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4899" style="-webkit-user-select: none;"><object width="935" height="1210" data="4899/4899.svg" type="image/svg+xml" id="pdf4899" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4899" class="t s1_4899">Vol. 4 </span><span id="t2_4899" class="t s1_4899">2-377 </span>
<span id="t3_4899" class="t s2_4899">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4899" class="t s3_4899">190H </span><span id="t5_4899" class="t s3_4899">400 </span><span id="t6_4899" class="t s3_4899">MSR_MCG_R8 </span><span id="t7_4899" class="t s3_4899">0, 1, 2, 3, </span>
<span id="t8_4899" class="t s3_4899">4, 6 </span>
<span id="t9_4899" class="t s3_4899">Unique </span><span id="ta_4899" class="t s3_4899">Machine Check R8 </span>
<span id="tb_4899" class="t s3_4899">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="tc_4899" class="t s3_4899">Machine Check State MSRs.” </span>
<span id="td_4899" class="t s3_4899">63:0 </span><span id="te_4899" class="t s3_4899">Registers R8-15 (and the associated state-save </span>
<span id="tf_4899" class="t s3_4899">MSRs) exist only in Intel 64 processors. These </span>
<span id="tg_4899" class="t s3_4899">registers contain valid information only when </span>
<span id="th_4899" class="t s3_4899">the processor is operating in 64-bit mode at the </span>
<span id="ti_4899" class="t s3_4899">time of the error. </span>
<span id="tj_4899" class="t s3_4899">191H </span><span id="tk_4899" class="t s3_4899">401 </span><span id="tl_4899" class="t s3_4899">MSR_MCG_R9 </span><span id="tm_4899" class="t s3_4899">0, 1, 2, 3, </span>
<span id="tn_4899" class="t s3_4899">4, 6 </span>
<span id="to_4899" class="t s3_4899">Unique </span><span id="tp_4899" class="t s3_4899">Machine Check R9D/R9 </span>
<span id="tq_4899" class="t s3_4899">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="tr_4899" class="t s3_4899">Machine Check State MSRs.” </span>
<span id="ts_4899" class="t s3_4899">63:0 </span><span id="tt_4899" class="t s3_4899">Registers R8-15 (and the associated state-save </span>
<span id="tu_4899" class="t s3_4899">MSRs) exist only in Intel 64 processors. These </span>
<span id="tv_4899" class="t s3_4899">registers contain valid information only when </span>
<span id="tw_4899" class="t s3_4899">the processor is operating in 64-bit mode at the </span>
<span id="tx_4899" class="t s3_4899">time of the error. </span>
<span id="ty_4899" class="t s3_4899">192H </span><span id="tz_4899" class="t s3_4899">402 </span><span id="t10_4899" class="t s3_4899">MSR_MCG_R10 </span><span id="t11_4899" class="t s3_4899">0, 1, 2, 3, </span>
<span id="t12_4899" class="t s3_4899">4, 6 </span>
<span id="t13_4899" class="t s3_4899">Unique </span><span id="t14_4899" class="t s3_4899">Machine Check R10 </span>
<span id="t15_4899" class="t s3_4899">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t16_4899" class="t s3_4899">Machine Check State MSRs.” </span>
<span id="t17_4899" class="t s3_4899">63:0 </span><span id="t18_4899" class="t s3_4899">Registers R8-15 (and the associated state-save </span>
<span id="t19_4899" class="t s3_4899">MSRs) exist only in Intel 64 processors. These </span>
<span id="t1a_4899" class="t s3_4899">registers contain valid information only when </span>
<span id="t1b_4899" class="t s3_4899">the processor is operating in 64-bit mode at the </span>
<span id="t1c_4899" class="t s3_4899">time of the error. </span>
<span id="t1d_4899" class="t s3_4899">193H </span><span id="t1e_4899" class="t s3_4899">403 </span><span id="t1f_4899" class="t s3_4899">MSR_MCG_R11 </span><span id="t1g_4899" class="t s3_4899">0, 1, 2, 3, </span>
<span id="t1h_4899" class="t s3_4899">4, 6 </span>
<span id="t1i_4899" class="t s3_4899">Unique </span><span id="t1j_4899" class="t s3_4899">Machine Check R11 </span>
<span id="t1k_4899" class="t s3_4899">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t1l_4899" class="t s3_4899">Machine Check State MSRs.” </span>
<span id="t1m_4899" class="t s3_4899">63:0 </span><span id="t1n_4899" class="t s3_4899">Registers R8-15 (and the associated state-save </span>
<span id="t1o_4899" class="t s3_4899">MSRs) exist only in Intel 64 processors. These </span>
<span id="t1p_4899" class="t s3_4899">registers contain valid information only when </span>
<span id="t1q_4899" class="t s3_4899">the processor is operating in 64-bit mode at the </span>
<span id="t1r_4899" class="t s3_4899">time of the error. </span>
<span id="t1s_4899" class="t s3_4899">194H </span><span id="t1t_4899" class="t s3_4899">404 </span><span id="t1u_4899" class="t s3_4899">MSR_MCG_R12 </span><span id="t1v_4899" class="t s3_4899">0, 1, 2, 3, </span>
<span id="t1w_4899" class="t s3_4899">4, 6 </span>
<span id="t1x_4899" class="t s3_4899">Unique </span><span id="t1y_4899" class="t s3_4899">Machine Check R12 </span>
<span id="t1z_4899" class="t s3_4899">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t20_4899" class="t s3_4899">Machine Check State MSRs.” </span>
<span id="t21_4899" class="t s3_4899">63:0 </span><span id="t22_4899" class="t s3_4899">Registers R8-15 (and the associated state-save </span>
<span id="t23_4899" class="t s3_4899">MSRs) exist only in Intel 64 processors. These </span>
<span id="t24_4899" class="t s3_4899">registers contain valid information only when </span>
<span id="t25_4899" class="t s3_4899">the processor is operating in 64-bit mode at the </span>
<span id="t26_4899" class="t s3_4899">time of the error. </span>
<span id="t27_4899" class="t s3_4899">195H </span><span id="t28_4899" class="t s3_4899">405 </span><span id="t29_4899" class="t s3_4899">MSR_MCG_R13 </span><span id="t2a_4899" class="t s3_4899">0, 1, 2, 3, </span>
<span id="t2b_4899" class="t s3_4899">4, 6 </span>
<span id="t2c_4899" class="t s3_4899">Unique </span><span id="t2d_4899" class="t s3_4899">Machine Check R13 </span>
<span id="t2e_4899" class="t s3_4899">See Section 16.3.2.6, “IA32_MCG Extended </span>
<span id="t2f_4899" class="t s3_4899">Machine Check State MSRs.” </span>
<span id="t2g_4899" class="t s4_4899">Table 2-55. </span><span id="t2h_4899" class="t s4_4899">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t2i_4899" class="t s4_4899">(Contd.) </span>
<span id="t2j_4899" class="t s5_4899">Register </span>
<span id="t2k_4899" class="t s5_4899">Address </span>
<span id="t2l_4899" class="t s5_4899">Register Name </span>
<span id="t2m_4899" class="t s5_4899">Fields and Flags </span>
<span id="t2n_4899" class="t s5_4899">Model </span>
<span id="t2o_4899" class="t s5_4899">Avail- </span>
<span id="t2p_4899" class="t s5_4899">ability </span>
<span id="t2q_4899" class="t s5_4899">Shared/ </span>
<span id="t2r_4899" class="t s5_4899">Unique </span>
<span id="t2s_4899" class="t s6_4899">1 </span>
<span id="t2t_4899" class="t s5_4899">Bit Description </span>
<span id="t2u_4899" class="t s5_4899">Hex </span><span id="t2v_4899" class="t s5_4899">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
