
CPP_NEV_103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000893c  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  08008b28  08008b28  00018b28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    000000cc  08008ea0  08008ea0  00018ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000140  08008f6c  08008f6c  00018f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000008  080090ac  080090ac  000190ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080090b4  080090b4  000190b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         000006fc  20000000  080090b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000160  200006fc  080097b4  000206fc  2**2
                  ALLOC
  9 ._user_heap_stack 00000200  2000085c  080097b4  0002085c  2**0
                  ALLOC
 10 .ARM.attributes 00000029  00000000  00000000  000206fc  2**0
                  CONTENTS, READONLY
 11 .debug_info   0000c91f  00000000  00000000  00020725  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00001edd  00000000  00000000  0002d044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000948  00000000  00000000  0002ef28  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000890  00000000  00000000  0002f870  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004c52  00000000  00000000  00030100  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003d6d  00000000  00000000  00034d52  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00038abf  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003bd0  00000000  00000000  00038b3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006fc 	.word	0x200006fc
 8000204:	00000000 	.word	0x00000000
 8000208:	08008b0c 	.word	0x08008b0c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000700 	.word	0x20000700
 8000224:	08008b0c 	.word	0x08008b0c

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_uldivmod>:
 8000b98:	b953      	cbnz	r3, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9a:	b94a      	cbnz	r2, 8000bb0 <__aeabi_uldivmod+0x18>
 8000b9c:	2900      	cmp	r1, #0
 8000b9e:	bf08      	it	eq
 8000ba0:	2800      	cmpeq	r0, #0
 8000ba2:	bf1c      	itt	ne
 8000ba4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ba8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bac:	f001 b900 	b.w	8001db0 <__aeabi_idiv0>
 8000bb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb8:	f000 f806 	bl	8000bc8 <__udivmoddi4>
 8000bbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bc4:	b004      	add	sp, #16
 8000bc6:	4770      	bx	lr

08000bc8 <__udivmoddi4>:
 8000bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bcc:	468c      	mov	ip, r1
 8000bce:	460e      	mov	r6, r1
 8000bd0:	4604      	mov	r4, r0
 8000bd2:	9d08      	ldr	r5, [sp, #32]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d150      	bne.n	8000c7a <__udivmoddi4+0xb2>
 8000bd8:	428a      	cmp	r2, r1
 8000bda:	4617      	mov	r7, r2
 8000bdc:	d96c      	bls.n	8000cb8 <__udivmoddi4+0xf0>
 8000bde:	fab2 fe82 	clz	lr, r2
 8000be2:	f1be 0f00 	cmp.w	lr, #0
 8000be6:	d00b      	beq.n	8000c00 <__udivmoddi4+0x38>
 8000be8:	f1ce 0c20 	rsb	ip, lr, #32
 8000bec:	fa01 f60e 	lsl.w	r6, r1, lr
 8000bf0:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bf4:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bf8:	ea4c 0c06 	orr.w	ip, ip, r6
 8000bfc:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c00:	0c3a      	lsrs	r2, r7, #16
 8000c02:	fbbc f9f2 	udiv	r9, ip, r2
 8000c06:	b2bb      	uxth	r3, r7
 8000c08:	fb02 cc19 	mls	ip, r2, r9, ip
 8000c0c:	fb09 fa03 	mul.w	sl, r9, r3
 8000c10:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000c14:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000c18:	45b2      	cmp	sl, r6
 8000c1a:	d90a      	bls.n	8000c32 <__udivmoddi4+0x6a>
 8000c1c:	19f6      	adds	r6, r6, r7
 8000c1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c22:	f080 8125 	bcs.w	8000e70 <__udivmoddi4+0x2a8>
 8000c26:	45b2      	cmp	sl, r6
 8000c28:	f240 8122 	bls.w	8000e70 <__udivmoddi4+0x2a8>
 8000c2c:	f1a9 0902 	sub.w	r9, r9, #2
 8000c30:	443e      	add	r6, r7
 8000c32:	eba6 060a 	sub.w	r6, r6, sl
 8000c36:	fbb6 f0f2 	udiv	r0, r6, r2
 8000c3a:	fb02 6610 	mls	r6, r2, r0, r6
 8000c3e:	fb00 f303 	mul.w	r3, r0, r3
 8000c42:	b2a4      	uxth	r4, r4
 8000c44:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000c48:	42a3      	cmp	r3, r4
 8000c4a:	d909      	bls.n	8000c60 <__udivmoddi4+0x98>
 8000c4c:	19e4      	adds	r4, r4, r7
 8000c4e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c52:	f080 810b 	bcs.w	8000e6c <__udivmoddi4+0x2a4>
 8000c56:	42a3      	cmp	r3, r4
 8000c58:	f240 8108 	bls.w	8000e6c <__udivmoddi4+0x2a4>
 8000c5c:	3802      	subs	r0, #2
 8000c5e:	443c      	add	r4, r7
 8000c60:	2100      	movs	r1, #0
 8000c62:	1ae4      	subs	r4, r4, r3
 8000c64:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c68:	2d00      	cmp	r5, #0
 8000c6a:	d062      	beq.n	8000d32 <__udivmoddi4+0x16a>
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c72:	602c      	str	r4, [r5, #0]
 8000c74:	606b      	str	r3, [r5, #4]
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0xc6>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d055      	beq.n	8000d2e <__udivmoddi4+0x166>
 8000c82:	2100      	movs	r1, #0
 8000c84:	e885 0041 	stmia.w	r5, {r0, r6}
 8000c88:	4608      	mov	r0, r1
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	f040 808f 	bne.w	8000db6 <__udivmoddi4+0x1ee>
 8000c98:	42b3      	cmp	r3, r6
 8000c9a:	d302      	bcc.n	8000ca2 <__udivmoddi4+0xda>
 8000c9c:	4282      	cmp	r2, r0
 8000c9e:	f200 80fc 	bhi.w	8000e9a <__udivmoddi4+0x2d2>
 8000ca2:	1a84      	subs	r4, r0, r2
 8000ca4:	eb66 0603 	sbc.w	r6, r6, r3
 8000ca8:	2001      	movs	r0, #1
 8000caa:	46b4      	mov	ip, r6
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d040      	beq.n	8000d32 <__udivmoddi4+0x16a>
 8000cb0:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb8:	b912      	cbnz	r2, 8000cc0 <__udivmoddi4+0xf8>
 8000cba:	2701      	movs	r7, #1
 8000cbc:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cc0:	fab7 fe87 	clz	lr, r7
 8000cc4:	f1be 0f00 	cmp.w	lr, #0
 8000cc8:	d135      	bne.n	8000d36 <__udivmoddi4+0x16e>
 8000cca:	2101      	movs	r1, #1
 8000ccc:	1bf6      	subs	r6, r6, r7
 8000cce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000cd2:	fa1f f887 	uxth.w	r8, r7
 8000cd6:	fbb6 f2fc 	udiv	r2, r6, ip
 8000cda:	fb0c 6612 	mls	r6, ip, r2, r6
 8000cde:	fb08 f002 	mul.w	r0, r8, r2
 8000ce2:	0c23      	lsrs	r3, r4, #16
 8000ce4:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000ce8:	42b0      	cmp	r0, r6
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x134>
 8000cec:	19f6      	adds	r6, r6, r7
 8000cee:	f102 33ff 	add.w	r3, r2, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x132>
 8000cf4:	42b0      	cmp	r0, r6
 8000cf6:	f200 80d2 	bhi.w	8000e9e <__udivmoddi4+0x2d6>
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	1a36      	subs	r6, r6, r0
 8000cfe:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d02:	fb0c 6610 	mls	r6, ip, r0, r6
 8000d06:	fb08 f800 	mul.w	r8, r8, r0
 8000d0a:	b2a3      	uxth	r3, r4
 8000d0c:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x15c>
 8000d14:	19e4      	adds	r4, r4, r7
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x15a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b9 	bhi.w	8000e94 <__udivmoddi4+0x2cc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000d2c:	e79c      	b.n	8000c68 <__udivmoddi4+0xa0>
 8000d2e:	4629      	mov	r1, r5
 8000d30:	4628      	mov	r0, r5
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d3a:	f1ce 0320 	rsb	r3, lr, #32
 8000d3e:	fa26 f203 	lsr.w	r2, r6, r3
 8000d42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000d46:	fbb2 f1fc 	udiv	r1, r2, ip
 8000d4a:	fa1f f887 	uxth.w	r8, r7
 8000d4e:	fb0c 2211 	mls	r2, ip, r1, r2
 8000d52:	fa06 f60e 	lsl.w	r6, r6, lr
 8000d56:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5a:	fb01 f908 	mul.w	r9, r1, r8
 8000d5e:	4333      	orrs	r3, r6
 8000d60:	0c1e      	lsrs	r6, r3, #16
 8000d62:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d66:	45b1      	cmp	r9, r6
 8000d68:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d6c:	d909      	bls.n	8000d82 <__udivmoddi4+0x1ba>
 8000d6e:	19f6      	adds	r6, r6, r7
 8000d70:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d74:	f080 808c 	bcs.w	8000e90 <__udivmoddi4+0x2c8>
 8000d78:	45b1      	cmp	r9, r6
 8000d7a:	f240 8089 	bls.w	8000e90 <__udivmoddi4+0x2c8>
 8000d7e:	3902      	subs	r1, #2
 8000d80:	443e      	add	r6, r7
 8000d82:	eba6 0609 	sub.w	r6, r6, r9
 8000d86:	fbb6 f0fc 	udiv	r0, r6, ip
 8000d8a:	fb0c 6210 	mls	r2, ip, r0, r6
 8000d8e:	fb00 f908 	mul.w	r9, r0, r8
 8000d92:	b29e      	uxth	r6, r3
 8000d94:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000d98:	45b1      	cmp	r9, r6
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1e4>
 8000d9c:	19f6      	adds	r6, r6, r7
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	d271      	bcs.n	8000e88 <__udivmoddi4+0x2c0>
 8000da4:	45b1      	cmp	r9, r6
 8000da6:	d96f      	bls.n	8000e88 <__udivmoddi4+0x2c0>
 8000da8:	3802      	subs	r0, #2
 8000daa:	443e      	add	r6, r7
 8000dac:	eba6 0609 	sub.w	r6, r6, r9
 8000db0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000db4:	e78f      	b.n	8000cd6 <__udivmoddi4+0x10e>
 8000db6:	f1c1 0720 	rsb	r7, r1, #32
 8000dba:	fa22 f807 	lsr.w	r8, r2, r7
 8000dbe:	408b      	lsls	r3, r1
 8000dc0:	ea48 0303 	orr.w	r3, r8, r3
 8000dc4:	fa26 f407 	lsr.w	r4, r6, r7
 8000dc8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000dcc:	fbb4 f9fe 	udiv	r9, r4, lr
 8000dd0:	fa1f fc83 	uxth.w	ip, r3
 8000dd4:	fb0e 4419 	mls	r4, lr, r9, r4
 8000dd8:	408e      	lsls	r6, r1
 8000dda:	fa20 f807 	lsr.w	r8, r0, r7
 8000dde:	fb09 fa0c 	mul.w	sl, r9, ip
 8000de2:	ea48 0806 	orr.w	r8, r8, r6
 8000de6:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000dea:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000dee:	45a2      	cmp	sl, r4
 8000df0:	fa02 f201 	lsl.w	r2, r2, r1
 8000df4:	fa00 f601 	lsl.w	r6, r0, r1
 8000df8:	d908      	bls.n	8000e0c <__udivmoddi4+0x244>
 8000dfa:	18e4      	adds	r4, r4, r3
 8000dfc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e00:	d244      	bcs.n	8000e8c <__udivmoddi4+0x2c4>
 8000e02:	45a2      	cmp	sl, r4
 8000e04:	d942      	bls.n	8000e8c <__udivmoddi4+0x2c4>
 8000e06:	f1a9 0902 	sub.w	r9, r9, #2
 8000e0a:	441c      	add	r4, r3
 8000e0c:	eba4 040a 	sub.w	r4, r4, sl
 8000e10:	fbb4 f0fe 	udiv	r0, r4, lr
 8000e14:	fb0e 4410 	mls	r4, lr, r0, r4
 8000e18:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e1c:	fa1f f888 	uxth.w	r8, r8
 8000e20:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000e24:	45a4      	cmp	ip, r4
 8000e26:	d907      	bls.n	8000e38 <__udivmoddi4+0x270>
 8000e28:	18e4      	adds	r4, r4, r3
 8000e2a:	f100 3eff 	add.w	lr, r0, #4294967295
 8000e2e:	d229      	bcs.n	8000e84 <__udivmoddi4+0x2bc>
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d927      	bls.n	8000e84 <__udivmoddi4+0x2bc>
 8000e34:	3802      	subs	r0, #2
 8000e36:	441c      	add	r4, r3
 8000e38:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e3c:	fba0 8902 	umull	r8, r9, r0, r2
 8000e40:	eba4 0c0c 	sub.w	ip, r4, ip
 8000e44:	45cc      	cmp	ip, r9
 8000e46:	46c2      	mov	sl, r8
 8000e48:	46ce      	mov	lr, r9
 8000e4a:	d315      	bcc.n	8000e78 <__udivmoddi4+0x2b0>
 8000e4c:	d012      	beq.n	8000e74 <__udivmoddi4+0x2ac>
 8000e4e:	b155      	cbz	r5, 8000e66 <__udivmoddi4+0x29e>
 8000e50:	ebb6 030a 	subs.w	r3, r6, sl
 8000e54:	eb6c 060e 	sbc.w	r6, ip, lr
 8000e58:	fa06 f707 	lsl.w	r7, r6, r7
 8000e5c:	40cb      	lsrs	r3, r1
 8000e5e:	431f      	orrs	r7, r3
 8000e60:	40ce      	lsrs	r6, r1
 8000e62:	602f      	str	r7, [r5, #0]
 8000e64:	606e      	str	r6, [r5, #4]
 8000e66:	2100      	movs	r1, #0
 8000e68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6f7      	b.n	8000c60 <__udivmoddi4+0x98>
 8000e70:	4689      	mov	r9, r1
 8000e72:	e6de      	b.n	8000c32 <__udivmoddi4+0x6a>
 8000e74:	4546      	cmp	r6, r8
 8000e76:	d2ea      	bcs.n	8000e4e <__udivmoddi4+0x286>
 8000e78:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e7c:	eb69 0e03 	sbc.w	lr, r9, r3
 8000e80:	3801      	subs	r0, #1
 8000e82:	e7e4      	b.n	8000e4e <__udivmoddi4+0x286>
 8000e84:	4670      	mov	r0, lr
 8000e86:	e7d7      	b.n	8000e38 <__udivmoddi4+0x270>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e78f      	b.n	8000dac <__udivmoddi4+0x1e4>
 8000e8c:	4681      	mov	r9, r0
 8000e8e:	e7bd      	b.n	8000e0c <__udivmoddi4+0x244>
 8000e90:	4611      	mov	r1, r2
 8000e92:	e776      	b.n	8000d82 <__udivmoddi4+0x1ba>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e744      	b.n	8000d24 <__udivmoddi4+0x15c>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0xe4>
 8000e9e:	3a02      	subs	r2, #2
 8000ea0:	443e      	add	r6, r7
 8000ea2:	e72b      	b.n	8000cfc <__udivmoddi4+0x134>

08000ea4 <selfrel_offset31>:
 8000ea4:	6803      	ldr	r3, [r0, #0]
 8000ea6:	005a      	lsls	r2, r3, #1
 8000ea8:	bf4c      	ite	mi
 8000eaa:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000eae:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000eb2:	4418      	add	r0, r3
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <search_EIT_table>:
 8000eb8:	b361      	cbz	r1, 8000f14 <search_EIT_table+0x5c>
 8000eba:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ebe:	f101 3aff 	add.w	sl, r1, #4294967295
 8000ec2:	4690      	mov	r8, r2
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	46d1      	mov	r9, sl
 8000ec8:	2700      	movs	r7, #0
 8000eca:	eb07 0409 	add.w	r4, r7, r9
 8000ece:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000ed2:	1064      	asrs	r4, r4, #1
 8000ed4:	00e5      	lsls	r5, r4, #3
 8000ed6:	1971      	adds	r1, r6, r5
 8000ed8:	4608      	mov	r0, r1
 8000eda:	f7ff ffe3 	bl	8000ea4 <selfrel_offset31>
 8000ede:	45a2      	cmp	sl, r4
 8000ee0:	4683      	mov	fp, r0
 8000ee2:	f105 0008 	add.w	r0, r5, #8
 8000ee6:	4430      	add	r0, r6
 8000ee8:	d009      	beq.n	8000efe <search_EIT_table+0x46>
 8000eea:	f7ff ffdb 	bl	8000ea4 <selfrel_offset31>
 8000eee:	45c3      	cmp	fp, r8
 8000ef0:	f100 30ff 	add.w	r0, r0, #4294967295
 8000ef4:	d805      	bhi.n	8000f02 <search_EIT_table+0x4a>
 8000ef6:	4540      	cmp	r0, r8
 8000ef8:	d209      	bcs.n	8000f0e <search_EIT_table+0x56>
 8000efa:	1c67      	adds	r7, r4, #1
 8000efc:	e7e5      	b.n	8000eca <search_EIT_table+0x12>
 8000efe:	45c3      	cmp	fp, r8
 8000f00:	d905      	bls.n	8000f0e <search_EIT_table+0x56>
 8000f02:	42a7      	cmp	r7, r4
 8000f04:	d002      	beq.n	8000f0c <search_EIT_table+0x54>
 8000f06:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f0a:	e7de      	b.n	8000eca <search_EIT_table+0x12>
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	4608      	mov	r0, r1
 8000f10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f14:	4608      	mov	r0, r1
 8000f16:	4770      	bx	lr

08000f18 <__gnu_unwind_get_pr_addr>:
 8000f18:	2801      	cmp	r0, #1
 8000f1a:	d007      	beq.n	8000f2c <__gnu_unwind_get_pr_addr+0x14>
 8000f1c:	2802      	cmp	r0, #2
 8000f1e:	d007      	beq.n	8000f30 <__gnu_unwind_get_pr_addr+0x18>
 8000f20:	4b04      	ldr	r3, [pc, #16]	; (8000f34 <__gnu_unwind_get_pr_addr+0x1c>)
 8000f22:	2800      	cmp	r0, #0
 8000f24:	bf0c      	ite	eq
 8000f26:	4618      	moveq	r0, r3
 8000f28:	2000      	movne	r0, #0
 8000f2a:	4770      	bx	lr
 8000f2c:	4802      	ldr	r0, [pc, #8]	; (8000f38 <__gnu_unwind_get_pr_addr+0x20>)
 8000f2e:	4770      	bx	lr
 8000f30:	4802      	ldr	r0, [pc, #8]	; (8000f3c <__gnu_unwind_get_pr_addr+0x24>)
 8000f32:	4770      	bx	lr
 8000f34:	08001629 	.word	0x08001629
 8000f38:	0800162d 	.word	0x0800162d
 8000f3c:	08001631 	.word	0x08001631

08000f40 <get_eit_entry>:
 8000f40:	b530      	push	{r4, r5, lr}
 8000f42:	4b25      	ldr	r3, [pc, #148]	; (8000fd8 <get_eit_entry+0x98>)
 8000f44:	b083      	sub	sp, #12
 8000f46:	4604      	mov	r4, r0
 8000f48:	1e8d      	subs	r5, r1, #2
 8000f4a:	b373      	cbz	r3, 8000faa <get_eit_entry+0x6a>
 8000f4c:	a901      	add	r1, sp, #4
 8000f4e:	4628      	mov	r0, r5
 8000f50:	f3af 8000 	nop.w
 8000f54:	b318      	cbz	r0, 8000f9e <get_eit_entry+0x5e>
 8000f56:	9901      	ldr	r1, [sp, #4]
 8000f58:	462a      	mov	r2, r5
 8000f5a:	f7ff ffad 	bl	8000eb8 <search_EIT_table>
 8000f5e:	4601      	mov	r1, r0
 8000f60:	b1e8      	cbz	r0, 8000f9e <get_eit_entry+0x5e>
 8000f62:	f7ff ff9f 	bl	8000ea4 <selfrel_offset31>
 8000f66:	684b      	ldr	r3, [r1, #4]
 8000f68:	64a0      	str	r0, [r4, #72]	; 0x48
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d011      	beq.n	8000f92 <get_eit_entry+0x52>
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	db22      	blt.n	8000fb8 <get_eit_entry+0x78>
 8000f72:	1d08      	adds	r0, r1, #4
 8000f74:	f7ff ff96 	bl	8000ea4 <selfrel_offset31>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000f7c:	6523      	str	r3, [r4, #80]	; 0x50
 8000f7e:	6803      	ldr	r3, [r0, #0]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	db1e      	blt.n	8000fc2 <get_eit_entry+0x82>
 8000f84:	f7ff ff8e 	bl	8000ea4 <selfrel_offset31>
 8000f88:	2300      	movs	r3, #0
 8000f8a:	6120      	str	r0, [r4, #16]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	b003      	add	sp, #12
 8000f90:	bd30      	pop	{r4, r5, pc}
 8000f92:	2305      	movs	r3, #5
 8000f94:	2200      	movs	r2, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	6122      	str	r2, [r4, #16]
 8000f9a:	b003      	add	sp, #12
 8000f9c:	bd30      	pop	{r4, r5, pc}
 8000f9e:	2309      	movs	r3, #9
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	6122      	str	r2, [r4, #16]
 8000fa6:	b003      	add	sp, #12
 8000fa8:	bd30      	pop	{r4, r5, pc}
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <get_eit_entry+0x9c>)
 8000fac:	490c      	ldr	r1, [pc, #48]	; (8000fe0 <get_eit_entry+0xa0>)
 8000fae:	4618      	mov	r0, r3
 8000fb0:	1ac9      	subs	r1, r1, r3
 8000fb2:	10c9      	asrs	r1, r1, #3
 8000fb4:	9101      	str	r1, [sp, #4]
 8000fb6:	e7cf      	b.n	8000f58 <get_eit_entry+0x18>
 8000fb8:	2301      	movs	r3, #1
 8000fba:	1d08      	adds	r0, r1, #4
 8000fbc:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fbe:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc0:	e7dd      	b.n	8000f7e <get_eit_entry+0x3e>
 8000fc2:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000fc6:	f7ff ffa7 	bl	8000f18 <__gnu_unwind_get_pr_addr>
 8000fca:	2800      	cmp	r0, #0
 8000fcc:	6120      	str	r0, [r4, #16]
 8000fce:	bf14      	ite	ne
 8000fd0:	2300      	movne	r3, #0
 8000fd2:	2309      	moveq	r3, #9
 8000fd4:	e7da      	b.n	8000f8c <get_eit_entry+0x4c>
 8000fd6:	bf00      	nop
 8000fd8:	00000000 	.word	0x00000000
 8000fdc:	08008f6c 	.word	0x08008f6c
 8000fe0:	080090ac 	.word	0x080090ac

08000fe4 <restore_non_core_regs>:
 8000fe4:	6803      	ldr	r3, [r0, #0]
 8000fe6:	b510      	push	{r4, lr}
 8000fe8:	07da      	lsls	r2, r3, #31
 8000fea:	4604      	mov	r4, r0
 8000fec:	d406      	bmi.n	8000ffc <restore_non_core_regs+0x18>
 8000fee:	079b      	lsls	r3, r3, #30
 8000ff0:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000ff4:	d509      	bpl.n	800100a <restore_non_core_regs+0x26>
 8000ff6:	f000 fc57 	bl	80018a8 <__gnu_Unwind_Restore_VFP_D>
 8000ffa:	6823      	ldr	r3, [r4, #0]
 8000ffc:	0759      	lsls	r1, r3, #29
 8000ffe:	d509      	bpl.n	8001014 <restore_non_core_regs+0x30>
 8001000:	071a      	lsls	r2, r3, #28
 8001002:	d50e      	bpl.n	8001022 <restore_non_core_regs+0x3e>
 8001004:	06db      	lsls	r3, r3, #27
 8001006:	d513      	bpl.n	8001030 <restore_non_core_regs+0x4c>
 8001008:	bd10      	pop	{r4, pc}
 800100a:	f000 fc45 	bl	8001898 <__gnu_Unwind_Restore_VFP>
 800100e:	6823      	ldr	r3, [r4, #0]
 8001010:	0759      	lsls	r1, r3, #29
 8001012:	d4f5      	bmi.n	8001000 <restore_non_core_regs+0x1c>
 8001014:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8001018:	f000 fc4e 	bl	80018b8 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800101c:	6823      	ldr	r3, [r4, #0]
 800101e:	071a      	lsls	r2, r3, #28
 8001020:	d4f0      	bmi.n	8001004 <restore_non_core_regs+0x20>
 8001022:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001026:	f000 fc4f 	bl	80018c8 <__gnu_Unwind_Restore_WMMXD>
 800102a:	6823      	ldr	r3, [r4, #0]
 800102c:	06db      	lsls	r3, r3, #27
 800102e:	d4eb      	bmi.n	8001008 <restore_non_core_regs+0x24>
 8001030:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001038:	f000 bc8a 	b.w	8001950 <__gnu_Unwind_Restore_WMMXC>

0800103c <_Unwind_decode_typeinfo_ptr.isra.0>:
 800103c:	6803      	ldr	r3, [r0, #0]
 800103e:	b103      	cbz	r3, 8001042 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001040:	4403      	add	r3, r0
 8001042:	4618      	mov	r0, r3
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <__gnu_unwind_24bit.isra.1>:
 8001048:	2009      	movs	r0, #9
 800104a:	4770      	bx	lr

0800104c <_Unwind_DebugHook>:
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop

08001050 <unwind_phase2>:
 8001050:	b570      	push	{r4, r5, r6, lr}
 8001052:	4604      	mov	r4, r0
 8001054:	460d      	mov	r5, r1
 8001056:	e008      	b.n	800106a <unwind_phase2+0x1a>
 8001058:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800105a:	6923      	ldr	r3, [r4, #16]
 800105c:	6162      	str	r2, [r4, #20]
 800105e:	4621      	mov	r1, r4
 8001060:	462a      	mov	r2, r5
 8001062:	2001      	movs	r0, #1
 8001064:	4798      	blx	r3
 8001066:	2808      	cmp	r0, #8
 8001068:	d108      	bne.n	800107c <unwind_phase2+0x2c>
 800106a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800106c:	4620      	mov	r0, r4
 800106e:	f7ff ff67 	bl	8000f40 <get_eit_entry>
 8001072:	4606      	mov	r6, r0
 8001074:	2800      	cmp	r0, #0
 8001076:	d0ef      	beq.n	8001058 <unwind_phase2+0x8>
 8001078:	f007 fcfd 	bl	8008a76 <abort>
 800107c:	2807      	cmp	r0, #7
 800107e:	d1fb      	bne.n	8001078 <unwind_phase2+0x28>
 8001080:	4630      	mov	r0, r6
 8001082:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001084:	f7ff ffe2 	bl	800104c <_Unwind_DebugHook>
 8001088:	1d28      	adds	r0, r5, #4
 800108a:	f000 fbf9 	bl	8001880 <__restore_core_regs>
 800108e:	bf00      	nop

08001090 <unwind_phase2_forced>:
 8001090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001094:	4605      	mov	r5, r0
 8001096:	2700      	movs	r7, #0
 8001098:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 800109c:	ac03      	add	r4, sp, #12
 800109e:	1d0e      	adds	r6, r1, #4
 80010a0:	4692      	mov	sl, r2
 80010a2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010a6:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010aa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80010ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010ae:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80010b2:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010b6:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80010be:	ac02      	add	r4, sp, #8
 80010c0:	4628      	mov	r0, r5
 80010c2:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80010c4:	6027      	str	r7, [r4, #0]
 80010c6:	f7ff ff3b 	bl	8000f40 <get_eit_entry>
 80010ca:	f1ba 0f00 	cmp.w	sl, #0
 80010ce:	4607      	mov	r7, r0
 80010d0:	bf14      	ite	ne
 80010d2:	260a      	movne	r6, #10
 80010d4:	2609      	moveq	r6, #9
 80010d6:	b17f      	cbz	r7, 80010f8 <unwind_phase2_forced+0x68>
 80010d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010da:	f046 0110 	orr.w	r1, r6, #16
 80010de:	e88d 0210 	stmia.w	sp, {r4, r9}
 80010e2:	462a      	mov	r2, r5
 80010e4:	6463      	str	r3, [r4, #68]	; 0x44
 80010e6:	2001      	movs	r0, #1
 80010e8:	462b      	mov	r3, r5
 80010ea:	47c0      	blx	r8
 80010ec:	bb78      	cbnz	r0, 800114e <unwind_phase2_forced+0xbe>
 80010ee:	4638      	mov	r0, r7
 80010f0:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80010f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fa:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80010fe:	616b      	str	r3, [r5, #20]
 8001100:	4621      	mov	r1, r4
 8001102:	a87a      	add	r0, sp, #488	; 0x1e8
 8001104:	f003 fef6 	bl	8004ef4 <memcpy>
 8001108:	692b      	ldr	r3, [r5, #16]
 800110a:	aa7a      	add	r2, sp, #488	; 0x1e8
 800110c:	4629      	mov	r1, r5
 800110e:	4630      	mov	r0, r6
 8001110:	4798      	blx	r3
 8001112:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001114:	4682      	mov	sl, r0
 8001116:	e88d 0210 	stmia.w	sp, {r4, r9}
 800111a:	4631      	mov	r1, r6
 800111c:	6463      	str	r3, [r4, #68]	; 0x44
 800111e:	462a      	mov	r2, r5
 8001120:	462b      	mov	r3, r5
 8001122:	2001      	movs	r0, #1
 8001124:	47c0      	blx	r8
 8001126:	b990      	cbnz	r0, 800114e <unwind_phase2_forced+0xbe>
 8001128:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800112c:	a97a      	add	r1, sp, #488	; 0x1e8
 800112e:	4620      	mov	r0, r4
 8001130:	f003 fee0 	bl	8004ef4 <memcpy>
 8001134:	f1ba 0f08 	cmp.w	sl, #8
 8001138:	d106      	bne.n	8001148 <unwind_phase2_forced+0xb8>
 800113a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800113c:	4628      	mov	r0, r5
 800113e:	f7ff feff 	bl	8000f40 <get_eit_entry>
 8001142:	2609      	movs	r6, #9
 8001144:	4607      	mov	r7, r0
 8001146:	e7c6      	b.n	80010d6 <unwind_phase2_forced+0x46>
 8001148:	f1ba 0f07 	cmp.w	sl, #7
 800114c:	d005      	beq.n	800115a <unwind_phase2_forced+0xca>
 800114e:	2709      	movs	r7, #9
 8001150:	4638      	mov	r0, r7
 8001152:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115a:	4638      	mov	r0, r7
 800115c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800115e:	f7ff ff75 	bl	800104c <_Unwind_DebugHook>
 8001162:	a803      	add	r0, sp, #12
 8001164:	f000 fb8c 	bl	8001880 <__restore_core_regs>

08001168 <_Unwind_GetCFA>:
 8001168:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800116a:	4770      	bx	lr

0800116c <__gnu_Unwind_RaiseException>:
 800116c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800116e:	f04f 3eff 	mov.w	lr, #4294967295
 8001172:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001174:	b0f9      	sub	sp, #484	; 0x1e4
 8001176:	640b      	str	r3, [r1, #64]	; 0x40
 8001178:	1d0e      	adds	r6, r1, #4
 800117a:	ad01      	add	r5, sp, #4
 800117c:	460f      	mov	r7, r1
 800117e:	4604      	mov	r4, r0
 8001180:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800118a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001190:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001194:	f8cd e000 	str.w	lr, [sp]
 8001198:	e006      	b.n	80011a8 <__gnu_Unwind_RaiseException+0x3c>
 800119a:	6923      	ldr	r3, [r4, #16]
 800119c:	466a      	mov	r2, sp
 800119e:	4621      	mov	r1, r4
 80011a0:	4798      	blx	r3
 80011a2:	2808      	cmp	r0, #8
 80011a4:	4605      	mov	r5, r0
 80011a6:	d108      	bne.n	80011ba <__gnu_Unwind_RaiseException+0x4e>
 80011a8:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011aa:	4620      	mov	r0, r4
 80011ac:	f7ff fec8 	bl	8000f40 <get_eit_entry>
 80011b0:	2800      	cmp	r0, #0
 80011b2:	d0f2      	beq.n	800119a <__gnu_Unwind_RaiseException+0x2e>
 80011b4:	2009      	movs	r0, #9
 80011b6:	b079      	add	sp, #484	; 0x1e4
 80011b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011ba:	4668      	mov	r0, sp
 80011bc:	f7ff ff12 	bl	8000fe4 <restore_non_core_regs>
 80011c0:	2d06      	cmp	r5, #6
 80011c2:	d1f7      	bne.n	80011b4 <__gnu_Unwind_RaiseException+0x48>
 80011c4:	4639      	mov	r1, r7
 80011c6:	4620      	mov	r0, r4
 80011c8:	f7ff ff42 	bl	8001050 <unwind_phase2>

080011cc <__gnu_Unwind_ForcedUnwind>:
 80011cc:	b430      	push	{r4, r5}
 80011ce:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80011d0:	60c1      	str	r1, [r0, #12]
 80011d2:	6182      	str	r2, [r0, #24]
 80011d4:	4619      	mov	r1, r3
 80011d6:	641d      	str	r5, [r3, #64]	; 0x40
 80011d8:	2200      	movs	r2, #0
 80011da:	bc30      	pop	{r4, r5}
 80011dc:	e758      	b.n	8001090 <unwind_phase2_forced>
 80011de:	bf00      	nop

080011e0 <__gnu_Unwind_Resume>:
 80011e0:	b570      	push	{r4, r5, r6, lr}
 80011e2:	6943      	ldr	r3, [r0, #20]
 80011e4:	68c6      	ldr	r6, [r0, #12]
 80011e6:	640b      	str	r3, [r1, #64]	; 0x40
 80011e8:	b126      	cbz	r6, 80011f4 <__gnu_Unwind_Resume+0x14>
 80011ea:	2201      	movs	r2, #1
 80011ec:	f7ff ff50 	bl	8001090 <unwind_phase2_forced>
 80011f0:	f007 fc41 	bl	8008a76 <abort>
 80011f4:	6903      	ldr	r3, [r0, #16]
 80011f6:	460a      	mov	r2, r1
 80011f8:	4604      	mov	r4, r0
 80011fa:	460d      	mov	r5, r1
 80011fc:	4601      	mov	r1, r0
 80011fe:	2002      	movs	r0, #2
 8001200:	4798      	blx	r3
 8001202:	2807      	cmp	r0, #7
 8001204:	d007      	beq.n	8001216 <__gnu_Unwind_Resume+0x36>
 8001206:	2808      	cmp	r0, #8
 8001208:	d103      	bne.n	8001212 <__gnu_Unwind_Resume+0x32>
 800120a:	4629      	mov	r1, r5
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff ff1f 	bl	8001050 <unwind_phase2>
 8001212:	f007 fc30 	bl	8008a76 <abort>
 8001216:	4630      	mov	r0, r6
 8001218:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800121a:	f7ff ff17 	bl	800104c <_Unwind_DebugHook>
 800121e:	1d28      	adds	r0, r5, #4
 8001220:	f000 fb2e 	bl	8001880 <__restore_core_regs>

08001224 <__gnu_Unwind_Resume_or_Rethrow>:
 8001224:	68c2      	ldr	r2, [r0, #12]
 8001226:	b12a      	cbz	r2, 8001234 <__gnu_Unwind_Resume_or_Rethrow+0x10>
 8001228:	b410      	push	{r4}
 800122a:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
 800122c:	2200      	movs	r2, #0
 800122e:	640c      	str	r4, [r1, #64]	; 0x40
 8001230:	bc10      	pop	{r4}
 8001232:	e72d      	b.n	8001090 <unwind_phase2_forced>
 8001234:	e79a      	b.n	800116c <__gnu_Unwind_RaiseException>
 8001236:	bf00      	nop

08001238 <_Unwind_Complete>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <_Unwind_DeleteException>:
 800123c:	6883      	ldr	r3, [r0, #8]
 800123e:	b113      	cbz	r3, 8001246 <_Unwind_DeleteException+0xa>
 8001240:	4601      	mov	r1, r0
 8001242:	2001      	movs	r0, #1
 8001244:	4718      	bx	r3
 8001246:	4770      	bx	lr

08001248 <_Unwind_VRS_Get>:
 8001248:	b500      	push	{lr}
 800124a:	2904      	cmp	r1, #4
 800124c:	d807      	bhi.n	800125e <_Unwind_VRS_Get+0x16>
 800124e:	e8df f001 	tbb	[pc, r1]
 8001252:	0903      	.short	0x0903
 8001254:	0906      	.short	0x0906
 8001256:	09          	.byte	0x09
 8001257:	00          	.byte	0x00
 8001258:	b90b      	cbnz	r3, 800125e <_Unwind_VRS_Get+0x16>
 800125a:	2a0f      	cmp	r2, #15
 800125c:	d905      	bls.n	800126a <_Unwind_VRS_Get+0x22>
 800125e:	2002      	movs	r0, #2
 8001260:	f85d fb04 	ldr.w	pc, [sp], #4
 8001264:	2001      	movs	r0, #1
 8001266:	f85d fb04 	ldr.w	pc, [sp], #4
 800126a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800126e:	6852      	ldr	r2, [r2, #4]
 8001270:	4618      	mov	r0, r3
 8001272:	9b01      	ldr	r3, [sp, #4]
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	f85d fb04 	ldr.w	pc, [sp], #4
 800127a:	bf00      	nop

0800127c <_Unwind_GetGR>:
 800127c:	2300      	movs	r3, #0
 800127e:	b510      	push	{r4, lr}
 8001280:	b084      	sub	sp, #16
 8001282:	ac03      	add	r4, sp, #12
 8001284:	460a      	mov	r2, r1
 8001286:	9400      	str	r4, [sp, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff ffdd 	bl	8001248 <_Unwind_VRS_Get>
 800128e:	9803      	ldr	r0, [sp, #12]
 8001290:	b004      	add	sp, #16
 8001292:	bd10      	pop	{r4, pc}

08001294 <_Unwind_VRS_Set>:
 8001294:	b500      	push	{lr}
 8001296:	2904      	cmp	r1, #4
 8001298:	d807      	bhi.n	80012aa <_Unwind_VRS_Set+0x16>
 800129a:	e8df f001 	tbb	[pc, r1]
 800129e:	0903      	.short	0x0903
 80012a0:	0906      	.short	0x0906
 80012a2:	09          	.byte	0x09
 80012a3:	00          	.byte	0x00
 80012a4:	b90b      	cbnz	r3, 80012aa <_Unwind_VRS_Set+0x16>
 80012a6:	2a0f      	cmp	r2, #15
 80012a8:	d905      	bls.n	80012b6 <_Unwind_VRS_Set+0x22>
 80012aa:	2002      	movs	r0, #2
 80012ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b0:	2001      	movs	r0, #1
 80012b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b6:	9901      	ldr	r1, [sp, #4]
 80012b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012bc:	6809      	ldr	r1, [r1, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	6051      	str	r1, [r2, #4]
 80012c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012c6:	bf00      	nop

080012c8 <_Unwind_SetGR>:
 80012c8:	2300      	movs	r3, #0
 80012ca:	b510      	push	{r4, lr}
 80012cc:	b084      	sub	sp, #16
 80012ce:	ac04      	add	r4, sp, #16
 80012d0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80012d4:	9400      	str	r4, [sp, #0]
 80012d6:	460a      	mov	r2, r1
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff ffdb 	bl	8001294 <_Unwind_VRS_Set>
 80012de:	b004      	add	sp, #16
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	bf00      	nop

080012e4 <__gnu_Unwind_Backtrace>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	f04f 3eff 	mov.w	lr, #4294967295
 80012ea:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80012ec:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80012f0:	6413      	str	r3, [r2, #64]	; 0x40
 80012f2:	1d15      	adds	r5, r2, #4
 80012f4:	ac17      	add	r4, sp, #92	; 0x5c
 80012f6:	4607      	mov	r7, r0
 80012f8:	460e      	mov	r6, r1
 80012fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001304:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001306:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800130a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800130e:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8001312:	e012      	b.n	800133a <__gnu_Unwind_Backtrace+0x56>
 8001314:	210c      	movs	r1, #12
 8001316:	a816      	add	r0, sp, #88	; 0x58
 8001318:	466a      	mov	r2, sp
 800131a:	f7ff ffd5 	bl	80012c8 <_Unwind_SetGR>
 800131e:	4631      	mov	r1, r6
 8001320:	a816      	add	r0, sp, #88	; 0x58
 8001322:	47b8      	blx	r7
 8001324:	b978      	cbnz	r0, 8001346 <__gnu_Unwind_Backtrace+0x62>
 8001326:	9b04      	ldr	r3, [sp, #16]
 8001328:	aa16      	add	r2, sp, #88	; 0x58
 800132a:	4669      	mov	r1, sp
 800132c:	2008      	movs	r0, #8
 800132e:	4798      	blx	r3
 8001330:	2805      	cmp	r0, #5
 8001332:	4604      	mov	r4, r0
 8001334:	d008      	beq.n	8001348 <__gnu_Unwind_Backtrace+0x64>
 8001336:	2809      	cmp	r0, #9
 8001338:	d005      	beq.n	8001346 <__gnu_Unwind_Backtrace+0x62>
 800133a:	9926      	ldr	r1, [sp, #152]	; 0x98
 800133c:	4668      	mov	r0, sp
 800133e:	f7ff fdff 	bl	8000f40 <get_eit_entry>
 8001342:	2800      	cmp	r0, #0
 8001344:	d0e6      	beq.n	8001314 <__gnu_Unwind_Backtrace+0x30>
 8001346:	2409      	movs	r4, #9
 8001348:	a816      	add	r0, sp, #88	; 0x58
 800134a:	f7ff fe4b 	bl	8000fe4 <restore_non_core_regs>
 800134e:	4620      	mov	r0, r4
 8001350:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001356:	bf00      	nop

08001358 <__gnu_unwind_pr_common>:
 8001358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800135c:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 800135e:	4691      	mov	r9, r2
 8001360:	6822      	ldr	r2, [r4, #0]
 8001362:	b08b      	sub	sp, #44	; 0x2c
 8001364:	3404      	adds	r4, #4
 8001366:	460d      	mov	r5, r1
 8001368:	9207      	str	r2, [sp, #28]
 800136a:	9408      	str	r4, [sp, #32]
 800136c:	f000 0b03 	and.w	fp, r0, #3
 8001370:	461e      	mov	r6, r3
 8001372:	2b00      	cmp	r3, #0
 8001374:	d160      	bne.n	8001438 <__gnu_unwind_pr_common+0xe0>
 8001376:	2303      	movs	r3, #3
 8001378:	0212      	lsls	r2, r2, #8
 800137a:	9207      	str	r2, [sp, #28]
 800137c:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8001380:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001384:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001386:	f1bb 0f02 	cmp.w	fp, #2
 800138a:	bf08      	it	eq
 800138c:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800138e:	f013 0301 	ands.w	r3, r3, #1
 8001392:	d140      	bne.n	8001416 <__gnu_unwind_pr_common+0xbe>
 8001394:	9301      	str	r3, [sp, #4]
 8001396:	f000 0308 	and.w	r3, r0, #8
 800139a:	9303      	str	r3, [sp, #12]
 800139c:	f8d4 8000 	ldr.w	r8, [r4]
 80013a0:	f1b8 0f00 	cmp.w	r8, #0
 80013a4:	d039      	beq.n	800141a <__gnu_unwind_pr_common+0xc2>
 80013a6:	2e02      	cmp	r6, #2
 80013a8:	d043      	beq.n	8001432 <__gnu_unwind_pr_common+0xda>
 80013aa:	f8b4 8000 	ldrh.w	r8, [r4]
 80013ae:	8867      	ldrh	r7, [r4, #2]
 80013b0:	3404      	adds	r4, #4
 80013b2:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013b4:	f027 0a01 	bic.w	sl, r7, #1
 80013b8:	210f      	movs	r1, #15
 80013ba:	4648      	mov	r0, r9
 80013bc:	449a      	add	sl, r3
 80013be:	f7ff ff5d 	bl	800127c <_Unwind_GetGR>
 80013c2:	4582      	cmp	sl, r0
 80013c4:	d833      	bhi.n	800142e <__gnu_unwind_pr_common+0xd6>
 80013c6:	f028 0301 	bic.w	r3, r8, #1
 80013ca:	449a      	add	sl, r3
 80013cc:	4550      	cmp	r0, sl
 80013ce:	bf2c      	ite	cs
 80013d0:	2000      	movcs	r0, #0
 80013d2:	2001      	movcc	r0, #1
 80013d4:	007f      	lsls	r7, r7, #1
 80013d6:	f007 0702 	and.w	r7, r7, #2
 80013da:	f008 0801 	and.w	r8, r8, #1
 80013de:	ea47 0708 	orr.w	r7, r7, r8
 80013e2:	2f01      	cmp	r7, #1
 80013e4:	d03e      	beq.n	8001464 <__gnu_unwind_pr_common+0x10c>
 80013e6:	d335      	bcc.n	8001454 <__gnu_unwind_pr_common+0xfc>
 80013e8:	2f02      	cmp	r7, #2
 80013ea:	d11c      	bne.n	8001426 <__gnu_unwind_pr_common+0xce>
 80013ec:	6823      	ldr	r3, [r4, #0]
 80013ee:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80013f2:	9202      	str	r2, [sp, #8]
 80013f4:	f1bb 0f00 	cmp.w	fp, #0
 80013f8:	d176      	bne.n	80014e8 <__gnu_unwind_pr_common+0x190>
 80013fa:	b128      	cbz	r0, 8001408 <__gnu_unwind_pr_common+0xb0>
 80013fc:	9903      	ldr	r1, [sp, #12]
 80013fe:	2900      	cmp	r1, #0
 8001400:	d07e      	beq.n	8001500 <__gnu_unwind_pr_common+0x1a8>
 8001402:	2a00      	cmp	r2, #0
 8001404:	f000 80a6 	beq.w	8001554 <__gnu_unwind_pr_common+0x1fc>
 8001408:	2b00      	cmp	r3, #0
 800140a:	db77      	blt.n	80014fc <__gnu_unwind_pr_common+0x1a4>
 800140c:	9b02      	ldr	r3, [sp, #8]
 800140e:	3301      	adds	r3, #1
 8001410:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001414:	e7c2      	b.n	800139c <__gnu_unwind_pr_common+0x44>
 8001416:	2300      	movs	r3, #0
 8001418:	9301      	str	r3, [sp, #4]
 800141a:	2e02      	cmp	r6, #2
 800141c:	dd3e      	ble.n	800149c <__gnu_unwind_pr_common+0x144>
 800141e:	f7ff fe13 	bl	8001048 <__gnu_unwind_24bit.isra.1>
 8001422:	2800      	cmp	r0, #0
 8001424:	d040      	beq.n	80014a8 <__gnu_unwind_pr_common+0x150>
 8001426:	2009      	movs	r0, #9
 8001428:	b00b      	add	sp, #44	; 0x2c
 800142a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800142e:	2000      	movs	r0, #0
 8001430:	e7d0      	b.n	80013d4 <__gnu_unwind_pr_common+0x7c>
 8001432:	6867      	ldr	r7, [r4, #4]
 8001434:	3408      	adds	r4, #8
 8001436:	e7bc      	b.n	80013b2 <__gnu_unwind_pr_common+0x5a>
 8001438:	2b02      	cmp	r3, #2
 800143a:	dca3      	bgt.n	8001384 <__gnu_unwind_pr_common+0x2c>
 800143c:	2102      	movs	r1, #2
 800143e:	0c13      	lsrs	r3, r2, #16
 8001440:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001444:	0412      	lsls	r2, r2, #16
 8001446:	b2db      	uxtb	r3, r3
 8001448:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800144c:	9207      	str	r2, [sp, #28]
 800144e:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8001452:	e797      	b.n	8001384 <__gnu_unwind_pr_common+0x2c>
 8001454:	f1bb 0f00 	cmp.w	fp, #0
 8001458:	d002      	beq.n	8001460 <__gnu_unwind_pr_common+0x108>
 800145a:	2800      	cmp	r0, #0
 800145c:	f040 80bd 	bne.w	80015da <__gnu_unwind_pr_common+0x282>
 8001460:	3404      	adds	r4, #4
 8001462:	e79b      	b.n	800139c <__gnu_unwind_pr_common+0x44>
 8001464:	f1bb 0f00 	cmp.w	fp, #0
 8001468:	d125      	bne.n	80014b6 <__gnu_unwind_pr_common+0x15e>
 800146a:	b1a8      	cbz	r0, 8001498 <__gnu_unwind_pr_common+0x140>
 800146c:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001470:	1c99      	adds	r1, r3, #2
 8001472:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001476:	d0d6      	beq.n	8001426 <__gnu_unwind_pr_common+0xce>
 8001478:	f105 0158 	add.w	r1, r5, #88	; 0x58
 800147c:	3301      	adds	r3, #1
 800147e:	9106      	str	r1, [sp, #24]
 8001480:	f000 80a3 	beq.w	80015ca <__gnu_unwind_pr_common+0x272>
 8001484:	1d20      	adds	r0, r4, #4
 8001486:	f7ff fdd9 	bl	800103c <_Unwind_decode_typeinfo_ptr.isra.0>
 800148a:	ab06      	add	r3, sp, #24
 800148c:	4601      	mov	r1, r0
 800148e:	4628      	mov	r0, r5
 8001490:	f3af 8000 	nop.w
 8001494:	2800      	cmp	r0, #0
 8001496:	d177      	bne.n	8001588 <__gnu_unwind_pr_common+0x230>
 8001498:	3408      	adds	r4, #8
 800149a:	e77f      	b.n	800139c <__gnu_unwind_pr_common+0x44>
 800149c:	a907      	add	r1, sp, #28
 800149e:	4648      	mov	r0, r9
 80014a0:	f000 faf0 	bl	8001a84 <__gnu_unwind_execute>
 80014a4:	2800      	cmp	r0, #0
 80014a6:	d1be      	bne.n	8001426 <__gnu_unwind_pr_common+0xce>
 80014a8:	9b01      	ldr	r3, [sp, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d15c      	bne.n	8001568 <__gnu_unwind_pr_common+0x210>
 80014ae:	2008      	movs	r0, #8
 80014b0:	b00b      	add	sp, #44	; 0x2c
 80014b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014b6:	210d      	movs	r1, #13
 80014b8:	4648      	mov	r0, r9
 80014ba:	6a2f      	ldr	r7, [r5, #32]
 80014bc:	f7ff fede 	bl	800127c <_Unwind_GetGR>
 80014c0:	4287      	cmp	r7, r0
 80014c2:	d1e9      	bne.n	8001498 <__gnu_unwind_pr_common+0x140>
 80014c4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80014c6:	429c      	cmp	r4, r3
 80014c8:	d1e6      	bne.n	8001498 <__gnu_unwind_pr_common+0x140>
 80014ca:	4620      	mov	r0, r4
 80014cc:	f7ff fcea 	bl	8000ea4 <selfrel_offset31>
 80014d0:	210f      	movs	r1, #15
 80014d2:	4602      	mov	r2, r0
 80014d4:	4648      	mov	r0, r9
 80014d6:	f7ff fef7 	bl	80012c8 <_Unwind_SetGR>
 80014da:	4648      	mov	r0, r9
 80014dc:	462a      	mov	r2, r5
 80014de:	2100      	movs	r1, #0
 80014e0:	f7ff fef2 	bl	80012c8 <_Unwind_SetGR>
 80014e4:	2007      	movs	r0, #7
 80014e6:	e79f      	b.n	8001428 <__gnu_unwind_pr_common+0xd0>
 80014e8:	210d      	movs	r1, #13
 80014ea:	4648      	mov	r0, r9
 80014ec:	6a2f      	ldr	r7, [r5, #32]
 80014ee:	f7ff fec5 	bl	800127c <_Unwind_GetGR>
 80014f2:	4287      	cmp	r7, r0
 80014f4:	d058      	beq.n	80015a8 <__gnu_unwind_pr_common+0x250>
 80014f6:	6823      	ldr	r3, [r4, #0]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	da87      	bge.n	800140c <__gnu_unwind_pr_common+0xb4>
 80014fc:	3404      	adds	r4, #4
 80014fe:	e785      	b.n	800140c <__gnu_unwind_pr_common+0xb4>
 8001500:	9b02      	ldr	r3, [sp, #8]
 8001502:	b33b      	cbz	r3, 8001554 <__gnu_unwind_pr_common+0x1fc>
 8001504:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001508:	1d27      	adds	r7, r4, #4
 800150a:	f8cd b010 	str.w	fp, [sp, #16]
 800150e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8001512:	46a3      	mov	fp, r4
 8001514:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001518:	461c      	mov	r4, r3
 800151a:	9605      	str	r6, [sp, #20]
 800151c:	e002      	b.n	8001524 <__gnu_unwind_pr_common+0x1cc>
 800151e:	45b2      	cmp	sl, r6
 8001520:	46b0      	mov	r8, r6
 8001522:	d016      	beq.n	8001552 <__gnu_unwind_pr_common+0x1fa>
 8001524:	4638      	mov	r0, r7
 8001526:	9406      	str	r4, [sp, #24]
 8001528:	f7ff fd88 	bl	800103c <_Unwind_decode_typeinfo_ptr.isra.0>
 800152c:	ab06      	add	r3, sp, #24
 800152e:	4601      	mov	r1, r0
 8001530:	2200      	movs	r2, #0
 8001532:	4628      	mov	r0, r5
 8001534:	f3af 8000 	nop.w
 8001538:	f108 0601 	add.w	r6, r8, #1
 800153c:	3704      	adds	r7, #4
 800153e:	2800      	cmp	r0, #0
 8001540:	d0ed      	beq.n	800151e <__gnu_unwind_pr_common+0x1c6>
 8001542:	9b02      	ldr	r3, [sp, #8]
 8001544:	465c      	mov	r4, fp
 8001546:	4543      	cmp	r3, r8
 8001548:	f8dd b010 	ldr.w	fp, [sp, #16]
 800154c:	9e05      	ldr	r6, [sp, #20]
 800154e:	d1d2      	bne.n	80014f6 <__gnu_unwind_pr_common+0x19e>
 8001550:	e000      	b.n	8001554 <__gnu_unwind_pr_common+0x1fc>
 8001552:	465c      	mov	r4, fp
 8001554:	4648      	mov	r0, r9
 8001556:	210d      	movs	r1, #13
 8001558:	f7ff fe90 	bl	800127c <_Unwind_GetGR>
 800155c:	9b06      	ldr	r3, [sp, #24]
 800155e:	6228      	str	r0, [r5, #32]
 8001560:	62ac      	str	r4, [r5, #40]	; 0x28
 8001562:	626b      	str	r3, [r5, #36]	; 0x24
 8001564:	2006      	movs	r0, #6
 8001566:	e75f      	b.n	8001428 <__gnu_unwind_pr_common+0xd0>
 8001568:	210f      	movs	r1, #15
 800156a:	4648      	mov	r0, r9
 800156c:	f7ff fe86 	bl	800127c <_Unwind_GetGR>
 8001570:	210e      	movs	r1, #14
 8001572:	4602      	mov	r2, r0
 8001574:	4648      	mov	r0, r9
 8001576:	f7ff fea7 	bl	80012c8 <_Unwind_SetGR>
 800157a:	4648      	mov	r0, r9
 800157c:	4a29      	ldr	r2, [pc, #164]	; (8001624 <__gnu_unwind_pr_common+0x2cc>)
 800157e:	210f      	movs	r1, #15
 8001580:	f7ff fea2 	bl	80012c8 <_Unwind_SetGR>
 8001584:	2007      	movs	r0, #7
 8001586:	e74f      	b.n	8001428 <__gnu_unwind_pr_common+0xd0>
 8001588:	4607      	mov	r7, r0
 800158a:	210d      	movs	r1, #13
 800158c:	4648      	mov	r0, r9
 800158e:	f7ff fe75 	bl	800127c <_Unwind_GetGR>
 8001592:	2f02      	cmp	r7, #2
 8001594:	6228      	str	r0, [r5, #32]
 8001596:	d11d      	bne.n	80015d4 <__gnu_unwind_pr_common+0x27c>
 8001598:	462b      	mov	r3, r5
 800159a:	9a06      	ldr	r2, [sp, #24]
 800159c:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015a0:	626b      	str	r3, [r5, #36]	; 0x24
 80015a2:	62ac      	str	r4, [r5, #40]	; 0x28
 80015a4:	2006      	movs	r0, #6
 80015a6:	e73f      	b.n	8001428 <__gnu_unwind_pr_common+0xd0>
 80015a8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015aa:	429c      	cmp	r4, r3
 80015ac:	d1a3      	bne.n	80014f6 <__gnu_unwind_pr_common+0x19e>
 80015ae:	2204      	movs	r2, #4
 80015b0:	2700      	movs	r7, #0
 80015b2:	9902      	ldr	r1, [sp, #8]
 80015b4:	18a3      	adds	r3, r4, r2
 80015b6:	62a9      	str	r1, [r5, #40]	; 0x28
 80015b8:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015ba:	632a      	str	r2, [r5, #48]	; 0x30
 80015bc:	636b      	str	r3, [r5, #52]	; 0x34
 80015be:	6823      	ldr	r3, [r4, #0]
 80015c0:	42bb      	cmp	r3, r7
 80015c2:	db1d      	blt.n	8001600 <__gnu_unwind_pr_common+0x2a8>
 80015c4:	2301      	movs	r3, #1
 80015c6:	9301      	str	r3, [sp, #4]
 80015c8:	e720      	b.n	800140c <__gnu_unwind_pr_common+0xb4>
 80015ca:	4648      	mov	r0, r9
 80015cc:	210d      	movs	r1, #13
 80015ce:	f7ff fe55 	bl	800127c <_Unwind_GetGR>
 80015d2:	6228      	str	r0, [r5, #32]
 80015d4:	9b06      	ldr	r3, [sp, #24]
 80015d6:	626b      	str	r3, [r5, #36]	; 0x24
 80015d8:	e7e3      	b.n	80015a2 <__gnu_unwind_pr_common+0x24a>
 80015da:	4620      	mov	r0, r4
 80015dc:	f7ff fc62 	bl	8000ea4 <selfrel_offset31>
 80015e0:	3404      	adds	r4, #4
 80015e2:	4606      	mov	r6, r0
 80015e4:	63ac      	str	r4, [r5, #56]	; 0x38
 80015e6:	4628      	mov	r0, r5
 80015e8:	f3af 8000 	nop.w
 80015ec:	2800      	cmp	r0, #0
 80015ee:	f43f af1a 	beq.w	8001426 <__gnu_unwind_pr_common+0xce>
 80015f2:	4648      	mov	r0, r9
 80015f4:	4632      	mov	r2, r6
 80015f6:	210f      	movs	r1, #15
 80015f8:	f7ff fe66 	bl	80012c8 <_Unwind_SetGR>
 80015fc:	2007      	movs	r0, #7
 80015fe:	e713      	b.n	8001428 <__gnu_unwind_pr_common+0xd0>
 8001600:	4608      	mov	r0, r1
 8001602:	3001      	adds	r0, #1
 8001604:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001608:	f7ff fc4c 	bl	8000ea4 <selfrel_offset31>
 800160c:	210f      	movs	r1, #15
 800160e:	4602      	mov	r2, r0
 8001610:	4648      	mov	r0, r9
 8001612:	f7ff fe59 	bl	80012c8 <_Unwind_SetGR>
 8001616:	4648      	mov	r0, r9
 8001618:	462a      	mov	r2, r5
 800161a:	4639      	mov	r1, r7
 800161c:	f7ff fe54 	bl	80012c8 <_Unwind_SetGR>
 8001620:	2007      	movs	r0, #7
 8001622:	e701      	b.n	8001428 <__gnu_unwind_pr_common+0xd0>
 8001624:	00000000 	.word	0x00000000

08001628 <__aeabi_unwind_cpp_pr0>:
 8001628:	2300      	movs	r3, #0
 800162a:	e695      	b.n	8001358 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr1>:
 800162c:	2301      	movs	r3, #1
 800162e:	e693      	b.n	8001358 <__gnu_unwind_pr_common>

08001630 <__aeabi_unwind_cpp_pr2>:
 8001630:	2302      	movs	r3, #2
 8001632:	e691      	b.n	8001358 <__gnu_unwind_pr_common>

08001634 <_Unwind_VRS_Pop>:
 8001634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001636:	4604      	mov	r4, r0
 8001638:	b0c5      	sub	sp, #276	; 0x114
 800163a:	2904      	cmp	r1, #4
 800163c:	d80d      	bhi.n	800165a <_Unwind_VRS_Pop+0x26>
 800163e:	e8df f001 	tbb	[pc, r1]
 8001642:	0355      	.short	0x0355
 8001644:	310c      	.short	0x310c
 8001646:	0f          	.byte	0x0f
 8001647:	00          	.byte	0x00
 8001648:	2b01      	cmp	r3, #1
 800164a:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800164e:	b295      	uxth	r5, r2
 8001650:	d164      	bne.n	800171c <_Unwind_VRS_Pop+0xe8>
 8001652:	1972      	adds	r2, r6, r5
 8001654:	2a10      	cmp	r2, #16
 8001656:	f240 809d 	bls.w	8001794 <_Unwind_VRS_Pop+0x160>
 800165a:	2002      	movs	r0, #2
 800165c:	b045      	add	sp, #276	; 0x114
 800165e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1fa      	bne.n	800165a <_Unwind_VRS_Pop+0x26>
 8001664:	2a10      	cmp	r2, #16
 8001666:	d8f8      	bhi.n	800165a <_Unwind_VRS_Pop+0x26>
 8001668:	6823      	ldr	r3, [r4, #0]
 800166a:	06d8      	lsls	r0, r3, #27
 800166c:	f100 80c8 	bmi.w	8001800 <_Unwind_VRS_Pop+0x1cc>
 8001670:	ae22      	add	r6, sp, #136	; 0x88
 8001672:	4630      	mov	r0, r6
 8001674:	9201      	str	r2, [sp, #4]
 8001676:	2501      	movs	r5, #1
 8001678:	f000 f974 	bl	8001964 <__gnu_Unwind_Save_WMMXC>
 800167c:	2300      	movs	r3, #0
 800167e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001680:	9a01      	ldr	r2, [sp, #4]
 8001682:	fa05 f103 	lsl.w	r1, r5, r3
 8001686:	4211      	tst	r1, r2
 8001688:	d003      	beq.n	8001692 <_Unwind_VRS_Pop+0x5e>
 800168a:	6801      	ldr	r1, [r0, #0]
 800168c:	3004      	adds	r0, #4
 800168e:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 8001692:	3301      	adds	r3, #1
 8001694:	2b04      	cmp	r3, #4
 8001696:	d1f4      	bne.n	8001682 <_Unwind_VRS_Pop+0x4e>
 8001698:	63a0      	str	r0, [r4, #56]	; 0x38
 800169a:	4630      	mov	r0, r6
 800169c:	f000 f958 	bl	8001950 <__gnu_Unwind_Restore_WMMXC>
 80016a0:	2000      	movs	r0, #0
 80016a2:	e7db      	b.n	800165c <_Unwind_VRS_Pop+0x28>
 80016a4:	2b03      	cmp	r3, #3
 80016a6:	d1d8      	bne.n	800165a <_Unwind_VRS_Pop+0x26>
 80016a8:	0c15      	lsrs	r5, r2, #16
 80016aa:	b297      	uxth	r7, r2
 80016ac:	19eb      	adds	r3, r5, r7
 80016ae:	2b10      	cmp	r3, #16
 80016b0:	d8d3      	bhi.n	800165a <_Unwind_VRS_Pop+0x26>
 80016b2:	6823      	ldr	r3, [r4, #0]
 80016b4:	071e      	lsls	r6, r3, #28
 80016b6:	f100 80b7 	bmi.w	8001828 <_Unwind_VRS_Pop+0x1f4>
 80016ba:	ae22      	add	r6, sp, #136	; 0x88
 80016bc:	4630      	mov	r0, r6
 80016be:	f000 f925 	bl	800190c <__gnu_Unwind_Save_WMMXD>
 80016c2:	00ed      	lsls	r5, r5, #3
 80016c4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016c6:	b15f      	cbz	r7, 80016e0 <_Unwind_VRS_Pop+0xac>
 80016c8:	3d04      	subs	r5, #4
 80016ca:	4603      	mov	r3, r0
 80016cc:	1971      	adds	r1, r6, r5
 80016ce:	eb00 00c7 	add.w	r0, r0, r7, lsl #3
 80016d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80016d6:	4283      	cmp	r3, r0
 80016d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80016dc:	d1f9      	bne.n	80016d2 <_Unwind_VRS_Pop+0x9e>
 80016de:	4618      	mov	r0, r3
 80016e0:	63a0      	str	r0, [r4, #56]	; 0x38
 80016e2:	4630      	mov	r0, r6
 80016e4:	f000 f8f0 	bl	80018c8 <__gnu_Unwind_Restore_WMMXD>
 80016e8:	2000      	movs	r0, #0
 80016ea:	e7b7      	b.n	800165c <_Unwind_VRS_Pop+0x28>
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d1b4      	bne.n	800165a <_Unwind_VRS_Pop+0x26>
 80016f0:	2701      	movs	r7, #1
 80016f2:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80016f4:	b296      	uxth	r6, r2
 80016f6:	1d20      	adds	r0, r4, #4
 80016f8:	fa07 f103 	lsl.w	r1, r7, r3
 80016fc:	4231      	tst	r1, r6
 80016fe:	f103 0301 	add.w	r3, r3, #1
 8001702:	d002      	beq.n	800170a <_Unwind_VRS_Pop+0xd6>
 8001704:	6829      	ldr	r1, [r5, #0]
 8001706:	3504      	adds	r5, #4
 8001708:	6001      	str	r1, [r0, #0]
 800170a:	2b10      	cmp	r3, #16
 800170c:	f100 0004 	add.w	r0, r0, #4
 8001710:	d1f2      	bne.n	80016f8 <_Unwind_VRS_Pop+0xc4>
 8001712:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 8001716:	d13b      	bne.n	8001790 <_Unwind_VRS_Pop+0x15c>
 8001718:	63a5      	str	r5, [r4, #56]	; 0x38
 800171a:	e79f      	b.n	800165c <_Unwind_VRS_Pop+0x28>
 800171c:	2b05      	cmp	r3, #5
 800171e:	d19c      	bne.n	800165a <_Unwind_VRS_Pop+0x26>
 8001720:	1977      	adds	r7, r6, r5
 8001722:	2f20      	cmp	r7, #32
 8001724:	d899      	bhi.n	800165a <_Unwind_VRS_Pop+0x26>
 8001726:	2e0f      	cmp	r6, #15
 8001728:	d966      	bls.n	80017f8 <_Unwind_VRS_Pop+0x1c4>
 800172a:	462f      	mov	r7, r5
 800172c:	2d00      	cmp	r5, #0
 800172e:	d13a      	bne.n	80017a6 <_Unwind_VRS_Pop+0x172>
 8001730:	462a      	mov	r2, r5
 8001732:	2700      	movs	r7, #0
 8001734:	2a00      	cmp	r2, #0
 8001736:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001738:	dd72      	ble.n	8001820 <_Unwind_VRS_Pop+0x1ec>
 800173a:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800173e:	4601      	mov	r1, r0
 8001740:	a844      	add	r0, sp, #272	; 0x110
 8001742:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8001746:	388c      	subs	r0, #140	; 0x8c
 8001748:	f851 5b04 	ldr.w	r5, [r1], #4
 800174c:	4291      	cmp	r1, r2
 800174e:	f840 5f04 	str.w	r5, [r0, #4]!
 8001752:	d1f9      	bne.n	8001748 <_Unwind_VRS_Pop+0x114>
 8001754:	4608      	mov	r0, r1
 8001756:	b197      	cbz	r7, 800177e <_Unwind_VRS_Pop+0x14a>
 8001758:	2e10      	cmp	r6, #16
 800175a:	4632      	mov	r2, r6
 800175c:	bf38      	it	cc
 800175e:	2210      	movcc	r2, #16
 8001760:	a944      	add	r1, sp, #272	; 0x110
 8001762:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8001766:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 800176a:	0079      	lsls	r1, r7, #1
 800176c:	3a04      	subs	r2, #4
 800176e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8001772:	f850 5b04 	ldr.w	r5, [r0], #4
 8001776:	4288      	cmp	r0, r1
 8001778:	f842 5f04 	str.w	r5, [r2, #4]!
 800177c:	d1f9      	bne.n	8001772 <_Unwind_VRS_Pop+0x13e>
 800177e:	2b01      	cmp	r3, #1
 8001780:	d048      	beq.n	8001814 <_Unwind_VRS_Pop+0x1e0>
 8001782:	2e0f      	cmp	r6, #15
 8001784:	63a1      	str	r1, [r4, #56]	; 0x38
 8001786:	d933      	bls.n	80017f0 <_Unwind_VRS_Pop+0x1bc>
 8001788:	b117      	cbz	r7, 8001790 <_Unwind_VRS_Pop+0x15c>
 800178a:	a802      	add	r0, sp, #8
 800178c:	f000 f894 	bl	80018b8 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001790:	2000      	movs	r0, #0
 8001792:	e763      	b.n	800165c <_Unwind_VRS_Pop+0x28>
 8001794:	2e0f      	cmp	r6, #15
 8001796:	f63f af60 	bhi.w	800165a <_Unwind_VRS_Pop+0x26>
 800179a:	2700      	movs	r7, #0
 800179c:	6822      	ldr	r2, [r4, #0]
 800179e:	07d1      	lsls	r1, r2, #31
 80017a0:	d417      	bmi.n	80017d2 <_Unwind_VRS_Pop+0x19e>
 80017a2:	2f00      	cmp	r7, #0
 80017a4:	d060      	beq.n	8001868 <_Unwind_VRS_Pop+0x234>
 80017a6:	6822      	ldr	r2, [r4, #0]
 80017a8:	0751      	lsls	r1, r2, #29
 80017aa:	d445      	bmi.n	8001838 <_Unwind_VRS_Pop+0x204>
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d04d      	beq.n	800184c <_Unwind_VRS_Pop+0x218>
 80017b0:	2e0f      	cmp	r6, #15
 80017b2:	d806      	bhi.n	80017c2 <_Unwind_VRS_Pop+0x18e>
 80017b4:	a822      	add	r0, sp, #136	; 0x88
 80017b6:	9301      	str	r3, [sp, #4]
 80017b8:	f000 f87a 	bl	80018b0 <__gnu_Unwind_Save_VFP_D>
 80017bc:	9b01      	ldr	r3, [sp, #4]
 80017be:	2f00      	cmp	r7, #0
 80017c0:	d0b6      	beq.n	8001730 <_Unwind_VRS_Pop+0xfc>
 80017c2:	a802      	add	r0, sp, #8
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	f000 f87b 	bl	80018c0 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80017ca:	9b01      	ldr	r3, [sp, #4]
 80017cc:	f1c6 0210 	rsb	r2, r6, #16
 80017d0:	e7b0      	b.n	8001734 <_Unwind_VRS_Pop+0x100>
 80017d2:	f022 0101 	bic.w	r1, r2, #1
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	6021      	str	r1, [r4, #0]
 80017da:	9301      	str	r3, [sp, #4]
 80017dc:	4620      	mov	r0, r4
 80017de:	d03b      	beq.n	8001858 <_Unwind_VRS_Pop+0x224>
 80017e0:	f022 0203 	bic.w	r2, r2, #3
 80017e4:	f840 2b48 	str.w	r2, [r0], #72
 80017e8:	f000 f85a 	bl	80018a0 <__gnu_Unwind_Save_VFP>
 80017ec:	9b01      	ldr	r3, [sp, #4]
 80017ee:	e7d8      	b.n	80017a2 <_Unwind_VRS_Pop+0x16e>
 80017f0:	a822      	add	r0, sp, #136	; 0x88
 80017f2:	f000 f859 	bl	80018a8 <__gnu_Unwind_Restore_VFP_D>
 80017f6:	e7c7      	b.n	8001788 <_Unwind_VRS_Pop+0x154>
 80017f8:	2f10      	cmp	r7, #16
 80017fa:	d9ce      	bls.n	800179a <_Unwind_VRS_Pop+0x166>
 80017fc:	3f10      	subs	r7, #16
 80017fe:	e7cd      	b.n	800179c <_Unwind_VRS_Pop+0x168>
 8001800:	f023 0310 	bic.w	r3, r3, #16
 8001804:	6023      	str	r3, [r4, #0]
 8001806:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 800180a:	9201      	str	r2, [sp, #4]
 800180c:	f000 f8aa 	bl	8001964 <__gnu_Unwind_Save_WMMXC>
 8001810:	9a01      	ldr	r2, [sp, #4]
 8001812:	e72d      	b.n	8001670 <_Unwind_VRS_Pop+0x3c>
 8001814:	3104      	adds	r1, #4
 8001816:	63a1      	str	r1, [r4, #56]	; 0x38
 8001818:	a822      	add	r0, sp, #136	; 0x88
 800181a:	f000 f83d 	bl	8001898 <__gnu_Unwind_Restore_VFP>
 800181e:	e7b7      	b.n	8001790 <_Unwind_VRS_Pop+0x15c>
 8001820:	2f00      	cmp	r7, #0
 8001822:	d199      	bne.n	8001758 <_Unwind_VRS_Pop+0x124>
 8001824:	4601      	mov	r1, r0
 8001826:	e7aa      	b.n	800177e <_Unwind_VRS_Pop+0x14a>
 8001828:	f023 0308 	bic.w	r3, r3, #8
 800182c:	6023      	str	r3, [r4, #0]
 800182e:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8001832:	f000 f86b 	bl	800190c <__gnu_Unwind_Save_WMMXD>
 8001836:	e740      	b.n	80016ba <_Unwind_VRS_Pop+0x86>
 8001838:	4620      	mov	r0, r4
 800183a:	f022 0204 	bic.w	r2, r2, #4
 800183e:	f840 2bd0 	str.w	r2, [r0], #208
 8001842:	9301      	str	r3, [sp, #4]
 8001844:	f000 f83c 	bl	80018c0 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001848:	9b01      	ldr	r3, [sp, #4]
 800184a:	e7af      	b.n	80017ac <_Unwind_VRS_Pop+0x178>
 800184c:	a822      	add	r0, sp, #136	; 0x88
 800184e:	9301      	str	r3, [sp, #4]
 8001850:	f000 f826 	bl	80018a0 <__gnu_Unwind_Save_VFP>
 8001854:	9b01      	ldr	r3, [sp, #4]
 8001856:	e7b9      	b.n	80017cc <_Unwind_VRS_Pop+0x198>
 8001858:	f041 0102 	orr.w	r1, r1, #2
 800185c:	f840 1b48 	str.w	r1, [r0], #72
 8001860:	f000 f826 	bl	80018b0 <__gnu_Unwind_Save_VFP_D>
 8001864:	9b01      	ldr	r3, [sp, #4]
 8001866:	e79c      	b.n	80017a2 <_Unwind_VRS_Pop+0x16e>
 8001868:	2b01      	cmp	r3, #1
 800186a:	d003      	beq.n	8001874 <_Unwind_VRS_Pop+0x240>
 800186c:	2e0f      	cmp	r6, #15
 800186e:	f63f af5f 	bhi.w	8001730 <_Unwind_VRS_Pop+0xfc>
 8001872:	e79f      	b.n	80017b4 <_Unwind_VRS_Pop+0x180>
 8001874:	a822      	add	r0, sp, #136	; 0x88
 8001876:	9301      	str	r3, [sp, #4]
 8001878:	f000 f812 	bl	80018a0 <__gnu_Unwind_Save_VFP>
 800187c:	9b01      	ldr	r3, [sp, #4]
 800187e:	e757      	b.n	8001730 <_Unwind_VRS_Pop+0xfc>

08001880 <__restore_core_regs>:
 8001880:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001884:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001888:	469c      	mov	ip, r3
 800188a:	46a6      	mov	lr, r4
 800188c:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001890:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8001894:	46e5      	mov	sp, ip
 8001896:	bd00      	pop	{pc}

08001898 <__gnu_Unwind_Restore_VFP>:
 8001898:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <__gnu_Unwind_Save_VFP>:
 80018a0:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop

080018a8 <__gnu_Unwind_Restore_VFP_D>:
 80018a8:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop

080018b0 <__gnu_Unwind_Save_VFP_D>:
 80018b0:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018b8:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018c0:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop

080018c8 <__gnu_Unwind_Restore_WMMXD>:
 80018c8:	ecf0 0102 	ldfe	f0, [r0], #8
 80018cc:	ecf0 1102 	ldfe	f1, [r0], #8
 80018d0:	ecf0 2102 	ldfe	f2, [r0], #8
 80018d4:	ecf0 3102 	ldfe	f3, [r0], #8
 80018d8:	ecf0 4102 	ldfe	f4, [r0], #8
 80018dc:	ecf0 5102 	ldfe	f5, [r0], #8
 80018e0:	ecf0 6102 	ldfe	f6, [r0], #8
 80018e4:	ecf0 7102 	ldfe	f7, [r0], #8
 80018e8:	ecf0 8102 	ldfp	f0, [r0], #8
 80018ec:	ecf0 9102 	ldfp	f1, [r0], #8
 80018f0:	ecf0 a102 	ldfp	f2, [r0], #8
 80018f4:	ecf0 b102 	ldfp	f3, [r0], #8
 80018f8:	ecf0 c102 	ldfp	f4, [r0], #8
 80018fc:	ecf0 d102 	ldfp	f5, [r0], #8
 8001900:	ecf0 e102 	ldfp	f6, [r0], #8
 8001904:	ecf0 f102 	ldfp	f7, [r0], #8
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop

0800190c <__gnu_Unwind_Save_WMMXD>:
 800190c:	ece0 0102 	stfe	f0, [r0], #8
 8001910:	ece0 1102 	stfe	f1, [r0], #8
 8001914:	ece0 2102 	stfe	f2, [r0], #8
 8001918:	ece0 3102 	stfe	f3, [r0], #8
 800191c:	ece0 4102 	stfe	f4, [r0], #8
 8001920:	ece0 5102 	stfe	f5, [r0], #8
 8001924:	ece0 6102 	stfe	f6, [r0], #8
 8001928:	ece0 7102 	stfe	f7, [r0], #8
 800192c:	ece0 8102 	stfp	f0, [r0], #8
 8001930:	ece0 9102 	stfp	f1, [r0], #8
 8001934:	ece0 a102 	stfp	f2, [r0], #8
 8001938:	ece0 b102 	stfp	f3, [r0], #8
 800193c:	ece0 c102 	stfp	f4, [r0], #8
 8001940:	ece0 d102 	stfp	f5, [r0], #8
 8001944:	ece0 e102 	stfp	f6, [r0], #8
 8001948:	ece0 f102 	stfp	f7, [r0], #8
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop

08001950 <__gnu_Unwind_Restore_WMMXC>:
 8001950:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 8001954:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001958:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 800195c:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop

08001964 <__gnu_Unwind_Save_WMMXC>:
 8001964:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001968:	fca0 9101 	stc2	1, cr9, [r0], #4
 800196c:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001970:	fca0 b101 	stc2	1, cr11, [r0], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop

08001978 <_Unwind_RaiseException>:
 8001978:	46ec      	mov	ip, sp
 800197a:	b500      	push	{lr}
 800197c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001980:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001984:	f04f 0300 	mov.w	r3, #0
 8001988:	e92d 000c 	stmdb	sp!, {r2, r3}
 800198c:	a901      	add	r1, sp, #4
 800198e:	f7ff fbed 	bl	800116c <__gnu_Unwind_RaiseException>
 8001992:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001996:	b012      	add	sp, #72	; 0x48
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <_Unwind_Resume>:
 800199c:	46ec      	mov	ip, sp
 800199e:	b500      	push	{lr}
 80019a0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019a4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019b0:	a901      	add	r1, sp, #4
 80019b2:	f7ff fc15 	bl	80011e0 <__gnu_Unwind_Resume>
 80019b6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019ba:	b012      	add	sp, #72	; 0x48
 80019bc:	4770      	bx	lr
 80019be:	bf00      	nop

080019c0 <_Unwind_Resume_or_Rethrow>:
 80019c0:	46ec      	mov	ip, sp
 80019c2:	b500      	push	{lr}
 80019c4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019c8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019cc:	f04f 0300 	mov.w	r3, #0
 80019d0:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019d4:	a901      	add	r1, sp, #4
 80019d6:	f7ff fc25 	bl	8001224 <__gnu_Unwind_Resume_or_Rethrow>
 80019da:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019de:	b012      	add	sp, #72	; 0x48
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop

080019e4 <_Unwind_ForcedUnwind>:
 80019e4:	46ec      	mov	ip, sp
 80019e6:	b500      	push	{lr}
 80019e8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019ec:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019f0:	f04f 0300 	mov.w	r3, #0
 80019f4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019f8:	ab01      	add	r3, sp, #4
 80019fa:	f7ff fbe7 	bl	80011cc <__gnu_Unwind_ForcedUnwind>
 80019fe:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a02:	b012      	add	sp, #72	; 0x48
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop

08001a08 <_Unwind_Backtrace>:
 8001a08:	46ec      	mov	ip, sp
 8001a0a:	b500      	push	{lr}
 8001a0c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a10:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a1c:	aa01      	add	r2, sp, #4
 8001a1e:	f7ff fc61 	bl	80012e4 <__gnu_Unwind_Backtrace>
 8001a22:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a26:	b012      	add	sp, #72	; 0x48
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop

08001a2c <next_unwind_byte>:
 8001a2c:	7a02      	ldrb	r2, [r0, #8]
 8001a2e:	b91a      	cbnz	r2, 8001a38 <next_unwind_byte+0xc>
 8001a30:	7a43      	ldrb	r3, [r0, #9]
 8001a32:	b943      	cbnz	r3, 8001a46 <next_unwind_byte+0x1a>
 8001a34:	20b0      	movs	r0, #176	; 0xb0
 8001a36:	4770      	bx	lr
 8001a38:	6803      	ldr	r3, [r0, #0]
 8001a3a:	3a01      	subs	r2, #1
 8001a3c:	7202      	strb	r2, [r0, #8]
 8001a3e:	021a      	lsls	r2, r3, #8
 8001a40:	6002      	str	r2, [r0, #0]
 8001a42:	0e18      	lsrs	r0, r3, #24
 8001a44:	4770      	bx	lr
 8001a46:	2103      	movs	r1, #3
 8001a48:	6842      	ldr	r2, [r0, #4]
 8001a4a:	3b01      	subs	r3, #1
 8001a4c:	b410      	push	{r4}
 8001a4e:	7243      	strb	r3, [r0, #9]
 8001a50:	6813      	ldr	r3, [r2, #0]
 8001a52:	1d14      	adds	r4, r2, #4
 8001a54:	7201      	strb	r1, [r0, #8]
 8001a56:	021a      	lsls	r2, r3, #8
 8001a58:	6044      	str	r4, [r0, #4]
 8001a5a:	6002      	str	r2, [r0, #0]
 8001a5c:	bc10      	pop	{r4}
 8001a5e:	0e18      	lsrs	r0, r3, #24
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop

08001a64 <_Unwind_GetGR.constprop.0>:
 8001a64:	2300      	movs	r3, #0
 8001a66:	b500      	push	{lr}
 8001a68:	b085      	sub	sp, #20
 8001a6a:	aa03      	add	r2, sp, #12
 8001a6c:	9200      	str	r2, [sp, #0]
 8001a6e:	4619      	mov	r1, r3
 8001a70:	220c      	movs	r2, #12
 8001a72:	f7ff fbe9 	bl	8001248 <_Unwind_VRS_Get>
 8001a76:	9803      	ldr	r0, [sp, #12]
 8001a78:	b005      	add	sp, #20
 8001a7a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a7e:	bf00      	nop

08001a80 <unwind_UCB_from_context>:
 8001a80:	e7f0      	b.n	8001a64 <_Unwind_GetGR.constprop.0>
 8001a82:	bf00      	nop

08001a84 <__gnu_unwind_execute>:
 8001a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a88:	4606      	mov	r6, r0
 8001a8a:	460f      	mov	r7, r1
 8001a8c:	f04f 0800 	mov.w	r8, #0
 8001a90:	b085      	sub	sp, #20
 8001a92:	4638      	mov	r0, r7
 8001a94:	f7ff ffca 	bl	8001a2c <next_unwind_byte>
 8001a98:	28b0      	cmp	r0, #176	; 0xb0
 8001a9a:	4604      	mov	r4, r0
 8001a9c:	d023      	beq.n	8001ae6 <__gnu_unwind_execute+0x62>
 8001a9e:	0605      	lsls	r5, r0, #24
 8001aa0:	d427      	bmi.n	8001af2 <__gnu_unwind_execute+0x6e>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f10d 090c 	add.w	r9, sp, #12
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	0085      	lsls	r5, r0, #2
 8001aac:	220d      	movs	r2, #13
 8001aae:	f8cd 9000 	str.w	r9, [sp]
 8001ab2:	4630      	mov	r0, r6
 8001ab4:	f7ff fbc8 	bl	8001248 <_Unwind_VRS_Get>
 8001ab8:	b2ed      	uxtb	r5, r5
 8001aba:	9b03      	ldr	r3, [sp, #12]
 8001abc:	0660      	lsls	r0, r4, #25
 8001abe:	f105 0504 	add.w	r5, r5, #4
 8001ac2:	bf4c      	ite	mi
 8001ac4:	1b5d      	submi	r5, r3, r5
 8001ac6:	18ed      	addpl	r5, r5, r3
 8001ac8:	2300      	movs	r3, #0
 8001aca:	220d      	movs	r2, #13
 8001acc:	4619      	mov	r1, r3
 8001ace:	f8cd 9000 	str.w	r9, [sp]
 8001ad2:	4630      	mov	r0, r6
 8001ad4:	9503      	str	r5, [sp, #12]
 8001ad6:	f7ff fbdd 	bl	8001294 <_Unwind_VRS_Set>
 8001ada:	4638      	mov	r0, r7
 8001adc:	f7ff ffa6 	bl	8001a2c <next_unwind_byte>
 8001ae0:	28b0      	cmp	r0, #176	; 0xb0
 8001ae2:	4604      	mov	r4, r0
 8001ae4:	d1db      	bne.n	8001a9e <__gnu_unwind_execute+0x1a>
 8001ae6:	f1b8 0f00 	cmp.w	r8, #0
 8001aea:	f000 8094 	beq.w	8001c16 <__gnu_unwind_execute+0x192>
 8001aee:	2000      	movs	r0, #0
 8001af0:	e01c      	b.n	8001b2c <__gnu_unwind_execute+0xa8>
 8001af2:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001af6:	2b80      	cmp	r3, #128	; 0x80
 8001af8:	d05c      	beq.n	8001bb4 <__gnu_unwind_execute+0x130>
 8001afa:	2b90      	cmp	r3, #144	; 0x90
 8001afc:	d019      	beq.n	8001b32 <__gnu_unwind_execute+0xae>
 8001afe:	2ba0      	cmp	r3, #160	; 0xa0
 8001b00:	d02c      	beq.n	8001b5c <__gnu_unwind_execute+0xd8>
 8001b02:	2bb0      	cmp	r3, #176	; 0xb0
 8001b04:	d03e      	beq.n	8001b84 <__gnu_unwind_execute+0x100>
 8001b06:	2bc0      	cmp	r3, #192	; 0xc0
 8001b08:	d06b      	beq.n	8001be2 <__gnu_unwind_execute+0x15e>
 8001b0a:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b0e:	2bd0      	cmp	r3, #208	; 0xd0
 8001b10:	d10b      	bne.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001b12:	f000 0207 	and.w	r2, r0, #7
 8001b16:	3201      	adds	r2, #1
 8001b18:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b1c:	2305      	movs	r3, #5
 8001b1e:	2101      	movs	r1, #1
 8001b20:	4630      	mov	r0, r6
 8001b22:	f7ff fd87 	bl	8001634 <_Unwind_VRS_Pop>
 8001b26:	2800      	cmp	r0, #0
 8001b28:	d0b3      	beq.n	8001a92 <__gnu_unwind_execute+0xe>
 8001b2a:	2009      	movs	r0, #9
 8001b2c:	b005      	add	sp, #20
 8001b2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b32:	f000 030d 	and.w	r3, r0, #13
 8001b36:	2b0d      	cmp	r3, #13
 8001b38:	d0f7      	beq.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	ad03      	add	r5, sp, #12
 8001b3e:	f000 020f 	and.w	r2, r0, #15
 8001b42:	4619      	mov	r1, r3
 8001b44:	9500      	str	r5, [sp, #0]
 8001b46:	4630      	mov	r0, r6
 8001b48:	f7ff fb7e 	bl	8001248 <_Unwind_VRS_Get>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	9500      	str	r5, [sp, #0]
 8001b50:	4619      	mov	r1, r3
 8001b52:	220d      	movs	r2, #13
 8001b54:	4630      	mov	r0, r6
 8001b56:	f7ff fb9d 	bl	8001294 <_Unwind_VRS_Set>
 8001b5a:	e79a      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001b5c:	43c3      	mvns	r3, r0
 8001b5e:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b62:	f003 0307 	and.w	r3, r3, #7
 8001b66:	411a      	asrs	r2, r3
 8001b68:	2300      	movs	r3, #0
 8001b6a:	0701      	lsls	r1, r0, #28
 8001b6c:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001b70:	bf48      	it	mi
 8001b72:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001b76:	4619      	mov	r1, r3
 8001b78:	4630      	mov	r0, r6
 8001b7a:	f7ff fd5b 	bl	8001634 <_Unwind_VRS_Pop>
 8001b7e:	2800      	cmp	r0, #0
 8001b80:	d1d3      	bne.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001b82:	e786      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001b84:	28b1      	cmp	r0, #177	; 0xb1
 8001b86:	d057      	beq.n	8001c38 <__gnu_unwind_execute+0x1b4>
 8001b88:	28b2      	cmp	r0, #178	; 0xb2
 8001b8a:	d068      	beq.n	8001c5e <__gnu_unwind_execute+0x1da>
 8001b8c:	28b3      	cmp	r0, #179	; 0xb3
 8001b8e:	f000 8095 	beq.w	8001cbc <__gnu_unwind_execute+0x238>
 8001b92:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001b96:	2bb4      	cmp	r3, #180	; 0xb4
 8001b98:	d0c7      	beq.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f000 0207 	and.w	r2, r0, #7
 8001ba0:	441a      	add	r2, r3
 8001ba2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4630      	mov	r0, r6
 8001baa:	f7ff fd43 	bl	8001634 <_Unwind_VRS_Pop>
 8001bae:	2800      	cmp	r0, #0
 8001bb0:	d1bb      	bne.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001bb2:	e76e      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001bb4:	4638      	mov	r0, r7
 8001bb6:	f7ff ff39 	bl	8001a2c <next_unwind_byte>
 8001bba:	0224      	lsls	r4, r4, #8
 8001bbc:	4304      	orrs	r4, r0
 8001bbe:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bc2:	d0b2      	beq.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	0124      	lsls	r4, r4, #4
 8001bc8:	b2a2      	uxth	r2, r4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4630      	mov	r0, r6
 8001bce:	f7ff fd31 	bl	8001634 <_Unwind_VRS_Pop>
 8001bd2:	2800      	cmp	r0, #0
 8001bd4:	d1a9      	bne.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001bd6:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001bda:	bf18      	it	ne
 8001bdc:	f04f 0801 	movne.w	r8, #1
 8001be0:	e757      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001be2:	28c6      	cmp	r0, #198	; 0xc6
 8001be4:	d07d      	beq.n	8001ce2 <__gnu_unwind_execute+0x25e>
 8001be6:	28c7      	cmp	r0, #199	; 0xc7
 8001be8:	f000 8086 	beq.w	8001cf8 <__gnu_unwind_execute+0x274>
 8001bec:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001bf0:	2bc0      	cmp	r3, #192	; 0xc0
 8001bf2:	f000 8094 	beq.w	8001d1e <__gnu_unwind_execute+0x29a>
 8001bf6:	28c8      	cmp	r0, #200	; 0xc8
 8001bf8:	f000 809f 	beq.w	8001d3a <__gnu_unwind_execute+0x2b6>
 8001bfc:	28c9      	cmp	r0, #201	; 0xc9
 8001bfe:	d194      	bne.n	8001b2a <__gnu_unwind_execute+0xa6>
 8001c00:	4638      	mov	r0, r7
 8001c02:	f7ff ff13 	bl	8001a2c <next_unwind_byte>
 8001c06:	0302      	lsls	r2, r0, #12
 8001c08:	f000 000f 	and.w	r0, r0, #15
 8001c0c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c10:	3001      	adds	r0, #1
 8001c12:	4302      	orrs	r2, r0
 8001c14:	e782      	b.n	8001b1c <__gnu_unwind_execute+0x98>
 8001c16:	ac03      	add	r4, sp, #12
 8001c18:	4643      	mov	r3, r8
 8001c1a:	220e      	movs	r2, #14
 8001c1c:	4641      	mov	r1, r8
 8001c1e:	9400      	str	r4, [sp, #0]
 8001c20:	4630      	mov	r0, r6
 8001c22:	f7ff fb11 	bl	8001248 <_Unwind_VRS_Get>
 8001c26:	9400      	str	r4, [sp, #0]
 8001c28:	4630      	mov	r0, r6
 8001c2a:	4643      	mov	r3, r8
 8001c2c:	220f      	movs	r2, #15
 8001c2e:	4641      	mov	r1, r8
 8001c30:	f7ff fb30 	bl	8001294 <_Unwind_VRS_Set>
 8001c34:	4640      	mov	r0, r8
 8001c36:	e779      	b.n	8001b2c <__gnu_unwind_execute+0xa8>
 8001c38:	4638      	mov	r0, r7
 8001c3a:	f7ff fef7 	bl	8001a2c <next_unwind_byte>
 8001c3e:	2800      	cmp	r0, #0
 8001c40:	f43f af73 	beq.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001c44:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c48:	f47f af6f 	bne.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4630      	mov	r0, r6
 8001c52:	f7ff fcef 	bl	8001634 <_Unwind_VRS_Pop>
 8001c56:	2800      	cmp	r0, #0
 8001c58:	f47f af67 	bne.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001c5c:	e719      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f10d 090c 	add.w	r9, sp, #12
 8001c64:	220d      	movs	r2, #13
 8001c66:	4619      	mov	r1, r3
 8001c68:	f8cd 9000 	str.w	r9, [sp]
 8001c6c:	4630      	mov	r0, r6
 8001c6e:	f7ff faeb 	bl	8001248 <_Unwind_VRS_Get>
 8001c72:	4638      	mov	r0, r7
 8001c74:	f7ff feda 	bl	8001a2c <next_unwind_byte>
 8001c78:	0602      	lsls	r2, r0, #24
 8001c7a:	f04f 0402 	mov.w	r4, #2
 8001c7e:	d50c      	bpl.n	8001c9a <__gnu_unwind_execute+0x216>
 8001c80:	9b03      	ldr	r3, [sp, #12]
 8001c82:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001c86:	40a0      	lsls	r0, r4
 8001c88:	4403      	add	r3, r0
 8001c8a:	4638      	mov	r0, r7
 8001c8c:	9303      	str	r3, [sp, #12]
 8001c8e:	f7ff fecd 	bl	8001a2c <next_unwind_byte>
 8001c92:	0603      	lsls	r3, r0, #24
 8001c94:	f104 0407 	add.w	r4, r4, #7
 8001c98:	d4f2      	bmi.n	8001c80 <__gnu_unwind_execute+0x1fc>
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	9903      	ldr	r1, [sp, #12]
 8001c9e:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001ca2:	40a2      	lsls	r2, r4
 8001ca4:	f501 7101 	add.w	r1, r1, #516	; 0x204
 8001ca8:	188c      	adds	r4, r1, r2
 8001caa:	f8cd 9000 	str.w	r9, [sp]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	220d      	movs	r2, #13
 8001cb2:	4630      	mov	r0, r6
 8001cb4:	9403      	str	r4, [sp, #12]
 8001cb6:	f7ff faed 	bl	8001294 <_Unwind_VRS_Set>
 8001cba:	e6ea      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001cbc:	4638      	mov	r0, r7
 8001cbe:	f7ff feb5 	bl	8001a2c <next_unwind_byte>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	0301      	lsls	r1, r0, #12
 8001cc6:	f000 000f 	and.w	r0, r0, #15
 8001cca:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cce:	18c2      	adds	r2, r0, r3
 8001cd0:	430a      	orrs	r2, r1
 8001cd2:	4630      	mov	r0, r6
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f7ff fcad 	bl	8001634 <_Unwind_VRS_Pop>
 8001cda:	2800      	cmp	r0, #0
 8001cdc:	f47f af25 	bne.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001ce0:	e6d7      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001ce2:	4638      	mov	r0, r7
 8001ce4:	f7ff fea2 	bl	8001a2c <next_unwind_byte>
 8001ce8:	0301      	lsls	r1, r0, #12
 8001cea:	f000 000f 	and.w	r0, r0, #15
 8001cee:	2303      	movs	r3, #3
 8001cf0:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cf4:	1c42      	adds	r2, r0, #1
 8001cf6:	e7eb      	b.n	8001cd0 <__gnu_unwind_execute+0x24c>
 8001cf8:	4638      	mov	r0, r7
 8001cfa:	f7ff fe97 	bl	8001a2c <next_unwind_byte>
 8001cfe:	2800      	cmp	r0, #0
 8001d00:	f43f af13 	beq.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001d04:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d08:	f47f af0f 	bne.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	2104      	movs	r1, #4
 8001d10:	4630      	mov	r0, r6
 8001d12:	f7ff fc8f 	bl	8001634 <_Unwind_VRS_Pop>
 8001d16:	2800      	cmp	r0, #0
 8001d18:	f47f af07 	bne.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001d1c:	e6b9      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001d1e:	2303      	movs	r3, #3
 8001d20:	f000 020f 	and.w	r2, r0, #15
 8001d24:	3201      	adds	r2, #1
 8001d26:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4630      	mov	r0, r6
 8001d2e:	f7ff fc81 	bl	8001634 <_Unwind_VRS_Pop>
 8001d32:	2800      	cmp	r0, #0
 8001d34:	f47f aef9 	bne.w	8001b2a <__gnu_unwind_execute+0xa6>
 8001d38:	e6ab      	b.n	8001a92 <__gnu_unwind_execute+0xe>
 8001d3a:	4638      	mov	r0, r7
 8001d3c:	f7ff fe76 	bl	8001a2c <next_unwind_byte>
 8001d40:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d44:	f000 030f 	and.w	r3, r0, #15
 8001d48:	3210      	adds	r2, #16
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d50:	e6e4      	b.n	8001b1c <__gnu_unwind_execute+0x98>
 8001d52:	bf00      	nop

08001d54 <__gnu_unwind_frame>:
 8001d54:	b530      	push	{r4, r5, lr}
 8001d56:	2403      	movs	r4, #3
 8001d58:	460d      	mov	r5, r1
 8001d5a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d5c:	b085      	sub	sp, #20
 8001d5e:	685a      	ldr	r2, [r3, #4]
 8001d60:	f88d 400c 	strb.w	r4, [sp, #12]
 8001d64:	79dc      	ldrb	r4, [r3, #7]
 8001d66:	0212      	lsls	r2, r2, #8
 8001d68:	3308      	adds	r3, #8
 8001d6a:	a901      	add	r1, sp, #4
 8001d6c:	4628      	mov	r0, r5
 8001d6e:	9201      	str	r2, [sp, #4]
 8001d70:	f88d 400d 	strb.w	r4, [sp, #13]
 8001d74:	9302      	str	r3, [sp, #8]
 8001d76:	f7ff fe85 	bl	8001a84 <__gnu_unwind_execute>
 8001d7a:	b005      	add	sp, #20
 8001d7c:	bd30      	pop	{r4, r5, pc}
 8001d7e:	bf00      	nop

08001d80 <_Unwind_GetRegionStart>:
 8001d80:	b508      	push	{r3, lr}
 8001d82:	f7ff fe7d 	bl	8001a80 <unwind_UCB_from_context>
 8001d86:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d88:	bd08      	pop	{r3, pc}
 8001d8a:	bf00      	nop

08001d8c <_Unwind_GetLanguageSpecificData>:
 8001d8c:	b508      	push	{r3, lr}
 8001d8e:	f7ff fe77 	bl	8001a80 <unwind_UCB_from_context>
 8001d92:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d94:	79c3      	ldrb	r3, [r0, #7]
 8001d96:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d9a:	3008      	adds	r0, #8
 8001d9c:	bd08      	pop	{r3, pc}
 8001d9e:	bf00      	nop

08001da0 <_Unwind_GetTextRelBase>:
 8001da0:	b508      	push	{r3, lr}
 8001da2:	f006 fe68 	bl	8008a76 <abort>
 8001da6:	bf00      	nop

08001da8 <_Unwind_GetDataRelBase>:
 8001da8:	b508      	push	{r3, lr}
 8001daa:	f7ff fff9 	bl	8001da0 <_Unwind_GetTextRelBase>
 8001dae:	bf00      	nop

08001db0 <__aeabi_idiv0>:
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop

08001db4 <HAL_Init>:
  *         to have correct HAL operation.
  * @retval HAL status
  */
/////////////////////////////////////////////////////+
StatusTypeDef HAL_Init(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db8:	4a08      	ldr	r2, [pc, #32]	; (8001ddc <HAL_Init+0x28>)
 8001dba:	4b08      	ldr	r3, [pc, #32]	; (8001ddc <HAL_Init+0x28>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f043 0310 	orr.w	r3, r3, #16
 8001dc2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc4:	2003      	movs	r0, #3
 8001dc6:	f000 fd53 	bl	8002870 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dca:	2000      	movs	r0, #0
 8001dcc:	f000 f808 	bl	8001de0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dd0:	f002 ff02 	bl	8004bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40022000 	.word	0x40022000

08001de0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001de8:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <HAL_InitTick+0x54>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	4b12      	ldr	r3, [pc, #72]	; (8001e38 <HAL_InitTick+0x58>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	4619      	mov	r1, r3
 8001df2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f000 fd5d 	bl	80028be <HAL_SYSTICK_Config>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e00e      	b.n	8001e2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2b0f      	cmp	r3, #15
 8001e12:	d80a      	bhi.n	8001e2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e14:	2200      	movs	r2, #0
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	f04f 30ff 	mov.w	r0, #4294967295
 8001e1c:	f000 fd33 	bl	8002886 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e20:	4a06      	ldr	r2, [pc, #24]	; (8001e3c <HAL_InitTick+0x5c>)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e26:	2300      	movs	r3, #0
 8001e28:	e000      	b.n	8001e2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	20000088 	.word	0x20000088
 8001e38:	20000084 	.word	0x20000084
 8001e3c:	20000080 	.word	0x20000080

08001e40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e44:	4b05      	ldr	r3, [pc, #20]	; (8001e5c <HAL_IncTick+0x1c>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <HAL_IncTick+0x20>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4413      	add	r3, r2
 8001e50:	4a03      	ldr	r2, [pc, #12]	; (8001e60 <HAL_IncTick+0x20>)
 8001e52:	6013      	str	r3, [r2, #0]
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr
 8001e5c:	20000084 	.word	0x20000084
 8001e60:	20000848 	.word	0x20000848

08001e64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return uwTick;
 8001e68:	4b02      	ldr	r3, [pc, #8]	; (8001e74 <HAL_GetTick+0x10>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	20000848 	.word	0x20000848

08001e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e80:	f7ff fff0 	bl	8001e64 <HAL_GetTick>
 8001e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e90:	d005      	beq.n	8001e9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e92:	4b09      	ldr	r3, [pc, #36]	; (8001eb8 <HAL_Delay+0x40>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	461a      	mov	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e9e:	bf00      	nop
 8001ea0:	f7ff ffe0 	bl	8001e64 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	1ad2      	subs	r2, r2, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d3f7      	bcc.n	8001ea0 <HAL_Delay+0x28>
  {
  }
}
 8001eb0:	bf00      	nop
 8001eb2:	3710      	adds	r7, #16
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	20000084 	.word	0x20000084

08001ebc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d101      	bne.n	8001ede <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e0ce      	b.n	800207c <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d109      	bne.n	8001f00 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2200      	movs	r2, #0
 8001ef0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f8c8 	bl	8002090 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 fbcd 	bl	80026a0 <ADC_ConversionStop_Disable>
 8001f06:	4603      	mov	r3, r0
 8001f08:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0e:	f003 0310 	and.w	r3, r3, #16
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f040 80a9 	bne.w	800206a <HAL_ADC_Init+0x1ae>
 8001f18:	7dfb      	ldrb	r3, [r7, #23]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f040 80a5 	bne.w	800206a <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f24:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f28:	f023 0302 	bic.w	r3, r3, #2
 8001f2c:	f043 0202 	orr.w	r2, r3, #2
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4951      	ldr	r1, [pc, #324]	; (8002084 <HAL_ADC_Init+0x1c8>)
 8001f3e:	428b      	cmp	r3, r1
 8001f40:	d10a      	bne.n	8001f58 <HAL_ADC_Init+0x9c>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	69db      	ldr	r3, [r3, #28]
 8001f46:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8001f4a:	d002      	beq.n	8001f52 <HAL_ADC_Init+0x96>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	e004      	b.n	8001f5c <HAL_ADC_Init+0xa0>
 8001f52:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001f56:	e001      	b.n	8001f5c <HAL_ADC_Init+0xa0>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f5c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	7b1b      	ldrb	r3, [r3, #12]
 8001f62:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f64:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f66:	68ba      	ldr	r2, [r7, #8]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f74:	d003      	beq.n	8001f7e <HAL_ADC_Init+0xc2>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	689b      	ldr	r3, [r3, #8]
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d102      	bne.n	8001f84 <HAL_ADC_Init+0xc8>
 8001f7e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f82:	e000      	b.n	8001f86 <HAL_ADC_Init+0xca>
 8001f84:	2300      	movs	r3, #0
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	7d1b      	ldrb	r3, [r3, #20]
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d119      	bne.n	8001fc8 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	7b1b      	ldrb	r3, [r3, #12]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d109      	bne.n	8001fb0 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	035a      	lsls	r2, r3, #13
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	e00b      	b.n	8001fc8 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fb4:	f043 0220 	orr.w	r2, r3, #32
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc0:	f043 0201 	orr.w	r2, r3, #1
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	6812      	ldr	r2, [r2, #0]
 8001fd0:	6852      	ldr	r2, [r2, #4]
 8001fd2:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	6899      	ldr	r1, [r3, #8]
 8001fe6:	4b28      	ldr	r3, [pc, #160]	; (8002088 <HAL_ADC_Init+0x1cc>)
 8001fe8:	400b      	ands	r3, r1
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	430b      	orrs	r3, r1
 8001fee:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ff8:	d003      	beq.n	8002002 <HAL_ADC_Init+0x146>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d104      	bne.n	800200c <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	3b01      	subs	r3, #1
 8002008:	051b      	lsls	r3, r3, #20
 800200a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6812      	ldr	r2, [r2, #0]
 8002014:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002016:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	430a      	orrs	r2, r1
 800201e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	4b19      	ldr	r3, [pc, #100]	; (800208c <HAL_ADC_Init+0x1d0>)
 8002028:	4013      	ands	r3, r2
 800202a:	68ba      	ldr	r2, [r7, #8]
 800202c:	4293      	cmp	r3, r2
 800202e:	d10b      	bne.n	8002048 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800203a:	f023 0303 	bic.w	r3, r3, #3
 800203e:	f043 0201 	orr.w	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002046:	e018      	b.n	800207a <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800204c:	f023 0312 	bic.w	r3, r3, #18
 8002050:	f043 0210 	orr.w	r2, r3, #16
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	f043 0201 	orr.w	r2, r3, #1
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002064:	2301      	movs	r3, #1
 8002066:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002068:	e007      	b.n	800207a <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800206e:	f043 0210 	orr.w	r2, r3, #16
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800207a:	7dfb      	ldrb	r3, [r7, #23]
}
 800207c:	4618      	mov	r0, r3
 800207e:	3718      	adds	r7, #24
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40013c00 	.word	0x40013c00
 8002088:	ffe1f7fd 	.word	0xffe1f7fd
 800208c:	ff1f0efe 	.word	0xff1f0efe

08002090 <HAL_ADC_MspInit>:
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr
	...

080020a4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  StatusTypeDef tmp_hal_status = HAL_OK;
 80020ac:	2300      	movs	r3, #0
 80020ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Start+0x1a>
 80020ba:	2302      	movs	r3, #2
 80020bc:	e098      	b.n	80021f0 <HAL_ADC_Start+0x14c>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 fa98 	bl	80025fc <ADC_Enable>
 80020cc:	4603      	mov	r3, r0
 80020ce:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f040 8087 	bne.w	80021e6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020e0:	f023 0301 	bic.w	r3, r3, #1
 80020e4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a41      	ldr	r2, [pc, #260]	; (80021f8 <HAL_ADC_Start+0x154>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d105      	bne.n	8002102 <HAL_ADC_Start+0x5e>
 80020f6:	4b41      	ldr	r3, [pc, #260]	; (80021fc <HAL_ADC_Start+0x158>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d115      	bne.n	800212e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002106:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002118:	2b00      	cmp	r3, #0
 800211a:	d026      	beq.n	800216a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002120:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002124:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800212c:	e01d      	b.n	800216a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002132:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a2f      	ldr	r2, [pc, #188]	; (80021fc <HAL_ADC_Start+0x158>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d004      	beq.n	800214e <HAL_ADC_Start+0xaa>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2b      	ldr	r2, [pc, #172]	; (80021f8 <HAL_ADC_Start+0x154>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d10d      	bne.n	800216a <HAL_ADC_Start+0xc6>
 800214e:	4b2b      	ldr	r3, [pc, #172]	; (80021fc <HAL_ADC_Start+0x158>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002156:	2b00      	cmp	r3, #0
 8002158:	d007      	beq.n	800216a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800215e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002162:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d006      	beq.n	8002184 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800217a:	f023 0206 	bic.w	r2, r3, #6
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	62da      	str	r2, [r3, #44]	; 0x2c
 8002182:	e002      	b.n	800218a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f06f 0202 	mvn.w	r2, #2
 800219a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&  ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc) )
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80021a6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021aa:	d113      	bne.n	80021d4 <HAL_ADC_Start+0x130>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a11      	ldr	r2, [pc, #68]	; (80021f8 <HAL_ADC_Start+0x154>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d105      	bne.n	80021c2 <HAL_ADC_Start+0x11e>
 80021b6:	4b11      	ldr	r3, [pc, #68]	; (80021fc <HAL_ADC_Start+0x158>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d108      	bne.n	80021d4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	6892      	ldr	r2, [r2, #8]
 80021cc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80021d0:	609a      	str	r2, [r3, #8]
 80021d2:	e00c      	b.n	80021ee <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	6812      	ldr	r2, [r2, #0]
 80021dc:	6892      	ldr	r2, [r2, #8]
 80021de:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80021e2:	609a      	str	r2, [r3, #8]
 80021e4:	e003      	b.n	80021ee <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80021ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3710      	adds	r7, #16
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40012800 	.word	0x40012800
 80021fc:	40012400 	.word	0x40012400

08002200 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002200:	b590      	push	{r4, r7, lr}
 8002202:	b087      	sub	sp, #28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800220a:	2300      	movs	r3, #0
 800220c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800220e:	2300      	movs	r3, #0
 8002210:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002212:	2300      	movs	r3, #0
 8002214:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002216:	f7ff fe25 	bl	8001e64 <HAL_GetTick>
 800221a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00b      	beq.n	8002242 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800222e:	f043 0220 	orr.w	r2, r3, #32
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e0c8      	b.n	80023d4 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224c:	2b00      	cmp	r3, #0
 800224e:	d12a      	bne.n	80022a6 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002256:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800225a:	2b00      	cmp	r3, #0
 800225c:	d123      	bne.n	80022a6 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800225e:	e01a      	b.n	8002296 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002266:	d016      	beq.n	8002296 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d007      	beq.n	800227e <HAL_ADC_PollForConversion+0x7e>
 800226e:	f7ff fdf9 	bl	8001e64 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	1ad2      	subs	r2, r2, r3
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	429a      	cmp	r2, r3
 800227c:	d90b      	bls.n	8002296 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002282:	f043 0204 	orr.w	r2, r3, #4
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e09e      	b.n	80023d4 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d0dd      	beq.n	8002260 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022a4:	e06c      	b.n	8002380 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80022a6:	4b4d      	ldr	r3, [pc, #308]	; (80023dc <HAL_ADC_PollForConversion+0x1dc>)
 80022a8:	681c      	ldr	r4, [r3, #0]
 80022aa:	2002      	movs	r0, #2
 80022ac:	f001 f89a 	bl	80033e4 <HAL_RCCEx_GetPeriphCLKFreq>
 80022b0:	4603      	mov	r3, r0
 80022b2:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	6919      	ldr	r1, [r3, #16]
 80022bc:	4b48      	ldr	r3, [pc, #288]	; (80023e0 <HAL_ADC_PollForConversion+0x1e0>)
 80022be:	400b      	ands	r3, r1
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d118      	bne.n	80022f6 <HAL_ADC_PollForConversion+0xf6>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	68d9      	ldr	r1, [r3, #12]
 80022ca:	4b46      	ldr	r3, [pc, #280]	; (80023e4 <HAL_ADC_PollForConversion+0x1e4>)
 80022cc:	400b      	ands	r3, r1
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d111      	bne.n	80022f6 <HAL_ADC_PollForConversion+0xf6>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6919      	ldr	r1, [r3, #16]
 80022d8:	4b43      	ldr	r3, [pc, #268]	; (80023e8 <HAL_ADC_PollForConversion+0x1e8>)
 80022da:	400b      	ands	r3, r1
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d108      	bne.n	80022f2 <HAL_ADC_PollForConversion+0xf2>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68d9      	ldr	r1, [r3, #12]
 80022e6:	4b41      	ldr	r3, [pc, #260]	; (80023ec <HAL_ADC_PollForConversion+0x1ec>)
 80022e8:	400b      	ands	r3, r1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_ADC_PollForConversion+0xf2>
 80022ee:	2314      	movs	r3, #20
 80022f0:	e020      	b.n	8002334 <HAL_ADC_PollForConversion+0x134>
 80022f2:	2329      	movs	r3, #41	; 0x29
 80022f4:	e01e      	b.n	8002334 <HAL_ADC_PollForConversion+0x134>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6919      	ldr	r1, [r3, #16]
 80022fc:	4b3a      	ldr	r3, [pc, #232]	; (80023e8 <HAL_ADC_PollForConversion+0x1e8>)
 80022fe:	400b      	ands	r3, r1
 8002300:	2b00      	cmp	r3, #0
 8002302:	d106      	bne.n	8002312 <HAL_ADC_PollForConversion+0x112>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68d9      	ldr	r1, [r3, #12]
 800230a:	4b38      	ldr	r3, [pc, #224]	; (80023ec <HAL_ADC_PollForConversion+0x1ec>)
 800230c:	400b      	ands	r3, r1
 800230e:	2b00      	cmp	r3, #0
 8002310:	d00d      	beq.n	800232e <HAL_ADC_PollForConversion+0x12e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	6919      	ldr	r1, [r3, #16]
 8002318:	4b35      	ldr	r3, [pc, #212]	; (80023f0 <HAL_ADC_PollForConversion+0x1f0>)
 800231a:	400b      	ands	r3, r1
 800231c:	2b00      	cmp	r3, #0
 800231e:	d108      	bne.n	8002332 <HAL_ADC_PollForConversion+0x132>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68d9      	ldr	r1, [r3, #12]
 8002326:	4b32      	ldr	r3, [pc, #200]	; (80023f0 <HAL_ADC_PollForConversion+0x1f0>)
 8002328:	400b      	ands	r3, r1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d101      	bne.n	8002332 <HAL_ADC_PollForConversion+0x132>
 800232e:	2354      	movs	r3, #84	; 0x54
 8002330:	e000      	b.n	8002334 <HAL_ADC_PollForConversion+0x134>
 8002332:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002334:	fb03 f302 	mul.w	r3, r3, r2
 8002338:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800233a:	e01d      	b.n	8002378 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002342:	d016      	beq.n	8002372 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d007      	beq.n	800235a <HAL_ADC_PollForConversion+0x15a>
 800234a:	f7ff fd8b 	bl	8001e64 <HAL_GetTick>
 800234e:	4602      	mov	r2, r0
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	1ad2      	subs	r2, r2, r3
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	429a      	cmp	r2, r3
 8002358:	d90b      	bls.n	8002372 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800235e:	f043 0204 	orr.w	r2, r3, #4
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e030      	b.n	80023d4 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	3301      	adds	r3, #1
 8002376:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	429a      	cmp	r2, r3
 800237e:	d3dd      	bcc.n	800233c <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f06f 0212 	mvn.w	r2, #18
 8002388:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800238e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023a0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023a4:	d115      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d111      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d105      	bne.n	80023d2 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	f043 0201 	orr.w	r2, r3, #1
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	371c      	adds	r7, #28
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd90      	pop	{r4, r7, pc}
 80023dc:	20000088 	.word	0x20000088
 80023e0:	24924924 	.word	0x24924924
 80023e4:	00924924 	.word	0x00924924
 80023e8:	12492492 	.word	0x12492492
 80023ec:	00492492 	.word	0x00492492
 80023f0:	00249249 	.word	0x00249249

080023f4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002402:	4618      	mov	r0, r3
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr

0800240c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800240c:	b490      	push	{r4, r7}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
 8002414:	6039      	str	r1, [r7, #0]
  StatusTypeDef tmp_hal_status = HAL_OK;
 8002416:	2300      	movs	r3, #0
 8002418:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800241a:	2300      	movs	r3, #0
 800241c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <HAL_ADC_ConfigChannel+0x20>
 8002428:	2302      	movs	r3, #2
 800242a:	e0dc      	b.n	80025e6 <HAL_ADC_ConfigChannel+0x1da>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2201      	movs	r2, #1
 8002430:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2b06      	cmp	r3, #6
 800243a:	d81c      	bhi.n	8002476 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6819      	ldr	r1, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685a      	ldr	r2, [r3, #4]
 800244a:	4613      	mov	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4413      	add	r3, r2
 8002450:	3b05      	subs	r3, #5
 8002452:	221f      	movs	r2, #31
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	4018      	ands	r0, r3
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	681c      	ldr	r4, [r3, #0]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685a      	ldr	r2, [r3, #4]
 8002464:	4613      	mov	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	4413      	add	r3, r2
 800246a:	3b05      	subs	r3, #5
 800246c:	fa04 f303 	lsl.w	r3, r4, r3
 8002470:	4303      	orrs	r3, r0
 8002472:	634b      	str	r3, [r1, #52]	; 0x34
 8002474:	e03c      	b.n	80024f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b0c      	cmp	r3, #12
 800247c:	d81c      	bhi.n	80024b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6819      	ldr	r1, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685a      	ldr	r2, [r3, #4]
 800248c:	4613      	mov	r3, r2
 800248e:	009b      	lsls	r3, r3, #2
 8002490:	4413      	add	r3, r2
 8002492:	3b23      	subs	r3, #35	; 0x23
 8002494:	221f      	movs	r2, #31
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	4018      	ands	r0, r3
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	681c      	ldr	r4, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	4613      	mov	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	4413      	add	r3, r2
 80024ac:	3b23      	subs	r3, #35	; 0x23
 80024ae:	fa04 f303 	lsl.w	r3, r4, r3
 80024b2:	4303      	orrs	r3, r0
 80024b4:	630b      	str	r3, [r1, #48]	; 0x30
 80024b6:	e01b      	b.n	80024f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6819      	ldr	r1, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	4613      	mov	r3, r2
 80024c8:	009b      	lsls	r3, r3, #2
 80024ca:	4413      	add	r3, r2
 80024cc:	3b41      	subs	r3, #65	; 0x41
 80024ce:	221f      	movs	r2, #31
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	43db      	mvns	r3, r3
 80024d6:	4018      	ands	r0, r3
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681c      	ldr	r4, [r3, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	685a      	ldr	r2, [r3, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	4413      	add	r3, r2
 80024e6:	3b41      	subs	r3, #65	; 0x41
 80024e8:	fa04 f303 	lsl.w	r3, r4, r3
 80024ec:	4303      	orrs	r3, r0
 80024ee:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	2b09      	cmp	r3, #9
 80024f6:	d91c      	bls.n	8002532 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6819      	ldr	r1, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	68d8      	ldr	r0, [r3, #12]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	4613      	mov	r3, r2
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	4413      	add	r3, r2
 800250c:	3b1e      	subs	r3, #30
 800250e:	2207      	movs	r2, #7
 8002510:	fa02 f303 	lsl.w	r3, r2, r3
 8002514:	43db      	mvns	r3, r3
 8002516:	4018      	ands	r0, r3
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	689c      	ldr	r4, [r3, #8]
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	3b1e      	subs	r3, #30
 8002528:	fa04 f303 	lsl.w	r3, r4, r3
 800252c:	4303      	orrs	r3, r0
 800252e:	60cb      	str	r3, [r1, #12]
 8002530:	e019      	b.n	8002566 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6819      	ldr	r1, [r3, #0]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	6918      	ldr	r0, [r3, #16]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	4613      	mov	r3, r2
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	4413      	add	r3, r2
 8002546:	2207      	movs	r2, #7
 8002548:	fa02 f303 	lsl.w	r3, r2, r3
 800254c:	43db      	mvns	r3, r3
 800254e:	4018      	ands	r0, r3
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689c      	ldr	r4, [r3, #8]
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	4613      	mov	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	4413      	add	r3, r2
 800255e:	fa04 f303 	lsl.w	r3, r4, r3
 8002562:	4303      	orrs	r3, r0
 8002564:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2b10      	cmp	r3, #16
 800256c:	d003      	beq.n	8002576 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002572:	2b11      	cmp	r3, #17
 8002574:	d132      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4a1d      	ldr	r2, [pc, #116]	; (80025f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800257c:	4293      	cmp	r3, r2
 800257e:	d125      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d126      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	6892      	ldr	r2, [r2, #8]
 8002598:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800259c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b10      	cmp	r3, #16
 80025a4:	d11a      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025a6:	4b13      	ldr	r3, [pc, #76]	; (80025f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a13      	ldr	r2, [pc, #76]	; (80025f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80025ac:	fba2 2303 	umull	r2, r3, r2, r3
 80025b0:	0c9a      	lsrs	r2, r3, #18
 80025b2:	4613      	mov	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	4413      	add	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025bc:	e002      	b.n	80025c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	3b01      	subs	r3, #1
 80025c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d1f9      	bne.n	80025be <HAL_ADC_ConfigChannel+0x1b2>
 80025ca:	e007      	b.n	80025dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d0:	f043 0220 	orr.w	r2, r3, #32
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bc90      	pop	{r4, r7}
 80025ee:	4770      	bx	lr
 80025f0:	40012400 	.word	0x40012400
 80025f4:	20000088 	.word	0x20000088
 80025f8:	431bde83 	.word	0x431bde83

080025fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	f003 0301 	and.w	r3, r3, #1
 8002616:	2b01      	cmp	r3, #1
 8002618:	d039      	beq.n	800268e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	6892      	ldr	r2, [r2, #8]
 8002624:	f042 0201 	orr.w	r2, r2, #1
 8002628:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800262a:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <ADC_Enable+0x9c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1b      	ldr	r2, [pc, #108]	; (800269c <ADC_Enable+0xa0>)
 8002630:	fba2 2303 	umull	r2, r3, r2, r3
 8002634:	0c9b      	lsrs	r3, r3, #18
 8002636:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002638:	e002      	b.n	8002640 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	3b01      	subs	r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1f9      	bne.n	800263a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002646:	f7ff fc0d 	bl	8001e64 <HAL_GetTick>
 800264a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800264c:	e018      	b.n	8002680 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800264e:	f7ff fc09 	bl	8001e64 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d911      	bls.n	8002680 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002660:	f043 0210 	orr.w	r2, r3, #16
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e007      	b.n	8002690 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	2b01      	cmp	r3, #1
 800268c:	d1df      	bne.n	800264e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	20000088 	.word	0x20000088
 800269c:	431bde83 	.word	0x431bde83

080026a0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d127      	bne.n	800270a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	687a      	ldr	r2, [r7, #4]
 80026c0:	6812      	ldr	r2, [r2, #0]
 80026c2:	6892      	ldr	r2, [r2, #8]
 80026c4:	f022 0201 	bic.w	r2, r2, #1
 80026c8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026ca:	f7ff fbcb 	bl	8001e64 <HAL_GetTick>
 80026ce:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026d0:	e014      	b.n	80026fc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026d2:	f7ff fbc7 	bl	8001e64 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d90d      	bls.n	80026fc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e4:	f043 0210 	orr.w	r2, r3, #16
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f0:	f043 0201 	orr.w	r2, r3, #1
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	e007      	b.n	800270c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b01      	cmp	r3, #1
 8002708:	d0e3      	beq.n	80026d2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	3710      	adds	r7, #16
 8002710:	46bd      	mov	sp, r7
 8002712:	bd80      	pop	{r7, pc}

08002714 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f003 0307 	and.w	r3, r3, #7
 8002722:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002724:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002726:	68db      	ldr	r3, [r3, #12]
 8002728:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002730:	4013      	ands	r3, r2
 8002732:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800273c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002740:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002744:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002746:	4a04      	ldr	r2, [pc, #16]	; (8002758 <__NVIC_SetPriorityGrouping+0x44>)
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	60d3      	str	r3, [r2, #12]
}
 800274c:	bf00      	nop
 800274e:	3714      	adds	r7, #20
 8002750:	46bd      	mov	sp, r7
 8002752:	bc80      	pop	{r7}
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	e000ed00 	.word	0xe000ed00

0800275c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002760:	4b04      	ldr	r3, [pc, #16]	; (8002774 <__NVIC_GetPriorityGrouping+0x18>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	0a1b      	lsrs	r3, r3, #8
 8002766:	f003 0307 	and.w	r3, r3, #7
}
 800276a:	4618      	mov	r0, r3
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
 8002772:	bf00      	nop
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002778:	b480      	push	{r7}
 800277a:	b083      	sub	sp, #12
 800277c:	af00      	add	r7, sp, #0
 800277e:	4603      	mov	r3, r0
 8002780:	6039      	str	r1, [r7, #0]
 8002782:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002784:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002788:	2b00      	cmp	r3, #0
 800278a:	db0a      	blt.n	80027a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278c:	490d      	ldr	r1, [pc, #52]	; (80027c4 <__NVIC_SetPriority+0x4c>)
 800278e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002792:	683a      	ldr	r2, [r7, #0]
 8002794:	b2d2      	uxtb	r2, r2
 8002796:	0112      	lsls	r2, r2, #4
 8002798:	b2d2      	uxtb	r2, r2
 800279a:	440b      	add	r3, r1
 800279c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027a0:	e00a      	b.n	80027b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a2:	4909      	ldr	r1, [pc, #36]	; (80027c8 <__NVIC_SetPriority+0x50>)
 80027a4:	79fb      	ldrb	r3, [r7, #7]
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	3b04      	subs	r3, #4
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	b2d2      	uxtb	r2, r2
 80027b0:	0112      	lsls	r2, r2, #4
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	440b      	add	r3, r1
 80027b6:	761a      	strb	r2, [r3, #24]
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	e000e100 	.word	0xe000e100
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b089      	sub	sp, #36	; 0x24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	60f8      	str	r0, [r7, #12]
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	f003 0307 	and.w	r3, r3, #7
 80027de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027e0:	69fb      	ldr	r3, [r7, #28]
 80027e2:	f1c3 0307 	rsb	r3, r3, #7
 80027e6:	2b04      	cmp	r3, #4
 80027e8:	bf28      	it	cs
 80027ea:	2304      	movcs	r3, #4
 80027ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	3304      	adds	r3, #4
 80027f2:	2b06      	cmp	r3, #6
 80027f4:	d902      	bls.n	80027fc <NVIC_EncodePriority+0x30>
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	3b03      	subs	r3, #3
 80027fa:	e000      	b.n	80027fe <NVIC_EncodePriority+0x32>
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002800:	2201      	movs	r2, #1
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	1e5a      	subs	r2, r3, #1
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	401a      	ands	r2, r3
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002812:	2101      	movs	r1, #1
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	fa01 f303 	lsl.w	r3, r1, r3
 800281a:	1e59      	subs	r1, r3, #1
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002820:	4313      	orrs	r3, r2
         );
}
 8002822:	4618      	mov	r0, r3
 8002824:	3724      	adds	r7, #36	; 0x24
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800283c:	d301      	bcc.n	8002842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800283e:	2301      	movs	r3, #1
 8002840:	e00f      	b.n	8002862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002842:	4a0a      	ldr	r2, [pc, #40]	; (800286c <SysTick_Config+0x40>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800284a:	210f      	movs	r1, #15
 800284c:	f04f 30ff 	mov.w	r0, #4294967295
 8002850:	f7ff ff92 	bl	8002778 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002854:	4b05      	ldr	r3, [pc, #20]	; (800286c <SysTick_Config+0x40>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800285a:	4b04      	ldr	r3, [pc, #16]	; (800286c <SysTick_Config+0x40>)
 800285c:	2207      	movs	r2, #7
 800285e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	e000e010 	.word	0xe000e010

08002870 <HAL_NVIC_SetPriorityGrouping>:
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
/////////////////////////////////////////////////////////////+
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff ff4b 	bl	8002714 <__NVIC_SetPriorityGrouping>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002886:	b580      	push	{r7, lr}
 8002888:	b086      	sub	sp, #24
 800288a:	af00      	add	r7, sp, #0
 800288c:	4603      	mov	r3, r0
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002898:	f7ff ff60 	bl	800275c <__NVIC_GetPriorityGrouping>
 800289c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68b9      	ldr	r1, [r7, #8]
 80028a2:	6978      	ldr	r0, [r7, #20]
 80028a4:	f7ff ff92 	bl	80027cc <NVIC_EncodePriority>
 80028a8:	4602      	mov	r2, r0
 80028aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ae:	4611      	mov	r1, r2
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff61 	bl	8002778 <__NVIC_SetPriority>
}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ffb0 	bl	800282c <SysTick_Config>
 80028cc:	4603      	mov	r3, r0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d8:	b480      	push	{r7}
 80028da:	b08b      	sub	sp, #44	; 0x2c
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028e2:	2300      	movs	r3, #0
 80028e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028e6:	2300      	movs	r3, #0
 80028e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ea:	e133      	b.n	8002b54 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028ec:	2201      	movs	r2, #1
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	4013      	ands	r3, r2
 80028fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	429a      	cmp	r2, r3
 8002906:	f040 8122 	bne.w	8002b4e <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	2b12      	cmp	r3, #18
 8002910:	d034      	beq.n	800297c <HAL_GPIO_Init+0xa4>
 8002912:	2b12      	cmp	r3, #18
 8002914:	d80d      	bhi.n	8002932 <HAL_GPIO_Init+0x5a>
 8002916:	2b02      	cmp	r3, #2
 8002918:	d02b      	beq.n	8002972 <HAL_GPIO_Init+0x9a>
 800291a:	2b02      	cmp	r3, #2
 800291c:	d804      	bhi.n	8002928 <HAL_GPIO_Init+0x50>
 800291e:	2b00      	cmp	r3, #0
 8002920:	d031      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002922:	2b01      	cmp	r3, #1
 8002924:	d01c      	beq.n	8002960 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002926:	e048      	b.n	80029ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002928:	2b03      	cmp	r3, #3
 800292a:	d043      	beq.n	80029b4 <HAL_GPIO_Init+0xdc>
 800292c:	2b11      	cmp	r3, #17
 800292e:	d01b      	beq.n	8002968 <HAL_GPIO_Init+0x90>
          break;
 8002930:	e043      	b.n	80029ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002932:	4a8f      	ldr	r2, [pc, #572]	; (8002b70 <HAL_GPIO_Init+0x298>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d026      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002938:	4a8d      	ldr	r2, [pc, #564]	; (8002b70 <HAL_GPIO_Init+0x298>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d806      	bhi.n	800294c <HAL_GPIO_Init+0x74>
 800293e:	4a8d      	ldr	r2, [pc, #564]	; (8002b74 <HAL_GPIO_Init+0x29c>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d020      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002944:	4a8c      	ldr	r2, [pc, #560]	; (8002b78 <HAL_GPIO_Init+0x2a0>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d01d      	beq.n	8002986 <HAL_GPIO_Init+0xae>
          break;
 800294a:	e036      	b.n	80029ba <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800294c:	4a8b      	ldr	r2, [pc, #556]	; (8002b7c <HAL_GPIO_Init+0x2a4>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d019      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002952:	4a8b      	ldr	r2, [pc, #556]	; (8002b80 <HAL_GPIO_Init+0x2a8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d016      	beq.n	8002986 <HAL_GPIO_Init+0xae>
 8002958:	4a8a      	ldr	r2, [pc, #552]	; (8002b84 <HAL_GPIO_Init+0x2ac>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d013      	beq.n	8002986 <HAL_GPIO_Init+0xae>
          break;
 800295e:	e02c      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	623b      	str	r3, [r7, #32]
          break;
 8002966:	e028      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	68db      	ldr	r3, [r3, #12]
 800296c:	3304      	adds	r3, #4
 800296e:	623b      	str	r3, [r7, #32]
          break;
 8002970:	e023      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	3308      	adds	r3, #8
 8002978:	623b      	str	r3, [r7, #32]
          break;
 800297a:	e01e      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	330c      	adds	r3, #12
 8002982:	623b      	str	r3, [r7, #32]
          break;
 8002984:	e019      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d102      	bne.n	8002994 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800298e:	2304      	movs	r3, #4
 8002990:	623b      	str	r3, [r7, #32]
          break;
 8002992:	e012      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b01      	cmp	r3, #1
 800299a:	d105      	bne.n	80029a8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800299c:	2308      	movs	r3, #8
 800299e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69fa      	ldr	r2, [r7, #28]
 80029a4:	611a      	str	r2, [r3, #16]
          break;
 80029a6:	e008      	b.n	80029ba <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029a8:	2308      	movs	r3, #8
 80029aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	69fa      	ldr	r2, [r7, #28]
 80029b0:	615a      	str	r2, [r3, #20]
          break;
 80029b2:	e002      	b.n	80029ba <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
          break;
 80029b8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029ba:	69bb      	ldr	r3, [r7, #24]
 80029bc:	2bff      	cmp	r3, #255	; 0xff
 80029be:	d801      	bhi.n	80029c4 <HAL_GPIO_Init+0xec>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	e001      	b.n	80029c8 <HAL_GPIO_Init+0xf0>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	3304      	adds	r3, #4
 80029c8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	2bff      	cmp	r3, #255	; 0xff
 80029ce:	d802      	bhi.n	80029d6 <HAL_GPIO_Init+0xfe>
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	e002      	b.n	80029dc <HAL_GPIO_Init+0x104>
 80029d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d8:	3b08      	subs	r3, #8
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	210f      	movs	r1, #15
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	43db      	mvns	r3, r3
 80029ec:	401a      	ands	r2, r3
 80029ee:	6a39      	ldr	r1, [r7, #32]
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	fa01 f303 	lsl.w	r3, r1, r3
 80029f6:	431a      	orrs	r2, r3
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f000 80a2 	beq.w	8002b4e <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a0a:	4a5f      	ldr	r2, [pc, #380]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002a0c:	4b5e      	ldr	r3, [pc, #376]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6193      	str	r3, [r2, #24]
 8002a16:	4b5c      	ldr	r3, [pc, #368]	; (8002b88 <HAL_GPIO_Init+0x2b0>)
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a22:	4a5a      	ldr	r2, [pc, #360]	; (8002b8c <HAL_GPIO_Init+0x2b4>)
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	089b      	lsrs	r3, r3, #2
 8002a28:	3302      	adds	r3, #2
 8002a2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a2e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a32:	f003 0303 	and.w	r3, r3, #3
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	220f      	movs	r2, #15
 8002a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	4013      	ands	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	4a51      	ldr	r2, [pc, #324]	; (8002b90 <HAL_GPIO_Init+0x2b8>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d01f      	beq.n	8002a8e <HAL_GPIO_Init+0x1b6>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a50      	ldr	r2, [pc, #320]	; (8002b94 <HAL_GPIO_Init+0x2bc>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d019      	beq.n	8002a8a <HAL_GPIO_Init+0x1b2>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	4a4f      	ldr	r2, [pc, #316]	; (8002b98 <HAL_GPIO_Init+0x2c0>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d013      	beq.n	8002a86 <HAL_GPIO_Init+0x1ae>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	4a4e      	ldr	r2, [pc, #312]	; (8002b9c <HAL_GPIO_Init+0x2c4>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d00d      	beq.n	8002a82 <HAL_GPIO_Init+0x1aa>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	4a4d      	ldr	r2, [pc, #308]	; (8002ba0 <HAL_GPIO_Init+0x2c8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d007      	beq.n	8002a7e <HAL_GPIO_Init+0x1a6>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a4c      	ldr	r2, [pc, #304]	; (8002ba4 <HAL_GPIO_Init+0x2cc>)
 8002a72:	4293      	cmp	r3, r2
 8002a74:	d101      	bne.n	8002a7a <HAL_GPIO_Init+0x1a2>
 8002a76:	2305      	movs	r3, #5
 8002a78:	e00a      	b.n	8002a90 <HAL_GPIO_Init+0x1b8>
 8002a7a:	2306      	movs	r3, #6
 8002a7c:	e008      	b.n	8002a90 <HAL_GPIO_Init+0x1b8>
 8002a7e:	2304      	movs	r3, #4
 8002a80:	e006      	b.n	8002a90 <HAL_GPIO_Init+0x1b8>
 8002a82:	2303      	movs	r3, #3
 8002a84:	e004      	b.n	8002a90 <HAL_GPIO_Init+0x1b8>
 8002a86:	2302      	movs	r3, #2
 8002a88:	e002      	b.n	8002a90 <HAL_GPIO_Init+0x1b8>
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e000      	b.n	8002a90 <HAL_GPIO_Init+0x1b8>
 8002a8e:	2300      	movs	r3, #0
 8002a90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a92:	f002 0203 	and.w	r2, r2, #3
 8002a96:	0092      	lsls	r2, r2, #2
 8002a98:	4093      	lsls	r3, r2
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002aa0:	493a      	ldr	r1, [pc, #232]	; (8002b8c <HAL_GPIO_Init+0x2b4>)
 8002aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	3302      	adds	r3, #2
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d006      	beq.n	8002ac8 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002aba:	493b      	ldr	r1, [pc, #236]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002abc:	4b3a      	ldr	r3, [pc, #232]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	600b      	str	r3, [r1, #0]
 8002ac6:	e006      	b.n	8002ad6 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ac8:	4937      	ldr	r1, [pc, #220]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002aca:	4b37      	ldr	r3, [pc, #220]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	43db      	mvns	r3, r3
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d006      	beq.n	8002af0 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ae2:	4931      	ldr	r1, [pc, #196]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002ae4:	4b30      	ldr	r3, [pc, #192]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	69bb      	ldr	r3, [r7, #24]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	604b      	str	r3, [r1, #4]
 8002aee:	e006      	b.n	8002afe <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002af0:	492d      	ldr	r1, [pc, #180]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002af2:	4b2d      	ldr	r3, [pc, #180]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	43db      	mvns	r3, r3
 8002afa:	4013      	ands	r3, r2
 8002afc:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d006      	beq.n	8002b18 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b0a:	4927      	ldr	r1, [pc, #156]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b0c:	4b26      	ldr	r3, [pc, #152]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	69bb      	ldr	r3, [r7, #24]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	608b      	str	r3, [r1, #8]
 8002b16:	e006      	b.n	8002b26 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002b18:	4923      	ldr	r1, [pc, #140]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b1a:	4b23      	ldr	r3, [pc, #140]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b1c:	689a      	ldr	r2, [r3, #8]
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	4013      	ands	r3, r2
 8002b24:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d006      	beq.n	8002b40 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b32:	491d      	ldr	r1, [pc, #116]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b34:	4b1c      	ldr	r3, [pc, #112]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b36:	68da      	ldr	r2, [r3, #12]
 8002b38:	69bb      	ldr	r3, [r7, #24]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	60cb      	str	r3, [r1, #12]
 8002b3e:	e006      	b.n	8002b4e <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b40:	4919      	ldr	r1, [pc, #100]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b42:	4b19      	ldr	r3, [pc, #100]	; (8002ba8 <HAL_GPIO_Init+0x2d0>)
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b50:	3301      	adds	r3, #1
 8002b52:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f47f aec4 	bne.w	80028ec <HAL_GPIO_Init+0x14>
  }
}
 8002b64:	bf00      	nop
 8002b66:	372c      	adds	r7, #44	; 0x2c
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bc80      	pop	{r7}
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	10210000 	.word	0x10210000
 8002b74:	10110000 	.word	0x10110000
 8002b78:	10120000 	.word	0x10120000
 8002b7c:	10310000 	.word	0x10310000
 8002b80:	10320000 	.word	0x10320000
 8002b84:	10220000 	.word	0x10220000
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	40010000 	.word	0x40010000
 8002b90:	40010800 	.word	0x40010800
 8002b94:	40010c00 	.word	0x40010c00
 8002b98:	40011000 	.word	0x40011000
 8002b9c:	40011400 	.word	0x40011400
 8002ba0:	40011800 	.word	0x40011800
 8002ba4:	40011c00 	.word	0x40011c00
 8002ba8:	40010400 	.word	0x40010400

08002bac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b086      	sub	sp, #24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e26c      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0301 	and.w	r3, r3, #1
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	f000 8087 	beq.w	8002cda <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002bcc:	4b92      	ldr	r3, [pc, #584]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 030c 	and.w	r3, r3, #12
 8002bd4:	2b04      	cmp	r3, #4
 8002bd6:	d00c      	beq.n	8002bf2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bd8:	4b8f      	ldr	r3, [pc, #572]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 030c 	and.w	r3, r3, #12
 8002be0:	2b08      	cmp	r3, #8
 8002be2:	d112      	bne.n	8002c0a <HAL_RCC_OscConfig+0x5e>
 8002be4:	4b8c      	ldr	r3, [pc, #560]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bf0:	d10b      	bne.n	8002c0a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bf2:	4b89      	ldr	r3, [pc, #548]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d06c      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x12c>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d168      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e246      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c12:	d106      	bne.n	8002c22 <HAL_RCC_OscConfig+0x76>
 8002c14:	4a80      	ldr	r2, [pc, #512]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c16:	4b80      	ldr	r3, [pc, #512]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c1e:	6013      	str	r3, [r2, #0]
 8002c20:	e02e      	b.n	8002c80 <HAL_RCC_OscConfig+0xd4>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10c      	bne.n	8002c44 <HAL_RCC_OscConfig+0x98>
 8002c2a:	4a7b      	ldr	r2, [pc, #492]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c2c:	4b7a      	ldr	r3, [pc, #488]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c34:	6013      	str	r3, [r2, #0]
 8002c36:	4a78      	ldr	r2, [pc, #480]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c38:	4b77      	ldr	r3, [pc, #476]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	e01d      	b.n	8002c80 <HAL_RCC_OscConfig+0xd4>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c4c:	d10c      	bne.n	8002c68 <HAL_RCC_OscConfig+0xbc>
 8002c4e:	4a72      	ldr	r2, [pc, #456]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c50:	4b71      	ldr	r3, [pc, #452]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c58:	6013      	str	r3, [r2, #0]
 8002c5a:	4a6f      	ldr	r2, [pc, #444]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c5c:	4b6e      	ldr	r3, [pc, #440]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c64:	6013      	str	r3, [r2, #0]
 8002c66:	e00b      	b.n	8002c80 <HAL_RCC_OscConfig+0xd4>
 8002c68:	4a6b      	ldr	r2, [pc, #428]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c6a:	4b6b      	ldr	r3, [pc, #428]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c72:	6013      	str	r3, [r2, #0]
 8002c74:	4a68      	ldr	r2, [pc, #416]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c76:	4b68      	ldr	r3, [pc, #416]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c7e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d013      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c88:	f7ff f8ec 	bl	8001e64 <HAL_GetTick>
 8002c8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c90:	f7ff f8e8 	bl	8001e64 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b64      	cmp	r3, #100	; 0x64
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e1fa      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ca2:	4b5d      	ldr	r3, [pc, #372]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d0f0      	beq.n	8002c90 <HAL_RCC_OscConfig+0xe4>
 8002cae:	e014      	b.n	8002cda <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cb0:	f7ff f8d8 	bl	8001e64 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cb8:	f7ff f8d4 	bl	8001e64 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b64      	cmp	r3, #100	; 0x64
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e1e6      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cca:	4b53      	ldr	r3, [pc, #332]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1f0      	bne.n	8002cb8 <HAL_RCC_OscConfig+0x10c>
 8002cd6:	e000      	b.n	8002cda <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d063      	beq.n	8002dae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ce6:	4b4c      	ldr	r3, [pc, #304]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	f003 030c 	and.w	r3, r3, #12
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00b      	beq.n	8002d0a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002cf2:	4b49      	ldr	r3, [pc, #292]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f003 030c 	and.w	r3, r3, #12
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d11c      	bne.n	8002d38 <HAL_RCC_OscConfig+0x18c>
 8002cfe:	4b46      	ldr	r3, [pc, #280]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d116      	bne.n	8002d38 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d0a:	4b43      	ldr	r3, [pc, #268]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d005      	beq.n	8002d22 <HAL_RCC_OscConfig+0x176>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d001      	beq.n	8002d22 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e1ba      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d22:	493d      	ldr	r1, [pc, #244]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d24:	4b3c      	ldr	r3, [pc, #240]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4313      	orrs	r3, r2
 8002d34:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d36:	e03a      	b.n	8002dae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	691b      	ldr	r3, [r3, #16]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d020      	beq.n	8002d82 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d40:	4b36      	ldr	r3, [pc, #216]	; (8002e1c <HAL_RCC_OscConfig+0x270>)
 8002d42:	2201      	movs	r2, #1
 8002d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d46:	f7ff f88d 	bl	8001e64 <HAL_GetTick>
 8002d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d4c:	e008      	b.n	8002d60 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d4e:	f7ff f889 	bl	8001e64 <HAL_GetTick>
 8002d52:	4602      	mov	r2, r0
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e19b      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d60:	4b2d      	ldr	r3, [pc, #180]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0f0      	beq.n	8002d4e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d6c:	492a      	ldr	r1, [pc, #168]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d6e:	4b2a      	ldr	r3, [pc, #168]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	00db      	lsls	r3, r3, #3
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	600b      	str	r3, [r1, #0]
 8002d80:	e015      	b.n	8002dae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d82:	4b26      	ldr	r3, [pc, #152]	; (8002e1c <HAL_RCC_OscConfig+0x270>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d88:	f7ff f86c 	bl	8001e64 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d90:	f7ff f868 	bl	8001e64 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e17a      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002da2:	4b1d      	ldr	r3, [pc, #116]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0308 	and.w	r3, r3, #8
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d03a      	beq.n	8002e30 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	699b      	ldr	r3, [r3, #24]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d019      	beq.n	8002df6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dc2:	4b17      	ldr	r3, [pc, #92]	; (8002e20 <HAL_RCC_OscConfig+0x274>)
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dc8:	f7ff f84c 	bl	8001e64 <HAL_GetTick>
 8002dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dd0:	f7ff f848 	bl	8001e64 <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b02      	cmp	r3, #2
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e15a      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002de2:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <HAL_RCC_OscConfig+0x26c>)
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	f003 0302 	and.w	r3, r3, #2
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d0f0      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002dee:	2001      	movs	r0, #1
 8002df0:	f000 fada 	bl	80033a8 <RCC_Delay>
 8002df4:	e01c      	b.n	8002e30 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002df6:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <HAL_RCC_OscConfig+0x274>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002dfc:	f7ff f832 	bl	8001e64 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e02:	e00f      	b.n	8002e24 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e04:	f7ff f82e 	bl	8001e64 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d908      	bls.n	8002e24 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e140      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
 8002e16:	bf00      	nop
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	42420000 	.word	0x42420000
 8002e20:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e24:	4b9e      	ldr	r3, [pc, #632]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1e9      	bne.n	8002e04 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f000 80a6 	beq.w	8002f8a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e42:	4b97      	ldr	r3, [pc, #604]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002e44:	69db      	ldr	r3, [r3, #28]
 8002e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10d      	bne.n	8002e6a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e4e:	4a94      	ldr	r2, [pc, #592]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002e50:	4b93      	ldr	r3, [pc, #588]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002e52:	69db      	ldr	r3, [r3, #28]
 8002e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e58:	61d3      	str	r3, [r2, #28]
 8002e5a:	4b91      	ldr	r3, [pc, #580]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002e5c:	69db      	ldr	r3, [r3, #28]
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e62:	60bb      	str	r3, [r7, #8]
 8002e64:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e66:	2301      	movs	r3, #1
 8002e68:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e6a:	4b8e      	ldr	r3, [pc, #568]	; (80030a4 <HAL_RCC_OscConfig+0x4f8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d118      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e76:	4a8b      	ldr	r2, [pc, #556]	; (80030a4 <HAL_RCC_OscConfig+0x4f8>)
 8002e78:	4b8a      	ldr	r3, [pc, #552]	; (80030a4 <HAL_RCC_OscConfig+0x4f8>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e80:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e82:	f7fe ffef 	bl	8001e64 <HAL_GetTick>
 8002e86:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e8a:	f7fe ffeb 	bl	8001e64 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b64      	cmp	r3, #100	; 0x64
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e0fd      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e9c:	4b81      	ldr	r3, [pc, #516]	; (80030a4 <HAL_RCC_OscConfig+0x4f8>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0f0      	beq.n	8002e8a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d106      	bne.n	8002ebe <HAL_RCC_OscConfig+0x312>
 8002eb0:	4a7b      	ldr	r2, [pc, #492]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002eb2:	4b7b      	ldr	r3, [pc, #492]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
 8002eb6:	f043 0301 	orr.w	r3, r3, #1
 8002eba:	6213      	str	r3, [r2, #32]
 8002ebc:	e02d      	b.n	8002f1a <HAL_RCC_OscConfig+0x36e>
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d10c      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x334>
 8002ec6:	4a76      	ldr	r2, [pc, #472]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ec8:	4b75      	ldr	r3, [pc, #468]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002eca:	6a1b      	ldr	r3, [r3, #32]
 8002ecc:	f023 0301 	bic.w	r3, r3, #1
 8002ed0:	6213      	str	r3, [r2, #32]
 8002ed2:	4a73      	ldr	r2, [pc, #460]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ed4:	4b72      	ldr	r3, [pc, #456]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	f023 0304 	bic.w	r3, r3, #4
 8002edc:	6213      	str	r3, [r2, #32]
 8002ede:	e01c      	b.n	8002f1a <HAL_RCC_OscConfig+0x36e>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	2b05      	cmp	r3, #5
 8002ee6:	d10c      	bne.n	8002f02 <HAL_RCC_OscConfig+0x356>
 8002ee8:	4a6d      	ldr	r2, [pc, #436]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002eea:	4b6d      	ldr	r3, [pc, #436]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002eec:	6a1b      	ldr	r3, [r3, #32]
 8002eee:	f043 0304 	orr.w	r3, r3, #4
 8002ef2:	6213      	str	r3, [r2, #32]
 8002ef4:	4a6a      	ldr	r2, [pc, #424]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ef6:	4b6a      	ldr	r3, [pc, #424]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	6213      	str	r3, [r2, #32]
 8002f00:	e00b      	b.n	8002f1a <HAL_RCC_OscConfig+0x36e>
 8002f02:	4a67      	ldr	r2, [pc, #412]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f04:	4b66      	ldr	r3, [pc, #408]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	f023 0301 	bic.w	r3, r3, #1
 8002f0c:	6213      	str	r3, [r2, #32]
 8002f0e:	4a64      	ldr	r2, [pc, #400]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f10:	4b63      	ldr	r3, [pc, #396]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	f023 0304 	bic.w	r3, r3, #4
 8002f18:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d015      	beq.n	8002f4e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f22:	f7fe ff9f 	bl	8001e64 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f28:	e00a      	b.n	8002f40 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7fe ff9b 	bl	8001e64 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d901      	bls.n	8002f40 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f3c:	2303      	movs	r3, #3
 8002f3e:	e0ab      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f40:	4b57      	ldr	r3, [pc, #348]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f42:	6a1b      	ldr	r3, [r3, #32]
 8002f44:	f003 0302 	and.w	r3, r3, #2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d0ee      	beq.n	8002f2a <HAL_RCC_OscConfig+0x37e>
 8002f4c:	e014      	b.n	8002f78 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f4e:	f7fe ff89 	bl	8001e64 <HAL_GetTick>
 8002f52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f54:	e00a      	b.n	8002f6c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f56:	f7fe ff85 	bl	8001e64 <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e095      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f6c:	4b4c      	ldr	r3, [pc, #304]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1ee      	bne.n	8002f56 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f78:	7dfb      	ldrb	r3, [r7, #23]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d105      	bne.n	8002f8a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f7e:	4a48      	ldr	r2, [pc, #288]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f80:	4b47      	ldr	r3, [pc, #284]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f88:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f000 8081 	beq.w	8003096 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f94:	4b42      	ldr	r3, [pc, #264]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f003 030c 	and.w	r3, r3, #12
 8002f9c:	2b08      	cmp	r3, #8
 8002f9e:	d061      	beq.n	8003064 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	2b02      	cmp	r3, #2
 8002fa6:	d146      	bne.n	8003036 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fa8:	4b3f      	ldr	r3, [pc, #252]	; (80030a8 <HAL_RCC_OscConfig+0x4fc>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fae:	f7fe ff59 	bl	8001e64 <HAL_GetTick>
 8002fb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fb4:	e008      	b.n	8002fc8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb6:	f7fe ff55 	bl	8001e64 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e067      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fc8:	4b35      	ldr	r3, [pc, #212]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1f0      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a1b      	ldr	r3, [r3, #32]
 8002fd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fdc:	d108      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002fde:	4930      	ldr	r1, [pc, #192]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002fe0:	4b2f      	ldr	r3, [pc, #188]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	4313      	orrs	r3, r2
 8002fee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ff0:	482b      	ldr	r0, [pc, #172]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ff2:	4b2b      	ldr	r3, [pc, #172]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a19      	ldr	r1, [r3, #32]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003002:	430b      	orrs	r3, r1
 8003004:	4313      	orrs	r3, r2
 8003006:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003008:	4b27      	ldr	r3, [pc, #156]	; (80030a8 <HAL_RCC_OscConfig+0x4fc>)
 800300a:	2201      	movs	r2, #1
 800300c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800300e:	f7fe ff29 	bl	8001e64 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003016:	f7fe ff25 	bl	8001e64 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e037      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003028:	4b1d      	ldr	r3, [pc, #116]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f0      	beq.n	8003016 <HAL_RCC_OscConfig+0x46a>
 8003034:	e02f      	b.n	8003096 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003036:	4b1c      	ldr	r3, [pc, #112]	; (80030a8 <HAL_RCC_OscConfig+0x4fc>)
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303c:	f7fe ff12 	bl	8001e64 <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003042:	e008      	b.n	8003056 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003044:	f7fe ff0e 	bl	8001e64 <HAL_GetTick>
 8003048:	4602      	mov	r2, r0
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	1ad3      	subs	r3, r2, r3
 800304e:	2b02      	cmp	r3, #2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e020      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003056:	4b12      	ldr	r3, [pc, #72]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1f0      	bne.n	8003044 <HAL_RCC_OscConfig+0x498>
 8003062:	e018      	b.n	8003096 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	69db      	ldr	r3, [r3, #28]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e013      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <HAL_RCC_OscConfig+0x4f4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6a1b      	ldr	r3, [r3, #32]
 8003080:	429a      	cmp	r2, r3
 8003082:	d106      	bne.n	8003092 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308e:	429a      	cmp	r2, r3
 8003090:	d001      	beq.n	8003096 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e000      	b.n	8003098 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3718      	adds	r7, #24
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40021000 	.word	0x40021000
 80030a4:	40007000 	.word	0x40007000
 80030a8:	42420060 	.word	0x42420060

080030ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e0d0      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b6a      	ldr	r3, [pc, #424]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0207 	and.w	r2, r3, #7
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d210      	bcs.n	80030f0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4967      	ldr	r1, [pc, #412]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	4b66      	ldr	r3, [pc, #408]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f023 0207 	bic.w	r2, r3, #7
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	4b63      	ldr	r3, [pc, #396]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0207 	and.w	r2, r3, #7
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e0b8      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d020      	beq.n	800313e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0304 	and.w	r3, r3, #4
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003108:	4a59      	ldr	r2, [pc, #356]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800310a:	4b59      	ldr	r3, [pc, #356]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003112:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0308 	and.w	r3, r3, #8
 800311c:	2b00      	cmp	r3, #0
 800311e:	d005      	beq.n	800312c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003120:	4a53      	ldr	r2, [pc, #332]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 8003122:	4b53      	ldr	r3, [pc, #332]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800312a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800312c:	4950      	ldr	r1, [pc, #320]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800312e:	4b50      	ldr	r3, [pc, #320]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
 800313a:	4313      	orrs	r3, r2
 800313c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0301 	and.w	r3, r3, #1
 8003146:	2b00      	cmp	r3, #0
 8003148:	d040      	beq.n	80031cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d107      	bne.n	8003162 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003152:	4b47      	ldr	r3, [pc, #284]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800315a:	2b00      	cmp	r3, #0
 800315c:	d115      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e07f      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	2b02      	cmp	r3, #2
 8003168:	d107      	bne.n	800317a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800316a:	4b41      	ldr	r3, [pc, #260]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d109      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e073      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800317a:	4b3d      	ldr	r3, [pc, #244]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0302 	and.w	r3, r3, #2
 8003182:	2b00      	cmp	r3, #0
 8003184:	d101      	bne.n	800318a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e06b      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800318a:	4939      	ldr	r1, [pc, #228]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800318c:	4b38      	ldr	r3, [pc, #224]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f023 0203 	bic.w	r2, r3, #3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	4313      	orrs	r3, r2
 800319a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800319c:	f7fe fe62 	bl	8001e64 <HAL_GetTick>
 80031a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031a2:	e00a      	b.n	80031ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031a4:	f7fe fe5e 	bl	8001e64 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e053      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ba:	4b2d      	ldr	r3, [pc, #180]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f003 020c 	and.w	r2, r3, #12
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d1eb      	bne.n	80031a4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031cc:	4b27      	ldr	r3, [pc, #156]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f003 0207 	and.w	r2, r3, #7
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d910      	bls.n	80031fc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031da:	4924      	ldr	r1, [pc, #144]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80031dc:	4b23      	ldr	r3, [pc, #140]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f023 0207 	bic.w	r2, r3, #7
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031ea:	4b20      	ldr	r3, [pc, #128]	; (800326c <HAL_RCC_ClockConfig+0x1c0>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0207 	and.w	r2, r3, #7
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d001      	beq.n	80031fc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e032      	b.n	8003262 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0304 	and.w	r3, r3, #4
 8003204:	2b00      	cmp	r3, #0
 8003206:	d008      	beq.n	800321a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003208:	4919      	ldr	r1, [pc, #100]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800320a:	4b19      	ldr	r3, [pc, #100]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	4313      	orrs	r3, r2
 8003218:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0308 	and.w	r3, r3, #8
 8003222:	2b00      	cmp	r3, #0
 8003224:	d009      	beq.n	800323a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003226:	4912      	ldr	r1, [pc, #72]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 8003228:	4b11      	ldr	r3, [pc, #68]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	4313      	orrs	r3, r2
 8003238:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800323a:	f000 f821 	bl	8003280 <HAL_RCC_GetSysClockFreq>
 800323e:	4601      	mov	r1, r0
 8003240:	4b0b      	ldr	r3, [pc, #44]	; (8003270 <HAL_RCC_ClockConfig+0x1c4>)
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	091b      	lsrs	r3, r3, #4
 8003246:	f003 030f 	and.w	r3, r3, #15
 800324a:	4a0a      	ldr	r2, [pc, #40]	; (8003274 <HAL_RCC_ClockConfig+0x1c8>)
 800324c:	5cd3      	ldrb	r3, [r2, r3]
 800324e:	fa21 f303 	lsr.w	r3, r1, r3
 8003252:	4a09      	ldr	r2, [pc, #36]	; (8003278 <HAL_RCC_ClockConfig+0x1cc>)
 8003254:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003256:	4b09      	ldr	r3, [pc, #36]	; (800327c <HAL_RCC_ClockConfig+0x1d0>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f7fe fdc0 	bl	8001de0 <HAL_InitTick>

  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40022000 	.word	0x40022000
 8003270:	40021000 	.word	0x40021000
 8003274:	08008bb4 	.word	0x08008bb4
 8003278:	20000088 	.word	0x20000088
 800327c:	20000080 	.word	0x20000080

08003280 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003280:	b490      	push	{r4, r7}
 8003282:	b08a      	sub	sp, #40	; 0x28
 8003284:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003286:	4b2a      	ldr	r3, [pc, #168]	; (8003330 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003288:	1d3c      	adds	r4, r7, #4
 800328a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800328c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003290:	4b28      	ldr	r3, [pc, #160]	; (8003334 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003292:	881b      	ldrh	r3, [r3, #0]
 8003294:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003296:	2300      	movs	r3, #0
 8003298:	61fb      	str	r3, [r7, #28]
 800329a:	2300      	movs	r3, #0
 800329c:	61bb      	str	r3, [r7, #24]
 800329e:	2300      	movs	r3, #0
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
 80032a2:	2300      	movs	r3, #0
 80032a4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80032a6:	2300      	movs	r3, #0
 80032a8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032aa:	4b23      	ldr	r3, [pc, #140]	; (8003338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	f003 030c 	and.w	r3, r3, #12
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d002      	beq.n	80032c0 <HAL_RCC_GetSysClockFreq+0x40>
 80032ba:	2b08      	cmp	r3, #8
 80032bc:	d003      	beq.n	80032c6 <HAL_RCC_GetSysClockFreq+0x46>
 80032be:	e02d      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032c0:	4b1e      	ldr	r3, [pc, #120]	; (800333c <HAL_RCC_GetSysClockFreq+0xbc>)
 80032c2:	623b      	str	r3, [r7, #32]
      break;
 80032c4:	e02d      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032c6:	69fb      	ldr	r3, [r7, #28]
 80032c8:	0c9b      	lsrs	r3, r3, #18
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80032d2:	4413      	add	r3, r2
 80032d4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80032d8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d013      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032e4:	4b14      	ldr	r3, [pc, #80]	; (8003338 <HAL_RCC_GetSysClockFreq+0xb8>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	0c5b      	lsrs	r3, r3, #17
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80032f2:	4413      	add	r3, r2
 80032f4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80032f8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	4a0f      	ldr	r2, [pc, #60]	; (800333c <HAL_RCC_GetSysClockFreq+0xbc>)
 80032fe:	fb02 f203 	mul.w	r2, r2, r3
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	627b      	str	r3, [r7, #36]	; 0x24
 800330a:	e004      	b.n	8003316 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	4a0c      	ldr	r2, [pc, #48]	; (8003340 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003310:	fb02 f303 	mul.w	r3, r2, r3
 8003314:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	623b      	str	r3, [r7, #32]
      break;
 800331a:	e002      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800331c:	4b07      	ldr	r3, [pc, #28]	; (800333c <HAL_RCC_GetSysClockFreq+0xbc>)
 800331e:	623b      	str	r3, [r7, #32]
      break;
 8003320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003322:	6a3b      	ldr	r3, [r7, #32]
}
 8003324:	4618      	mov	r0, r3
 8003326:	3728      	adds	r7, #40	; 0x28
 8003328:	46bd      	mov	sp, r7
 800332a:	bc90      	pop	{r4, r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	08008b28 	.word	0x08008b28
 8003334:	08008b38 	.word	0x08008b38
 8003338:	40021000 	.word	0x40021000
 800333c:	007a1200 	.word	0x007a1200
 8003340:	003d0900 	.word	0x003d0900

08003344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003348:	4b02      	ldr	r3, [pc, #8]	; (8003354 <HAL_RCC_GetHCLKFreq+0x10>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr
 8003354:	20000088 	.word	0x20000088

08003358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800335c:	f7ff fff2 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003360:	4601      	mov	r1, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	0a1b      	lsrs	r3, r3, #8
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4a03      	ldr	r2, [pc, #12]	; (800337c <HAL_RCC_GetPCLK1Freq+0x24>)
 800336e:	5cd3      	ldrb	r3, [r2, r3]
 8003370:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	08008bc4 	.word	0x08008bc4

08003380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003384:	f7ff ffde 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003388:	4601      	mov	r1, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	0adb      	lsrs	r3, r3, #11
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4a03      	ldr	r2, [pc, #12]	; (80033a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003396:	5cd3      	ldrb	r3, [r2, r3]
 8003398:	fa21 f303 	lsr.w	r3, r1, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000
 80033a4:	08008bc4 	.word	0x08008bc4

080033a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033b0:	4b0a      	ldr	r3, [pc, #40]	; (80033dc <RCC_Delay+0x34>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0a      	ldr	r2, [pc, #40]	; (80033e0 <RCC_Delay+0x38>)
 80033b6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ba:	0a5b      	lsrs	r3, r3, #9
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	fb02 f303 	mul.w	r3, r2, r3
 80033c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033c4:	bf00      	nop
  }
  while (Delay --);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1e5a      	subs	r2, r3, #1
 80033ca:	60fa      	str	r2, [r7, #12]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f9      	bne.n	80033c4 <RCC_Delay+0x1c>
}
 80033d0:	bf00      	nop
 80033d2:	3714      	adds	r7, #20
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bc80      	pop	{r7}
 80033d8:	4770      	bx	lr
 80033da:	bf00      	nop
 80033dc:	20000088 	.word	0x20000088
 80033e0:	10624dd3 	.word	0x10624dd3

080033e4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80033e4:	b590      	push	{r4, r7, lr}
 80033e6:	b08d      	sub	sp, #52	; 0x34
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80033ec:	4b6b      	ldr	r3, [pc, #428]	; (800359c <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80033ee:	f107 040c 	add.w	r4, r7, #12
 80033f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80033f8:	4b69      	ldr	r3, [pc, #420]	; (80035a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80033fa:	881b      	ldrh	r3, [r3, #0]
 80033fc:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	627b      	str	r3, [r7, #36]	; 0x24
 8003402:	2300      	movs	r3, #0
 8003404:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003406:	2300      	movs	r3, #0
 8003408:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
 800340e:	2300      	movs	r3, #0
 8003410:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	3b01      	subs	r3, #1
 8003416:	2b0f      	cmp	r3, #15
 8003418:	f200 80b6 	bhi.w	8003588 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 800341c:	a201      	add	r2, pc, #4	; (adr r2, 8003424 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 800341e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003422:	bf00      	nop
 8003424:	08003507 	.word	0x08003507
 8003428:	0800356d 	.word	0x0800356d
 800342c:	08003589 	.word	0x08003589
 8003430:	080034f7 	.word	0x080034f7
 8003434:	08003589 	.word	0x08003589
 8003438:	08003589 	.word	0x08003589
 800343c:	08003589 	.word	0x08003589
 8003440:	080034ff 	.word	0x080034ff
 8003444:	08003589 	.word	0x08003589
 8003448:	08003589 	.word	0x08003589
 800344c:	08003589 	.word	0x08003589
 8003450:	08003589 	.word	0x08003589
 8003454:	08003589 	.word	0x08003589
 8003458:	08003589 	.word	0x08003589
 800345c:	08003589 	.word	0x08003589
 8003460:	08003465 	.word	0x08003465
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8003464:	4b4f      	ldr	r3, [pc, #316]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800346a:	4b4e      	ldr	r3, [pc, #312]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 808a 	beq.w	800358c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003478:	69fb      	ldr	r3, [r7, #28]
 800347a:	0c9b      	lsrs	r3, r3, #18
 800347c:	f003 030f 	and.w	r3, r3, #15
 8003480:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003484:	4413      	add	r3, r2
 8003486:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800348a:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800348c:	69fb      	ldr	r3, [r7, #28]
 800348e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d018      	beq.n	80034c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003496:	4b43      	ldr	r3, [pc, #268]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	0c5b      	lsrs	r3, r3, #17
 800349c:	f003 0301 	and.w	r3, r3, #1
 80034a0:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80034a4:	4413      	add	r3, r2
 80034a6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80034aa:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00d      	beq.n	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80034b6:	4a3c      	ldr	r2, [pc, #240]	; (80035a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 80034b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80034be:	6a3a      	ldr	r2, [r7, #32]
 80034c0:	fb02 f303 	mul.w	r3, r2, r3
 80034c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80034c6:	e004      	b.n	80034d2 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80034c8:	6a3b      	ldr	r3, [r7, #32]
 80034ca:	4a38      	ldr	r2, [pc, #224]	; (80035ac <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80034cc:	fb02 f303 	mul.w	r3, r2, r3
 80034d0:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80034d2:	4b34      	ldr	r3, [pc, #208]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80034de:	d102      	bne.n	80034e6 <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80034e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e2:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80034e4:	e052      	b.n	800358c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 80034e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	4a31      	ldr	r2, [pc, #196]	; (80035b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 80034ec:	fba2 2303 	umull	r2, r3, r2, r3
 80034f0:	085b      	lsrs	r3, r3, #1
 80034f2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80034f4:	e04a      	b.n	800358c <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80034f6:	f7ff fec3 	bl	8003280 <HAL_RCC_GetSysClockFreq>
 80034fa:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80034fc:	e049      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80034fe:	f7ff febf 	bl	8003280 <HAL_RCC_GetSysClockFreq>
 8003502:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8003504:	e045      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8003506:	4b27      	ldr	r3, [pc, #156]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003508:	6a1b      	ldr	r3, [r3, #32]
 800350a:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003512:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003516:	d108      	bne.n	800352a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 8003522:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003526:	62bb      	str	r3, [r7, #40]	; 0x28
 8003528:	e01f      	b.n	800356a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003530:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003534:	d109      	bne.n	800354a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 8003536:	4b1b      	ldr	r3, [pc, #108]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d003      	beq.n	800354a <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8003542:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003546:	62bb      	str	r3, [r7, #40]	; 0x28
 8003548:	e00f      	b.n	800356a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003550:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003554:	d11c      	bne.n	8003590 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 8003556:	4b13      	ldr	r3, [pc, #76]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355e:	2b00      	cmp	r3, #0
 8003560:	d016      	beq.n	8003590 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 8003562:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003566:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8003568:	e012      	b.n	8003590 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800356a:	e011      	b.n	8003590 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800356c:	f7ff ff08 	bl	8003380 <HAL_RCC_GetPCLK2Freq>
 8003570:	4602      	mov	r2, r0
 8003572:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	0b9b      	lsrs	r3, r3, #14
 8003578:	f003 0303 	and.w	r3, r3, #3
 800357c:	3301      	adds	r3, #1
 800357e:	005b      	lsls	r3, r3, #1
 8003580:	fbb2 f3f3 	udiv	r3, r2, r3
 8003584:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003586:	e004      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 8003588:	bf00      	nop
 800358a:	e002      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 800358c:	bf00      	nop
 800358e:	e000      	b.n	8003592 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8003590:	bf00      	nop
    }
  }
  return (frequency);
 8003592:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003594:	4618      	mov	r0, r3
 8003596:	3734      	adds	r7, #52	; 0x34
 8003598:	46bd      	mov	sp, r7
 800359a:	bd90      	pop	{r4, r7, pc}
 800359c:	08008b3c 	.word	0x08008b3c
 80035a0:	08008b4c 	.word	0x08008b4c
 80035a4:	40021000 	.word	0x40021000
 80035a8:	007a1200 	.word	0x007a1200
 80035ac:	003d0900 	.word	0x003d0900
 80035b0:	aaaaaaab 	.word	0xaaaaaaab

080035b4 <_ZN6DS1307C1Ev>:
 *	enable square wave output
 *
 */
#include "DS1307.h"

DS1307::DS1307()
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
{
 //- Wire.begin();
}
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4618      	mov	r0, r3
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bc80      	pop	{r7}
 80035c6:	4770      	bx	lr

080035c8 <_Z41__static_initialization_and_destruction_0ii>:
{
  // unset the ClockHalt bit to start the rtc
  read();				 //refresh buffer to get existing time
  rtc_bcd[DS1307_SEC]-=DS1307_CLOCKHALT; //unset the halt bit in the seconds value
  save(); //write register to the chip
}
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d107      	bne.n	80035e8 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035de:	4293      	cmp	r3, r2
 80035e0:	d102      	bne.n	80035e8 <_Z41__static_initialization_and_destruction_0ii+0x20>
DS1307 RTC=DS1307();
 80035e2:	4803      	ldr	r0, [pc, #12]	; (80035f0 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80035e4:	f7ff ffe6 	bl	80035b4 <_ZN6DS1307C1Ev>
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	20000718 	.word	0x20000718

080035f4 <_GLOBAL__sub_I__ZN6DS1307C2Ev>:
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80035fc:	2001      	movs	r0, #1
 80035fe:	f7ff ffe3 	bl	80035c8 <_Z41__static_initialization_and_destruction_0ii>
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_I2C_Master_Transmit>:
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
  UNUSED(hi2c);
}
StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b088      	sub	sp, #32
 8003608:	af02      	add	r7, sp, #8
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	607a      	str	r2, [r7, #4]
 800360e:	461a      	mov	r2, r3
 8003610:	460b      	mov	r3, r1
 8003612:	817b      	strh	r3, [r7, #10]
 8003614:	4613      	mov	r3, r2
 8003616:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = HAL_GetTick();   // Init tickstart for timeout management
 8003618:	f7fe fc24 	bl	8001e64 <HAL_GetTick>
 800361c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b20      	cmp	r3, #32
 8003628:	f040 80e0 	bne.w	80037ec <HAL_I2C_Master_Transmit+0x1e8>
  {

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)     // Wait until BUSY flag is reset
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	9300      	str	r3, [sp, #0]
 8003630:	2319      	movs	r3, #25
 8003632:	2201      	movs	r2, #1
 8003634:	4970      	ldr	r1, [pc, #448]	; (80037f8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 f962 	bl	8003900 <I2C_WaitOnFlagUntilTimeout>
 800363c:	4603      	mov	r3, r0
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003642:	2302      	movs	r3, #2
 8003644:	e0d3      	b.n	80037ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800364c:	2b01      	cmp	r3, #1
 800364e:	d101      	bne.n	8003654 <HAL_I2C_Master_Transmit+0x50>
 8003650:	2302      	movs	r3, #2
 8003652:	e0cc      	b.n	80037ee <HAL_I2C_Master_Transmit+0x1ea>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b01      	cmp	r3, #1
 8003668:	d007      	beq.n	800367a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	68fa      	ldr	r2, [r7, #12]
 8003670:	6812      	ldr	r2, [r2, #0]
 8003672:	6812      	ldr	r2, [r2, #0]
 8003674:	f042 0201 	orr.w	r2, r2, #1
 8003678:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	6812      	ldr	r2, [r2, #0]
 8003682:	6812      	ldr	r2, [r2, #0]
 8003684:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003688:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2221      	movs	r2, #33	; 0x21
 800368e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2210      	movs	r2, #16
 8003696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2200      	movs	r2, #0
 800369e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	893a      	ldrh	r2, [r7, #8]
 80036aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	4a50      	ldr	r2, [pc, #320]	; (80037fc <HAL_I2C_Master_Transmit+0x1f8>)
 80036ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80036bc:	8979      	ldrh	r1, [r7, #10]
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	6a3a      	ldr	r2, [r7, #32]
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 f89c 	bl	8003800 <I2C_MasterRequestWrite>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e08d      	b.n	80037ee <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036d2:	2300      	movs	r3, #0
 80036d4:	613b      	str	r3, [r7, #16]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	613b      	str	r3, [r7, #16]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	613b      	str	r3, [r7, #16]
 80036e6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80036e8:	e066      	b.n	80037b8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ea:	697a      	ldr	r2, [r7, #20]
 80036ec:	6a39      	ldr	r1, [r7, #32]
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 f9db 	bl	8003aaa <I2C_WaitOnTXEFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d00d      	beq.n	8003716 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	2b04      	cmp	r3, #4
 8003700:	d107      	bne.n	8003712 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68fa      	ldr	r2, [r7, #12]
 8003708:	6812      	ldr	r2, [r2, #0]
 800370a:	6812      	ldr	r2, [r2, #0]
 800370c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003710:	601a      	str	r2, [r3, #0]
        }
        return ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	e06b      	b.n	80037ee <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68fa      	ldr	r2, [r7, #12]
 800371c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800371e:	7812      	ldrb	r2, [r2, #0]
 8003720:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003726:	1c5a      	adds	r2, r3, #1
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003730:	b29b      	uxth	r3, r3
 8003732:	3b01      	subs	r3, #1
 8003734:	b29a      	uxth	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373e:	3b01      	subs	r3, #1
 8003740:	b29a      	uxth	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	695b      	ldr	r3, [r3, #20]
 800374c:	f003 0304 	and.w	r3, r3, #4
 8003750:	2b04      	cmp	r3, #4
 8003752:	d11b      	bne.n	800378c <HAL_I2C_Master_Transmit+0x188>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003758:	2b00      	cmp	r3, #0
 800375a:	d017      	beq.n	800378c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	68fa      	ldr	r2, [r7, #12]
 8003762:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003764:	7812      	ldrb	r2, [r2, #0]
 8003766:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003776:	b29b      	uxth	r3, r3
 8003778:	3b01      	subs	r3, #1
 800377a:	b29a      	uxth	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003784:	3b01      	subs	r3, #1
 8003786:	b29a      	uxth	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	6a39      	ldr	r1, [r7, #32]
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 f9cb 	bl	8003b2c <I2C_WaitOnBTFFlagUntilTimeout>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	d00d      	beq.n	80037b8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d107      	bne.n	80037b4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037b2:	601a      	str	r2, [r3, #0]
        }
        return ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e01a      	b.n	80037ee <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d194      	bne.n	80036ea <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	6812      	ldr	r2, [r2, #0]
 80037c8:	6812      	ldr	r2, [r2, #0]
 80037ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037e8:	2300      	movs	r3, #0
 80037ea:	e000      	b.n	80037ee <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80037ec:	2302      	movs	r3, #2
  }
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3718      	adds	r7, #24
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
 80037f6:	bf00      	nop
 80037f8:	00100002 	.word	0x00100002
 80037fc:	ffff0000 	.word	0xffff0000

08003800 <I2C_MasterRequestWrite>:

    HAL_I2C_ListenCpltCallback(hi2c);
  }
}
static StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b088      	sub	sp, #32
 8003804:	af02      	add	r7, sp, #8
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	607a      	str	r2, [r7, #4]
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	460b      	mov	r3, r1
 800380e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003814:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	2b08      	cmp	r3, #8
 800381a:	d006      	beq.n	800382a <I2C_MasterRequestWrite+0x2a>
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d003      	beq.n	800382a <I2C_MasterRequestWrite+0x2a>
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003828:	d108      	bne.n	800383c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	6812      	ldr	r2, [r2, #0]
 8003832:	6812      	ldr	r2, [r2, #0]
 8003834:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	e00b      	b.n	8003854 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003840:	2b12      	cmp	r3, #18
 8003842:	d107      	bne.n	8003854 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	6812      	ldr	r2, [r2, #0]
 800384c:	6812      	ldr	r2, [r2, #0]
 800384e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003852:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 f84d 	bl	8003900 <I2C_WaitOnFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00c      	beq.n	8003886 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003876:	2b00      	cmp	r3, #0
 8003878:	d003      	beq.n	8003882 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003880:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e034      	b.n	80038f0 <I2C_MasterRequestWrite+0xf0>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800388e:	d107      	bne.n	80038a0 <I2C_MasterRequestWrite+0xa0>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	897a      	ldrh	r2, [r7, #10]
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800389c:	611a      	str	r2, [r3, #16]
 800389e:	e01b      	b.n	80038d8 <I2C_MasterRequestWrite+0xd8>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	897a      	ldrh	r2, [r7, #10]
 80038a6:	11d2      	asrs	r2, r2, #7
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	f002 0206 	and.w	r2, r2, #6
 80038ae:	b2d2      	uxtb	r2, r2
 80038b0:	f062 020f 	orn	r2, r2, #15
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	490e      	ldr	r1, [pc, #56]	; (80038f8 <I2C_MasterRequestWrite+0xf8>)
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f000 f874 	bl	80039ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <I2C_MasterRequestWrite+0xce>
    {
      return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e010      	b.n	80038f0 <I2C_MasterRequestWrite+0xf0>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	897a      	ldrh	r2, [r7, #10]
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	4907      	ldr	r1, [pc, #28]	; (80038fc <I2C_MasterRequestWrite+0xfc>)
 80038de:	68f8      	ldr	r0, [r7, #12]
 80038e0:	f000 f864 	bl	80039ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038e4:	4603      	mov	r3, r0
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d001      	beq.n	80038ee <I2C_MasterRequestWrite+0xee>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e000      	b.n	80038f0 <I2C_MasterRequestWrite+0xf0>
  }

  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3718      	adds	r7, #24
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	00010008 	.word	0x00010008
 80038fc:	00010002 	.word	0x00010002

08003900 <I2C_WaitOnFlagUntilTimeout>:
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
static StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	4613      	mov	r3, r2
 800390e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	0c1b      	lsrs	r3, r3, #16
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b01      	cmp	r3, #1
 8003918:	d10d      	bne.n	8003936 <I2C_WaitOnFlagUntilTimeout+0x36>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	43da      	mvns	r2, r3
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	4013      	ands	r3, r2
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	bf0c      	ite	eq
 800392c:	2301      	moveq	r3, #1
 800392e:	2300      	movne	r3, #0
 8003930:	b2db      	uxtb	r3, r3
 8003932:	461a      	mov	r2, r3
 8003934:	e00c      	b.n	8003950 <I2C_WaitOnFlagUntilTimeout+0x50>
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	43da      	mvns	r2, r3
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	4013      	ands	r3, r2
 8003942:	b29b      	uxth	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	bf0c      	ite	eq
 8003948:	2301      	moveq	r3, #1
 800394a:	2300      	movne	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	461a      	mov	r2, r3
 8003950:	79fb      	ldrb	r3, [r7, #7]
 8003952:	429a      	cmp	r2, r3
 8003954:	d125      	bne.n	80039a2 <I2C_WaitOnFlagUntilTimeout+0xa2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800395c:	d021      	beq.n	80039a2 <I2C_WaitOnFlagUntilTimeout+0xa2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800395e:	f7fe fa81 	bl	8001e64 <HAL_GetTick>
 8003962:	4602      	mov	r2, r0
 8003964:	69bb      	ldr	r3, [r7, #24]
 8003966:	1ad2      	subs	r2, r2, r3
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d802      	bhi.n	8003974 <I2C_WaitOnFlagUntilTimeout+0x74>
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	2b00      	cmp	r3, #0
 8003972:	d116      	bne.n	80039a2 <I2C_WaitOnFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800398e:	f043 0220 	orr.w	r2, r3, #32
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e000      	b.n	80039a4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      }
    }
  }
  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3710      	adds	r7, #16
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
static StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	607a      	str	r2, [r7, #4]
 80039b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039ba:	e051      	b.n	8003a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ca:	d123      	bne.n	8003a14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	68fa      	ldr	r2, [r7, #12]
 80039d2:	6812      	ldr	r2, [r2, #0]
 80039d4:	6812      	ldr	r2, [r2, #0]
 80039d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2200      	movs	r2, #0
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2220      	movs	r2, #32
 80039f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a00:	f043 0204 	orr.w	r2, r3, #4
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e046      	b.n	8003aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a1a:	d021      	beq.n	8003a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a1c:	f7fe fa22 	bl	8001e64 <HAL_GetTick>
 8003a20:	4602      	mov	r2, r0
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	1ad2      	subs	r2, r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	429a      	cmp	r2, r3
 8003a2a:	d802      	bhi.n	8003a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d116      	bne.n	8003a60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2220      	movs	r2, #32
 8003a3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4c:	f043 0220 	orr.w	r2, r3, #32
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e020      	b.n	8003aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	0c1b      	lsrs	r3, r3, #16
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d10c      	bne.n	8003a84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	43da      	mvns	r2, r3
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	4013      	ands	r3, r2
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	bf14      	ite	ne
 8003a7c:	2301      	movne	r3, #1
 8003a7e:	2300      	moveq	r3, #0
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	e00b      	b.n	8003a9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	43da      	mvns	r2, r3
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	4013      	ands	r3, r2
 8003a90:	b29b      	uxth	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	bf14      	ite	ne
 8003a96:	2301      	movne	r3, #1
 8003a98:	2300      	moveq	r3, #0
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d18d      	bne.n	80039bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}

08003aaa <I2C_WaitOnTXEFlagUntilTimeout>:
static StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003aaa:	b580      	push	{r7, lr}
 8003aac:	b084      	sub	sp, #16
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	60f8      	str	r0, [r7, #12]
 8003ab2:	60b9      	str	r1, [r7, #8]
 8003ab4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ab6:	e02d      	b.n	8003b14 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ab8:	68f8      	ldr	r0, [r7, #12]
 8003aba:	f000 f878 	bl	8003bae <I2C_IsAcknowledgeFailed>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e02d      	b.n	8003b24 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ace:	d021      	beq.n	8003b14 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ad0:	f7fe f9c8 	bl	8001e64 <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	1ad2      	subs	r2, r2, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d802      	bhi.n	8003ae6 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d116      	bne.n	8003b14 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2220      	movs	r2, #32
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b00:	f043 0220 	orr.w	r2, r3, #32
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e007      	b.n	8003b24 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b1e:	2b80      	cmp	r3, #128	; 0x80
 8003b20:	d1ca      	bne.n	8003ab8 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <I2C_WaitOnBTFFlagUntilTimeout>:
static StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b38:	e02d      	b.n	8003b96 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 f837 	bl	8003bae <I2C_IsAcknowledgeFailed>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e02d      	b.n	8003ba6 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b50:	d021      	beq.n	8003b96 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b52:	f7fe f987 	bl	8001e64 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	1ad2      	subs	r2, r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	429a      	cmp	r2, r3
 8003b60:	d802      	bhi.n	8003b68 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d116      	bne.n	8003b96 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2220      	movs	r2, #32
 8003b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b82:	f043 0220 	orr.w	r2, r3, #32
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e007      	b.n	8003ba6 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	695b      	ldr	r3, [r3, #20]
 8003b9c:	f003 0304 	and.w	r3, r3, #4
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d1ca      	bne.n	8003b3a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <I2C_IsAcknowledgeFailed>:
    }
  }
  return HAL_OK;
}
static StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc4:	d11b      	bne.n	8003bfe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bce:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	f043 0204 	orr.w	r2, r3, #4
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bfe:	2300      	movs	r3, #0
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	370c      	adds	r7, #12
 8003c04:	46bd      	mov	sp, r7
 8003c06:	bc80      	pop	{r7}
 8003c08:	4770      	bx	lr

08003c0a <_ZN6stm1034ARM34HIGHEP12GPIO_TypeDeft>:
		rcce = 0x1UL << (6U),    //103VE
		rccg = 0x1UL << (8U)     //103ZET
	}_rcc;

////////////////////////////////////////////////////////PIN_HIGH
	void HIGH(GPIO_TypeDef *GPIOx,uint16_t Pin)   //  PIn-> 1 (GPIOD, GPIO_Pin_0)
 8003c0a:	b480      	push	{r7}
 8003c0c:	b085      	sub	sp, #20
 8003c0e:	af00      	add	r7, sp, #0
 8003c10:	60f8      	str	r0, [r7, #12]
 8003c12:	60b9      	str	r1, [r7, #8]
 8003c14:	4613      	mov	r3, r2
 8003c16:	80fb      	strh	r3, [r7, #6]
	{
		GPIOx->BSRR = (uint16_t)(1<<Pin);  //1
 8003c18:	88fb      	ldrh	r3, [r7, #6]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	461a      	mov	r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	611a      	str	r2, [r3, #16]
	}
 8003c28:	bf00      	nop
 8003c2a:	3714      	adds	r7, #20
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bc80      	pop	{r7}
 8003c30:	4770      	bx	lr

08003c32 <_ZN6stm1034ARM33LOWEP12GPIO_TypeDeft>:
////////////////////////////////////////////////////////PIN_LOW
	void LOW(GPIO_TypeDef *GPIOx,uint16_t Pin)   //
 8003c32:	b480      	push	{r7}
 8003c34:	b085      	sub	sp, #20
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	60f8      	str	r0, [r7, #12]
 8003c3a:	60b9      	str	r1, [r7, #8]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	80fb      	strh	r3, [r7, #6]
	{
		GPIOx->BSRR = (uint32_t)(1<<Pin)<< 16U; //0
 8003c40:	88fb      	ldrh	r3, [r7, #6]
 8003c42:	2201      	movs	r2, #1
 8003c44:	fa02 f303 	lsl.w	r3, r2, r3
 8003c48:	041a      	lsls	r2, r3, #16
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	611a      	str	r2, [r3, #16]
	}
 8003c4e:	bf00      	nop
 8003c50:	3714      	adds	r7, #20
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr

08003c58 <_ZN6stm1034ARM33OUTEP12GPIO_TypeDeft>:
////////////////////////////////////////////////////////PIN_OUT
	void OUT(GPIO_TypeDef *GPIOx,uint16_t pin)
 8003c58:	b480      	push	{r7}
 8003c5a:	b085      	sub	sp, #20
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	4613      	mov	r3, r2
 8003c64:	80fb      	strh	r3, [r7, #6]
	{
	//	pin_configuration(GPIOx, pin, 0x03 );

		if(pin<=7)
 8003c66:	88fb      	ldrh	r3, [r7, #6]
 8003c68:	2b07      	cmp	r3, #7
 8003c6a:	dc14      	bgt.n	8003c96 <_ZN6stm1034ARM33OUTEP12GPIO_TypeDeft+0x3e>
		{
			GPIOx->CRL &= ~(0x0f<<(pin*4));  	//2
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	88fa      	ldrh	r2, [r7, #6]
 8003c72:	0092      	lsls	r2, r2, #2
 8003c74:	210f      	movs	r1, #15
 8003c76:	fa01 f202 	lsl.w	r2, r1, r2
 8003c7a:	43d2      	mvns	r2, r2
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	601a      	str	r2, [r3, #0]
			GPIOx->CRL |= 0x03<<(pin*4); //mask  //2
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	88fa      	ldrh	r2, [r7, #6]
 8003c88:	0092      	lsls	r2, r2, #2
 8003c8a:	2103      	movs	r1, #3
 8003c8c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c90:	431a      	orrs	r2, r3
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	601a      	str	r2, [r3, #0]
		}
		if(pin>7)
 8003c96:	88fb      	ldrh	r3, [r7, #6]
 8003c98:	2b07      	cmp	r3, #7
 8003c9a:	dd16      	ble.n	8003cca <_ZN6stm1034ARM33OUTEP12GPIO_TypeDeft+0x72>
		{
			GPIOx->CRH &= ~(0x0f<<( pin-8)*4);  // 8
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	88fa      	ldrh	r2, [r7, #6]
 8003ca2:	3a08      	subs	r2, #8
 8003ca4:	0092      	lsls	r2, r2, #2
 8003ca6:	210f      	movs	r1, #15
 8003ca8:	fa01 f202 	lsl.w	r2, r1, r2
 8003cac:	43d2      	mvns	r2, r2
 8003cae:	401a      	ands	r2, r3
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	605a      	str	r2, [r3, #4]
			GPIOx->CRH |=   0x03<<((pin-8)*4);      //mask
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	88fa      	ldrh	r2, [r7, #6]
 8003cba:	3a08      	subs	r2, #8
 8003cbc:	0092      	lsls	r2, r2, #2
 8003cbe:	2103      	movs	r1, #3
 8003cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	605a      	str	r2, [r3, #4]
		}
	}
 8003cca:	bf00      	nop
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr

08003cd4 <_ZN6stm1035Tools11fail_signalEP12GPIO_TypeDeft>:
			  HIGH(GPIOx,7);
			  HAL_Delay(100);
		  }
	}
/////////////////////////////////////////////////////////////////fail_signal
	void fail_signal(GPIO_TypeDef *GPIOx,uint16_t LED)
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	4613      	mov	r3, r2
 8003ce0:	80fb      	strh	r3, [r7, #6]
	{
		OUT(GPIOx,LED);
 8003ce2:	88fb      	ldrh	r3, [r7, #6]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	68b9      	ldr	r1, [r7, #8]
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f7ff ffb5 	bl	8003c58 <_ZN6stm1034ARM33OUTEP12GPIO_TypeDeft>

			HIGH(GPIOx,LED);
 8003cee:	88fb      	ldrh	r3, [r7, #6]
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	68b9      	ldr	r1, [r7, #8]
 8003cf4:	68f8      	ldr	r0, [r7, #12]
 8003cf6:	f7ff ff88 	bl	8003c0a <_ZN6stm1034ARM34HIGHEP12GPIO_TypeDeft>
		//       GPIOx->BSRR = (1 << LED);  //i2//   
		       HAL_Delay(400);
 8003cfa:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003cfe:	f7fe f8bb 	bl	8001e78 <HAL_Delay>

		   LOW(GPIOx,LED);
 8003d02:	88fb      	ldrh	r3, [r7, #6]
 8003d04:	461a      	mov	r2, r3
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f7ff ff92 	bl	8003c32 <_ZN6stm1034ARM33LOWEP12GPIO_TypeDeft>
	      //    GPIOx->BRR = (1 << LED);  //i2//   
	           HAL_Delay(400);
 8003d0e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8003d12:	f7fe f8b1 	bl	8001e78 <HAL_Delay>
	}
 8003d16:	bf00      	nop
 8003d18:	3710      	adds	r7, #16
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <_ZN6stm1035Tools8clockingEh>:
///////////////////////////////////////////////////////////////// CLOK
	void clocking(uint8_t Rcc)
 8003d20:	b480      	push	{r7}
 8003d22:	b083      	sub	sp, #12
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	460b      	mov	r3, r1
 8003d2a:	70fb      	strb	r3, [r7, #3]
	{
		if(Rcc&(1<<0)){RCC->APB2ENR |= rcca;} //RCC_APB2ENR_IOPAEN; 103
 8003d2c:	78fb      	ldrb	r3, [r7, #3]
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d005      	beq.n	8003d42 <_ZN6stm1035Tools8clockingEh+0x22>
 8003d36:	4a21      	ldr	r2, [pc, #132]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d38:	4b20      	ldr	r3, [pc, #128]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d3a:	699b      	ldr	r3, [r3, #24]
 8003d3c:	f043 0304 	orr.w	r3, r3, #4
 8003d40:	6193      	str	r3, [r2, #24]
		if(Rcc&(1<<1)){RCC->APB2ENR |= rccb;} //RCC_APB2ENR_IOPBEN; 103
 8003d42:	78fb      	ldrb	r3, [r7, #3]
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <_ZN6stm1035Tools8clockingEh+0x38>
 8003d4c:	4a1b      	ldr	r2, [pc, #108]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d4e:	4b1b      	ldr	r3, [pc, #108]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	f043 0308 	orr.w	r3, r3, #8
 8003d56:	6193      	str	r3, [r2, #24]
		if(Rcc&(1<<2)){RCC->APB2ENR |= rccc;} //RCC_APB2ENR_IOPCEN; 103
 8003d58:	78fb      	ldrb	r3, [r7, #3]
 8003d5a:	f003 0304 	and.w	r3, r3, #4
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d005      	beq.n	8003d6e <_ZN6stm1035Tools8clockingEh+0x4e>
 8003d62:	4a16      	ldr	r2, [pc, #88]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d64:	4b15      	ldr	r3, [pc, #84]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	f043 0310 	orr.w	r3, r3, #16
 8003d6c:	6193      	str	r3, [r2, #24]
		if(Rcc&(1<<3)){RCC->APB2ENR |= rccd;} //RCC_APB2ENR_IOPDEN;	103
 8003d6e:	78fb      	ldrb	r3, [r7, #3]
 8003d70:	f003 0308 	and.w	r3, r3, #8
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <_ZN6stm1035Tools8clockingEh+0x64>
 8003d78:	4a10      	ldr	r2, [pc, #64]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d7a:	4b10      	ldr	r3, [pc, #64]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	f043 0320 	orr.w	r3, r3, #32
 8003d82:	6193      	str	r3, [r2, #24]
		if(Rcc&(1<<4)){RCC->APB2ENR |= rcce;} //RCC_APB2ENR_IOPEEN; 103
 8003d84:	78fb      	ldrb	r3, [r7, #3]
 8003d86:	f003 0310 	and.w	r3, r3, #16
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d005      	beq.n	8003d9a <_ZN6stm1035Tools8clockingEh+0x7a>
 8003d8e:	4a0b      	ldr	r2, [pc, #44]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d90:	4b0a      	ldr	r3, [pc, #40]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003d92:	699b      	ldr	r3, [r3, #24]
 8003d94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d98:	6193      	str	r3, [r2, #24]
		if(Rcc&(1<<5)){RCC->APB2ENR |= rccg;} //RCC_APB2ENR_IOPEEN; 103
 8003d9a:	78fb      	ldrb	r3, [r7, #3]
 8003d9c:	f003 0320 	and.w	r3, r3, #32
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d005      	beq.n	8003db0 <_ZN6stm1035Tools8clockingEh+0x90>
 8003da4:	4a05      	ldr	r2, [pc, #20]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003da6:	4b05      	ldr	r3, [pc, #20]	; (8003dbc <_ZN6stm1035Tools8clockingEh+0x9c>)
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dae:	6193      	str	r3, [r2, #24]
	}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bc80      	pop	{r7}
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40021000 	.word	0x40021000

08003dc0 <_ZN6stm1035Tools9GPIO_InitEv>:

///////////////////////////////////////////////////////////////// GPIO INIT
	uint16_t GPIO_Init()   /// Test All System
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
	{
		uint16_t Error_All = 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	81fb      	strh	r3, [r7, #14]
		clocking(pA+pB+pC+pD+pE+pG);
 8003dcc:	213f      	movs	r1, #63	; 0x3f
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7ff ffa6 	bl	8003d20 <_ZN6stm1035Tools8clockingEh>
		OUT(GPIOC,6);
 8003dd4:	2206      	movs	r2, #6
 8003dd6:	4907      	ldr	r1, [pc, #28]	; (8003df4 <_ZN6stm1035Tools9GPIO_InitEv+0x34>)
 8003dd8:	6878      	ldr	r0, [r7, #4]
 8003dda:	f7ff ff3d 	bl	8003c58 <_ZN6stm1034ARM33OUTEP12GPIO_TypeDeft>
		OUT(GPIOC,7);
 8003dde:	2207      	movs	r2, #7
 8003de0:	4904      	ldr	r1, [pc, #16]	; (8003df4 <_ZN6stm1035Tools9GPIO_InitEv+0x34>)
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f7ff ff38 	bl	8003c58 <_ZN6stm1034ARM33OUTEP12GPIO_TypeDeft>

	    return Error_All;
 8003de8:	89fb      	ldrh	r3, [r7, #14]
	}
 8003dea:	4618      	mov	r0, r3
 8003dec:	3710      	adds	r7, #16
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bd80      	pop	{r7, pc}
 8003df2:	bf00      	nop
 8003df4:	40011000 	.word	0x40011000

08003df8 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C>:
		#define I2C_STATE_MSK             ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_t)HAL_I2C_STATE_BUSY_RX) & (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY)))) /*!< Mask State define, keep only RX and TX bits            */
		#define I2C_STATE_MASTER_BUSY_RX  ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER))            /*!< Master Busy RX, combinaison of State LSB and Mode enum */

 public:
//-1-//init test I2C
	   StatusTypeDef Init(I2C_HandleTypeDef *hi2c,PIN_I2C  port)
 8003df8:	b082      	sub	sp, #8
 8003dfa:	b590      	push	{r4, r7, lr}
 8003dfc:	b09d      	sub	sp, #116	; 0x74
 8003dfe:	af18      	add	r7, sp, #96	; 0x60
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	6039      	str	r1, [r7, #0]
 8003e04:	f107 0120 	add.w	r1, r7, #32
 8003e08:	e881 000c 	stmia.w	r1, {r2, r3}
	 {
		  hi2c->Instance = port.I2C_typ;   //I2C2								    ////  I2C1  - PB6,PB7 |I2C2 -
 8003e0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	601a      	str	r2, [r3, #0]
		  hi2c->Init.ClockSpeed = 100000; 		 				    ////  I2C_ClockSpeed (Hz)
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	4aa5      	ldr	r2, [pc, #660]	; (80040ac <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2b4>)
 8003e16:	605a      	str	r2, [r3, #4]
		  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;  				    ////  I2C_ DutyCycle 2 and 16/9
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	609a      	str	r2, [r3, #8]
		  hi2c->Init.OwnAddress1 = 0;								////  primary slave address  //   
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	2200      	movs	r2, #0
 8003e22:	60da      	str	r2, [r3, #12]
		  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;      ////  I2C_ADDRESSINGMODE_7BIT | I2C_ADDRESSINGMODE_10BIT
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003e2a:	611a      	str	r2, [r3, #16]
		  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	615a      	str	r2, [r3, #20]
		  hi2c->Init.OwnAddress2 = 0;
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	2200      	movs	r2, #0
 8003e36:	619a      	str	r2, [r3, #24]
		  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	61da      	str	r2, [r3, #28]
		  hi2c->Init.NoStretchMode =   I2C_NOSTRETCH_DISABLE;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	2200      	movs	r2, #0
 8003e42:	621a      	str	r2, [r3, #32]

	  uint32_t freqrange;
	  uint32_t pclk1;

	  if (hi2c == NULL){return HAL_ERROR;}  // Check the I2C handle allocation //
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x56>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e126      	b.n	800409c <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2a4>
	  	  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	  //	hi2c->State= HAL_I2C_STATE_BUSY; // = 1
	  //    I2C2->CR1

	  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	bf0c      	ite	eq
 8003e5a:	2301      	moveq	r3, #1
 8003e5c:	2300      	movne	r3, #0
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d011      	beq.n	8003e88 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x90>
	  {
	    hi2c->Lock = HAL_UNLOCKED;  	    // Allocate lock resource and initialize it //
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	    I2C_MspInit(hi2c,port);
 8003e6c:	4668      	mov	r0, sp
 8003e6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e72:	2260      	movs	r2, #96	; 0x60
 8003e74:	4619      	mov	r1, r3
 8003e76:	f001 f83d 	bl	8004ef4 <memcpy>
 8003e7a:	f107 0320 	add.w	r3, r7, #32
 8003e7e:	cb0c      	ldmia	r3, {r2, r3}
 8003e80:	6839      	ldr	r1, [r7, #0]
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f91c 	bl	80040c0 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C>
	  }

	  hi2c->State = HAL_I2C_STATE_BUSY;     // An internal process is ongoing
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	2224      	movs	r2, #36	; 0x24
 8003e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	  hi2c->Instance->CR1 &= ~(1 << 0);	    //, I2C_CR1_PE)  //	  0x1UL << I2C_CR1_PE_Pos
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	6812      	ldr	r2, [r2, #0]
 8003e9a:	f022 0201 	bic.w	r2, r2, #1
 8003e9e:	601a      	str	r2, [r3, #0]
	  //__HAL_I2C_DISABLE(hi2c1); 			// Disable the selected I2C peripheral //

	  //Reset I2C//
	  hi2c->Instance->CR1 |=  I2C_CR1_SWRST;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	6812      	ldr	r2, [r2, #0]
 8003ea8:	6812      	ldr	r2, [r2, #0]
 8003eaa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003eae:	601a      	str	r2, [r3, #0]
	  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	6812      	ldr	r2, [r2, #0]
 8003eb8:	6812      	ldr	r2, [r2, #0]
 8003eba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003ebe:	601a      	str	r2, [r3, #0]

	  // Get PCLK1 frequency //
	  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003ec0:	f7ff fa4a 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 8003ec4:	4603      	mov	r3, r0
 8003ec6:	60fb      	str	r3, [r7, #12]

	  // Check the minimum allowed PCLK1 frequency //
	  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U){return HAL_ERROR;}
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a77      	ldr	r2, [pc, #476]	; (80040ac <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2b4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d807      	bhi.n	8003ee2 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0xea>
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	4a76      	ldr	r2, [pc, #472]	; (80040b0 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2b8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	bf94      	ite	ls
 8003eda:	2301      	movls	r3, #1
 8003edc:	2300      	movhi	r3, #0
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	e006      	b.n	8003ef0 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0xf8>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	4a73      	ldr	r2, [pc, #460]	; (80040b4 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2bc>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	bf94      	ite	ls
 8003eea:	2301      	movls	r3, #1
 8003eec:	2300      	movhi	r3, #0
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x100>
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0d1      	b.n	800409c <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2a4>

	  // Calculate frequency range //
	  freqrange = I2C_FREQRANGE(pclk1);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	4a6f      	ldr	r2, [pc, #444]	; (80040b8 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2c0>)
 8003efc:	fba2 2303 	umull	r2, r3, r2, r3
 8003f00:	0c9b      	lsrs	r3, r3, #18
 8003f02:	60bb      	str	r3, [r7, #8]
	  //--------------------------- I2Cx CR2 Configuration ----------------------//
	  	  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);  // Configure I2Cx: Frequency range //  
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	683a      	ldr	r2, [r7, #0]
 8003f0a:	6812      	ldr	r2, [r2, #0]
 8003f0c:	6852      	ldr	r2, [r2, #4]
 8003f0e:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	605a      	str	r2, [r3, #4]
	  //---------------------------- I2Cx TRISE Configuration --------------------//
	  	  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed)); // Configure I2Cx: Rise Time //   
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	6a1b      	ldr	r3, [r3, #32]
 8003f22:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	4860      	ldr	r0, [pc, #384]	; (80040ac <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2b4>)
 8003f2c:	4283      	cmp	r3, r0
 8003f2e:	d802      	bhi.n	8003f36 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x13e>
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	3301      	adds	r3, #1
 8003f34:	e009      	b.n	8003f4a <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x152>
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003f3c:	fb00 f303 	mul.w	r3, r0, r3
 8003f40:	485e      	ldr	r0, [pc, #376]	; (80040bc <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2c4>)
 8003f42:	fba0 0303 	umull	r0, r3, r0, r3
 8003f46:	099b      	lsrs	r3, r3, #6
 8003f48:	3301      	adds	r3, #1
 8003f4a:	430b      	orrs	r3, r1
 8003f4c:	6213      	str	r3, [r2, #32]
	  //---------------------------- I2Cx CCR Configuration ----------------------//
	      MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle)); 	  // Configure I2Cx: Speed // 
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	6818      	ldr	r0, [r3, #0]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003f5c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	4951      	ldr	r1, [pc, #324]	; (80040ac <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x2b4>)
 8003f66:	428b      	cmp	r3, r1
 8003f68:	d80d      	bhi.n	8003f86 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x18e>
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1e59      	subs	r1, r3, #1
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	005b      	lsls	r3, r3, #1
 8003f74:	fbb1 f3f3 	udiv	r3, r1, r3
 8003f78:	3301      	adds	r3, #1
 8003f7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f7e:	2b04      	cmp	r3, #4
 8003f80:	bf38      	it	cc
 8003f82:	2304      	movcc	r3, #4
 8003f84:	e045      	b.n	8004012 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x21a>
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10c      	bne.n	8003fa8 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x1b0>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	1e5c      	subs	r4, r3, #1
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	6859      	ldr	r1, [r3, #4]
 8003f96:	460b      	mov	r3, r1
 8003f98:	005b      	lsls	r3, r3, #1
 8003f9a:	440b      	add	r3, r1
 8003f9c:	fbb4 f3f3 	udiv	r3, r4, r3
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fa6:	e00d      	b.n	8003fc4 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x1cc>
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	1e5c      	subs	r4, r3, #1
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	6859      	ldr	r1, [r3, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	0099      	lsls	r1, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	fbb4 f3f3 	udiv	r3, r4, r3
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d023      	beq.n	8004010 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x218>
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d10e      	bne.n	8003fee <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x1f6>
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	1e5c      	subs	r4, r3, #1
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	6859      	ldr	r1, [r3, #4]
 8003fd8:	460b      	mov	r3, r1
 8003fda:	005b      	lsls	r3, r3, #1
 8003fdc:	440b      	add	r3, r1
 8003fde:	fbb4 f3f3 	udiv	r3, r4, r3
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003fe8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003fec:	e011      	b.n	8004012 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x21a>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	1e5c      	subs	r4, r3, #1
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	6859      	ldr	r1, [r3, #4]
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	0099      	lsls	r1, r3, #2
 8003ffe:	440b      	add	r3, r1
 8004000:	fbb4 f3f3 	udiv	r3, r4, r3
 8004004:	3301      	adds	r3, #1
 8004006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800400a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800400e:	e000      	b.n	8004012 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C+0x21a>
 8004010:	2301      	movs	r3, #1
 8004012:	4313      	orrs	r3, r2
 8004014:	61c3      	str	r3, [r0, #28]
	  //---------------------------- I2Cx CR1 Configuration ----------------------//
     	  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode)); 	  // Configure I2Cx: Generalcall and NoStretch mode //
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	683a      	ldr	r2, [r7, #0]
 800401c:	6812      	ldr	r2, [r2, #0]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8004024:	683a      	ldr	r2, [r7, #0]
 8004026:	69d0      	ldr	r0, [r2, #28]
 8004028:	683a      	ldr	r2, [r7, #0]
 800402a:	6a12      	ldr	r2, [r2, #32]
 800402c:	4302      	orrs	r2, r0
 800402e:	430a      	orrs	r2, r1
 8004030:	601a      	str	r2, [r3, #0]
	  //---------------------------- I2Cx OAR1 Configuration ---------------------//
    	  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));  	  // Configure I2Cx: Own Address1 and addressing mode //
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004040:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004044:	6839      	ldr	r1, [r7, #0]
 8004046:	6908      	ldr	r0, [r1, #16]
 8004048:	6839      	ldr	r1, [r7, #0]
 800404a:	68c9      	ldr	r1, [r1, #12]
 800404c:	4301      	orrs	r1, r0
 800404e:	430b      	orrs	r3, r1
 8004050:	6093      	str	r3, [r2, #8]
	  //---------------------------- I2Cx OAR2 Configuration ---------------------//
     	  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));  	  // Configure I2Cx: Dual mode and Own Address2 //
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	683a      	ldr	r2, [r7, #0]
 8004058:	6812      	ldr	r2, [r2, #0]
 800405a:	68d2      	ldr	r2, [r2, #12]
 800405c:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	6950      	ldr	r0, [r2, #20]
 8004064:	683a      	ldr	r2, [r7, #0]
 8004066:	6992      	ldr	r2, [r2, #24]
 8004068:	4302      	orrs	r2, r0
 800406a:	430a      	orrs	r2, r1
 800406c:	60da      	str	r2, [r3, #12]
	  // Enable the selected I2C peripheral //
    	  hi2c->Instance->CR1 |= (1 << 0);  	  // SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	6812      	ldr	r2, [r2, #0]
 8004076:	6812      	ldr	r2, [r2, #0]
 8004078:	f042 0201 	orr.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
//	  __HAL_I2C_ENABLE(hi2c1);

	  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2200      	movs	r2, #0
 8004082:	641a      	str	r2, [r3, #64]	; 0x40
	  hi2c->State = HAL_I2C_STATE_READY;
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	2220      	movs	r2, #32
 8004088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	  hi2c->PreviousState = I2C_STATE_NONE;   //((uint32_t)(HAL_I2C_MODE_NONE))       HAL_I2C_MODE_NONE               = 0x00U,
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	2200      	movs	r2, #0
 8004090:	631a      	str	r2, [r3, #48]	; 0x30
	  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

 //     if ((hi2c1) != HAL_OK)  {Alarm(GPIOA);}

	  return HAL_OK;
 800409a:	2300      	movs	r3, #0
	}
 800409c:	4618      	mov	r0, r3
 800409e:	3714      	adds	r7, #20
 80040a0:	46bd      	mov	sp, r7
 80040a2:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80040a6:	b002      	add	sp, #8
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	000186a0 	.word	0x000186a0
 80040b0:	001e847f 	.word	0x001e847f
 80040b4:	003d08ff 	.word	0x003d08ff
 80040b8:	431bde83 	.word	0x431bde83
 80040bc:	10624dd3 	.word	0x10624dd3

080040c0 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C>:
//-2 -//INIT GPIO
	   void I2C_MspInit(I2C_HandleTypeDef* hi2c,PIN_I2C I2_PORT)
 80040c0:	b082      	sub	sp, #8
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b08a      	sub	sp, #40	; 0x28
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
 80040cc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80040d0:	e881 000c 	stmia.w	r1, {r2, r3}
	{
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d4:	f107 0318 	add.w	r3, r7, #24
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
 80040dc:	605a      	str	r2, [r3, #4]
 80040de:	609a      	str	r2, [r3, #8]
 80040e0:	60da      	str	r2, [r3, #12]
	  if(hi2c->Instance==(I2_PORT.I2C_typ))  //
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d144      	bne.n	8004176 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xb6>
	  {
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ec:	4a25      	ldr	r2, [pc, #148]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 80040ee:	4b25      	ldr	r3, [pc, #148]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	f043 0308 	orr.w	r3, r3, #8
 80040f6:	6193      	str	r3, [r2, #24]
 80040f8:	4b22      	ldr	r3, [pc, #136]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 80040fa:	699b      	ldr	r3, [r3, #24]
 80040fc:	f003 0308 	and.w	r3, r3, #8
 8004100:	617b      	str	r3, [r7, #20]
 8004102:	697b      	ldr	r3, [r7, #20]
	    /**I2C1 GPIO Configuration
	    PB6     ------> I2C1_SCL
	    PB7     ------> I2C1_SDA
	    */
//	    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
	    GPIO_InitStruct.Pin = ((uint16_t)(1<<I2_PORT.I2C_N1.PIN))|((uint16_t)(1<<I2_PORT.I2C_N2.PIN));
 8004104:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004106:	461a      	mov	r2, r3
 8004108:	2301      	movs	r3, #1
 800410a:	4093      	lsls	r3, r2
 800410c:	b29a      	uxth	r2, r3
 800410e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004110:	4619      	mov	r1, r3
 8004112:	2301      	movs	r3, #1
 8004114:	408b      	lsls	r3, r1
 8004116:	b29b      	uxth	r3, r3
 8004118:	4313      	orrs	r3, r2
 800411a:	b29b      	uxth	r3, r3
 800411c:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800411e:	2312      	movs	r3, #18
 8004120:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004122:	2303      	movs	r3, #3
 8004124:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004126:	f107 0318 	add.w	r3, r7, #24
 800412a:	4619      	mov	r1, r3
 800412c:	4816      	ldr	r0, [pc, #88]	; (8004188 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc8>)
 800412e:	f7fe fbd3 	bl	80028d8 <HAL_GPIO_Init>
	  //Standart_Mode = 1000nS, Fast_Mode = 300nS, 1/42MHz = 24nS
	  //   I2C1->TRISE = 42; //(1000nS/24nS)+1
	  //  RCC->APB1ENR |=	RCC_APB1ENR_I2C2EN;
	  // SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);

		  if(hi2c->Instance==I2C1)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a15      	ldr	r2, [pc, #84]	; (800418c <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xcc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d10b      	bne.n	8004154 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0x94>
	     {
	          __HAL_RCC_I2C1_CLK_ENABLE();
 800413c:	4a11      	ldr	r2, [pc, #68]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 800413e:	4b11      	ldr	r3, [pc, #68]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004146:	61d3      	str	r3, [r2, #28]
 8004148:	4b0e      	ldr	r3, [pc, #56]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004150:	613b      	str	r3, [r7, #16]
 8004152:	693b      	ldr	r3, [r7, #16]
		  }
		  if(hi2c->Instance==I2C2)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a0d      	ldr	r2, [pc, #52]	; (8004190 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xd0>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d10b      	bne.n	8004176 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xb6>
		  {
			  __HAL_RCC_I2C2_CLK_ENABLE();
 800415e:	4a09      	ldr	r2, [pc, #36]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 8004160:	4b08      	ldr	r3, [pc, #32]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 8004162:	69db      	ldr	r3, [r3, #28]
 8004164:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004168:	61d3      	str	r3, [r2, #28]
 800416a:	4b06      	ldr	r3, [pc, #24]	; (8004184 <_ZN6stm1034_I2C11I2C_MspInitEP17I2C_HandleTypeDef7PIN_I2C+0xc4>)
 800416c:	69db      	ldr	r3, [r3, #28]
 800416e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004172:	60fb      	str	r3, [r7, #12]
 8004174:	68fb      	ldr	r3, [r7, #12]
		  }
	  }
    }
 8004176:	bf00      	nop
 8004178:	3728      	adds	r7, #40	; 0x28
 800417a:	46bd      	mov	sp, r7
 800417c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004180:	b002      	add	sp, #8
 8004182:	4770      	bx	lr
 8004184:	40021000 	.word	0x40021000
 8004188:	40010c00 	.word	0x40010c00
 800418c:	40005400 	.word	0x40005400
 8004190:	40005800 	.word	0x40005800

08004194 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm>:
	  {
	    return HAL_BUSY;
	  }
  }
//-4-//
       StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
 80041a0:	70fb      	strb	r3, [r7, #3]
	{
		// Wait until flag is set //
	  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	0c1b      	lsrs	r3, r3, #16
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d10c      	bne.n	80041c6 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x32>
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	43da      	mvns	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4013      	ands	r3, r2
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d101      	bne.n	80041c2 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x2e>
 80041be:	2301      	movs	r3, #1
 80041c0:	e00d      	b.n	80041de <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x4a>
 80041c2:	2300      	movs	r3, #0
 80041c4:	e00b      	b.n	80041de <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x4a>
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	43da      	mvns	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4013      	ands	r3, r2
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x48>
 80041d8:	2301      	movs	r3, #1
 80041da:	e000      	b.n	80041de <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x4a>
 80041dc:	2300      	movs	r3, #0
 80041de:	78fa      	ldrb	r2, [r7, #3]
 80041e0:	4293      	cmp	r3, r2
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d02a      	beq.n	8004244 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0xb0>
	  {
	    // Check for the Timeout //
	    if (Timeout != HAL_MAX_DELAY)
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041f4:	d0d5      	beq.n	80041a2 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0xe>
	    {
	      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f6:	f7fd fe35 	bl	8001e64 <HAL_GetTick>
 80041fa:	4602      	mov	r2, r0
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	1ad2      	subs	r2, r2, r3
 8004200:	69bb      	ldr	r3, [r7, #24]
 8004202:	429a      	cmp	r2, r3
 8004204:	d802      	bhi.n	800420c <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x78>
 8004206:	69bb      	ldr	r3, [r7, #24]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x7c>
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0x7e>
 8004210:	2300      	movs	r3, #0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0c5      	beq.n	80041a2 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0xe>
	      {
	        hi2c->PreviousState     = I2C_STATE_NONE;
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	2200      	movs	r2, #0
 800421a:	631a      	str	r2, [r3, #48]	; 0x30
	        hi2c->State             = HAL_I2C_STATE_READY;
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004230:	f043 0220 	orr.w	r2, r3, #32
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	641a      	str	r2, [r3, #64]	; 0x40

         // Process Unlocked //
	        __HAL_UNLOCK(hi2c);
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	2200      	movs	r2, #0
 800423c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e000      	b.n	8004246 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm+0xb2>
	      }
	    }
	  }
	  return HAL_OK;
 8004244:	2300      	movs	r3, #0
	}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh>:
          return HAL_ERROR;
        }
        return HAL_OK;
      }
//-10-//
        void  I2C_IDReady(PIN_I2C i2c, uint8_t *ID)
 8004250:	b084      	sub	sp, #16
 8004252:	b580      	push	{r7, lr}
 8004254:	b086      	sub	sp, #24
 8004256:	af02      	add	r7, sp, #8
 8004258:	6078      	str	r0, [r7, #4]
 800425a:	f107 001c 	add.w	r0, r7, #28
 800425e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 {

        uint8_t b=255;
 8004262:	23ff      	movs	r3, #255	; 0xff
 8004264:	733b      	strb	r3, [r7, #12]
         uint8_t c=0;
 8004266:	2300      	movs	r3, #0
 8004268:	73fb      	strb	r3, [r7, #15]
         uint8_t error=0;
 800426a:	2300      	movs	r3, #0
 800426c:	73bb      	strb	r3, [r7, #14]

         //uint8_t  ID[3];

         for(uint8_t i=0;i<127;i++)
 800426e:	2300      	movs	r3, #0
 8004270:	737b      	strb	r3, [r7, #13]
 8004272:	7b7b      	ldrb	r3, [r7, #13]
 8004274:	2b7e      	cmp	r3, #126	; 0x7e
 8004276:	dc29      	bgt.n	80042cc <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh+0x7c>
  {
       b=I2C_IsDeviceReady(&i2c.hi2c,i,1,100);
 8004278:	7b7b      	ldrb	r3, [r7, #13]
 800427a:	b29a      	uxth	r2, r3
 800427c:	f107 031c 	add.w	r3, r7, #28
 8004280:	f103 0114 	add.w	r1, r3, #20
 8004284:	2364      	movs	r3, #100	; 0x64
 8004286:	9300      	str	r3, [sp, #0]
 8004288:	2301      	movs	r3, #1
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f830 	bl	80042f0 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm>
 8004290:	4603      	mov	r3, r0
 8004292:	733b      	strb	r3, [r7, #12]
     //  b=HAL_I2C_IsDeviceReady(&pin_I2C.hi2c,i,1,100);
	  if(b==0)
 8004294:	7b3b      	ldrb	r3, [r7, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d10e      	bne.n	80042b8 <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh+0x68>
	  {
		  ID[c]=i;
 800429a:	7bfb      	ldrb	r3, [r7, #15]
 800429c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80042a0:	4413      	add	r3, r2
 80042a2:	7b7a      	ldrb	r2, [r7, #13]
 80042a4:	701a      	strb	r2, [r3, #0]
		  printf("ID:%x=%u \n",i,b);
 80042a6:	7b7b      	ldrb	r3, [r7, #13]
 80042a8:	7b3a      	ldrb	r2, [r7, #12]
 80042aa:	4619      	mov	r1, r3
 80042ac:	480e      	ldr	r0, [pc, #56]	; (80042e8 <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh+0x98>)
 80042ae:	f000 fe35 	bl	8004f1c <printf>
		  c=c+1;
 80042b2:	7bfb      	ldrb	r3, [r7, #15]
 80042b4:	3301      	adds	r3, #1
 80042b6:	73fb      	strb	r3, [r7, #15]
	  }
	  if(b==1)
 80042b8:	7b3b      	ldrb	r3, [r7, #12]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d102      	bne.n	80042c4 <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh+0x74>
	  {

	      error++;
 80042be:	7bbb      	ldrb	r3, [r7, #14]
 80042c0:	3301      	adds	r3, #1
 80042c2:	73bb      	strb	r3, [r7, #14]
         for(uint8_t i=0;i<127;i++)
 80042c4:	7b7b      	ldrb	r3, [r7, #13]
 80042c6:	3301      	adds	r3, #1
 80042c8:	737b      	strb	r3, [r7, #13]
 80042ca:	e7d2      	b.n	8004272 <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh+0x22>
	  }
  }
         printf("Error:%u Id:%u\n",error,c);
 80042cc:	7bbb      	ldrb	r3, [r7, #14]
 80042ce:	7bfa      	ldrb	r2, [r7, #15]
 80042d0:	4619      	mov	r1, r3
 80042d2:	4806      	ldr	r0, [pc, #24]	; (80042ec <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh+0x9c>)
 80042d4:	f000 fe22 	bl	8004f1c <printf>
 //        return ID;
 }
 80042d8:	bf00      	nop
 80042da:	3710      	adds	r7, #16
 80042dc:	46bd      	mov	sp, r7
 80042de:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80042e2:	b004      	add	sp, #16
 80042e4:	4770      	bx	lr
 80042e6:	bf00      	nop
 80042e8:	08008b50 	.word	0x08008b50
 80042ec:	08008b5c 	.word	0x08008b5c

080042f0 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm>:
//-11-//
        StatusTypeDef I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b08a      	sub	sp, #40	; 0x28
 80042f4:	af02      	add	r7, sp, #8
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	60b9      	str	r1, [r7, #8]
 80042fa:	603b      	str	r3, [r7, #0]
 80042fc:	4613      	mov	r3, r2
 80042fe:	80fb      	strh	r3, [r7, #6]
 {
        /* Get tick */
        uint32_t tickstart = HAL_GetTick();
 8004300:	f7fd fdb0 	bl	8001e64 <HAL_GetTick>
 8004304:	4603      	mov	r3, r0
 8004306:	61fb      	str	r3, [r7, #28]
        uint32_t I2C_Trials = 1U;
 8004308:	2301      	movs	r3, #1
 800430a:	61bb      	str	r3, [r7, #24]
        FlagStatus tmp1;
        FlagStatus tmp2;

        if (hi2c->State == HAL_I2C_STATE_READY)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b20      	cmp	r3, #32
 8004316:	bf0c      	ite	eq
 8004318:	2301      	moveq	r3, #1
 800431a:	2300      	movne	r3, #0
 800431c:	b2db      	uxtb	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	f000 8136 	beq.w	8004590 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a0>
        {
          /* Wait until BUSY flag is reset */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	9301      	str	r3, [sp, #4]
 8004328:	2319      	movs	r3, #25
 800432a:	9300      	str	r3, [sp, #0]
 800432c:	2301      	movs	r3, #1
 800432e:	4a9b      	ldr	r2, [pc, #620]	; (800459c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2ac>)
 8004330:	68b9      	ldr	r1, [r7, #8]
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f7ff ff2e 	bl	8004194 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm>
 8004338:	4603      	mov	r3, r0
 800433a:	2b00      	cmp	r3, #0
 800433c:	bf14      	ite	ne
 800433e:	2301      	movne	r3, #1
 8004340:	2300      	moveq	r3, #0
 8004342:	b2db      	uxtb	r3, r3
 8004344:	2b00      	cmp	r3, #0
 8004346:	d001      	beq.n	800434c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x5c>
          {
            return HAL_BUSY;
 8004348:	2302      	movs	r3, #2
 800434a:	e122      	b.n	8004592 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a2>

          /* Process Locked */
       //??   __HAL_LOCK(hi2c);

          /* Check if the I2C is already enabled */
          if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	2b01      	cmp	r3, #1
 8004358:	bf14      	ite	ne
 800435a:	2301      	movne	r3, #1
 800435c:	2300      	moveq	r3, #0
 800435e:	b2db      	uxtb	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	d007      	beq.n	8004374 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x84>
          {
            /* Enable I2C peripheral */
            __HAL_I2C_ENABLE(hi2c);
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	f042 0201 	orr.w	r2, r2, #1
 8004372:	601a      	str	r2, [r3, #0]
          }

          /* Disable Pos */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004382:	601a      	str	r2, [r3, #0]

          hi2c->State = HAL_I2C_STATE_BUSY;
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	2224      	movs	r2, #36	; 0x24
 8004388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	2200      	movs	r2, #0
 8004390:	641a      	str	r2, [r3, #64]	; 0x40
          hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	4a82      	ldr	r2, [pc, #520]	; (80045a0 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2b0>)
 8004396:	62da      	str	r2, [r3, #44]	; 0x2c

          do
          {
            /* Generate Start */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	6812      	ldr	r2, [r2, #0]
 80043a0:	6812      	ldr	r2, [r2, #0]
 80043a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043a6:	601a      	str	r2, [r3, #0]

            /* Wait until SB flag is set */
            if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	9301      	str	r3, [sp, #4]
 80043ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	2300      	movs	r3, #0
 80043b2:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 80043b6:	68b9      	ldr	r1, [r7, #8]
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f7ff feeb 	bl	8004194 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	bf14      	ite	ne
 80043c4:	2301      	movne	r3, #1
 80043c6:	2300      	moveq	r3, #0
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d011      	beq.n	80043f2 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x102>
            {
              if (hi2c->Instance->CR1 & I2C_CR1_START)
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf14      	ite	ne
 80043dc:	2301      	movne	r3, #1
 80043de:	2300      	moveq	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d003      	beq.n	80043ee <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0xfe>
              {
                hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043ec:	641a      	str	r2, [r3, #64]	; 0x40
              }
              return HAL_TIMEOUT;
 80043ee:	2303      	movs	r3, #3
 80043f0:	e0cf      	b.n	8004592 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a2>
            }

            /* Send slave address */
            hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	88fa      	ldrh	r2, [r7, #6]
 80043f8:	b2d2      	uxtb	r2, r2
 80043fa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043fe:	611a      	str	r2, [r3, #16]

            /* Wait until ADDR or AF flag are set */
            /* Get tick */
            tickstart = HAL_GetTick();
 8004400:	f7fd fd30 	bl	8001e64 <HAL_GetTick>
 8004404:	4603      	mov	r3, r0
 8004406:	61fb      	str	r3, [r7, #28]

            tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	695b      	ldr	r3, [r3, #20]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b02      	cmp	r3, #2
 8004414:	d101      	bne.n	800441a <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x12a>
 8004416:	2301      	movs	r3, #1
 8004418:	e000      	b.n	800441c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x12c>
 800441a:	2300      	movs	r3, #0
 800441c:	75fb      	strb	r3, [r7, #23]
            tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	695b      	ldr	r3, [r3, #20]
 8004424:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800442c:	d101      	bne.n	8004432 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x142>
 800442e:	2301      	movs	r3, #1
 8004430:	e000      	b.n	8004434 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x144>
 8004432:	2300      	movs	r3, #0
 8004434:	75bb      	strb	r3, [r7, #22]
            while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2ba0      	cmp	r3, #160	; 0xa0
 8004440:	d007      	beq.n	8004452 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x162>
 8004442:	7dfb      	ldrb	r3, [r7, #23]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d104      	bne.n	8004452 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x162>
 8004448:	7dbb      	ldrb	r3, [r7, #22]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d101      	bne.n	8004452 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x162>
 800444e:	2301      	movs	r3, #1
 8004450:	e000      	b.n	8004454 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x164>
 8004452:	2300      	movs	r3, #0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d02b      	beq.n	80044b0 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1c0>
            {
              if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004458:	f7fd fd04 	bl	8001e64 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	1ad2      	subs	r2, r2, r3
 8004462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004464:	429a      	cmp	r2, r3
 8004466:	d802      	bhi.n	800446e <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x17e>
 8004468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x182>
 800446e:	2301      	movs	r3, #1
 8004470:	e000      	b.n	8004474 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x184>
 8004472:	2300      	movs	r3, #0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d003      	beq.n	8004480 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x190>
              {
                hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	22a0      	movs	r2, #160	; 0xa0
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              }
              tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	2b02      	cmp	r3, #2
 800448c:	d101      	bne.n	8004492 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1a2>
 800448e:	2301      	movs	r3, #1
 8004490:	e000      	b.n	8004494 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1a4>
 8004492:	2300      	movs	r3, #0
 8004494:	75fb      	strb	r3, [r7, #23]
              tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044a4:	d101      	bne.n	80044aa <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1ba>
 80044a6:	2301      	movs	r3, #1
 80044a8:	e000      	b.n	80044ac <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1bc>
 80044aa:	2300      	movs	r3, #0
 80044ac:	75bb      	strb	r3, [r7, #22]
            while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80044ae:	e7c2      	b.n	8004436 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x146>
            }

            hi2c->State = HAL_I2C_STATE_READY;
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2220      	movs	r2, #32
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

            /* Check if the ADDR flag has been set */
            if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f003 0302 	and.w	r3, r3, #2
 80044c2:	2b02      	cmp	r3, #2
 80044c4:	d101      	bne.n	80044ca <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1da>
 80044c6:	2301      	movs	r3, #1
 80044c8:	e000      	b.n	80044cc <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x1dc>
 80044ca:	2300      	movs	r3, #0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d02c      	beq.n	800452a <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x23a>
            {
              /* Generate Stop */
              SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68ba      	ldr	r2, [r7, #8]
 80044d6:	6812      	ldr	r2, [r2, #0]
 80044d8:	6812      	ldr	r2, [r2, #0]
 80044da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044de:	601a      	str	r2, [r3, #0]

              /* Clear ADDR Flag */
              __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80044e0:	2300      	movs	r3, #0
 80044e2:	613b      	str	r3, [r7, #16]
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	695b      	ldr	r3, [r3, #20]
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	613b      	str	r3, [r7, #16]
 80044f4:	693b      	ldr	r3, [r7, #16]

              /* Wait until BUSY flag is reset */
              if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	9301      	str	r3, [sp, #4]
 80044fa:	2319      	movs	r3, #25
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	2301      	movs	r3, #1
 8004500:	4a26      	ldr	r2, [pc, #152]	; (800459c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2ac>)
 8004502:	68b9      	ldr	r1, [r7, #8]
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f7ff fe45 	bl	8004194 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	bf14      	ite	ne
 8004510:	2301      	movne	r3, #1
 8004512:	2300      	moveq	r3, #0
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d001      	beq.n	800451e <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x22e>
              {
                return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e039      	b.n	8004592 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a2>
              }

              hi2c->State = HAL_I2C_STATE_READY;
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2220      	movs	r2, #32
 8004522:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

              // Process Unlocked //
       //       __HAL_UNLOCK(hi2c);

              return HAL_OK;
 8004526:	2300      	movs	r3, #0
 8004528:	e033      	b.n	8004592 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a2>
            }
            else
            {
              // Generate Stop //
              SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	6812      	ldr	r2, [r2, #0]
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004538:	601a      	str	r2, [r3, #0]

              // Clear AF Flag //
              __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004542:	615a      	str	r2, [r3, #20]

              /* Wait until BUSY flag is reset */
              if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	9301      	str	r3, [sp, #4]
 8004548:	2319      	movs	r3, #25
 800454a:	9300      	str	r3, [sp, #0]
 800454c:	2301      	movs	r3, #1
 800454e:	4a13      	ldr	r2, [pc, #76]	; (800459c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2ac>)
 8004550:	68b9      	ldr	r1, [r7, #8]
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f7ff fe1e 	bl	8004194 <_ZN6stm1034_I2C26I2C_WaitOnFlagUntilTimeoutEP17I2C_HandleTypeDefm10FlagStatusmm>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	bf14      	ite	ne
 800455e:	2301      	movne	r3, #1
 8004560:	2300      	moveq	r3, #0
 8004562:	b2db      	uxtb	r3, r3
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x27c>
              {
                return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e012      	b.n	8004592 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a2>
              }
            }
            // Increment Trials //
            I2C_Trials++;
 800456c:	69bb      	ldr	r3, [r7, #24]
 800456e:	3301      	adds	r3, #1
 8004570:	61bb      	str	r3, [r7, #24]
          }
          while (I2C_Trials < Trials);
 8004572:	69ba      	ldr	r2, [r7, #24]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	429a      	cmp	r2, r3
 8004578:	d200      	bcs.n	800457c <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x28c>
          do
 800457a:	e70d      	b.n	8004398 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0xa8>

          hi2c->State = HAL_I2C_STATE_READY;
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	2220      	movs	r2, #32
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e000      	b.n	8004592 <_ZN6stm1034_I2C17I2C_IsDeviceReadyEP17I2C_HandleTypeDeftmm+0x2a2>
        }
        else
        {
          return HAL_BUSY;
 8004590:	2302      	movs	r3, #2
        }
  }
 8004592:	4618      	mov	r0, r3
 8004594:	3720      	adds	r7, #32
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	00100002 	.word	0x00100002
 80045a0:	ffff0000 	.word	0xffff0000

080045a4 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh>:
	    uint16_t DevAddress;
	    LCD_TYPE LCD_Type;
	}LCD1602;


void lcd_ON(I2C_HandleTypeDef *hi2c,char *text,uint8_t in_lcd,uint8_t addres) //20x4
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b086      	sub	sp, #24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
 80045b0:	70fb      	strb	r3, [r7, #3]
{

//		uint8_t Error_All = 2;

    if(in_lcd==1)
 80045b2:	78fb      	ldrb	r3, [r7, #3]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d12f      	bne.n	8004618 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh+0x74>
{
    LCD1602 scr;
 	scr.hi2c = hi2c;
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	613b      	str	r3, [r7, #16]
	scr.DevAddress = (addres);   // 0x27<< 1   // //LED1
 80045bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	82bb      	strh	r3, [r7, #20]

	initLCD(&scr);
 80045c4:	f107 0310 	add.w	r3, r7, #16
 80045c8:	4619      	mov	r1, r3
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 f87e 	bl	80046cc <_ZN6stm1038_LCD16027initLCDEPNS0_7LCD1602E>

   	moveXY(&scr,0,0);  //1-
 80045d0:	f107 0110 	add.w	r1, r7, #16
 80045d4:	2300      	movs	r3, #0
 80045d6:	2200      	movs	r2, #0
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 f946 	bl	800486a <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh>
  	lsd_print(&scr,text);
 80045de:	f107 0310 	add.w	r3, r7, #16
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	4619      	mov	r1, r3
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 f91f 	bl	800482a <_ZN6stm1038_LCD16029lsd_printEPNS0_7LCD1602EPc>

   	moveXY(&scr,0,1);  //1-
 80045ec:	f107 0110 	add.w	r1, r7, #16
 80045f0:	2301      	movs	r3, #1
 80045f2:	2200      	movs	r2, #0
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f000 f938 	bl	800486a <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh>
  	lsd_print(&scr,"#2_0123456789102");
 80045fa:	f107 0310 	add.w	r3, r7, #16
 80045fe:	4a0d      	ldr	r2, [pc, #52]	; (8004634 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh+0x90>)
 8004600:	4619      	mov	r1, r3
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 f911 	bl	800482a <_ZN6stm1038_LCD16029lsd_printEPNS0_7LCD1602EPc>

    HAL_Delay(1550);
 8004608:	f240 600e 	movw	r0, #1550	; 0x60e
 800460c:	f7fd fc34 	bl	8001e78 <HAL_Delay>
    printf("LSD initialization\n");
 8004610:	4809      	ldr	r0, [pc, #36]	; (8004638 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh+0x94>)
 8004612:	f000 fcfb 	bl	800500c <puts>
 8004616:	e005      	b.n	8004624 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh+0x80>
}

    else if(in_lcd==0)
 8004618:	78fb      	ldrb	r3, [r7, #3]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d102      	bne.n	8004624 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh+0x80>
  	     {
  	    	 printf("NO_LSD\n");
 800461e:	4807      	ldr	r0, [pc, #28]	; (800463c <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh+0x98>)
 8004620:	f000 fcf4 	bl	800500c <puts>
  	     }

    HAL_Delay(1000);
 8004624:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004628:	f7fd fc26 	bl	8001e78 <HAL_Delay>
  //  display_clear(&scr);
}
 800462c:	bf00      	nop
 800462e:	3718      	adds	r7, #24
 8004630:	46bd      	mov	sp, r7
 8004632:	bd80      	pop	{r7, pc}
 8004634:	08008b6c 	.word	0x08008b6c
 8004638:	08008b80 	.word	0x08008b80
 800463c:	08008b94 	.word	0x08008b94

08004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>:

void sendData(LCD1602 *scr , uint8_t *pData)
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
{
  *pData |= (1<<2);//    E  1
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	f043 0304 	orr.w	r3, r3, #4
 8004654:	b2da      	uxtb	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	701a      	strb	r2, [r3, #0]
  while(HAL_I2C_Master_Transmit(scr->hi2c,scr->DevAddress,pData,1,1000)!=HAL_OK)
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	6818      	ldr	r0, [r3, #0]
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	8899      	ldrh	r1, [r3, #4]
 8004662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004666:	9300      	str	r3, [sp, #0]
 8004668:	2301      	movs	r3, #1
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	f7fe ffca 	bl	8003604 <HAL_I2C_Master_Transmit>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	bf14      	ite	ne
 8004676:	2301      	movne	r3, #1
 8004678:	2300      	moveq	r3, #0
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b00      	cmp	r3, #0
 800467e:	d000      	beq.n	8004682 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh+0x42>
 8004680:	e7eb      	b.n	800465a <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh+0x1a>

  {}
  HAL_Delay(5);
 8004682:	2005      	movs	r0, #5
 8004684:	f7fd fbf8 	bl	8001e78 <HAL_Delay>
  *pData &=~(1<<2);//    E  0
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	f023 0304 	bic.w	r3, r3, #4
 8004690:	b2da      	uxtb	r2, r3
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	701a      	strb	r2, [r3, #0]
  while(HAL_I2C_Master_Transmit(scr->hi2c,scr->DevAddress,pData,1,1000)!=HAL_OK)
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	6818      	ldr	r0, [r3, #0]
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	8899      	ldrh	r1, [r3, #4]
 800469e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	2301      	movs	r3, #1
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	f7fe ffac 	bl	8003604 <HAL_I2C_Master_Transmit>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	bf14      	ite	ne
 80046b2:	2301      	movne	r3, #1
 80046b4:	2300      	moveq	r3, #0
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d000      	beq.n	80046be <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh+0x7e>
 80046bc:	e7eb      	b.n	8004696 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh+0x56>
  {}
  HAL_Delay(5);
 80046be:	2005      	movs	r0, #5
 80046c0:	f7fd fbda 	bl	8001e78 <HAL_Delay>
}
 80046c4:	bf00      	nop
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <_ZN6stm1038_LCD16027initLCDEPNS0_7LCD1602E>:
// initLCD    
//             datasheet
//void initLCD(LCD1602 *scr)

void initLCD(LCD1602 *scr)
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
{
  uint8_t buf;
  buf = 0x30; // 0b00110000   Function set
 80046d6:	2330      	movs	r3, #48	; 0x30
 80046d8:	73fb      	strb	r3, [r7, #15]

  HAL_Delay(20);   // 15ms     (   )
 80046da:	2014      	movs	r0, #20
 80046dc:	f7fd fbcc 	bl	8001e78 <HAL_Delay>

  sendData(scr,&buf); //  x buf
 80046e0:	f107 030f 	add.w	r3, r7, #15
 80046e4:	461a      	mov	r2, r3
 80046e6:	6839      	ldr	r1, [r7, #0]
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f7ff ffa9 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  sendData(scr,&buf); // 
 80046ee:	f107 030f 	add.w	r3, r7, #15
 80046f2:	461a      	mov	r2, r3
 80046f4:	6839      	ldr	r1, [r7, #0]
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f7ff ffa2 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  sendData(scr,&buf); //      
 80046fc:	f107 030f 	add.w	r3, r7, #15
 8004700:	461a      	mov	r2, r3
 8004702:	6839      	ldr	r1, [r7, #0]
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f7ff ff9b 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

  buf = 0x20; // 0b00100000  4  
 800470a:	2320      	movs	r3, #32
 800470c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 800470e:	f107 030f 	add.w	r3, r7, #15
 8004712:	461a      	mov	r2, r3
 8004714:	6839      	ldr	r1, [r7, #0]
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f7ff ff92 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

  //       0x00101000 ( datasheet  )
  //     ,    
  buf = 0x20; //  0x20    0010 0000: 0010-  , 0000 -  rs,rw,e,led
 800471c:	2320      	movs	r3, #32
 800471e:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8004720:	f107 030f 	add.w	r3, r7, #15
 8004724:	461a      	mov	r2, r3
 8004726:	6839      	ldr	r1, [r7, #0]
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff ff89 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  buf = 0xC0; //1100 0000 N=1   F=1 (5*10), 0000 -  rs,rw,e,led  //0xC0  0x86
 800472e:	23c0      	movs	r3, #192	; 0xc0
 8004730:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8004732:	f107 030f 	add.w	r3, r7, #15
 8004736:	461a      	mov	r2, r3
 8004738:	6839      	ldr	r1, [r7, #0]
 800473a:	6878      	ldr	r0, [r7, #4]
 800473c:	f7ff ff80 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>


  //display off
  buf =0;
 8004740:	2300      	movs	r3, #0
 8004742:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8004744:	f107 030f 	add.w	r3, r7, #15
 8004748:	461a      	mov	r2, r3
 800474a:	6839      	ldr	r1, [r7, #0]
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f7ff ff77 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  buf = 0x80;
 8004752:	2380      	movs	r3, #128	; 0x80
 8004754:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8004756:	f107 030f 	add.w	r3, r7, #15
 800475a:	461a      	mov	r2, r3
 800475c:	6839      	ldr	r1, [r7, #0]
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7ff ff6e 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  //display clear
  buf =0;
 8004764:	2300      	movs	r3, #0
 8004766:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 8004768:	f107 030f 	add.w	r3, r7, #15
 800476c:	461a      	mov	r2, r3
 800476e:	6839      	ldr	r1, [r7, #0]
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7ff ff65 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  buf = 0x10;
 8004776:	2310      	movs	r3, #16
 8004778:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 800477a:	f107 030f 	add.w	r3, r7, #15
 800477e:	461a      	mov	r2, r3
 8004780:	6839      	ldr	r1, [r7, #0]
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f7ff ff5c 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

  //I/D -       . (1 - , 0 - )
  //S -     .
  buf = 0;
 8004788:	2300      	movs	r3, #0
 800478a:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 800478c:	f107 030f 	add.w	r3, r7, #15
 8004790:	461a      	mov	r2, r3
 8004792:	6839      	ldr	r1, [r7, #0]
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f7ff ff53 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  buf = 0x30;
 800479a:	2330      	movs	r3, #48	; 0x30
 800479c:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 800479e:	f107 030f 	add.w	r3, r7, #15
 80047a2:	461a      	mov	r2, r3
 80047a4:	6839      	ldr	r1, [r7, #0]
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f7ff ff4a 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

  // 
  buf =0;
 80047ac:	2300      	movs	r3, #0
 80047ae:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 80047b0:	f107 030f 	add.w	r3, r7, #15
 80047b4:	461a      	mov	r2, r3
 80047b6:	6839      	ldr	r1, [r7, #0]
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f7ff ff41 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>
  buf = 0xC8;
 80047be:	23c8      	movs	r3, #200	; 0xc8
 80047c0:	73fb      	strb	r3, [r7, #15]
  sendData(scr,&buf);
 80047c2:	f107 030f 	add.w	r3, r7, #15
 80047c6:	461a      	mov	r2, r3
 80047c8:	6839      	ldr	r1, [r7, #0]
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f7ff ff38 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

}
 80047d0:	bf00      	nop
 80047d2:	3710      	adds	r7, #16
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <_ZN6stm1038_LCD16028writeLCDEPNS0_7LCD1602Eh>:
//writeLCD   s   scr
void writeLCD(LCD1602 *scr, uint8_t s)
 80047d8:	b580      	push	{r7, lr}
 80047da:	b086      	sub	sp, #24
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	4613      	mov	r3, r2
 80047e4:	71fb      	strb	r3, [r7, #7]
{
    uint8_t command;
    command = ((s&0xf0)|0x09);    //      
 80047e6:	79fb      	ldrb	r3, [r7, #7]
 80047e8:	f023 030f 	bic.w	r3, r3, #15
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	f043 0309 	orr.w	r3, r3, #9
 80047f2:	b2db      	uxtb	r3, r3
 80047f4:	75fb      	strb	r3, [r7, #23]
    sendData(scr,&command);
 80047f6:	f107 0317 	add.w	r3, r7, #23
 80047fa:	461a      	mov	r2, r3
 80047fc:	68b9      	ldr	r1, [r7, #8]
 80047fe:	68f8      	ldr	r0, [r7, #12]
 8004800:	f7ff ff1e 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

    command = ((s&0x0f)<<4)|0x09; //       
 8004804:	79fb      	ldrb	r3, [r7, #7]
 8004806:	011b      	lsls	r3, r3, #4
 8004808:	b25b      	sxtb	r3, r3
 800480a:	f043 0309 	orr.w	r3, r3, #9
 800480e:	b25b      	sxtb	r3, r3
 8004810:	b2db      	uxtb	r3, r3
 8004812:	75fb      	strb	r3, [r7, #23]
    sendData(scr,&command);
 8004814:	f107 0317 	add.w	r3, r7, #23
 8004818:	461a      	mov	r2, r3
 800481a:	68b9      	ldr	r1, [r7, #8]
 800481c:	68f8      	ldr	r0, [r7, #12]
 800481e:	f7ff ff0f 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

}
 8004822:	bf00      	nop
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}

0800482a <_ZN6stm1038_LCD16029lsd_printEPNS0_7LCD1602EPc>:
	  	  writeLCD(scr,str[i]);
	  }
}


void lsd_print(LCD1602 *scr,char *str)
 800482a:	b580      	push	{r7, lr}
 800482c:	b086      	sub	sp, #24
 800482e:	af00      	add	r7, sp, #0
 8004830:	60f8      	str	r0, [r7, #12]
 8004832:	60b9      	str	r1, [r7, #8]
 8004834:	607a      	str	r2, [r7, #4]
{
  for (unsigned int i=0;i<strlen(str);i++)
 8004836:	2300      	movs	r3, #0
 8004838:	617b      	str	r3, [r7, #20]
 800483a:	6878      	ldr	r0, [r7, #4]
 800483c:	f7fb fcf4 	bl	8000228 <strlen>
 8004840:	4602      	mov	r2, r0
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	429a      	cmp	r2, r3
 8004846:	d90c      	bls.n	8004862 <_ZN6stm1038_LCD16029lsd_printEPNS0_7LCD1602EPc+0x38>
  {
    writeLCD(scr,str[i]);
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	4413      	add	r3, r2
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	68b9      	ldr	r1, [r7, #8]
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f7ff ffbf 	bl	80047d8 <_ZN6stm1038_LCD16028writeLCDEPNS0_7LCD1602Eh>
  for (unsigned int i=0;i<strlen(str);i++)
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	3301      	adds	r3, #1
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	e7eb      	b.n	800483a <_ZN6stm1038_LCD16029lsd_printEPNS0_7LCD1602EPc+0x10>
  }
}
 8004862:	bf00      	nop
 8004864:	3718      	adds	r7, #24
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh>:




//  moveXY     X, Y
void moveXY(LCD1602 *scr,uint8_t x,uint8_t y)  //uint8_t x, uint8_t y
 800486a:	b580      	push	{r7, lr}
 800486c:	b086      	sub	sp, #24
 800486e:	af00      	add	r7, sp, #0
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	4611      	mov	r1, r2
 8004876:	461a      	mov	r2, r3
 8004878:	460b      	mov	r3, r1
 800487a:	71fb      	strb	r3, [r7, #7]
 800487c:	4613      	mov	r3, r2
 800487e:	71bb      	strb	r3, [r7, #6]
{
	uint8_t command, adr;
	//     x  y    
	//      40     

	if (x>scr->LCD_Type.x){ x = scr->LCD_Type.x;}  //39
 8004880:	79fb      	ldrb	r3, [r7, #7]
 8004882:	68ba      	ldr	r2, [r7, #8]
 8004884:	7992      	ldrb	r2, [r2, #6]
 8004886:	4293      	cmp	r3, r2
 8004888:	dd02      	ble.n	8004890 <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x26>
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	799b      	ldrb	r3, [r3, #6]
 800488e:	71fb      	strb	r3, [r7, #7]
	if (y>scr->LCD_Type.y){ y = scr->LCD_Type.y;}
 8004890:	79bb      	ldrb	r3, [r7, #6]
 8004892:	68ba      	ldr	r2, [r7, #8]
 8004894:	79d2      	ldrb	r2, [r2, #7]
 8004896:	4293      	cmp	r3, r2
 8004898:	dd02      	ble.n	80048a0 <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x36>
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	79db      	ldrb	r3, [r3, #7]
 800489e:	71bb      	strb	r3, [r7, #6]


	//   x  y    DDRAM    
	if (y>1) y=1;    //(y>1) y=1;
 80048a0:	79bb      	ldrb	r3, [r7, #6]
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	dd01      	ble.n	80048aa <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x40>
 80048a6:	2301      	movs	r3, #1
 80048a8:	71bb      	strb	r3, [r7, #6]
	if (x>39) x = 39; //(x>39) x = 39;
 80048aa:	79fb      	ldrb	r3, [r7, #7]
 80048ac:	2b27      	cmp	r3, #39	; 0x27
 80048ae:	dd01      	ble.n	80048b4 <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x4a>
 80048b0:	2327      	movs	r3, #39	; 0x27
 80048b2:	71fb      	strb	r3, [r7, #7]
	//
	if (y==0)
 80048b4:	79bb      	ldrb	r3, [r7, #6]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d101      	bne.n	80048be <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x54>
		adr = x;
 80048ba:	79fb      	ldrb	r3, [r7, #7]
 80048bc:	75fb      	strb	r3, [r7, #23]
	if (y==1)
 80048be:	79bb      	ldrb	r3, [r7, #6]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d102      	bne.n	80048ca <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x60>
		adr =     x+0x40;
 80048c4:	79fb      	ldrb	r3, [r7, #7]
 80048c6:	3340      	adds	r3, #64	; 0x40
 80048c8:	75fb      	strb	r3, [r7, #23]
	if (y==2)
 80048ca:	79bb      	ldrb	r3, [r7, #6]
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	d102      	bne.n	80048d6 <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x6c>
			adr = x+0x40;  //adr = x+0x40;
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	3340      	adds	r3, #64	; 0x40
 80048d4:	75fb      	strb	r3, [r7, #23]
	if (y==3)
 80048d6:	79bb      	ldrb	r3, [r7, #6]
 80048d8:	2b03      	cmp	r3, #3
 80048da:	d102      	bne.n	80048e2 <_ZN6stm1038_LCD16026moveXYEPNS0_7LCD1602Ehh+0x78>
			adr = x+0x40;  //adr = x+0x40;
 80048dc:	79fb      	ldrb	r3, [r7, #7]
 80048de:	3340      	adds	r3, #64	; 0x40
 80048e0:	75fb      	strb	r3, [r7, #23]


	//     ,         DDRAM
	command = ((adr&0xf0)|0x80)|0x08; //adr&0xf0   , |0x80     1(DB7=1  )|0x08  8(1000 - Led,E,Rw,Rs)   
 80048e2:	7dfb      	ldrb	r3, [r7, #23]
 80048e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	f063 0377 	orn	r3, r3, #119	; 0x77
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	75bb      	strb	r3, [r7, #22]
	sendData(scr,&command);
 80048f2:	f107 0316 	add.w	r3, r7, #22
 80048f6:	461a      	mov	r2, r3
 80048f8:	68b9      	ldr	r1, [r7, #8]
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f7ff fea0 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

	command = (adr<<4)|0x08;
 8004900:	7dfb      	ldrb	r3, [r7, #23]
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	b25b      	sxtb	r3, r3
 8004906:	f043 0308 	orr.w	r3, r3, #8
 800490a:	b25b      	sxtb	r3, r3
 800490c:	b2db      	uxtb	r3, r3
 800490e:	75bb      	strb	r3, [r7, #22]
	sendData(scr,&command);
 8004910:	f107 0316 	add.w	r3, r7, #22
 8004914:	461a      	mov	r2, r3
 8004916:	68b9      	ldr	r1, [r7, #8]
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f7ff fe91 	bl	8004640 <_ZN6stm1038_LCD16028sendDataEPNS0_7LCD1602EPh>

}
 800491e:	bf00      	nop
 8004920:	3718      	adds	r7, #24
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
	...

08004928 <main>:

void SystemClock_Config(void);
static void MX_ADC1_Init(void);

int main(void)
{
 8004928:	b590      	push	{r4, r7, lr}
 800492a:	b09f      	sub	sp, #124	; 0x7c
 800492c:	af18      	add	r7, sp, #96	; 0x60
	HAL_Init();
 800492e:	f7fd fa41 	bl	8001db4 <HAL_Init>
	SystemClock_Config();
 8004932:	f000 f8bd 	bl	8004ab0 <_Z18SystemClock_Configv>
	 MX_ADC1_Init();
 8004936:	f000 f901 	bl	8004b3c <_ZL12MX_ADC1_Initv>
 800493a:	f04f 0300 	mov.w	r3, #0
 800493e:	4c4e      	ldr	r4, [pc, #312]	; (8004a78 <main+0x150>)
 8004940:	e9c7 3404 	strd	r3, r4, [r7, #16]

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
 8004944:	f04f 0200 	mov.w	r2, #0
 8004948:	4b4c      	ldr	r3, [pc, #304]	; (8004a7c <main+0x154>)
 800494a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800494e:	f7fb fe2b 	bl	80005a8 <__aeabi_dmul>
 8004952:	4603      	mov	r3, r0
 8004954:	460c      	mov	r4, r1
 8004956:	e9c7 3402 	strd	r3, r4, [r7, #8]
	if (__tmp < 1.0)
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	4b48      	ldr	r3, [pc, #288]	; (8004a80 <main+0x158>)
 8004960:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004964:	f7fc f892 	bl	8000a8c <__aeabi_dcmplt>
 8004968:	4603      	mov	r3, r0
 800496a:	2b00      	cmp	r3, #0
 800496c:	d002      	beq.n	8004974 <main+0x4c>
		__ticks = 1;
 800496e:	2301      	movs	r3, #1
 8004970:	80fb      	strh	r3, [r7, #6]
 8004972:	e027      	b.n	80049c4 <main+0x9c>
	else if (__tmp > 65535)
 8004974:	a33e      	add	r3, pc, #248	; (adr r3, 8004a70 <main+0x148>)
 8004976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800497a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800497e:	f7fc f8a3 	bl	8000ac8 <__aeabi_dcmpgt>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d017      	beq.n	80049b8 <main+0x90>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
 8004988:	f04f 0200 	mov.w	r2, #0
 800498c:	4b3a      	ldr	r3, [pc, #232]	; (8004a78 <main+0x150>)
 800498e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004992:	f7fb fe09 	bl	80005a8 <__aeabi_dmul>
 8004996:	4603      	mov	r3, r0
 8004998:	460c      	mov	r4, r1
 800499a:	4618      	mov	r0, r3
 800499c:	4621      	mov	r1, r4
 800499e:	f7fc f8db 	bl	8000b58 <__aeabi_d2uiz>
 80049a2:	4603      	mov	r3, r0
 80049a4:	80fb      	strh	r3, [r7, #6]
		while(__ticks)
 80049a6:	88fb      	ldrh	r3, [r7, #6]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00d      	beq.n	80049c8 <main+0xa0>
 80049ac:	2319      	movs	r3, #25
 80049ae:	80bb      	strh	r3, [r7, #4]
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 80049b0:	88fb      	ldrh	r3, [r7, #6]
 80049b2:	3b01      	subs	r3, #1
 80049b4:	80fb      	strh	r3, [r7, #6]
 80049b6:	e7f6      	b.n	80049a6 <main+0x7e>
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
 80049b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80049bc:	f7fc f8cc 	bl	8000b58 <__aeabi_d2uiz>
 80049c0:	4603      	mov	r3, r0
 80049c2:	80fb      	strh	r3, [r7, #6]
 80049c4:	88fb      	ldrh	r3, [r7, #6]
 80049c6:	807b      	strh	r3, [r7, #2]
	_delay_ms(10);
///////////////////////////////////////////////////////////////////////Port Init
    tools.GPIO_Init();  				   //     GPIO_Init();
 80049c8:	482e      	ldr	r0, [pc, #184]	; (8004a84 <main+0x15c>)
 80049ca:	f7ff f9f9 	bl	8003dc0 <_ZN6stm1035Tools9GPIO_InitEv>
///////////////////////////////////////////////////////////////////////I2C Init
    if(i2c.Init(&pin_I2C.hi2c,pin_I2C)!= HAL_OK){printf("I2C=Error \n");}  // I2C2  //	PIN_I2C port_I2C={.I2C_N1={GPIOB,6},.I2C_N2={GPIOB,7}};
 80049ce:	4c2e      	ldr	r4, [pc, #184]	; (8004a88 <main+0x160>)
 80049d0:	4668      	mov	r0, sp
 80049d2:	f104 0308 	add.w	r3, r4, #8
 80049d6:	2260      	movs	r2, #96	; 0x60
 80049d8:	4619      	mov	r1, r3
 80049da:	f000 fa8b 	bl	8004ef4 <memcpy>
 80049de:	e894 000c 	ldmia.w	r4, {r2, r3}
 80049e2:	492a      	ldr	r1, [pc, #168]	; (8004a8c <main+0x164>)
 80049e4:	482a      	ldr	r0, [pc, #168]	; (8004a90 <main+0x168>)
 80049e6:	f7ff fa07 	bl	8003df8 <_ZN6stm1034_I2C4InitEP17I2C_HandleTypeDef7PIN_I2C>
 80049ea:	4603      	mov	r3, r0
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	bf14      	ite	ne
 80049f0:	2301      	movne	r3, #1
 80049f2:	2300      	moveq	r3, #0
 80049f4:	b2db      	uxtb	r3, r3
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d002      	beq.n	8004a00 <main+0xd8>
 80049fa:	4826      	ldr	r0, [pc, #152]	; (8004a94 <main+0x16c>)
 80049fc:	f000 fb06 	bl	800500c <puts>
///////////////////////////////////////////////////////////////////////ID I2C read id
    uint8_t ID[2]={0};
 8004a00:	2300      	movs	r3, #0
 8004a02:	803b      	strh	r3, [r7, #0]
    i2c.I2C_IDReady(pin_I2C,ID);
 8004a04:	4c20      	ldr	r4, [pc, #128]	; (8004a88 <main+0x160>)
 8004a06:	463b      	mov	r3, r7
 8004a08:	9317      	str	r3, [sp, #92]	; 0x5c
 8004a0a:	4668      	mov	r0, sp
 8004a0c:	f104 030c 	add.w	r3, r4, #12
 8004a10:	225c      	movs	r2, #92	; 0x5c
 8004a12:	4619      	mov	r1, r3
 8004a14:	f000 fa6e 	bl	8004ef4 <memcpy>
 8004a18:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8004a1c:	481c      	ldr	r0, [pc, #112]	; (8004a90 <main+0x168>)
 8004a1e:	f7ff fc17 	bl	8004250 <_ZN6stm1034_I2C11I2C_IDReadyE7PIN_I2CPh>
//////////////////////////////////////////////////////////LCD
    lsd.lcd_ON(&pin_I2C.hi2c,str0,1,ID[1]);         // ID[1]=0x4e   //ID[0]  LCD_TYPE lcd_type={20,4};
 8004a22:	787b      	ldrb	r3, [r7, #1]
 8004a24:	9300      	str	r3, [sp, #0]
 8004a26:	2301      	movs	r3, #1
 8004a28:	4a1b      	ldr	r2, [pc, #108]	; (8004a98 <main+0x170>)
 8004a2a:	4918      	ldr	r1, [pc, #96]	; (8004a8c <main+0x164>)
 8004a2c:	481b      	ldr	r0, [pc, #108]	; (8004a9c <main+0x174>)
 8004a2e:	f7ff fdb9 	bl	80045a4 <_ZN6stm1038_LCD16026lcd_ONEP17I2C_HandleTypeDefPchh>


  while (1)
  {

	  HAL_ADC_Start(&hadc1);
 8004a32:	481b      	ldr	r0, [pc, #108]	; (8004aa0 <main+0x178>)
 8004a34:	f7fd fb36 	bl	80020a4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1,100);
 8004a38:	2164      	movs	r1, #100	; 0x64
 8004a3a:	4819      	ldr	r0, [pc, #100]	; (8004aa0 <main+0x178>)
 8004a3c:	f7fd fbe0 	bl	8002200 <HAL_ADC_PollForConversion>
	  dT=(uint32_t)HAL_ADC_GetValue(&hadc1);
 8004a40:	4817      	ldr	r0, [pc, #92]	; (8004aa0 <main+0x178>)
 8004a42:	f7fd fcd7 	bl	80023f4 <HAL_ADC_GetValue>
 8004a46:	4603      	mov	r3, r0
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	4b16      	ldr	r3, [pc, #88]	; (8004aa4 <main+0x17c>)
 8004a4c:	801a      	strh	r2, [r3, #0]
	  printf("ADC:=%u \n",dT);
 8004a4e:	4b15      	ldr	r3, [pc, #84]	; (8004aa4 <main+0x17c>)
 8004a50:	881b      	ldrh	r3, [r3, #0]
 8004a52:	4619      	mov	r1, r3
 8004a54:	4814      	ldr	r0, [pc, #80]	; (8004aa8 <main+0x180>)
 8004a56:	f000 fa61 	bl	8004f1c <printf>

	 // uart2.UART_Write(received_writt);

 //     uart2.UART_protocol_controller(d_prot,0);
	  tools.fail_signal(GPIOC,6);
 8004a5a:	2206      	movs	r2, #6
 8004a5c:	4913      	ldr	r1, [pc, #76]	; (8004aac <main+0x184>)
 8004a5e:	4809      	ldr	r0, [pc, #36]	; (8004a84 <main+0x15c>)
 8004a60:	f7ff f938 	bl	8003cd4 <_ZN6stm1035Tools11fail_signalEP12GPIO_TypeDeft>
	  tools.fail_signal(GPIOC,7);
 8004a64:	2207      	movs	r2, #7
 8004a66:	4911      	ldr	r1, [pc, #68]	; (8004aac <main+0x184>)
 8004a68:	4806      	ldr	r0, [pc, #24]	; (8004a84 <main+0x15c>)
 8004a6a:	f7ff f933 	bl	8003cd4 <_ZN6stm1035Tools11fail_signalEP12GPIO_TypeDeft>
	  HAL_ADC_Start(&hadc1);
 8004a6e:	e7e0      	b.n	8004a32 <main+0x10a>
 8004a70:	00000000 	.word	0x00000000
 8004a74:	40efffe0 	.word	0x40efffe0
 8004a78:	40240000 	.word	0x40240000
 8004a7c:	406f4000 	.word	0x406f4000
 8004a80:	3ff00000 	.word	0x3ff00000
 8004a84:	200007a8 	.word	0x200007a8
 8004a88:	20000018 	.word	0x20000018
 8004a8c:	2000002c 	.word	0x2000002c
 8004a90:	200007b0 	.word	0x200007b0
 8004a94:	08008b9c 	.word	0x08008b9c
 8004a98:	2000000c 	.word	0x2000000c
 8004a9c:	200007b8 	.word	0x200007b8
 8004aa0:	20000778 	.word	0x20000778
 8004aa4:	20000734 	.word	0x20000734
 8004aa8:	08008ba8 	.word	0x08008ba8
 8004aac:	40011000 	.word	0x40011000

08004ab0 <_Z18SystemClock_Configv>:

}


void SystemClock_Config(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b090      	sub	sp, #64	; 0x40
 8004ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004ab6:	f107 0318 	add.w	r3, r7, #24
 8004aba:	2228      	movs	r2, #40	; 0x28
 8004abc:	2100      	movs	r1, #0
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f000 fa23 	bl	8004f0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004ac4:	1d3b      	adds	r3, r7, #4
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
 8004aca:	605a      	str	r2, [r3, #4]
 8004acc:	609a      	str	r2, [r3, #8]
 8004ace:	60da      	str	r2, [r3, #12]
 8004ad0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004ada:	2310      	movs	r3, #16
 8004adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ae2:	f107 0318 	add.w	r3, r7, #24
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fe f860 	bl	8002bac <HAL_RCC_OscConfig>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	bf14      	ite	ne
 8004af2:	2301      	movne	r3, #1
 8004af4:	2300      	moveq	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <_Z18SystemClock_Configv+0x50>
  {
    Error_Handler();
 8004afc:	f000 f866 	bl	8004bcc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b00:	230f      	movs	r3, #15
 8004b02:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004b10:	2300      	movs	r3, #0
 8004b12:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004b14:	1d3b      	adds	r3, r7, #4
 8004b16:	2100      	movs	r1, #0
 8004b18:	4618      	mov	r0, r3
 8004b1a:	f7fe fac7 	bl	80030ac <HAL_RCC_ClockConfig>
 8004b1e:	4603      	mov	r3, r0
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	bf14      	ite	ne
 8004b24:	2301      	movne	r3, #1
 8004b26:	2300      	moveq	r3, #0
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <_Z18SystemClock_Configv+0x82>
  {
    Error_Handler();
 8004b2e:	f000 f84d 	bl	8004bcc <Error_Handler>
  }
}
 8004b32:	bf00      	nop
 8004b34:	3740      	adds	r7, #64	; 0x40
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
	...

08004b3c <_ZL12MX_ADC1_Initv>:



static void MX_ADC1_Init(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b084      	sub	sp, #16
 8004b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004b42:	1d3b      	adds	r3, r7, #4
 8004b44:	2200      	movs	r2, #0
 8004b46:	601a      	str	r2, [r3, #0]
 8004b48:	605a      	str	r2, [r3, #4]
 8004b4a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8004b4c:	4b1d      	ldr	r3, [pc, #116]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b4e:	4a1e      	ldr	r2, [pc, #120]	; (8004bc8 <_ZL12MX_ADC1_Initv+0x8c>)
 8004b50:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8004b52:	4b1c      	ldr	r3, [pc, #112]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b54:	2200      	movs	r2, #0
 8004b56:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004b58:	4b1a      	ldr	r3, [pc, #104]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004b5e:	4b19      	ldr	r3, [pc, #100]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b64:	4b17      	ldr	r3, [pc, #92]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b66:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8004b6a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b6c:	4b15      	ldr	r3, [pc, #84]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8004b72:	4b14      	ldr	r3, [pc, #80]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b74:	2201      	movs	r2, #1
 8004b76:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004b78:	4812      	ldr	r0, [pc, #72]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004b7a:	f7fd f99f 	bl	8001ebc <HAL_ADC_Init>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	bf14      	ite	ne
 8004b84:	2301      	movne	r3, #1
 8004b86:	2300      	moveq	r3, #0
 8004b88:	b2db      	uxtb	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d001      	beq.n	8004b92 <_ZL12MX_ADC1_Initv+0x56>
  {
    Error_Handler();
 8004b8e:	f000 f81d 	bl	8004bcc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004b96:	2301      	movs	r3, #1
 8004b98:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004b9e:	1d3b      	adds	r3, r7, #4
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	4808      	ldr	r0, [pc, #32]	; (8004bc4 <_ZL12MX_ADC1_Initv+0x88>)
 8004ba4:	f7fd fc32 	bl	800240c <HAL_ADC_ConfigChannel>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	bf14      	ite	ne
 8004bae:	2301      	movne	r3, #1
 8004bb0:	2300      	moveq	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d001      	beq.n	8004bbc <_ZL12MX_ADC1_Initv+0x80>
  {
    Error_Handler();
 8004bb8:	f000 f808 	bl	8004bcc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004bbc:	bf00      	nop
 8004bbe:	3710      	adds	r7, #16
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	20000778 	.word	0x20000778
 8004bc8:	40012400 	.word	0x40012400

08004bcc <Error_Handler>:



void Error_Handler(void)
{}
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	bf00      	nop
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr

08004bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004bde:	4a15      	ldr	r2, [pc, #84]	; (8004c34 <HAL_MspInit+0x5c>)
 8004be0:	4b14      	ldr	r3, [pc, #80]	; (8004c34 <HAL_MspInit+0x5c>)
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	f043 0301 	orr.w	r3, r3, #1
 8004be8:	6193      	str	r3, [r2, #24]
 8004bea:	4b12      	ldr	r3, [pc, #72]	; (8004c34 <HAL_MspInit+0x5c>)
 8004bec:	699b      	ldr	r3, [r3, #24]
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	60bb      	str	r3, [r7, #8]
 8004bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004bf6:	4a0f      	ldr	r2, [pc, #60]	; (8004c34 <HAL_MspInit+0x5c>)
 8004bf8:	4b0e      	ldr	r3, [pc, #56]	; (8004c34 <HAL_MspInit+0x5c>)
 8004bfa:	69db      	ldr	r3, [r3, #28]
 8004bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c00:	61d3      	str	r3, [r2, #28]
 8004c02:	4b0c      	ldr	r3, [pc, #48]	; (8004c34 <HAL_MspInit+0x5c>)
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c0a:	607b      	str	r3, [r7, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8004c0e:	4b0a      	ldr	r3, [pc, #40]	; (8004c38 <HAL_MspInit+0x60>)
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	60fb      	str	r3, [r7, #12]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8004c1a:	60fb      	str	r3, [r7, #12]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c22:	60fb      	str	r3, [r7, #12]
 8004c24:	4a04      	ldr	r2, [pc, #16]	; (8004c38 <HAL_MspInit+0x60>)
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004c2a:	bf00      	nop
 8004c2c:	3714      	adds	r7, #20
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bc80      	pop	{r7}
 8004c32:	4770      	bx	lr
 8004c34:	40021000 	.word	0x40021000
 8004c38:	40010000 	.word	0x40010000

08004c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004c40:	bf00      	nop
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr

08004c48 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004c4c:	e7fe      	b.n	8004c4c <HardFault_Handler+0x4>

08004c4e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004c52:	e7fe      	b.n	8004c52 <MemManage_Handler+0x4>

08004c54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004c54:	b480      	push	{r7}
 8004c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004c58:	e7fe      	b.n	8004c58 <BusFault_Handler+0x4>

08004c5a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004c5e:	e7fe      	b.n	8004c5e <UsageFault_Handler+0x4>

08004c60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004c60:	b480      	push	{r7}
 8004c62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004c64:	bf00      	nop
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bc80      	pop	{r7}
 8004c6a:	4770      	bx	lr

08004c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004c70:	bf00      	nop
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bc80      	pop	{r7}
 8004c76:	4770      	bx	lr

08004c78 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004c7c:	bf00      	nop
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bc80      	pop	{r7}
 8004c82:	4770      	bx	lr

08004c84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004c88:	f7fd f8da 	bl	8001e40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004c8c:	bf00      	nop
 8004c8e:	bd80      	pop	{r7, pc}

08004c90 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004c98:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004c9c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8004ca0:	f003 0301 	and.w	r3, r3, #1
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d013      	beq.n	8004cd0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004ca8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004cac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8004cb0:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d00b      	beq.n	8004cd0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004cb8:	e000      	b.n	8004cbc <ITM_SendChar+0x2c>
    {
      __NOP();
 8004cba:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004cbc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d0f9      	beq.n	8004cba <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8004cc6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004cca:	687a      	ldr	r2, [r7, #4]
 8004ccc:	b2d2      	uxtb	r2, r2
 8004cce:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004cd0:	687b      	ldr	r3, [r7, #4]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr

08004cdc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	af00      	add	r7, sp, #0
	return 1;
 8004ce0:	2301      	movs	r3, #1
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr

08004cea <_kill>:

int _kill(int pid, int sig)
{
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b082      	sub	sp, #8
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
 8004cf2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004cf4:	f000 f8d4 	bl	8004ea0 <__errno>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	2316      	movs	r3, #22
 8004cfc:	6013      	str	r3, [r2, #0]
	return -1;
 8004cfe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3708      	adds	r7, #8
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}

08004d0a <_exit>:

void _exit (int status)
{
 8004d0a:	b580      	push	{r7, lr}
 8004d0c:	b082      	sub	sp, #8
 8004d0e:	af00      	add	r7, sp, #0
 8004d10:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004d12:	f04f 31ff 	mov.w	r1, #4294967295
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f7ff ffe7 	bl	8004cea <_kill>
	while (1) {}		/* Make sure we hang here */
 8004d1c:	e7fe      	b.n	8004d1c <_exit+0x12>

08004d1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d1e:	b590      	push	{r4, r7, lr}
 8004d20:	b087      	sub	sp, #28
 8004d22:	af00      	add	r7, sp, #0
 8004d24:	60f8      	str	r0, [r7, #12]
 8004d26:	60b9      	str	r1, [r7, #8]
 8004d28:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	617b      	str	r3, [r7, #20]
 8004d2e:	e00a      	b.n	8004d46 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004d30:	68bc      	ldr	r4, [r7, #8]
 8004d32:	1c63      	adds	r3, r4, #1
 8004d34:	60bb      	str	r3, [r7, #8]
 8004d36:	f3af 8000 	nop.w
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	3301      	adds	r3, #1
 8004d44:	617b      	str	r3, [r7, #20]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	dbf0      	blt.n	8004d30 <_read+0x12>
	}

return len;
 8004d4e:	687b      	ldr	r3, [r7, #4]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	371c      	adds	r7, #28
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd90      	pop	{r4, r7, pc}

08004d58 <_write>:

int _write(int file,char *ptr,int len)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
     /* Implement your write here,this is use by puts and printf for example */
      int i;
      for(i=0;i<len;i++)
 8004d64:	2300      	movs	r3, #0
 8004d66:	617b      	str	r3, [r7, #20]
 8004d68:	e009      	b.n	8004d7e <_write+0x26>
          ITM_SendChar(*ptr++);
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	1c5a      	adds	r2, r3, #1
 8004d6e:	60ba      	str	r2, [r7, #8]
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	4618      	mov	r0, r3
 8004d74:	f7ff ff8c 	bl	8004c90 <ITM_SendChar>
      for(i=0;i<len;i++)
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	429a      	cmp	r2, r3
 8004d84:	dbf1      	blt.n	8004d6a <_write+0x12>
      return len;
 8004d86:	687b      	ldr	r3, [r7, #4]
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3718      	adds	r7, #24
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <_sbrk>:
//	}
//	return len;
//}

caddr_t _sbrk(int incr)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004d98:	4b11      	ldr	r3, [pc, #68]	; (8004de0 <_sbrk+0x50>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d102      	bne.n	8004da6 <_sbrk+0x16>
		heap_end = &end;
 8004da0:	4b0f      	ldr	r3, [pc, #60]	; (8004de0 <_sbrk+0x50>)
 8004da2:	4a10      	ldr	r2, [pc, #64]	; (8004de4 <_sbrk+0x54>)
 8004da4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004da6:	4b0e      	ldr	r3, [pc, #56]	; (8004de0 <_sbrk+0x50>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004dac:	4b0c      	ldr	r3, [pc, #48]	; (8004de0 <_sbrk+0x50>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	4413      	add	r3, r2
 8004db4:	466a      	mov	r2, sp
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d907      	bls.n	8004dca <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004dba:	f000 f871 	bl	8004ea0 <__errno>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	230c      	movs	r3, #12
 8004dc2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004dc8:	e006      	b.n	8004dd8 <_sbrk+0x48>
	}

	heap_end += incr;
 8004dca:	4b05      	ldr	r3, [pc, #20]	; (8004de0 <_sbrk+0x50>)
 8004dcc:	681a      	ldr	r2, [r3, #0]
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	4a03      	ldr	r2, [pc, #12]	; (8004de0 <_sbrk+0x50>)
 8004dd4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	20000810 	.word	0x20000810
 8004de4:	2000085c 	.word	0x2000085c

08004de8 <_close>:

int _close(int file)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
	return -1;
 8004df0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bc80      	pop	{r7}
 8004dfc:	4770      	bx	lr

08004dfe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004dfe:	b480      	push	{r7}
 8004e00:	b083      	sub	sp, #12
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	6078      	str	r0, [r7, #4]
 8004e06:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004e0e:	605a      	str	r2, [r3, #4]
	return 0;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bc80      	pop	{r7}
 8004e1a:	4770      	bx	lr

08004e1c <_isatty>:

int _isatty(int file)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
	return 1;
 8004e24:	2301      	movs	r3, #1
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	607a      	str	r2, [r7, #4]
	return 0;
 8004e3c:	2300      	movs	r3, #0
}
 8004e3e:	4618      	mov	r0, r3
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr

08004e48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004e4c:	bf00      	nop
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bc80      	pop	{r7}
 8004e52:	4770      	bx	lr

08004e54 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004e54:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004e56:	e003      	b.n	8004e60 <LoopCopyDataInit>

08004e58 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004e58:	4b0b      	ldr	r3, [pc, #44]	; (8004e88 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004e5a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004e5c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004e5e:	3104      	adds	r1, #4

08004e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004e60:	480a      	ldr	r0, [pc, #40]	; (8004e8c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8004e62:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8004e64:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004e66:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004e68:	d3f6      	bcc.n	8004e58 <CopyDataInit>
  ldr r2, =_sbss
 8004e6a:	4a0a      	ldr	r2, [pc, #40]	; (8004e94 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004e6c:	e002      	b.n	8004e74 <LoopFillZerobss>

08004e6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004e6e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004e70:	f842 3b04 	str.w	r3, [r2], #4

08004e74 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004e74:	4b08      	ldr	r3, [pc, #32]	; (8004e98 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8004e76:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004e78:	d3f9      	bcc.n	8004e6e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004e7a:	f7ff ffe5 	bl	8004e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e7e:	f000 f815 	bl	8004eac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004e82:	f7ff fd51 	bl	8004928 <main>
  bx lr
 8004e86:	4770      	bx	lr
  ldr r3, =_sidata
 8004e88:	080090b8 	.word	0x080090b8
  ldr r0, =_sdata
 8004e8c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004e90:	200006fc 	.word	0x200006fc
  ldr r2, =_sbss
 8004e94:	200006fc 	.word	0x200006fc
  ldr r3, = _ebss
 8004e98:	2000085c 	.word	0x2000085c

08004e9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004e9c:	e7fe      	b.n	8004e9c <ADC1_2_IRQHandler>
	...

08004ea0 <__errno>:
 8004ea0:	4b01      	ldr	r3, [pc, #4]	; (8004ea8 <__errno+0x8>)
 8004ea2:	6818      	ldr	r0, [r3, #0]
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	2000008c 	.word	0x2000008c

08004eac <__libc_init_array>:
 8004eac:	b570      	push	{r4, r5, r6, lr}
 8004eae:	2500      	movs	r5, #0
 8004eb0:	4e0c      	ldr	r6, [pc, #48]	; (8004ee4 <__libc_init_array+0x38>)
 8004eb2:	4c0d      	ldr	r4, [pc, #52]	; (8004ee8 <__libc_init_array+0x3c>)
 8004eb4:	1ba4      	subs	r4, r4, r6
 8004eb6:	10a4      	asrs	r4, r4, #2
 8004eb8:	42a5      	cmp	r5, r4
 8004eba:	d109      	bne.n	8004ed0 <__libc_init_array+0x24>
 8004ebc:	f003 fe26 	bl	8008b0c <_init>
 8004ec0:	2500      	movs	r5, #0
 8004ec2:	4e0a      	ldr	r6, [pc, #40]	; (8004eec <__libc_init_array+0x40>)
 8004ec4:	4c0a      	ldr	r4, [pc, #40]	; (8004ef0 <__libc_init_array+0x44>)
 8004ec6:	1ba4      	subs	r4, r4, r6
 8004ec8:	10a4      	asrs	r4, r4, #2
 8004eca:	42a5      	cmp	r5, r4
 8004ecc:	d105      	bne.n	8004eda <__libc_init_array+0x2e>
 8004ece:	bd70      	pop	{r4, r5, r6, pc}
 8004ed0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ed4:	4798      	blx	r3
 8004ed6:	3501      	adds	r5, #1
 8004ed8:	e7ee      	b.n	8004eb8 <__libc_init_array+0xc>
 8004eda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004ede:	4798      	blx	r3
 8004ee0:	3501      	adds	r5, #1
 8004ee2:	e7f2      	b.n	8004eca <__libc_init_array+0x1e>
 8004ee4:	080090ac 	.word	0x080090ac
 8004ee8:	080090ac 	.word	0x080090ac
 8004eec:	080090ac 	.word	0x080090ac
 8004ef0:	080090b4 	.word	0x080090b4

08004ef4 <memcpy>:
 8004ef4:	b510      	push	{r4, lr}
 8004ef6:	1e43      	subs	r3, r0, #1
 8004ef8:	440a      	add	r2, r1
 8004efa:	4291      	cmp	r1, r2
 8004efc:	d100      	bne.n	8004f00 <memcpy+0xc>
 8004efe:	bd10      	pop	{r4, pc}
 8004f00:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f04:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f08:	e7f7      	b.n	8004efa <memcpy+0x6>

08004f0a <memset>:
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	4402      	add	r2, r0
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d100      	bne.n	8004f14 <memset+0xa>
 8004f12:	4770      	bx	lr
 8004f14:	f803 1b01 	strb.w	r1, [r3], #1
 8004f18:	e7f9      	b.n	8004f0e <memset+0x4>
	...

08004f1c <printf>:
 8004f1c:	b40f      	push	{r0, r1, r2, r3}
 8004f1e:	4b0a      	ldr	r3, [pc, #40]	; (8004f48 <printf+0x2c>)
 8004f20:	b513      	push	{r0, r1, r4, lr}
 8004f22:	681c      	ldr	r4, [r3, #0]
 8004f24:	b124      	cbz	r4, 8004f30 <printf+0x14>
 8004f26:	69a3      	ldr	r3, [r4, #24]
 8004f28:	b913      	cbnz	r3, 8004f30 <printf+0x14>
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	f002 f8e2 	bl	80070f4 <__sinit>
 8004f30:	ab05      	add	r3, sp, #20
 8004f32:	9a04      	ldr	r2, [sp, #16]
 8004f34:	68a1      	ldr	r1, [r4, #8]
 8004f36:	4620      	mov	r0, r4
 8004f38:	9301      	str	r3, [sp, #4]
 8004f3a:	f000 f86f 	bl	800501c <_vfprintf_r>
 8004f3e:	b002      	add	sp, #8
 8004f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f44:	b004      	add	sp, #16
 8004f46:	4770      	bx	lr
 8004f48:	2000008c 	.word	0x2000008c

08004f4c <_puts_r>:
 8004f4c:	b530      	push	{r4, r5, lr}
 8004f4e:	4605      	mov	r5, r0
 8004f50:	b089      	sub	sp, #36	; 0x24
 8004f52:	4608      	mov	r0, r1
 8004f54:	460c      	mov	r4, r1
 8004f56:	f7fb f967 	bl	8000228 <strlen>
 8004f5a:	4b28      	ldr	r3, [pc, #160]	; (8004ffc <_puts_r+0xb0>)
 8004f5c:	9005      	str	r0, [sp, #20]
 8004f5e:	9306      	str	r3, [sp, #24]
 8004f60:	2301      	movs	r3, #1
 8004f62:	4418      	add	r0, r3
 8004f64:	9307      	str	r3, [sp, #28]
 8004f66:	ab04      	add	r3, sp, #16
 8004f68:	9301      	str	r3, [sp, #4]
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	9404      	str	r4, [sp, #16]
 8004f6e:	9003      	str	r0, [sp, #12]
 8004f70:	9302      	str	r3, [sp, #8]
 8004f72:	b125      	cbz	r5, 8004f7e <_puts_r+0x32>
 8004f74:	69ab      	ldr	r3, [r5, #24]
 8004f76:	b913      	cbnz	r3, 8004f7e <_puts_r+0x32>
 8004f78:	4628      	mov	r0, r5
 8004f7a:	f002 f8bb 	bl	80070f4 <__sinit>
 8004f7e:	69ab      	ldr	r3, [r5, #24]
 8004f80:	68ac      	ldr	r4, [r5, #8]
 8004f82:	b913      	cbnz	r3, 8004f8a <_puts_r+0x3e>
 8004f84:	4628      	mov	r0, r5
 8004f86:	f002 f8b5 	bl	80070f4 <__sinit>
 8004f8a:	4b1d      	ldr	r3, [pc, #116]	; (8005000 <_puts_r+0xb4>)
 8004f8c:	429c      	cmp	r4, r3
 8004f8e:	d12a      	bne.n	8004fe6 <_puts_r+0x9a>
 8004f90:	686c      	ldr	r4, [r5, #4]
 8004f92:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004f94:	07db      	lsls	r3, r3, #31
 8004f96:	d405      	bmi.n	8004fa4 <_puts_r+0x58>
 8004f98:	89a3      	ldrh	r3, [r4, #12]
 8004f9a:	0598      	lsls	r0, r3, #22
 8004f9c:	d402      	bmi.n	8004fa4 <_puts_r+0x58>
 8004f9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fa0:	f002 fbb8 	bl	8007714 <__retarget_lock_acquire_recursive>
 8004fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fa8:	0499      	lsls	r1, r3, #18
 8004faa:	d406      	bmi.n	8004fba <_puts_r+0x6e>
 8004fac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004fb0:	81a3      	strh	r3, [r4, #12]
 8004fb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fb4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004fb8:	6663      	str	r3, [r4, #100]	; 0x64
 8004fba:	4628      	mov	r0, r5
 8004fbc:	aa01      	add	r2, sp, #4
 8004fbe:	4621      	mov	r1, r4
 8004fc0:	f002 fa2c 	bl	800741c <__sfvwrite_r>
 8004fc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004fc6:	2800      	cmp	r0, #0
 8004fc8:	bf14      	ite	ne
 8004fca:	f04f 35ff 	movne.w	r5, #4294967295
 8004fce:	250a      	moveq	r5, #10
 8004fd0:	07da      	lsls	r2, r3, #31
 8004fd2:	d405      	bmi.n	8004fe0 <_puts_r+0x94>
 8004fd4:	89a3      	ldrh	r3, [r4, #12]
 8004fd6:	059b      	lsls	r3, r3, #22
 8004fd8:	d402      	bmi.n	8004fe0 <_puts_r+0x94>
 8004fda:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004fdc:	f002 fb9b 	bl	8007716 <__retarget_lock_release_recursive>
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	b009      	add	sp, #36	; 0x24
 8004fe4:	bd30      	pop	{r4, r5, pc}
 8004fe6:	4b07      	ldr	r3, [pc, #28]	; (8005004 <_puts_r+0xb8>)
 8004fe8:	429c      	cmp	r4, r3
 8004fea:	d101      	bne.n	8004ff0 <_puts_r+0xa4>
 8004fec:	68ac      	ldr	r4, [r5, #8]
 8004fee:	e7d0      	b.n	8004f92 <_puts_r+0x46>
 8004ff0:	4b05      	ldr	r3, [pc, #20]	; (8005008 <_puts_r+0xbc>)
 8004ff2:	429c      	cmp	r4, r3
 8004ff4:	bf08      	it	eq
 8004ff6:	68ec      	ldreq	r4, [r5, #12]
 8004ff8:	e7cb      	b.n	8004f92 <_puts_r+0x46>
 8004ffa:	bf00      	nop
 8004ffc:	08008bd0 	.word	0x08008bd0
 8005000:	08008c54 	.word	0x08008c54
 8005004:	08008c74 	.word	0x08008c74
 8005008:	08008c34 	.word	0x08008c34

0800500c <puts>:
 800500c:	4b02      	ldr	r3, [pc, #8]	; (8005018 <puts+0xc>)
 800500e:	4601      	mov	r1, r0
 8005010:	6818      	ldr	r0, [r3, #0]
 8005012:	f7ff bf9b 	b.w	8004f4c <_puts_r>
 8005016:	bf00      	nop
 8005018:	2000008c 	.word	0x2000008c

0800501c <_vfprintf_r>:
 800501c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005020:	b0bf      	sub	sp, #252	; 0xfc
 8005022:	460d      	mov	r5, r1
 8005024:	4616      	mov	r6, r2
 8005026:	461c      	mov	r4, r3
 8005028:	461f      	mov	r7, r3
 800502a:	4681      	mov	r9, r0
 800502c:	f002 fb62 	bl	80076f4 <_localeconv_r>
 8005030:	6803      	ldr	r3, [r0, #0]
 8005032:	4618      	mov	r0, r3
 8005034:	9311      	str	r3, [sp, #68]	; 0x44
 8005036:	f7fb f8f7 	bl	8000228 <strlen>
 800503a:	900b      	str	r0, [sp, #44]	; 0x2c
 800503c:	f1b9 0f00 	cmp.w	r9, #0
 8005040:	d005      	beq.n	800504e <_vfprintf_r+0x32>
 8005042:	f8d9 3018 	ldr.w	r3, [r9, #24]
 8005046:	b913      	cbnz	r3, 800504e <_vfprintf_r+0x32>
 8005048:	4648      	mov	r0, r9
 800504a:	f002 f853 	bl	80070f4 <__sinit>
 800504e:	4b8f      	ldr	r3, [pc, #572]	; (800528c <_vfprintf_r+0x270>)
 8005050:	429d      	cmp	r5, r3
 8005052:	d12c      	bne.n	80050ae <_vfprintf_r+0x92>
 8005054:	f8d9 5004 	ldr.w	r5, [r9, #4]
 8005058:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800505a:	07d8      	lsls	r0, r3, #31
 800505c:	d405      	bmi.n	800506a <_vfprintf_r+0x4e>
 800505e:	89ab      	ldrh	r3, [r5, #12]
 8005060:	0599      	lsls	r1, r3, #22
 8005062:	d402      	bmi.n	800506a <_vfprintf_r+0x4e>
 8005064:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005066:	f002 fb55 	bl	8007714 <__retarget_lock_acquire_recursive>
 800506a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 800506e:	049a      	lsls	r2, r3, #18
 8005070:	d406      	bmi.n	8005080 <_vfprintf_r+0x64>
 8005072:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005076:	81ab      	strh	r3, [r5, #12]
 8005078:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800507a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800507e:	666b      	str	r3, [r5, #100]	; 0x64
 8005080:	89ab      	ldrh	r3, [r5, #12]
 8005082:	071b      	lsls	r3, r3, #28
 8005084:	d501      	bpl.n	800508a <_vfprintf_r+0x6e>
 8005086:	692b      	ldr	r3, [r5, #16]
 8005088:	b9eb      	cbnz	r3, 80050c6 <_vfprintf_r+0xaa>
 800508a:	4629      	mov	r1, r5
 800508c:	4648      	mov	r0, r9
 800508e:	f001 f83b 	bl	8006108 <__swsetup_r>
 8005092:	b1c0      	cbz	r0, 80050c6 <_vfprintf_r+0xaa>
 8005094:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005096:	07d8      	lsls	r0, r3, #31
 8005098:	d405      	bmi.n	80050a6 <_vfprintf_r+0x8a>
 800509a:	89ab      	ldrh	r3, [r5, #12]
 800509c:	0599      	lsls	r1, r3, #22
 800509e:	d402      	bmi.n	80050a6 <_vfprintf_r+0x8a>
 80050a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050a2:	f002 fb38 	bl	8007716 <__retarget_lock_release_recursive>
 80050a6:	f04f 33ff 	mov.w	r3, #4294967295
 80050aa:	930c      	str	r3, [sp, #48]	; 0x30
 80050ac:	e023      	b.n	80050f6 <_vfprintf_r+0xda>
 80050ae:	4b78      	ldr	r3, [pc, #480]	; (8005290 <_vfprintf_r+0x274>)
 80050b0:	429d      	cmp	r5, r3
 80050b2:	d102      	bne.n	80050ba <_vfprintf_r+0x9e>
 80050b4:	f8d9 5008 	ldr.w	r5, [r9, #8]
 80050b8:	e7ce      	b.n	8005058 <_vfprintf_r+0x3c>
 80050ba:	4b76      	ldr	r3, [pc, #472]	; (8005294 <_vfprintf_r+0x278>)
 80050bc:	429d      	cmp	r5, r3
 80050be:	bf08      	it	eq
 80050c0:	f8d9 500c 	ldreq.w	r5, [r9, #12]
 80050c4:	e7c8      	b.n	8005058 <_vfprintf_r+0x3c>
 80050c6:	89ab      	ldrh	r3, [r5, #12]
 80050c8:	f003 021a 	and.w	r2, r3, #26
 80050cc:	2a0a      	cmp	r2, #10
 80050ce:	d116      	bne.n	80050fe <_vfprintf_r+0xe2>
 80050d0:	f9b5 200e 	ldrsh.w	r2, [r5, #14]
 80050d4:	2a00      	cmp	r2, #0
 80050d6:	db12      	blt.n	80050fe <_vfprintf_r+0xe2>
 80050d8:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80050da:	07d2      	lsls	r2, r2, #31
 80050dc:	d404      	bmi.n	80050e8 <_vfprintf_r+0xcc>
 80050de:	059f      	lsls	r7, r3, #22
 80050e0:	d402      	bmi.n	80050e8 <_vfprintf_r+0xcc>
 80050e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80050e4:	f002 fb17 	bl	8007716 <__retarget_lock_release_recursive>
 80050e8:	4623      	mov	r3, r4
 80050ea:	4632      	mov	r2, r6
 80050ec:	4629      	mov	r1, r5
 80050ee:	4648      	mov	r0, r9
 80050f0:	f000 ffca 	bl	8006088 <__sbprintf>
 80050f4:	900c      	str	r0, [sp, #48]	; 0x30
 80050f6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80050f8:	b03f      	add	sp, #252	; 0xfc
 80050fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050fe:	2300      	movs	r3, #0
 8005100:	ac2e      	add	r4, sp, #184	; 0xb8
 8005102:	9421      	str	r4, [sp, #132]	; 0x84
 8005104:	9323      	str	r3, [sp, #140]	; 0x8c
 8005106:	9322      	str	r3, [sp, #136]	; 0x88
 8005108:	9609      	str	r6, [sp, #36]	; 0x24
 800510a:	9307      	str	r3, [sp, #28]
 800510c:	930e      	str	r3, [sp, #56]	; 0x38
 800510e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005110:	9315      	str	r3, [sp, #84]	; 0x54
 8005112:	9314      	str	r3, [sp, #80]	; 0x50
 8005114:	930c      	str	r3, [sp, #48]	; 0x30
 8005116:	9312      	str	r3, [sp, #72]	; 0x48
 8005118:	9313      	str	r3, [sp, #76]	; 0x4c
 800511a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800511c:	4633      	mov	r3, r6
 800511e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005122:	b112      	cbz	r2, 800512a <_vfprintf_r+0x10e>
 8005124:	2a25      	cmp	r2, #37	; 0x25
 8005126:	f040 8084 	bne.w	8005232 <_vfprintf_r+0x216>
 800512a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800512c:	ebb6 0803 	subs.w	r8, r6, r3
 8005130:	d00d      	beq.n	800514e <_vfprintf_r+0x132>
 8005132:	e884 0108 	stmia.w	r4, {r3, r8}
 8005136:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005138:	4443      	add	r3, r8
 800513a:	9323      	str	r3, [sp, #140]	; 0x8c
 800513c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800513e:	3301      	adds	r3, #1
 8005140:	2b07      	cmp	r3, #7
 8005142:	9322      	str	r3, [sp, #136]	; 0x88
 8005144:	dc77      	bgt.n	8005236 <_vfprintf_r+0x21a>
 8005146:	3408      	adds	r4, #8
 8005148:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800514a:	4443      	add	r3, r8
 800514c:	930c      	str	r3, [sp, #48]	; 0x30
 800514e:	7833      	ldrb	r3, [r6, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	f000 873f 	beq.w	8005fd4 <_vfprintf_r+0xfb8>
 8005156:	2300      	movs	r3, #0
 8005158:	f04f 3bff 	mov.w	fp, #4294967295
 800515c:	461a      	mov	r2, r3
 800515e:	469a      	mov	sl, r3
 8005160:	200a      	movs	r0, #10
 8005162:	3601      	adds	r6, #1
 8005164:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005168:	930d      	str	r3, [sp, #52]	; 0x34
 800516a:	1c71      	adds	r1, r6, #1
 800516c:	9109      	str	r1, [sp, #36]	; 0x24
 800516e:	7831      	ldrb	r1, [r6, #0]
 8005170:	9106      	str	r1, [sp, #24]
 8005172:	9906      	ldr	r1, [sp, #24]
 8005174:	3920      	subs	r1, #32
 8005176:	2958      	cmp	r1, #88	; 0x58
 8005178:	f200 8424 	bhi.w	80059c4 <_vfprintf_r+0x9a8>
 800517c:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005180:	042200ae 	.word	0x042200ae
 8005184:	00b30422 	.word	0x00b30422
 8005188:	04220422 	.word	0x04220422
 800518c:	04220422 	.word	0x04220422
 8005190:	04220422 	.word	0x04220422
 8005194:	006500b6 	.word	0x006500b6
 8005198:	00be0422 	.word	0x00be0422
 800519c:	042200c1 	.word	0x042200c1
 80051a0:	00e100de 	.word	0x00e100de
 80051a4:	00e100e1 	.word	0x00e100e1
 80051a8:	00e100e1 	.word	0x00e100e1
 80051ac:	00e100e1 	.word	0x00e100e1
 80051b0:	00e100e1 	.word	0x00e100e1
 80051b4:	04220422 	.word	0x04220422
 80051b8:	04220422 	.word	0x04220422
 80051bc:	04220422 	.word	0x04220422
 80051c0:	04220422 	.word	0x04220422
 80051c4:	04220422 	.word	0x04220422
 80051c8:	012b0115 	.word	0x012b0115
 80051cc:	012b0422 	.word	0x012b0422
 80051d0:	04220422 	.word	0x04220422
 80051d4:	04220422 	.word	0x04220422
 80051d8:	042200f4 	.word	0x042200f4
 80051dc:	03490422 	.word	0x03490422
 80051e0:	04220422 	.word	0x04220422
 80051e4:	04220422 	.word	0x04220422
 80051e8:	03b00422 	.word	0x03b00422
 80051ec:	04220422 	.word	0x04220422
 80051f0:	0422008c 	.word	0x0422008c
 80051f4:	04220422 	.word	0x04220422
 80051f8:	04220422 	.word	0x04220422
 80051fc:	04220422 	.word	0x04220422
 8005200:	04220422 	.word	0x04220422
 8005204:	01070422 	.word	0x01070422
 8005208:	012b006b 	.word	0x012b006b
 800520c:	012b012b 	.word	0x012b012b
 8005210:	006b00f7 	.word	0x006b00f7
 8005214:	04220422 	.word	0x04220422
 8005218:	042200fa 	.word	0x042200fa
 800521c:	034b0329 	.word	0x034b0329
 8005220:	0101037f 	.word	0x0101037f
 8005224:	03900422 	.word	0x03900422
 8005228:	03b20422 	.word	0x03b20422
 800522c:	04220422 	.word	0x04220422
 8005230:	03cc      	.short	0x03cc
 8005232:	461e      	mov	r6, r3
 8005234:	e772      	b.n	800511c <_vfprintf_r+0x100>
 8005236:	aa21      	add	r2, sp, #132	; 0x84
 8005238:	4629      	mov	r1, r5
 800523a:	4648      	mov	r0, r9
 800523c:	f003 f9c7 	bl	80085ce <__sprint_r>
 8005240:	2800      	cmp	r0, #0
 8005242:	f040 86a3 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005246:	ac2e      	add	r4, sp, #184	; 0xb8
 8005248:	e77e      	b.n	8005148 <_vfprintf_r+0x12c>
 800524a:	2301      	movs	r3, #1
 800524c:	222b      	movs	r2, #43	; 0x2b
 800524e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005250:	e78b      	b.n	800516a <_vfprintf_r+0x14e>
 8005252:	460f      	mov	r7, r1
 8005254:	e7fb      	b.n	800524e <_vfprintf_r+0x232>
 8005256:	b10b      	cbz	r3, 800525c <_vfprintf_r+0x240>
 8005258:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800525c:	f01a 0f20 	tst.w	sl, #32
 8005260:	f000 80a9 	beq.w	80053b6 <_vfprintf_r+0x39a>
 8005264:	3707      	adds	r7, #7
 8005266:	f027 0707 	bic.w	r7, r7, #7
 800526a:	f107 0308 	add.w	r3, r7, #8
 800526e:	9308      	str	r3, [sp, #32]
 8005270:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005274:	2e00      	cmp	r6, #0
 8005276:	f177 0300 	sbcs.w	r3, r7, #0
 800527a:	da05      	bge.n	8005288 <_vfprintf_r+0x26c>
 800527c:	232d      	movs	r3, #45	; 0x2d
 800527e:	4276      	negs	r6, r6
 8005280:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005284:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005288:	2301      	movs	r3, #1
 800528a:	e2d3      	b.n	8005834 <_vfprintf_r+0x818>
 800528c:	08008c54 	.word	0x08008c54
 8005290:	08008c74 	.word	0x08008c74
 8005294:	08008c34 	.word	0x08008c34
 8005298:	b10b      	cbz	r3, 800529e <_vfprintf_r+0x282>
 800529a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800529e:	4ba2      	ldr	r3, [pc, #648]	; (8005528 <_vfprintf_r+0x50c>)
 80052a0:	f01a 0f20 	tst.w	sl, #32
 80052a4:	9315      	str	r3, [sp, #84]	; 0x54
 80052a6:	f000 833c 	beq.w	8005922 <_vfprintf_r+0x906>
 80052aa:	3707      	adds	r7, #7
 80052ac:	f027 0707 	bic.w	r7, r7, #7
 80052b0:	f107 0308 	add.w	r3, r7, #8
 80052b4:	9308      	str	r3, [sp, #32]
 80052b6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80052ba:	f01a 0f01 	tst.w	sl, #1
 80052be:	d00b      	beq.n	80052d8 <_vfprintf_r+0x2bc>
 80052c0:	ea56 0307 	orrs.w	r3, r6, r7
 80052c4:	d008      	beq.n	80052d8 <_vfprintf_r+0x2bc>
 80052c6:	2330      	movs	r3, #48	; 0x30
 80052c8:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 80052cc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80052d0:	f04a 0a02 	orr.w	sl, sl, #2
 80052d4:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 80052d8:	2302      	movs	r3, #2
 80052da:	e2a8      	b.n	800582e <_vfprintf_r+0x812>
 80052dc:	2a00      	cmp	r2, #0
 80052de:	d1b6      	bne.n	800524e <_vfprintf_r+0x232>
 80052e0:	2301      	movs	r3, #1
 80052e2:	2220      	movs	r2, #32
 80052e4:	e7b3      	b.n	800524e <_vfprintf_r+0x232>
 80052e6:	f04a 0a01 	orr.w	sl, sl, #1
 80052ea:	e7b0      	b.n	800524e <_vfprintf_r+0x232>
 80052ec:	683e      	ldr	r6, [r7, #0]
 80052ee:	1d39      	adds	r1, r7, #4
 80052f0:	2e00      	cmp	r6, #0
 80052f2:	960d      	str	r6, [sp, #52]	; 0x34
 80052f4:	daad      	bge.n	8005252 <_vfprintf_r+0x236>
 80052f6:	460f      	mov	r7, r1
 80052f8:	4276      	negs	r6, r6
 80052fa:	960d      	str	r6, [sp, #52]	; 0x34
 80052fc:	f04a 0a04 	orr.w	sl, sl, #4
 8005300:	e7a5      	b.n	800524e <_vfprintf_r+0x232>
 8005302:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005304:	1c4e      	adds	r6, r1, #1
 8005306:	7809      	ldrb	r1, [r1, #0]
 8005308:	292a      	cmp	r1, #42	; 0x2a
 800530a:	9106      	str	r1, [sp, #24]
 800530c:	d010      	beq.n	8005330 <_vfprintf_r+0x314>
 800530e:	f04f 0b00 	mov.w	fp, #0
 8005312:	9609      	str	r6, [sp, #36]	; 0x24
 8005314:	9906      	ldr	r1, [sp, #24]
 8005316:	3930      	subs	r1, #48	; 0x30
 8005318:	2909      	cmp	r1, #9
 800531a:	f63f af2a 	bhi.w	8005172 <_vfprintf_r+0x156>
 800531e:	fb00 1b0b 	mla	fp, r0, fp, r1
 8005322:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005324:	460e      	mov	r6, r1
 8005326:	f816 1b01 	ldrb.w	r1, [r6], #1
 800532a:	9106      	str	r1, [sp, #24]
 800532c:	9609      	str	r6, [sp, #36]	; 0x24
 800532e:	e7f1      	b.n	8005314 <_vfprintf_r+0x2f8>
 8005330:	6839      	ldr	r1, [r7, #0]
 8005332:	9609      	str	r6, [sp, #36]	; 0x24
 8005334:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 8005338:	3704      	adds	r7, #4
 800533a:	e788      	b.n	800524e <_vfprintf_r+0x232>
 800533c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8005340:	e785      	b.n	800524e <_vfprintf_r+0x232>
 8005342:	2100      	movs	r1, #0
 8005344:	910d      	str	r1, [sp, #52]	; 0x34
 8005346:	9906      	ldr	r1, [sp, #24]
 8005348:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800534a:	3930      	subs	r1, #48	; 0x30
 800534c:	fb00 1106 	mla	r1, r0, r6, r1
 8005350:	910d      	str	r1, [sp, #52]	; 0x34
 8005352:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005354:	460e      	mov	r6, r1
 8005356:	f816 1b01 	ldrb.w	r1, [r6], #1
 800535a:	9106      	str	r1, [sp, #24]
 800535c:	9906      	ldr	r1, [sp, #24]
 800535e:	9609      	str	r6, [sp, #36]	; 0x24
 8005360:	3930      	subs	r1, #48	; 0x30
 8005362:	2909      	cmp	r1, #9
 8005364:	d9ef      	bls.n	8005346 <_vfprintf_r+0x32a>
 8005366:	e704      	b.n	8005172 <_vfprintf_r+0x156>
 8005368:	f04a 0a08 	orr.w	sl, sl, #8
 800536c:	e76f      	b.n	800524e <_vfprintf_r+0x232>
 800536e:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
 8005372:	e76c      	b.n	800524e <_vfprintf_r+0x232>
 8005374:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005376:	7809      	ldrb	r1, [r1, #0]
 8005378:	296c      	cmp	r1, #108	; 0x6c
 800537a:	d105      	bne.n	8005388 <_vfprintf_r+0x36c>
 800537c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800537e:	3101      	adds	r1, #1
 8005380:	9109      	str	r1, [sp, #36]	; 0x24
 8005382:	f04a 0a20 	orr.w	sl, sl, #32
 8005386:	e762      	b.n	800524e <_vfprintf_r+0x232>
 8005388:	f04a 0a10 	orr.w	sl, sl, #16
 800538c:	e75f      	b.n	800524e <_vfprintf_r+0x232>
 800538e:	2600      	movs	r6, #0
 8005390:	1d3b      	adds	r3, r7, #4
 8005392:	9308      	str	r3, [sp, #32]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 800539a:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 800539e:	f04f 0b01 	mov.w	fp, #1
 80053a2:	960a      	str	r6, [sp, #40]	; 0x28
 80053a4:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 80053a8:	e120      	b.n	80055ec <_vfprintf_r+0x5d0>
 80053aa:	b10b      	cbz	r3, 80053b0 <_vfprintf_r+0x394>
 80053ac:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80053b0:	f04a 0a10 	orr.w	sl, sl, #16
 80053b4:	e752      	b.n	800525c <_vfprintf_r+0x240>
 80053b6:	f01a 0f10 	tst.w	sl, #16
 80053ba:	f107 0304 	add.w	r3, r7, #4
 80053be:	d003      	beq.n	80053c8 <_vfprintf_r+0x3ac>
 80053c0:	683e      	ldr	r6, [r7, #0]
 80053c2:	9308      	str	r3, [sp, #32]
 80053c4:	17f7      	asrs	r7, r6, #31
 80053c6:	e755      	b.n	8005274 <_vfprintf_r+0x258>
 80053c8:	683e      	ldr	r6, [r7, #0]
 80053ca:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80053ce:	9308      	str	r3, [sp, #32]
 80053d0:	bf18      	it	ne
 80053d2:	b236      	sxthne	r6, r6
 80053d4:	e7f6      	b.n	80053c4 <_vfprintf_r+0x3a8>
 80053d6:	b10b      	cbz	r3, 80053dc <_vfprintf_r+0x3c0>
 80053d8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80053dc:	3707      	adds	r7, #7
 80053de:	f027 0707 	bic.w	r7, r7, #7
 80053e2:	f107 0308 	add.w	r3, r7, #8
 80053e6:	9308      	str	r3, [sp, #32]
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	f04f 32ff 	mov.w	r2, #4294967295
 80053ee:	930e      	str	r3, [sp, #56]	; 0x38
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80053f4:	930f      	str	r3, [sp, #60]	; 0x3c
 80053f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80053f8:	4638      	mov	r0, r7
 80053fa:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 80053fe:	4631      	mov	r1, r6
 8005400:	4b4a      	ldr	r3, [pc, #296]	; (800552c <_vfprintf_r+0x510>)
 8005402:	f7fb fb6b 	bl	8000adc <__aeabi_dcmpun>
 8005406:	2800      	cmp	r0, #0
 8005408:	f040 85f1 	bne.w	8005fee <_vfprintf_r+0xfd2>
 800540c:	f04f 32ff 	mov.w	r2, #4294967295
 8005410:	4b46      	ldr	r3, [pc, #280]	; (800552c <_vfprintf_r+0x510>)
 8005412:	4638      	mov	r0, r7
 8005414:	4631      	mov	r1, r6
 8005416:	f7fb fb43 	bl	8000aa0 <__aeabi_dcmple>
 800541a:	2800      	cmp	r0, #0
 800541c:	f040 85e7 	bne.w	8005fee <_vfprintf_r+0xfd2>
 8005420:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005422:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005424:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005426:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005428:	f7fb fb30 	bl	8000a8c <__aeabi_dcmplt>
 800542c:	b110      	cbz	r0, 8005434 <_vfprintf_r+0x418>
 800542e:	232d      	movs	r3, #45	; 0x2d
 8005430:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8005434:	4b3e      	ldr	r3, [pc, #248]	; (8005530 <_vfprintf_r+0x514>)
 8005436:	4a3f      	ldr	r2, [pc, #252]	; (8005534 <_vfprintf_r+0x518>)
 8005438:	9906      	ldr	r1, [sp, #24]
 800543a:	f04f 0b03 	mov.w	fp, #3
 800543e:	2947      	cmp	r1, #71	; 0x47
 8005440:	bfcc      	ite	gt
 8005442:	4690      	movgt	r8, r2
 8005444:	4698      	movle	r8, r3
 8005446:	2600      	movs	r6, #0
 8005448:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800544c:	960a      	str	r6, [sp, #40]	; 0x28
 800544e:	e0cd      	b.n	80055ec <_vfprintf_r+0x5d0>
 8005450:	f1bb 3fff 	cmp.w	fp, #4294967295
 8005454:	d026      	beq.n	80054a4 <_vfprintf_r+0x488>
 8005456:	9b06      	ldr	r3, [sp, #24]
 8005458:	f023 0320 	bic.w	r3, r3, #32
 800545c:	2b47      	cmp	r3, #71	; 0x47
 800545e:	d104      	bne.n	800546a <_vfprintf_r+0x44e>
 8005460:	f1bb 0f00 	cmp.w	fp, #0
 8005464:	bf08      	it	eq
 8005466:	f04f 0b01 	moveq.w	fp, #1
 800546a:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800546e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005470:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005472:	1e1f      	subs	r7, r3, #0
 8005474:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005476:	bfa8      	it	ge
 8005478:	9710      	strge	r7, [sp, #64]	; 0x40
 800547a:	930a      	str	r3, [sp, #40]	; 0x28
 800547c:	bfbd      	ittte	lt
 800547e:	463b      	movlt	r3, r7
 8005480:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005484:	9310      	strlt	r3, [sp, #64]	; 0x40
 8005486:	2300      	movge	r3, #0
 8005488:	bfb8      	it	lt
 800548a:	232d      	movlt	r3, #45	; 0x2d
 800548c:	9316      	str	r3, [sp, #88]	; 0x58
 800548e:	9b06      	ldr	r3, [sp, #24]
 8005490:	f023 0720 	bic.w	r7, r3, #32
 8005494:	2f46      	cmp	r7, #70	; 0x46
 8005496:	d008      	beq.n	80054aa <_vfprintf_r+0x48e>
 8005498:	2f45      	cmp	r7, #69	; 0x45
 800549a:	d143      	bne.n	8005524 <_vfprintf_r+0x508>
 800549c:	f10b 0601 	add.w	r6, fp, #1
 80054a0:	2302      	movs	r3, #2
 80054a2:	e004      	b.n	80054ae <_vfprintf_r+0x492>
 80054a4:	f04f 0b06 	mov.w	fp, #6
 80054a8:	e7df      	b.n	800546a <_vfprintf_r+0x44e>
 80054aa:	465e      	mov	r6, fp
 80054ac:	2303      	movs	r3, #3
 80054ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80054b0:	9204      	str	r2, [sp, #16]
 80054b2:	aa1c      	add	r2, sp, #112	; 0x70
 80054b4:	9203      	str	r2, [sp, #12]
 80054b6:	aa1b      	add	r2, sp, #108	; 0x6c
 80054b8:	9202      	str	r2, [sp, #8]
 80054ba:	e88d 0048 	stmia.w	sp, {r3, r6}
 80054be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80054c2:	4648      	mov	r0, r9
 80054c4:	f000 ff1c 	bl	8006300 <_dtoa_r>
 80054c8:	2f47      	cmp	r7, #71	; 0x47
 80054ca:	4680      	mov	r8, r0
 80054cc:	d103      	bne.n	80054d6 <_vfprintf_r+0x4ba>
 80054ce:	f01a 0f01 	tst.w	sl, #1
 80054d2:	f000 8599 	beq.w	8006008 <_vfprintf_r+0xfec>
 80054d6:	eb08 0306 	add.w	r3, r8, r6
 80054da:	2f46      	cmp	r7, #70	; 0x46
 80054dc:	9307      	str	r3, [sp, #28]
 80054de:	d111      	bne.n	8005504 <_vfprintf_r+0x4e8>
 80054e0:	f898 3000 	ldrb.w	r3, [r8]
 80054e4:	2b30      	cmp	r3, #48	; 0x30
 80054e6:	d109      	bne.n	80054fc <_vfprintf_r+0x4e0>
 80054e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80054ea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80054ec:	980a      	ldr	r0, [sp, #40]	; 0x28
 80054ee:	9910      	ldr	r1, [sp, #64]	; 0x40
 80054f0:	f7fb fac2 	bl	8000a78 <__aeabi_dcmpeq>
 80054f4:	b910      	cbnz	r0, 80054fc <_vfprintf_r+0x4e0>
 80054f6:	f1c6 0601 	rsb	r6, r6, #1
 80054fa:	961b      	str	r6, [sp, #108]	; 0x6c
 80054fc:	9a07      	ldr	r2, [sp, #28]
 80054fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005500:	441a      	add	r2, r3
 8005502:	9207      	str	r2, [sp, #28]
 8005504:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005506:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005508:	980a      	ldr	r0, [sp, #40]	; 0x28
 800550a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800550c:	f7fb fab4 	bl	8000a78 <__aeabi_dcmpeq>
 8005510:	b990      	cbnz	r0, 8005538 <_vfprintf_r+0x51c>
 8005512:	2230      	movs	r2, #48	; 0x30
 8005514:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005516:	9907      	ldr	r1, [sp, #28]
 8005518:	4299      	cmp	r1, r3
 800551a:	d90f      	bls.n	800553c <_vfprintf_r+0x520>
 800551c:	1c59      	adds	r1, r3, #1
 800551e:	911f      	str	r1, [sp, #124]	; 0x7c
 8005520:	701a      	strb	r2, [r3, #0]
 8005522:	e7f7      	b.n	8005514 <_vfprintf_r+0x4f8>
 8005524:	465e      	mov	r6, fp
 8005526:	e7bb      	b.n	80054a0 <_vfprintf_r+0x484>
 8005528:	08008be2 	.word	0x08008be2
 800552c:	7fefffff 	.word	0x7fefffff
 8005530:	08008bd2 	.word	0x08008bd2
 8005534:	08008bd6 	.word	0x08008bd6
 8005538:	9b07      	ldr	r3, [sp, #28]
 800553a:	931f      	str	r3, [sp, #124]	; 0x7c
 800553c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800553e:	2f47      	cmp	r7, #71	; 0x47
 8005540:	eba3 0308 	sub.w	r3, r3, r8
 8005544:	9307      	str	r3, [sp, #28]
 8005546:	f040 80fd 	bne.w	8005744 <_vfprintf_r+0x728>
 800554a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800554c:	1cde      	adds	r6, r3, #3
 800554e:	db02      	blt.n	8005556 <_vfprintf_r+0x53a>
 8005550:	459b      	cmp	fp, r3
 8005552:	f280 8126 	bge.w	80057a2 <_vfprintf_r+0x786>
 8005556:	9b06      	ldr	r3, [sp, #24]
 8005558:	3b02      	subs	r3, #2
 800555a:	9306      	str	r3, [sp, #24]
 800555c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800555e:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8005562:	1e53      	subs	r3, r2, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	bfa8      	it	ge
 8005568:	222b      	movge	r2, #43	; 0x2b
 800556a:	931b      	str	r3, [sp, #108]	; 0x6c
 800556c:	bfbc      	itt	lt
 800556e:	f1c2 0301 	rsblt	r3, r2, #1
 8005572:	222d      	movlt	r2, #45	; 0x2d
 8005574:	2b09      	cmp	r3, #9
 8005576:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 800557a:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 800557e:	f340 80ff 	ble.w	8005780 <_vfprintf_r+0x764>
 8005582:	260a      	movs	r6, #10
 8005584:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8005588:	fb93 f0f6 	sdiv	r0, r3, r6
 800558c:	fb06 3310 	mls	r3, r6, r0, r3
 8005590:	2809      	cmp	r0, #9
 8005592:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8005596:	f802 3c01 	strb.w	r3, [r2, #-1]
 800559a:	f102 31ff 	add.w	r1, r2, #4294967295
 800559e:	4603      	mov	r3, r0
 80055a0:	f300 80e7 	bgt.w	8005772 <_vfprintf_r+0x756>
 80055a4:	3330      	adds	r3, #48	; 0x30
 80055a6:	f801 3c01 	strb.w	r3, [r1, #-1]
 80055aa:	3a02      	subs	r2, #2
 80055ac:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 80055b0:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 80055b4:	4282      	cmp	r2, r0
 80055b6:	4619      	mov	r1, r3
 80055b8:	f0c0 80dd 	bcc.w	8005776 <_vfprintf_r+0x75a>
 80055bc:	9a07      	ldr	r2, [sp, #28]
 80055be:	ab1d      	add	r3, sp, #116	; 0x74
 80055c0:	1acb      	subs	r3, r1, r3
 80055c2:	2a01      	cmp	r2, #1
 80055c4:	9314      	str	r3, [sp, #80]	; 0x50
 80055c6:	eb03 0b02 	add.w	fp, r3, r2
 80055ca:	dc03      	bgt.n	80055d4 <_vfprintf_r+0x5b8>
 80055cc:	f01a 0301 	ands.w	r3, sl, #1
 80055d0:	930a      	str	r3, [sp, #40]	; 0x28
 80055d2:	d003      	beq.n	80055dc <_vfprintf_r+0x5c0>
 80055d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055d6:	449b      	add	fp, r3
 80055d8:	2300      	movs	r3, #0
 80055da:	930a      	str	r3, [sp, #40]	; 0x28
 80055dc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80055de:	b113      	cbz	r3, 80055e6 <_vfprintf_r+0x5ca>
 80055e0:	232d      	movs	r3, #45	; 0x2d
 80055e2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80055e6:	2600      	movs	r6, #0
 80055e8:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80055ec:	455e      	cmp	r6, fp
 80055ee:	4633      	mov	r3, r6
 80055f0:	bfb8      	it	lt
 80055f2:	465b      	movlt	r3, fp
 80055f4:	9310      	str	r3, [sp, #64]	; 0x40
 80055f6:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 80055fa:	b113      	cbz	r3, 8005602 <_vfprintf_r+0x5e6>
 80055fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055fe:	3301      	adds	r3, #1
 8005600:	9310      	str	r3, [sp, #64]	; 0x40
 8005602:	f01a 0302 	ands.w	r3, sl, #2
 8005606:	9316      	str	r3, [sp, #88]	; 0x58
 8005608:	bf1e      	ittt	ne
 800560a:	9b10      	ldrne	r3, [sp, #64]	; 0x40
 800560c:	3302      	addne	r3, #2
 800560e:	9310      	strne	r3, [sp, #64]	; 0x40
 8005610:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8005614:	9317      	str	r3, [sp, #92]	; 0x5c
 8005616:	d114      	bne.n	8005642 <_vfprintf_r+0x626>
 8005618:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800561a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800561c:	1a9f      	subs	r7, r3, r2
 800561e:	2f00      	cmp	r7, #0
 8005620:	dd0f      	ble.n	8005642 <_vfprintf_r+0x626>
 8005622:	4bac      	ldr	r3, [pc, #688]	; (80058d4 <_vfprintf_r+0x8b8>)
 8005624:	2f10      	cmp	r7, #16
 8005626:	6023      	str	r3, [r4, #0]
 8005628:	f300 81de 	bgt.w	80059e8 <_vfprintf_r+0x9cc>
 800562c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800562e:	6067      	str	r7, [r4, #4]
 8005630:	441f      	add	r7, r3
 8005632:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005634:	9723      	str	r7, [sp, #140]	; 0x8c
 8005636:	3301      	adds	r3, #1
 8005638:	2b07      	cmp	r3, #7
 800563a:	9322      	str	r3, [sp, #136]	; 0x88
 800563c:	f300 81eb 	bgt.w	8005a16 <_vfprintf_r+0x9fa>
 8005640:	3408      	adds	r4, #8
 8005642:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8005646:	b173      	cbz	r3, 8005666 <_vfprintf_r+0x64a>
 8005648:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 800564c:	6023      	str	r3, [r4, #0]
 800564e:	2301      	movs	r3, #1
 8005650:	6063      	str	r3, [r4, #4]
 8005652:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005654:	3301      	adds	r3, #1
 8005656:	9323      	str	r3, [sp, #140]	; 0x8c
 8005658:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800565a:	3301      	adds	r3, #1
 800565c:	2b07      	cmp	r3, #7
 800565e:	9322      	str	r3, [sp, #136]	; 0x88
 8005660:	f300 81e3 	bgt.w	8005a2a <_vfprintf_r+0xa0e>
 8005664:	3408      	adds	r4, #8
 8005666:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005668:	b16b      	cbz	r3, 8005686 <_vfprintf_r+0x66a>
 800566a:	ab1a      	add	r3, sp, #104	; 0x68
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	2302      	movs	r3, #2
 8005670:	6063      	str	r3, [r4, #4]
 8005672:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005674:	3302      	adds	r3, #2
 8005676:	9323      	str	r3, [sp, #140]	; 0x8c
 8005678:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800567a:	3301      	adds	r3, #1
 800567c:	2b07      	cmp	r3, #7
 800567e:	9322      	str	r3, [sp, #136]	; 0x88
 8005680:	f300 81dd 	bgt.w	8005a3e <_vfprintf_r+0xa22>
 8005684:	3408      	adds	r4, #8
 8005686:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005688:	2b80      	cmp	r3, #128	; 0x80
 800568a:	d114      	bne.n	80056b6 <_vfprintf_r+0x69a>
 800568c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800568e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005690:	1a9f      	subs	r7, r3, r2
 8005692:	2f00      	cmp	r7, #0
 8005694:	dd0f      	ble.n	80056b6 <_vfprintf_r+0x69a>
 8005696:	4b90      	ldr	r3, [pc, #576]	; (80058d8 <_vfprintf_r+0x8bc>)
 8005698:	2f10      	cmp	r7, #16
 800569a:	6023      	str	r3, [r4, #0]
 800569c:	f300 81d9 	bgt.w	8005a52 <_vfprintf_r+0xa36>
 80056a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80056a2:	6067      	str	r7, [r4, #4]
 80056a4:	441f      	add	r7, r3
 80056a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056a8:	9723      	str	r7, [sp, #140]	; 0x8c
 80056aa:	3301      	adds	r3, #1
 80056ac:	2b07      	cmp	r3, #7
 80056ae:	9322      	str	r3, [sp, #136]	; 0x88
 80056b0:	f300 81e6 	bgt.w	8005a80 <_vfprintf_r+0xa64>
 80056b4:	3408      	adds	r4, #8
 80056b6:	eba6 060b 	sub.w	r6, r6, fp
 80056ba:	2e00      	cmp	r6, #0
 80056bc:	dd0f      	ble.n	80056de <_vfprintf_r+0x6c2>
 80056be:	4f86      	ldr	r7, [pc, #536]	; (80058d8 <_vfprintf_r+0x8bc>)
 80056c0:	2e10      	cmp	r6, #16
 80056c2:	6027      	str	r7, [r4, #0]
 80056c4:	f300 81e6 	bgt.w	8005a94 <_vfprintf_r+0xa78>
 80056c8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056ca:	9823      	ldr	r0, [sp, #140]	; 0x8c
 80056cc:	3301      	adds	r3, #1
 80056ce:	6066      	str	r6, [r4, #4]
 80056d0:	2b07      	cmp	r3, #7
 80056d2:	4406      	add	r6, r0
 80056d4:	9623      	str	r6, [sp, #140]	; 0x8c
 80056d6:	9322      	str	r3, [sp, #136]	; 0x88
 80056d8:	f300 81f3 	bgt.w	8005ac2 <_vfprintf_r+0xaa6>
 80056dc:	3408      	adds	r4, #8
 80056de:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80056e2:	f040 81f8 	bne.w	8005ad6 <_vfprintf_r+0xaba>
 80056e6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80056e8:	e884 0900 	stmia.w	r4, {r8, fp}
 80056ec:	445b      	add	r3, fp
 80056ee:	9323      	str	r3, [sp, #140]	; 0x8c
 80056f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80056f2:	3301      	adds	r3, #1
 80056f4:	2b07      	cmp	r3, #7
 80056f6:	9322      	str	r3, [sp, #136]	; 0x88
 80056f8:	f340 8428 	ble.w	8005f4c <_vfprintf_r+0xf30>
 80056fc:	aa21      	add	r2, sp, #132	; 0x84
 80056fe:	4629      	mov	r1, r5
 8005700:	4648      	mov	r0, r9
 8005702:	f002 ff64 	bl	80085ce <__sprint_r>
 8005706:	2800      	cmp	r0, #0
 8005708:	f040 8440 	bne.w	8005f8c <_vfprintf_r+0xf70>
 800570c:	ac2e      	add	r4, sp, #184	; 0xb8
 800570e:	f01a 0f04 	tst.w	sl, #4
 8005712:	f040 841e 	bne.w	8005f52 <_vfprintf_r+0xf36>
 8005716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005718:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800571a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800571c:	428a      	cmp	r2, r1
 800571e:	bfac      	ite	ge
 8005720:	189b      	addge	r3, r3, r2
 8005722:	185b      	addlt	r3, r3, r1
 8005724:	930c      	str	r3, [sp, #48]	; 0x30
 8005726:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005728:	b13b      	cbz	r3, 800573a <_vfprintf_r+0x71e>
 800572a:	aa21      	add	r2, sp, #132	; 0x84
 800572c:	4629      	mov	r1, r5
 800572e:	4648      	mov	r0, r9
 8005730:	f002 ff4d 	bl	80085ce <__sprint_r>
 8005734:	2800      	cmp	r0, #0
 8005736:	f040 8429 	bne.w	8005f8c <_vfprintf_r+0xf70>
 800573a:	2300      	movs	r3, #0
 800573c:	9f08      	ldr	r7, [sp, #32]
 800573e:	9322      	str	r3, [sp, #136]	; 0x88
 8005740:	ac2e      	add	r4, sp, #184	; 0xb8
 8005742:	e4ea      	b.n	800511a <_vfprintf_r+0xfe>
 8005744:	9b06      	ldr	r3, [sp, #24]
 8005746:	2b65      	cmp	r3, #101	; 0x65
 8005748:	f77f af08 	ble.w	800555c <_vfprintf_r+0x540>
 800574c:	9b06      	ldr	r3, [sp, #24]
 800574e:	2b66      	cmp	r3, #102	; 0x66
 8005750:	d127      	bne.n	80057a2 <_vfprintf_r+0x786>
 8005752:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005754:	2b00      	cmp	r3, #0
 8005756:	dd1b      	ble.n	8005790 <_vfprintf_r+0x774>
 8005758:	f1bb 0f00 	cmp.w	fp, #0
 800575c:	d102      	bne.n	8005764 <_vfprintf_r+0x748>
 800575e:	f01a 0f01 	tst.w	sl, #1
 8005762:	d002      	beq.n	800576a <_vfprintf_r+0x74e>
 8005764:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005766:	4413      	add	r3, r2
 8005768:	445b      	add	r3, fp
 800576a:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800576c:	469b      	mov	fp, r3
 800576e:	920a      	str	r2, [sp, #40]	; 0x28
 8005770:	e734      	b.n	80055dc <_vfprintf_r+0x5c0>
 8005772:	460a      	mov	r2, r1
 8005774:	e708      	b.n	8005588 <_vfprintf_r+0x56c>
 8005776:	f812 1b01 	ldrb.w	r1, [r2], #1
 800577a:	f803 1b01 	strb.w	r1, [r3], #1
 800577e:	e719      	b.n	80055b4 <_vfprintf_r+0x598>
 8005780:	2230      	movs	r2, #48	; 0x30
 8005782:	4413      	add	r3, r2
 8005784:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8005788:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800578c:	a91e      	add	r1, sp, #120	; 0x78
 800578e:	e715      	b.n	80055bc <_vfprintf_r+0x5a0>
 8005790:	f1bb 0f00 	cmp.w	fp, #0
 8005794:	d102      	bne.n	800579c <_vfprintf_r+0x780>
 8005796:	f01a 0f01 	tst.w	sl, #1
 800579a:	d016      	beq.n	80057ca <_vfprintf_r+0x7ae>
 800579c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800579e:	3301      	adds	r3, #1
 80057a0:	e7e2      	b.n	8005768 <_vfprintf_r+0x74c>
 80057a2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80057a4:	9b07      	ldr	r3, [sp, #28]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	db07      	blt.n	80057ba <_vfprintf_r+0x79e>
 80057aa:	f01a 0f01 	tst.w	sl, #1
 80057ae:	d00e      	beq.n	80057ce <_vfprintf_r+0x7b2>
 80057b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057b2:	4413      	add	r3, r2
 80057b4:	2267      	movs	r2, #103	; 0x67
 80057b6:	9206      	str	r2, [sp, #24]
 80057b8:	e7d7      	b.n	800576a <_vfprintf_r+0x74e>
 80057ba:	9b07      	ldr	r3, [sp, #28]
 80057bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80057be:	2a00      	cmp	r2, #0
 80057c0:	440b      	add	r3, r1
 80057c2:	dcf7      	bgt.n	80057b4 <_vfprintf_r+0x798>
 80057c4:	f1c2 0201 	rsb	r2, r2, #1
 80057c8:	e7f3      	b.n	80057b2 <_vfprintf_r+0x796>
 80057ca:	2301      	movs	r3, #1
 80057cc:	e7cd      	b.n	800576a <_vfprintf_r+0x74e>
 80057ce:	4613      	mov	r3, r2
 80057d0:	e7f0      	b.n	80057b4 <_vfprintf_r+0x798>
 80057d2:	b10b      	cbz	r3, 80057d8 <_vfprintf_r+0x7bc>
 80057d4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80057d8:	f01a 0f20 	tst.w	sl, #32
 80057dc:	f107 0304 	add.w	r3, r7, #4
 80057e0:	d008      	beq.n	80057f4 <_vfprintf_r+0x7d8>
 80057e2:	990c      	ldr	r1, [sp, #48]	; 0x30
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	17cf      	asrs	r7, r1, #31
 80057e8:	4608      	mov	r0, r1
 80057ea:	4639      	mov	r1, r7
 80057ec:	e9c2 0100 	strd	r0, r1, [r2]
 80057f0:	461f      	mov	r7, r3
 80057f2:	e492      	b.n	800511a <_vfprintf_r+0xfe>
 80057f4:	f01a 0f10 	tst.w	sl, #16
 80057f8:	d003      	beq.n	8005802 <_vfprintf_r+0x7e6>
 80057fa:	683a      	ldr	r2, [r7, #0]
 80057fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80057fe:	6011      	str	r1, [r2, #0]
 8005800:	e7f6      	b.n	80057f0 <_vfprintf_r+0x7d4>
 8005802:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005806:	d0f8      	beq.n	80057fa <_vfprintf_r+0x7de>
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	f8bd 1030 	ldrh.w	r1, [sp, #48]	; 0x30
 800580e:	8011      	strh	r1, [r2, #0]
 8005810:	e7ee      	b.n	80057f0 <_vfprintf_r+0x7d4>
 8005812:	f04a 0a10 	orr.w	sl, sl, #16
 8005816:	f01a 0320 	ands.w	r3, sl, #32
 800581a:	d022      	beq.n	8005862 <_vfprintf_r+0x846>
 800581c:	3707      	adds	r7, #7
 800581e:	f027 0707 	bic.w	r7, r7, #7
 8005822:	f107 0308 	add.w	r3, r7, #8
 8005826:	9308      	str	r3, [sp, #32]
 8005828:	e9d7 6700 	ldrd	r6, r7, [r7]
 800582c:	2300      	movs	r3, #0
 800582e:	2200      	movs	r2, #0
 8005830:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8005834:	f1bb 3fff 	cmp.w	fp, #4294967295
 8005838:	f000 83eb 	beq.w	8006012 <_vfprintf_r+0xff6>
 800583c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8005840:	920a      	str	r2, [sp, #40]	; 0x28
 8005842:	ea56 0207 	orrs.w	r2, r6, r7
 8005846:	f040 83ea 	bne.w	800601e <_vfprintf_r+0x1002>
 800584a:	f1bb 0f00 	cmp.w	fp, #0
 800584e:	f000 80ac 	beq.w	80059aa <_vfprintf_r+0x98e>
 8005852:	2b01      	cmp	r3, #1
 8005854:	d078      	beq.n	8005948 <_vfprintf_r+0x92c>
 8005856:	2b02      	cmp	r3, #2
 8005858:	f000 8093 	beq.w	8005982 <_vfprintf_r+0x966>
 800585c:	2600      	movs	r6, #0
 800585e:	2700      	movs	r7, #0
 8005860:	e3e3      	b.n	800602a <_vfprintf_r+0x100e>
 8005862:	1d3a      	adds	r2, r7, #4
 8005864:	f01a 0110 	ands.w	r1, sl, #16
 8005868:	9208      	str	r2, [sp, #32]
 800586a:	d002      	beq.n	8005872 <_vfprintf_r+0x856>
 800586c:	683e      	ldr	r6, [r7, #0]
 800586e:	2700      	movs	r7, #0
 8005870:	e7dd      	b.n	800582e <_vfprintf_r+0x812>
 8005872:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8005876:	d0f9      	beq.n	800586c <_vfprintf_r+0x850>
 8005878:	883e      	ldrh	r6, [r7, #0]
 800587a:	2700      	movs	r7, #0
 800587c:	e7d6      	b.n	800582c <_vfprintf_r+0x810>
 800587e:	1d3b      	adds	r3, r7, #4
 8005880:	9308      	str	r3, [sp, #32]
 8005882:	2330      	movs	r3, #48	; 0x30
 8005884:	2278      	movs	r2, #120	; 0x78
 8005886:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800588a:	4b14      	ldr	r3, [pc, #80]	; (80058dc <_vfprintf_r+0x8c0>)
 800588c:	683e      	ldr	r6, [r7, #0]
 800588e:	9315      	str	r3, [sp, #84]	; 0x54
 8005890:	2700      	movs	r7, #0
 8005892:	f04a 0a02 	orr.w	sl, sl, #2
 8005896:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 800589a:	2302      	movs	r3, #2
 800589c:	9206      	str	r2, [sp, #24]
 800589e:	e7c6      	b.n	800582e <_vfprintf_r+0x812>
 80058a0:	2600      	movs	r6, #0
 80058a2:	1d3b      	adds	r3, r7, #4
 80058a4:	f1bb 3fff 	cmp.w	fp, #4294967295
 80058a8:	9308      	str	r3, [sp, #32]
 80058aa:	f8d7 8000 	ldr.w	r8, [r7]
 80058ae:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80058b2:	d00a      	beq.n	80058ca <_vfprintf_r+0x8ae>
 80058b4:	465a      	mov	r2, fp
 80058b6:	4631      	mov	r1, r6
 80058b8:	4640      	mov	r0, r8
 80058ba:	f002 f9ad 	bl	8007c18 <memchr>
 80058be:	2800      	cmp	r0, #0
 80058c0:	f000 8090 	beq.w	80059e4 <_vfprintf_r+0x9c8>
 80058c4:	eba0 0b08 	sub.w	fp, r0, r8
 80058c8:	e5c0      	b.n	800544c <_vfprintf_r+0x430>
 80058ca:	4640      	mov	r0, r8
 80058cc:	f7fa fcac 	bl	8000228 <strlen>
 80058d0:	4683      	mov	fp, r0
 80058d2:	e5bb      	b.n	800544c <_vfprintf_r+0x430>
 80058d4:	08008c06 	.word	0x08008c06
 80058d8:	08008c16 	.word	0x08008c16
 80058dc:	08008bf3 	.word	0x08008bf3
 80058e0:	f04a 0a10 	orr.w	sl, sl, #16
 80058e4:	f01a 0f20 	tst.w	sl, #32
 80058e8:	d009      	beq.n	80058fe <_vfprintf_r+0x8e2>
 80058ea:	3707      	adds	r7, #7
 80058ec:	f027 0707 	bic.w	r7, r7, #7
 80058f0:	f107 0308 	add.w	r3, r7, #8
 80058f4:	9308      	str	r3, [sp, #32]
 80058f6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80058fa:	2301      	movs	r3, #1
 80058fc:	e797      	b.n	800582e <_vfprintf_r+0x812>
 80058fe:	1d3b      	adds	r3, r7, #4
 8005900:	f01a 0f10 	tst.w	sl, #16
 8005904:	9308      	str	r3, [sp, #32]
 8005906:	d001      	beq.n	800590c <_vfprintf_r+0x8f0>
 8005908:	683e      	ldr	r6, [r7, #0]
 800590a:	e003      	b.n	8005914 <_vfprintf_r+0x8f8>
 800590c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005910:	d0fa      	beq.n	8005908 <_vfprintf_r+0x8ec>
 8005912:	883e      	ldrh	r6, [r7, #0]
 8005914:	2700      	movs	r7, #0
 8005916:	e7f0      	b.n	80058fa <_vfprintf_r+0x8de>
 8005918:	b10b      	cbz	r3, 800591e <_vfprintf_r+0x902>
 800591a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800591e:	4ba3      	ldr	r3, [pc, #652]	; (8005bac <_vfprintf_r+0xb90>)
 8005920:	e4be      	b.n	80052a0 <_vfprintf_r+0x284>
 8005922:	1d3b      	adds	r3, r7, #4
 8005924:	f01a 0f10 	tst.w	sl, #16
 8005928:	9308      	str	r3, [sp, #32]
 800592a:	d001      	beq.n	8005930 <_vfprintf_r+0x914>
 800592c:	683e      	ldr	r6, [r7, #0]
 800592e:	e003      	b.n	8005938 <_vfprintf_r+0x91c>
 8005930:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005934:	d0fa      	beq.n	800592c <_vfprintf_r+0x910>
 8005936:	883e      	ldrh	r6, [r7, #0]
 8005938:	2700      	movs	r7, #0
 800593a:	e4be      	b.n	80052ba <_vfprintf_r+0x29e>
 800593c:	4643      	mov	r3, r8
 800593e:	e375      	b.n	800602c <_vfprintf_r+0x1010>
 8005940:	2f00      	cmp	r7, #0
 8005942:	bf08      	it	eq
 8005944:	2e0a      	cmpeq	r6, #10
 8005946:	d205      	bcs.n	8005954 <_vfprintf_r+0x938>
 8005948:	3630      	adds	r6, #48	; 0x30
 800594a:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800594e:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8005952:	e386      	b.n	8006062 <_vfprintf_r+0x1046>
 8005954:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8005958:	4630      	mov	r0, r6
 800595a:	4639      	mov	r1, r7
 800595c:	220a      	movs	r2, #10
 800595e:	2300      	movs	r3, #0
 8005960:	f7fb f91a 	bl	8000b98 <__aeabi_uldivmod>
 8005964:	3230      	adds	r2, #48	; 0x30
 8005966:	f808 2d01 	strb.w	r2, [r8, #-1]!
 800596a:	2300      	movs	r3, #0
 800596c:	4630      	mov	r0, r6
 800596e:	4639      	mov	r1, r7
 8005970:	220a      	movs	r2, #10
 8005972:	f7fb f911 	bl	8000b98 <__aeabi_uldivmod>
 8005976:	4606      	mov	r6, r0
 8005978:	460f      	mov	r7, r1
 800597a:	ea56 0307 	orrs.w	r3, r6, r7
 800597e:	d1eb      	bne.n	8005958 <_vfprintf_r+0x93c>
 8005980:	e36f      	b.n	8006062 <_vfprintf_r+0x1046>
 8005982:	2600      	movs	r6, #0
 8005984:	2700      	movs	r7, #0
 8005986:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800598a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800598c:	f006 030f 	and.w	r3, r6, #15
 8005990:	5cd3      	ldrb	r3, [r2, r3]
 8005992:	093a      	lsrs	r2, r7, #4
 8005994:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8005998:	0933      	lsrs	r3, r6, #4
 800599a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800599e:	461e      	mov	r6, r3
 80059a0:	4617      	mov	r7, r2
 80059a2:	ea56 0307 	orrs.w	r3, r6, r7
 80059a6:	d1f0      	bne.n	800598a <_vfprintf_r+0x96e>
 80059a8:	e35b      	b.n	8006062 <_vfprintf_r+0x1046>
 80059aa:	b943      	cbnz	r3, 80059be <_vfprintf_r+0x9a2>
 80059ac:	f01a 0f01 	tst.w	sl, #1
 80059b0:	d005      	beq.n	80059be <_vfprintf_r+0x9a2>
 80059b2:	2330      	movs	r3, #48	; 0x30
 80059b4:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 80059b8:	f808 3d41 	strb.w	r3, [r8, #-65]!
 80059bc:	e351      	b.n	8006062 <_vfprintf_r+0x1046>
 80059be:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 80059c2:	e34e      	b.n	8006062 <_vfprintf_r+0x1046>
 80059c4:	b10b      	cbz	r3, 80059ca <_vfprintf_r+0x9ae>
 80059c6:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80059ca:	9b06      	ldr	r3, [sp, #24]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	f000 8301 	beq.w	8005fd4 <_vfprintf_r+0xfb8>
 80059d2:	2600      	movs	r6, #0
 80059d4:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80059d8:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 80059dc:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 80059e0:	9708      	str	r7, [sp, #32]
 80059e2:	e4dc      	b.n	800539e <_vfprintf_r+0x382>
 80059e4:	4606      	mov	r6, r0
 80059e6:	e531      	b.n	800544c <_vfprintf_r+0x430>
 80059e8:	2310      	movs	r3, #16
 80059ea:	6063      	str	r3, [r4, #4]
 80059ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80059ee:	3310      	adds	r3, #16
 80059f0:	9323      	str	r3, [sp, #140]	; 0x8c
 80059f2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059f4:	3301      	adds	r3, #1
 80059f6:	2b07      	cmp	r3, #7
 80059f8:	9322      	str	r3, [sp, #136]	; 0x88
 80059fa:	dc02      	bgt.n	8005a02 <_vfprintf_r+0x9e6>
 80059fc:	3408      	adds	r4, #8
 80059fe:	3f10      	subs	r7, #16
 8005a00:	e60f      	b.n	8005622 <_vfprintf_r+0x606>
 8005a02:	aa21      	add	r2, sp, #132	; 0x84
 8005a04:	4629      	mov	r1, r5
 8005a06:	4648      	mov	r0, r9
 8005a08:	f002 fde1 	bl	80085ce <__sprint_r>
 8005a0c:	2800      	cmp	r0, #0
 8005a0e:	f040 82bd 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005a12:	ac2e      	add	r4, sp, #184	; 0xb8
 8005a14:	e7f3      	b.n	80059fe <_vfprintf_r+0x9e2>
 8005a16:	aa21      	add	r2, sp, #132	; 0x84
 8005a18:	4629      	mov	r1, r5
 8005a1a:	4648      	mov	r0, r9
 8005a1c:	f002 fdd7 	bl	80085ce <__sprint_r>
 8005a20:	2800      	cmp	r0, #0
 8005a22:	f040 82b3 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005a26:	ac2e      	add	r4, sp, #184	; 0xb8
 8005a28:	e60b      	b.n	8005642 <_vfprintf_r+0x626>
 8005a2a:	aa21      	add	r2, sp, #132	; 0x84
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	4648      	mov	r0, r9
 8005a30:	f002 fdcd 	bl	80085ce <__sprint_r>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	f040 82a9 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005a3a:	ac2e      	add	r4, sp, #184	; 0xb8
 8005a3c:	e613      	b.n	8005666 <_vfprintf_r+0x64a>
 8005a3e:	aa21      	add	r2, sp, #132	; 0x84
 8005a40:	4629      	mov	r1, r5
 8005a42:	4648      	mov	r0, r9
 8005a44:	f002 fdc3 	bl	80085ce <__sprint_r>
 8005a48:	2800      	cmp	r0, #0
 8005a4a:	f040 829f 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005a4e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005a50:	e619      	b.n	8005686 <_vfprintf_r+0x66a>
 8005a52:	2310      	movs	r3, #16
 8005a54:	6063      	str	r3, [r4, #4]
 8005a56:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a58:	3310      	adds	r3, #16
 8005a5a:	9323      	str	r3, [sp, #140]	; 0x8c
 8005a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a5e:	3301      	adds	r3, #1
 8005a60:	2b07      	cmp	r3, #7
 8005a62:	9322      	str	r3, [sp, #136]	; 0x88
 8005a64:	dc02      	bgt.n	8005a6c <_vfprintf_r+0xa50>
 8005a66:	3408      	adds	r4, #8
 8005a68:	3f10      	subs	r7, #16
 8005a6a:	e614      	b.n	8005696 <_vfprintf_r+0x67a>
 8005a6c:	aa21      	add	r2, sp, #132	; 0x84
 8005a6e:	4629      	mov	r1, r5
 8005a70:	4648      	mov	r0, r9
 8005a72:	f002 fdac 	bl	80085ce <__sprint_r>
 8005a76:	2800      	cmp	r0, #0
 8005a78:	f040 8288 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005a7c:	ac2e      	add	r4, sp, #184	; 0xb8
 8005a7e:	e7f3      	b.n	8005a68 <_vfprintf_r+0xa4c>
 8005a80:	aa21      	add	r2, sp, #132	; 0x84
 8005a82:	4629      	mov	r1, r5
 8005a84:	4648      	mov	r0, r9
 8005a86:	f002 fda2 	bl	80085ce <__sprint_r>
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	f040 827e 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005a90:	ac2e      	add	r4, sp, #184	; 0xb8
 8005a92:	e610      	b.n	80056b6 <_vfprintf_r+0x69a>
 8005a94:	2310      	movs	r3, #16
 8005a96:	6063      	str	r3, [r4, #4]
 8005a98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005a9a:	3310      	adds	r3, #16
 8005a9c:	9323      	str	r3, [sp, #140]	; 0x8c
 8005a9e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	2b07      	cmp	r3, #7
 8005aa4:	9322      	str	r3, [sp, #136]	; 0x88
 8005aa6:	dc02      	bgt.n	8005aae <_vfprintf_r+0xa92>
 8005aa8:	3408      	adds	r4, #8
 8005aaa:	3e10      	subs	r6, #16
 8005aac:	e608      	b.n	80056c0 <_vfprintf_r+0x6a4>
 8005aae:	aa21      	add	r2, sp, #132	; 0x84
 8005ab0:	4629      	mov	r1, r5
 8005ab2:	4648      	mov	r0, r9
 8005ab4:	f002 fd8b 	bl	80085ce <__sprint_r>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	f040 8267 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005abe:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ac0:	e7f3      	b.n	8005aaa <_vfprintf_r+0xa8e>
 8005ac2:	aa21      	add	r2, sp, #132	; 0x84
 8005ac4:	4629      	mov	r1, r5
 8005ac6:	4648      	mov	r0, r9
 8005ac8:	f002 fd81 	bl	80085ce <__sprint_r>
 8005acc:	2800      	cmp	r0, #0
 8005ace:	f040 825d 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005ad2:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ad4:	e603      	b.n	80056de <_vfprintf_r+0x6c2>
 8005ad6:	9b06      	ldr	r3, [sp, #24]
 8005ad8:	2b65      	cmp	r3, #101	; 0x65
 8005ada:	f340 81b1 	ble.w	8005e40 <_vfprintf_r+0xe24>
 8005ade:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ae0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ae2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005ae4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005ae6:	f7fa ffc7 	bl	8000a78 <__aeabi_dcmpeq>
 8005aea:	2800      	cmp	r0, #0
 8005aec:	d064      	beq.n	8005bb8 <_vfprintf_r+0xb9c>
 8005aee:	4b30      	ldr	r3, [pc, #192]	; (8005bb0 <_vfprintf_r+0xb94>)
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	2301      	movs	r3, #1
 8005af4:	6063      	str	r3, [r4, #4]
 8005af6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005af8:	3301      	adds	r3, #1
 8005afa:	9323      	str	r3, [sp, #140]	; 0x8c
 8005afc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005afe:	3301      	adds	r3, #1
 8005b00:	2b07      	cmp	r3, #7
 8005b02:	9322      	str	r3, [sp, #136]	; 0x88
 8005b04:	dc26      	bgt.n	8005b54 <_vfprintf_r+0xb38>
 8005b06:	3408      	adds	r4, #8
 8005b08:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b0a:	9a07      	ldr	r2, [sp, #28]
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	db03      	blt.n	8005b18 <_vfprintf_r+0xafc>
 8005b10:	f01a 0f01 	tst.w	sl, #1
 8005b14:	f43f adfb 	beq.w	800570e <_vfprintf_r+0x6f2>
 8005b18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b20:	6063      	str	r3, [r4, #4]
 8005b22:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b24:	4413      	add	r3, r2
 8005b26:	9323      	str	r3, [sp, #140]	; 0x8c
 8005b28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b2a:	3301      	adds	r3, #1
 8005b2c:	2b07      	cmp	r3, #7
 8005b2e:	9322      	str	r3, [sp, #136]	; 0x88
 8005b30:	dc1a      	bgt.n	8005b68 <_vfprintf_r+0xb4c>
 8005b32:	3408      	adds	r4, #8
 8005b34:	9b07      	ldr	r3, [sp, #28]
 8005b36:	1e5e      	subs	r6, r3, #1
 8005b38:	2e00      	cmp	r6, #0
 8005b3a:	f77f ade8 	ble.w	800570e <_vfprintf_r+0x6f2>
 8005b3e:	f04f 0810 	mov.w	r8, #16
 8005b42:	4f1c      	ldr	r7, [pc, #112]	; (8005bb4 <_vfprintf_r+0xb98>)
 8005b44:	2e10      	cmp	r6, #16
 8005b46:	6027      	str	r7, [r4, #0]
 8005b48:	dc18      	bgt.n	8005b7c <_vfprintf_r+0xb60>
 8005b4a:	6066      	str	r6, [r4, #4]
 8005b4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b4e:	441e      	add	r6, r3
 8005b50:	9623      	str	r6, [sp, #140]	; 0x8c
 8005b52:	e5cd      	b.n	80056f0 <_vfprintf_r+0x6d4>
 8005b54:	aa21      	add	r2, sp, #132	; 0x84
 8005b56:	4629      	mov	r1, r5
 8005b58:	4648      	mov	r0, r9
 8005b5a:	f002 fd38 	bl	80085ce <__sprint_r>
 8005b5e:	2800      	cmp	r0, #0
 8005b60:	f040 8214 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005b64:	ac2e      	add	r4, sp, #184	; 0xb8
 8005b66:	e7cf      	b.n	8005b08 <_vfprintf_r+0xaec>
 8005b68:	aa21      	add	r2, sp, #132	; 0x84
 8005b6a:	4629      	mov	r1, r5
 8005b6c:	4648      	mov	r0, r9
 8005b6e:	f002 fd2e 	bl	80085ce <__sprint_r>
 8005b72:	2800      	cmp	r0, #0
 8005b74:	f040 820a 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005b78:	ac2e      	add	r4, sp, #184	; 0xb8
 8005b7a:	e7db      	b.n	8005b34 <_vfprintf_r+0xb18>
 8005b7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005b7e:	f8c4 8004 	str.w	r8, [r4, #4]
 8005b82:	3310      	adds	r3, #16
 8005b84:	9323      	str	r3, [sp, #140]	; 0x8c
 8005b86:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b88:	3301      	adds	r3, #1
 8005b8a:	2b07      	cmp	r3, #7
 8005b8c:	9322      	str	r3, [sp, #136]	; 0x88
 8005b8e:	dc02      	bgt.n	8005b96 <_vfprintf_r+0xb7a>
 8005b90:	3408      	adds	r4, #8
 8005b92:	3e10      	subs	r6, #16
 8005b94:	e7d6      	b.n	8005b44 <_vfprintf_r+0xb28>
 8005b96:	aa21      	add	r2, sp, #132	; 0x84
 8005b98:	4629      	mov	r1, r5
 8005b9a:	4648      	mov	r0, r9
 8005b9c:	f002 fd17 	bl	80085ce <__sprint_r>
 8005ba0:	2800      	cmp	r0, #0
 8005ba2:	f040 81f3 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005ba6:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ba8:	e7f3      	b.n	8005b92 <_vfprintf_r+0xb76>
 8005baa:	bf00      	nop
 8005bac:	08008bf3 	.word	0x08008bf3
 8005bb0:	08008c04 	.word	0x08008c04
 8005bb4:	08008c16 	.word	0x08008c16
 8005bb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	dc7b      	bgt.n	8005cb6 <_vfprintf_r+0xc9a>
 8005bbe:	4b9e      	ldr	r3, [pc, #632]	; (8005e38 <_vfprintf_r+0xe1c>)
 8005bc0:	6023      	str	r3, [r4, #0]
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	6063      	str	r3, [r4, #4]
 8005bc6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bc8:	3301      	adds	r3, #1
 8005bca:	9323      	str	r3, [sp, #140]	; 0x8c
 8005bcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bce:	3301      	adds	r3, #1
 8005bd0:	2b07      	cmp	r3, #7
 8005bd2:	9322      	str	r3, [sp, #136]	; 0x88
 8005bd4:	dc45      	bgt.n	8005c62 <_vfprintf_r+0xc46>
 8005bd6:	3408      	adds	r4, #8
 8005bd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005bda:	b92b      	cbnz	r3, 8005be8 <_vfprintf_r+0xbcc>
 8005bdc:	9b07      	ldr	r3, [sp, #28]
 8005bde:	b91b      	cbnz	r3, 8005be8 <_vfprintf_r+0xbcc>
 8005be0:	f01a 0f01 	tst.w	sl, #1
 8005be4:	f43f ad93 	beq.w	800570e <_vfprintf_r+0x6f2>
 8005be8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005bea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005bec:	6023      	str	r3, [r4, #0]
 8005bee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bf0:	6063      	str	r3, [r4, #4]
 8005bf2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005bf4:	4413      	add	r3, r2
 8005bf6:	9323      	str	r3, [sp, #140]	; 0x8c
 8005bf8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	2b07      	cmp	r3, #7
 8005bfe:	9322      	str	r3, [sp, #136]	; 0x88
 8005c00:	dc39      	bgt.n	8005c76 <_vfprintf_r+0xc5a>
 8005c02:	f104 0308 	add.w	r3, r4, #8
 8005c06:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8005c08:	2e00      	cmp	r6, #0
 8005c0a:	da19      	bge.n	8005c40 <_vfprintf_r+0xc24>
 8005c0c:	2410      	movs	r4, #16
 8005c0e:	4f8b      	ldr	r7, [pc, #556]	; (8005e3c <_vfprintf_r+0xe20>)
 8005c10:	4276      	negs	r6, r6
 8005c12:	2e10      	cmp	r6, #16
 8005c14:	601f      	str	r7, [r3, #0]
 8005c16:	dc38      	bgt.n	8005c8a <_vfprintf_r+0xc6e>
 8005c18:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005c1a:	605e      	str	r6, [r3, #4]
 8005c1c:	4416      	add	r6, r2
 8005c1e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005c20:	9623      	str	r6, [sp, #140]	; 0x8c
 8005c22:	3201      	adds	r2, #1
 8005c24:	2a07      	cmp	r2, #7
 8005c26:	f103 0308 	add.w	r3, r3, #8
 8005c2a:	9222      	str	r2, [sp, #136]	; 0x88
 8005c2c:	dd08      	ble.n	8005c40 <_vfprintf_r+0xc24>
 8005c2e:	aa21      	add	r2, sp, #132	; 0x84
 8005c30:	4629      	mov	r1, r5
 8005c32:	4648      	mov	r0, r9
 8005c34:	f002 fccb 	bl	80085ce <__sprint_r>
 8005c38:	2800      	cmp	r0, #0
 8005c3a:	f040 81a7 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005c3e:	ab2e      	add	r3, sp, #184	; 0xb8
 8005c40:	9a07      	ldr	r2, [sp, #28]
 8005c42:	9907      	ldr	r1, [sp, #28]
 8005c44:	605a      	str	r2, [r3, #4]
 8005c46:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005c48:	f8c3 8000 	str.w	r8, [r3]
 8005c4c:	440a      	add	r2, r1
 8005c4e:	9223      	str	r2, [sp, #140]	; 0x8c
 8005c50:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005c52:	3201      	adds	r2, #1
 8005c54:	2a07      	cmp	r2, #7
 8005c56:	9222      	str	r2, [sp, #136]	; 0x88
 8005c58:	f73f ad50 	bgt.w	80056fc <_vfprintf_r+0x6e0>
 8005c5c:	f103 0408 	add.w	r4, r3, #8
 8005c60:	e555      	b.n	800570e <_vfprintf_r+0x6f2>
 8005c62:	aa21      	add	r2, sp, #132	; 0x84
 8005c64:	4629      	mov	r1, r5
 8005c66:	4648      	mov	r0, r9
 8005c68:	f002 fcb1 	bl	80085ce <__sprint_r>
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	f040 818d 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005c72:	ac2e      	add	r4, sp, #184	; 0xb8
 8005c74:	e7b0      	b.n	8005bd8 <_vfprintf_r+0xbbc>
 8005c76:	aa21      	add	r2, sp, #132	; 0x84
 8005c78:	4629      	mov	r1, r5
 8005c7a:	4648      	mov	r0, r9
 8005c7c:	f002 fca7 	bl	80085ce <__sprint_r>
 8005c80:	2800      	cmp	r0, #0
 8005c82:	f040 8183 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005c86:	ab2e      	add	r3, sp, #184	; 0xb8
 8005c88:	e7bd      	b.n	8005c06 <_vfprintf_r+0xbea>
 8005c8a:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8005c8c:	605c      	str	r4, [r3, #4]
 8005c8e:	3210      	adds	r2, #16
 8005c90:	9223      	str	r2, [sp, #140]	; 0x8c
 8005c92:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8005c94:	3201      	adds	r2, #1
 8005c96:	2a07      	cmp	r2, #7
 8005c98:	9222      	str	r2, [sp, #136]	; 0x88
 8005c9a:	dc02      	bgt.n	8005ca2 <_vfprintf_r+0xc86>
 8005c9c:	3308      	adds	r3, #8
 8005c9e:	3e10      	subs	r6, #16
 8005ca0:	e7b7      	b.n	8005c12 <_vfprintf_r+0xbf6>
 8005ca2:	aa21      	add	r2, sp, #132	; 0x84
 8005ca4:	4629      	mov	r1, r5
 8005ca6:	4648      	mov	r0, r9
 8005ca8:	f002 fc91 	bl	80085ce <__sprint_r>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	f040 816d 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005cb2:	ab2e      	add	r3, sp, #184	; 0xb8
 8005cb4:	e7f3      	b.n	8005c9e <_vfprintf_r+0xc82>
 8005cb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005cb8:	9a07      	ldr	r2, [sp, #28]
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	bfa8      	it	ge
 8005cbe:	4613      	movge	r3, r2
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	461e      	mov	r6, r3
 8005cc4:	dd0b      	ble.n	8005cde <_vfprintf_r+0xcc2>
 8005cc6:	6063      	str	r3, [r4, #4]
 8005cc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005cca:	f8c4 8000 	str.w	r8, [r4]
 8005cce:	4433      	add	r3, r6
 8005cd0:	9323      	str	r3, [sp, #140]	; 0x8c
 8005cd2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	2b07      	cmp	r3, #7
 8005cd8:	9322      	str	r3, [sp, #136]	; 0x88
 8005cda:	dc63      	bgt.n	8005da4 <_vfprintf_r+0xd88>
 8005cdc:	3408      	adds	r4, #8
 8005cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ce0:	2e00      	cmp	r6, #0
 8005ce2:	bfa8      	it	ge
 8005ce4:	1b9b      	subge	r3, r3, r6
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	461e      	mov	r6, r3
 8005cea:	dd0f      	ble.n	8005d0c <_vfprintf_r+0xcf0>
 8005cec:	f04f 0b10 	mov.w	fp, #16
 8005cf0:	4f52      	ldr	r7, [pc, #328]	; (8005e3c <_vfprintf_r+0xe20>)
 8005cf2:	2e10      	cmp	r6, #16
 8005cf4:	6027      	str	r7, [r4, #0]
 8005cf6:	dc5f      	bgt.n	8005db8 <_vfprintf_r+0xd9c>
 8005cf8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005cfa:	6066      	str	r6, [r4, #4]
 8005cfc:	441e      	add	r6, r3
 8005cfe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d00:	9623      	str	r6, [sp, #140]	; 0x8c
 8005d02:	3301      	adds	r3, #1
 8005d04:	2b07      	cmp	r3, #7
 8005d06:	9322      	str	r3, [sp, #136]	; 0x88
 8005d08:	dc6d      	bgt.n	8005de6 <_vfprintf_r+0xdca>
 8005d0a:	3408      	adds	r4, #8
 8005d0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d0e:	9a07      	ldr	r2, [sp, #28]
 8005d10:	4293      	cmp	r3, r2
 8005d12:	db02      	blt.n	8005d1a <_vfprintf_r+0xcfe>
 8005d14:	f01a 0f01 	tst.w	sl, #1
 8005d18:	d00d      	beq.n	8005d36 <_vfprintf_r+0xd1a>
 8005d1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005d1e:	6023      	str	r3, [r4, #0]
 8005d20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d22:	6063      	str	r3, [r4, #4]
 8005d24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d26:	4413      	add	r3, r2
 8005d28:	9323      	str	r3, [sp, #140]	; 0x8c
 8005d2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	2b07      	cmp	r3, #7
 8005d30:	9322      	str	r3, [sp, #136]	; 0x88
 8005d32:	dc62      	bgt.n	8005dfa <_vfprintf_r+0xdde>
 8005d34:	3408      	adds	r4, #8
 8005d36:	9b07      	ldr	r3, [sp, #28]
 8005d38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d3a:	1a9e      	subs	r6, r3, r2
 8005d3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d3e:	9a07      	ldr	r2, [sp, #28]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	429e      	cmp	r6, r3
 8005d44:	bfa8      	it	ge
 8005d46:	461e      	movge	r6, r3
 8005d48:	2e00      	cmp	r6, #0
 8005d4a:	dd0c      	ble.n	8005d66 <_vfprintf_r+0xd4a>
 8005d4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d4e:	4443      	add	r3, r8
 8005d50:	e884 0048 	stmia.w	r4, {r3, r6}
 8005d54:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d56:	4433      	add	r3, r6
 8005d58:	9323      	str	r3, [sp, #140]	; 0x8c
 8005d5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	2b07      	cmp	r3, #7
 8005d60:	9322      	str	r3, [sp, #136]	; 0x88
 8005d62:	dc54      	bgt.n	8005e0e <_vfprintf_r+0xdf2>
 8005d64:	3408      	adds	r4, #8
 8005d66:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005d68:	9a07      	ldr	r2, [sp, #28]
 8005d6a:	2e00      	cmp	r6, #0
 8005d6c:	eba2 0303 	sub.w	r3, r2, r3
 8005d70:	bfb4      	ite	lt
 8005d72:	461e      	movlt	r6, r3
 8005d74:	1b9e      	subge	r6, r3, r6
 8005d76:	2e00      	cmp	r6, #0
 8005d78:	f77f acc9 	ble.w	800570e <_vfprintf_r+0x6f2>
 8005d7c:	f04f 0810 	mov.w	r8, #16
 8005d80:	4f2e      	ldr	r7, [pc, #184]	; (8005e3c <_vfprintf_r+0xe20>)
 8005d82:	2e10      	cmp	r6, #16
 8005d84:	6027      	str	r7, [r4, #0]
 8005d86:	f77f aee0 	ble.w	8005b4a <_vfprintf_r+0xb2e>
 8005d8a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d8c:	f8c4 8004 	str.w	r8, [r4, #4]
 8005d90:	3310      	adds	r3, #16
 8005d92:	9323      	str	r3, [sp, #140]	; 0x8c
 8005d94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005d96:	3301      	adds	r3, #1
 8005d98:	2b07      	cmp	r3, #7
 8005d9a:	9322      	str	r3, [sp, #136]	; 0x88
 8005d9c:	dc41      	bgt.n	8005e22 <_vfprintf_r+0xe06>
 8005d9e:	3408      	adds	r4, #8
 8005da0:	3e10      	subs	r6, #16
 8005da2:	e7ee      	b.n	8005d82 <_vfprintf_r+0xd66>
 8005da4:	aa21      	add	r2, sp, #132	; 0x84
 8005da6:	4629      	mov	r1, r5
 8005da8:	4648      	mov	r0, r9
 8005daa:	f002 fc10 	bl	80085ce <__sprint_r>
 8005dae:	2800      	cmp	r0, #0
 8005db0:	f040 80ec 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005db4:	ac2e      	add	r4, sp, #184	; 0xb8
 8005db6:	e792      	b.n	8005cde <_vfprintf_r+0xcc2>
 8005db8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005dba:	f8c4 b004 	str.w	fp, [r4, #4]
 8005dbe:	3310      	adds	r3, #16
 8005dc0:	9323      	str	r3, [sp, #140]	; 0x8c
 8005dc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005dc4:	3301      	adds	r3, #1
 8005dc6:	2b07      	cmp	r3, #7
 8005dc8:	9322      	str	r3, [sp, #136]	; 0x88
 8005dca:	dc02      	bgt.n	8005dd2 <_vfprintf_r+0xdb6>
 8005dcc:	3408      	adds	r4, #8
 8005dce:	3e10      	subs	r6, #16
 8005dd0:	e78f      	b.n	8005cf2 <_vfprintf_r+0xcd6>
 8005dd2:	aa21      	add	r2, sp, #132	; 0x84
 8005dd4:	4629      	mov	r1, r5
 8005dd6:	4648      	mov	r0, r9
 8005dd8:	f002 fbf9 	bl	80085ce <__sprint_r>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	f040 80d5 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005de2:	ac2e      	add	r4, sp, #184	; 0xb8
 8005de4:	e7f3      	b.n	8005dce <_vfprintf_r+0xdb2>
 8005de6:	aa21      	add	r2, sp, #132	; 0x84
 8005de8:	4629      	mov	r1, r5
 8005dea:	4648      	mov	r0, r9
 8005dec:	f002 fbef 	bl	80085ce <__sprint_r>
 8005df0:	2800      	cmp	r0, #0
 8005df2:	f040 80cb 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005df6:	ac2e      	add	r4, sp, #184	; 0xb8
 8005df8:	e788      	b.n	8005d0c <_vfprintf_r+0xcf0>
 8005dfa:	aa21      	add	r2, sp, #132	; 0x84
 8005dfc:	4629      	mov	r1, r5
 8005dfe:	4648      	mov	r0, r9
 8005e00:	f002 fbe5 	bl	80085ce <__sprint_r>
 8005e04:	2800      	cmp	r0, #0
 8005e06:	f040 80c1 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005e0a:	ac2e      	add	r4, sp, #184	; 0xb8
 8005e0c:	e793      	b.n	8005d36 <_vfprintf_r+0xd1a>
 8005e0e:	aa21      	add	r2, sp, #132	; 0x84
 8005e10:	4629      	mov	r1, r5
 8005e12:	4648      	mov	r0, r9
 8005e14:	f002 fbdb 	bl	80085ce <__sprint_r>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	f040 80b7 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005e1e:	ac2e      	add	r4, sp, #184	; 0xb8
 8005e20:	e7a1      	b.n	8005d66 <_vfprintf_r+0xd4a>
 8005e22:	aa21      	add	r2, sp, #132	; 0x84
 8005e24:	4629      	mov	r1, r5
 8005e26:	4648      	mov	r0, r9
 8005e28:	f002 fbd1 	bl	80085ce <__sprint_r>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	f040 80ad 	bne.w	8005f8c <_vfprintf_r+0xf70>
 8005e32:	ac2e      	add	r4, sp, #184	; 0xb8
 8005e34:	e7b4      	b.n	8005da0 <_vfprintf_r+0xd84>
 8005e36:	bf00      	nop
 8005e38:	08008c04 	.word	0x08008c04
 8005e3c:	08008c16 	.word	0x08008c16
 8005e40:	9b07      	ldr	r3, [sp, #28]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	dc02      	bgt.n	8005e4c <_vfprintf_r+0xe30>
 8005e46:	f01a 0f01 	tst.w	sl, #1
 8005e4a:	d076      	beq.n	8005f3a <_vfprintf_r+0xf1e>
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	6063      	str	r3, [r4, #4]
 8005e50:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e52:	f8c4 8000 	str.w	r8, [r4]
 8005e56:	3301      	adds	r3, #1
 8005e58:	9323      	str	r3, [sp, #140]	; 0x8c
 8005e5a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	2b07      	cmp	r3, #7
 8005e60:	9322      	str	r3, [sp, #136]	; 0x88
 8005e62:	dc36      	bgt.n	8005ed2 <_vfprintf_r+0xeb6>
 8005e64:	3408      	adds	r4, #8
 8005e66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005e68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005e6a:	6023      	str	r3, [r4, #0]
 8005e6c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e6e:	6063      	str	r3, [r4, #4]
 8005e70:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005e72:	4413      	add	r3, r2
 8005e74:	9323      	str	r3, [sp, #140]	; 0x8c
 8005e76:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005e78:	3301      	adds	r3, #1
 8005e7a:	2b07      	cmp	r3, #7
 8005e7c:	9322      	str	r3, [sp, #136]	; 0x88
 8005e7e:	dc31      	bgt.n	8005ee4 <_vfprintf_r+0xec8>
 8005e80:	3408      	adds	r4, #8
 8005e82:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005e86:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005e88:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005e8a:	f7fa fdf5 	bl	8000a78 <__aeabi_dcmpeq>
 8005e8e:	9b07      	ldr	r3, [sp, #28]
 8005e90:	1e5e      	subs	r6, r3, #1
 8005e92:	2800      	cmp	r0, #0
 8005e94:	d12f      	bne.n	8005ef6 <_vfprintf_r+0xeda>
 8005e96:	f108 0301 	add.w	r3, r8, #1
 8005e9a:	e884 0048 	stmia.w	r4, {r3, r6}
 8005e9e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ea0:	9a07      	ldr	r2, [sp, #28]
 8005ea2:	3b01      	subs	r3, #1
 8005ea4:	4413      	add	r3, r2
 8005ea6:	9323      	str	r3, [sp, #140]	; 0x8c
 8005ea8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005eaa:	3301      	adds	r3, #1
 8005eac:	2b07      	cmp	r3, #7
 8005eae:	9322      	str	r3, [sp, #136]	; 0x88
 8005eb0:	dd4a      	ble.n	8005f48 <_vfprintf_r+0xf2c>
 8005eb2:	aa21      	add	r2, sp, #132	; 0x84
 8005eb4:	4629      	mov	r1, r5
 8005eb6:	4648      	mov	r0, r9
 8005eb8:	f002 fb89 	bl	80085ce <__sprint_r>
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d165      	bne.n	8005f8c <_vfprintf_r+0xf70>
 8005ec0:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ec2:	ab1d      	add	r3, sp, #116	; 0x74
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ec8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8005eca:	6063      	str	r3, [r4, #4]
 8005ecc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005ece:	4413      	add	r3, r2
 8005ed0:	e40d      	b.n	80056ee <_vfprintf_r+0x6d2>
 8005ed2:	aa21      	add	r2, sp, #132	; 0x84
 8005ed4:	4629      	mov	r1, r5
 8005ed6:	4648      	mov	r0, r9
 8005ed8:	f002 fb79 	bl	80085ce <__sprint_r>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	d155      	bne.n	8005f8c <_vfprintf_r+0xf70>
 8005ee0:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ee2:	e7c0      	b.n	8005e66 <_vfprintf_r+0xe4a>
 8005ee4:	aa21      	add	r2, sp, #132	; 0x84
 8005ee6:	4629      	mov	r1, r5
 8005ee8:	4648      	mov	r0, r9
 8005eea:	f002 fb70 	bl	80085ce <__sprint_r>
 8005eee:	2800      	cmp	r0, #0
 8005ef0:	d14c      	bne.n	8005f8c <_vfprintf_r+0xf70>
 8005ef2:	ac2e      	add	r4, sp, #184	; 0xb8
 8005ef4:	e7c5      	b.n	8005e82 <_vfprintf_r+0xe66>
 8005ef6:	2e00      	cmp	r6, #0
 8005ef8:	dde3      	ble.n	8005ec2 <_vfprintf_r+0xea6>
 8005efa:	f04f 0810 	mov.w	r8, #16
 8005efe:	4f5e      	ldr	r7, [pc, #376]	; (8006078 <_vfprintf_r+0x105c>)
 8005f00:	2e10      	cmp	r6, #16
 8005f02:	6027      	str	r7, [r4, #0]
 8005f04:	dc04      	bgt.n	8005f10 <_vfprintf_r+0xef4>
 8005f06:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f08:	6066      	str	r6, [r4, #4]
 8005f0a:	441e      	add	r6, r3
 8005f0c:	9623      	str	r6, [sp, #140]	; 0x8c
 8005f0e:	e7cb      	b.n	8005ea8 <_vfprintf_r+0xe8c>
 8005f10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f12:	f8c4 8004 	str.w	r8, [r4, #4]
 8005f16:	3310      	adds	r3, #16
 8005f18:	9323      	str	r3, [sp, #140]	; 0x8c
 8005f1a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	2b07      	cmp	r3, #7
 8005f20:	9322      	str	r3, [sp, #136]	; 0x88
 8005f22:	dc02      	bgt.n	8005f2a <_vfprintf_r+0xf0e>
 8005f24:	3408      	adds	r4, #8
 8005f26:	3e10      	subs	r6, #16
 8005f28:	e7ea      	b.n	8005f00 <_vfprintf_r+0xee4>
 8005f2a:	aa21      	add	r2, sp, #132	; 0x84
 8005f2c:	4629      	mov	r1, r5
 8005f2e:	4648      	mov	r0, r9
 8005f30:	f002 fb4d 	bl	80085ce <__sprint_r>
 8005f34:	bb50      	cbnz	r0, 8005f8c <_vfprintf_r+0xf70>
 8005f36:	ac2e      	add	r4, sp, #184	; 0xb8
 8005f38:	e7f5      	b.n	8005f26 <_vfprintf_r+0xf0a>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	6063      	str	r3, [r4, #4]
 8005f3e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f40:	f8c4 8000 	str.w	r8, [r4]
 8005f44:	3301      	adds	r3, #1
 8005f46:	e7ae      	b.n	8005ea6 <_vfprintf_r+0xe8a>
 8005f48:	3408      	adds	r4, #8
 8005f4a:	e7ba      	b.n	8005ec2 <_vfprintf_r+0xea6>
 8005f4c:	3408      	adds	r4, #8
 8005f4e:	f7ff bbde 	b.w	800570e <_vfprintf_r+0x6f2>
 8005f52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005f56:	1a9e      	subs	r6, r3, r2
 8005f58:	2e00      	cmp	r6, #0
 8005f5a:	f77f abdc 	ble.w	8005716 <_vfprintf_r+0x6fa>
 8005f5e:	2710      	movs	r7, #16
 8005f60:	4b46      	ldr	r3, [pc, #280]	; (800607c <_vfprintf_r+0x1060>)
 8005f62:	2e10      	cmp	r6, #16
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	dc20      	bgt.n	8005faa <_vfprintf_r+0xf8e>
 8005f68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f6a:	6066      	str	r6, [r4, #4]
 8005f6c:	441e      	add	r6, r3
 8005f6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005f70:	9623      	str	r6, [sp, #140]	; 0x8c
 8005f72:	3301      	adds	r3, #1
 8005f74:	2b07      	cmp	r3, #7
 8005f76:	9322      	str	r3, [sp, #136]	; 0x88
 8005f78:	f77f abcd 	ble.w	8005716 <_vfprintf_r+0x6fa>
 8005f7c:	aa21      	add	r2, sp, #132	; 0x84
 8005f7e:	4629      	mov	r1, r5
 8005f80:	4648      	mov	r0, r9
 8005f82:	f002 fb24 	bl	80085ce <__sprint_r>
 8005f86:	2800      	cmp	r0, #0
 8005f88:	f43f abc5 	beq.w	8005716 <_vfprintf_r+0x6fa>
 8005f8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f8e:	07d9      	lsls	r1, r3, #31
 8005f90:	d405      	bmi.n	8005f9e <_vfprintf_r+0xf82>
 8005f92:	89ab      	ldrh	r3, [r5, #12]
 8005f94:	059a      	lsls	r2, r3, #22
 8005f96:	d402      	bmi.n	8005f9e <_vfprintf_r+0xf82>
 8005f98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f9a:	f001 fbbc 	bl	8007716 <__retarget_lock_release_recursive>
 8005f9e:	89ab      	ldrh	r3, [r5, #12]
 8005fa0:	065b      	lsls	r3, r3, #25
 8005fa2:	f57f a8a8 	bpl.w	80050f6 <_vfprintf_r+0xda>
 8005fa6:	f7ff b87e 	b.w	80050a6 <_vfprintf_r+0x8a>
 8005faa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005fac:	6067      	str	r7, [r4, #4]
 8005fae:	3310      	adds	r3, #16
 8005fb0:	9323      	str	r3, [sp, #140]	; 0x8c
 8005fb2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	2b07      	cmp	r3, #7
 8005fb8:	9322      	str	r3, [sp, #136]	; 0x88
 8005fba:	dc02      	bgt.n	8005fc2 <_vfprintf_r+0xfa6>
 8005fbc:	3408      	adds	r4, #8
 8005fbe:	3e10      	subs	r6, #16
 8005fc0:	e7ce      	b.n	8005f60 <_vfprintf_r+0xf44>
 8005fc2:	aa21      	add	r2, sp, #132	; 0x84
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	4648      	mov	r0, r9
 8005fc8:	f002 fb01 	bl	80085ce <__sprint_r>
 8005fcc:	2800      	cmp	r0, #0
 8005fce:	d1dd      	bne.n	8005f8c <_vfprintf_r+0xf70>
 8005fd0:	ac2e      	add	r4, sp, #184	; 0xb8
 8005fd2:	e7f4      	b.n	8005fbe <_vfprintf_r+0xfa2>
 8005fd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005fd6:	b913      	cbnz	r3, 8005fde <_vfprintf_r+0xfc2>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	9322      	str	r3, [sp, #136]	; 0x88
 8005fdc:	e7d6      	b.n	8005f8c <_vfprintf_r+0xf70>
 8005fde:	aa21      	add	r2, sp, #132	; 0x84
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	4648      	mov	r0, r9
 8005fe4:	f002 faf3 	bl	80085ce <__sprint_r>
 8005fe8:	2800      	cmp	r0, #0
 8005fea:	d0f5      	beq.n	8005fd8 <_vfprintf_r+0xfbc>
 8005fec:	e7ce      	b.n	8005f8c <_vfprintf_r+0xf70>
 8005fee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ff0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ff2:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005ff4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005ff6:	f7fa fd71 	bl	8000adc <__aeabi_dcmpun>
 8005ffa:	2800      	cmp	r0, #0
 8005ffc:	f43f aa28 	beq.w	8005450 <_vfprintf_r+0x434>
 8006000:	4b1f      	ldr	r3, [pc, #124]	; (8006080 <_vfprintf_r+0x1064>)
 8006002:	4a20      	ldr	r2, [pc, #128]	; (8006084 <_vfprintf_r+0x1068>)
 8006004:	f7ff ba18 	b.w	8005438 <_vfprintf_r+0x41c>
 8006008:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800600a:	1a1b      	subs	r3, r3, r0
 800600c:	9307      	str	r3, [sp, #28]
 800600e:	f7ff ba9c 	b.w	800554a <_vfprintf_r+0x52e>
 8006012:	ea56 0207 	orrs.w	r2, r6, r7
 8006016:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800601a:	f43f ac1a 	beq.w	8005852 <_vfprintf_r+0x836>
 800601e:	2b01      	cmp	r3, #1
 8006020:	f43f ac8e 	beq.w	8005940 <_vfprintf_r+0x924>
 8006024:	2b02      	cmp	r3, #2
 8006026:	f43f acae 	beq.w	8005986 <_vfprintf_r+0x96a>
 800602a:	ab2e      	add	r3, sp, #184	; 0xb8
 800602c:	08f1      	lsrs	r1, r6, #3
 800602e:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8006032:	08f8      	lsrs	r0, r7, #3
 8006034:	f006 0207 	and.w	r2, r6, #7
 8006038:	4607      	mov	r7, r0
 800603a:	460e      	mov	r6, r1
 800603c:	3230      	adds	r2, #48	; 0x30
 800603e:	ea56 0107 	orrs.w	r1, r6, r7
 8006042:	f103 38ff 	add.w	r8, r3, #4294967295
 8006046:	f803 2c01 	strb.w	r2, [r3, #-1]
 800604a:	f47f ac77 	bne.w	800593c <_vfprintf_r+0x920>
 800604e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006050:	07c8      	lsls	r0, r1, #31
 8006052:	d506      	bpl.n	8006062 <_vfprintf_r+0x1046>
 8006054:	2a30      	cmp	r2, #48	; 0x30
 8006056:	d004      	beq.n	8006062 <_vfprintf_r+0x1046>
 8006058:	2230      	movs	r2, #48	; 0x30
 800605a:	f808 2c01 	strb.w	r2, [r8, #-1]
 800605e:	f1a3 0802 	sub.w	r8, r3, #2
 8006062:	ab2e      	add	r3, sp, #184	; 0xb8
 8006064:	465e      	mov	r6, fp
 8006066:	eba3 0b08 	sub.w	fp, r3, r8
 800606a:	2300      	movs	r3, #0
 800606c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006070:	930a      	str	r3, [sp, #40]	; 0x28
 8006072:	f7ff babb 	b.w	80055ec <_vfprintf_r+0x5d0>
 8006076:	bf00      	nop
 8006078:	08008c16 	.word	0x08008c16
 800607c:	08008c06 	.word	0x08008c06
 8006080:	08008bda 	.word	0x08008bda
 8006084:	08008bde 	.word	0x08008bde

08006088 <__sbprintf>:
 8006088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800608a:	460c      	mov	r4, r1
 800608c:	461f      	mov	r7, r3
 800608e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006090:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8006094:	9319      	str	r3, [sp, #100]	; 0x64
 8006096:	89e3      	ldrh	r3, [r4, #14]
 8006098:	8989      	ldrh	r1, [r1, #12]
 800609a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800609e:	6a23      	ldr	r3, [r4, #32]
 80060a0:	f021 0102 	bic.w	r1, r1, #2
 80060a4:	9308      	str	r3, [sp, #32]
 80060a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80060a8:	f8ad 100c 	strh.w	r1, [sp, #12]
 80060ac:	a91a      	add	r1, sp, #104	; 0x68
 80060ae:	4615      	mov	r5, r2
 80060b0:	4606      	mov	r6, r0
 80060b2:	930a      	str	r3, [sp, #40]	; 0x28
 80060b4:	9100      	str	r1, [sp, #0]
 80060b6:	2300      	movs	r3, #0
 80060b8:	9104      	str	r1, [sp, #16]
 80060ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80060be:	a816      	add	r0, sp, #88	; 0x58
 80060c0:	9102      	str	r1, [sp, #8]
 80060c2:	9105      	str	r1, [sp, #20]
 80060c4:	9306      	str	r3, [sp, #24]
 80060c6:	f001 fb23 	bl	8007710 <__retarget_lock_init_recursive>
 80060ca:	462a      	mov	r2, r5
 80060cc:	463b      	mov	r3, r7
 80060ce:	4669      	mov	r1, sp
 80060d0:	4630      	mov	r0, r6
 80060d2:	f7fe ffa3 	bl	800501c <_vfprintf_r>
 80060d6:	1e05      	subs	r5, r0, #0
 80060d8:	db07      	blt.n	80060ea <__sbprintf+0x62>
 80060da:	4669      	mov	r1, sp
 80060dc:	4630      	mov	r0, r6
 80060de:	f000 ff75 	bl	8006fcc <_fflush_r>
 80060e2:	2800      	cmp	r0, #0
 80060e4:	bf18      	it	ne
 80060e6:	f04f 35ff 	movne.w	r5, #4294967295
 80060ea:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80060ee:	9816      	ldr	r0, [sp, #88]	; 0x58
 80060f0:	065b      	lsls	r3, r3, #25
 80060f2:	bf42      	ittt	mi
 80060f4:	89a3      	ldrhmi	r3, [r4, #12]
 80060f6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80060fa:	81a3      	strhmi	r3, [r4, #12]
 80060fc:	f001 fb09 	bl	8007712 <__retarget_lock_close_recursive>
 8006100:	4628      	mov	r0, r5
 8006102:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8006106:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006108 <__swsetup_r>:
 8006108:	4b32      	ldr	r3, [pc, #200]	; (80061d4 <__swsetup_r+0xcc>)
 800610a:	b570      	push	{r4, r5, r6, lr}
 800610c:	681d      	ldr	r5, [r3, #0]
 800610e:	4606      	mov	r6, r0
 8006110:	460c      	mov	r4, r1
 8006112:	b125      	cbz	r5, 800611e <__swsetup_r+0x16>
 8006114:	69ab      	ldr	r3, [r5, #24]
 8006116:	b913      	cbnz	r3, 800611e <__swsetup_r+0x16>
 8006118:	4628      	mov	r0, r5
 800611a:	f000 ffeb 	bl	80070f4 <__sinit>
 800611e:	4b2e      	ldr	r3, [pc, #184]	; (80061d8 <__swsetup_r+0xd0>)
 8006120:	429c      	cmp	r4, r3
 8006122:	d10f      	bne.n	8006144 <__swsetup_r+0x3c>
 8006124:	686c      	ldr	r4, [r5, #4]
 8006126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800612a:	b29a      	uxth	r2, r3
 800612c:	0715      	lsls	r5, r2, #28
 800612e:	d42c      	bmi.n	800618a <__swsetup_r+0x82>
 8006130:	06d0      	lsls	r0, r2, #27
 8006132:	d411      	bmi.n	8006158 <__swsetup_r+0x50>
 8006134:	2209      	movs	r2, #9
 8006136:	6032      	str	r2, [r6, #0]
 8006138:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800613c:	81a3      	strh	r3, [r4, #12]
 800613e:	f04f 30ff 	mov.w	r0, #4294967295
 8006142:	bd70      	pop	{r4, r5, r6, pc}
 8006144:	4b25      	ldr	r3, [pc, #148]	; (80061dc <__swsetup_r+0xd4>)
 8006146:	429c      	cmp	r4, r3
 8006148:	d101      	bne.n	800614e <__swsetup_r+0x46>
 800614a:	68ac      	ldr	r4, [r5, #8]
 800614c:	e7eb      	b.n	8006126 <__swsetup_r+0x1e>
 800614e:	4b24      	ldr	r3, [pc, #144]	; (80061e0 <__swsetup_r+0xd8>)
 8006150:	429c      	cmp	r4, r3
 8006152:	bf08      	it	eq
 8006154:	68ec      	ldreq	r4, [r5, #12]
 8006156:	e7e6      	b.n	8006126 <__swsetup_r+0x1e>
 8006158:	0751      	lsls	r1, r2, #29
 800615a:	d512      	bpl.n	8006182 <__swsetup_r+0x7a>
 800615c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800615e:	b141      	cbz	r1, 8006172 <__swsetup_r+0x6a>
 8006160:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006164:	4299      	cmp	r1, r3
 8006166:	d002      	beq.n	800616e <__swsetup_r+0x66>
 8006168:	4630      	mov	r0, r6
 800616a:	f001 f89b 	bl	80072a4 <_free_r>
 800616e:	2300      	movs	r3, #0
 8006170:	6363      	str	r3, [r4, #52]	; 0x34
 8006172:	89a3      	ldrh	r3, [r4, #12]
 8006174:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006178:	81a3      	strh	r3, [r4, #12]
 800617a:	2300      	movs	r3, #0
 800617c:	6063      	str	r3, [r4, #4]
 800617e:	6923      	ldr	r3, [r4, #16]
 8006180:	6023      	str	r3, [r4, #0]
 8006182:	89a3      	ldrh	r3, [r4, #12]
 8006184:	f043 0308 	orr.w	r3, r3, #8
 8006188:	81a3      	strh	r3, [r4, #12]
 800618a:	6923      	ldr	r3, [r4, #16]
 800618c:	b94b      	cbnz	r3, 80061a2 <__swsetup_r+0x9a>
 800618e:	89a3      	ldrh	r3, [r4, #12]
 8006190:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006194:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006198:	d003      	beq.n	80061a2 <__swsetup_r+0x9a>
 800619a:	4621      	mov	r1, r4
 800619c:	4630      	mov	r0, r6
 800619e:	f001 fae7 	bl	8007770 <__smakebuf_r>
 80061a2:	89a2      	ldrh	r2, [r4, #12]
 80061a4:	f012 0301 	ands.w	r3, r2, #1
 80061a8:	d00c      	beq.n	80061c4 <__swsetup_r+0xbc>
 80061aa:	2300      	movs	r3, #0
 80061ac:	60a3      	str	r3, [r4, #8]
 80061ae:	6963      	ldr	r3, [r4, #20]
 80061b0:	425b      	negs	r3, r3
 80061b2:	61a3      	str	r3, [r4, #24]
 80061b4:	6923      	ldr	r3, [r4, #16]
 80061b6:	b953      	cbnz	r3, 80061ce <__swsetup_r+0xc6>
 80061b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061bc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80061c0:	d1ba      	bne.n	8006138 <__swsetup_r+0x30>
 80061c2:	bd70      	pop	{r4, r5, r6, pc}
 80061c4:	0792      	lsls	r2, r2, #30
 80061c6:	bf58      	it	pl
 80061c8:	6963      	ldrpl	r3, [r4, #20]
 80061ca:	60a3      	str	r3, [r4, #8]
 80061cc:	e7f2      	b.n	80061b4 <__swsetup_r+0xac>
 80061ce:	2000      	movs	r0, #0
 80061d0:	e7f7      	b.n	80061c2 <__swsetup_r+0xba>
 80061d2:	bf00      	nop
 80061d4:	2000008c 	.word	0x2000008c
 80061d8:	08008c54 	.word	0x08008c54
 80061dc:	08008c74 	.word	0x08008c74
 80061e0:	08008c34 	.word	0x08008c34

080061e4 <quorem>:
 80061e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e8:	6903      	ldr	r3, [r0, #16]
 80061ea:	690c      	ldr	r4, [r1, #16]
 80061ec:	4680      	mov	r8, r0
 80061ee:	429c      	cmp	r4, r3
 80061f0:	f300 8082 	bgt.w	80062f8 <quorem+0x114>
 80061f4:	3c01      	subs	r4, #1
 80061f6:	f101 0714 	add.w	r7, r1, #20
 80061fa:	f100 0614 	add.w	r6, r0, #20
 80061fe:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006202:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006206:	3501      	adds	r5, #1
 8006208:	fbb0 f5f5 	udiv	r5, r0, r5
 800620c:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006210:	eb06 030e 	add.w	r3, r6, lr
 8006214:	eb07 090e 	add.w	r9, r7, lr
 8006218:	9301      	str	r3, [sp, #4]
 800621a:	b38d      	cbz	r5, 8006280 <quorem+0x9c>
 800621c:	f04f 0a00 	mov.w	sl, #0
 8006220:	4638      	mov	r0, r7
 8006222:	46b4      	mov	ip, r6
 8006224:	46d3      	mov	fp, sl
 8006226:	f850 2b04 	ldr.w	r2, [r0], #4
 800622a:	b293      	uxth	r3, r2
 800622c:	fb05 a303 	mla	r3, r5, r3, sl
 8006230:	0c12      	lsrs	r2, r2, #16
 8006232:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006236:	fb05 a202 	mla	r2, r5, r2, sl
 800623a:	b29b      	uxth	r3, r3
 800623c:	ebab 0303 	sub.w	r3, fp, r3
 8006240:	f8bc b000 	ldrh.w	fp, [ip]
 8006244:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006248:	445b      	add	r3, fp
 800624a:	fa1f fb82 	uxth.w	fp, r2
 800624e:	f8dc 2000 	ldr.w	r2, [ip]
 8006252:	4581      	cmp	r9, r0
 8006254:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006258:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800625c:	b29b      	uxth	r3, r3
 800625e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006262:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006266:	f84c 3b04 	str.w	r3, [ip], #4
 800626a:	d2dc      	bcs.n	8006226 <quorem+0x42>
 800626c:	f856 300e 	ldr.w	r3, [r6, lr]
 8006270:	b933      	cbnz	r3, 8006280 <quorem+0x9c>
 8006272:	9b01      	ldr	r3, [sp, #4]
 8006274:	3b04      	subs	r3, #4
 8006276:	429e      	cmp	r6, r3
 8006278:	461a      	mov	r2, r3
 800627a:	d331      	bcc.n	80062e0 <quorem+0xfc>
 800627c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006280:	4640      	mov	r0, r8
 8006282:	f001 ff06 	bl	8008092 <__mcmp>
 8006286:	2800      	cmp	r0, #0
 8006288:	db26      	blt.n	80062d8 <quorem+0xf4>
 800628a:	4630      	mov	r0, r6
 800628c:	f04f 0e00 	mov.w	lr, #0
 8006290:	3501      	adds	r5, #1
 8006292:	f857 1b04 	ldr.w	r1, [r7], #4
 8006296:	f8d0 c000 	ldr.w	ip, [r0]
 800629a:	b28b      	uxth	r3, r1
 800629c:	ebae 0303 	sub.w	r3, lr, r3
 80062a0:	fa1f f28c 	uxth.w	r2, ip
 80062a4:	4413      	add	r3, r2
 80062a6:	0c0a      	lsrs	r2, r1, #16
 80062a8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80062ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80062b6:	45b9      	cmp	r9, r7
 80062b8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80062bc:	f840 3b04 	str.w	r3, [r0], #4
 80062c0:	d2e7      	bcs.n	8006292 <quorem+0xae>
 80062c2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80062c6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80062ca:	b92a      	cbnz	r2, 80062d8 <quorem+0xf4>
 80062cc:	3b04      	subs	r3, #4
 80062ce:	429e      	cmp	r6, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	d30b      	bcc.n	80062ec <quorem+0x108>
 80062d4:	f8c8 4010 	str.w	r4, [r8, #16]
 80062d8:	4628      	mov	r0, r5
 80062da:	b003      	add	sp, #12
 80062dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e0:	6812      	ldr	r2, [r2, #0]
 80062e2:	3b04      	subs	r3, #4
 80062e4:	2a00      	cmp	r2, #0
 80062e6:	d1c9      	bne.n	800627c <quorem+0x98>
 80062e8:	3c01      	subs	r4, #1
 80062ea:	e7c4      	b.n	8006276 <quorem+0x92>
 80062ec:	6812      	ldr	r2, [r2, #0]
 80062ee:	3b04      	subs	r3, #4
 80062f0:	2a00      	cmp	r2, #0
 80062f2:	d1ef      	bne.n	80062d4 <quorem+0xf0>
 80062f4:	3c01      	subs	r4, #1
 80062f6:	e7ea      	b.n	80062ce <quorem+0xea>
 80062f8:	2000      	movs	r0, #0
 80062fa:	e7ee      	b.n	80062da <quorem+0xf6>
 80062fc:	0000      	movs	r0, r0
	...

08006300 <_dtoa_r>:
 8006300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006304:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006306:	b095      	sub	sp, #84	; 0x54
 8006308:	4604      	mov	r4, r0
 800630a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800630c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006310:	b93e      	cbnz	r6, 8006322 <_dtoa_r+0x22>
 8006312:	2010      	movs	r0, #16
 8006314:	f001 fa6c 	bl	80077f0 <malloc>
 8006318:	6260      	str	r0, [r4, #36]	; 0x24
 800631a:	6046      	str	r6, [r0, #4]
 800631c:	6086      	str	r6, [r0, #8]
 800631e:	6006      	str	r6, [r0, #0]
 8006320:	60c6      	str	r6, [r0, #12]
 8006322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006324:	6819      	ldr	r1, [r3, #0]
 8006326:	b151      	cbz	r1, 800633e <_dtoa_r+0x3e>
 8006328:	685a      	ldr	r2, [r3, #4]
 800632a:	2301      	movs	r3, #1
 800632c:	4093      	lsls	r3, r2
 800632e:	604a      	str	r2, [r1, #4]
 8006330:	608b      	str	r3, [r1, #8]
 8006332:	4620      	mov	r0, r4
 8006334:	f001 fcd8 	bl	8007ce8 <_Bfree>
 8006338:	2200      	movs	r2, #0
 800633a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800633c:	601a      	str	r2, [r3, #0]
 800633e:	9b03      	ldr	r3, [sp, #12]
 8006340:	2b00      	cmp	r3, #0
 8006342:	bfb7      	itett	lt
 8006344:	2301      	movlt	r3, #1
 8006346:	2300      	movge	r3, #0
 8006348:	602b      	strlt	r3, [r5, #0]
 800634a:	9b03      	ldrlt	r3, [sp, #12]
 800634c:	bfae      	itee	ge
 800634e:	602b      	strge	r3, [r5, #0]
 8006350:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006354:	9303      	strlt	r3, [sp, #12]
 8006356:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800635a:	4bab      	ldr	r3, [pc, #684]	; (8006608 <_dtoa_r+0x308>)
 800635c:	ea33 0309 	bics.w	r3, r3, r9
 8006360:	d11b      	bne.n	800639a <_dtoa_r+0x9a>
 8006362:	f242 730f 	movw	r3, #9999	; 0x270f
 8006366:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006368:	6013      	str	r3, [r2, #0]
 800636a:	9b02      	ldr	r3, [sp, #8]
 800636c:	b923      	cbnz	r3, 8006378 <_dtoa_r+0x78>
 800636e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8006372:	2800      	cmp	r0, #0
 8006374:	f000 8583 	beq.w	8006e7e <_dtoa_r+0xb7e>
 8006378:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800637a:	b953      	cbnz	r3, 8006392 <_dtoa_r+0x92>
 800637c:	4ba3      	ldr	r3, [pc, #652]	; (800660c <_dtoa_r+0x30c>)
 800637e:	e021      	b.n	80063c4 <_dtoa_r+0xc4>
 8006380:	4ba3      	ldr	r3, [pc, #652]	; (8006610 <_dtoa_r+0x310>)
 8006382:	9306      	str	r3, [sp, #24]
 8006384:	3308      	adds	r3, #8
 8006386:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	9806      	ldr	r0, [sp, #24]
 800638c:	b015      	add	sp, #84	; 0x54
 800638e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006392:	4b9e      	ldr	r3, [pc, #632]	; (800660c <_dtoa_r+0x30c>)
 8006394:	9306      	str	r3, [sp, #24]
 8006396:	3303      	adds	r3, #3
 8006398:	e7f5      	b.n	8006386 <_dtoa_r+0x86>
 800639a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800639e:	2200      	movs	r2, #0
 80063a0:	2300      	movs	r3, #0
 80063a2:	4630      	mov	r0, r6
 80063a4:	4639      	mov	r1, r7
 80063a6:	f7fa fb67 	bl	8000a78 <__aeabi_dcmpeq>
 80063aa:	4680      	mov	r8, r0
 80063ac:	b160      	cbz	r0, 80063c8 <_dtoa_r+0xc8>
 80063ae:	2301      	movs	r3, #1
 80063b0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80063b2:	6013      	str	r3, [r2, #0]
 80063b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	f000 855e 	beq.w	8006e78 <_dtoa_r+0xb78>
 80063bc:	4b95      	ldr	r3, [pc, #596]	; (8006614 <_dtoa_r+0x314>)
 80063be:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	3b01      	subs	r3, #1
 80063c4:	9306      	str	r3, [sp, #24]
 80063c6:	e7e0      	b.n	800638a <_dtoa_r+0x8a>
 80063c8:	ab12      	add	r3, sp, #72	; 0x48
 80063ca:	9301      	str	r3, [sp, #4]
 80063cc:	ab13      	add	r3, sp, #76	; 0x4c
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	4632      	mov	r2, r6
 80063d2:	463b      	mov	r3, r7
 80063d4:	4620      	mov	r0, r4
 80063d6:	f001 fed5 	bl	8008184 <__d2b>
 80063da:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80063de:	4682      	mov	sl, r0
 80063e0:	2d00      	cmp	r5, #0
 80063e2:	d07d      	beq.n	80064e0 <_dtoa_r+0x1e0>
 80063e4:	4630      	mov	r0, r6
 80063e6:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80063ea:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80063ee:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80063f2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80063f6:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80063fa:	2200      	movs	r2, #0
 80063fc:	4b86      	ldr	r3, [pc, #536]	; (8006618 <_dtoa_r+0x318>)
 80063fe:	f7f9 ff1f 	bl	8000240 <__aeabi_dsub>
 8006402:	a37b      	add	r3, pc, #492	; (adr r3, 80065f0 <_dtoa_r+0x2f0>)
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f7fa f8ce 	bl	80005a8 <__aeabi_dmul>
 800640c:	a37a      	add	r3, pc, #488	; (adr r3, 80065f8 <_dtoa_r+0x2f8>)
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	f7f9 ff17 	bl	8000244 <__adddf3>
 8006416:	4606      	mov	r6, r0
 8006418:	4628      	mov	r0, r5
 800641a:	460f      	mov	r7, r1
 800641c:	f7fa f85e 	bl	80004dc <__aeabi_i2d>
 8006420:	a377      	add	r3, pc, #476	; (adr r3, 8006600 <_dtoa_r+0x300>)
 8006422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006426:	f7fa f8bf 	bl	80005a8 <__aeabi_dmul>
 800642a:	4602      	mov	r2, r0
 800642c:	460b      	mov	r3, r1
 800642e:	4630      	mov	r0, r6
 8006430:	4639      	mov	r1, r7
 8006432:	f7f9 ff07 	bl	8000244 <__adddf3>
 8006436:	4606      	mov	r6, r0
 8006438:	460f      	mov	r7, r1
 800643a:	f7fa fb65 	bl	8000b08 <__aeabi_d2iz>
 800643e:	2200      	movs	r2, #0
 8006440:	4683      	mov	fp, r0
 8006442:	2300      	movs	r3, #0
 8006444:	4630      	mov	r0, r6
 8006446:	4639      	mov	r1, r7
 8006448:	f7fa fb20 	bl	8000a8c <__aeabi_dcmplt>
 800644c:	b158      	cbz	r0, 8006466 <_dtoa_r+0x166>
 800644e:	4658      	mov	r0, fp
 8006450:	f7fa f844 	bl	80004dc <__aeabi_i2d>
 8006454:	4602      	mov	r2, r0
 8006456:	460b      	mov	r3, r1
 8006458:	4630      	mov	r0, r6
 800645a:	4639      	mov	r1, r7
 800645c:	f7fa fb0c 	bl	8000a78 <__aeabi_dcmpeq>
 8006460:	b908      	cbnz	r0, 8006466 <_dtoa_r+0x166>
 8006462:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006466:	f1bb 0f16 	cmp.w	fp, #22
 800646a:	d858      	bhi.n	800651e <_dtoa_r+0x21e>
 800646c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006470:	496a      	ldr	r1, [pc, #424]	; (800661c <_dtoa_r+0x31c>)
 8006472:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800647a:	f7fa fb25 	bl	8000ac8 <__aeabi_dcmpgt>
 800647e:	2800      	cmp	r0, #0
 8006480:	d04f      	beq.n	8006522 <_dtoa_r+0x222>
 8006482:	2300      	movs	r3, #0
 8006484:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006488:	930d      	str	r3, [sp, #52]	; 0x34
 800648a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800648c:	1b5d      	subs	r5, r3, r5
 800648e:	1e6b      	subs	r3, r5, #1
 8006490:	9307      	str	r3, [sp, #28]
 8006492:	bf43      	ittte	mi
 8006494:	2300      	movmi	r3, #0
 8006496:	f1c5 0801 	rsbmi	r8, r5, #1
 800649a:	9307      	strmi	r3, [sp, #28]
 800649c:	f04f 0800 	movpl.w	r8, #0
 80064a0:	f1bb 0f00 	cmp.w	fp, #0
 80064a4:	db3f      	blt.n	8006526 <_dtoa_r+0x226>
 80064a6:	9b07      	ldr	r3, [sp, #28]
 80064a8:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80064ac:	445b      	add	r3, fp
 80064ae:	9307      	str	r3, [sp, #28]
 80064b0:	2300      	movs	r3, #0
 80064b2:	9308      	str	r3, [sp, #32]
 80064b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80064b6:	2b09      	cmp	r3, #9
 80064b8:	f200 80b4 	bhi.w	8006624 <_dtoa_r+0x324>
 80064bc:	2b05      	cmp	r3, #5
 80064be:	bfc4      	itt	gt
 80064c0:	3b04      	subgt	r3, #4
 80064c2:	931e      	strgt	r3, [sp, #120]	; 0x78
 80064c4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80064c6:	bfc8      	it	gt
 80064c8:	2600      	movgt	r6, #0
 80064ca:	f1a3 0302 	sub.w	r3, r3, #2
 80064ce:	bfd8      	it	le
 80064d0:	2601      	movle	r6, #1
 80064d2:	2b03      	cmp	r3, #3
 80064d4:	f200 80b2 	bhi.w	800663c <_dtoa_r+0x33c>
 80064d8:	e8df f003 	tbb	[pc, r3]
 80064dc:	782d8684 	.word	0x782d8684
 80064e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80064e2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80064e4:	441d      	add	r5, r3
 80064e6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80064ea:	2b20      	cmp	r3, #32
 80064ec:	dd11      	ble.n	8006512 <_dtoa_r+0x212>
 80064ee:	9a02      	ldr	r2, [sp, #8]
 80064f0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80064f4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80064f8:	fa22 f000 	lsr.w	r0, r2, r0
 80064fc:	fa09 f303 	lsl.w	r3, r9, r3
 8006500:	4318      	orrs	r0, r3
 8006502:	f7f9 ffdb 	bl	80004bc <__aeabi_ui2d>
 8006506:	2301      	movs	r3, #1
 8006508:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800650c:	3d01      	subs	r5, #1
 800650e:	9310      	str	r3, [sp, #64]	; 0x40
 8006510:	e773      	b.n	80063fa <_dtoa_r+0xfa>
 8006512:	f1c3 0020 	rsb	r0, r3, #32
 8006516:	9b02      	ldr	r3, [sp, #8]
 8006518:	fa03 f000 	lsl.w	r0, r3, r0
 800651c:	e7f1      	b.n	8006502 <_dtoa_r+0x202>
 800651e:	2301      	movs	r3, #1
 8006520:	e7b2      	b.n	8006488 <_dtoa_r+0x188>
 8006522:	900d      	str	r0, [sp, #52]	; 0x34
 8006524:	e7b1      	b.n	800648a <_dtoa_r+0x18a>
 8006526:	f1cb 0300 	rsb	r3, fp, #0
 800652a:	9308      	str	r3, [sp, #32]
 800652c:	2300      	movs	r3, #0
 800652e:	eba8 080b 	sub.w	r8, r8, fp
 8006532:	930c      	str	r3, [sp, #48]	; 0x30
 8006534:	e7be      	b.n	80064b4 <_dtoa_r+0x1b4>
 8006536:	2301      	movs	r3, #1
 8006538:	9309      	str	r3, [sp, #36]	; 0x24
 800653a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800653c:	2b00      	cmp	r3, #0
 800653e:	f340 8080 	ble.w	8006642 <_dtoa_r+0x342>
 8006542:	4699      	mov	r9, r3
 8006544:	9304      	str	r3, [sp, #16]
 8006546:	2200      	movs	r2, #0
 8006548:	2104      	movs	r1, #4
 800654a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800654c:	606a      	str	r2, [r5, #4]
 800654e:	f101 0214 	add.w	r2, r1, #20
 8006552:	429a      	cmp	r2, r3
 8006554:	d97a      	bls.n	800664c <_dtoa_r+0x34c>
 8006556:	6869      	ldr	r1, [r5, #4]
 8006558:	4620      	mov	r0, r4
 800655a:	f001 fb91 	bl	8007c80 <_Balloc>
 800655e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006560:	6028      	str	r0, [r5, #0]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f1b9 0f0e 	cmp.w	r9, #14
 8006568:	9306      	str	r3, [sp, #24]
 800656a:	f200 80f0 	bhi.w	800674e <_dtoa_r+0x44e>
 800656e:	2e00      	cmp	r6, #0
 8006570:	f000 80ed 	beq.w	800674e <_dtoa_r+0x44e>
 8006574:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006578:	f1bb 0f00 	cmp.w	fp, #0
 800657c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006580:	dd79      	ble.n	8006676 <_dtoa_r+0x376>
 8006582:	4a26      	ldr	r2, [pc, #152]	; (800661c <_dtoa_r+0x31c>)
 8006584:	f00b 030f 	and.w	r3, fp, #15
 8006588:	ea4f 162b 	mov.w	r6, fp, asr #4
 800658c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006590:	06f0      	lsls	r0, r6, #27
 8006592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006596:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800659a:	d55c      	bpl.n	8006656 <_dtoa_r+0x356>
 800659c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80065a0:	4b1f      	ldr	r3, [pc, #124]	; (8006620 <_dtoa_r+0x320>)
 80065a2:	2503      	movs	r5, #3
 80065a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065a8:	f7fa f928 	bl	80007fc <__aeabi_ddiv>
 80065ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065b0:	f006 060f 	and.w	r6, r6, #15
 80065b4:	4f1a      	ldr	r7, [pc, #104]	; (8006620 <_dtoa_r+0x320>)
 80065b6:	2e00      	cmp	r6, #0
 80065b8:	d14f      	bne.n	800665a <_dtoa_r+0x35a>
 80065ba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80065be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065c2:	f7fa f91b 	bl	80007fc <__aeabi_ddiv>
 80065c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065ca:	e06e      	b.n	80066aa <_dtoa_r+0x3aa>
 80065cc:	2301      	movs	r3, #1
 80065ce:	9309      	str	r3, [sp, #36]	; 0x24
 80065d0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80065d2:	445b      	add	r3, fp
 80065d4:	f103 0901 	add.w	r9, r3, #1
 80065d8:	9304      	str	r3, [sp, #16]
 80065da:	464b      	mov	r3, r9
 80065dc:	2b01      	cmp	r3, #1
 80065de:	bfb8      	it	lt
 80065e0:	2301      	movlt	r3, #1
 80065e2:	e7b0      	b.n	8006546 <_dtoa_r+0x246>
 80065e4:	2300      	movs	r3, #0
 80065e6:	e7a7      	b.n	8006538 <_dtoa_r+0x238>
 80065e8:	2300      	movs	r3, #0
 80065ea:	e7f0      	b.n	80065ce <_dtoa_r+0x2ce>
 80065ec:	f3af 8000 	nop.w
 80065f0:	636f4361 	.word	0x636f4361
 80065f4:	3fd287a7 	.word	0x3fd287a7
 80065f8:	8b60c8b3 	.word	0x8b60c8b3
 80065fc:	3fc68a28 	.word	0x3fc68a28
 8006600:	509f79fb 	.word	0x509f79fb
 8006604:	3fd34413 	.word	0x3fd34413
 8006608:	7ff00000 	.word	0x7ff00000
 800660c:	08008c2f 	.word	0x08008c2f
 8006610:	08008c26 	.word	0x08008c26
 8006614:	08008c05 	.word	0x08008c05
 8006618:	3ff80000 	.word	0x3ff80000
 800661c:	08008cc0 	.word	0x08008cc0
 8006620:	08008c98 	.word	0x08008c98
 8006624:	2601      	movs	r6, #1
 8006626:	2300      	movs	r3, #0
 8006628:	9609      	str	r6, [sp, #36]	; 0x24
 800662a:	931e      	str	r3, [sp, #120]	; 0x78
 800662c:	f04f 33ff 	mov.w	r3, #4294967295
 8006630:	2200      	movs	r2, #0
 8006632:	9304      	str	r3, [sp, #16]
 8006634:	4699      	mov	r9, r3
 8006636:	2312      	movs	r3, #18
 8006638:	921f      	str	r2, [sp, #124]	; 0x7c
 800663a:	e784      	b.n	8006546 <_dtoa_r+0x246>
 800663c:	2301      	movs	r3, #1
 800663e:	9309      	str	r3, [sp, #36]	; 0x24
 8006640:	e7f4      	b.n	800662c <_dtoa_r+0x32c>
 8006642:	2301      	movs	r3, #1
 8006644:	9304      	str	r3, [sp, #16]
 8006646:	4699      	mov	r9, r3
 8006648:	461a      	mov	r2, r3
 800664a:	e7f5      	b.n	8006638 <_dtoa_r+0x338>
 800664c:	686a      	ldr	r2, [r5, #4]
 800664e:	0049      	lsls	r1, r1, #1
 8006650:	3201      	adds	r2, #1
 8006652:	606a      	str	r2, [r5, #4]
 8006654:	e77b      	b.n	800654e <_dtoa_r+0x24e>
 8006656:	2502      	movs	r5, #2
 8006658:	e7ac      	b.n	80065b4 <_dtoa_r+0x2b4>
 800665a:	07f1      	lsls	r1, r6, #31
 800665c:	d508      	bpl.n	8006670 <_dtoa_r+0x370>
 800665e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006662:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006666:	f7f9 ff9f 	bl	80005a8 <__aeabi_dmul>
 800666a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800666e:	3501      	adds	r5, #1
 8006670:	1076      	asrs	r6, r6, #1
 8006672:	3708      	adds	r7, #8
 8006674:	e79f      	b.n	80065b6 <_dtoa_r+0x2b6>
 8006676:	f000 80a5 	beq.w	80067c4 <_dtoa_r+0x4c4>
 800667a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800667e:	f1cb 0600 	rsb	r6, fp, #0
 8006682:	4ba2      	ldr	r3, [pc, #648]	; (800690c <_dtoa_r+0x60c>)
 8006684:	f006 020f 	and.w	r2, r6, #15
 8006688:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800668c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006690:	f7f9 ff8a 	bl	80005a8 <__aeabi_dmul>
 8006694:	2502      	movs	r5, #2
 8006696:	2300      	movs	r3, #0
 8006698:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800669c:	4f9c      	ldr	r7, [pc, #624]	; (8006910 <_dtoa_r+0x610>)
 800669e:	1136      	asrs	r6, r6, #4
 80066a0:	2e00      	cmp	r6, #0
 80066a2:	f040 8084 	bne.w	80067ae <_dtoa_r+0x4ae>
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d18d      	bne.n	80065c6 <_dtoa_r+0x2c6>
 80066aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 808b 	beq.w	80067c8 <_dtoa_r+0x4c8>
 80066b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80066ba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066be:	2200      	movs	r2, #0
 80066c0:	4b94      	ldr	r3, [pc, #592]	; (8006914 <_dtoa_r+0x614>)
 80066c2:	f7fa f9e3 	bl	8000a8c <__aeabi_dcmplt>
 80066c6:	2800      	cmp	r0, #0
 80066c8:	d07e      	beq.n	80067c8 <_dtoa_r+0x4c8>
 80066ca:	f1b9 0f00 	cmp.w	r9, #0
 80066ce:	d07b      	beq.n	80067c8 <_dtoa_r+0x4c8>
 80066d0:	9b04      	ldr	r3, [sp, #16]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	dd37      	ble.n	8006746 <_dtoa_r+0x446>
 80066d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066da:	2200      	movs	r2, #0
 80066dc:	4b8e      	ldr	r3, [pc, #568]	; (8006918 <_dtoa_r+0x618>)
 80066de:	f7f9 ff63 	bl	80005a8 <__aeabi_dmul>
 80066e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066e6:	9e04      	ldr	r6, [sp, #16]
 80066e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80066ec:	3501      	adds	r5, #1
 80066ee:	4628      	mov	r0, r5
 80066f0:	f7f9 fef4 	bl	80004dc <__aeabi_i2d>
 80066f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066f8:	f7f9 ff56 	bl	80005a8 <__aeabi_dmul>
 80066fc:	4b87      	ldr	r3, [pc, #540]	; (800691c <_dtoa_r+0x61c>)
 80066fe:	2200      	movs	r2, #0
 8006700:	f7f9 fda0 	bl	8000244 <__adddf3>
 8006704:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800670a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800670e:	950b      	str	r5, [sp, #44]	; 0x2c
 8006710:	2e00      	cmp	r6, #0
 8006712:	d15c      	bne.n	80067ce <_dtoa_r+0x4ce>
 8006714:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006718:	2200      	movs	r2, #0
 800671a:	4b81      	ldr	r3, [pc, #516]	; (8006920 <_dtoa_r+0x620>)
 800671c:	f7f9 fd90 	bl	8000240 <__aeabi_dsub>
 8006720:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006722:	462b      	mov	r3, r5
 8006724:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006728:	f7fa f9ce 	bl	8000ac8 <__aeabi_dcmpgt>
 800672c:	2800      	cmp	r0, #0
 800672e:	f040 82f7 	bne.w	8006d20 <_dtoa_r+0xa20>
 8006732:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006736:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006738:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800673c:	f7fa f9a6 	bl	8000a8c <__aeabi_dcmplt>
 8006740:	2800      	cmp	r0, #0
 8006742:	f040 82eb 	bne.w	8006d1c <_dtoa_r+0xa1c>
 8006746:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800674a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800674e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006750:	2b00      	cmp	r3, #0
 8006752:	f2c0 8150 	blt.w	80069f6 <_dtoa_r+0x6f6>
 8006756:	f1bb 0f0e 	cmp.w	fp, #14
 800675a:	f300 814c 	bgt.w	80069f6 <_dtoa_r+0x6f6>
 800675e:	4b6b      	ldr	r3, [pc, #428]	; (800690c <_dtoa_r+0x60c>)
 8006760:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006768:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800676c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800676e:	2b00      	cmp	r3, #0
 8006770:	f280 80da 	bge.w	8006928 <_dtoa_r+0x628>
 8006774:	f1b9 0f00 	cmp.w	r9, #0
 8006778:	f300 80d6 	bgt.w	8006928 <_dtoa_r+0x628>
 800677c:	f040 82cd 	bne.w	8006d1a <_dtoa_r+0xa1a>
 8006780:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006784:	2200      	movs	r2, #0
 8006786:	4b66      	ldr	r3, [pc, #408]	; (8006920 <_dtoa_r+0x620>)
 8006788:	f7f9 ff0e 	bl	80005a8 <__aeabi_dmul>
 800678c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006790:	f7fa f990 	bl	8000ab4 <__aeabi_dcmpge>
 8006794:	464e      	mov	r6, r9
 8006796:	464f      	mov	r7, r9
 8006798:	2800      	cmp	r0, #0
 800679a:	f040 82a4 	bne.w	8006ce6 <_dtoa_r+0x9e6>
 800679e:	9b06      	ldr	r3, [sp, #24]
 80067a0:	9a06      	ldr	r2, [sp, #24]
 80067a2:	1c5d      	adds	r5, r3, #1
 80067a4:	2331      	movs	r3, #49	; 0x31
 80067a6:	f10b 0b01 	add.w	fp, fp, #1
 80067aa:	7013      	strb	r3, [r2, #0]
 80067ac:	e29f      	b.n	8006cee <_dtoa_r+0x9ee>
 80067ae:	07f2      	lsls	r2, r6, #31
 80067b0:	d505      	bpl.n	80067be <_dtoa_r+0x4be>
 80067b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067b6:	f7f9 fef7 	bl	80005a8 <__aeabi_dmul>
 80067ba:	2301      	movs	r3, #1
 80067bc:	3501      	adds	r5, #1
 80067be:	1076      	asrs	r6, r6, #1
 80067c0:	3708      	adds	r7, #8
 80067c2:	e76d      	b.n	80066a0 <_dtoa_r+0x3a0>
 80067c4:	2502      	movs	r5, #2
 80067c6:	e770      	b.n	80066aa <_dtoa_r+0x3aa>
 80067c8:	465f      	mov	r7, fp
 80067ca:	464e      	mov	r6, r9
 80067cc:	e78f      	b.n	80066ee <_dtoa_r+0x3ee>
 80067ce:	9a06      	ldr	r2, [sp, #24]
 80067d0:	4b4e      	ldr	r3, [pc, #312]	; (800690c <_dtoa_r+0x60c>)
 80067d2:	4432      	add	r2, r6
 80067d4:	9211      	str	r2, [sp, #68]	; 0x44
 80067d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067d8:	1e71      	subs	r1, r6, #1
 80067da:	2a00      	cmp	r2, #0
 80067dc:	d048      	beq.n	8006870 <_dtoa_r+0x570>
 80067de:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80067e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e6:	2000      	movs	r0, #0
 80067e8:	494e      	ldr	r1, [pc, #312]	; (8006924 <_dtoa_r+0x624>)
 80067ea:	f7fa f807 	bl	80007fc <__aeabi_ddiv>
 80067ee:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80067f2:	f7f9 fd25 	bl	8000240 <__aeabi_dsub>
 80067f6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80067fa:	9d06      	ldr	r5, [sp, #24]
 80067fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006800:	f7fa f982 	bl	8000b08 <__aeabi_d2iz>
 8006804:	4606      	mov	r6, r0
 8006806:	f7f9 fe69 	bl	80004dc <__aeabi_i2d>
 800680a:	4602      	mov	r2, r0
 800680c:	460b      	mov	r3, r1
 800680e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006812:	f7f9 fd15 	bl	8000240 <__aeabi_dsub>
 8006816:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800681a:	3630      	adds	r6, #48	; 0x30
 800681c:	f805 6b01 	strb.w	r6, [r5], #1
 8006820:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006824:	f7fa f932 	bl	8000a8c <__aeabi_dcmplt>
 8006828:	2800      	cmp	r0, #0
 800682a:	d164      	bne.n	80068f6 <_dtoa_r+0x5f6>
 800682c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006830:	2000      	movs	r0, #0
 8006832:	4938      	ldr	r1, [pc, #224]	; (8006914 <_dtoa_r+0x614>)
 8006834:	f7f9 fd04 	bl	8000240 <__aeabi_dsub>
 8006838:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800683c:	f7fa f926 	bl	8000a8c <__aeabi_dcmplt>
 8006840:	2800      	cmp	r0, #0
 8006842:	f040 80b9 	bne.w	80069b8 <_dtoa_r+0x6b8>
 8006846:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006848:	429d      	cmp	r5, r3
 800684a:	f43f af7c 	beq.w	8006746 <_dtoa_r+0x446>
 800684e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006852:	2200      	movs	r2, #0
 8006854:	4b30      	ldr	r3, [pc, #192]	; (8006918 <_dtoa_r+0x618>)
 8006856:	f7f9 fea7 	bl	80005a8 <__aeabi_dmul>
 800685a:	2200      	movs	r2, #0
 800685c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006860:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006864:	4b2c      	ldr	r3, [pc, #176]	; (8006918 <_dtoa_r+0x618>)
 8006866:	f7f9 fe9f 	bl	80005a8 <__aeabi_dmul>
 800686a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800686e:	e7c5      	b.n	80067fc <_dtoa_r+0x4fc>
 8006870:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006874:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006878:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800687c:	f7f9 fe94 	bl	80005a8 <__aeabi_dmul>
 8006880:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006884:	9d06      	ldr	r5, [sp, #24]
 8006886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800688a:	f7fa f93d 	bl	8000b08 <__aeabi_d2iz>
 800688e:	4606      	mov	r6, r0
 8006890:	f7f9 fe24 	bl	80004dc <__aeabi_i2d>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800689c:	f7f9 fcd0 	bl	8000240 <__aeabi_dsub>
 80068a0:	3630      	adds	r6, #48	; 0x30
 80068a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80068a4:	f805 6b01 	strb.w	r6, [r5], #1
 80068a8:	42ab      	cmp	r3, r5
 80068aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	d124      	bne.n	80068fe <_dtoa_r+0x5fe>
 80068b4:	4b1b      	ldr	r3, [pc, #108]	; (8006924 <_dtoa_r+0x624>)
 80068b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80068ba:	f7f9 fcc3 	bl	8000244 <__adddf3>
 80068be:	4602      	mov	r2, r0
 80068c0:	460b      	mov	r3, r1
 80068c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068c6:	f7fa f8ff 	bl	8000ac8 <__aeabi_dcmpgt>
 80068ca:	2800      	cmp	r0, #0
 80068cc:	d174      	bne.n	80069b8 <_dtoa_r+0x6b8>
 80068ce:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068d2:	2000      	movs	r0, #0
 80068d4:	4913      	ldr	r1, [pc, #76]	; (8006924 <_dtoa_r+0x624>)
 80068d6:	f7f9 fcb3 	bl	8000240 <__aeabi_dsub>
 80068da:	4602      	mov	r2, r0
 80068dc:	460b      	mov	r3, r1
 80068de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068e2:	f7fa f8d3 	bl	8000a8c <__aeabi_dcmplt>
 80068e6:	2800      	cmp	r0, #0
 80068e8:	f43f af2d 	beq.w	8006746 <_dtoa_r+0x446>
 80068ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068f0:	1e6a      	subs	r2, r5, #1
 80068f2:	2b30      	cmp	r3, #48	; 0x30
 80068f4:	d001      	beq.n	80068fa <_dtoa_r+0x5fa>
 80068f6:	46bb      	mov	fp, r7
 80068f8:	e04d      	b.n	8006996 <_dtoa_r+0x696>
 80068fa:	4615      	mov	r5, r2
 80068fc:	e7f6      	b.n	80068ec <_dtoa_r+0x5ec>
 80068fe:	4b06      	ldr	r3, [pc, #24]	; (8006918 <_dtoa_r+0x618>)
 8006900:	f7f9 fe52 	bl	80005a8 <__aeabi_dmul>
 8006904:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006908:	e7bd      	b.n	8006886 <_dtoa_r+0x586>
 800690a:	bf00      	nop
 800690c:	08008cc0 	.word	0x08008cc0
 8006910:	08008c98 	.word	0x08008c98
 8006914:	3ff00000 	.word	0x3ff00000
 8006918:	40240000 	.word	0x40240000
 800691c:	401c0000 	.word	0x401c0000
 8006920:	40140000 	.word	0x40140000
 8006924:	3fe00000 	.word	0x3fe00000
 8006928:	9d06      	ldr	r5, [sp, #24]
 800692a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800692e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006932:	4630      	mov	r0, r6
 8006934:	4639      	mov	r1, r7
 8006936:	f7f9 ff61 	bl	80007fc <__aeabi_ddiv>
 800693a:	f7fa f8e5 	bl	8000b08 <__aeabi_d2iz>
 800693e:	4680      	mov	r8, r0
 8006940:	f7f9 fdcc 	bl	80004dc <__aeabi_i2d>
 8006944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006948:	f7f9 fe2e 	bl	80005a8 <__aeabi_dmul>
 800694c:	4602      	mov	r2, r0
 800694e:	460b      	mov	r3, r1
 8006950:	4630      	mov	r0, r6
 8006952:	4639      	mov	r1, r7
 8006954:	f7f9 fc74 	bl	8000240 <__aeabi_dsub>
 8006958:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800695c:	f805 6b01 	strb.w	r6, [r5], #1
 8006960:	9e06      	ldr	r6, [sp, #24]
 8006962:	4602      	mov	r2, r0
 8006964:	1bae      	subs	r6, r5, r6
 8006966:	45b1      	cmp	r9, r6
 8006968:	460b      	mov	r3, r1
 800696a:	d137      	bne.n	80069dc <_dtoa_r+0x6dc>
 800696c:	f7f9 fc6a 	bl	8000244 <__adddf3>
 8006970:	4606      	mov	r6, r0
 8006972:	460f      	mov	r7, r1
 8006974:	4602      	mov	r2, r0
 8006976:	460b      	mov	r3, r1
 8006978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800697c:	f7fa f886 	bl	8000a8c <__aeabi_dcmplt>
 8006980:	b9c8      	cbnz	r0, 80069b6 <_dtoa_r+0x6b6>
 8006982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006986:	4632      	mov	r2, r6
 8006988:	463b      	mov	r3, r7
 800698a:	f7fa f875 	bl	8000a78 <__aeabi_dcmpeq>
 800698e:	b110      	cbz	r0, 8006996 <_dtoa_r+0x696>
 8006990:	f018 0f01 	tst.w	r8, #1
 8006994:	d10f      	bne.n	80069b6 <_dtoa_r+0x6b6>
 8006996:	4651      	mov	r1, sl
 8006998:	4620      	mov	r0, r4
 800699a:	f001 f9a5 	bl	8007ce8 <_Bfree>
 800699e:	2300      	movs	r3, #0
 80069a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80069a2:	702b      	strb	r3, [r5, #0]
 80069a4:	f10b 0301 	add.w	r3, fp, #1
 80069a8:	6013      	str	r3, [r2, #0]
 80069aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f43f acec 	beq.w	800638a <_dtoa_r+0x8a>
 80069b2:	601d      	str	r5, [r3, #0]
 80069b4:	e4e9      	b.n	800638a <_dtoa_r+0x8a>
 80069b6:	465f      	mov	r7, fp
 80069b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80069bc:	1e6b      	subs	r3, r5, #1
 80069be:	2a39      	cmp	r2, #57	; 0x39
 80069c0:	d106      	bne.n	80069d0 <_dtoa_r+0x6d0>
 80069c2:	9a06      	ldr	r2, [sp, #24]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	d107      	bne.n	80069d8 <_dtoa_r+0x6d8>
 80069c8:	2330      	movs	r3, #48	; 0x30
 80069ca:	7013      	strb	r3, [r2, #0]
 80069cc:	4613      	mov	r3, r2
 80069ce:	3701      	adds	r7, #1
 80069d0:	781a      	ldrb	r2, [r3, #0]
 80069d2:	3201      	adds	r2, #1
 80069d4:	701a      	strb	r2, [r3, #0]
 80069d6:	e78e      	b.n	80068f6 <_dtoa_r+0x5f6>
 80069d8:	461d      	mov	r5, r3
 80069da:	e7ed      	b.n	80069b8 <_dtoa_r+0x6b8>
 80069dc:	2200      	movs	r2, #0
 80069de:	4bb5      	ldr	r3, [pc, #724]	; (8006cb4 <_dtoa_r+0x9b4>)
 80069e0:	f7f9 fde2 	bl	80005a8 <__aeabi_dmul>
 80069e4:	2200      	movs	r2, #0
 80069e6:	2300      	movs	r3, #0
 80069e8:	4606      	mov	r6, r0
 80069ea:	460f      	mov	r7, r1
 80069ec:	f7fa f844 	bl	8000a78 <__aeabi_dcmpeq>
 80069f0:	2800      	cmp	r0, #0
 80069f2:	d09c      	beq.n	800692e <_dtoa_r+0x62e>
 80069f4:	e7cf      	b.n	8006996 <_dtoa_r+0x696>
 80069f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069f8:	2a00      	cmp	r2, #0
 80069fa:	f000 8129 	beq.w	8006c50 <_dtoa_r+0x950>
 80069fe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006a00:	2a01      	cmp	r2, #1
 8006a02:	f300 810e 	bgt.w	8006c22 <_dtoa_r+0x922>
 8006a06:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a08:	2a00      	cmp	r2, #0
 8006a0a:	f000 8106 	beq.w	8006c1a <_dtoa_r+0x91a>
 8006a0e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006a12:	4645      	mov	r5, r8
 8006a14:	9e08      	ldr	r6, [sp, #32]
 8006a16:	9a07      	ldr	r2, [sp, #28]
 8006a18:	2101      	movs	r1, #1
 8006a1a:	441a      	add	r2, r3
 8006a1c:	4620      	mov	r0, r4
 8006a1e:	4498      	add	r8, r3
 8006a20:	9207      	str	r2, [sp, #28]
 8006a22:	f001 fa01 	bl	8007e28 <__i2b>
 8006a26:	4607      	mov	r7, r0
 8006a28:	2d00      	cmp	r5, #0
 8006a2a:	dd0b      	ble.n	8006a44 <_dtoa_r+0x744>
 8006a2c:	9b07      	ldr	r3, [sp, #28]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	dd08      	ble.n	8006a44 <_dtoa_r+0x744>
 8006a32:	42ab      	cmp	r3, r5
 8006a34:	bfa8      	it	ge
 8006a36:	462b      	movge	r3, r5
 8006a38:	9a07      	ldr	r2, [sp, #28]
 8006a3a:	eba8 0803 	sub.w	r8, r8, r3
 8006a3e:	1aed      	subs	r5, r5, r3
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	9307      	str	r3, [sp, #28]
 8006a44:	9b08      	ldr	r3, [sp, #32]
 8006a46:	b1fb      	cbz	r3, 8006a88 <_dtoa_r+0x788>
 8006a48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f000 8104 	beq.w	8006c58 <_dtoa_r+0x958>
 8006a50:	2e00      	cmp	r6, #0
 8006a52:	dd11      	ble.n	8006a78 <_dtoa_r+0x778>
 8006a54:	4639      	mov	r1, r7
 8006a56:	4632      	mov	r2, r6
 8006a58:	4620      	mov	r0, r4
 8006a5a:	f001 fa7b 	bl	8007f54 <__pow5mult>
 8006a5e:	4652      	mov	r2, sl
 8006a60:	4601      	mov	r1, r0
 8006a62:	4607      	mov	r7, r0
 8006a64:	4620      	mov	r0, r4
 8006a66:	f001 f9e8 	bl	8007e3a <__multiply>
 8006a6a:	4651      	mov	r1, sl
 8006a6c:	900a      	str	r0, [sp, #40]	; 0x28
 8006a6e:	4620      	mov	r0, r4
 8006a70:	f001 f93a 	bl	8007ce8 <_Bfree>
 8006a74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a76:	469a      	mov	sl, r3
 8006a78:	9b08      	ldr	r3, [sp, #32]
 8006a7a:	1b9a      	subs	r2, r3, r6
 8006a7c:	d004      	beq.n	8006a88 <_dtoa_r+0x788>
 8006a7e:	4651      	mov	r1, sl
 8006a80:	4620      	mov	r0, r4
 8006a82:	f001 fa67 	bl	8007f54 <__pow5mult>
 8006a86:	4682      	mov	sl, r0
 8006a88:	2101      	movs	r1, #1
 8006a8a:	4620      	mov	r0, r4
 8006a8c:	f001 f9cc 	bl	8007e28 <__i2b>
 8006a90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006a92:	4606      	mov	r6, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f340 80e1 	ble.w	8006c5c <_dtoa_r+0x95c>
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	4601      	mov	r1, r0
 8006a9e:	4620      	mov	r0, r4
 8006aa0:	f001 fa58 	bl	8007f54 <__pow5mult>
 8006aa4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006aa6:	4606      	mov	r6, r0
 8006aa8:	2b01      	cmp	r3, #1
 8006aaa:	f340 80da 	ble.w	8006c62 <_dtoa_r+0x962>
 8006aae:	2300      	movs	r3, #0
 8006ab0:	9308      	str	r3, [sp, #32]
 8006ab2:	6933      	ldr	r3, [r6, #16]
 8006ab4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006ab8:	6918      	ldr	r0, [r3, #16]
 8006aba:	f001 f967 	bl	8007d8c <__hi0bits>
 8006abe:	f1c0 0020 	rsb	r0, r0, #32
 8006ac2:	9b07      	ldr	r3, [sp, #28]
 8006ac4:	4418      	add	r0, r3
 8006ac6:	f010 001f 	ands.w	r0, r0, #31
 8006aca:	f000 80f0 	beq.w	8006cae <_dtoa_r+0x9ae>
 8006ace:	f1c0 0320 	rsb	r3, r0, #32
 8006ad2:	2b04      	cmp	r3, #4
 8006ad4:	f340 80e2 	ble.w	8006c9c <_dtoa_r+0x99c>
 8006ad8:	9b07      	ldr	r3, [sp, #28]
 8006ada:	f1c0 001c 	rsb	r0, r0, #28
 8006ade:	4480      	add	r8, r0
 8006ae0:	4405      	add	r5, r0
 8006ae2:	4403      	add	r3, r0
 8006ae4:	9307      	str	r3, [sp, #28]
 8006ae6:	f1b8 0f00 	cmp.w	r8, #0
 8006aea:	dd05      	ble.n	8006af8 <_dtoa_r+0x7f8>
 8006aec:	4651      	mov	r1, sl
 8006aee:	4642      	mov	r2, r8
 8006af0:	4620      	mov	r0, r4
 8006af2:	f001 fa7d 	bl	8007ff0 <__lshift>
 8006af6:	4682      	mov	sl, r0
 8006af8:	9b07      	ldr	r3, [sp, #28]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	dd05      	ble.n	8006b0a <_dtoa_r+0x80a>
 8006afe:	4631      	mov	r1, r6
 8006b00:	461a      	mov	r2, r3
 8006b02:	4620      	mov	r0, r4
 8006b04:	f001 fa74 	bl	8007ff0 <__lshift>
 8006b08:	4606      	mov	r6, r0
 8006b0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	f000 80d3 	beq.w	8006cb8 <_dtoa_r+0x9b8>
 8006b12:	4631      	mov	r1, r6
 8006b14:	4650      	mov	r0, sl
 8006b16:	f001 fabc 	bl	8008092 <__mcmp>
 8006b1a:	2800      	cmp	r0, #0
 8006b1c:	f280 80cc 	bge.w	8006cb8 <_dtoa_r+0x9b8>
 8006b20:	2300      	movs	r3, #0
 8006b22:	4651      	mov	r1, sl
 8006b24:	220a      	movs	r2, #10
 8006b26:	4620      	mov	r0, r4
 8006b28:	f001 f8f5 	bl	8007d16 <__multadd>
 8006b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b2e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b32:	4682      	mov	sl, r0
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f000 81a9 	beq.w	8006e8c <_dtoa_r+0xb8c>
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	4639      	mov	r1, r7
 8006b3e:	220a      	movs	r2, #10
 8006b40:	4620      	mov	r0, r4
 8006b42:	f001 f8e8 	bl	8007d16 <__multadd>
 8006b46:	9b04      	ldr	r3, [sp, #16]
 8006b48:	4607      	mov	r7, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	dc03      	bgt.n	8006b56 <_dtoa_r+0x856>
 8006b4e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	f300 80b9 	bgt.w	8006cc8 <_dtoa_r+0x9c8>
 8006b56:	2d00      	cmp	r5, #0
 8006b58:	dd05      	ble.n	8006b66 <_dtoa_r+0x866>
 8006b5a:	4639      	mov	r1, r7
 8006b5c:	462a      	mov	r2, r5
 8006b5e:	4620      	mov	r0, r4
 8006b60:	f001 fa46 	bl	8007ff0 <__lshift>
 8006b64:	4607      	mov	r7, r0
 8006b66:	9b08      	ldr	r3, [sp, #32]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f000 8110 	beq.w	8006d8e <_dtoa_r+0xa8e>
 8006b6e:	6879      	ldr	r1, [r7, #4]
 8006b70:	4620      	mov	r0, r4
 8006b72:	f001 f885 	bl	8007c80 <_Balloc>
 8006b76:	4605      	mov	r5, r0
 8006b78:	693a      	ldr	r2, [r7, #16]
 8006b7a:	f107 010c 	add.w	r1, r7, #12
 8006b7e:	3202      	adds	r2, #2
 8006b80:	0092      	lsls	r2, r2, #2
 8006b82:	300c      	adds	r0, #12
 8006b84:	f7fe f9b6 	bl	8004ef4 <memcpy>
 8006b88:	2201      	movs	r2, #1
 8006b8a:	4629      	mov	r1, r5
 8006b8c:	4620      	mov	r0, r4
 8006b8e:	f001 fa2f 	bl	8007ff0 <__lshift>
 8006b92:	9707      	str	r7, [sp, #28]
 8006b94:	4607      	mov	r7, r0
 8006b96:	9b02      	ldr	r3, [sp, #8]
 8006b98:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8006b9c:	f003 0301 	and.w	r3, r3, #1
 8006ba0:	9308      	str	r3, [sp, #32]
 8006ba2:	4631      	mov	r1, r6
 8006ba4:	4650      	mov	r0, sl
 8006ba6:	f7ff fb1d 	bl	80061e4 <quorem>
 8006baa:	9907      	ldr	r1, [sp, #28]
 8006bac:	4605      	mov	r5, r0
 8006bae:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006bb2:	4650      	mov	r0, sl
 8006bb4:	f001 fa6d 	bl	8008092 <__mcmp>
 8006bb8:	463a      	mov	r2, r7
 8006bba:	9002      	str	r0, [sp, #8]
 8006bbc:	4631      	mov	r1, r6
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	f001 fa81 	bl	80080c6 <__mdiff>
 8006bc4:	68c3      	ldr	r3, [r0, #12]
 8006bc6:	4602      	mov	r2, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f040 80e2 	bne.w	8006d92 <_dtoa_r+0xa92>
 8006bce:	4601      	mov	r1, r0
 8006bd0:	9009      	str	r0, [sp, #36]	; 0x24
 8006bd2:	4650      	mov	r0, sl
 8006bd4:	f001 fa5d 	bl	8008092 <__mcmp>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bdc:	4611      	mov	r1, r2
 8006bde:	4620      	mov	r0, r4
 8006be0:	9309      	str	r3, [sp, #36]	; 0x24
 8006be2:	f001 f881 	bl	8007ce8 <_Bfree>
 8006be6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	f040 80d4 	bne.w	8006d96 <_dtoa_r+0xa96>
 8006bee:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006bf0:	2a00      	cmp	r2, #0
 8006bf2:	f040 80d0 	bne.w	8006d96 <_dtoa_r+0xa96>
 8006bf6:	9a08      	ldr	r2, [sp, #32]
 8006bf8:	2a00      	cmp	r2, #0
 8006bfa:	f040 80cc 	bne.w	8006d96 <_dtoa_r+0xa96>
 8006bfe:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006c02:	f000 80e8 	beq.w	8006dd6 <_dtoa_r+0xad6>
 8006c06:	9b02      	ldr	r3, [sp, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	dd01      	ble.n	8006c10 <_dtoa_r+0x910>
 8006c0c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006c10:	f108 0501 	add.w	r5, r8, #1
 8006c14:	f888 9000 	strb.w	r9, [r8]
 8006c18:	e06b      	b.n	8006cf2 <_dtoa_r+0x9f2>
 8006c1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006c1c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006c20:	e6f7      	b.n	8006a12 <_dtoa_r+0x712>
 8006c22:	9b08      	ldr	r3, [sp, #32]
 8006c24:	f109 36ff 	add.w	r6, r9, #4294967295
 8006c28:	42b3      	cmp	r3, r6
 8006c2a:	bfb7      	itett	lt
 8006c2c:	9b08      	ldrlt	r3, [sp, #32]
 8006c2e:	1b9e      	subge	r6, r3, r6
 8006c30:	1af2      	sublt	r2, r6, r3
 8006c32:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8006c34:	bfbf      	itttt	lt
 8006c36:	9608      	strlt	r6, [sp, #32]
 8006c38:	189b      	addlt	r3, r3, r2
 8006c3a:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006c3c:	2600      	movlt	r6, #0
 8006c3e:	f1b9 0f00 	cmp.w	r9, #0
 8006c42:	bfb9      	ittee	lt
 8006c44:	eba8 0509 	sublt.w	r5, r8, r9
 8006c48:	2300      	movlt	r3, #0
 8006c4a:	4645      	movge	r5, r8
 8006c4c:	464b      	movge	r3, r9
 8006c4e:	e6e2      	b.n	8006a16 <_dtoa_r+0x716>
 8006c50:	9e08      	ldr	r6, [sp, #32]
 8006c52:	4645      	mov	r5, r8
 8006c54:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006c56:	e6e7      	b.n	8006a28 <_dtoa_r+0x728>
 8006c58:	9a08      	ldr	r2, [sp, #32]
 8006c5a:	e710      	b.n	8006a7e <_dtoa_r+0x77e>
 8006c5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006c5e:	2b01      	cmp	r3, #1
 8006c60:	dc18      	bgt.n	8006c94 <_dtoa_r+0x994>
 8006c62:	9b02      	ldr	r3, [sp, #8]
 8006c64:	b9b3      	cbnz	r3, 8006c94 <_dtoa_r+0x994>
 8006c66:	9b03      	ldr	r3, [sp, #12]
 8006c68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c6c:	b9a3      	cbnz	r3, 8006c98 <_dtoa_r+0x998>
 8006c6e:	9b03      	ldr	r3, [sp, #12]
 8006c70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006c74:	0d1b      	lsrs	r3, r3, #20
 8006c76:	051b      	lsls	r3, r3, #20
 8006c78:	b12b      	cbz	r3, 8006c86 <_dtoa_r+0x986>
 8006c7a:	9b07      	ldr	r3, [sp, #28]
 8006c7c:	f108 0801 	add.w	r8, r8, #1
 8006c80:	3301      	adds	r3, #1
 8006c82:	9307      	str	r3, [sp, #28]
 8006c84:	2301      	movs	r3, #1
 8006c86:	9308      	str	r3, [sp, #32]
 8006c88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f47f af11 	bne.w	8006ab2 <_dtoa_r+0x7b2>
 8006c90:	2001      	movs	r0, #1
 8006c92:	e716      	b.n	8006ac2 <_dtoa_r+0x7c2>
 8006c94:	2300      	movs	r3, #0
 8006c96:	e7f6      	b.n	8006c86 <_dtoa_r+0x986>
 8006c98:	9b02      	ldr	r3, [sp, #8]
 8006c9a:	e7f4      	b.n	8006c86 <_dtoa_r+0x986>
 8006c9c:	f43f af23 	beq.w	8006ae6 <_dtoa_r+0x7e6>
 8006ca0:	9a07      	ldr	r2, [sp, #28]
 8006ca2:	331c      	adds	r3, #28
 8006ca4:	441a      	add	r2, r3
 8006ca6:	4498      	add	r8, r3
 8006ca8:	441d      	add	r5, r3
 8006caa:	4613      	mov	r3, r2
 8006cac:	e71a      	b.n	8006ae4 <_dtoa_r+0x7e4>
 8006cae:	4603      	mov	r3, r0
 8006cb0:	e7f6      	b.n	8006ca0 <_dtoa_r+0x9a0>
 8006cb2:	bf00      	nop
 8006cb4:	40240000 	.word	0x40240000
 8006cb8:	f1b9 0f00 	cmp.w	r9, #0
 8006cbc:	dc33      	bgt.n	8006d26 <_dtoa_r+0xa26>
 8006cbe:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006cc0:	2b02      	cmp	r3, #2
 8006cc2:	dd30      	ble.n	8006d26 <_dtoa_r+0xa26>
 8006cc4:	f8cd 9010 	str.w	r9, [sp, #16]
 8006cc8:	9b04      	ldr	r3, [sp, #16]
 8006cca:	b963      	cbnz	r3, 8006ce6 <_dtoa_r+0x9e6>
 8006ccc:	4631      	mov	r1, r6
 8006cce:	2205      	movs	r2, #5
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f001 f820 	bl	8007d16 <__multadd>
 8006cd6:	4601      	mov	r1, r0
 8006cd8:	4606      	mov	r6, r0
 8006cda:	4650      	mov	r0, sl
 8006cdc:	f001 f9d9 	bl	8008092 <__mcmp>
 8006ce0:	2800      	cmp	r0, #0
 8006ce2:	f73f ad5c 	bgt.w	800679e <_dtoa_r+0x49e>
 8006ce6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006ce8:	9d06      	ldr	r5, [sp, #24]
 8006cea:	ea6f 0b03 	mvn.w	fp, r3
 8006cee:	2300      	movs	r3, #0
 8006cf0:	9307      	str	r3, [sp, #28]
 8006cf2:	4631      	mov	r1, r6
 8006cf4:	4620      	mov	r0, r4
 8006cf6:	f000 fff7 	bl	8007ce8 <_Bfree>
 8006cfa:	2f00      	cmp	r7, #0
 8006cfc:	f43f ae4b 	beq.w	8006996 <_dtoa_r+0x696>
 8006d00:	9b07      	ldr	r3, [sp, #28]
 8006d02:	b12b      	cbz	r3, 8006d10 <_dtoa_r+0xa10>
 8006d04:	42bb      	cmp	r3, r7
 8006d06:	d003      	beq.n	8006d10 <_dtoa_r+0xa10>
 8006d08:	4619      	mov	r1, r3
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	f000 ffec 	bl	8007ce8 <_Bfree>
 8006d10:	4639      	mov	r1, r7
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 ffe8 	bl	8007ce8 <_Bfree>
 8006d18:	e63d      	b.n	8006996 <_dtoa_r+0x696>
 8006d1a:	2600      	movs	r6, #0
 8006d1c:	4637      	mov	r7, r6
 8006d1e:	e7e2      	b.n	8006ce6 <_dtoa_r+0x9e6>
 8006d20:	46bb      	mov	fp, r7
 8006d22:	4637      	mov	r7, r6
 8006d24:	e53b      	b.n	800679e <_dtoa_r+0x49e>
 8006d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d28:	f8cd 9010 	str.w	r9, [sp, #16]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	f47f af12 	bne.w	8006b56 <_dtoa_r+0x856>
 8006d32:	9d06      	ldr	r5, [sp, #24]
 8006d34:	4631      	mov	r1, r6
 8006d36:	4650      	mov	r0, sl
 8006d38:	f7ff fa54 	bl	80061e4 <quorem>
 8006d3c:	9b06      	ldr	r3, [sp, #24]
 8006d3e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006d42:	f805 9b01 	strb.w	r9, [r5], #1
 8006d46:	9a04      	ldr	r2, [sp, #16]
 8006d48:	1aeb      	subs	r3, r5, r3
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	f300 8081 	bgt.w	8006e52 <_dtoa_r+0xb52>
 8006d50:	9b06      	ldr	r3, [sp, #24]
 8006d52:	2a01      	cmp	r2, #1
 8006d54:	bfac      	ite	ge
 8006d56:	189b      	addge	r3, r3, r2
 8006d58:	3301      	addlt	r3, #1
 8006d5a:	4698      	mov	r8, r3
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	9307      	str	r3, [sp, #28]
 8006d60:	4651      	mov	r1, sl
 8006d62:	2201      	movs	r2, #1
 8006d64:	4620      	mov	r0, r4
 8006d66:	f001 f943 	bl	8007ff0 <__lshift>
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	4682      	mov	sl, r0
 8006d6e:	f001 f990 	bl	8008092 <__mcmp>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	dc34      	bgt.n	8006de0 <_dtoa_r+0xae0>
 8006d76:	d102      	bne.n	8006d7e <_dtoa_r+0xa7e>
 8006d78:	f019 0f01 	tst.w	r9, #1
 8006d7c:	d130      	bne.n	8006de0 <_dtoa_r+0xae0>
 8006d7e:	4645      	mov	r5, r8
 8006d80:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006d84:	1e6a      	subs	r2, r5, #1
 8006d86:	2b30      	cmp	r3, #48	; 0x30
 8006d88:	d1b3      	bne.n	8006cf2 <_dtoa_r+0x9f2>
 8006d8a:	4615      	mov	r5, r2
 8006d8c:	e7f8      	b.n	8006d80 <_dtoa_r+0xa80>
 8006d8e:	4638      	mov	r0, r7
 8006d90:	e6ff      	b.n	8006b92 <_dtoa_r+0x892>
 8006d92:	2301      	movs	r3, #1
 8006d94:	e722      	b.n	8006bdc <_dtoa_r+0x8dc>
 8006d96:	9a02      	ldr	r2, [sp, #8]
 8006d98:	2a00      	cmp	r2, #0
 8006d9a:	db04      	blt.n	8006da6 <_dtoa_r+0xaa6>
 8006d9c:	d128      	bne.n	8006df0 <_dtoa_r+0xaf0>
 8006d9e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006da0:	bb32      	cbnz	r2, 8006df0 <_dtoa_r+0xaf0>
 8006da2:	9a08      	ldr	r2, [sp, #32]
 8006da4:	bb22      	cbnz	r2, 8006df0 <_dtoa_r+0xaf0>
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	f77f af32 	ble.w	8006c10 <_dtoa_r+0x910>
 8006dac:	4651      	mov	r1, sl
 8006dae:	2201      	movs	r2, #1
 8006db0:	4620      	mov	r0, r4
 8006db2:	f001 f91d 	bl	8007ff0 <__lshift>
 8006db6:	4631      	mov	r1, r6
 8006db8:	4682      	mov	sl, r0
 8006dba:	f001 f96a 	bl	8008092 <__mcmp>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	dc05      	bgt.n	8006dce <_dtoa_r+0xace>
 8006dc2:	f47f af25 	bne.w	8006c10 <_dtoa_r+0x910>
 8006dc6:	f019 0f01 	tst.w	r9, #1
 8006dca:	f43f af21 	beq.w	8006c10 <_dtoa_r+0x910>
 8006dce:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006dd2:	f47f af1b 	bne.w	8006c0c <_dtoa_r+0x90c>
 8006dd6:	2339      	movs	r3, #57	; 0x39
 8006dd8:	f108 0801 	add.w	r8, r8, #1
 8006ddc:	f808 3c01 	strb.w	r3, [r8, #-1]
 8006de0:	4645      	mov	r5, r8
 8006de2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006de6:	1e6a      	subs	r2, r5, #1
 8006de8:	2b39      	cmp	r3, #57	; 0x39
 8006dea:	d03a      	beq.n	8006e62 <_dtoa_r+0xb62>
 8006dec:	3301      	adds	r3, #1
 8006dee:	e03f      	b.n	8006e70 <_dtoa_r+0xb70>
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	f108 0501 	add.w	r5, r8, #1
 8006df6:	dd05      	ble.n	8006e04 <_dtoa_r+0xb04>
 8006df8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006dfc:	d0eb      	beq.n	8006dd6 <_dtoa_r+0xad6>
 8006dfe:	f109 0901 	add.w	r9, r9, #1
 8006e02:	e707      	b.n	8006c14 <_dtoa_r+0x914>
 8006e04:	9b06      	ldr	r3, [sp, #24]
 8006e06:	9a04      	ldr	r2, [sp, #16]
 8006e08:	1aeb      	subs	r3, r5, r3
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	46a8      	mov	r8, r5
 8006e0e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8006e12:	d0a5      	beq.n	8006d60 <_dtoa_r+0xa60>
 8006e14:	4651      	mov	r1, sl
 8006e16:	2300      	movs	r3, #0
 8006e18:	220a      	movs	r2, #10
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f000 ff7b 	bl	8007d16 <__multadd>
 8006e20:	9b07      	ldr	r3, [sp, #28]
 8006e22:	4682      	mov	sl, r0
 8006e24:	42bb      	cmp	r3, r7
 8006e26:	f04f 020a 	mov.w	r2, #10
 8006e2a:	f04f 0300 	mov.w	r3, #0
 8006e2e:	9907      	ldr	r1, [sp, #28]
 8006e30:	4620      	mov	r0, r4
 8006e32:	d104      	bne.n	8006e3e <_dtoa_r+0xb3e>
 8006e34:	f000 ff6f 	bl	8007d16 <__multadd>
 8006e38:	9007      	str	r0, [sp, #28]
 8006e3a:	4607      	mov	r7, r0
 8006e3c:	e6b1      	b.n	8006ba2 <_dtoa_r+0x8a2>
 8006e3e:	f000 ff6a 	bl	8007d16 <__multadd>
 8006e42:	2300      	movs	r3, #0
 8006e44:	9007      	str	r0, [sp, #28]
 8006e46:	220a      	movs	r2, #10
 8006e48:	4639      	mov	r1, r7
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f000 ff63 	bl	8007d16 <__multadd>
 8006e50:	e7f3      	b.n	8006e3a <_dtoa_r+0xb3a>
 8006e52:	4651      	mov	r1, sl
 8006e54:	2300      	movs	r3, #0
 8006e56:	220a      	movs	r2, #10
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f000 ff5c 	bl	8007d16 <__multadd>
 8006e5e:	4682      	mov	sl, r0
 8006e60:	e768      	b.n	8006d34 <_dtoa_r+0xa34>
 8006e62:	9b06      	ldr	r3, [sp, #24]
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d105      	bne.n	8006e74 <_dtoa_r+0xb74>
 8006e68:	2331      	movs	r3, #49	; 0x31
 8006e6a:	9a06      	ldr	r2, [sp, #24]
 8006e6c:	f10b 0b01 	add.w	fp, fp, #1
 8006e70:	7013      	strb	r3, [r2, #0]
 8006e72:	e73e      	b.n	8006cf2 <_dtoa_r+0x9f2>
 8006e74:	4615      	mov	r5, r2
 8006e76:	e7b4      	b.n	8006de2 <_dtoa_r+0xae2>
 8006e78:	4b09      	ldr	r3, [pc, #36]	; (8006ea0 <_dtoa_r+0xba0>)
 8006e7a:	f7ff baa3 	b.w	80063c4 <_dtoa_r+0xc4>
 8006e7e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	f47f aa7d 	bne.w	8006380 <_dtoa_r+0x80>
 8006e86:	4b07      	ldr	r3, [pc, #28]	; (8006ea4 <_dtoa_r+0xba4>)
 8006e88:	f7ff ba9c 	b.w	80063c4 <_dtoa_r+0xc4>
 8006e8c:	9b04      	ldr	r3, [sp, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	f73f af4f 	bgt.w	8006d32 <_dtoa_r+0xa32>
 8006e94:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e96:	2b02      	cmp	r3, #2
 8006e98:	f77f af4b 	ble.w	8006d32 <_dtoa_r+0xa32>
 8006e9c:	e714      	b.n	8006cc8 <_dtoa_r+0x9c8>
 8006e9e:	bf00      	nop
 8006ea0:	08008c04 	.word	0x08008c04
 8006ea4:	08008c26 	.word	0x08008c26

08006ea8 <__sflush_r>:
 8006ea8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006eac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006eb0:	b293      	uxth	r3, r2
 8006eb2:	4605      	mov	r5, r0
 8006eb4:	0718      	lsls	r0, r3, #28
 8006eb6:	460c      	mov	r4, r1
 8006eb8:	d461      	bmi.n	8006f7e <__sflush_r+0xd6>
 8006eba:	684b      	ldr	r3, [r1, #4]
 8006ebc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	818a      	strh	r2, [r1, #12]
 8006ec4:	dc05      	bgt.n	8006ed2 <__sflush_r+0x2a>
 8006ec6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	dc02      	bgt.n	8006ed2 <__sflush_r+0x2a>
 8006ecc:	2000      	movs	r0, #0
 8006ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ed2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ed4:	2e00      	cmp	r6, #0
 8006ed6:	d0f9      	beq.n	8006ecc <__sflush_r+0x24>
 8006ed8:	2300      	movs	r3, #0
 8006eda:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ede:	682f      	ldr	r7, [r5, #0]
 8006ee0:	602b      	str	r3, [r5, #0]
 8006ee2:	d037      	beq.n	8006f54 <__sflush_r+0xac>
 8006ee4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ee6:	89a3      	ldrh	r3, [r4, #12]
 8006ee8:	075a      	lsls	r2, r3, #29
 8006eea:	d505      	bpl.n	8006ef8 <__sflush_r+0x50>
 8006eec:	6863      	ldr	r3, [r4, #4]
 8006eee:	1ac0      	subs	r0, r0, r3
 8006ef0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ef2:	b10b      	cbz	r3, 8006ef8 <__sflush_r+0x50>
 8006ef4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ef6:	1ac0      	subs	r0, r0, r3
 8006ef8:	2300      	movs	r3, #0
 8006efa:	4602      	mov	r2, r0
 8006efc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006efe:	6a21      	ldr	r1, [r4, #32]
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b0      	blx	r6
 8006f04:	1c43      	adds	r3, r0, #1
 8006f06:	89a3      	ldrh	r3, [r4, #12]
 8006f08:	d106      	bne.n	8006f18 <__sflush_r+0x70>
 8006f0a:	6829      	ldr	r1, [r5, #0]
 8006f0c:	291d      	cmp	r1, #29
 8006f0e:	d84f      	bhi.n	8006fb0 <__sflush_r+0x108>
 8006f10:	4a2d      	ldr	r2, [pc, #180]	; (8006fc8 <__sflush_r+0x120>)
 8006f12:	40ca      	lsrs	r2, r1
 8006f14:	07d6      	lsls	r6, r2, #31
 8006f16:	d54b      	bpl.n	8006fb0 <__sflush_r+0x108>
 8006f18:	2200      	movs	r2, #0
 8006f1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f1e:	b21b      	sxth	r3, r3
 8006f20:	6062      	str	r2, [r4, #4]
 8006f22:	6922      	ldr	r2, [r4, #16]
 8006f24:	04d9      	lsls	r1, r3, #19
 8006f26:	81a3      	strh	r3, [r4, #12]
 8006f28:	6022      	str	r2, [r4, #0]
 8006f2a:	d504      	bpl.n	8006f36 <__sflush_r+0x8e>
 8006f2c:	1c42      	adds	r2, r0, #1
 8006f2e:	d101      	bne.n	8006f34 <__sflush_r+0x8c>
 8006f30:	682b      	ldr	r3, [r5, #0]
 8006f32:	b903      	cbnz	r3, 8006f36 <__sflush_r+0x8e>
 8006f34:	6560      	str	r0, [r4, #84]	; 0x54
 8006f36:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f38:	602f      	str	r7, [r5, #0]
 8006f3a:	2900      	cmp	r1, #0
 8006f3c:	d0c6      	beq.n	8006ecc <__sflush_r+0x24>
 8006f3e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f42:	4299      	cmp	r1, r3
 8006f44:	d002      	beq.n	8006f4c <__sflush_r+0xa4>
 8006f46:	4628      	mov	r0, r5
 8006f48:	f000 f9ac 	bl	80072a4 <_free_r>
 8006f4c:	2000      	movs	r0, #0
 8006f4e:	6360      	str	r0, [r4, #52]	; 0x34
 8006f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f54:	6a21      	ldr	r1, [r4, #32]
 8006f56:	2301      	movs	r3, #1
 8006f58:	4628      	mov	r0, r5
 8006f5a:	47b0      	blx	r6
 8006f5c:	1c41      	adds	r1, r0, #1
 8006f5e:	d1c2      	bne.n	8006ee6 <__sflush_r+0x3e>
 8006f60:	682b      	ldr	r3, [r5, #0]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d0bf      	beq.n	8006ee6 <__sflush_r+0x3e>
 8006f66:	2b1d      	cmp	r3, #29
 8006f68:	d001      	beq.n	8006f6e <__sflush_r+0xc6>
 8006f6a:	2b16      	cmp	r3, #22
 8006f6c:	d101      	bne.n	8006f72 <__sflush_r+0xca>
 8006f6e:	602f      	str	r7, [r5, #0]
 8006f70:	e7ac      	b.n	8006ecc <__sflush_r+0x24>
 8006f72:	89a3      	ldrh	r3, [r4, #12]
 8006f74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f78:	81a3      	strh	r3, [r4, #12]
 8006f7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f7e:	690f      	ldr	r7, [r1, #16]
 8006f80:	2f00      	cmp	r7, #0
 8006f82:	d0a3      	beq.n	8006ecc <__sflush_r+0x24>
 8006f84:	079b      	lsls	r3, r3, #30
 8006f86:	bf18      	it	ne
 8006f88:	2300      	movne	r3, #0
 8006f8a:	680e      	ldr	r6, [r1, #0]
 8006f8c:	bf08      	it	eq
 8006f8e:	694b      	ldreq	r3, [r1, #20]
 8006f90:	eba6 0807 	sub.w	r8, r6, r7
 8006f94:	600f      	str	r7, [r1, #0]
 8006f96:	608b      	str	r3, [r1, #8]
 8006f98:	f1b8 0f00 	cmp.w	r8, #0
 8006f9c:	dd96      	ble.n	8006ecc <__sflush_r+0x24>
 8006f9e:	4643      	mov	r3, r8
 8006fa0:	463a      	mov	r2, r7
 8006fa2:	6a21      	ldr	r1, [r4, #32]
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006fa8:	47b0      	blx	r6
 8006faa:	2800      	cmp	r0, #0
 8006fac:	dc07      	bgt.n	8006fbe <__sflush_r+0x116>
 8006fae:	89a3      	ldrh	r3, [r4, #12]
 8006fb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fb4:	81a3      	strh	r3, [r4, #12]
 8006fb6:	f04f 30ff 	mov.w	r0, #4294967295
 8006fba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fbe:	4407      	add	r7, r0
 8006fc0:	eba8 0800 	sub.w	r8, r8, r0
 8006fc4:	e7e8      	b.n	8006f98 <__sflush_r+0xf0>
 8006fc6:	bf00      	nop
 8006fc8:	20400001 	.word	0x20400001

08006fcc <_fflush_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	690b      	ldr	r3, [r1, #16]
 8006fd0:	4605      	mov	r5, r0
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	b913      	cbnz	r3, 8006fdc <_fflush_r+0x10>
 8006fd6:	2500      	movs	r5, #0
 8006fd8:	4628      	mov	r0, r5
 8006fda:	bd38      	pop	{r3, r4, r5, pc}
 8006fdc:	b118      	cbz	r0, 8006fe6 <_fflush_r+0x1a>
 8006fde:	6983      	ldr	r3, [r0, #24]
 8006fe0:	b90b      	cbnz	r3, 8006fe6 <_fflush_r+0x1a>
 8006fe2:	f000 f887 	bl	80070f4 <__sinit>
 8006fe6:	4b14      	ldr	r3, [pc, #80]	; (8007038 <_fflush_r+0x6c>)
 8006fe8:	429c      	cmp	r4, r3
 8006fea:	d11b      	bne.n	8007024 <_fflush_r+0x58>
 8006fec:	686c      	ldr	r4, [r5, #4]
 8006fee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d0ef      	beq.n	8006fd6 <_fflush_r+0xa>
 8006ff6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ff8:	07d0      	lsls	r0, r2, #31
 8006ffa:	d404      	bmi.n	8007006 <_fflush_r+0x3a>
 8006ffc:	0599      	lsls	r1, r3, #22
 8006ffe:	d402      	bmi.n	8007006 <_fflush_r+0x3a>
 8007000:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007002:	f000 fb87 	bl	8007714 <__retarget_lock_acquire_recursive>
 8007006:	4628      	mov	r0, r5
 8007008:	4621      	mov	r1, r4
 800700a:	f7ff ff4d 	bl	8006ea8 <__sflush_r>
 800700e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007010:	4605      	mov	r5, r0
 8007012:	07da      	lsls	r2, r3, #31
 8007014:	d4e0      	bmi.n	8006fd8 <_fflush_r+0xc>
 8007016:	89a3      	ldrh	r3, [r4, #12]
 8007018:	059b      	lsls	r3, r3, #22
 800701a:	d4dd      	bmi.n	8006fd8 <_fflush_r+0xc>
 800701c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800701e:	f000 fb7a 	bl	8007716 <__retarget_lock_release_recursive>
 8007022:	e7d9      	b.n	8006fd8 <_fflush_r+0xc>
 8007024:	4b05      	ldr	r3, [pc, #20]	; (800703c <_fflush_r+0x70>)
 8007026:	429c      	cmp	r4, r3
 8007028:	d101      	bne.n	800702e <_fflush_r+0x62>
 800702a:	68ac      	ldr	r4, [r5, #8]
 800702c:	e7df      	b.n	8006fee <_fflush_r+0x22>
 800702e:	4b04      	ldr	r3, [pc, #16]	; (8007040 <_fflush_r+0x74>)
 8007030:	429c      	cmp	r4, r3
 8007032:	bf08      	it	eq
 8007034:	68ec      	ldreq	r4, [r5, #12]
 8007036:	e7da      	b.n	8006fee <_fflush_r+0x22>
 8007038:	08008c54 	.word	0x08008c54
 800703c:	08008c74 	.word	0x08008c74
 8007040:	08008c34 	.word	0x08008c34

08007044 <_cleanup_r>:
 8007044:	4901      	ldr	r1, [pc, #4]	; (800704c <_cleanup_r+0x8>)
 8007046:	f000 bb37 	b.w	80076b8 <_fwalk_reent>
 800704a:	bf00      	nop
 800704c:	080086d9 	.word	0x080086d9

08007050 <std.isra.0>:
 8007050:	2300      	movs	r3, #0
 8007052:	b510      	push	{r4, lr}
 8007054:	4604      	mov	r4, r0
 8007056:	6003      	str	r3, [r0, #0]
 8007058:	6043      	str	r3, [r0, #4]
 800705a:	6083      	str	r3, [r0, #8]
 800705c:	8181      	strh	r1, [r0, #12]
 800705e:	6643      	str	r3, [r0, #100]	; 0x64
 8007060:	81c2      	strh	r2, [r0, #14]
 8007062:	6103      	str	r3, [r0, #16]
 8007064:	6143      	str	r3, [r0, #20]
 8007066:	6183      	str	r3, [r0, #24]
 8007068:	4619      	mov	r1, r3
 800706a:	2208      	movs	r2, #8
 800706c:	305c      	adds	r0, #92	; 0x5c
 800706e:	f7fd ff4c 	bl	8004f0a <memset>
 8007072:	4b05      	ldr	r3, [pc, #20]	; (8007088 <std.isra.0+0x38>)
 8007074:	6224      	str	r4, [r4, #32]
 8007076:	6263      	str	r3, [r4, #36]	; 0x24
 8007078:	4b04      	ldr	r3, [pc, #16]	; (800708c <std.isra.0+0x3c>)
 800707a:	62a3      	str	r3, [r4, #40]	; 0x28
 800707c:	4b04      	ldr	r3, [pc, #16]	; (8007090 <std.isra.0+0x40>)
 800707e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007080:	4b04      	ldr	r3, [pc, #16]	; (8007094 <std.isra.0+0x44>)
 8007082:	6323      	str	r3, [r4, #48]	; 0x30
 8007084:	bd10      	pop	{r4, pc}
 8007086:	bf00      	nop
 8007088:	08008549 	.word	0x08008549
 800708c:	0800856b 	.word	0x0800856b
 8007090:	080085a3 	.word	0x080085a3
 8007094:	080085c7 	.word	0x080085c7

08007098 <__sfmoreglue>:
 8007098:	b570      	push	{r4, r5, r6, lr}
 800709a:	2568      	movs	r5, #104	; 0x68
 800709c:	1e4a      	subs	r2, r1, #1
 800709e:	4355      	muls	r5, r2
 80070a0:	460e      	mov	r6, r1
 80070a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80070a6:	f000 fbab 	bl	8007800 <_malloc_r>
 80070aa:	4604      	mov	r4, r0
 80070ac:	b140      	cbz	r0, 80070c0 <__sfmoreglue+0x28>
 80070ae:	2100      	movs	r1, #0
 80070b0:	e880 0042 	stmia.w	r0, {r1, r6}
 80070b4:	300c      	adds	r0, #12
 80070b6:	60a0      	str	r0, [r4, #8]
 80070b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80070bc:	f7fd ff25 	bl	8004f0a <memset>
 80070c0:	4620      	mov	r0, r4
 80070c2:	bd70      	pop	{r4, r5, r6, pc}

080070c4 <__sfp_lock_acquire>:
 80070c4:	4801      	ldr	r0, [pc, #4]	; (80070cc <__sfp_lock_acquire+0x8>)
 80070c6:	f000 bb25 	b.w	8007714 <__retarget_lock_acquire_recursive>
 80070ca:	bf00      	nop
 80070cc:	20000854 	.word	0x20000854

080070d0 <__sfp_lock_release>:
 80070d0:	4801      	ldr	r0, [pc, #4]	; (80070d8 <__sfp_lock_release+0x8>)
 80070d2:	f000 bb20 	b.w	8007716 <__retarget_lock_release_recursive>
 80070d6:	bf00      	nop
 80070d8:	20000854 	.word	0x20000854

080070dc <__sinit_lock_acquire>:
 80070dc:	4801      	ldr	r0, [pc, #4]	; (80070e4 <__sinit_lock_acquire+0x8>)
 80070de:	f000 bb19 	b.w	8007714 <__retarget_lock_acquire_recursive>
 80070e2:	bf00      	nop
 80070e4:	2000084f 	.word	0x2000084f

080070e8 <__sinit_lock_release>:
 80070e8:	4801      	ldr	r0, [pc, #4]	; (80070f0 <__sinit_lock_release+0x8>)
 80070ea:	f000 bb14 	b.w	8007716 <__retarget_lock_release_recursive>
 80070ee:	bf00      	nop
 80070f0:	2000084f 	.word	0x2000084f

080070f4 <__sinit>:
 80070f4:	b510      	push	{r4, lr}
 80070f6:	4604      	mov	r4, r0
 80070f8:	f7ff fff0 	bl	80070dc <__sinit_lock_acquire>
 80070fc:	69a3      	ldr	r3, [r4, #24]
 80070fe:	b11b      	cbz	r3, 8007108 <__sinit+0x14>
 8007100:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007104:	f7ff bff0 	b.w	80070e8 <__sinit_lock_release>
 8007108:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 800710c:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8007110:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8007114:	4b13      	ldr	r3, [pc, #76]	; (8007164 <__sinit+0x70>)
 8007116:	4a14      	ldr	r2, [pc, #80]	; (8007168 <__sinit+0x74>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	62a2      	str	r2, [r4, #40]	; 0x28
 800711c:	429c      	cmp	r4, r3
 800711e:	bf08      	it	eq
 8007120:	2301      	moveq	r3, #1
 8007122:	4620      	mov	r0, r4
 8007124:	bf08      	it	eq
 8007126:	61a3      	streq	r3, [r4, #24]
 8007128:	f000 f820 	bl	800716c <__sfp>
 800712c:	6060      	str	r0, [r4, #4]
 800712e:	4620      	mov	r0, r4
 8007130:	f000 f81c 	bl	800716c <__sfp>
 8007134:	60a0      	str	r0, [r4, #8]
 8007136:	4620      	mov	r0, r4
 8007138:	f000 f818 	bl	800716c <__sfp>
 800713c:	2200      	movs	r2, #0
 800713e:	60e0      	str	r0, [r4, #12]
 8007140:	2104      	movs	r1, #4
 8007142:	6860      	ldr	r0, [r4, #4]
 8007144:	f7ff ff84 	bl	8007050 <std.isra.0>
 8007148:	2201      	movs	r2, #1
 800714a:	2109      	movs	r1, #9
 800714c:	68a0      	ldr	r0, [r4, #8]
 800714e:	f7ff ff7f 	bl	8007050 <std.isra.0>
 8007152:	2202      	movs	r2, #2
 8007154:	2112      	movs	r1, #18
 8007156:	68e0      	ldr	r0, [r4, #12]
 8007158:	f7ff ff7a 	bl	8007050 <std.isra.0>
 800715c:	2301      	movs	r3, #1
 800715e:	61a3      	str	r3, [r4, #24]
 8007160:	e7ce      	b.n	8007100 <__sinit+0xc>
 8007162:	bf00      	nop
 8007164:	08008bcc 	.word	0x08008bcc
 8007168:	08007045 	.word	0x08007045

0800716c <__sfp>:
 800716c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800716e:	4607      	mov	r7, r0
 8007170:	f7ff ffa8 	bl	80070c4 <__sfp_lock_acquire>
 8007174:	4b1f      	ldr	r3, [pc, #124]	; (80071f4 <__sfp+0x88>)
 8007176:	681e      	ldr	r6, [r3, #0]
 8007178:	69b3      	ldr	r3, [r6, #24]
 800717a:	b913      	cbnz	r3, 8007182 <__sfp+0x16>
 800717c:	4630      	mov	r0, r6
 800717e:	f7ff ffb9 	bl	80070f4 <__sinit>
 8007182:	36d8      	adds	r6, #216	; 0xd8
 8007184:	68b4      	ldr	r4, [r6, #8]
 8007186:	6873      	ldr	r3, [r6, #4]
 8007188:	3b01      	subs	r3, #1
 800718a:	d503      	bpl.n	8007194 <__sfp+0x28>
 800718c:	6833      	ldr	r3, [r6, #0]
 800718e:	b133      	cbz	r3, 800719e <__sfp+0x32>
 8007190:	6836      	ldr	r6, [r6, #0]
 8007192:	e7f7      	b.n	8007184 <__sfp+0x18>
 8007194:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007198:	b17d      	cbz	r5, 80071ba <__sfp+0x4e>
 800719a:	3468      	adds	r4, #104	; 0x68
 800719c:	e7f4      	b.n	8007188 <__sfp+0x1c>
 800719e:	2104      	movs	r1, #4
 80071a0:	4638      	mov	r0, r7
 80071a2:	f7ff ff79 	bl	8007098 <__sfmoreglue>
 80071a6:	4604      	mov	r4, r0
 80071a8:	6030      	str	r0, [r6, #0]
 80071aa:	2800      	cmp	r0, #0
 80071ac:	d1f0      	bne.n	8007190 <__sfp+0x24>
 80071ae:	f7ff ff8f 	bl	80070d0 <__sfp_lock_release>
 80071b2:	230c      	movs	r3, #12
 80071b4:	603b      	str	r3, [r7, #0]
 80071b6:	4620      	mov	r0, r4
 80071b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80071be:	81e3      	strh	r3, [r4, #14]
 80071c0:	2301      	movs	r3, #1
 80071c2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80071c6:	81a3      	strh	r3, [r4, #12]
 80071c8:	6665      	str	r5, [r4, #100]	; 0x64
 80071ca:	f000 faa1 	bl	8007710 <__retarget_lock_init_recursive>
 80071ce:	f7ff ff7f 	bl	80070d0 <__sfp_lock_release>
 80071d2:	6025      	str	r5, [r4, #0]
 80071d4:	60a5      	str	r5, [r4, #8]
 80071d6:	6065      	str	r5, [r4, #4]
 80071d8:	6125      	str	r5, [r4, #16]
 80071da:	6165      	str	r5, [r4, #20]
 80071dc:	61a5      	str	r5, [r4, #24]
 80071de:	2208      	movs	r2, #8
 80071e0:	4629      	mov	r1, r5
 80071e2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80071e6:	f7fd fe90 	bl	8004f0a <memset>
 80071ea:	6365      	str	r5, [r4, #52]	; 0x34
 80071ec:	63a5      	str	r5, [r4, #56]	; 0x38
 80071ee:	64a5      	str	r5, [r4, #72]	; 0x48
 80071f0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80071f2:	e7e0      	b.n	80071b6 <__sfp+0x4a>
 80071f4:	08008bcc 	.word	0x08008bcc

080071f8 <_malloc_trim_r>:
 80071f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071fc:	4689      	mov	r9, r1
 80071fe:	4f25      	ldr	r7, [pc, #148]	; (8007294 <_malloc_trim_r+0x9c>)
 8007200:	4606      	mov	r6, r0
 8007202:	f000 fd31 	bl	8007c68 <__malloc_lock>
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80072a0 <_malloc_trim_r+0xa8>
 800720c:	685d      	ldr	r5, [r3, #4]
 800720e:	f1a8 0411 	sub.w	r4, r8, #17
 8007212:	f025 0503 	bic.w	r5, r5, #3
 8007216:	eba4 0409 	sub.w	r4, r4, r9
 800721a:	442c      	add	r4, r5
 800721c:	fbb4 f4f8 	udiv	r4, r4, r8
 8007220:	3c01      	subs	r4, #1
 8007222:	fb08 f404 	mul.w	r4, r8, r4
 8007226:	4544      	cmp	r4, r8
 8007228:	da05      	bge.n	8007236 <_malloc_trim_r+0x3e>
 800722a:	4630      	mov	r0, r6
 800722c:	f000 fd22 	bl	8007c74 <__malloc_unlock>
 8007230:	2000      	movs	r0, #0
 8007232:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007236:	2100      	movs	r1, #0
 8007238:	4630      	mov	r0, r6
 800723a:	f001 f975 	bl	8008528 <_sbrk_r>
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	442b      	add	r3, r5
 8007242:	4298      	cmp	r0, r3
 8007244:	d1f1      	bne.n	800722a <_malloc_trim_r+0x32>
 8007246:	4261      	negs	r1, r4
 8007248:	4630      	mov	r0, r6
 800724a:	f001 f96d 	bl	8008528 <_sbrk_r>
 800724e:	3001      	adds	r0, #1
 8007250:	d110      	bne.n	8007274 <_malloc_trim_r+0x7c>
 8007252:	2100      	movs	r1, #0
 8007254:	4630      	mov	r0, r6
 8007256:	f001 f967 	bl	8008528 <_sbrk_r>
 800725a:	68ba      	ldr	r2, [r7, #8]
 800725c:	1a83      	subs	r3, r0, r2
 800725e:	2b0f      	cmp	r3, #15
 8007260:	dde3      	ble.n	800722a <_malloc_trim_r+0x32>
 8007262:	490d      	ldr	r1, [pc, #52]	; (8007298 <_malloc_trim_r+0xa0>)
 8007264:	f043 0301 	orr.w	r3, r3, #1
 8007268:	6809      	ldr	r1, [r1, #0]
 800726a:	6053      	str	r3, [r2, #4]
 800726c:	1a40      	subs	r0, r0, r1
 800726e:	490b      	ldr	r1, [pc, #44]	; (800729c <_malloc_trim_r+0xa4>)
 8007270:	6008      	str	r0, [r1, #0]
 8007272:	e7da      	b.n	800722a <_malloc_trim_r+0x32>
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	4a09      	ldr	r2, [pc, #36]	; (800729c <_malloc_trim_r+0xa4>)
 8007278:	1b2d      	subs	r5, r5, r4
 800727a:	f045 0501 	orr.w	r5, r5, #1
 800727e:	605d      	str	r5, [r3, #4]
 8007280:	6813      	ldr	r3, [r2, #0]
 8007282:	4630      	mov	r0, r6
 8007284:	1b1c      	subs	r4, r3, r4
 8007286:	6014      	str	r4, [r2, #0]
 8007288:	f000 fcf4 	bl	8007c74 <__malloc_unlock>
 800728c:	2001      	movs	r0, #1
 800728e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007292:	bf00      	nop
 8007294:	20000180 	.word	0x20000180
 8007298:	20000588 	.word	0x20000588
 800729c:	20000814 	.word	0x20000814
 80072a0:	00001000 	.word	0x00001000

080072a4 <_free_r>:
 80072a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072a8:	4604      	mov	r4, r0
 80072aa:	4688      	mov	r8, r1
 80072ac:	2900      	cmp	r1, #0
 80072ae:	f000 80ab 	beq.w	8007408 <_free_r+0x164>
 80072b2:	f000 fcd9 	bl	8007c68 <__malloc_lock>
 80072b6:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80072ba:	4d54      	ldr	r5, [pc, #336]	; (800740c <_free_r+0x168>)
 80072bc:	f022 0001 	bic.w	r0, r2, #1
 80072c0:	f1a8 0308 	sub.w	r3, r8, #8
 80072c4:	181f      	adds	r7, r3, r0
 80072c6:	68a9      	ldr	r1, [r5, #8]
 80072c8:	687e      	ldr	r6, [r7, #4]
 80072ca:	428f      	cmp	r7, r1
 80072cc:	f026 0603 	bic.w	r6, r6, #3
 80072d0:	f002 0201 	and.w	r2, r2, #1
 80072d4:	d11b      	bne.n	800730e <_free_r+0x6a>
 80072d6:	4430      	add	r0, r6
 80072d8:	b93a      	cbnz	r2, 80072ea <_free_r+0x46>
 80072da:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80072de:	1a9b      	subs	r3, r3, r2
 80072e0:	6899      	ldr	r1, [r3, #8]
 80072e2:	4410      	add	r0, r2
 80072e4:	68da      	ldr	r2, [r3, #12]
 80072e6:	60ca      	str	r2, [r1, #12]
 80072e8:	6091      	str	r1, [r2, #8]
 80072ea:	f040 0201 	orr.w	r2, r0, #1
 80072ee:	605a      	str	r2, [r3, #4]
 80072f0:	60ab      	str	r3, [r5, #8]
 80072f2:	4b47      	ldr	r3, [pc, #284]	; (8007410 <_free_r+0x16c>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4298      	cmp	r0, r3
 80072f8:	d304      	bcc.n	8007304 <_free_r+0x60>
 80072fa:	4b46      	ldr	r3, [pc, #280]	; (8007414 <_free_r+0x170>)
 80072fc:	4620      	mov	r0, r4
 80072fe:	6819      	ldr	r1, [r3, #0]
 8007300:	f7ff ff7a 	bl	80071f8 <_malloc_trim_r>
 8007304:	4620      	mov	r0, r4
 8007306:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800730a:	f000 bcb3 	b.w	8007c74 <__malloc_unlock>
 800730e:	607e      	str	r6, [r7, #4]
 8007310:	2a00      	cmp	r2, #0
 8007312:	d139      	bne.n	8007388 <_free_r+0xe4>
 8007314:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007318:	f105 0e08 	add.w	lr, r5, #8
 800731c:	1a5b      	subs	r3, r3, r1
 800731e:	4408      	add	r0, r1
 8007320:	6899      	ldr	r1, [r3, #8]
 8007322:	4571      	cmp	r1, lr
 8007324:	d032      	beq.n	800738c <_free_r+0xe8>
 8007326:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 800732a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800732e:	f8ce 1008 	str.w	r1, [lr, #8]
 8007332:	19b9      	adds	r1, r7, r6
 8007334:	6849      	ldr	r1, [r1, #4]
 8007336:	07c9      	lsls	r1, r1, #31
 8007338:	d40a      	bmi.n	8007350 <_free_r+0xac>
 800733a:	4430      	add	r0, r6
 800733c:	68b9      	ldr	r1, [r7, #8]
 800733e:	bb3a      	cbnz	r2, 8007390 <_free_r+0xec>
 8007340:	4e35      	ldr	r6, [pc, #212]	; (8007418 <_free_r+0x174>)
 8007342:	42b1      	cmp	r1, r6
 8007344:	d124      	bne.n	8007390 <_free_r+0xec>
 8007346:	2201      	movs	r2, #1
 8007348:	616b      	str	r3, [r5, #20]
 800734a:	612b      	str	r3, [r5, #16]
 800734c:	60d9      	str	r1, [r3, #12]
 800734e:	6099      	str	r1, [r3, #8]
 8007350:	f040 0101 	orr.w	r1, r0, #1
 8007354:	6059      	str	r1, [r3, #4]
 8007356:	5018      	str	r0, [r3, r0]
 8007358:	2a00      	cmp	r2, #0
 800735a:	d1d3      	bne.n	8007304 <_free_r+0x60>
 800735c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007360:	d21a      	bcs.n	8007398 <_free_r+0xf4>
 8007362:	2201      	movs	r2, #1
 8007364:	08c0      	lsrs	r0, r0, #3
 8007366:	1081      	asrs	r1, r0, #2
 8007368:	408a      	lsls	r2, r1
 800736a:	6869      	ldr	r1, [r5, #4]
 800736c:	3001      	adds	r0, #1
 800736e:	430a      	orrs	r2, r1
 8007370:	606a      	str	r2, [r5, #4]
 8007372:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007376:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800737a:	3a08      	subs	r2, #8
 800737c:	60da      	str	r2, [r3, #12]
 800737e:	6099      	str	r1, [r3, #8]
 8007380:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007384:	60cb      	str	r3, [r1, #12]
 8007386:	e7bd      	b.n	8007304 <_free_r+0x60>
 8007388:	2200      	movs	r2, #0
 800738a:	e7d2      	b.n	8007332 <_free_r+0x8e>
 800738c:	2201      	movs	r2, #1
 800738e:	e7d0      	b.n	8007332 <_free_r+0x8e>
 8007390:	68fe      	ldr	r6, [r7, #12]
 8007392:	60ce      	str	r6, [r1, #12]
 8007394:	60b1      	str	r1, [r6, #8]
 8007396:	e7db      	b.n	8007350 <_free_r+0xac>
 8007398:	0a42      	lsrs	r2, r0, #9
 800739a:	2a04      	cmp	r2, #4
 800739c:	d813      	bhi.n	80073c6 <_free_r+0x122>
 800739e:	0982      	lsrs	r2, r0, #6
 80073a0:	3238      	adds	r2, #56	; 0x38
 80073a2:	1c51      	adds	r1, r2, #1
 80073a4:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80073a8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80073ac:	428e      	cmp	r6, r1
 80073ae:	d124      	bne.n	80073fa <_free_r+0x156>
 80073b0:	2001      	movs	r0, #1
 80073b2:	1092      	asrs	r2, r2, #2
 80073b4:	fa00 f202 	lsl.w	r2, r0, r2
 80073b8:	6868      	ldr	r0, [r5, #4]
 80073ba:	4302      	orrs	r2, r0
 80073bc:	606a      	str	r2, [r5, #4]
 80073be:	60de      	str	r6, [r3, #12]
 80073c0:	6099      	str	r1, [r3, #8]
 80073c2:	60b3      	str	r3, [r6, #8]
 80073c4:	e7de      	b.n	8007384 <_free_r+0xe0>
 80073c6:	2a14      	cmp	r2, #20
 80073c8:	d801      	bhi.n	80073ce <_free_r+0x12a>
 80073ca:	325b      	adds	r2, #91	; 0x5b
 80073cc:	e7e9      	b.n	80073a2 <_free_r+0xfe>
 80073ce:	2a54      	cmp	r2, #84	; 0x54
 80073d0:	d802      	bhi.n	80073d8 <_free_r+0x134>
 80073d2:	0b02      	lsrs	r2, r0, #12
 80073d4:	326e      	adds	r2, #110	; 0x6e
 80073d6:	e7e4      	b.n	80073a2 <_free_r+0xfe>
 80073d8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80073dc:	d802      	bhi.n	80073e4 <_free_r+0x140>
 80073de:	0bc2      	lsrs	r2, r0, #15
 80073e0:	3277      	adds	r2, #119	; 0x77
 80073e2:	e7de      	b.n	80073a2 <_free_r+0xfe>
 80073e4:	f240 5154 	movw	r1, #1364	; 0x554
 80073e8:	428a      	cmp	r2, r1
 80073ea:	bf9a      	itte	ls
 80073ec:	0c82      	lsrls	r2, r0, #18
 80073ee:	327c      	addls	r2, #124	; 0x7c
 80073f0:	227e      	movhi	r2, #126	; 0x7e
 80073f2:	e7d6      	b.n	80073a2 <_free_r+0xfe>
 80073f4:	6889      	ldr	r1, [r1, #8]
 80073f6:	428e      	cmp	r6, r1
 80073f8:	d004      	beq.n	8007404 <_free_r+0x160>
 80073fa:	684a      	ldr	r2, [r1, #4]
 80073fc:	f022 0203 	bic.w	r2, r2, #3
 8007400:	4290      	cmp	r0, r2
 8007402:	d3f7      	bcc.n	80073f4 <_free_r+0x150>
 8007404:	68ce      	ldr	r6, [r1, #12]
 8007406:	e7da      	b.n	80073be <_free_r+0x11a>
 8007408:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800740c:	20000180 	.word	0x20000180
 8007410:	2000058c 	.word	0x2000058c
 8007414:	20000844 	.word	0x20000844
 8007418:	20000188 	.word	0x20000188

0800741c <__sfvwrite_r>:
 800741c:	6893      	ldr	r3, [r2, #8]
 800741e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007422:	4607      	mov	r7, r0
 8007424:	460c      	mov	r4, r1
 8007426:	4690      	mov	r8, r2
 8007428:	b91b      	cbnz	r3, 8007432 <__sfvwrite_r+0x16>
 800742a:	2000      	movs	r0, #0
 800742c:	b003      	add	sp, #12
 800742e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007432:	898b      	ldrh	r3, [r1, #12]
 8007434:	0718      	lsls	r0, r3, #28
 8007436:	d526      	bpl.n	8007486 <__sfvwrite_r+0x6a>
 8007438:	690b      	ldr	r3, [r1, #16]
 800743a:	b323      	cbz	r3, 8007486 <__sfvwrite_r+0x6a>
 800743c:	89a3      	ldrh	r3, [r4, #12]
 800743e:	f8d8 6000 	ldr.w	r6, [r8]
 8007442:	f013 0902 	ands.w	r9, r3, #2
 8007446:	d02d      	beq.n	80074a4 <__sfvwrite_r+0x88>
 8007448:	f04f 0a00 	mov.w	sl, #0
 800744c:	46d1      	mov	r9, sl
 800744e:	f8df b264 	ldr.w	fp, [pc, #612]	; 80076b4 <__sfvwrite_r+0x298>
 8007452:	f1b9 0f00 	cmp.w	r9, #0
 8007456:	d01f      	beq.n	8007498 <__sfvwrite_r+0x7c>
 8007458:	45d9      	cmp	r9, fp
 800745a:	464b      	mov	r3, r9
 800745c:	4652      	mov	r2, sl
 800745e:	bf28      	it	cs
 8007460:	465b      	movcs	r3, fp
 8007462:	6a21      	ldr	r1, [r4, #32]
 8007464:	4638      	mov	r0, r7
 8007466:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007468:	47a8      	blx	r5
 800746a:	2800      	cmp	r0, #0
 800746c:	f340 8089 	ble.w	8007582 <__sfvwrite_r+0x166>
 8007470:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007474:	4482      	add	sl, r0
 8007476:	eba9 0900 	sub.w	r9, r9, r0
 800747a:	1a18      	subs	r0, r3, r0
 800747c:	f8c8 0008 	str.w	r0, [r8, #8]
 8007480:	2800      	cmp	r0, #0
 8007482:	d1e6      	bne.n	8007452 <__sfvwrite_r+0x36>
 8007484:	e7d1      	b.n	800742a <__sfvwrite_r+0xe>
 8007486:	4621      	mov	r1, r4
 8007488:	4638      	mov	r0, r7
 800748a:	f7fe fe3d 	bl	8006108 <__swsetup_r>
 800748e:	2800      	cmp	r0, #0
 8007490:	d0d4      	beq.n	800743c <__sfvwrite_r+0x20>
 8007492:	f04f 30ff 	mov.w	r0, #4294967295
 8007496:	e7c9      	b.n	800742c <__sfvwrite_r+0x10>
 8007498:	f8d6 a000 	ldr.w	sl, [r6]
 800749c:	f8d6 9004 	ldr.w	r9, [r6, #4]
 80074a0:	3608      	adds	r6, #8
 80074a2:	e7d6      	b.n	8007452 <__sfvwrite_r+0x36>
 80074a4:	f013 0301 	ands.w	r3, r3, #1
 80074a8:	d043      	beq.n	8007532 <__sfvwrite_r+0x116>
 80074aa:	4648      	mov	r0, r9
 80074ac:	46ca      	mov	sl, r9
 80074ae:	46cb      	mov	fp, r9
 80074b0:	f1bb 0f00 	cmp.w	fp, #0
 80074b4:	f000 80d9 	beq.w	800766a <__sfvwrite_r+0x24e>
 80074b8:	b950      	cbnz	r0, 80074d0 <__sfvwrite_r+0xb4>
 80074ba:	465a      	mov	r2, fp
 80074bc:	210a      	movs	r1, #10
 80074be:	4650      	mov	r0, sl
 80074c0:	f000 fbaa 	bl	8007c18 <memchr>
 80074c4:	2800      	cmp	r0, #0
 80074c6:	f000 80d5 	beq.w	8007674 <__sfvwrite_r+0x258>
 80074ca:	3001      	adds	r0, #1
 80074cc:	eba0 090a 	sub.w	r9, r0, sl
 80074d0:	6820      	ldr	r0, [r4, #0]
 80074d2:	6921      	ldr	r1, [r4, #16]
 80074d4:	45d9      	cmp	r9, fp
 80074d6:	464b      	mov	r3, r9
 80074d8:	bf28      	it	cs
 80074da:	465b      	movcs	r3, fp
 80074dc:	4288      	cmp	r0, r1
 80074de:	6962      	ldr	r2, [r4, #20]
 80074e0:	f240 80cb 	bls.w	800767a <__sfvwrite_r+0x25e>
 80074e4:	68a5      	ldr	r5, [r4, #8]
 80074e6:	4415      	add	r5, r2
 80074e8:	42ab      	cmp	r3, r5
 80074ea:	f340 80c6 	ble.w	800767a <__sfvwrite_r+0x25e>
 80074ee:	4651      	mov	r1, sl
 80074f0:	462a      	mov	r2, r5
 80074f2:	f000 fb9f 	bl	8007c34 <memmove>
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	4621      	mov	r1, r4
 80074fa:	442b      	add	r3, r5
 80074fc:	6023      	str	r3, [r4, #0]
 80074fe:	4638      	mov	r0, r7
 8007500:	f7ff fd64 	bl	8006fcc <_fflush_r>
 8007504:	2800      	cmp	r0, #0
 8007506:	d13c      	bne.n	8007582 <__sfvwrite_r+0x166>
 8007508:	ebb9 0905 	subs.w	r9, r9, r5
 800750c:	f040 80cf 	bne.w	80076ae <__sfvwrite_r+0x292>
 8007510:	4621      	mov	r1, r4
 8007512:	4638      	mov	r0, r7
 8007514:	f7ff fd5a 	bl	8006fcc <_fflush_r>
 8007518:	2800      	cmp	r0, #0
 800751a:	d132      	bne.n	8007582 <__sfvwrite_r+0x166>
 800751c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007520:	44aa      	add	sl, r5
 8007522:	ebab 0b05 	sub.w	fp, fp, r5
 8007526:	1b5d      	subs	r5, r3, r5
 8007528:	f8c8 5008 	str.w	r5, [r8, #8]
 800752c:	2d00      	cmp	r5, #0
 800752e:	d1bf      	bne.n	80074b0 <__sfvwrite_r+0x94>
 8007530:	e77b      	b.n	800742a <__sfvwrite_r+0xe>
 8007532:	4699      	mov	r9, r3
 8007534:	469a      	mov	sl, r3
 8007536:	f1ba 0f00 	cmp.w	sl, #0
 800753a:	d027      	beq.n	800758c <__sfvwrite_r+0x170>
 800753c:	89a2      	ldrh	r2, [r4, #12]
 800753e:	68a5      	ldr	r5, [r4, #8]
 8007540:	0591      	lsls	r1, r2, #22
 8007542:	d565      	bpl.n	8007610 <__sfvwrite_r+0x1f4>
 8007544:	45aa      	cmp	sl, r5
 8007546:	d33b      	bcc.n	80075c0 <__sfvwrite_r+0x1a4>
 8007548:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800754c:	d036      	beq.n	80075bc <__sfvwrite_r+0x1a0>
 800754e:	2002      	movs	r0, #2
 8007550:	6921      	ldr	r1, [r4, #16]
 8007552:	6823      	ldr	r3, [r4, #0]
 8007554:	1a5b      	subs	r3, r3, r1
 8007556:	9301      	str	r3, [sp, #4]
 8007558:	6963      	ldr	r3, [r4, #20]
 800755a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800755e:	fb93 fbf0 	sdiv	fp, r3, r0
 8007562:	9b01      	ldr	r3, [sp, #4]
 8007564:	1c58      	adds	r0, r3, #1
 8007566:	4450      	add	r0, sl
 8007568:	4583      	cmp	fp, r0
 800756a:	bf38      	it	cc
 800756c:	4683      	movcc	fp, r0
 800756e:	0553      	lsls	r3, r2, #21
 8007570:	d53e      	bpl.n	80075f0 <__sfvwrite_r+0x1d4>
 8007572:	4659      	mov	r1, fp
 8007574:	4638      	mov	r0, r7
 8007576:	f000 f943 	bl	8007800 <_malloc_r>
 800757a:	4605      	mov	r5, r0
 800757c:	b950      	cbnz	r0, 8007594 <__sfvwrite_r+0x178>
 800757e:	230c      	movs	r3, #12
 8007580:	603b      	str	r3, [r7, #0]
 8007582:	89a3      	ldrh	r3, [r4, #12]
 8007584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007588:	81a3      	strh	r3, [r4, #12]
 800758a:	e782      	b.n	8007492 <__sfvwrite_r+0x76>
 800758c:	e896 0600 	ldmia.w	r6, {r9, sl}
 8007590:	3608      	adds	r6, #8
 8007592:	e7d0      	b.n	8007536 <__sfvwrite_r+0x11a>
 8007594:	9a01      	ldr	r2, [sp, #4]
 8007596:	6921      	ldr	r1, [r4, #16]
 8007598:	f7fd fcac 	bl	8004ef4 <memcpy>
 800759c:	89a2      	ldrh	r2, [r4, #12]
 800759e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80075a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80075a6:	81a2      	strh	r2, [r4, #12]
 80075a8:	9b01      	ldr	r3, [sp, #4]
 80075aa:	6125      	str	r5, [r4, #16]
 80075ac:	441d      	add	r5, r3
 80075ae:	6025      	str	r5, [r4, #0]
 80075b0:	4655      	mov	r5, sl
 80075b2:	ebab 0303 	sub.w	r3, fp, r3
 80075b6:	f8c4 b014 	str.w	fp, [r4, #20]
 80075ba:	60a3      	str	r3, [r4, #8]
 80075bc:	45aa      	cmp	sl, r5
 80075be:	d200      	bcs.n	80075c2 <__sfvwrite_r+0x1a6>
 80075c0:	4655      	mov	r5, sl
 80075c2:	462a      	mov	r2, r5
 80075c4:	4649      	mov	r1, r9
 80075c6:	6820      	ldr	r0, [r4, #0]
 80075c8:	f000 fb34 	bl	8007c34 <memmove>
 80075cc:	68a3      	ldr	r3, [r4, #8]
 80075ce:	1b5b      	subs	r3, r3, r5
 80075d0:	60a3      	str	r3, [r4, #8]
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	441d      	add	r5, r3
 80075d6:	6025      	str	r5, [r4, #0]
 80075d8:	4655      	mov	r5, sl
 80075da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80075de:	44a9      	add	r9, r5
 80075e0:	ebaa 0a05 	sub.w	sl, sl, r5
 80075e4:	1b5d      	subs	r5, r3, r5
 80075e6:	f8c8 5008 	str.w	r5, [r8, #8]
 80075ea:	2d00      	cmp	r5, #0
 80075ec:	d1a3      	bne.n	8007536 <__sfvwrite_r+0x11a>
 80075ee:	e71c      	b.n	800742a <__sfvwrite_r+0xe>
 80075f0:	465a      	mov	r2, fp
 80075f2:	4638      	mov	r0, r7
 80075f4:	f000 fe16 	bl	8008224 <_realloc_r>
 80075f8:	4605      	mov	r5, r0
 80075fa:	2800      	cmp	r0, #0
 80075fc:	d1d4      	bne.n	80075a8 <__sfvwrite_r+0x18c>
 80075fe:	6921      	ldr	r1, [r4, #16]
 8007600:	4638      	mov	r0, r7
 8007602:	f7ff fe4f 	bl	80072a4 <_free_r>
 8007606:	89a3      	ldrh	r3, [r4, #12]
 8007608:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800760c:	81a3      	strh	r3, [r4, #12]
 800760e:	e7b6      	b.n	800757e <__sfvwrite_r+0x162>
 8007610:	6820      	ldr	r0, [r4, #0]
 8007612:	6923      	ldr	r3, [r4, #16]
 8007614:	4298      	cmp	r0, r3
 8007616:	d802      	bhi.n	800761e <__sfvwrite_r+0x202>
 8007618:	6962      	ldr	r2, [r4, #20]
 800761a:	4592      	cmp	sl, r2
 800761c:	d215      	bcs.n	800764a <__sfvwrite_r+0x22e>
 800761e:	4555      	cmp	r5, sl
 8007620:	bf28      	it	cs
 8007622:	4655      	movcs	r5, sl
 8007624:	4649      	mov	r1, r9
 8007626:	462a      	mov	r2, r5
 8007628:	f000 fb04 	bl	8007c34 <memmove>
 800762c:	68a3      	ldr	r3, [r4, #8]
 800762e:	6822      	ldr	r2, [r4, #0]
 8007630:	1b5b      	subs	r3, r3, r5
 8007632:	442a      	add	r2, r5
 8007634:	60a3      	str	r3, [r4, #8]
 8007636:	6022      	str	r2, [r4, #0]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d1ce      	bne.n	80075da <__sfvwrite_r+0x1be>
 800763c:	4621      	mov	r1, r4
 800763e:	4638      	mov	r0, r7
 8007640:	f7ff fcc4 	bl	8006fcc <_fflush_r>
 8007644:	2800      	cmp	r0, #0
 8007646:	d0c8      	beq.n	80075da <__sfvwrite_r+0x1be>
 8007648:	e79b      	b.n	8007582 <__sfvwrite_r+0x166>
 800764a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800764e:	4553      	cmp	r3, sl
 8007650:	bf28      	it	cs
 8007652:	4653      	movcs	r3, sl
 8007654:	fb93 f3f2 	sdiv	r3, r3, r2
 8007658:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800765a:	4353      	muls	r3, r2
 800765c:	6a21      	ldr	r1, [r4, #32]
 800765e:	464a      	mov	r2, r9
 8007660:	4638      	mov	r0, r7
 8007662:	47a8      	blx	r5
 8007664:	1e05      	subs	r5, r0, #0
 8007666:	dcb8      	bgt.n	80075da <__sfvwrite_r+0x1be>
 8007668:	e78b      	b.n	8007582 <__sfvwrite_r+0x166>
 800766a:	e896 0c00 	ldmia.w	r6, {sl, fp}
 800766e:	2000      	movs	r0, #0
 8007670:	3608      	adds	r6, #8
 8007672:	e71d      	b.n	80074b0 <__sfvwrite_r+0x94>
 8007674:	f10b 0901 	add.w	r9, fp, #1
 8007678:	e72a      	b.n	80074d0 <__sfvwrite_r+0xb4>
 800767a:	4293      	cmp	r3, r2
 800767c:	db09      	blt.n	8007692 <__sfvwrite_r+0x276>
 800767e:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007680:	4613      	mov	r3, r2
 8007682:	6a21      	ldr	r1, [r4, #32]
 8007684:	4652      	mov	r2, sl
 8007686:	4638      	mov	r0, r7
 8007688:	47a8      	blx	r5
 800768a:	1e05      	subs	r5, r0, #0
 800768c:	f73f af3c 	bgt.w	8007508 <__sfvwrite_r+0xec>
 8007690:	e777      	b.n	8007582 <__sfvwrite_r+0x166>
 8007692:	461a      	mov	r2, r3
 8007694:	4651      	mov	r1, sl
 8007696:	9301      	str	r3, [sp, #4]
 8007698:	f000 facc 	bl	8007c34 <memmove>
 800769c:	9b01      	ldr	r3, [sp, #4]
 800769e:	68a2      	ldr	r2, [r4, #8]
 80076a0:	461d      	mov	r5, r3
 80076a2:	1ad2      	subs	r2, r2, r3
 80076a4:	60a2      	str	r2, [r4, #8]
 80076a6:	6822      	ldr	r2, [r4, #0]
 80076a8:	441a      	add	r2, r3
 80076aa:	6022      	str	r2, [r4, #0]
 80076ac:	e72c      	b.n	8007508 <__sfvwrite_r+0xec>
 80076ae:	2001      	movs	r0, #1
 80076b0:	e734      	b.n	800751c <__sfvwrite_r+0x100>
 80076b2:	bf00      	nop
 80076b4:	7ffffc00 	.word	0x7ffffc00

080076b8 <_fwalk_reent>:
 80076b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076bc:	4680      	mov	r8, r0
 80076be:	4689      	mov	r9, r1
 80076c0:	2600      	movs	r6, #0
 80076c2:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80076c6:	b914      	cbnz	r4, 80076ce <_fwalk_reent+0x16>
 80076c8:	4630      	mov	r0, r6
 80076ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076ce:	68a5      	ldr	r5, [r4, #8]
 80076d0:	6867      	ldr	r7, [r4, #4]
 80076d2:	3f01      	subs	r7, #1
 80076d4:	d501      	bpl.n	80076da <_fwalk_reent+0x22>
 80076d6:	6824      	ldr	r4, [r4, #0]
 80076d8:	e7f5      	b.n	80076c6 <_fwalk_reent+0xe>
 80076da:	89ab      	ldrh	r3, [r5, #12]
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d907      	bls.n	80076f0 <_fwalk_reent+0x38>
 80076e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80076e4:	3301      	adds	r3, #1
 80076e6:	d003      	beq.n	80076f0 <_fwalk_reent+0x38>
 80076e8:	4629      	mov	r1, r5
 80076ea:	4640      	mov	r0, r8
 80076ec:	47c8      	blx	r9
 80076ee:	4306      	orrs	r6, r0
 80076f0:	3568      	adds	r5, #104	; 0x68
 80076f2:	e7ee      	b.n	80076d2 <_fwalk_reent+0x1a>

080076f4 <_localeconv_r>:
 80076f4:	4b04      	ldr	r3, [pc, #16]	; (8007708 <_localeconv_r+0x14>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	6a18      	ldr	r0, [r3, #32]
 80076fa:	4b04      	ldr	r3, [pc, #16]	; (800770c <_localeconv_r+0x18>)
 80076fc:	2800      	cmp	r0, #0
 80076fe:	bf08      	it	eq
 8007700:	4618      	moveq	r0, r3
 8007702:	30f0      	adds	r0, #240	; 0xf0
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	2000008c 	.word	0x2000008c
 800770c:	20000590 	.word	0x20000590

08007710 <__retarget_lock_init_recursive>:
 8007710:	4770      	bx	lr

08007712 <__retarget_lock_close_recursive>:
 8007712:	4770      	bx	lr

08007714 <__retarget_lock_acquire_recursive>:
 8007714:	4770      	bx	lr

08007716 <__retarget_lock_release_recursive>:
 8007716:	4770      	bx	lr

08007718 <__swhatbuf_r>:
 8007718:	b570      	push	{r4, r5, r6, lr}
 800771a:	460e      	mov	r6, r1
 800771c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007720:	b090      	sub	sp, #64	; 0x40
 8007722:	2900      	cmp	r1, #0
 8007724:	4614      	mov	r4, r2
 8007726:	461d      	mov	r5, r3
 8007728:	da09      	bge.n	800773e <__swhatbuf_r+0x26>
 800772a:	2200      	movs	r2, #0
 800772c:	89b3      	ldrh	r3, [r6, #12]
 800772e:	602a      	str	r2, [r5, #0]
 8007730:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007734:	d116      	bne.n	8007764 <__swhatbuf_r+0x4c>
 8007736:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800773a:	6023      	str	r3, [r4, #0]
 800773c:	e015      	b.n	800776a <__swhatbuf_r+0x52>
 800773e:	aa01      	add	r2, sp, #4
 8007740:	f001 f8a0 	bl	8008884 <_fstat_r>
 8007744:	2800      	cmp	r0, #0
 8007746:	dbf0      	blt.n	800772a <__swhatbuf_r+0x12>
 8007748:	9a02      	ldr	r2, [sp, #8]
 800774a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800774e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007752:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007756:	425a      	negs	r2, r3
 8007758:	415a      	adcs	r2, r3
 800775a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800775e:	602a      	str	r2, [r5, #0]
 8007760:	6023      	str	r3, [r4, #0]
 8007762:	e002      	b.n	800776a <__swhatbuf_r+0x52>
 8007764:	2340      	movs	r3, #64	; 0x40
 8007766:	4610      	mov	r0, r2
 8007768:	6023      	str	r3, [r4, #0]
 800776a:	b010      	add	sp, #64	; 0x40
 800776c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007770 <__smakebuf_r>:
 8007770:	898b      	ldrh	r3, [r1, #12]
 8007772:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007774:	079d      	lsls	r5, r3, #30
 8007776:	4606      	mov	r6, r0
 8007778:	460c      	mov	r4, r1
 800777a:	d507      	bpl.n	800778c <__smakebuf_r+0x1c>
 800777c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007780:	6023      	str	r3, [r4, #0]
 8007782:	6123      	str	r3, [r4, #16]
 8007784:	2301      	movs	r3, #1
 8007786:	6163      	str	r3, [r4, #20]
 8007788:	b002      	add	sp, #8
 800778a:	bd70      	pop	{r4, r5, r6, pc}
 800778c:	ab01      	add	r3, sp, #4
 800778e:	466a      	mov	r2, sp
 8007790:	f7ff ffc2 	bl	8007718 <__swhatbuf_r>
 8007794:	9900      	ldr	r1, [sp, #0]
 8007796:	4605      	mov	r5, r0
 8007798:	4630      	mov	r0, r6
 800779a:	f000 f831 	bl	8007800 <_malloc_r>
 800779e:	b948      	cbnz	r0, 80077b4 <__smakebuf_r+0x44>
 80077a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a4:	059a      	lsls	r2, r3, #22
 80077a6:	d4ef      	bmi.n	8007788 <__smakebuf_r+0x18>
 80077a8:	f023 0303 	bic.w	r3, r3, #3
 80077ac:	f043 0302 	orr.w	r3, r3, #2
 80077b0:	81a3      	strh	r3, [r4, #12]
 80077b2:	e7e3      	b.n	800777c <__smakebuf_r+0xc>
 80077b4:	4b0d      	ldr	r3, [pc, #52]	; (80077ec <__smakebuf_r+0x7c>)
 80077b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80077b8:	89a3      	ldrh	r3, [r4, #12]
 80077ba:	6020      	str	r0, [r4, #0]
 80077bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077c0:	81a3      	strh	r3, [r4, #12]
 80077c2:	9b00      	ldr	r3, [sp, #0]
 80077c4:	6120      	str	r0, [r4, #16]
 80077c6:	6163      	str	r3, [r4, #20]
 80077c8:	9b01      	ldr	r3, [sp, #4]
 80077ca:	b15b      	cbz	r3, 80077e4 <__smakebuf_r+0x74>
 80077cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80077d0:	4630      	mov	r0, r6
 80077d2:	f001 f869 	bl	80088a8 <_isatty_r>
 80077d6:	b128      	cbz	r0, 80077e4 <__smakebuf_r+0x74>
 80077d8:	89a3      	ldrh	r3, [r4, #12]
 80077da:	f023 0303 	bic.w	r3, r3, #3
 80077de:	f043 0301 	orr.w	r3, r3, #1
 80077e2:	81a3      	strh	r3, [r4, #12]
 80077e4:	89a3      	ldrh	r3, [r4, #12]
 80077e6:	431d      	orrs	r5, r3
 80077e8:	81a5      	strh	r5, [r4, #12]
 80077ea:	e7cd      	b.n	8007788 <__smakebuf_r+0x18>
 80077ec:	08007045 	.word	0x08007045

080077f0 <malloc>:
 80077f0:	4b02      	ldr	r3, [pc, #8]	; (80077fc <malloc+0xc>)
 80077f2:	4601      	mov	r1, r0
 80077f4:	6818      	ldr	r0, [r3, #0]
 80077f6:	f000 b803 	b.w	8007800 <_malloc_r>
 80077fa:	bf00      	nop
 80077fc:	2000008c 	.word	0x2000008c

08007800 <_malloc_r>:
 8007800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007804:	f101 040b 	add.w	r4, r1, #11
 8007808:	2c16      	cmp	r4, #22
 800780a:	4681      	mov	r9, r0
 800780c:	d907      	bls.n	800781e <_malloc_r+0x1e>
 800780e:	f034 0407 	bics.w	r4, r4, #7
 8007812:	d505      	bpl.n	8007820 <_malloc_r+0x20>
 8007814:	230c      	movs	r3, #12
 8007816:	f8c9 3000 	str.w	r3, [r9]
 800781a:	2600      	movs	r6, #0
 800781c:	e131      	b.n	8007a82 <_malloc_r+0x282>
 800781e:	2410      	movs	r4, #16
 8007820:	428c      	cmp	r4, r1
 8007822:	d3f7      	bcc.n	8007814 <_malloc_r+0x14>
 8007824:	4648      	mov	r0, r9
 8007826:	f000 fa1f 	bl	8007c68 <__malloc_lock>
 800782a:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800782e:	4d9b      	ldr	r5, [pc, #620]	; (8007a9c <_malloc_r+0x29c>)
 8007830:	d236      	bcs.n	80078a0 <_malloc_r+0xa0>
 8007832:	f104 0208 	add.w	r2, r4, #8
 8007836:	442a      	add	r2, r5
 8007838:	6856      	ldr	r6, [r2, #4]
 800783a:	f1a2 0108 	sub.w	r1, r2, #8
 800783e:	428e      	cmp	r6, r1
 8007840:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007844:	d102      	bne.n	800784c <_malloc_r+0x4c>
 8007846:	68d6      	ldr	r6, [r2, #12]
 8007848:	42b2      	cmp	r2, r6
 800784a:	d010      	beq.n	800786e <_malloc_r+0x6e>
 800784c:	6873      	ldr	r3, [r6, #4]
 800784e:	68f2      	ldr	r2, [r6, #12]
 8007850:	68b1      	ldr	r1, [r6, #8]
 8007852:	f023 0303 	bic.w	r3, r3, #3
 8007856:	60ca      	str	r2, [r1, #12]
 8007858:	4433      	add	r3, r6
 800785a:	6091      	str	r1, [r2, #8]
 800785c:	685a      	ldr	r2, [r3, #4]
 800785e:	f042 0201 	orr.w	r2, r2, #1
 8007862:	605a      	str	r2, [r3, #4]
 8007864:	4648      	mov	r0, r9
 8007866:	f000 fa05 	bl	8007c74 <__malloc_unlock>
 800786a:	3608      	adds	r6, #8
 800786c:	e109      	b.n	8007a82 <_malloc_r+0x282>
 800786e:	3302      	adds	r3, #2
 8007870:	4a8b      	ldr	r2, [pc, #556]	; (8007aa0 <_malloc_r+0x2a0>)
 8007872:	692e      	ldr	r6, [r5, #16]
 8007874:	4611      	mov	r1, r2
 8007876:	4296      	cmp	r6, r2
 8007878:	d06d      	beq.n	8007956 <_malloc_r+0x156>
 800787a:	6870      	ldr	r0, [r6, #4]
 800787c:	f020 0003 	bic.w	r0, r0, #3
 8007880:	1b07      	subs	r7, r0, r4
 8007882:	2f0f      	cmp	r7, #15
 8007884:	dd47      	ble.n	8007916 <_malloc_r+0x116>
 8007886:	1933      	adds	r3, r6, r4
 8007888:	f044 0401 	orr.w	r4, r4, #1
 800788c:	6074      	str	r4, [r6, #4]
 800788e:	616b      	str	r3, [r5, #20]
 8007890:	612b      	str	r3, [r5, #16]
 8007892:	60da      	str	r2, [r3, #12]
 8007894:	609a      	str	r2, [r3, #8]
 8007896:	f047 0201 	orr.w	r2, r7, #1
 800789a:	605a      	str	r2, [r3, #4]
 800789c:	5037      	str	r7, [r6, r0]
 800789e:	e7e1      	b.n	8007864 <_malloc_r+0x64>
 80078a0:	0a63      	lsrs	r3, r4, #9
 80078a2:	d02a      	beq.n	80078fa <_malloc_r+0xfa>
 80078a4:	2b04      	cmp	r3, #4
 80078a6:	d812      	bhi.n	80078ce <_malloc_r+0xce>
 80078a8:	09a3      	lsrs	r3, r4, #6
 80078aa:	3338      	adds	r3, #56	; 0x38
 80078ac:	1c5a      	adds	r2, r3, #1
 80078ae:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80078b2:	6856      	ldr	r6, [r2, #4]
 80078b4:	f1a2 0008 	sub.w	r0, r2, #8
 80078b8:	4286      	cmp	r6, r0
 80078ba:	d006      	beq.n	80078ca <_malloc_r+0xca>
 80078bc:	6872      	ldr	r2, [r6, #4]
 80078be:	f022 0203 	bic.w	r2, r2, #3
 80078c2:	1b11      	subs	r1, r2, r4
 80078c4:	290f      	cmp	r1, #15
 80078c6:	dd1c      	ble.n	8007902 <_malloc_r+0x102>
 80078c8:	3b01      	subs	r3, #1
 80078ca:	3301      	adds	r3, #1
 80078cc:	e7d0      	b.n	8007870 <_malloc_r+0x70>
 80078ce:	2b14      	cmp	r3, #20
 80078d0:	d801      	bhi.n	80078d6 <_malloc_r+0xd6>
 80078d2:	335b      	adds	r3, #91	; 0x5b
 80078d4:	e7ea      	b.n	80078ac <_malloc_r+0xac>
 80078d6:	2b54      	cmp	r3, #84	; 0x54
 80078d8:	d802      	bhi.n	80078e0 <_malloc_r+0xe0>
 80078da:	0b23      	lsrs	r3, r4, #12
 80078dc:	336e      	adds	r3, #110	; 0x6e
 80078de:	e7e5      	b.n	80078ac <_malloc_r+0xac>
 80078e0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80078e4:	d802      	bhi.n	80078ec <_malloc_r+0xec>
 80078e6:	0be3      	lsrs	r3, r4, #15
 80078e8:	3377      	adds	r3, #119	; 0x77
 80078ea:	e7df      	b.n	80078ac <_malloc_r+0xac>
 80078ec:	f240 5254 	movw	r2, #1364	; 0x554
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d804      	bhi.n	80078fe <_malloc_r+0xfe>
 80078f4:	0ca3      	lsrs	r3, r4, #18
 80078f6:	337c      	adds	r3, #124	; 0x7c
 80078f8:	e7d8      	b.n	80078ac <_malloc_r+0xac>
 80078fa:	233f      	movs	r3, #63	; 0x3f
 80078fc:	e7d6      	b.n	80078ac <_malloc_r+0xac>
 80078fe:	237e      	movs	r3, #126	; 0x7e
 8007900:	e7d4      	b.n	80078ac <_malloc_r+0xac>
 8007902:	2900      	cmp	r1, #0
 8007904:	68f1      	ldr	r1, [r6, #12]
 8007906:	db04      	blt.n	8007912 <_malloc_r+0x112>
 8007908:	68b3      	ldr	r3, [r6, #8]
 800790a:	60d9      	str	r1, [r3, #12]
 800790c:	608b      	str	r3, [r1, #8]
 800790e:	18b3      	adds	r3, r6, r2
 8007910:	e7a4      	b.n	800785c <_malloc_r+0x5c>
 8007912:	460e      	mov	r6, r1
 8007914:	e7d0      	b.n	80078b8 <_malloc_r+0xb8>
 8007916:	2f00      	cmp	r7, #0
 8007918:	616a      	str	r2, [r5, #20]
 800791a:	612a      	str	r2, [r5, #16]
 800791c:	db05      	blt.n	800792a <_malloc_r+0x12a>
 800791e:	4430      	add	r0, r6
 8007920:	6843      	ldr	r3, [r0, #4]
 8007922:	f043 0301 	orr.w	r3, r3, #1
 8007926:	6043      	str	r3, [r0, #4]
 8007928:	e79c      	b.n	8007864 <_malloc_r+0x64>
 800792a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800792e:	d244      	bcs.n	80079ba <_malloc_r+0x1ba>
 8007930:	2201      	movs	r2, #1
 8007932:	08c0      	lsrs	r0, r0, #3
 8007934:	1087      	asrs	r7, r0, #2
 8007936:	fa02 f707 	lsl.w	r7, r2, r7
 800793a:	686a      	ldr	r2, [r5, #4]
 800793c:	3001      	adds	r0, #1
 800793e:	433a      	orrs	r2, r7
 8007940:	606a      	str	r2, [r5, #4]
 8007942:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8007946:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800794a:	3a08      	subs	r2, #8
 800794c:	60f2      	str	r2, [r6, #12]
 800794e:	60b7      	str	r7, [r6, #8]
 8007950:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007954:	60fe      	str	r6, [r7, #12]
 8007956:	2001      	movs	r0, #1
 8007958:	109a      	asrs	r2, r3, #2
 800795a:	fa00 f202 	lsl.w	r2, r0, r2
 800795e:	6868      	ldr	r0, [r5, #4]
 8007960:	4282      	cmp	r2, r0
 8007962:	f200 809f 	bhi.w	8007aa4 <_malloc_r+0x2a4>
 8007966:	4202      	tst	r2, r0
 8007968:	d106      	bne.n	8007978 <_malloc_r+0x178>
 800796a:	f023 0303 	bic.w	r3, r3, #3
 800796e:	0052      	lsls	r2, r2, #1
 8007970:	4202      	tst	r2, r0
 8007972:	f103 0304 	add.w	r3, r3, #4
 8007976:	d0fa      	beq.n	800796e <_malloc_r+0x16e>
 8007978:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 800797c:	46e0      	mov	r8, ip
 800797e:	469e      	mov	lr, r3
 8007980:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8007984:	4546      	cmp	r6, r8
 8007986:	d153      	bne.n	8007a30 <_malloc_r+0x230>
 8007988:	f10e 0e01 	add.w	lr, lr, #1
 800798c:	f01e 0f03 	tst.w	lr, #3
 8007990:	f108 0808 	add.w	r8, r8, #8
 8007994:	d1f4      	bne.n	8007980 <_malloc_r+0x180>
 8007996:	0798      	lsls	r0, r3, #30
 8007998:	d179      	bne.n	8007a8e <_malloc_r+0x28e>
 800799a:	686b      	ldr	r3, [r5, #4]
 800799c:	ea23 0302 	bic.w	r3, r3, r2
 80079a0:	606b      	str	r3, [r5, #4]
 80079a2:	6868      	ldr	r0, [r5, #4]
 80079a4:	0052      	lsls	r2, r2, #1
 80079a6:	4282      	cmp	r2, r0
 80079a8:	d87c      	bhi.n	8007aa4 <_malloc_r+0x2a4>
 80079aa:	2a00      	cmp	r2, #0
 80079ac:	d07a      	beq.n	8007aa4 <_malloc_r+0x2a4>
 80079ae:	4673      	mov	r3, lr
 80079b0:	4202      	tst	r2, r0
 80079b2:	d1e1      	bne.n	8007978 <_malloc_r+0x178>
 80079b4:	3304      	adds	r3, #4
 80079b6:	0052      	lsls	r2, r2, #1
 80079b8:	e7fa      	b.n	80079b0 <_malloc_r+0x1b0>
 80079ba:	0a42      	lsrs	r2, r0, #9
 80079bc:	2a04      	cmp	r2, #4
 80079be:	d815      	bhi.n	80079ec <_malloc_r+0x1ec>
 80079c0:	0982      	lsrs	r2, r0, #6
 80079c2:	3238      	adds	r2, #56	; 0x38
 80079c4:	1c57      	adds	r7, r2, #1
 80079c6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80079ca:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80079ce:	45be      	cmp	lr, r7
 80079d0:	d126      	bne.n	8007a20 <_malloc_r+0x220>
 80079d2:	2001      	movs	r0, #1
 80079d4:	1092      	asrs	r2, r2, #2
 80079d6:	fa00 f202 	lsl.w	r2, r0, r2
 80079da:	6868      	ldr	r0, [r5, #4]
 80079dc:	4310      	orrs	r0, r2
 80079de:	6068      	str	r0, [r5, #4]
 80079e0:	f8c6 e00c 	str.w	lr, [r6, #12]
 80079e4:	60b7      	str	r7, [r6, #8]
 80079e6:	f8ce 6008 	str.w	r6, [lr, #8]
 80079ea:	e7b3      	b.n	8007954 <_malloc_r+0x154>
 80079ec:	2a14      	cmp	r2, #20
 80079ee:	d801      	bhi.n	80079f4 <_malloc_r+0x1f4>
 80079f0:	325b      	adds	r2, #91	; 0x5b
 80079f2:	e7e7      	b.n	80079c4 <_malloc_r+0x1c4>
 80079f4:	2a54      	cmp	r2, #84	; 0x54
 80079f6:	d802      	bhi.n	80079fe <_malloc_r+0x1fe>
 80079f8:	0b02      	lsrs	r2, r0, #12
 80079fa:	326e      	adds	r2, #110	; 0x6e
 80079fc:	e7e2      	b.n	80079c4 <_malloc_r+0x1c4>
 80079fe:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007a02:	d802      	bhi.n	8007a0a <_malloc_r+0x20a>
 8007a04:	0bc2      	lsrs	r2, r0, #15
 8007a06:	3277      	adds	r2, #119	; 0x77
 8007a08:	e7dc      	b.n	80079c4 <_malloc_r+0x1c4>
 8007a0a:	f240 5754 	movw	r7, #1364	; 0x554
 8007a0e:	42ba      	cmp	r2, r7
 8007a10:	bf9a      	itte	ls
 8007a12:	0c82      	lsrls	r2, r0, #18
 8007a14:	327c      	addls	r2, #124	; 0x7c
 8007a16:	227e      	movhi	r2, #126	; 0x7e
 8007a18:	e7d4      	b.n	80079c4 <_malloc_r+0x1c4>
 8007a1a:	68bf      	ldr	r7, [r7, #8]
 8007a1c:	45be      	cmp	lr, r7
 8007a1e:	d004      	beq.n	8007a2a <_malloc_r+0x22a>
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	f022 0203 	bic.w	r2, r2, #3
 8007a26:	4290      	cmp	r0, r2
 8007a28:	d3f7      	bcc.n	8007a1a <_malloc_r+0x21a>
 8007a2a:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8007a2e:	e7d7      	b.n	80079e0 <_malloc_r+0x1e0>
 8007a30:	6870      	ldr	r0, [r6, #4]
 8007a32:	68f7      	ldr	r7, [r6, #12]
 8007a34:	f020 0003 	bic.w	r0, r0, #3
 8007a38:	eba0 0a04 	sub.w	sl, r0, r4
 8007a3c:	f1ba 0f0f 	cmp.w	sl, #15
 8007a40:	dd10      	ble.n	8007a64 <_malloc_r+0x264>
 8007a42:	68b2      	ldr	r2, [r6, #8]
 8007a44:	1933      	adds	r3, r6, r4
 8007a46:	f044 0401 	orr.w	r4, r4, #1
 8007a4a:	6074      	str	r4, [r6, #4]
 8007a4c:	60d7      	str	r7, [r2, #12]
 8007a4e:	60ba      	str	r2, [r7, #8]
 8007a50:	f04a 0201 	orr.w	r2, sl, #1
 8007a54:	616b      	str	r3, [r5, #20]
 8007a56:	612b      	str	r3, [r5, #16]
 8007a58:	60d9      	str	r1, [r3, #12]
 8007a5a:	6099      	str	r1, [r3, #8]
 8007a5c:	605a      	str	r2, [r3, #4]
 8007a5e:	f846 a000 	str.w	sl, [r6, r0]
 8007a62:	e6ff      	b.n	8007864 <_malloc_r+0x64>
 8007a64:	f1ba 0f00 	cmp.w	sl, #0
 8007a68:	db0f      	blt.n	8007a8a <_malloc_r+0x28a>
 8007a6a:	4430      	add	r0, r6
 8007a6c:	6843      	ldr	r3, [r0, #4]
 8007a6e:	f043 0301 	orr.w	r3, r3, #1
 8007a72:	6043      	str	r3, [r0, #4]
 8007a74:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8007a78:	4648      	mov	r0, r9
 8007a7a:	60df      	str	r7, [r3, #12]
 8007a7c:	60bb      	str	r3, [r7, #8]
 8007a7e:	f000 f8f9 	bl	8007c74 <__malloc_unlock>
 8007a82:	4630      	mov	r0, r6
 8007a84:	b003      	add	sp, #12
 8007a86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a8a:	463e      	mov	r6, r7
 8007a8c:	e77a      	b.n	8007984 <_malloc_r+0x184>
 8007a8e:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007a92:	3b01      	subs	r3, #1
 8007a94:	4584      	cmp	ip, r0
 8007a96:	f43f af7e 	beq.w	8007996 <_malloc_r+0x196>
 8007a9a:	e782      	b.n	80079a2 <_malloc_r+0x1a2>
 8007a9c:	20000180 	.word	0x20000180
 8007aa0:	20000188 	.word	0x20000188
 8007aa4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8007aa8:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007aac:	f026 0603 	bic.w	r6, r6, #3
 8007ab0:	42b4      	cmp	r4, r6
 8007ab2:	d803      	bhi.n	8007abc <_malloc_r+0x2bc>
 8007ab4:	1b33      	subs	r3, r6, r4
 8007ab6:	2b0f      	cmp	r3, #15
 8007ab8:	f300 8095 	bgt.w	8007be6 <_malloc_r+0x3e6>
 8007abc:	4a4f      	ldr	r2, [pc, #316]	; (8007bfc <_malloc_r+0x3fc>)
 8007abe:	eb0b 0306 	add.w	r3, fp, r6
 8007ac2:	6817      	ldr	r7, [r2, #0]
 8007ac4:	4a4e      	ldr	r2, [pc, #312]	; (8007c00 <_malloc_r+0x400>)
 8007ac6:	3710      	adds	r7, #16
 8007ac8:	6811      	ldr	r1, [r2, #0]
 8007aca:	4427      	add	r7, r4
 8007acc:	3101      	adds	r1, #1
 8007ace:	d005      	beq.n	8007adc <_malloc_r+0x2dc>
 8007ad0:	494c      	ldr	r1, [pc, #304]	; (8007c04 <_malloc_r+0x404>)
 8007ad2:	3901      	subs	r1, #1
 8007ad4:	440f      	add	r7, r1
 8007ad6:	3101      	adds	r1, #1
 8007ad8:	4249      	negs	r1, r1
 8007ada:	400f      	ands	r7, r1
 8007adc:	4639      	mov	r1, r7
 8007ade:	4648      	mov	r0, r9
 8007ae0:	9201      	str	r2, [sp, #4]
 8007ae2:	9300      	str	r3, [sp, #0]
 8007ae4:	f000 fd20 	bl	8008528 <_sbrk_r>
 8007ae8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007aec:	4680      	mov	r8, r0
 8007aee:	d055      	beq.n	8007b9c <_malloc_r+0x39c>
 8007af0:	9b00      	ldr	r3, [sp, #0]
 8007af2:	9a01      	ldr	r2, [sp, #4]
 8007af4:	4283      	cmp	r3, r0
 8007af6:	d901      	bls.n	8007afc <_malloc_r+0x2fc>
 8007af8:	45ab      	cmp	fp, r5
 8007afa:	d14f      	bne.n	8007b9c <_malloc_r+0x39c>
 8007afc:	4842      	ldr	r0, [pc, #264]	; (8007c08 <_malloc_r+0x408>)
 8007afe:	4543      	cmp	r3, r8
 8007b00:	6801      	ldr	r1, [r0, #0]
 8007b02:	4682      	mov	sl, r0
 8007b04:	eb07 0e01 	add.w	lr, r7, r1
 8007b08:	f8c0 e000 	str.w	lr, [r0]
 8007b0c:	493f      	ldr	r1, [pc, #252]	; (8007c0c <_malloc_r+0x40c>)
 8007b0e:	d113      	bne.n	8007b38 <_malloc_r+0x338>
 8007b10:	420b      	tst	r3, r1
 8007b12:	d111      	bne.n	8007b38 <_malloc_r+0x338>
 8007b14:	68ab      	ldr	r3, [r5, #8]
 8007b16:	443e      	add	r6, r7
 8007b18:	f046 0601 	orr.w	r6, r6, #1
 8007b1c:	605e      	str	r6, [r3, #4]
 8007b1e:	4a3c      	ldr	r2, [pc, #240]	; (8007c10 <_malloc_r+0x410>)
 8007b20:	f8da 3000 	ldr.w	r3, [sl]
 8007b24:	6811      	ldr	r1, [r2, #0]
 8007b26:	428b      	cmp	r3, r1
 8007b28:	bf88      	it	hi
 8007b2a:	6013      	strhi	r3, [r2, #0]
 8007b2c:	4a39      	ldr	r2, [pc, #228]	; (8007c14 <_malloc_r+0x414>)
 8007b2e:	6811      	ldr	r1, [r2, #0]
 8007b30:	428b      	cmp	r3, r1
 8007b32:	bf88      	it	hi
 8007b34:	6013      	strhi	r3, [r2, #0]
 8007b36:	e031      	b.n	8007b9c <_malloc_r+0x39c>
 8007b38:	6810      	ldr	r0, [r2, #0]
 8007b3a:	3001      	adds	r0, #1
 8007b3c:	bf1b      	ittet	ne
 8007b3e:	eba8 0303 	subne.w	r3, r8, r3
 8007b42:	4473      	addne	r3, lr
 8007b44:	f8c2 8000 	streq.w	r8, [r2]
 8007b48:	f8ca 3000 	strne.w	r3, [sl]
 8007b4c:	f018 0007 	ands.w	r0, r8, #7
 8007b50:	bf1c      	itt	ne
 8007b52:	f1c0 0008 	rsbne	r0, r0, #8
 8007b56:	4480      	addne	r8, r0
 8007b58:	4b2a      	ldr	r3, [pc, #168]	; (8007c04 <_malloc_r+0x404>)
 8007b5a:	4447      	add	r7, r8
 8007b5c:	4418      	add	r0, r3
 8007b5e:	400f      	ands	r7, r1
 8007b60:	1bc7      	subs	r7, r0, r7
 8007b62:	4639      	mov	r1, r7
 8007b64:	4648      	mov	r0, r9
 8007b66:	f000 fcdf 	bl	8008528 <_sbrk_r>
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	bf04      	itt	eq
 8007b6e:	4640      	moveq	r0, r8
 8007b70:	2700      	moveq	r7, #0
 8007b72:	f8da 3000 	ldr.w	r3, [sl]
 8007b76:	eba0 0008 	sub.w	r0, r0, r8
 8007b7a:	443b      	add	r3, r7
 8007b7c:	4407      	add	r7, r0
 8007b7e:	f047 0701 	orr.w	r7, r7, #1
 8007b82:	45ab      	cmp	fp, r5
 8007b84:	f8c5 8008 	str.w	r8, [r5, #8]
 8007b88:	f8ca 3000 	str.w	r3, [sl]
 8007b8c:	f8c8 7004 	str.w	r7, [r8, #4]
 8007b90:	d0c5      	beq.n	8007b1e <_malloc_r+0x31e>
 8007b92:	2e0f      	cmp	r6, #15
 8007b94:	d810      	bhi.n	8007bb8 <_malloc_r+0x3b8>
 8007b96:	2301      	movs	r3, #1
 8007b98:	f8c8 3004 	str.w	r3, [r8, #4]
 8007b9c:	68ab      	ldr	r3, [r5, #8]
 8007b9e:	685a      	ldr	r2, [r3, #4]
 8007ba0:	f022 0203 	bic.w	r2, r2, #3
 8007ba4:	4294      	cmp	r4, r2
 8007ba6:	eba2 0304 	sub.w	r3, r2, r4
 8007baa:	d801      	bhi.n	8007bb0 <_malloc_r+0x3b0>
 8007bac:	2b0f      	cmp	r3, #15
 8007bae:	dc1a      	bgt.n	8007be6 <_malloc_r+0x3e6>
 8007bb0:	4648      	mov	r0, r9
 8007bb2:	f000 f85f 	bl	8007c74 <__malloc_unlock>
 8007bb6:	e630      	b.n	800781a <_malloc_r+0x1a>
 8007bb8:	2205      	movs	r2, #5
 8007bba:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007bbe:	3e0c      	subs	r6, #12
 8007bc0:	f026 0607 	bic.w	r6, r6, #7
 8007bc4:	f003 0301 	and.w	r3, r3, #1
 8007bc8:	4333      	orrs	r3, r6
 8007bca:	f8cb 3004 	str.w	r3, [fp, #4]
 8007bce:	2e0f      	cmp	r6, #15
 8007bd0:	eb0b 0306 	add.w	r3, fp, r6
 8007bd4:	605a      	str	r2, [r3, #4]
 8007bd6:	609a      	str	r2, [r3, #8]
 8007bd8:	d9a1      	bls.n	8007b1e <_malloc_r+0x31e>
 8007bda:	f10b 0108 	add.w	r1, fp, #8
 8007bde:	4648      	mov	r0, r9
 8007be0:	f7ff fb60 	bl	80072a4 <_free_r>
 8007be4:	e79b      	b.n	8007b1e <_malloc_r+0x31e>
 8007be6:	68ae      	ldr	r6, [r5, #8]
 8007be8:	f044 0201 	orr.w	r2, r4, #1
 8007bec:	f043 0301 	orr.w	r3, r3, #1
 8007bf0:	4434      	add	r4, r6
 8007bf2:	6072      	str	r2, [r6, #4]
 8007bf4:	60ac      	str	r4, [r5, #8]
 8007bf6:	6063      	str	r3, [r4, #4]
 8007bf8:	e634      	b.n	8007864 <_malloc_r+0x64>
 8007bfa:	bf00      	nop
 8007bfc:	20000844 	.word	0x20000844
 8007c00:	20000588 	.word	0x20000588
 8007c04:	00001000 	.word	0x00001000
 8007c08:	20000814 	.word	0x20000814
 8007c0c:	00000fff 	.word	0x00000fff
 8007c10:	2000083c 	.word	0x2000083c
 8007c14:	20000840 	.word	0x20000840

08007c18 <memchr>:
 8007c18:	b510      	push	{r4, lr}
 8007c1a:	b2c9      	uxtb	r1, r1
 8007c1c:	4402      	add	r2, r0
 8007c1e:	4290      	cmp	r0, r2
 8007c20:	4603      	mov	r3, r0
 8007c22:	d101      	bne.n	8007c28 <memchr+0x10>
 8007c24:	2000      	movs	r0, #0
 8007c26:	bd10      	pop	{r4, pc}
 8007c28:	781c      	ldrb	r4, [r3, #0]
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	428c      	cmp	r4, r1
 8007c2e:	d1f6      	bne.n	8007c1e <memchr+0x6>
 8007c30:	4618      	mov	r0, r3
 8007c32:	bd10      	pop	{r4, pc}

08007c34 <memmove>:
 8007c34:	4288      	cmp	r0, r1
 8007c36:	b510      	push	{r4, lr}
 8007c38:	eb01 0302 	add.w	r3, r1, r2
 8007c3c:	d803      	bhi.n	8007c46 <memmove+0x12>
 8007c3e:	1e42      	subs	r2, r0, #1
 8007c40:	4299      	cmp	r1, r3
 8007c42:	d10c      	bne.n	8007c5e <memmove+0x2a>
 8007c44:	bd10      	pop	{r4, pc}
 8007c46:	4298      	cmp	r0, r3
 8007c48:	d2f9      	bcs.n	8007c3e <memmove+0xa>
 8007c4a:	1881      	adds	r1, r0, r2
 8007c4c:	1ad2      	subs	r2, r2, r3
 8007c4e:	42d3      	cmn	r3, r2
 8007c50:	d100      	bne.n	8007c54 <memmove+0x20>
 8007c52:	bd10      	pop	{r4, pc}
 8007c54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c58:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007c5c:	e7f7      	b.n	8007c4e <memmove+0x1a>
 8007c5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c62:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007c66:	e7eb      	b.n	8007c40 <memmove+0xc>

08007c68 <__malloc_lock>:
 8007c68:	4801      	ldr	r0, [pc, #4]	; (8007c70 <__malloc_lock+0x8>)
 8007c6a:	f7ff bd53 	b.w	8007714 <__retarget_lock_acquire_recursive>
 8007c6e:	bf00      	nop
 8007c70:	20000850 	.word	0x20000850

08007c74 <__malloc_unlock>:
 8007c74:	4801      	ldr	r0, [pc, #4]	; (8007c7c <__malloc_unlock+0x8>)
 8007c76:	f7ff bd4e 	b.w	8007716 <__retarget_lock_release_recursive>
 8007c7a:	bf00      	nop
 8007c7c:	20000850 	.word	0x20000850

08007c80 <_Balloc>:
 8007c80:	b570      	push	{r4, r5, r6, lr}
 8007c82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c84:	4604      	mov	r4, r0
 8007c86:	460e      	mov	r6, r1
 8007c88:	b93d      	cbnz	r5, 8007c9a <_Balloc+0x1a>
 8007c8a:	2010      	movs	r0, #16
 8007c8c:	f7ff fdb0 	bl	80077f0 <malloc>
 8007c90:	6260      	str	r0, [r4, #36]	; 0x24
 8007c92:	6045      	str	r5, [r0, #4]
 8007c94:	6085      	str	r5, [r0, #8]
 8007c96:	6005      	str	r5, [r0, #0]
 8007c98:	60c5      	str	r5, [r0, #12]
 8007c9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007c9c:	68eb      	ldr	r3, [r5, #12]
 8007c9e:	b183      	cbz	r3, 8007cc2 <_Balloc+0x42>
 8007ca0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ca8:	b9b8      	cbnz	r0, 8007cda <_Balloc+0x5a>
 8007caa:	2101      	movs	r1, #1
 8007cac:	fa01 f506 	lsl.w	r5, r1, r6
 8007cb0:	1d6a      	adds	r2, r5, #5
 8007cb2:	0092      	lsls	r2, r2, #2
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	f000 fcd1 	bl	800865c <_calloc_r>
 8007cba:	b160      	cbz	r0, 8007cd6 <_Balloc+0x56>
 8007cbc:	6046      	str	r6, [r0, #4]
 8007cbe:	6085      	str	r5, [r0, #8]
 8007cc0:	e00e      	b.n	8007ce0 <_Balloc+0x60>
 8007cc2:	2221      	movs	r2, #33	; 0x21
 8007cc4:	2104      	movs	r1, #4
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	f000 fcc8 	bl	800865c <_calloc_r>
 8007ccc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cce:	60e8      	str	r0, [r5, #12]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e4      	bne.n	8007ca0 <_Balloc+0x20>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	bd70      	pop	{r4, r5, r6, pc}
 8007cda:	6802      	ldr	r2, [r0, #0]
 8007cdc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	6103      	str	r3, [r0, #16]
 8007ce4:	60c3      	str	r3, [r0, #12]
 8007ce6:	bd70      	pop	{r4, r5, r6, pc}

08007ce8 <_Bfree>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007cec:	4606      	mov	r6, r0
 8007cee:	460d      	mov	r5, r1
 8007cf0:	b93c      	cbnz	r4, 8007d02 <_Bfree+0x1a>
 8007cf2:	2010      	movs	r0, #16
 8007cf4:	f7ff fd7c 	bl	80077f0 <malloc>
 8007cf8:	6270      	str	r0, [r6, #36]	; 0x24
 8007cfa:	6044      	str	r4, [r0, #4]
 8007cfc:	6084      	str	r4, [r0, #8]
 8007cfe:	6004      	str	r4, [r0, #0]
 8007d00:	60c4      	str	r4, [r0, #12]
 8007d02:	b13d      	cbz	r5, 8007d14 <_Bfree+0x2c>
 8007d04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d06:	686a      	ldr	r2, [r5, #4]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d0e:	6029      	str	r1, [r5, #0]
 8007d10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d14:	bd70      	pop	{r4, r5, r6, pc}

08007d16 <__multadd>:
 8007d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d1a:	461f      	mov	r7, r3
 8007d1c:	4606      	mov	r6, r0
 8007d1e:	460c      	mov	r4, r1
 8007d20:	2300      	movs	r3, #0
 8007d22:	690d      	ldr	r5, [r1, #16]
 8007d24:	f101 0e14 	add.w	lr, r1, #20
 8007d28:	f8de 0000 	ldr.w	r0, [lr]
 8007d2c:	3301      	adds	r3, #1
 8007d2e:	b281      	uxth	r1, r0
 8007d30:	fb02 7101 	mla	r1, r2, r1, r7
 8007d34:	0c00      	lsrs	r0, r0, #16
 8007d36:	0c0f      	lsrs	r7, r1, #16
 8007d38:	fb02 7000 	mla	r0, r2, r0, r7
 8007d3c:	b289      	uxth	r1, r1
 8007d3e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007d42:	429d      	cmp	r5, r3
 8007d44:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007d48:	f84e 1b04 	str.w	r1, [lr], #4
 8007d4c:	dcec      	bgt.n	8007d28 <__multadd+0x12>
 8007d4e:	b1d7      	cbz	r7, 8007d86 <__multadd+0x70>
 8007d50:	68a3      	ldr	r3, [r4, #8]
 8007d52:	429d      	cmp	r5, r3
 8007d54:	db12      	blt.n	8007d7c <__multadd+0x66>
 8007d56:	6861      	ldr	r1, [r4, #4]
 8007d58:	4630      	mov	r0, r6
 8007d5a:	3101      	adds	r1, #1
 8007d5c:	f7ff ff90 	bl	8007c80 <_Balloc>
 8007d60:	4680      	mov	r8, r0
 8007d62:	6922      	ldr	r2, [r4, #16]
 8007d64:	f104 010c 	add.w	r1, r4, #12
 8007d68:	3202      	adds	r2, #2
 8007d6a:	0092      	lsls	r2, r2, #2
 8007d6c:	300c      	adds	r0, #12
 8007d6e:	f7fd f8c1 	bl	8004ef4 <memcpy>
 8007d72:	4621      	mov	r1, r4
 8007d74:	4630      	mov	r0, r6
 8007d76:	f7ff ffb7 	bl	8007ce8 <_Bfree>
 8007d7a:	4644      	mov	r4, r8
 8007d7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d80:	3501      	adds	r5, #1
 8007d82:	615f      	str	r7, [r3, #20]
 8007d84:	6125      	str	r5, [r4, #16]
 8007d86:	4620      	mov	r0, r4
 8007d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d8c <__hi0bits>:
 8007d8c:	0c02      	lsrs	r2, r0, #16
 8007d8e:	0412      	lsls	r2, r2, #16
 8007d90:	4603      	mov	r3, r0
 8007d92:	b9b2      	cbnz	r2, 8007dc2 <__hi0bits+0x36>
 8007d94:	0403      	lsls	r3, r0, #16
 8007d96:	2010      	movs	r0, #16
 8007d98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d9c:	bf04      	itt	eq
 8007d9e:	021b      	lsleq	r3, r3, #8
 8007da0:	3008      	addeq	r0, #8
 8007da2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007da6:	bf04      	itt	eq
 8007da8:	011b      	lsleq	r3, r3, #4
 8007daa:	3004      	addeq	r0, #4
 8007dac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007db0:	bf04      	itt	eq
 8007db2:	009b      	lsleq	r3, r3, #2
 8007db4:	3002      	addeq	r0, #2
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	db06      	blt.n	8007dc8 <__hi0bits+0x3c>
 8007dba:	005b      	lsls	r3, r3, #1
 8007dbc:	d503      	bpl.n	8007dc6 <__hi0bits+0x3a>
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	4770      	bx	lr
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e7e8      	b.n	8007d98 <__hi0bits+0xc>
 8007dc6:	2020      	movs	r0, #32
 8007dc8:	4770      	bx	lr

08007dca <__lo0bits>:
 8007dca:	6803      	ldr	r3, [r0, #0]
 8007dcc:	4601      	mov	r1, r0
 8007dce:	f013 0207 	ands.w	r2, r3, #7
 8007dd2:	d00b      	beq.n	8007dec <__lo0bits+0x22>
 8007dd4:	07da      	lsls	r2, r3, #31
 8007dd6:	d423      	bmi.n	8007e20 <__lo0bits+0x56>
 8007dd8:	0798      	lsls	r0, r3, #30
 8007dda:	bf49      	itett	mi
 8007ddc:	085b      	lsrmi	r3, r3, #1
 8007dde:	089b      	lsrpl	r3, r3, #2
 8007de0:	2001      	movmi	r0, #1
 8007de2:	600b      	strmi	r3, [r1, #0]
 8007de4:	bf5c      	itt	pl
 8007de6:	600b      	strpl	r3, [r1, #0]
 8007de8:	2002      	movpl	r0, #2
 8007dea:	4770      	bx	lr
 8007dec:	b298      	uxth	r0, r3
 8007dee:	b9a8      	cbnz	r0, 8007e1c <__lo0bits+0x52>
 8007df0:	2010      	movs	r0, #16
 8007df2:	0c1b      	lsrs	r3, r3, #16
 8007df4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007df8:	bf04      	itt	eq
 8007dfa:	0a1b      	lsreq	r3, r3, #8
 8007dfc:	3008      	addeq	r0, #8
 8007dfe:	071a      	lsls	r2, r3, #28
 8007e00:	bf04      	itt	eq
 8007e02:	091b      	lsreq	r3, r3, #4
 8007e04:	3004      	addeq	r0, #4
 8007e06:	079a      	lsls	r2, r3, #30
 8007e08:	bf04      	itt	eq
 8007e0a:	089b      	lsreq	r3, r3, #2
 8007e0c:	3002      	addeq	r0, #2
 8007e0e:	07da      	lsls	r2, r3, #31
 8007e10:	d402      	bmi.n	8007e18 <__lo0bits+0x4e>
 8007e12:	085b      	lsrs	r3, r3, #1
 8007e14:	d006      	beq.n	8007e24 <__lo0bits+0x5a>
 8007e16:	3001      	adds	r0, #1
 8007e18:	600b      	str	r3, [r1, #0]
 8007e1a:	4770      	bx	lr
 8007e1c:	4610      	mov	r0, r2
 8007e1e:	e7e9      	b.n	8007df4 <__lo0bits+0x2a>
 8007e20:	2000      	movs	r0, #0
 8007e22:	4770      	bx	lr
 8007e24:	2020      	movs	r0, #32
 8007e26:	4770      	bx	lr

08007e28 <__i2b>:
 8007e28:	b510      	push	{r4, lr}
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	2101      	movs	r1, #1
 8007e2e:	f7ff ff27 	bl	8007c80 <_Balloc>
 8007e32:	2201      	movs	r2, #1
 8007e34:	6144      	str	r4, [r0, #20]
 8007e36:	6102      	str	r2, [r0, #16]
 8007e38:	bd10      	pop	{r4, pc}

08007e3a <__multiply>:
 8007e3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3e:	4614      	mov	r4, r2
 8007e40:	690a      	ldr	r2, [r1, #16]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	4689      	mov	r9, r1
 8007e46:	429a      	cmp	r2, r3
 8007e48:	bfbe      	ittt	lt
 8007e4a:	460b      	movlt	r3, r1
 8007e4c:	46a1      	movlt	r9, r4
 8007e4e:	461c      	movlt	r4, r3
 8007e50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e54:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007e58:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007e5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e60:	eb07 060a 	add.w	r6, r7, sl
 8007e64:	429e      	cmp	r6, r3
 8007e66:	bfc8      	it	gt
 8007e68:	3101      	addgt	r1, #1
 8007e6a:	f7ff ff09 	bl	8007c80 <_Balloc>
 8007e6e:	f100 0514 	add.w	r5, r0, #20
 8007e72:	462b      	mov	r3, r5
 8007e74:	2200      	movs	r2, #0
 8007e76:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e7a:	4543      	cmp	r3, r8
 8007e7c:	d316      	bcc.n	8007eac <__multiply+0x72>
 8007e7e:	f104 0214 	add.w	r2, r4, #20
 8007e82:	f109 0114 	add.w	r1, r9, #20
 8007e86:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007e8a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007e8e:	9301      	str	r3, [sp, #4]
 8007e90:	9c01      	ldr	r4, [sp, #4]
 8007e92:	4613      	mov	r3, r2
 8007e94:	4294      	cmp	r4, r2
 8007e96:	d80c      	bhi.n	8007eb2 <__multiply+0x78>
 8007e98:	2e00      	cmp	r6, #0
 8007e9a:	dd03      	ble.n	8007ea4 <__multiply+0x6a>
 8007e9c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d054      	beq.n	8007f4e <__multiply+0x114>
 8007ea4:	6106      	str	r6, [r0, #16]
 8007ea6:	b003      	add	sp, #12
 8007ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eac:	f843 2b04 	str.w	r2, [r3], #4
 8007eb0:	e7e3      	b.n	8007e7a <__multiply+0x40>
 8007eb2:	f8b3 a000 	ldrh.w	sl, [r3]
 8007eb6:	3204      	adds	r2, #4
 8007eb8:	f1ba 0f00 	cmp.w	sl, #0
 8007ebc:	d020      	beq.n	8007f00 <__multiply+0xc6>
 8007ebe:	46ae      	mov	lr, r5
 8007ec0:	4689      	mov	r9, r1
 8007ec2:	f04f 0c00 	mov.w	ip, #0
 8007ec6:	f859 4b04 	ldr.w	r4, [r9], #4
 8007eca:	f8be b000 	ldrh.w	fp, [lr]
 8007ece:	b2a3      	uxth	r3, r4
 8007ed0:	fb0a b303 	mla	r3, sl, r3, fp
 8007ed4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007ed8:	f8de 4000 	ldr.w	r4, [lr]
 8007edc:	4463      	add	r3, ip
 8007ede:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007ee2:	fb0a c40b 	mla	r4, sl, fp, ip
 8007ee6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ef0:	454f      	cmp	r7, r9
 8007ef2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007ef6:	f84e 3b04 	str.w	r3, [lr], #4
 8007efa:	d8e4      	bhi.n	8007ec6 <__multiply+0x8c>
 8007efc:	f8ce c000 	str.w	ip, [lr]
 8007f00:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007f04:	f1b9 0f00 	cmp.w	r9, #0
 8007f08:	d01f      	beq.n	8007f4a <__multiply+0x110>
 8007f0a:	46ae      	mov	lr, r5
 8007f0c:	468c      	mov	ip, r1
 8007f0e:	f04f 0a00 	mov.w	sl, #0
 8007f12:	682b      	ldr	r3, [r5, #0]
 8007f14:	f8bc 4000 	ldrh.w	r4, [ip]
 8007f18:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	fb09 b404 	mla	r4, r9, r4, fp
 8007f22:	44a2      	add	sl, r4
 8007f24:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007f28:	f84e 3b04 	str.w	r3, [lr], #4
 8007f2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f30:	f8be 4000 	ldrh.w	r4, [lr]
 8007f34:	0c1b      	lsrs	r3, r3, #16
 8007f36:	fb09 4303 	mla	r3, r9, r3, r4
 8007f3a:	4567      	cmp	r7, ip
 8007f3c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007f40:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f44:	d8e6      	bhi.n	8007f14 <__multiply+0xda>
 8007f46:	f8ce 3000 	str.w	r3, [lr]
 8007f4a:	3504      	adds	r5, #4
 8007f4c:	e7a0      	b.n	8007e90 <__multiply+0x56>
 8007f4e:	3e01      	subs	r6, #1
 8007f50:	e7a2      	b.n	8007e98 <__multiply+0x5e>
	...

08007f54 <__pow5mult>:
 8007f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f58:	4615      	mov	r5, r2
 8007f5a:	f012 0203 	ands.w	r2, r2, #3
 8007f5e:	4606      	mov	r6, r0
 8007f60:	460f      	mov	r7, r1
 8007f62:	d007      	beq.n	8007f74 <__pow5mult+0x20>
 8007f64:	4c21      	ldr	r4, [pc, #132]	; (8007fec <__pow5mult+0x98>)
 8007f66:	3a01      	subs	r2, #1
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f6e:	f7ff fed2 	bl	8007d16 <__multadd>
 8007f72:	4607      	mov	r7, r0
 8007f74:	10ad      	asrs	r5, r5, #2
 8007f76:	d035      	beq.n	8007fe4 <__pow5mult+0x90>
 8007f78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f7a:	b93c      	cbnz	r4, 8007f8c <__pow5mult+0x38>
 8007f7c:	2010      	movs	r0, #16
 8007f7e:	f7ff fc37 	bl	80077f0 <malloc>
 8007f82:	6270      	str	r0, [r6, #36]	; 0x24
 8007f84:	6044      	str	r4, [r0, #4]
 8007f86:	6084      	str	r4, [r0, #8]
 8007f88:	6004      	str	r4, [r0, #0]
 8007f8a:	60c4      	str	r4, [r0, #12]
 8007f8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f94:	b94c      	cbnz	r4, 8007faa <__pow5mult+0x56>
 8007f96:	f240 2171 	movw	r1, #625	; 0x271
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f7ff ff44 	bl	8007e28 <__i2b>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fa8:	6003      	str	r3, [r0, #0]
 8007faa:	f04f 0800 	mov.w	r8, #0
 8007fae:	07eb      	lsls	r3, r5, #31
 8007fb0:	d50a      	bpl.n	8007fc8 <__pow5mult+0x74>
 8007fb2:	4639      	mov	r1, r7
 8007fb4:	4622      	mov	r2, r4
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	f7ff ff3f 	bl	8007e3a <__multiply>
 8007fbc:	4681      	mov	r9, r0
 8007fbe:	4639      	mov	r1, r7
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f7ff fe91 	bl	8007ce8 <_Bfree>
 8007fc6:	464f      	mov	r7, r9
 8007fc8:	106d      	asrs	r5, r5, #1
 8007fca:	d00b      	beq.n	8007fe4 <__pow5mult+0x90>
 8007fcc:	6820      	ldr	r0, [r4, #0]
 8007fce:	b938      	cbnz	r0, 8007fe0 <__pow5mult+0x8c>
 8007fd0:	4622      	mov	r2, r4
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	f7ff ff30 	bl	8007e3a <__multiply>
 8007fda:	6020      	str	r0, [r4, #0]
 8007fdc:	f8c0 8000 	str.w	r8, [r0]
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	e7e4      	b.n	8007fae <__pow5mult+0x5a>
 8007fe4:	4638      	mov	r0, r7
 8007fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fea:	bf00      	nop
 8007fec:	08008d88 	.word	0x08008d88

08007ff0 <__lshift>:
 8007ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff4:	460c      	mov	r4, r1
 8007ff6:	4607      	mov	r7, r0
 8007ff8:	4616      	mov	r6, r2
 8007ffa:	6923      	ldr	r3, [r4, #16]
 8007ffc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008000:	eb0a 0903 	add.w	r9, sl, r3
 8008004:	6849      	ldr	r1, [r1, #4]
 8008006:	68a3      	ldr	r3, [r4, #8]
 8008008:	f109 0501 	add.w	r5, r9, #1
 800800c:	42ab      	cmp	r3, r5
 800800e:	db31      	blt.n	8008074 <__lshift+0x84>
 8008010:	4638      	mov	r0, r7
 8008012:	f7ff fe35 	bl	8007c80 <_Balloc>
 8008016:	2200      	movs	r2, #0
 8008018:	4680      	mov	r8, r0
 800801a:	4611      	mov	r1, r2
 800801c:	f100 0314 	add.w	r3, r0, #20
 8008020:	4552      	cmp	r2, sl
 8008022:	db2a      	blt.n	800807a <__lshift+0x8a>
 8008024:	6920      	ldr	r0, [r4, #16]
 8008026:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800802a:	f104 0114 	add.w	r1, r4, #20
 800802e:	f016 021f 	ands.w	r2, r6, #31
 8008032:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008036:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800803a:	d022      	beq.n	8008082 <__lshift+0x92>
 800803c:	2000      	movs	r0, #0
 800803e:	f1c2 0c20 	rsb	ip, r2, #32
 8008042:	680e      	ldr	r6, [r1, #0]
 8008044:	4096      	lsls	r6, r2
 8008046:	4330      	orrs	r0, r6
 8008048:	f843 0b04 	str.w	r0, [r3], #4
 800804c:	f851 0b04 	ldr.w	r0, [r1], #4
 8008050:	458e      	cmp	lr, r1
 8008052:	fa20 f00c 	lsr.w	r0, r0, ip
 8008056:	d8f4      	bhi.n	8008042 <__lshift+0x52>
 8008058:	6018      	str	r0, [r3, #0]
 800805a:	b108      	cbz	r0, 8008060 <__lshift+0x70>
 800805c:	f109 0502 	add.w	r5, r9, #2
 8008060:	3d01      	subs	r5, #1
 8008062:	4638      	mov	r0, r7
 8008064:	f8c8 5010 	str.w	r5, [r8, #16]
 8008068:	4621      	mov	r1, r4
 800806a:	f7ff fe3d 	bl	8007ce8 <_Bfree>
 800806e:	4640      	mov	r0, r8
 8008070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008074:	3101      	adds	r1, #1
 8008076:	005b      	lsls	r3, r3, #1
 8008078:	e7c8      	b.n	800800c <__lshift+0x1c>
 800807a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800807e:	3201      	adds	r2, #1
 8008080:	e7ce      	b.n	8008020 <__lshift+0x30>
 8008082:	3b04      	subs	r3, #4
 8008084:	f851 2b04 	ldr.w	r2, [r1], #4
 8008088:	458e      	cmp	lr, r1
 800808a:	f843 2f04 	str.w	r2, [r3, #4]!
 800808e:	d8f9      	bhi.n	8008084 <__lshift+0x94>
 8008090:	e7e6      	b.n	8008060 <__lshift+0x70>

08008092 <__mcmp>:
 8008092:	6903      	ldr	r3, [r0, #16]
 8008094:	690a      	ldr	r2, [r1, #16]
 8008096:	b530      	push	{r4, r5, lr}
 8008098:	1a9b      	subs	r3, r3, r2
 800809a:	d10c      	bne.n	80080b6 <__mcmp+0x24>
 800809c:	0092      	lsls	r2, r2, #2
 800809e:	3014      	adds	r0, #20
 80080a0:	3114      	adds	r1, #20
 80080a2:	1884      	adds	r4, r0, r2
 80080a4:	4411      	add	r1, r2
 80080a6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080aa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080ae:	4295      	cmp	r5, r2
 80080b0:	d003      	beq.n	80080ba <__mcmp+0x28>
 80080b2:	d305      	bcc.n	80080c0 <__mcmp+0x2e>
 80080b4:	2301      	movs	r3, #1
 80080b6:	4618      	mov	r0, r3
 80080b8:	bd30      	pop	{r4, r5, pc}
 80080ba:	42a0      	cmp	r0, r4
 80080bc:	d3f3      	bcc.n	80080a6 <__mcmp+0x14>
 80080be:	e7fa      	b.n	80080b6 <__mcmp+0x24>
 80080c0:	f04f 33ff 	mov.w	r3, #4294967295
 80080c4:	e7f7      	b.n	80080b6 <__mcmp+0x24>

080080c6 <__mdiff>:
 80080c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ca:	460d      	mov	r5, r1
 80080cc:	4607      	mov	r7, r0
 80080ce:	4611      	mov	r1, r2
 80080d0:	4628      	mov	r0, r5
 80080d2:	4614      	mov	r4, r2
 80080d4:	f7ff ffdd 	bl	8008092 <__mcmp>
 80080d8:	1e06      	subs	r6, r0, #0
 80080da:	d108      	bne.n	80080ee <__mdiff+0x28>
 80080dc:	4631      	mov	r1, r6
 80080de:	4638      	mov	r0, r7
 80080e0:	f7ff fdce 	bl	8007c80 <_Balloc>
 80080e4:	2301      	movs	r3, #1
 80080e6:	6146      	str	r6, [r0, #20]
 80080e8:	6103      	str	r3, [r0, #16]
 80080ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ee:	bfa4      	itt	ge
 80080f0:	4623      	movge	r3, r4
 80080f2:	462c      	movge	r4, r5
 80080f4:	4638      	mov	r0, r7
 80080f6:	6861      	ldr	r1, [r4, #4]
 80080f8:	bfa6      	itte	ge
 80080fa:	461d      	movge	r5, r3
 80080fc:	2600      	movge	r6, #0
 80080fe:	2601      	movlt	r6, #1
 8008100:	f7ff fdbe 	bl	8007c80 <_Balloc>
 8008104:	f04f 0c00 	mov.w	ip, #0
 8008108:	60c6      	str	r6, [r0, #12]
 800810a:	692b      	ldr	r3, [r5, #16]
 800810c:	6926      	ldr	r6, [r4, #16]
 800810e:	f104 0214 	add.w	r2, r4, #20
 8008112:	f105 0914 	add.w	r9, r5, #20
 8008116:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800811a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800811e:	f100 0114 	add.w	r1, r0, #20
 8008122:	f852 ab04 	ldr.w	sl, [r2], #4
 8008126:	f859 5b04 	ldr.w	r5, [r9], #4
 800812a:	fa1f f38a 	uxth.w	r3, sl
 800812e:	4463      	add	r3, ip
 8008130:	b2ac      	uxth	r4, r5
 8008132:	1b1b      	subs	r3, r3, r4
 8008134:	0c2c      	lsrs	r4, r5, #16
 8008136:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 800813a:	eb04 4423 	add.w	r4, r4, r3, asr #16
 800813e:	b29b      	uxth	r3, r3
 8008140:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008144:	45c8      	cmp	r8, r9
 8008146:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800814a:	4696      	mov	lr, r2
 800814c:	f841 4b04 	str.w	r4, [r1], #4
 8008150:	d8e7      	bhi.n	8008122 <__mdiff+0x5c>
 8008152:	45be      	cmp	lr, r7
 8008154:	d305      	bcc.n	8008162 <__mdiff+0x9c>
 8008156:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800815a:	b18b      	cbz	r3, 8008180 <__mdiff+0xba>
 800815c:	6106      	str	r6, [r0, #16]
 800815e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008162:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008166:	b2a2      	uxth	r2, r4
 8008168:	4462      	add	r2, ip
 800816a:	1413      	asrs	r3, r2, #16
 800816c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008170:	b292      	uxth	r2, r2
 8008172:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008176:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800817a:	f841 2b04 	str.w	r2, [r1], #4
 800817e:	e7e8      	b.n	8008152 <__mdiff+0x8c>
 8008180:	3e01      	subs	r6, #1
 8008182:	e7e8      	b.n	8008156 <__mdiff+0x90>

08008184 <__d2b>:
 8008184:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008188:	461c      	mov	r4, r3
 800818a:	2101      	movs	r1, #1
 800818c:	4690      	mov	r8, r2
 800818e:	9e08      	ldr	r6, [sp, #32]
 8008190:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008192:	f7ff fd75 	bl	8007c80 <_Balloc>
 8008196:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800819a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800819e:	4607      	mov	r7, r0
 80081a0:	bb34      	cbnz	r4, 80081f0 <__d2b+0x6c>
 80081a2:	9201      	str	r2, [sp, #4]
 80081a4:	f1b8 0f00 	cmp.w	r8, #0
 80081a8:	d027      	beq.n	80081fa <__d2b+0x76>
 80081aa:	a802      	add	r0, sp, #8
 80081ac:	f840 8d08 	str.w	r8, [r0, #-8]!
 80081b0:	f7ff fe0b 	bl	8007dca <__lo0bits>
 80081b4:	9900      	ldr	r1, [sp, #0]
 80081b6:	b1f0      	cbz	r0, 80081f6 <__d2b+0x72>
 80081b8:	9a01      	ldr	r2, [sp, #4]
 80081ba:	f1c0 0320 	rsb	r3, r0, #32
 80081be:	fa02 f303 	lsl.w	r3, r2, r3
 80081c2:	430b      	orrs	r3, r1
 80081c4:	40c2      	lsrs	r2, r0
 80081c6:	617b      	str	r3, [r7, #20]
 80081c8:	9201      	str	r2, [sp, #4]
 80081ca:	9b01      	ldr	r3, [sp, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	bf14      	ite	ne
 80081d0:	2102      	movne	r1, #2
 80081d2:	2101      	moveq	r1, #1
 80081d4:	61bb      	str	r3, [r7, #24]
 80081d6:	6139      	str	r1, [r7, #16]
 80081d8:	b1c4      	cbz	r4, 800820c <__d2b+0x88>
 80081da:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081de:	4404      	add	r4, r0
 80081e0:	6034      	str	r4, [r6, #0]
 80081e2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081e6:	6028      	str	r0, [r5, #0]
 80081e8:	4638      	mov	r0, r7
 80081ea:	b002      	add	sp, #8
 80081ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081f0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80081f4:	e7d5      	b.n	80081a2 <__d2b+0x1e>
 80081f6:	6179      	str	r1, [r7, #20]
 80081f8:	e7e7      	b.n	80081ca <__d2b+0x46>
 80081fa:	a801      	add	r0, sp, #4
 80081fc:	f7ff fde5 	bl	8007dca <__lo0bits>
 8008200:	2101      	movs	r1, #1
 8008202:	9b01      	ldr	r3, [sp, #4]
 8008204:	6139      	str	r1, [r7, #16]
 8008206:	617b      	str	r3, [r7, #20]
 8008208:	3020      	adds	r0, #32
 800820a:	e7e5      	b.n	80081d8 <__d2b+0x54>
 800820c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008210:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008214:	6030      	str	r0, [r6, #0]
 8008216:	6918      	ldr	r0, [r3, #16]
 8008218:	f7ff fdb8 	bl	8007d8c <__hi0bits>
 800821c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008220:	e7e1      	b.n	80081e6 <__d2b+0x62>
	...

08008224 <_realloc_r>:
 8008224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008228:	4682      	mov	sl, r0
 800822a:	460c      	mov	r4, r1
 800822c:	b929      	cbnz	r1, 800823a <_realloc_r+0x16>
 800822e:	4611      	mov	r1, r2
 8008230:	b003      	add	sp, #12
 8008232:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008236:	f7ff bae3 	b.w	8007800 <_malloc_r>
 800823a:	9201      	str	r2, [sp, #4]
 800823c:	f7ff fd14 	bl	8007c68 <__malloc_lock>
 8008240:	9a01      	ldr	r2, [sp, #4]
 8008242:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008246:	f102 080b 	add.w	r8, r2, #11
 800824a:	f1b8 0f16 	cmp.w	r8, #22
 800824e:	f1a4 0908 	sub.w	r9, r4, #8
 8008252:	f025 0603 	bic.w	r6, r5, #3
 8008256:	d90a      	bls.n	800826e <_realloc_r+0x4a>
 8008258:	f038 0807 	bics.w	r8, r8, #7
 800825c:	d509      	bpl.n	8008272 <_realloc_r+0x4e>
 800825e:	230c      	movs	r3, #12
 8008260:	2700      	movs	r7, #0
 8008262:	f8ca 3000 	str.w	r3, [sl]
 8008266:	4638      	mov	r0, r7
 8008268:	b003      	add	sp, #12
 800826a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826e:	f04f 0810 	mov.w	r8, #16
 8008272:	4590      	cmp	r8, r2
 8008274:	d3f3      	bcc.n	800825e <_realloc_r+0x3a>
 8008276:	45b0      	cmp	r8, r6
 8008278:	f340 8148 	ble.w	800850c <_realloc_r+0x2e8>
 800827c:	4ba9      	ldr	r3, [pc, #676]	; (8008524 <_realloc_r+0x300>)
 800827e:	eb09 0106 	add.w	r1, r9, r6
 8008282:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8008286:	469b      	mov	fp, r3
 8008288:	4571      	cmp	r1, lr
 800828a:	684b      	ldr	r3, [r1, #4]
 800828c:	d005      	beq.n	800829a <_realloc_r+0x76>
 800828e:	f023 0001 	bic.w	r0, r3, #1
 8008292:	4408      	add	r0, r1
 8008294:	6840      	ldr	r0, [r0, #4]
 8008296:	07c7      	lsls	r7, r0, #31
 8008298:	d447      	bmi.n	800832a <_realloc_r+0x106>
 800829a:	f023 0303 	bic.w	r3, r3, #3
 800829e:	4571      	cmp	r1, lr
 80082a0:	eb06 0703 	add.w	r7, r6, r3
 80082a4:	d119      	bne.n	80082da <_realloc_r+0xb6>
 80082a6:	f108 0010 	add.w	r0, r8, #16
 80082aa:	4287      	cmp	r7, r0
 80082ac:	db3f      	blt.n	800832e <_realloc_r+0x10a>
 80082ae:	eba7 0708 	sub.w	r7, r7, r8
 80082b2:	eb09 0308 	add.w	r3, r9, r8
 80082b6:	f047 0701 	orr.w	r7, r7, #1
 80082ba:	f8cb 3008 	str.w	r3, [fp, #8]
 80082be:	605f      	str	r7, [r3, #4]
 80082c0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80082c4:	4650      	mov	r0, sl
 80082c6:	f003 0301 	and.w	r3, r3, #1
 80082ca:	ea43 0308 	orr.w	r3, r3, r8
 80082ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80082d2:	f7ff fccf 	bl	8007c74 <__malloc_unlock>
 80082d6:	4627      	mov	r7, r4
 80082d8:	e7c5      	b.n	8008266 <_realloc_r+0x42>
 80082da:	45b8      	cmp	r8, r7
 80082dc:	dc27      	bgt.n	800832e <_realloc_r+0x10a>
 80082de:	68cb      	ldr	r3, [r1, #12]
 80082e0:	688a      	ldr	r2, [r1, #8]
 80082e2:	60d3      	str	r3, [r2, #12]
 80082e4:	609a      	str	r2, [r3, #8]
 80082e6:	eba7 0008 	sub.w	r0, r7, r8
 80082ea:	280f      	cmp	r0, #15
 80082ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80082f0:	eb09 0207 	add.w	r2, r9, r7
 80082f4:	f240 810c 	bls.w	8008510 <_realloc_r+0x2ec>
 80082f8:	f003 0301 	and.w	r3, r3, #1
 80082fc:	eb09 0108 	add.w	r1, r9, r8
 8008300:	ea43 0308 	orr.w	r3, r3, r8
 8008304:	f040 0001 	orr.w	r0, r0, #1
 8008308:	f8c9 3004 	str.w	r3, [r9, #4]
 800830c:	6048      	str	r0, [r1, #4]
 800830e:	6853      	ldr	r3, [r2, #4]
 8008310:	3108      	adds	r1, #8
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	6053      	str	r3, [r2, #4]
 8008318:	4650      	mov	r0, sl
 800831a:	f7fe ffc3 	bl	80072a4 <_free_r>
 800831e:	4650      	mov	r0, sl
 8008320:	f7ff fca8 	bl	8007c74 <__malloc_unlock>
 8008324:	f109 0708 	add.w	r7, r9, #8
 8008328:	e79d      	b.n	8008266 <_realloc_r+0x42>
 800832a:	2300      	movs	r3, #0
 800832c:	4619      	mov	r1, r3
 800832e:	07e8      	lsls	r0, r5, #31
 8008330:	f100 8085 	bmi.w	800843e <_realloc_r+0x21a>
 8008334:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008338:	eba9 0505 	sub.w	r5, r9, r5
 800833c:	6868      	ldr	r0, [r5, #4]
 800833e:	f020 0003 	bic.w	r0, r0, #3
 8008342:	4430      	add	r0, r6
 8008344:	2900      	cmp	r1, #0
 8008346:	d077      	beq.n	8008438 <_realloc_r+0x214>
 8008348:	4571      	cmp	r1, lr
 800834a:	d151      	bne.n	80083f0 <_realloc_r+0x1cc>
 800834c:	4403      	add	r3, r0
 800834e:	f108 0110 	add.w	r1, r8, #16
 8008352:	428b      	cmp	r3, r1
 8008354:	db70      	blt.n	8008438 <_realloc_r+0x214>
 8008356:	462f      	mov	r7, r5
 8008358:	68ea      	ldr	r2, [r5, #12]
 800835a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800835e:	60ca      	str	r2, [r1, #12]
 8008360:	6091      	str	r1, [r2, #8]
 8008362:	1f32      	subs	r2, r6, #4
 8008364:	2a24      	cmp	r2, #36	; 0x24
 8008366:	d83c      	bhi.n	80083e2 <_realloc_r+0x1be>
 8008368:	2a13      	cmp	r2, #19
 800836a:	d937      	bls.n	80083dc <_realloc_r+0x1b8>
 800836c:	6821      	ldr	r1, [r4, #0]
 800836e:	2a1b      	cmp	r2, #27
 8008370:	60a9      	str	r1, [r5, #8]
 8008372:	6861      	ldr	r1, [r4, #4]
 8008374:	60e9      	str	r1, [r5, #12]
 8008376:	d81c      	bhi.n	80083b2 <_realloc_r+0x18e>
 8008378:	f105 0210 	add.w	r2, r5, #16
 800837c:	f104 0108 	add.w	r1, r4, #8
 8008380:	6808      	ldr	r0, [r1, #0]
 8008382:	6010      	str	r0, [r2, #0]
 8008384:	6848      	ldr	r0, [r1, #4]
 8008386:	6050      	str	r0, [r2, #4]
 8008388:	6889      	ldr	r1, [r1, #8]
 800838a:	6091      	str	r1, [r2, #8]
 800838c:	eba3 0308 	sub.w	r3, r3, r8
 8008390:	eb05 0208 	add.w	r2, r5, r8
 8008394:	f043 0301 	orr.w	r3, r3, #1
 8008398:	f8cb 2008 	str.w	r2, [fp, #8]
 800839c:	6053      	str	r3, [r2, #4]
 800839e:	686b      	ldr	r3, [r5, #4]
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	ea43 0308 	orr.w	r3, r3, r8
 80083a8:	606b      	str	r3, [r5, #4]
 80083aa:	4650      	mov	r0, sl
 80083ac:	f7ff fc62 	bl	8007c74 <__malloc_unlock>
 80083b0:	e759      	b.n	8008266 <_realloc_r+0x42>
 80083b2:	68a1      	ldr	r1, [r4, #8]
 80083b4:	2a24      	cmp	r2, #36	; 0x24
 80083b6:	6129      	str	r1, [r5, #16]
 80083b8:	68e1      	ldr	r1, [r4, #12]
 80083ba:	bf18      	it	ne
 80083bc:	f105 0218 	addne.w	r2, r5, #24
 80083c0:	6169      	str	r1, [r5, #20]
 80083c2:	bf09      	itett	eq
 80083c4:	6922      	ldreq	r2, [r4, #16]
 80083c6:	f104 0110 	addne.w	r1, r4, #16
 80083ca:	61aa      	streq	r2, [r5, #24]
 80083cc:	6960      	ldreq	r0, [r4, #20]
 80083ce:	bf02      	ittt	eq
 80083d0:	f105 0220 	addeq.w	r2, r5, #32
 80083d4:	f104 0118 	addeq.w	r1, r4, #24
 80083d8:	61e8      	streq	r0, [r5, #28]
 80083da:	e7d1      	b.n	8008380 <_realloc_r+0x15c>
 80083dc:	463a      	mov	r2, r7
 80083de:	4621      	mov	r1, r4
 80083e0:	e7ce      	b.n	8008380 <_realloc_r+0x15c>
 80083e2:	4621      	mov	r1, r4
 80083e4:	4638      	mov	r0, r7
 80083e6:	9301      	str	r3, [sp, #4]
 80083e8:	f7ff fc24 	bl	8007c34 <memmove>
 80083ec:	9b01      	ldr	r3, [sp, #4]
 80083ee:	e7cd      	b.n	800838c <_realloc_r+0x168>
 80083f0:	18c7      	adds	r7, r0, r3
 80083f2:	45b8      	cmp	r8, r7
 80083f4:	dc20      	bgt.n	8008438 <_realloc_r+0x214>
 80083f6:	68cb      	ldr	r3, [r1, #12]
 80083f8:	688a      	ldr	r2, [r1, #8]
 80083fa:	60d3      	str	r3, [r2, #12]
 80083fc:	609a      	str	r2, [r3, #8]
 80083fe:	4628      	mov	r0, r5
 8008400:	68eb      	ldr	r3, [r5, #12]
 8008402:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008406:	60d3      	str	r3, [r2, #12]
 8008408:	609a      	str	r2, [r3, #8]
 800840a:	1f32      	subs	r2, r6, #4
 800840c:	2a24      	cmp	r2, #36	; 0x24
 800840e:	d843      	bhi.n	8008498 <_realloc_r+0x274>
 8008410:	2a13      	cmp	r2, #19
 8008412:	d93f      	bls.n	8008494 <_realloc_r+0x270>
 8008414:	6823      	ldr	r3, [r4, #0]
 8008416:	2a1b      	cmp	r2, #27
 8008418:	60ab      	str	r3, [r5, #8]
 800841a:	6863      	ldr	r3, [r4, #4]
 800841c:	60eb      	str	r3, [r5, #12]
 800841e:	d824      	bhi.n	800846a <_realloc_r+0x246>
 8008420:	f105 0010 	add.w	r0, r5, #16
 8008424:	f104 0308 	add.w	r3, r4, #8
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	6002      	str	r2, [r0, #0]
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	6042      	str	r2, [r0, #4]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	6083      	str	r3, [r0, #8]
 8008434:	46a9      	mov	r9, r5
 8008436:	e756      	b.n	80082e6 <_realloc_r+0xc2>
 8008438:	4580      	cmp	r8, r0
 800843a:	4607      	mov	r7, r0
 800843c:	dddf      	ble.n	80083fe <_realloc_r+0x1da>
 800843e:	4611      	mov	r1, r2
 8008440:	4650      	mov	r0, sl
 8008442:	f7ff f9dd 	bl	8007800 <_malloc_r>
 8008446:	4607      	mov	r7, r0
 8008448:	2800      	cmp	r0, #0
 800844a:	d0ae      	beq.n	80083aa <_realloc_r+0x186>
 800844c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008450:	f1a0 0208 	sub.w	r2, r0, #8
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	444b      	add	r3, r9
 800845a:	429a      	cmp	r2, r3
 800845c:	d120      	bne.n	80084a0 <_realloc_r+0x27c>
 800845e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8008462:	f027 0703 	bic.w	r7, r7, #3
 8008466:	4437      	add	r7, r6
 8008468:	e73d      	b.n	80082e6 <_realloc_r+0xc2>
 800846a:	68a3      	ldr	r3, [r4, #8]
 800846c:	2a24      	cmp	r2, #36	; 0x24
 800846e:	612b      	str	r3, [r5, #16]
 8008470:	68e3      	ldr	r3, [r4, #12]
 8008472:	bf18      	it	ne
 8008474:	f105 0018 	addne.w	r0, r5, #24
 8008478:	616b      	str	r3, [r5, #20]
 800847a:	bf09      	itett	eq
 800847c:	6923      	ldreq	r3, [r4, #16]
 800847e:	f104 0310 	addne.w	r3, r4, #16
 8008482:	61ab      	streq	r3, [r5, #24]
 8008484:	6962      	ldreq	r2, [r4, #20]
 8008486:	bf02      	ittt	eq
 8008488:	f105 0020 	addeq.w	r0, r5, #32
 800848c:	f104 0318 	addeq.w	r3, r4, #24
 8008490:	61ea      	streq	r2, [r5, #28]
 8008492:	e7c9      	b.n	8008428 <_realloc_r+0x204>
 8008494:	4623      	mov	r3, r4
 8008496:	e7c7      	b.n	8008428 <_realloc_r+0x204>
 8008498:	4621      	mov	r1, r4
 800849a:	f7ff fbcb 	bl	8007c34 <memmove>
 800849e:	e7c9      	b.n	8008434 <_realloc_r+0x210>
 80084a0:	1f32      	subs	r2, r6, #4
 80084a2:	2a24      	cmp	r2, #36	; 0x24
 80084a4:	d82e      	bhi.n	8008504 <_realloc_r+0x2e0>
 80084a6:	2a13      	cmp	r2, #19
 80084a8:	d929      	bls.n	80084fe <_realloc_r+0x2da>
 80084aa:	6823      	ldr	r3, [r4, #0]
 80084ac:	2a1b      	cmp	r2, #27
 80084ae:	6003      	str	r3, [r0, #0]
 80084b0:	6863      	ldr	r3, [r4, #4]
 80084b2:	6043      	str	r3, [r0, #4]
 80084b4:	d80e      	bhi.n	80084d4 <_realloc_r+0x2b0>
 80084b6:	f100 0308 	add.w	r3, r0, #8
 80084ba:	f104 0208 	add.w	r2, r4, #8
 80084be:	6811      	ldr	r1, [r2, #0]
 80084c0:	6019      	str	r1, [r3, #0]
 80084c2:	6851      	ldr	r1, [r2, #4]
 80084c4:	6059      	str	r1, [r3, #4]
 80084c6:	6892      	ldr	r2, [r2, #8]
 80084c8:	609a      	str	r2, [r3, #8]
 80084ca:	4621      	mov	r1, r4
 80084cc:	4650      	mov	r0, sl
 80084ce:	f7fe fee9 	bl	80072a4 <_free_r>
 80084d2:	e76a      	b.n	80083aa <_realloc_r+0x186>
 80084d4:	68a3      	ldr	r3, [r4, #8]
 80084d6:	2a24      	cmp	r2, #36	; 0x24
 80084d8:	6083      	str	r3, [r0, #8]
 80084da:	68e3      	ldr	r3, [r4, #12]
 80084dc:	bf18      	it	ne
 80084de:	f104 0210 	addne.w	r2, r4, #16
 80084e2:	60c3      	str	r3, [r0, #12]
 80084e4:	bf09      	itett	eq
 80084e6:	6923      	ldreq	r3, [r4, #16]
 80084e8:	f100 0310 	addne.w	r3, r0, #16
 80084ec:	6103      	streq	r3, [r0, #16]
 80084ee:	6961      	ldreq	r1, [r4, #20]
 80084f0:	bf02      	ittt	eq
 80084f2:	f100 0318 	addeq.w	r3, r0, #24
 80084f6:	f104 0218 	addeq.w	r2, r4, #24
 80084fa:	6141      	streq	r1, [r0, #20]
 80084fc:	e7df      	b.n	80084be <_realloc_r+0x29a>
 80084fe:	4603      	mov	r3, r0
 8008500:	4622      	mov	r2, r4
 8008502:	e7dc      	b.n	80084be <_realloc_r+0x29a>
 8008504:	4621      	mov	r1, r4
 8008506:	f7ff fb95 	bl	8007c34 <memmove>
 800850a:	e7de      	b.n	80084ca <_realloc_r+0x2a6>
 800850c:	4637      	mov	r7, r6
 800850e:	e6ea      	b.n	80082e6 <_realloc_r+0xc2>
 8008510:	f003 0301 	and.w	r3, r3, #1
 8008514:	431f      	orrs	r7, r3
 8008516:	f8c9 7004 	str.w	r7, [r9, #4]
 800851a:	6853      	ldr	r3, [r2, #4]
 800851c:	f043 0301 	orr.w	r3, r3, #1
 8008520:	6053      	str	r3, [r2, #4]
 8008522:	e6fc      	b.n	800831e <_realloc_r+0xfa>
 8008524:	20000180 	.word	0x20000180

08008528 <_sbrk_r>:
 8008528:	b538      	push	{r3, r4, r5, lr}
 800852a:	2300      	movs	r3, #0
 800852c:	4c05      	ldr	r4, [pc, #20]	; (8008544 <_sbrk_r+0x1c>)
 800852e:	4605      	mov	r5, r0
 8008530:	4608      	mov	r0, r1
 8008532:	6023      	str	r3, [r4, #0]
 8008534:	f7fc fc2c 	bl	8004d90 <_sbrk>
 8008538:	1c43      	adds	r3, r0, #1
 800853a:	d102      	bne.n	8008542 <_sbrk_r+0x1a>
 800853c:	6823      	ldr	r3, [r4, #0]
 800853e:	b103      	cbz	r3, 8008542 <_sbrk_r+0x1a>
 8008540:	602b      	str	r3, [r5, #0]
 8008542:	bd38      	pop	{r3, r4, r5, pc}
 8008544:	20000858 	.word	0x20000858

08008548 <__sread>:
 8008548:	b510      	push	{r4, lr}
 800854a:	460c      	mov	r4, r1
 800854c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008550:	f000 f9ec 	bl	800892c <_read_r>
 8008554:	2800      	cmp	r0, #0
 8008556:	bfab      	itete	ge
 8008558:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800855a:	89a3      	ldrhlt	r3, [r4, #12]
 800855c:	181b      	addge	r3, r3, r0
 800855e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008562:	bfac      	ite	ge
 8008564:	6563      	strge	r3, [r4, #84]	; 0x54
 8008566:	81a3      	strhlt	r3, [r4, #12]
 8008568:	bd10      	pop	{r4, pc}

0800856a <__swrite>:
 800856a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800856e:	461f      	mov	r7, r3
 8008570:	898b      	ldrh	r3, [r1, #12]
 8008572:	4605      	mov	r5, r0
 8008574:	05db      	lsls	r3, r3, #23
 8008576:	460c      	mov	r4, r1
 8008578:	4616      	mov	r6, r2
 800857a:	d505      	bpl.n	8008588 <__swrite+0x1e>
 800857c:	2302      	movs	r3, #2
 800857e:	2200      	movs	r2, #0
 8008580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008584:	f000 f9ae 	bl	80088e4 <_lseek_r>
 8008588:	89a3      	ldrh	r3, [r4, #12]
 800858a:	4632      	mov	r2, r6
 800858c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008590:	81a3      	strh	r3, [r4, #12]
 8008592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008596:	463b      	mov	r3, r7
 8008598:	4628      	mov	r0, r5
 800859a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800859e:	f000 b84b 	b.w	8008638 <_write_r>

080085a2 <__sseek>:
 80085a2:	b510      	push	{r4, lr}
 80085a4:	460c      	mov	r4, r1
 80085a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085aa:	f000 f99b 	bl	80088e4 <_lseek_r>
 80085ae:	1c43      	adds	r3, r0, #1
 80085b0:	89a3      	ldrh	r3, [r4, #12]
 80085b2:	bf15      	itete	ne
 80085b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80085b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80085ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80085be:	81a3      	strheq	r3, [r4, #12]
 80085c0:	bf18      	it	ne
 80085c2:	81a3      	strhne	r3, [r4, #12]
 80085c4:	bd10      	pop	{r4, pc}

080085c6 <__sclose>:
 80085c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085ca:	f000 b875 	b.w	80086b8 <_close_r>

080085ce <__sprint_r>:
 80085ce:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085d2:	6893      	ldr	r3, [r2, #8]
 80085d4:	4680      	mov	r8, r0
 80085d6:	460f      	mov	r7, r1
 80085d8:	4614      	mov	r4, r2
 80085da:	b91b      	cbnz	r3, 80085e4 <__sprint_r+0x16>
 80085dc:	6053      	str	r3, [r2, #4]
 80085de:	4618      	mov	r0, r3
 80085e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085e4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80085e6:	049d      	lsls	r5, r3, #18
 80085e8:	d523      	bpl.n	8008632 <__sprint_r+0x64>
 80085ea:	6815      	ldr	r5, [r2, #0]
 80085ec:	68a0      	ldr	r0, [r4, #8]
 80085ee:	3508      	adds	r5, #8
 80085f0:	b920      	cbnz	r0, 80085fc <__sprint_r+0x2e>
 80085f2:	2300      	movs	r3, #0
 80085f4:	60a3      	str	r3, [r4, #8]
 80085f6:	6063      	str	r3, [r4, #4]
 80085f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085fc:	f04f 0900 	mov.w	r9, #0
 8008600:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8008604:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8008608:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800860c:	45ca      	cmp	sl, r9
 800860e:	dc05      	bgt.n	800861c <__sprint_r+0x4e>
 8008610:	68a3      	ldr	r3, [r4, #8]
 8008612:	f026 0603 	bic.w	r6, r6, #3
 8008616:	1b9e      	subs	r6, r3, r6
 8008618:	60a6      	str	r6, [r4, #8]
 800861a:	e7e7      	b.n	80085ec <__sprint_r+0x1e>
 800861c:	463a      	mov	r2, r7
 800861e:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008622:	4640      	mov	r0, r8
 8008624:	f000 f905 	bl	8008832 <_fputwc_r>
 8008628:	1c43      	adds	r3, r0, #1
 800862a:	d0e2      	beq.n	80085f2 <__sprint_r+0x24>
 800862c:	f109 0901 	add.w	r9, r9, #1
 8008630:	e7ec      	b.n	800860c <__sprint_r+0x3e>
 8008632:	f7fe fef3 	bl	800741c <__sfvwrite_r>
 8008636:	e7dc      	b.n	80085f2 <__sprint_r+0x24>

08008638 <_write_r>:
 8008638:	b538      	push	{r3, r4, r5, lr}
 800863a:	4605      	mov	r5, r0
 800863c:	4608      	mov	r0, r1
 800863e:	4611      	mov	r1, r2
 8008640:	2200      	movs	r2, #0
 8008642:	4c05      	ldr	r4, [pc, #20]	; (8008658 <_write_r+0x20>)
 8008644:	6022      	str	r2, [r4, #0]
 8008646:	461a      	mov	r2, r3
 8008648:	f7fc fb86 	bl	8004d58 <_write>
 800864c:	1c43      	adds	r3, r0, #1
 800864e:	d102      	bne.n	8008656 <_write_r+0x1e>
 8008650:	6823      	ldr	r3, [r4, #0]
 8008652:	b103      	cbz	r3, 8008656 <_write_r+0x1e>
 8008654:	602b      	str	r3, [r5, #0]
 8008656:	bd38      	pop	{r3, r4, r5, pc}
 8008658:	20000858 	.word	0x20000858

0800865c <_calloc_r>:
 800865c:	b510      	push	{r4, lr}
 800865e:	4351      	muls	r1, r2
 8008660:	f7ff f8ce 	bl	8007800 <_malloc_r>
 8008664:	4604      	mov	r4, r0
 8008666:	b198      	cbz	r0, 8008690 <_calloc_r+0x34>
 8008668:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800866c:	f022 0203 	bic.w	r2, r2, #3
 8008670:	3a04      	subs	r2, #4
 8008672:	2a24      	cmp	r2, #36	; 0x24
 8008674:	d81b      	bhi.n	80086ae <_calloc_r+0x52>
 8008676:	2a13      	cmp	r2, #19
 8008678:	d917      	bls.n	80086aa <_calloc_r+0x4e>
 800867a:	2100      	movs	r1, #0
 800867c:	2a1b      	cmp	r2, #27
 800867e:	6001      	str	r1, [r0, #0]
 8008680:	6041      	str	r1, [r0, #4]
 8008682:	d807      	bhi.n	8008694 <_calloc_r+0x38>
 8008684:	f100 0308 	add.w	r3, r0, #8
 8008688:	2200      	movs	r2, #0
 800868a:	601a      	str	r2, [r3, #0]
 800868c:	605a      	str	r2, [r3, #4]
 800868e:	609a      	str	r2, [r3, #8]
 8008690:	4620      	mov	r0, r4
 8008692:	bd10      	pop	{r4, pc}
 8008694:	2a24      	cmp	r2, #36	; 0x24
 8008696:	6081      	str	r1, [r0, #8]
 8008698:	60c1      	str	r1, [r0, #12]
 800869a:	bf11      	iteee	ne
 800869c:	f100 0310 	addne.w	r3, r0, #16
 80086a0:	6101      	streq	r1, [r0, #16]
 80086a2:	f100 0318 	addeq.w	r3, r0, #24
 80086a6:	6141      	streq	r1, [r0, #20]
 80086a8:	e7ee      	b.n	8008688 <_calloc_r+0x2c>
 80086aa:	4603      	mov	r3, r0
 80086ac:	e7ec      	b.n	8008688 <_calloc_r+0x2c>
 80086ae:	2100      	movs	r1, #0
 80086b0:	f7fc fc2b 	bl	8004f0a <memset>
 80086b4:	e7ec      	b.n	8008690 <_calloc_r+0x34>
	...

080086b8 <_close_r>:
 80086b8:	b538      	push	{r3, r4, r5, lr}
 80086ba:	2300      	movs	r3, #0
 80086bc:	4c05      	ldr	r4, [pc, #20]	; (80086d4 <_close_r+0x1c>)
 80086be:	4605      	mov	r5, r0
 80086c0:	4608      	mov	r0, r1
 80086c2:	6023      	str	r3, [r4, #0]
 80086c4:	f7fc fb90 	bl	8004de8 <_close>
 80086c8:	1c43      	adds	r3, r0, #1
 80086ca:	d102      	bne.n	80086d2 <_close_r+0x1a>
 80086cc:	6823      	ldr	r3, [r4, #0]
 80086ce:	b103      	cbz	r3, 80086d2 <_close_r+0x1a>
 80086d0:	602b      	str	r3, [r5, #0]
 80086d2:	bd38      	pop	{r3, r4, r5, pc}
 80086d4:	20000858 	.word	0x20000858

080086d8 <_fclose_r>:
 80086d8:	b570      	push	{r4, r5, r6, lr}
 80086da:	4605      	mov	r5, r0
 80086dc:	460c      	mov	r4, r1
 80086de:	b911      	cbnz	r1, 80086e6 <_fclose_r+0xe>
 80086e0:	2600      	movs	r6, #0
 80086e2:	4630      	mov	r0, r6
 80086e4:	bd70      	pop	{r4, r5, r6, pc}
 80086e6:	b118      	cbz	r0, 80086f0 <_fclose_r+0x18>
 80086e8:	6983      	ldr	r3, [r0, #24]
 80086ea:	b90b      	cbnz	r3, 80086f0 <_fclose_r+0x18>
 80086ec:	f7fe fd02 	bl	80070f4 <__sinit>
 80086f0:	4b2c      	ldr	r3, [pc, #176]	; (80087a4 <_fclose_r+0xcc>)
 80086f2:	429c      	cmp	r4, r3
 80086f4:	d114      	bne.n	8008720 <_fclose_r+0x48>
 80086f6:	686c      	ldr	r4, [r5, #4]
 80086f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086fa:	07d8      	lsls	r0, r3, #31
 80086fc:	d405      	bmi.n	800870a <_fclose_r+0x32>
 80086fe:	89a3      	ldrh	r3, [r4, #12]
 8008700:	0599      	lsls	r1, r3, #22
 8008702:	d402      	bmi.n	800870a <_fclose_r+0x32>
 8008704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008706:	f7ff f805 	bl	8007714 <__retarget_lock_acquire_recursive>
 800870a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800870e:	b98b      	cbnz	r3, 8008734 <_fclose_r+0x5c>
 8008710:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8008712:	f016 0601 	ands.w	r6, r6, #1
 8008716:	d1e3      	bne.n	80086e0 <_fclose_r+0x8>
 8008718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800871a:	f7fe fffc 	bl	8007716 <__retarget_lock_release_recursive>
 800871e:	e7e0      	b.n	80086e2 <_fclose_r+0xa>
 8008720:	4b21      	ldr	r3, [pc, #132]	; (80087a8 <_fclose_r+0xd0>)
 8008722:	429c      	cmp	r4, r3
 8008724:	d101      	bne.n	800872a <_fclose_r+0x52>
 8008726:	68ac      	ldr	r4, [r5, #8]
 8008728:	e7e6      	b.n	80086f8 <_fclose_r+0x20>
 800872a:	4b20      	ldr	r3, [pc, #128]	; (80087ac <_fclose_r+0xd4>)
 800872c:	429c      	cmp	r4, r3
 800872e:	bf08      	it	eq
 8008730:	68ec      	ldreq	r4, [r5, #12]
 8008732:	e7e1      	b.n	80086f8 <_fclose_r+0x20>
 8008734:	4621      	mov	r1, r4
 8008736:	4628      	mov	r0, r5
 8008738:	f7fe fbb6 	bl	8006ea8 <__sflush_r>
 800873c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800873e:	4606      	mov	r6, r0
 8008740:	b133      	cbz	r3, 8008750 <_fclose_r+0x78>
 8008742:	6a21      	ldr	r1, [r4, #32]
 8008744:	4628      	mov	r0, r5
 8008746:	4798      	blx	r3
 8008748:	2800      	cmp	r0, #0
 800874a:	bfb8      	it	lt
 800874c:	f04f 36ff 	movlt.w	r6, #4294967295
 8008750:	89a3      	ldrh	r3, [r4, #12]
 8008752:	061a      	lsls	r2, r3, #24
 8008754:	d503      	bpl.n	800875e <_fclose_r+0x86>
 8008756:	6921      	ldr	r1, [r4, #16]
 8008758:	4628      	mov	r0, r5
 800875a:	f7fe fda3 	bl	80072a4 <_free_r>
 800875e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008760:	b141      	cbz	r1, 8008774 <_fclose_r+0x9c>
 8008762:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008766:	4299      	cmp	r1, r3
 8008768:	d002      	beq.n	8008770 <_fclose_r+0x98>
 800876a:	4628      	mov	r0, r5
 800876c:	f7fe fd9a 	bl	80072a4 <_free_r>
 8008770:	2300      	movs	r3, #0
 8008772:	6363      	str	r3, [r4, #52]	; 0x34
 8008774:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008776:	b121      	cbz	r1, 8008782 <_fclose_r+0xaa>
 8008778:	4628      	mov	r0, r5
 800877a:	f7fe fd93 	bl	80072a4 <_free_r>
 800877e:	2300      	movs	r3, #0
 8008780:	64a3      	str	r3, [r4, #72]	; 0x48
 8008782:	f7fe fc9f 	bl	80070c4 <__sfp_lock_acquire>
 8008786:	2300      	movs	r3, #0
 8008788:	81a3      	strh	r3, [r4, #12]
 800878a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800878c:	07db      	lsls	r3, r3, #31
 800878e:	d402      	bmi.n	8008796 <_fclose_r+0xbe>
 8008790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008792:	f7fe ffc0 	bl	8007716 <__retarget_lock_release_recursive>
 8008796:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008798:	f7fe ffbb 	bl	8007712 <__retarget_lock_close_recursive>
 800879c:	f7fe fc98 	bl	80070d0 <__sfp_lock_release>
 80087a0:	e79f      	b.n	80086e2 <_fclose_r+0xa>
 80087a2:	bf00      	nop
 80087a4:	08008c54 	.word	0x08008c54
 80087a8:	08008c74 	.word	0x08008c74
 80087ac:	08008c34 	.word	0x08008c34

080087b0 <__fputwc>:
 80087b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80087b4:	4680      	mov	r8, r0
 80087b6:	460e      	mov	r6, r1
 80087b8:	4614      	mov	r4, r2
 80087ba:	f000 f885 	bl	80088c8 <__locale_mb_cur_max>
 80087be:	2801      	cmp	r0, #1
 80087c0:	d11c      	bne.n	80087fc <__fputwc+0x4c>
 80087c2:	1e73      	subs	r3, r6, #1
 80087c4:	2bfe      	cmp	r3, #254	; 0xfe
 80087c6:	d819      	bhi.n	80087fc <__fputwc+0x4c>
 80087c8:	4605      	mov	r5, r0
 80087ca:	f88d 6004 	strb.w	r6, [sp, #4]
 80087ce:	2700      	movs	r7, #0
 80087d0:	f10d 0904 	add.w	r9, sp, #4
 80087d4:	42af      	cmp	r7, r5
 80087d6:	d020      	beq.n	800881a <__fputwc+0x6a>
 80087d8:	68a3      	ldr	r3, [r4, #8]
 80087da:	f817 1009 	ldrb.w	r1, [r7, r9]
 80087de:	3b01      	subs	r3, #1
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	60a3      	str	r3, [r4, #8]
 80087e4:	da04      	bge.n	80087f0 <__fputwc+0x40>
 80087e6:	69a2      	ldr	r2, [r4, #24]
 80087e8:	4293      	cmp	r3, r2
 80087ea:	db1a      	blt.n	8008822 <__fputwc+0x72>
 80087ec:	290a      	cmp	r1, #10
 80087ee:	d018      	beq.n	8008822 <__fputwc+0x72>
 80087f0:	6823      	ldr	r3, [r4, #0]
 80087f2:	1c5a      	adds	r2, r3, #1
 80087f4:	6022      	str	r2, [r4, #0]
 80087f6:	7019      	strb	r1, [r3, #0]
 80087f8:	3701      	adds	r7, #1
 80087fa:	e7eb      	b.n	80087d4 <__fputwc+0x24>
 80087fc:	4632      	mov	r2, r6
 80087fe:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8008802:	a901      	add	r1, sp, #4
 8008804:	4640      	mov	r0, r8
 8008806:	f000 f901 	bl	8008a0c <_wcrtomb_r>
 800880a:	1c42      	adds	r2, r0, #1
 800880c:	4605      	mov	r5, r0
 800880e:	d1de      	bne.n	80087ce <__fputwc+0x1e>
 8008810:	4606      	mov	r6, r0
 8008812:	89a3      	ldrh	r3, [r4, #12]
 8008814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008818:	81a3      	strh	r3, [r4, #12]
 800881a:	4630      	mov	r0, r6
 800881c:	b003      	add	sp, #12
 800881e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008822:	4622      	mov	r2, r4
 8008824:	4640      	mov	r0, r8
 8008826:	f000 f893 	bl	8008950 <__swbuf_r>
 800882a:	1c43      	adds	r3, r0, #1
 800882c:	d1e4      	bne.n	80087f8 <__fputwc+0x48>
 800882e:	4606      	mov	r6, r0
 8008830:	e7f3      	b.n	800881a <__fputwc+0x6a>

08008832 <_fputwc_r>:
 8008832:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8008834:	b570      	push	{r4, r5, r6, lr}
 8008836:	07db      	lsls	r3, r3, #31
 8008838:	4605      	mov	r5, r0
 800883a:	460e      	mov	r6, r1
 800883c:	4614      	mov	r4, r2
 800883e:	d405      	bmi.n	800884c <_fputwc_r+0x1a>
 8008840:	8993      	ldrh	r3, [r2, #12]
 8008842:	0598      	lsls	r0, r3, #22
 8008844:	d402      	bmi.n	800884c <_fputwc_r+0x1a>
 8008846:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8008848:	f7fe ff64 	bl	8007714 <__retarget_lock_acquire_recursive>
 800884c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008850:	0499      	lsls	r1, r3, #18
 8008852:	d406      	bmi.n	8008862 <_fputwc_r+0x30>
 8008854:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008858:	81a3      	strh	r3, [r4, #12]
 800885a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800885c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008860:	6663      	str	r3, [r4, #100]	; 0x64
 8008862:	4622      	mov	r2, r4
 8008864:	4628      	mov	r0, r5
 8008866:	4631      	mov	r1, r6
 8008868:	f7ff ffa2 	bl	80087b0 <__fputwc>
 800886c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800886e:	4605      	mov	r5, r0
 8008870:	07da      	lsls	r2, r3, #31
 8008872:	d405      	bmi.n	8008880 <_fputwc_r+0x4e>
 8008874:	89a3      	ldrh	r3, [r4, #12]
 8008876:	059b      	lsls	r3, r3, #22
 8008878:	d402      	bmi.n	8008880 <_fputwc_r+0x4e>
 800887a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800887c:	f7fe ff4b 	bl	8007716 <__retarget_lock_release_recursive>
 8008880:	4628      	mov	r0, r5
 8008882:	bd70      	pop	{r4, r5, r6, pc}

08008884 <_fstat_r>:
 8008884:	b538      	push	{r3, r4, r5, lr}
 8008886:	2300      	movs	r3, #0
 8008888:	4c06      	ldr	r4, [pc, #24]	; (80088a4 <_fstat_r+0x20>)
 800888a:	4605      	mov	r5, r0
 800888c:	4608      	mov	r0, r1
 800888e:	4611      	mov	r1, r2
 8008890:	6023      	str	r3, [r4, #0]
 8008892:	f7fc fab4 	bl	8004dfe <_fstat>
 8008896:	1c43      	adds	r3, r0, #1
 8008898:	d102      	bne.n	80088a0 <_fstat_r+0x1c>
 800889a:	6823      	ldr	r3, [r4, #0]
 800889c:	b103      	cbz	r3, 80088a0 <_fstat_r+0x1c>
 800889e:	602b      	str	r3, [r5, #0]
 80088a0:	bd38      	pop	{r3, r4, r5, pc}
 80088a2:	bf00      	nop
 80088a4:	20000858 	.word	0x20000858

080088a8 <_isatty_r>:
 80088a8:	b538      	push	{r3, r4, r5, lr}
 80088aa:	2300      	movs	r3, #0
 80088ac:	4c05      	ldr	r4, [pc, #20]	; (80088c4 <_isatty_r+0x1c>)
 80088ae:	4605      	mov	r5, r0
 80088b0:	4608      	mov	r0, r1
 80088b2:	6023      	str	r3, [r4, #0]
 80088b4:	f7fc fab2 	bl	8004e1c <_isatty>
 80088b8:	1c43      	adds	r3, r0, #1
 80088ba:	d102      	bne.n	80088c2 <_isatty_r+0x1a>
 80088bc:	6823      	ldr	r3, [r4, #0]
 80088be:	b103      	cbz	r3, 80088c2 <_isatty_r+0x1a>
 80088c0:	602b      	str	r3, [r5, #0]
 80088c2:	bd38      	pop	{r3, r4, r5, pc}
 80088c4:	20000858 	.word	0x20000858

080088c8 <__locale_mb_cur_max>:
 80088c8:	4b04      	ldr	r3, [pc, #16]	; (80088dc <__locale_mb_cur_max+0x14>)
 80088ca:	4a05      	ldr	r2, [pc, #20]	; (80088e0 <__locale_mb_cur_max+0x18>)
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	6a1b      	ldr	r3, [r3, #32]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	bf08      	it	eq
 80088d4:	4613      	moveq	r3, r2
 80088d6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 80088da:	4770      	bx	lr
 80088dc:	2000008c 	.word	0x2000008c
 80088e0:	20000590 	.word	0x20000590

080088e4 <_lseek_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4605      	mov	r5, r0
 80088e8:	4608      	mov	r0, r1
 80088ea:	4611      	mov	r1, r2
 80088ec:	2200      	movs	r2, #0
 80088ee:	4c05      	ldr	r4, [pc, #20]	; (8008904 <_lseek_r+0x20>)
 80088f0:	6022      	str	r2, [r4, #0]
 80088f2:	461a      	mov	r2, r3
 80088f4:	f7fc fa9c 	bl	8004e30 <_lseek>
 80088f8:	1c43      	adds	r3, r0, #1
 80088fa:	d102      	bne.n	8008902 <_lseek_r+0x1e>
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	b103      	cbz	r3, 8008902 <_lseek_r+0x1e>
 8008900:	602b      	str	r3, [r5, #0]
 8008902:	bd38      	pop	{r3, r4, r5, pc}
 8008904:	20000858 	.word	0x20000858

08008908 <__ascii_mbtowc>:
 8008908:	b082      	sub	sp, #8
 800890a:	b901      	cbnz	r1, 800890e <__ascii_mbtowc+0x6>
 800890c:	a901      	add	r1, sp, #4
 800890e:	b142      	cbz	r2, 8008922 <__ascii_mbtowc+0x1a>
 8008910:	b14b      	cbz	r3, 8008926 <__ascii_mbtowc+0x1e>
 8008912:	7813      	ldrb	r3, [r2, #0]
 8008914:	600b      	str	r3, [r1, #0]
 8008916:	7812      	ldrb	r2, [r2, #0]
 8008918:	1c10      	adds	r0, r2, #0
 800891a:	bf18      	it	ne
 800891c:	2001      	movne	r0, #1
 800891e:	b002      	add	sp, #8
 8008920:	4770      	bx	lr
 8008922:	4610      	mov	r0, r2
 8008924:	e7fb      	b.n	800891e <__ascii_mbtowc+0x16>
 8008926:	f06f 0001 	mvn.w	r0, #1
 800892a:	e7f8      	b.n	800891e <__ascii_mbtowc+0x16>

0800892c <_read_r>:
 800892c:	b538      	push	{r3, r4, r5, lr}
 800892e:	4605      	mov	r5, r0
 8008930:	4608      	mov	r0, r1
 8008932:	4611      	mov	r1, r2
 8008934:	2200      	movs	r2, #0
 8008936:	4c05      	ldr	r4, [pc, #20]	; (800894c <_read_r+0x20>)
 8008938:	6022      	str	r2, [r4, #0]
 800893a:	461a      	mov	r2, r3
 800893c:	f7fc f9ef 	bl	8004d1e <_read>
 8008940:	1c43      	adds	r3, r0, #1
 8008942:	d102      	bne.n	800894a <_read_r+0x1e>
 8008944:	6823      	ldr	r3, [r4, #0]
 8008946:	b103      	cbz	r3, 800894a <_read_r+0x1e>
 8008948:	602b      	str	r3, [r5, #0]
 800894a:	bd38      	pop	{r3, r4, r5, pc}
 800894c:	20000858 	.word	0x20000858

08008950 <__swbuf_r>:
 8008950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008952:	460e      	mov	r6, r1
 8008954:	4614      	mov	r4, r2
 8008956:	4605      	mov	r5, r0
 8008958:	b118      	cbz	r0, 8008962 <__swbuf_r+0x12>
 800895a:	6983      	ldr	r3, [r0, #24]
 800895c:	b90b      	cbnz	r3, 8008962 <__swbuf_r+0x12>
 800895e:	f7fe fbc9 	bl	80070f4 <__sinit>
 8008962:	4b27      	ldr	r3, [pc, #156]	; (8008a00 <__swbuf_r+0xb0>)
 8008964:	429c      	cmp	r4, r3
 8008966:	d12f      	bne.n	80089c8 <__swbuf_r+0x78>
 8008968:	686c      	ldr	r4, [r5, #4]
 800896a:	69a3      	ldr	r3, [r4, #24]
 800896c:	60a3      	str	r3, [r4, #8]
 800896e:	89a3      	ldrh	r3, [r4, #12]
 8008970:	0719      	lsls	r1, r3, #28
 8008972:	d533      	bpl.n	80089dc <__swbuf_r+0x8c>
 8008974:	6923      	ldr	r3, [r4, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d030      	beq.n	80089dc <__swbuf_r+0x8c>
 800897a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800897e:	b2f6      	uxtb	r6, r6
 8008980:	049a      	lsls	r2, r3, #18
 8008982:	4637      	mov	r7, r6
 8008984:	d534      	bpl.n	80089f0 <__swbuf_r+0xa0>
 8008986:	6923      	ldr	r3, [r4, #16]
 8008988:	6820      	ldr	r0, [r4, #0]
 800898a:	1ac0      	subs	r0, r0, r3
 800898c:	6963      	ldr	r3, [r4, #20]
 800898e:	4298      	cmp	r0, r3
 8008990:	db04      	blt.n	800899c <__swbuf_r+0x4c>
 8008992:	4621      	mov	r1, r4
 8008994:	4628      	mov	r0, r5
 8008996:	f7fe fb19 	bl	8006fcc <_fflush_r>
 800899a:	bb28      	cbnz	r0, 80089e8 <__swbuf_r+0x98>
 800899c:	68a3      	ldr	r3, [r4, #8]
 800899e:	3001      	adds	r0, #1
 80089a0:	3b01      	subs	r3, #1
 80089a2:	60a3      	str	r3, [r4, #8]
 80089a4:	6823      	ldr	r3, [r4, #0]
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	6022      	str	r2, [r4, #0]
 80089aa:	701e      	strb	r6, [r3, #0]
 80089ac:	6963      	ldr	r3, [r4, #20]
 80089ae:	4298      	cmp	r0, r3
 80089b0:	d004      	beq.n	80089bc <__swbuf_r+0x6c>
 80089b2:	89a3      	ldrh	r3, [r4, #12]
 80089b4:	07db      	lsls	r3, r3, #31
 80089b6:	d519      	bpl.n	80089ec <__swbuf_r+0x9c>
 80089b8:	2e0a      	cmp	r6, #10
 80089ba:	d117      	bne.n	80089ec <__swbuf_r+0x9c>
 80089bc:	4621      	mov	r1, r4
 80089be:	4628      	mov	r0, r5
 80089c0:	f7fe fb04 	bl	8006fcc <_fflush_r>
 80089c4:	b190      	cbz	r0, 80089ec <__swbuf_r+0x9c>
 80089c6:	e00f      	b.n	80089e8 <__swbuf_r+0x98>
 80089c8:	4b0e      	ldr	r3, [pc, #56]	; (8008a04 <__swbuf_r+0xb4>)
 80089ca:	429c      	cmp	r4, r3
 80089cc:	d101      	bne.n	80089d2 <__swbuf_r+0x82>
 80089ce:	68ac      	ldr	r4, [r5, #8]
 80089d0:	e7cb      	b.n	800896a <__swbuf_r+0x1a>
 80089d2:	4b0d      	ldr	r3, [pc, #52]	; (8008a08 <__swbuf_r+0xb8>)
 80089d4:	429c      	cmp	r4, r3
 80089d6:	bf08      	it	eq
 80089d8:	68ec      	ldreq	r4, [r5, #12]
 80089da:	e7c6      	b.n	800896a <__swbuf_r+0x1a>
 80089dc:	4621      	mov	r1, r4
 80089de:	4628      	mov	r0, r5
 80089e0:	f7fd fb92 	bl	8006108 <__swsetup_r>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d0c8      	beq.n	800897a <__swbuf_r+0x2a>
 80089e8:	f04f 37ff 	mov.w	r7, #4294967295
 80089ec:	4638      	mov	r0, r7
 80089ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089f0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80089f4:	81a3      	strh	r3, [r4, #12]
 80089f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089fc:	6663      	str	r3, [r4, #100]	; 0x64
 80089fe:	e7c2      	b.n	8008986 <__swbuf_r+0x36>
 8008a00:	08008c54 	.word	0x08008c54
 8008a04:	08008c74 	.word	0x08008c74
 8008a08:	08008c34 	.word	0x08008c34

08008a0c <_wcrtomb_r>:
 8008a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008a0e:	4605      	mov	r5, r0
 8008a10:	b085      	sub	sp, #20
 8008a12:	461e      	mov	r6, r3
 8008a14:	460f      	mov	r7, r1
 8008a16:	4c0f      	ldr	r4, [pc, #60]	; (8008a54 <_wcrtomb_r+0x48>)
 8008a18:	b991      	cbnz	r1, 8008a40 <_wcrtomb_r+0x34>
 8008a1a:	6822      	ldr	r2, [r4, #0]
 8008a1c:	490e      	ldr	r1, [pc, #56]	; (8008a58 <_wcrtomb_r+0x4c>)
 8008a1e:	6a12      	ldr	r2, [r2, #32]
 8008a20:	2a00      	cmp	r2, #0
 8008a22:	bf08      	it	eq
 8008a24:	460a      	moveq	r2, r1
 8008a26:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8008a2a:	463a      	mov	r2, r7
 8008a2c:	a901      	add	r1, sp, #4
 8008a2e:	47a0      	blx	r4
 8008a30:	1c43      	adds	r3, r0, #1
 8008a32:	bf01      	itttt	eq
 8008a34:	2300      	moveq	r3, #0
 8008a36:	6033      	streq	r3, [r6, #0]
 8008a38:	238a      	moveq	r3, #138	; 0x8a
 8008a3a:	602b      	streq	r3, [r5, #0]
 8008a3c:	b005      	add	sp, #20
 8008a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a40:	6824      	ldr	r4, [r4, #0]
 8008a42:	4f05      	ldr	r7, [pc, #20]	; (8008a58 <_wcrtomb_r+0x4c>)
 8008a44:	6a24      	ldr	r4, [r4, #32]
 8008a46:	2c00      	cmp	r4, #0
 8008a48:	bf08      	it	eq
 8008a4a:	463c      	moveq	r4, r7
 8008a4c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8008a50:	e7ed      	b.n	8008a2e <_wcrtomb_r+0x22>
 8008a52:	bf00      	nop
 8008a54:	2000008c 	.word	0x2000008c
 8008a58:	20000590 	.word	0x20000590

08008a5c <__ascii_wctomb>:
 8008a5c:	b149      	cbz	r1, 8008a72 <__ascii_wctomb+0x16>
 8008a5e:	2aff      	cmp	r2, #255	; 0xff
 8008a60:	bf8b      	itete	hi
 8008a62:	238a      	movhi	r3, #138	; 0x8a
 8008a64:	700a      	strbls	r2, [r1, #0]
 8008a66:	6003      	strhi	r3, [r0, #0]
 8008a68:	2001      	movls	r0, #1
 8008a6a:	bf88      	it	hi
 8008a6c:	f04f 30ff 	movhi.w	r0, #4294967295
 8008a70:	4770      	bx	lr
 8008a72:	4608      	mov	r0, r1
 8008a74:	4770      	bx	lr

08008a76 <abort>:
 8008a76:	b508      	push	{r3, lr}
 8008a78:	2006      	movs	r0, #6
 8008a7a:	f000 f82b 	bl	8008ad4 <raise>
 8008a7e:	2001      	movs	r0, #1
 8008a80:	f7fc f943 	bl	8004d0a <_exit>

08008a84 <_raise_r>:
 8008a84:	291f      	cmp	r1, #31
 8008a86:	b538      	push	{r3, r4, r5, lr}
 8008a88:	4604      	mov	r4, r0
 8008a8a:	460d      	mov	r5, r1
 8008a8c:	d904      	bls.n	8008a98 <_raise_r+0x14>
 8008a8e:	2316      	movs	r3, #22
 8008a90:	6003      	str	r3, [r0, #0]
 8008a92:	f04f 30ff 	mov.w	r0, #4294967295
 8008a96:	bd38      	pop	{r3, r4, r5, pc}
 8008a98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008a9a:	b112      	cbz	r2, 8008aa2 <_raise_r+0x1e>
 8008a9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008aa0:	b94b      	cbnz	r3, 8008ab6 <_raise_r+0x32>
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f000 f830 	bl	8008b08 <_getpid_r>
 8008aa8:	462a      	mov	r2, r5
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4620      	mov	r0, r4
 8008aae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ab2:	f000 b817 	b.w	8008ae4 <_kill_r>
 8008ab6:	2b01      	cmp	r3, #1
 8008ab8:	d00a      	beq.n	8008ad0 <_raise_r+0x4c>
 8008aba:	1c59      	adds	r1, r3, #1
 8008abc:	d103      	bne.n	8008ac6 <_raise_r+0x42>
 8008abe:	2316      	movs	r3, #22
 8008ac0:	6003      	str	r3, [r0, #0]
 8008ac2:	2001      	movs	r0, #1
 8008ac4:	bd38      	pop	{r3, r4, r5, pc}
 8008ac6:	2400      	movs	r4, #0
 8008ac8:	4628      	mov	r0, r5
 8008aca:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ace:	4798      	blx	r3
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}

08008ad4 <raise>:
 8008ad4:	4b02      	ldr	r3, [pc, #8]	; (8008ae0 <raise+0xc>)
 8008ad6:	4601      	mov	r1, r0
 8008ad8:	6818      	ldr	r0, [r3, #0]
 8008ada:	f7ff bfd3 	b.w	8008a84 <_raise_r>
 8008ade:	bf00      	nop
 8008ae0:	2000008c 	.word	0x2000008c

08008ae4 <_kill_r>:
 8008ae4:	b538      	push	{r3, r4, r5, lr}
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	4c06      	ldr	r4, [pc, #24]	; (8008b04 <_kill_r+0x20>)
 8008aea:	4605      	mov	r5, r0
 8008aec:	4608      	mov	r0, r1
 8008aee:	4611      	mov	r1, r2
 8008af0:	6023      	str	r3, [r4, #0]
 8008af2:	f7fc f8fa 	bl	8004cea <_kill>
 8008af6:	1c43      	adds	r3, r0, #1
 8008af8:	d102      	bne.n	8008b00 <_kill_r+0x1c>
 8008afa:	6823      	ldr	r3, [r4, #0]
 8008afc:	b103      	cbz	r3, 8008b00 <_kill_r+0x1c>
 8008afe:	602b      	str	r3, [r5, #0]
 8008b00:	bd38      	pop	{r3, r4, r5, pc}
 8008b02:	bf00      	nop
 8008b04:	20000858 	.word	0x20000858

08008b08 <_getpid_r>:
 8008b08:	f7fc b8e8 	b.w	8004cdc <_getpid>

08008b0c <_init>:
 8008b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b0e:	bf00      	nop
 8008b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b12:	bc08      	pop	{r3}
 8008b14:	469e      	mov	lr, r3
 8008b16:	4770      	bx	lr

08008b18 <_fini>:
 8008b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1a:	bf00      	nop
 8008b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1e:	bc08      	pop	{r3}
 8008b20:	469e      	mov	lr, r3
 8008b22:	4770      	bx	lr
