

================================================================
== Vitis HLS Report for 'detect_and_recognize'
================================================================
* Date:           Mon May  5 05:08:47 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_design_output
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.125 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                           |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_detect_and_recognize_Pipeline_VITIS_LOOP_147_2_fu_122  |detect_and_recognize_Pipeline_VITIS_LOOP_147_2  |        4|     2405|  40.000 ns|  24.050 us|    4|  2405|       no|
        |grp_flood_fill_fu_144                                      |flood_fill                                      |        ?|        ?|          ?|          ?|    ?|     ?|       no|
        |grp_recognize_character_fu_166                             |recognize_character                             |        1|       20|  10.000 ns|   0.200 us|    1|    20|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_146_1  |        ?|        ?|         ?|          -|          -|  0 ~ 600|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    4|    7567|  17374|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    293|    -|
|Register         |        -|    -|     107|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    4|    7674|  17720|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|       7|     33|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+
    |control_s_axi_U                                            |control_s_axi                                   |        0|   0|    50|     56|    0|
    |grp_detect_and_recognize_Pipeline_VITIS_LOOP_147_2_fu_122  |detect_and_recognize_Pipeline_VITIS_LOOP_147_2  |        0|   0|   109|    266|    0|
    |grp_flood_fill_fu_144                                      |flood_fill                                      |        2|   4|  7322|  16739|    0|
    |grp_recognize_character_fu_166                             |recognize_character                             |        0|   0|    86|    313|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                      |                                                |        2|   4|  7567|  17374|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln146_1_fu_198_p2            |         +|   0|  0|  23|          16|           7|
    |add_ln146_fu_203_p2              |         +|   0|  0|  13|          10|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |or_cond_i_fu_231_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln146_fu_218_p2             |      icmp|   0|  0|  13|          10|          10|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  53|          38|          20|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  42|          8|    1|          8|
    |blob_prefix_sum_0_fu_94  |   9|          2|   32|         64|
    |frame_0_Addr_A           |  14|          3|   32|         96|
    |frame_0_EN_A             |  14|          3|    1|          3|
    |frame_1_Addr_A           |  14|          3|   32|         96|
    |frame_1_EN_A             |  14|          3|    1|          3|
    |frame_2_Addr_A           |  14|          3|   32|         96|
    |frame_2_EN_A             |  14|          3|    1|          3|
    |frame_3_Addr_A           |  14|          3|   32|         96|
    |frame_3_EN_A             |  14|          3|    1|          3|
    |frame_4_Addr_A           |  14|          3|   32|         96|
    |frame_4_EN_A             |  14|          3|    1|          3|
    |frame_5_Addr_A           |  14|          3|   32|         96|
    |frame_5_EN_A             |  14|          3|    1|          3|
    |frame_6_Addr_A           |  14|          3|   32|         96|
    |frame_6_EN_A             |  14|          3|    1|          3|
    |frame_7_Addr_A           |  14|          3|   32|         96|
    |frame_7_EN_A             |  14|          3|    1|          3|
    |phi_mul3_fu_86           |   9|          2|   16|         32|
    |y_fu_90                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 293|         62|  323|        916|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln146_1_reg_282                                                     |  16|   0|   16|          0|
    |add_ln146_reg_287                                                       |  10|   0|   10|          0|
    |ap_CS_fsm                                                               |   7|   0|    7|          0|
    |blob_prefix_sum_0_fu_94                                                 |  32|   0|   32|          0|
    |cleanup_dest_slot_0_i_reg_109                                           |   1|   0|    1|          0|
    |grp_detect_and_recognize_Pipeline_VITIS_LOOP_147_2_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |grp_flood_fill_fu_144_ap_start_reg                                      |   1|   0|    1|          0|
    |grp_recognize_character_fu_166_ap_start_reg                             |   1|   0|    1|          0|
    |icmp_ln146_reg_296                                                      |   1|   0|    1|          0|
    |phi_mul3_fu_86                                                          |  16|   0|   16|          0|
    |targetBlock_reg_275                                                     |   1|   0|    1|          0|
    |x_loc_fu_98                                                             |  10|   0|   10|          0|
    |y_fu_90                                                                 |  10|   0|   10|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 107|   0|  107|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|               control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|               control|       pointer|
|s_axi_control_AWADDR   |   in|    5|       s_axi|               control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|               control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|               control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|               control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|               control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|               control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|               control|       pointer|
|s_axi_control_ARADDR   |   in|    5|       s_axi|               control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|               control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|               control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|               control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|               control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|               control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|               control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|               control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  detect_and_recognize|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  detect_and_recognize|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  detect_and_recognize|  return value|
|frame_0_Addr_A         |  out|   32|        bram|               frame_0|         array|
|frame_0_EN_A           |  out|    1|        bram|               frame_0|         array|
|frame_0_WEN_A          |  out|    1|        bram|               frame_0|         array|
|frame_0_Din_A          |  out|    8|        bram|               frame_0|         array|
|frame_0_Dout_A         |   in|    8|        bram|               frame_0|         array|
|frame_0_Clk_A          |  out|    1|        bram|               frame_0|         array|
|frame_0_Rst_A          |  out|    1|        bram|               frame_0|         array|
|frame_1_Addr_A         |  out|   32|        bram|               frame_1|         array|
|frame_1_EN_A           |  out|    1|        bram|               frame_1|         array|
|frame_1_WEN_A          |  out|    1|        bram|               frame_1|         array|
|frame_1_Din_A          |  out|    8|        bram|               frame_1|         array|
|frame_1_Dout_A         |   in|    8|        bram|               frame_1|         array|
|frame_1_Clk_A          |  out|    1|        bram|               frame_1|         array|
|frame_1_Rst_A          |  out|    1|        bram|               frame_1|         array|
|frame_2_Addr_A         |  out|   32|        bram|               frame_2|         array|
|frame_2_EN_A           |  out|    1|        bram|               frame_2|         array|
|frame_2_WEN_A          |  out|    1|        bram|               frame_2|         array|
|frame_2_Din_A          |  out|    8|        bram|               frame_2|         array|
|frame_2_Dout_A         |   in|    8|        bram|               frame_2|         array|
|frame_2_Clk_A          |  out|    1|        bram|               frame_2|         array|
|frame_2_Rst_A          |  out|    1|        bram|               frame_2|         array|
|frame_3_Addr_A         |  out|   32|        bram|               frame_3|         array|
|frame_3_EN_A           |  out|    1|        bram|               frame_3|         array|
|frame_3_WEN_A          |  out|    1|        bram|               frame_3|         array|
|frame_3_Din_A          |  out|    8|        bram|               frame_3|         array|
|frame_3_Dout_A         |   in|    8|        bram|               frame_3|         array|
|frame_3_Clk_A          |  out|    1|        bram|               frame_3|         array|
|frame_3_Rst_A          |  out|    1|        bram|               frame_3|         array|
|frame_4_Addr_A         |  out|   32|        bram|               frame_4|         array|
|frame_4_EN_A           |  out|    1|        bram|               frame_4|         array|
|frame_4_WEN_A          |  out|    1|        bram|               frame_4|         array|
|frame_4_Din_A          |  out|    8|        bram|               frame_4|         array|
|frame_4_Dout_A         |   in|    8|        bram|               frame_4|         array|
|frame_4_Clk_A          |  out|    1|        bram|               frame_4|         array|
|frame_4_Rst_A          |  out|    1|        bram|               frame_4|         array|
|frame_5_Addr_A         |  out|   32|        bram|               frame_5|         array|
|frame_5_EN_A           |  out|    1|        bram|               frame_5|         array|
|frame_5_WEN_A          |  out|    1|        bram|               frame_5|         array|
|frame_5_Din_A          |  out|    8|        bram|               frame_5|         array|
|frame_5_Dout_A         |   in|    8|        bram|               frame_5|         array|
|frame_5_Clk_A          |  out|    1|        bram|               frame_5|         array|
|frame_5_Rst_A          |  out|    1|        bram|               frame_5|         array|
|frame_6_Addr_A         |  out|   32|        bram|               frame_6|         array|
|frame_6_EN_A           |  out|    1|        bram|               frame_6|         array|
|frame_6_WEN_A          |  out|    1|        bram|               frame_6|         array|
|frame_6_Din_A          |  out|    8|        bram|               frame_6|         array|
|frame_6_Dout_A         |   in|    8|        bram|               frame_6|         array|
|frame_6_Clk_A          |  out|    1|        bram|               frame_6|         array|
|frame_6_Rst_A          |  out|    1|        bram|               frame_6|         array|
|frame_7_Addr_A         |  out|   32|        bram|               frame_7|         array|
|frame_7_EN_A           |  out|    1|        bram|               frame_7|         array|
|frame_7_WEN_A          |  out|    1|        bram|               frame_7|         array|
|frame_7_Din_A          |  out|    8|        bram|               frame_7|         array|
|frame_7_Dout_A         |   in|    8|        bram|               frame_7|         array|
|frame_7_Clk_A          |  out|    1|        bram|               frame_7|         array|
|frame_7_Rst_A          |  out|    1|        bram|               frame_7|         array|
+-----------------------+-----+-----+------------+----------------------+--------------+

