Analysis & Synthesis report for bitTest
Sat Apr 27 02:29:42 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next
 11. State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state
 12. State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next
 13. State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state
 14. State Machine - |bitTest|ArbiterStateMachineNew:arb|current_state
 15. State Machine - |bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state
 16. State Machine - |bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state
 17. State Machine - |bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0
 26. Source assignments for qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 27. Source assignments for qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 28. Source assignments for qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for qsysOUt:bridgeLOL|qsysOUt_cmd_xbar_demux:cmd_xbar_demux
 31. Source assignments for qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux
 32. Source assignments for qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux_001
 33. Parameter Settings for User Entity Instance: MemStage:MemStage|Mux_2_to_1:mux
 34. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|Decoder:wDecoder
 35. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|Decoder:rDecoder0
 36. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|Decoder:rDecoder1
 37. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy
 38. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|TriState:ts0
 39. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|TriState:ts1
 40. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|reg:reggy
 41. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|TriState:ts0
 42. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|TriState:ts1
 43. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|reg:reggy
 44. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|TriState:ts0
 45. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|TriState:ts1
 46. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|reg:reggy
 47. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|TriState:ts0
 48. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|TriState:ts1
 49. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy
 50. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|TriState:ts0
 51. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|TriState:ts1
 52. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|reg:reggy
 53. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|TriState:ts0
 54. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|TriState:ts1
 55. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|reg:reggy
 56. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|TriState:ts0
 57. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|TriState:ts1
 58. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|reg:reggy
 59. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|TriState:ts0
 60. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|TriState:ts1
 61. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|reg:reggy
 62. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|TriState:ts0
 63. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|TriState:ts1
 64. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|reg:reggy
 65. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|TriState:ts0
 66. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|TriState:ts1
 67. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|reg:reggy
 68. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|TriState:ts0
 69. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|TriState:ts1
 70. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|reg:reggy
 71. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|TriState:ts0
 72. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|TriState:ts1
 73. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy
 74. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|TriState:ts0
 75. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|TriState:ts1
 76. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|reg:reggy
 77. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|TriState:ts0
 78. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|TriState:ts1
 79. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|reg:reggy
 80. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|TriState:ts0
 81. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|TriState:ts1
 82. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|reg:reggy
 83. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|TriState:ts0
 84. Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|TriState:ts1
 85. Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr
 86. Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_pc
 87. Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst
 88. Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_2_to_1:mux_pre_PCval_output
 89. Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|reg:PC
 90. Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|TwoOneMux:destRegMux
 91. Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|TwoOneMux:aluControlMux
 92. Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|FourOneMux:execMuxInput0
 93. Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|FourOneMux:execMuxInput1
 94. Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|FourOneMux:execMuxExtra
 95. Parameter Settings for User Entity Instance: ExecuteStage:ExecuteStage|reg:ccReg
 96. Parameter Settings for User Entity Instance: Cache:ICache|CacheComparer:TagComparer
 97. Parameter Settings for User Entity Instance: Cache:ICache|FourOneMux:CacheBlockOutMux
 98. Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux0
 99. Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux1
100. Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux2
101. Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux3
102. Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:AddrOutMux
103. Parameter Settings for User Entity Instance: Cache:DCache|CacheComparer:TagComparer
104. Parameter Settings for User Entity Instance: Cache:DCache|FourOneMux:CacheBlockOutMux
105. Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux0
106. Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux1
107. Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux2
108. Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux3
109. Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:AddrOutMux
110. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_bridge_0:bridge_0
111. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System
112. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo
113. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo
114. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator
115. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_translator:sdram_0_s1_translator
116. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
117. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_master_agent:bridge_0_avalon_master_translator_avalon_universal_master_0_agent
118. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent
119. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
122. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
123. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
124. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_addr_router:addr_router|qsysOUt_addr_router_default_decode:the_default_decode
125. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_id_router:id_router|qsysOUt_id_router_default_decode:the_default_decode
126. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_id_router:id_router_001|qsysOUt_id_router_default_decode:the_default_decode
127. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter
128. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
129. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter_001
130. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba
131. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller
132. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
133. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001
134. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
135. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter
138. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001
139. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002
141. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003
142. Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: VarRegister:dataLatch
144. Parameter Settings for User Entity Instance: Mux_16_to_1:ledmux
145. Parameter Settings for User Entity Instance: FourOneMux:gledmux
146. altpll Parameter Settings by Entity Instance
147. scfifo Parameter Settings by Entity Instance
148. Port Connectivity Checks: "FourOneMux:gledmux"
149. Port Connectivity Checks: "Mux_16_to_1:ledmux"
150. Port Connectivity Checks: "FlipFlopNew:ackLatch"
151. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003"
152. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002"
153. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor"
154. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001"
155. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter"
156. Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
157. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001"
158. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_reset_controller:rst_controller"
159. Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_id_router:id_router|qsysOUt_id_router_default_decode:the_default_decode"
160. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
161. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
162. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
163. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_slave_translator:sdram_0_s1_translator"
164. Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator"
165. Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic"
166. Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0"
167. Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module"
168. Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0"
169. Port Connectivity Checks: "qsysOUt:bridgeLOL"
170. Port Connectivity Checks: "Cache:ICache|Cache_State_Machine:CacheSM"
171. Port Connectivity Checks: "Cache:ICache|TwoOneMux:AddrOutMux"
172. Port Connectivity Checks: "Cache:ICache|TagLUT:TagBlock"
173. Port Connectivity Checks: "Cache:ICache"
174. Port Connectivity Checks: "ExecuteStage:ExecuteStage|reg:ccReg"
175. Port Connectivity Checks: "DecodeStage:DecodeStage|FourOneMux:execMuxExtra"
176. Port Connectivity Checks: "DecodeStage:DecodeStage|FourOneMux:execMuxInput1"
177. Port Connectivity Checks: "DecodeStage:DecodeStage|FourOneMux:execMuxInput0"
178. Port Connectivity Checks: "DecodeStage:DecodeStage|TwoOneMux:aluControlMux"
179. Port Connectivity Checks: "DecodeStage:DecodeStage|TwoOneMux:destRegMux"
180. Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage|reg:PC"
181. Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst"
182. Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr"
183. Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage"
184. Port Connectivity Checks: "RegisterFile:RegisterFile|Decoder:rDecoder1"
185. Port Connectivity Checks: "RegisterFile:RegisterFile|Decoder:rDecoder0"
186. Port Connectivity Checks: "RegisterFile:RegisterFile"
187. Elapsed Time Per Partition
188. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 27 02:29:42 2013    ;
; Quartus II 32-bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; bitTest                                  ;
; Top-level Entity Name              ; bitTest                                  ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 4,518                                    ;
;     Total combinational functions  ; 3,079                                    ;
;     Dedicated logic registers      ; 2,143                                    ;
; Total registers                    ; 2143                                     ;
; Total pins                         ; 145                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 16                                       ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; bitTest            ; bitTest            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                ; Library ;
+---------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; Mux_16_to_1.vhd                                                           ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Mux_16_to_1.vhd                                                           ;         ;
; Processor_lib/hdl/TagLUT_Structure.vhd                                    ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/TagLUT_Structure.vhd                                    ;         ;
; Processor_lib/hdl/mw_ramsp_6bd1b000.vhd                                   ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd                                   ;         ;
; Processor_lib/hdl/CacheMemory_Structure.vhd                               ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/CacheMemory_Structure.vhd                               ;         ;
; Processor_lib/hdl/CacheComparer_Behavior.vhd                              ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/CacheComparer_Behavior.vhd                              ;         ;
; Processor_lib/hdl/Cache_Structure.vhd                                     ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd                                     ;         ;
; Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd                      ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd                      ;         ;
; Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd                       ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd                       ;         ;
; Processor_lib/hdl/Decode/TwoOneMux_Behavior.vhd                           ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Decode/TwoOneMux_Behavior.vhd                           ;         ;
; Processor_lib/hdl/Decode/InstructionUCode_Behavior.vhd                    ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Decode/InstructionUCode_Behavior.vhd                    ;         ;
; Processor_lib/hdl/Decode/DecodeStage_Structure.vhd                        ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd                        ;         ;
; Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd ;         ;
; Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd        ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd        ;         ;
; Processor_lib/hdl/RegisterFile/TriState_Behavior.vhd                      ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/RegisterFile/TriState_Behavior.vhd                      ;         ;
; Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd          ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd          ;         ;
; Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd                 ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd                 ;         ;
; Processor_lib/hdl/RegisterFile/Decoder_Behavior.vhd                       ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/RegisterFile/Decoder_Behavior.vhd                       ;         ;
; Processor_lib/hdl/Memory/MemStage_Behavior.vhd                            ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Processor_lib/hdl/Memory/MemStage_Behavior.vhd                            ;         ;
; FlipFlopNew_Behavior.vhd                                                  ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/FlipFlopNew_Behavior.vhd                                                  ;         ;
; ArbiterStateMachineNew.vhd                                                ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/ArbiterStateMachineNew.vhd                                                ;         ;
; Reg_behavior.vhd                                                          ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Reg_behavior.vhd                                                          ;         ;
; Mux_4_to_1_Behavior.vhd                                                   ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Mux_4_to_1_Behavior.vhd                                                   ;         ;
; Mux_2_to_1_Behavioral.vhd                                                 ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/Mux_2_to_1_Behavioral.vhd                                                 ;         ;
; qsysOUt/synthesis/qsysOUt.v                                               ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/qsysOUt.v                                               ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv               ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv          ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv                  ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv                      ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_demux.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_demux.sv                    ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_cmd_xbar_demux.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_cmd_xbar_demux.sv                    ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_reset_controller.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_controller.v                    ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_reset_synchronizer.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_synchronizer.v                  ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv               ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_id_router.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_id_router.sv                         ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv                       ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_avalon_sc_fifo.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_avalon_sc_fifo.v                      ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv                 ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_master_agent.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_agent.sv                ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_slave_translator.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_translator.sv            ; qsysOUt ;
; qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv           ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v                        ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v                            ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v                            ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v                        ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v                        ; qsysOUt ;
; qsysOUt/synthesis/submodules/qsysOUt_bridge_0.v                           ; yes             ; User Verilog HDL File        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_bridge_0.v                           ; qsysOUt ;
; VarRegister_Behavior.vhd                                                  ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/VarRegister_Behavior.vhd                                                  ;         ;
; FourOneMux_Behavior.vhd                                                   ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/FourOneMux_Behavior.vhd                                                   ;         ;
; bitTest.vhd                                                               ; yes             ; User VHDL File               ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/bitTest.vhd                                                               ;         ;
; altpll.tdf                                                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                                                   ;         ;
; aglobal121.inc                                                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                                               ;         ;
; stratix_pll.inc                                                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                                              ;         ;
; stratixii_pll.inc                                                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                            ;         ;
; cycloneii_pll.inc                                                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                            ;         ;
; db/altpll_6rb2.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/altpll_6rb2.tdf                                                        ;         ;
; scfifo.tdf                                                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf                                                                   ;         ;
; a_regfifo.inc                                                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                ;         ;
; a_dpfifo.inc                                                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                 ;         ;
; a_i2fifo.inc                                                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                 ;         ;
; a_fffifo.inc                                                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                 ;         ;
; a_f2fifo.inc                                                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                 ;         ;
; db/scfifo_jr21.tdf                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/scfifo_jr21.tdf                                                        ;         ;
; db/a_dpfifo_q131.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/a_dpfifo_q131.tdf                                                      ;         ;
; db/a_fefifo_7cf.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/a_fefifo_7cf.tdf                                                       ;         ;
; db/cntr_do7.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/cntr_do7.tdf                                                           ;         ;
; db/dpram_nl21.tdf                                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/dpram_nl21.tdf                                                         ;         ;
; db/altsyncram_r1m1.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/altsyncram_r1m1.tdf                                                    ;         ;
; db/cntr_1ob.tdf                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/db/cntr_1ob.tdf                                                           ;         ;
; alt_jtag_atlantic.v                                                       ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                          ;         ;
; sld_hub.vhd                                                               ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                  ;         ;
; sld_jtag_hub.vhd                                                          ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                             ;         ;
; sld_rom_sr.vhd                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                               ;         ;
+---------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,518 ;
;                                             ;       ;
; Total combinational functions               ; 3079  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1881  ;
;     -- 3 input functions                    ; 801   ;
;     -- <=2 input functions                  ; 397   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2882  ;
;     -- arithmetic mode                      ; 197   ;
;                                             ;       ;
; Total registers                             ; 2143  ;
;     -- Dedicated logic registers            ; 2143  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 145   ;
; Total memory bits                           ; 16    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Total PLLs                                  ; 1     ;
;     -- PLLs                                 ; 1     ;
;                                             ;       ;
; Maximum fan-out                             ; 1572  ;
; Total fan-out                               ; 17672 ;
; Average fan-out                             ; 3.16  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bitTest                                                                                    ; 3079 (7)          ; 2143 (0)     ; 16          ; 0            ; 0       ; 0         ; 145  ; 0            ; |bitTest                                                                                                                                                                                                                             ;              ;
;    |ArbiterStateMachineNew:arb|                                                             ; 183 (183)         ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|ArbiterStateMachineNew:arb                                                                                                                                                                                                  ;              ;
;    |Cache:DCache|                                                                           ; 520 (12)          ; 612 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache                                                                                                                                                                                                                ;              ;
;       |CacheComparer:TagComparer|                                                           ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheComparer:TagComparer                                                                                                                                                                                      ;              ;
;       |CacheMemory:CacheBlock0|                                                             ; 88 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock0                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 88 (88)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |CacheMemory:CacheBlock1|                                                             ; 88 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock1                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 88 (88)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |CacheMemory:CacheBlock2|                                                             ; 88 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock2                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 88 (88)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |CacheMemory:CacheBlock3|                                                             ; 88 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock3                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 88 (88)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |Cache_State_Machine:CacheSM|                                                         ; 21 (21)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|Cache_State_Machine:CacheSM                                                                                                                                                                                    ;              ;
;       |TagLUT:TagBlock|                                                                     ; 56 (56)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|TagLUT:TagBlock                                                                                                                                                                                                ;              ;
;       |TwoOneMux:AddrOutMux|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|TwoOneMux:AddrOutMux                                                                                                                                                                                           ;              ;
;       |TwoOneMux:CacheBlockInMux0|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|TwoOneMux:CacheBlockInMux0                                                                                                                                                                                     ;              ;
;       |TwoOneMux:CacheBlockInMux1|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|TwoOneMux:CacheBlockInMux1                                                                                                                                                                                     ;              ;
;       |TwoOneMux:CacheBlockInMux2|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|TwoOneMux:CacheBlockInMux2                                                                                                                                                                                     ;              ;
;       |TwoOneMux:CacheBlockInMux3|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:DCache|TwoOneMux:CacheBlockInMux3                                                                                                                                                                                     ;              ;
;    |Cache:ICache|                                                                           ; 555 (5)           ; 611 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache                                                                                                                                                                                                                ;              ;
;       |CacheComparer:TagComparer|                                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheComparer:TagComparer                                                                                                                                                                                      ;              ;
;       |CacheMemory:CacheBlock0|                                                             ; 94 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock0                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 94 (94)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |CacheMemory:CacheBlock1|                                                             ; 86 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock1                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 86 (86)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |CacheMemory:CacheBlock2|                                                             ; 86 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock2                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 86 (86)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |CacheMemory:CacheBlock3|                                                             ; 86 (0)            ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock3                                                                                                                                                                                        ;              ;
;          |mw_ramsp_6bd1b000:instanceName0|                                                  ; 86 (86)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0                                                                                                                                                        ;              ;
;       |Cache_State_Machine:CacheSM|                                                         ; 19 (19)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|Cache_State_Machine:CacheSM                                                                                                                                                                                    ;              ;
;       |FourOneMux:CacheBlockOutMux|                                                         ; 56 (56)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux                                                                                                                                                                                    ;              ;
;       |TagLUT:TagBlock|                                                                     ; 49 (49)           ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|TagLUT:TagBlock                                                                                                                                                                                                ;              ;
;       |TwoOneMux:CacheBlockInMux0|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|TwoOneMux:CacheBlockInMux0                                                                                                                                                                                     ;              ;
;       |TwoOneMux:CacheBlockInMux1|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|TwoOneMux:CacheBlockInMux1                                                                                                                                                                                     ;              ;
;       |TwoOneMux:CacheBlockInMux2|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|TwoOneMux:CacheBlockInMux2                                                                                                                                                                                     ;              ;
;       |TwoOneMux:CacheBlockInMux3|                                                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Cache:ICache|TwoOneMux:CacheBlockInMux3                                                                                                                                                                                     ;              ;
;    |DecodeStage:DecodeStage|                                                                ; 261 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage                                                                                                                                                                                                     ;              ;
;       |FourOneMux:execMuxExtra|                                                             ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxExtra                                                                                                                                                                             ;              ;
;       |FourOneMux:execMuxInput0|                                                            ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxInput0                                                                                                                                                                            ;              ;
;       |FourOneMux:execMuxInput1|                                                            ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxInput1                                                                                                                                                                            ;              ;
;       |InstructionUCode:InstructionMicroCode|                                               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage|InstructionUCode:InstructionMicroCode                                                                                                                                                               ;              ;
;       |TwoOneMux:aluControlMux|                                                             ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage|TwoOneMux:aluControlMux                                                                                                                                                                             ;              ;
;       |TwoOneMux:destRegMux|                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|DecodeStage:DecodeStage|TwoOneMux:destRegMux                                                                                                                                                                                ;              ;
;    |ExecuteStage:ExecuteStage|                                                              ; 372 (372)         ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|ExecuteStage:ExecuteStage                                                                                                                                                                                                   ;              ;
;       |reg:ccReg|                                                                           ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|ExecuteStage:ExecuteStage|reg:ccReg                                                                                                                                                                                         ;              ;
;    |FlipFlopNew:ackLatch|                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|FlipFlopNew:ackLatch                                                                                                                                                                                                        ;              ;
;    |FourOneMux:gledmux|                                                                     ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|FourOneMux:gledmux                                                                                                                                                                                                          ;              ;
;    |Instruction_Fetch_Stage:IF_stage|                                                       ; 67 (16)           ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Instruction_Fetch_Stage:IF_stage                                                                                                                                                                                            ;              ;
;       |IF_State_Machine:SM|                                                                 ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM                                                                                                                                                                        ;              ;
;       |Mux_4_to_1:mux_pre_inst|                                                             ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst                                                                                                                                                                    ;              ;
;       |Mux_4_to_1:mux_pre_maddr|                                                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr                                                                                                                                                                   ;              ;
;       |reg:PC|                                                                              ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Instruction_Fetch_Stage:IF_stage|reg:PC                                                                                                                                                                                     ;              ;
;    |MemStage:MemStage|                                                                      ; 48 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|MemStage:MemStage                                                                                                                                                                                                           ;              ;
;       |Mux_2_to_1:mux|                                                                      ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|MemStage:MemStage|Mux_2_to_1:mux                                                                                                                                                                                            ;              ;
;    |Mux_16_to_1:ledmux|                                                                     ; 116 (116)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|Mux_16_to_1:ledmux                                                                                                                                                                                                          ;              ;
;    |RegisterFile:RegisterFile|                                                              ; 192 (160)         ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile                                                                                                                                                                                                   ;              ;
;       |Decoder:wDecoder|                                                                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|Decoder:wDecoder                                                                                                                                                                                  ;              ;
;       |RegisterFileRegister:\regArr:0:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:10:regBlock|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock                                                                                                                                                          ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|reg:reggy                                                                                                                                                ;              ;
;       |RegisterFileRegister:\regArr:11:regBlock|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock                                                                                                                                                          ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|reg:reggy                                                                                                                                                ;              ;
;       |RegisterFileRegister:\regArr:12:regBlock|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock                                                                                                                                                          ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy                                                                                                                                                ;              ;
;       |RegisterFileRegister:\regArr:13:regBlock|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock                                                                                                                                                          ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|reg:reggy                                                                                                                                                ;              ;
;       |RegisterFileRegister:\regArr:14:regBlock|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock                                                                                                                                                          ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|reg:reggy                                                                                                                                                ;              ;
;       |RegisterFileRegister:\regArr:15:regBlock|                                            ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock                                                                                                                                                          ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|reg:reggy                                                                                                                                                ;              ;
;       |RegisterFileRegister:\regArr:1:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:2:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:3:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:4:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:5:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:6:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:7:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:8:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|reg:reggy                                                                                                                                                 ;              ;
;       |RegisterFileRegister:\regArr:9:regBlock|                                             ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock                                                                                                                                                           ;              ;
;          |reg:reggy|                                                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|reg:reggy                                                                                                                                                 ;              ;
;    |VarRegister:dataLatch|                                                                  ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|VarRegister:dataLatch                                                                                                                                                                                                       ;              ;
;    |qsysOUt:bridgeLOL|                                                                      ; 610 (0)           ; 489 (0)      ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL                                                                                                                                                                                                           ;              ;
;       |altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 47 (47)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                       ;              ;
;       |altera_merlin_master_translator:bridge_0_avalon_master_translator|                   ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator                                                                                                                                         ;              ;
;       |altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|      ; 14 (6)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent                                                                                                                            ;              ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                    ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                              ;              ;
;       |altera_merlin_width_adapter:width_adapter_001|                                       ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                             ;              ;
;       |altera_merlin_width_adapter:width_adapter|                                           ; 95 (95)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter                                                                                                                                                                 ;              ;
;       |altera_reset_controller:rst_controller|                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_reset_controller:rst_controller                                                                                                                                                                    ;              ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                         ;              ;
;       |qsysOUt_bridge_0:bridge_0|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_bridge_0:bridge_0                                                                                                                                                                                 ;              ;
;       |qsysOUt_jtag_uart_0:jtag_uart_0|                                                     ; 55 (0)            ; 51 (1)       ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0                                                                                                                                                                           ;              ;
;          |alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|                          ; 44 (44)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic                                                                                                                   ;              ;
;          |qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|                    ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r                                                                                                             ;              ;
;             |scfifo:rfifo|                                                                  ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                ;              ;
;                |scfifo_jr21:auto_generated|                                                 ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                     ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                    ; 11 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                ;              ;
;                      |a_fefifo_7cf:fifo_state|                                              ; 11 (5)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                        ;              ;
;                         |cntr_do7:count_usedw|                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw   ;              ;
;          |qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|                    ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w                                                                                                             ;              ;
;             |scfifo:wfifo|                                                                  ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                ;              ;
;                |scfifo_jr21:auto_generated|                                                 ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                     ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                    ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                ;              ;
;                      |dpram_nl21:FIFOram|                                                   ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                             ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                       ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;              ;
;       |qsysOUt_rsp_xbar_mux:rsp_xbar_mux|                                                   ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                         ;              ;
;       |qsysOUt_sdram_0:sdram_0|                                                             ; 298 (235)         ; 304 (196)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0                                                                                                                                                                                   ;              ;
;          |qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|        ; 63 (63)           ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module                                                                                                         ;              ;
;       |qsysOUt_up_clocks_0:up_clocks_0|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0                                                                                                                                                                           ;              ;
;          |altpll:DE_Clock_Generator_System|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System                                                                                                                                          ;              ;
;             |altpll_6rb2:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                       ; 128 (1)           ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|sld_hub:auto_hub                                                                                                                                                                                                            ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                        ; 127 (90)          ; 82 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                               ;              ;
;          |sld_rom_sr:hub_info_reg|                                                          ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                       ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                        ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                     ;              ;
+---------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                   ; IP Include File                                                                                                   ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Altera ; qsys                               ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL                                                                                                        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/qsysOUt.v                                     ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_addr_router:addr_router                                                                        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv             ;
; Altera ; altera_merlin_master_translator    ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator                                      ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv ;
; Altera ; altera_merlin_master_agent         ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_master_agent:bridge_0_avalon_master_translator_avalon_universal_master_0_agent           ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_agent.sv      ;
; Altera ; altera_merlin_burst_adapter        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter                                                              ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv     ;
; Altera ; altera_merlin_burst_adapter        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter_001                                                          ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv     ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_cmd_xbar_demux:cmd_xbar_demux                                                                  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_cmd_xbar_demux.sv          ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_id_router:id_router                                                                            ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_id_router.sv               ;
; Altera ; altera_merlin_router               ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_id_router:id_router_001                                                                        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_id_router.sv               ;
; Altera ; altera_avalon_jtag_uart            ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0                                                                        ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v              ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux                                                                  ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_demux.sv          ;
; Altera ; altera_merlin_demultiplexer        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux_001                                                              ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_demux.sv          ;
; Altera ; altera_merlin_multiplexer          ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux                                                                      ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv            ;
; Altera ; altera_reset_controller            ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_reset_controller:rst_controller                                                                 ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_controller.v          ;
; Altera ; altera_reset_controller            ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001                                                             ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_controller.v          ;
; Altera ; altera_avalon_new_sdram_controller ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0                                                                                ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v                  ;
; Altera ; altera_merlin_slave_translator     ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_translator:sdram_0_s1_translator                                                   ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_translator.sv  ;
; Altera ; altera_merlin_slave_agent          ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent                         ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv       ;
; Altera ; altera_avalon_sc_fifo              ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_avalon_sc_fifo.v            ;
; Altera ; altera_merlin_width_adapter        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter                                                              ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_merlin_width_adapter        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001                                                          ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_merlin_width_adapter        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002                                                          ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv     ;
; Altera ; altera_merlin_width_adapter        ; 12.1    ; N/A          ; N/A          ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003                                                          ; C:/Users/Kevin/Desktop/ECE4440-master/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv     ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next ;
+------------+------------+------------+------------+-----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000            ;
+------------+------------+------------+------------+-----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                     ;
+------------+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bitTest|ArbiterStateMachineNew:arb|current_state                                                                                                                    ;
+--------------------------+--------------------------+--------------------------+------------------------+------------------------+------------------------+--------------------------+
; Name                     ; current_state.state_dack ; current_state.state_iack ; current_state.state_ir ; current_state.state_dw ; current_state.state_dr ; current_state.state_idle ;
+--------------------------+--------------------------+--------------------------+------------------------+------------------------+------------------------+--------------------------+
; current_state.state_idle ; 0                        ; 0                        ; 0                      ; 0                      ; 0                      ; 0                        ;
; current_state.state_dr   ; 0                        ; 0                        ; 0                      ; 0                      ; 1                      ; 1                        ;
; current_state.state_dw   ; 0                        ; 0                        ; 0                      ; 1                      ; 0                      ; 1                        ;
; current_state.state_ir   ; 0                        ; 0                        ; 1                      ; 0                      ; 0                      ; 1                        ;
; current_state.state_iack ; 0                        ; 1                        ; 0                      ; 0                      ; 0                      ; 1                        ;
; current_state.state_dack ; 1                        ; 0                        ; 0                      ; 0                      ; 0                      ; 1                        ;
+--------------------------+--------------------------+--------------------------+------------------------+------------------------+------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state                                             ;
+---------------------------+---------------------------+-------------------------+---------------------+---------------------+
; Name                      ; current_state.reset_state ; current_state.load_miss ; current_state.store ; current_state.ready ;
+---------------------------+---------------------------+-------------------------+---------------------+---------------------+
; current_state.ready       ; 0                         ; 0                       ; 0                   ; 0                   ;
; current_state.store       ; 0                         ; 0                       ; 1                   ; 1                   ;
; current_state.load_miss   ; 0                         ; 1                       ; 0                   ; 1                   ;
; current_state.reset_state ; 1                         ; 0                       ; 0                   ; 1                   ;
+---------------------------+---------------------------+-------------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state                                             ;
+---------------------------+---------------------------+-------------------------+---------------------+---------------------+
; Name                      ; current_state.reset_state ; current_state.load_miss ; current_state.store ; current_state.ready ;
+---------------------------+---------------------------+-------------------------+---------------------+---------------------+
; current_state.ready       ; 0                         ; 0                       ; 0                   ; 0                   ;
; current_state.store       ; 0                         ; 0                       ; 1                   ; 1                   ;
; current_state.load_miss   ; 0                         ; 1                       ; 0                   ; 1                   ;
; current_state.reset_state ; 1                         ; 0                       ; 0                   ; 1                   ;
+---------------------------+---------------------------+-------------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state         ;
+---------------------------+---------------------------+-------------------------+-------------------+
; Name                      ; current_state.reset_state ; current_state.interrupt ; current_state.run ;
+---------------------------+---------------------------+-------------------------+-------------------+
; current_state.run         ; 0                         ; 0                       ; 0                 ;
; current_state.interrupt   ; 0                         ; 1                       ; 1                 ;
; current_state.reset_state ; 1                         ; 0                       ; 1                 ;
+---------------------------+---------------------------+-------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                        ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                           ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                  ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled                    ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[7]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[0]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[1]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid                      ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[2]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write                            ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[3]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[4]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[5]                         ; yes                                                              ; yes                                        ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rdata[6]                         ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                               ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; Latch Name                                                        ; Latch Enable Signal                                                  ; Free of Timing Hazards ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
; Cache:DCache|Cache_State_Machine:CacheSM|read_to_arbiter          ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|read_to_arbiter          ; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|write_to_arbiter         ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|cacheStateOut[2]         ; GND                                                                  ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|cacheStateOut[3]         ; GND                                                                  ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|stall                    ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|stall                    ; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|cacheStateOut[2]         ; GND                                                                  ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|cacheStateOut[3]         ; GND                                                                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[0]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[1]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[2]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[3]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[3]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[4]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[4]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[5]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[5]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[6]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[6]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[7]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[7]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[8]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[8]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[9]                             ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[9]                              ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[10]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[10]                             ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[11]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[11]                             ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[12]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[12]                             ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[13]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[13]                             ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[14]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[14]                             ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[15]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ExecuteStage:ExecuteStage|ALU_Out[15]                             ; ExecuteStage:ExecuteStage|ALU_Out[15]                                ; yes                    ;
; ArbiterStateMachineNew:arb|Address[16]                            ; ArbiterStateMachineNew:arb|current_state.state_idle                  ; yes                    ;
; ArbiterStateMachineNew:arb|REnable                                ; GND                                                                  ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|next_state.load_miss_264 ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|next_state.store_272     ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|next_state.load_miss_264 ; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|next_state.store_272     ; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control             ; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; ExecuteStage:ExecuteStage|Branch_Ctrl                             ; DecodeStage:DecodeStage|InstructionUCode:InstructionMicroCode|Equal0 ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|Tag_LUT_control          ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; Cache:ICache|Cache_State_Machine:CacheSM|Tag_LUT_control          ; Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; ExecuteStage:ExecuteStage|conzIn[3]                               ; ExecuteStage:ExecuteStage|conzIn[3]                                  ; yes                    ;
; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control             ; Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control                ; yes                    ;
; ExecuteStage:ExecuteStage|conzIn[2]                               ; ExecuteStage:ExecuteStage|conzIn[2]                                  ; yes                    ;
; ExecuteStage:ExecuteStage|conzIn[1]                               ; ExecuteStage:ExecuteStage|conzIn[2]                                  ; yes                    ;
; ExecuteStage:ExecuteStage|conzIn[0]                               ; ExecuteStage:ExecuteStage|conzIn[2]                                  ; yes                    ;
; ArbiterStateMachineNew:arb|WData[0]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[1]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[2]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[3]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[4]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[5]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[6]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[7]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[8]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[9]                               ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[10]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[11]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[12]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[13]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[14]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[15]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[16]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[17]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[18]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[19]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[20]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[21]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[22]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[23]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[24]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[25]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[26]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[27]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[28]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[29]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[30]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[31]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[32]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[33]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[34]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[35]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[36]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[37]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[38]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[39]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[40]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[41]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[42]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[43]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[44]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[45]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; ArbiterStateMachineNew:arb|WData[46]                              ; ArbiterStateMachineNew:arb|current_state.state_dw                    ; yes                    ;
; Number of user-specified and inferred latches = 117               ;                                                                      ;                        ;
+-------------------------------------------------------------------+----------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_addr[4,5]                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                            ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0..7,14,15]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8,9]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|data_reg[10]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][86]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[0..7]                                                                                                                           ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0..26]                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..26]                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[0..26]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[6,9,21,26]                                                                                                                                                 ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[6]                                                                                                                                                            ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[3]                                                                                                                                                         ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[1,15,24]                                                                                                                                                      ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[20]                                                                                                                                                        ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[5,7,11]                                                                                                                                                       ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[17..19,22,24]                                                                                                                                              ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[9]                                                                                                                                                            ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[15,16]                                                                                                                                                     ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[8,29]                                                                                                                                                         ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[12,14]                                                                                                                                                     ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[28]                                                                                                                                                           ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[13]                                                                                                                                                        ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[26]                                                                                                                                                           ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[11]                                                                                                                                                        ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[23,30]                                                                                                                                                        ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[7,8,23]                                                                                                                                                    ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[4]                                                                                                                                                            ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[4,10,25]                                                                                                                                                   ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[0,2,3,14,27]                                                                                                                                                  ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[5]                                                                                                                                                         ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[25]                                                                                                                                                           ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[4..6]                                                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[7]                                                                                                    ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[4..7]                                                                                                                                                                    ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                                                                      ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[17..25]                                                                                                                                                                 ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                                                                      ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[0]                                                                                                                                                                      ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][71]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                 ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_addr[0..3,6..10]                                                                                                                                                                                    ; Merged with qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_addr[11]                                                                                                                             ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[2]                                                                                                                                                                   ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[3]                                                                                                    ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[0]                                                                                                                                                                   ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[1]                                                                                                    ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                 ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[1..3]                                                                                                                                                        ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[0]                                                                                            ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[1..3]                                                                                                                                                        ; Merged with qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                            ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                             ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                              ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                             ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                              ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                             ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                              ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][79]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][79]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][79]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][79]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][70]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][72]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][79]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][73]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][74]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][75]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][76]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][78]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][54]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][56]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][57]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][58]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][59]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][60]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                ; Merged with qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                 ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18..26]                                                            ; Merged with qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17] ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[16..21]                                                                                                                                                                                   ; Merged with qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[15]                                                                                                                        ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[52..57]                                                                                                             ; Merged with qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[51]                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[52..57]                                                                                                             ; Merged with qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[51]                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_use_reg                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_cmpr_read                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[7]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[1,26]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[51]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[51]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_endofpacket                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[10,12,13,16..22]                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[0]                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[0..2]                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_channel[0]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[0..31]                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..26]                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..31]                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_bwrap_field[0]                                                                                                                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[0..26]                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..3]                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0]                                                                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0..26]                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0,1,17]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16..21]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[15]                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[1]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.interrupt                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next~9                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next~10                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next~13                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next~14                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next~16                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next~4                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next~5                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next~6                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state~14                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state~15                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state~16                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                  ;
; Cache:ICache|Cache_State_Machine:CacheSM|current_state.reset_state                                                                                                                                                                              ; Merged with Cache:DCache|Cache_State_Machine:CacheSM|current_state.reset_state                                                                                                               ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17..26]                                                          ; Lost fanout                                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                       ;
; Total Number of Removed Registers = 896                                                                                                                                                                                                         ;                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_cmpr_read                                                     ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[31],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[30],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[29],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[28],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[27],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[26],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[25],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[24],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[23],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[22],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[21],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[20],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[19],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[18],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[17],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[16],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[14],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[13],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[3],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][51],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][50],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][49],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                              ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                  ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                      ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[26],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[25],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[24],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[23],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[22],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[21],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10],                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[3],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[0],                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][54],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1],                                         ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[25],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[24],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[23],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[22],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[21],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[20],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[19],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[18],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[17],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[16],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[15],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[14],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[13],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[12],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[11],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[10],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[9],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[8],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[7],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[6],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[5],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[4],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[3],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[2],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[1],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[0],                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                             ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                          ; Stuck at GND                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|fifo_wr,                                                                                                                                                                                    ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|rvalid,                                                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|read_0,                                                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|ien_AE,                                                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|ien_AF,                                                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|woverflow,                                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|av_waitrequest,                                                                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|fifo_AE,                                                                                                                                                                                    ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|fifo_AF,                                                                                                                                                                                    ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8],                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|pause_irq,                                                                                                                                                                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[7],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[6],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[5],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[4],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[3],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[2],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[1],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|wdata[0],                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[2],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|byteen_reg[7],                                                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full,                                  ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|count[0],                                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty,                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0],                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18],                                                                                                                                ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                 ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1] ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79],                                                                                                          ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77],                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[26],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[25],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[24],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[23],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[22],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[21],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[20],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[19],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[18],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[17],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[16],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[15],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[14],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[13],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[12],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[11],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[10],                                                                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[9],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[8],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[7],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[6],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[5],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[4],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[3],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[1],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002|address_reg[0],                                                                                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                           ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]  ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_cmpr_read,                                                                                                                                                             ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_endofpacket,                                                                                                                                                           ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[22],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[21],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[20],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[19],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[18],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[17],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[16],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[13],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[12],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[10],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_bwrap_field[0],                                                                                                                                                        ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[2],                                                                                                                                                      ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[1],                                                                                                                                                      ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[0],                                                                                                                                                      ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[2],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[1],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[0],                                                                                                                                                     ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_channel[0]                                                                                                                                                             ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_use_reg                                                           ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0],                                                                                             ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                            ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                              ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                           ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][53],                                                                                                                             ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][53],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][53],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][53],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][53],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][77],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][77],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][77],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][77],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][77],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                              ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][79]                     ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63],                                                                                                                             ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][79],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                              ;
; qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                        ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[31],                                                                                                                                                        ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[31],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[30],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[29],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[28],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[27],                                                                                                                                                                 ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|data_reg[26]                                                                                                                                                                  ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                          ; Stuck at GND                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[51],                                                                                                              ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[51],                                                                                                              ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][53],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[15],                                                                                                                                                                                    ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[1],                                                                                                                                                                                          ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[2]                                                                                                                                                                                          ;
; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]  ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71],                                                                                                          ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                               ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[3]                                                                                                                                                      ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                           ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                             ;
;                                                                                                                                      ; due to stuck port data_in      ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                             ;
;                                                                                                                                      ;                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                              ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[26]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[25]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[24]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[23]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[22]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[21]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[20]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[19]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[18]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[17]                                             ; Stuck at GND                   ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                            ;
;                                                                                                                                      ; due to stuck port clock_enable ;                                                                                                                                                                                                                                               ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|r_val                                                                              ; Stuck at GND                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                             ;
;                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2143  ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 357   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1935  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                           ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[1]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[3]                                                                                          ; 1       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_addr[11]                                                                                        ; 7       ;
; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 303     ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                          ; 2       ;
; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[12]                                                                               ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[9]                                                                                ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[8]                                                                                ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[7]                                                                                ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[3]                                                                                ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]                          ; 11      ;
; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                     ; 2       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                              ; 1       ;
; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                ; 3       ;
; Total number of inverted registers = 24                                                                                                     ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |bitTest|Instruction_Fetch_Stage:IF_stage|reg:PC|b[3]                                                                          ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]                                                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]                                                                   ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6] ;
; 12:1               ; 52 bits   ; 416 LEs       ; 0 LEs                ; 416 LEs                ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_rnw                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |bitTest|ArbiterStateMachineNew:arb|byteEnable[2]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |bitTest|Cache:DCache|Cache_State_Machine:CacheSM|cacheStateOut[1]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |bitTest|Cache:ICache|Cache_State_Machine:CacheSM|cacheStateOut[1]                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |bitTest|FourOneMux:gledmux|z[5]                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |bitTest|FourOneMux:gledmux|z[0]                                                                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z[9]                                                                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxExtra|z[11]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxInput0|z[5]                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxInput0|z[1]                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxInput0|z[13]                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |bitTest|MemStage:MemStage|Mux_2_to_1:mux|out_line[7]                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |bitTest|ArbiterStateMachineNew:arb|byteEnable[6]                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |bitTest|ArbiterStateMachineNew:arb|REnable                                                                                    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |bitTest|ArbiterStateMachineNew:arb|Address[11]                                                                                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |bitTest|Mux_16_to_1:ledmux|Mux15                                                                                              ;
; 16:1               ; 14 bits   ; 140 LEs       ; 112 LEs              ; 28 LEs                 ; No         ; |bitTest|Mux_16_to_1:ledmux|Mux5                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |bitTest|DecodeStage:DecodeStage|InstructionUCode:InstructionMicroCode|Op_Type_ROM[4]                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |bitTest|ExecuteStage:ExecuteStage|conzIn[2]                                                                                   ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |bitTest|RegisterFile:RegisterFile|RD1[1]                                                                                      ;
; 19:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |bitTest|DecodeStage:DecodeStage|FourOneMux:execMuxInput1|z[6]                                                                 ;
; 19:1               ; 14 bits   ; 168 LEs       ; 112 LEs              ; 56 LEs                 ; No         ; |bitTest|ExecuteStage:ExecuteStage|ALU_Out[6]                                                                                  ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|Selector35                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |bitTest|qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|Selector28                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |bitTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0 ;
+-----------------------------+-------+------+---------------------+
; Assignment                  ; Value ; From ; To                  ;
+-----------------------------+-------+------+---------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[31]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[31]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[30]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[30]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[29]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[29]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[28]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[28]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[27]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[27]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[26]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[26]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[25]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[25]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[24]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[24]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[23]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[23]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[22]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[22]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[21]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[21]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[20]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[20]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[19]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[19]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[18]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[18]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[17]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[17]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[16]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[16]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[3]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[2]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[31]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[30]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[29]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[28]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[27]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[26]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[25]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[24]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[23]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[22]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[21]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[20]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[19]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[18]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[17]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[16]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0     ;
+-----------------------------+-------+------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|qsysOUt_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------+
; Assignment      ; Value ; From ; To                                            ;
+-----------------+-------+------+-----------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                         ;
+-----------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------+
; Assignment      ; Value ; From ; To                                            ;
+-----------------+-------+------+-----------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                         ;
+-----------------+-------+------+-----------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------+
; Assignment      ; Value ; From ; To                                                ;
+-----------------+-------+------+---------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                             ;
+-----------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemStage:MemStage|Mux_2_to_1:mux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; width          ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|Decoder:wDecoder ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; inputs         ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|Decoder:rDecoder0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; inputs         ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|Decoder:rDecoder1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; inputs         ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:1:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:2:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:3:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:4:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:5:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:6:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:7:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:8:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|reg:reggy ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|TriState:ts0 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:9:regBlock|TriState:ts1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|reg:reggy ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|TriState:ts0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:10:regBlock|TriState:ts1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|reg:reggy ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|TriState:ts0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:11:regBlock|TriState:ts1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|reg:reggy ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|TriState:ts0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:12:regBlock|TriState:ts1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|reg:reggy ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|TriState:ts0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:13:regBlock|TriState:ts1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|reg:reggy ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|TriState:ts0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:14:regBlock|TriState:ts1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|reg:reggy ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|TriState:ts0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:RegisterFile|RegisterFileRegister:\regArr:15:regBlock|TriState:ts1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_pc ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|Mux_2_to_1:mux_pre_PCval_output ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Instruction_Fetch_Stage:IF_stage|reg:PC ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|TwoOneMux:destRegMux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; size           ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|TwoOneMux:aluControlMux ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 3     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|FourOneMux:execMuxInput0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|FourOneMux:execMuxInput1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DecodeStage:DecodeStage|FourOneMux:execMuxExtra ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ExecuteStage:ExecuteStage|reg:ccReg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; size           ; 4     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|CacheComparer:TagComparer ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 11    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|FourOneMux:CacheBlockOutMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:CacheBlockInMux3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:ICache|TwoOneMux:AddrOutMux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; size           ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|CacheComparer:TagComparer ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; size           ; 11    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|FourOneMux:CacheBlockOutMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:CacheBlockInMux3 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; size           ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Cache:DCache|TwoOneMux:AddrOutMux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; size           ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_bridge_0:bridge_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; AW             ; 26    ; Signed Integer                                                  ;
; DW             ; 63    ; Signed Integer                                                  ;
; BW             ; 7     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                        ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                     ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                              ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                              ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                                                              ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                              ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK2_PHASE_SHIFT              ; 20000             ; Untyped                                                                     ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                              ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                              ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                                     ;
; M                             ; 0                 ; Untyped                                                                     ;
; N                             ; 1                 ; Untyped                                                                     ;
; M2                            ; 1                 ; Untyped                                                                     ;
; N2                            ; 1                 ; Untyped                                                                     ;
; SS                            ; 1                 ; Untyped                                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                                     ;
; M_PH                          ; 0                 ; Untyped                                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                     ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                     ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; CBXI_PARAMETER                ; altpll_6rb2       ; Untyped                                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                     ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                              ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                             ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                   ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                   ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                   ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                          ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                             ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                             ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                             ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                             ;
; UAV_BURSTCOUNT_W            ; 4     ; Signed Integer                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_translator:sdram_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                             ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                             ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_master_agent:bridge_0_avalon_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 121   ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 121   ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 119   ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 119   ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 118   ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 118   ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 131   ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 128   ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 124   ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 124   ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 120   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 127   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 125   ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 112   ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 109   ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 108   ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 105   ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 98    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 115   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 113   ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 117   ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 116   ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 104   ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 103   ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 99    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 100   ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 101   ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 102   ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 122   ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 122   ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 123   ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 123   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 134   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 4     ; Signed Integer                                                                                                          ;
; ID                        ; 0     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 15    ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0000  ; Unsigned Binary                                                                                                         ;
; PKT_BURSTWRAP_W           ; 4     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 4     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 4     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 86    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 99    ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 99    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_addr_router:addr_router|qsysOUt_addr_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                             ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_id_router:id_router|qsysOUt_id_router_default_decode:the_default_decode ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                       ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_id_router:id_router_001|qsysOUt_id_router_default_decode:the_default_decode ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL ; 0     ; Signed Integer                                                                                                           ;
; DEFAULT_DESTID  ; 0     ; Signed Integer                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                       ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                       ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                       ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                       ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                       ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                       ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                       ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                       ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                       ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                       ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                       ;
; BYTEENABLE_SYNTHESIS      ; 0     ; Signed Integer                                                       ;
; BURSTWRAP_CONST_MASK      ; 15    ; Signed Integer                                                       ;
; BURSTWRAP_CONST_VALUE     ; 15    ; Signed Integer                                                       ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                       ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                       ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                       ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                       ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                       ;
+---------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 72    ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 69    ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 35    ; Signed Integer                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 32    ; Signed Integer                                                                                                                                                                     ;
; ST_DATA_W      ; 98    ; Signed Integer                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 84    ; Signed Integer                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                           ;
; PKT_BURSTWRAP_H           ; 76    ; Signed Integer                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                           ;
; PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                           ;
; PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                           ;
; PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                           ;
; PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                           ;
; ST_DATA_W                 ; 98    ; Signed Integer                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                           ;
; BYTEENABLE_SYNTHESIS      ; 0     ; Signed Integer                                                           ;
; BURSTWRAP_CONST_MASK      ; 15    ; Signed Integer                                                           ;
; BURSTWRAP_CONST_VALUE     ; 15    ; Signed Integer                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                           ;
; OUT_BYTE_CNT_H            ; 71    ; Signed Integer                                                           ;
; OUT_BURSTWRAP_H           ; 76    ; Signed Integer                                                           ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 72    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_L ; 69    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_H   ; 35    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_L   ; 32    ; Signed Integer                                                                                                                                                                         ;
; ST_DATA_W      ; 98    ; Signed Integer                                                                                                                                                                         ;
; ST_CHANNEL_W   ; 2     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                             ;
+-------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                           ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                   ;
+-------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001 ;
+-------------------------+----------+----------------------------------------------------------------------+
; Parameter Name          ; Value    ; Type                                                                 ;
+-------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                                               ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                                       ;
+-------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                             ;
+-------------------------------+-------+------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                   ;
; IN_PKT_ADDR_H                 ; 98    ; Signed Integer                                                   ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                   ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                   ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                   ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                   ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 99    ; Signed Integer                                                   ;
; IN_PKT_BYTE_CNT_L             ; 105   ; Signed Integer                                                   ;
; IN_PKT_BYTE_CNT_H             ; 108   ; Signed Integer                                                   ;
; IN_PKT_BURSTWRAP_L            ; 109   ; Signed Integer                                                   ;
; IN_PKT_BURSTWRAP_H            ; 112   ; Signed Integer                                                   ;
; IN_PKT_BURST_SIZE_L           ; 113   ; Signed Integer                                                   ;
; IN_PKT_BURST_SIZE_H           ; 115   ; Signed Integer                                                   ;
; IN_PKT_RESPONSE_STATUS_L      ; 132   ; Signed Integer                                                   ;
; IN_PKT_RESPONSE_STATUS_H      ; 133   ; Signed Integer                                                   ;
; IN_PKT_TRANS_EXCLUSIVE        ; 104   ; Signed Integer                                                   ;
; IN_PKT_BURST_TYPE_L           ; 116   ; Signed Integer                                                   ;
; IN_PKT_BURST_TYPE_H           ; 117   ; Signed Integer                                                   ;
; IN_ST_DATA_W                  ; 134   ; Signed Integer                                                   ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                   ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                   ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                   ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                   ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                   ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                   ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                   ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                   ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                   ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                   ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                   ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                   ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                   ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                   ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                   ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                   ;
; OUT_ST_DATA_W                 ; 98    ; Signed Integer                                                   ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                   ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                   ;
; PACKING                       ; 1     ; Signed Integer                                                   ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                   ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                   ;
+-------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                       ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                       ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                       ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                       ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                       ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                       ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                       ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                       ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                       ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                       ;
; IN_ST_DATA_W                  ; 98    ; Signed Integer                                                       ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                       ;
; OUT_PKT_ADDR_H                ; 98    ; Signed Integer                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                       ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                       ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                       ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 99    ; Signed Integer                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 105   ; Signed Integer                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 108   ; Signed Integer                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 113   ; Signed Integer                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 115   ; Signed Integer                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 132   ; Signed Integer                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 133   ; Signed Integer                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 104   ; Signed Integer                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 116   ; Signed Integer                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 117   ; Signed Integer                                                       ;
; OUT_ST_DATA_W                 ; 134   ; Signed Integer                                                       ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                    ;
; BURSTWRAP_W    ; 4     ; Signed Integer                                                                                                                    ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                       ;
; IN_PKT_ADDR_H                 ; 98    ; Signed Integer                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                       ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                       ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                       ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 99    ; Signed Integer                                                       ;
; IN_PKT_BYTE_CNT_L             ; 105   ; Signed Integer                                                       ;
; IN_PKT_BYTE_CNT_H             ; 108   ; Signed Integer                                                       ;
; IN_PKT_BURSTWRAP_L            ; 109   ; Signed Integer                                                       ;
; IN_PKT_BURSTWRAP_H            ; 112   ; Signed Integer                                                       ;
; IN_PKT_BURST_SIZE_L           ; 113   ; Signed Integer                                                       ;
; IN_PKT_BURST_SIZE_H           ; 115   ; Signed Integer                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 132   ; Signed Integer                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 133   ; Signed Integer                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 104   ; Signed Integer                                                       ;
; IN_PKT_BURST_TYPE_L           ; 116   ; Signed Integer                                                       ;
; IN_PKT_BURST_TYPE_H           ; 117   ; Signed Integer                                                       ;
; IN_ST_DATA_W                  ; 134   ; Signed Integer                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                       ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 77    ; Signed Integer                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 79    ; Signed Integer                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 80    ; Signed Integer                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 81    ; Signed Integer                                                       ;
; OUT_ST_DATA_W                 ; 98    ; Signed Integer                                                       ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003 ;
+-------------------------------+-------+----------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                       ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                       ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                       ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                       ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                       ;
; IN_PKT_BURSTWRAP_H            ; 76    ; Signed Integer                                                       ;
; IN_PKT_BURST_SIZE_L           ; 77    ; Signed Integer                                                       ;
; IN_PKT_BURST_SIZE_H           ; 79    ; Signed Integer                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 96    ; Signed Integer                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 97    ; Signed Integer                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                       ;
; IN_PKT_BURST_TYPE_L           ; 80    ; Signed Integer                                                       ;
; IN_PKT_BURST_TYPE_H           ; 81    ; Signed Integer                                                       ;
; IN_ST_DATA_W                  ; 98    ; Signed Integer                                                       ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                       ;
; OUT_PKT_ADDR_H                ; 98    ; Signed Integer                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                       ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                       ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                       ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 99    ; Signed Integer                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 105   ; Signed Integer                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 108   ; Signed Integer                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 113   ; Signed Integer                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 115   ; Signed Integer                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 132   ; Signed Integer                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 133   ; Signed Integer                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 104   ; Signed Integer                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 116   ; Signed Integer                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 117   ; Signed Integer                                                       ;
; OUT_ST_DATA_W                 ; 134   ; Signed Integer                                                       ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                    ;
; BURSTWRAP_W    ; 4     ; Signed Integer                                                                                                                    ;
; BYTE_CNT_W     ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VarRegister:dataLatch ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; size           ; 64    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux_16_to_1:ledmux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FourOneMux:gledmux ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; size           ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; FAST                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                              ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                        ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                            ;
; Entity Instance            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
; Entity Instance            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                 ;
;     -- lpm_width           ; 8                                                                                                                            ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                           ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                          ;
;     -- USE_EAB             ; ON                                                                                                                           ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "FourOneMux:gledmux" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; a0[7..6] ; Input ; Info     ; Stuck at GND     ;
; a2[7]    ; Input ; Info     ; Stuck at GND     ;
; a3[7..3] ; Input ; Info     ; Stuck at GND     ;
+----------+-------+----------+------------------+


+------------------------------------------------+
; Port Connectivity Checks: "Mux_16_to_1:ledmux" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; l    ; Input ; Info     ; Stuck at GND         ;
; m    ; Input ; Info     ; Stuck at GND         ;
; n    ; Input ; Info     ; Stuck at GND         ;
; o    ; Input ; Info     ; Stuck at GND         ;
; p    ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "FlipFlopNew:ackLatch" ;
+------+-------+----------+------------------------+
; Port ; Type  ; Severity ; Details                ;
+------+-------+----------+------------------------+
; d    ; Input ; Info     ; Stuck at VCC           ;
+------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003" ;
+----------------------+-------+----------+---------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                           ;
+----------------------+-------+----------+---------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                      ;
+----------------------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+---------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                           ;
+----------------------+-------+----------+---------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                      ;
+----------------------+-------+----------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+---------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                           ;
+----------------------+-------+----------+---------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                      ;
+----------------------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                       ;
+----------------------+-------+----------+-----------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                  ;
+----------------------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_reset_controller:rst_controller_001" ;
+------------+-------+----------+----------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                  ;
+------------+-------+----------+----------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                             ;
+------------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                              ;
+------------+-------+----------+------------------------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in2  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in3  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in4  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in5  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in6  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in7  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in8  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in9  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in10 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in11 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in12 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in13 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in14 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in15 ; Input ; Info     ; Stuck at GND                                         ;
+------------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_id_router:id_router|qsysOUt_id_router_default_decode:the_default_decode"    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid      ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_slave_translator:sdram_0_s1_translator" ;
+-----------------------+--------+----------+--------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                ;
+-----------------------+--------+----------+--------------------------------------------------------+
; av_begintransfer      ; Output ; Info     ; Explicitly unconnected                                 ;
; av_beginbursttransfer ; Output ; Info     ; Explicitly unconnected                                 ;
; av_burstcount         ; Output ; Info     ; Explicitly unconnected                                 ;
; av_writebyteenable    ; Output ; Info     ; Explicitly unconnected                                 ;
; av_lock               ; Output ; Info     ; Explicitly unconnected                                 ;
; av_clken              ; Output ; Info     ; Explicitly unconnected                                 ;
; uav_clken             ; Input  ; Info     ; Stuck at GND                                           ;
; av_debugaccess        ; Output ; Info     ; Explicitly unconnected                                 ;
; av_outputenable       ; Output ; Info     ; Explicitly unconnected                                 ;
+-----------------------+--------+----------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator" ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------+
; av_burstcount         ; Input  ; Info     ; Stuck at VCC                                                        ;
; av_beginbursttransfer ; Input  ; Info     ; Stuck at GND                                                        ;
; av_begintransfer      ; Input  ; Info     ; Stuck at GND                                                        ;
; av_chipselect         ; Input  ; Info     ; Stuck at GND                                                        ;
; av_readdatavalid      ; Output ; Info     ; Explicitly unconnected                                              ;
; av_lock               ; Input  ; Info     ; Stuck at GND                                                        ;
; av_debugaccess        ; Input  ; Info     ; Stuck at GND                                                        ;
; uav_clken             ; Output ; Info     ; Explicitly unconnected                                              ;
; av_clken              ; Input  ; Info     ; Stuck at VCC                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic"                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0"                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_irq        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0" ;
+-------------+--------+----------+---------------------------------------------+
; Port        ; Type   ; Severity ; Details                                     ;
+-------------+--------+----------+---------------------------------------------+
; sys_reset_n ; Output ; Info     ; Explicitly unconnected                      ;
+-------------+--------+----------+---------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "qsysOUt:bridgeLOL"   ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cache:ICache|Cache_State_Machine:CacheSM"                                                           ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; pre_address_mux_ctrl ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Cache:ICache|TwoOneMux:AddrOutMux" ;
+----------+-------+----------+---------------------------------+
; Port     ; Type  ; Severity ; Details                         ;
+----------+-------+----------+---------------------------------+
; a0[1..0] ; Input ; Info     ; Stuck at GND                    ;
+----------+-------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "Cache:ICache|TagLUT:TagBlock" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; din[11] ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Cache:ICache"                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datain       ; Input  ; Info     ; Stuck at GND                                                                        ;
; read         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write        ; Input  ; Info     ; Stuck at GND                                                                        ;
; writedataout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; writeout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "ExecuteStage:ExecuteStage|reg:ccReg" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:DecodeStage|FourOneMux:execMuxExtra" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; a3   ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:DecodeStage|FourOneMux:execMuxInput1" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; a3   ; Input ; Info     ; Stuck at GND                                       ;
+------+-------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:DecodeStage|FourOneMux:execMuxInput0" ;
+-----------+-------+----------+-----------------------------------------------+
; Port      ; Type  ; Severity ; Details                                       ;
+-----------+-------+----------+-----------------------------------------------+
; a1[15..5] ; Input ; Info     ; Stuck at GND                                  ;
; a3        ; Input ; Info     ; Stuck at GND                                  ;
+-----------+-------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:DecodeStage|TwoOneMux:aluControlMux" ;
+------+-------+----------+---------------------------------------------------+
; Port ; Type  ; Severity ; Details                                           ;
+------+-------+----------+---------------------------------------------------+
; a1   ; Input ; Info     ; Stuck at GND                                      ;
+------+-------+----------+---------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "DecodeStage:DecodeStage|TwoOneMux:destRegMux" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; a1   ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage|reg:PC" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; e    ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst" ;
+---------------+-------+----------+---------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                           ;
+---------------+-------+----------+---------------------------------------------------+
; line_1        ; Input ; Info     ; Stuck at GND                                      ;
; line_2[15..1] ; Input ; Info     ; Stuck at GND                                      ;
; line_2[0]     ; Input ; Info     ; Stuck at VCC                                      ;
+---------------+-------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr" ;
+---------------+-------+----------+----------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                            ;
+---------------+-------+----------+----------------------------------------------------+
; line_0        ; Input ; Info     ; Stuck at GND                                       ;
; line_1[15..1] ; Input ; Info     ; Stuck at GND                                       ;
; line_1[0]     ; Input ; Info     ; Stuck at VCC                                       ;
+---------------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instruction_Fetch_Stage:IF_stage"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; readaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; interrupt   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|Decoder:rDecoder1" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile|Decoder:rDecoder0" ;
+--------+-------+----------+---------------------------------------------+
; Port   ; Type  ; Severity ; Details                                     ;
+--------+-------+----------+---------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                ;
+--------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:RegisterFile"                                                                                  ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; debug_register_dump[255..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:15     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sat Apr 27 02:29:08 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bitTest -c bitTest
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file mux_16_to_1.vhd
    Info (12022): Found design unit 1: Mux_16_to_1-behavior
    Info (12023): Found entity 1: Mux_16_to_1
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/taglut_structure.vhd
    Info (12022): Found design unit 1: TagLUT-Structure
    Info (12023): Found entity 1: TagLUT
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/mw_ramsp_6bd1b000.vhd
    Info (12022): Found design unit 1: mw_ramsp_6bd1b000-MW
    Info (12023): Found entity 1: mw_ramsp_6bd1b000
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/cachememory_structure.vhd
    Info (12022): Found design unit 1: CacheMemory-Structure
    Info (12023): Found entity 1: CacheMemory
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/cachecomparer_behavior.vhd
    Info (12022): Found design unit 1: CacheComparer-Behavior
    Info (12023): Found entity 1: CacheComparer
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/cache_structure.vhd
    Info (12022): Found design unit 1: Cache-Structure
    Info (12023): Found entity 1: Cache
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/cache_state_machine_behavioral.vhd
    Info (12022): Found design unit 1: Cache_State_Machine-Behavioral
    Info (12023): Found entity 1: Cache_State_Machine
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/execute/executestage_behavior.vhd
    Info (12022): Found design unit 1: ExecuteStage-behavior
    Info (12023): Found entity 1: ExecuteStage
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/decode/twoonemux_behavior.vhd
    Info (12022): Found design unit 1: TwoOneMux-Behavior
    Info (12023): Found entity 1: TwoOneMux
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/decode/instructionucode_behavior.vhd
    Info (12022): Found design unit 1: InstructionUCode-Behavior
    Info (12023): Found entity 1: InstructionUCode
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/decode/decodestage_structure.vhd
    Info (12022): Found design unit 1: DecodeStage-Structure
    Info (12023): Found entity 1: DecodeStage
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/instructionfetch/instruction_fetch_stage_structural.vhd
    Info (12022): Found design unit 1: Instruction_Fetch_Stage-Structural
    Info (12023): Found entity 1: Instruction_Fetch_Stage
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/instructionfetch/if_state_machine_behavioral.vhd
    Info (12022): Found design unit 1: IF_State_Machine-Behavior
    Info (12023): Found entity 1: IF_State_Machine
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/tristate_behavior.vhd
    Info (12022): Found design unit 1: TriState-Behavior
    Info (12023): Found entity 1: TriState
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/registerfileregister_behavior.vhd
    Info (12022): Found design unit 1: RegisterFileRegister-Behavior
    Info (12023): Found entity 1: RegisterFileRegister
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/registerfile_structure.vhd
    Info (12022): Found design unit 1: RegisterFile-Structure
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/decoder_behavior.vhd
    Info (12022): Found design unit 1: Decoder-Behavior
    Info (12023): Found entity 1: Decoder
Info (12021): Found 2 design units, including 1 entities, in source file processor_lib/hdl/memory/memstage_behavior.vhd
    Info (12022): Found design unit 1: MemStage-Behavior
    Info (12023): Found entity 1: MemStage
Info (12021): Found 2 design units, including 1 entities, in source file flipflopnew_behavior.vhd
    Info (12022): Found design unit 1: FlipFlopNew-Behavior
    Info (12023): Found entity 1: FlipFlopNew
Info (12021): Found 2 design units, including 1 entities, in source file arbiterstatemachinenew.vhd
    Info (12022): Found design unit 1: ArbiterStateMachineNew-Behavior
    Info (12023): Found entity 1: ArbiterStateMachineNew
Info (12021): Found 2 design units, including 1 entities, in source file reg_behavior.vhd
    Info (12022): Found design unit 1: reg-behavior
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_to_1_behavior.vhd
    Info (12022): Found design unit 1: Mux_4_to_1-Behavior
    Info (12023): Found entity 1: Mux_4_to_1
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_to_1_behavioral.vhd
    Info (12022): Found design unit 1: Mux_2_to_1-Behavior
    Info (12023): Found entity 1: Mux_2_to_1
Info (12021): Found 2 design units, including 1 entities, in source file arbiterstatemachine.vhd
    Info (12022): Found design unit 1: ArbiterStateMachine-Behavior
    Info (12023): Found entity 1: ArbiterStateMachine
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/qsysout.v
    Info (12023): Found entity 1: qsysOUt
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_rsp_xbar_mux.sv
    Info (12023): Found entity 1: qsysOUt_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_rsp_xbar_demux.sv
    Info (12023): Found entity 1: qsysOUt_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_cmd_xbar_demux.sv
    Info (12023): Found entity 1: qsysOUt_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 7 design units, including 7 entities, in source file qsysout/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/qsysout_id_router.sv
    Info (12023): Found entity 1: qsysOUt_id_router_default_decode
    Info (12023): Found entity 2: qsysOUt_id_router
Info (12021): Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/qsysout_addr_router.sv
    Info (12023): Found entity 1: qsysOUt_addr_router_default_decode
    Info (12023): Found entity 2: qsysOUt_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 7 design units, including 7 entities, in source file qsysout/synthesis/submodules/qsysout_jtag_uart_0.v
    Info (12023): Found entity 1: qsysOUt_jtag_uart_0_log_module
    Info (12023): Found entity 2: qsysOUt_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 3: qsysOUt_jtag_uart_0_scfifo_w
    Info (12023): Found entity 4: qsysOUt_jtag_uart_0_drom_module
    Info (12023): Found entity 5: qsysOUt_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 6: qsysOUt_jtag_uart_0_scfifo_r
    Info (12023): Found entity 7: qsysOUt_jtag_uart_0
Info (12021): Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/qsysout_sdram_0.v
    Info (12023): Found entity 1: qsysOUt_sdram_0_input_efifo_module
    Info (12023): Found entity 2: qsysOUt_sdram_0
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_up_clocks_0.v
    Info (12023): Found entity 1: qsysOUt_up_clocks_0
Info (12021): Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_bridge_0.v
    Info (12023): Found entity 1: qsysOUt_bridge_0
Info (12021): Found 2 design units, including 1 entities, in source file varregister_behavior.vhd
    Info (12022): Found design unit 1: VarRegister-Behavior
    Info (12023): Found entity 1: VarRegister
Info (12021): Found 2 design units, including 1 entities, in source file fouronemux_behavior.vhd
    Info (12022): Found design unit 1: FourOneMux-Behavior
    Info (12023): Found entity 1: FourOneMux
Info (12021): Found 2 design units, including 1 entities, in source file flipflop_behavior.vhd
    Info (12022): Found design unit 1: FlipFlop-Behavior
    Info (12023): Found entity 1: FlipFlop
Info (12021): Found 2 design units, including 1 entities, in source file bittest.vhd
    Info (12022): Found design unit 1: bitTest-Structure
    Info (12023): Found entity 1: bitTest
Warning (10037): Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "bitTest" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bitTest.vhd(51): object "IF_readAddress" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "ledgmuxin0[7..6]" at bitTest.vhd(74)
Warning (10873): Using initial value X (don't care) for net "ledgmuxin2[7]" at bitTest.vhd(74)
Warning (10873): Using initial value X (don't care) for net "ledgmuxin3[7..3]" at bitTest.vhd(74)
Info (12129): Elaborating entity "MemStage" using architecture "A:behavior" for hierarchy "MemStage:MemStage"
Info (12129): Elaborating entity "Mux_2_to_1" using architecture "A:behavior" for hierarchy "MemStage:MemStage|Mux_2_to_1:mux"
Info (12129): Elaborating entity "RegisterFile" using architecture "A:structure" for hierarchy "RegisterFile:RegisterFile"
Info (12129): Elaborating entity "Decoder" using architecture "A:behavior" for hierarchy "RegisterFile:RegisterFile|Decoder:wDecoder"
Info (12129): Elaborating entity "RegisterFileRegister" using architecture "A:behavior" for hierarchy "RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock"
Warning (10036): Verilog HDL or VHDL warning at RegisterFileRegister_Behavior.vhd(26): object "clockBar" assigned a value but never read
Info (12129): Elaborating entity "reg" using architecture "A:behavior" for hierarchy "RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|reg:reggy"
Warning (10492): VHDL Process Statement warning at Reg_behavior.vhd(15): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12129): Elaborating entity "TriState" using architecture "A:behavior" for hierarchy "RegisterFile:RegisterFile|RegisterFileRegister:\regArr:0:regBlock|TriState:ts0"
Info (12129): Elaborating entity "Instruction_Fetch_Stage" using architecture "A:structural" for hierarchy "Instruction_Fetch_Stage:IF_stage"
Warning (10541): VHDL Signal Declaration warning at Instruction_Fetch_Stage_Structural.vhd(16): used implicit default value for signal "readAddress" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12129): Elaborating entity "Mux_4_to_1" using architecture "A:behavior" for hierarchy "Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr"
Info (12129): Elaborating entity "IF_State_Machine" using architecture "A:behavior" for hierarchy "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"
Warning (10492): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(31): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(43): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(58): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(27): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(76): inferring latch(es) for signal or variable "MuxPrePC_ctrl", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(76): inferring latch(es) for signal or variable "MuxPreMAddr_ctrl", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(76): inferring latch(es) for signal or variable "MuxPreInst_ctrl", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(76): inferring latch(es) for signal or variable "MuxPrePCVal_ctrl", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "MuxPrePCVal_ctrl" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "MuxPreInst_ctrl[0]" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "MuxPreInst_ctrl[1]" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "MuxPreMAddr_ctrl[0]" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "MuxPreMAddr_ctrl[1]" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "MuxPrePC_ctrl[0]" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "MuxPrePC_ctrl[1]" at IF_State_Machine_Behavioral.vhd(76)
Info (10041): Inferred latch for "next_state.reset_state" at IF_State_Machine_Behavioral.vhd(27)
Info (10041): Inferred latch for "next_state.interrupt" at IF_State_Machine_Behavioral.vhd(27)
Info (10041): Inferred latch for "next_state.run" at IF_State_Machine_Behavioral.vhd(27)
Info (12129): Elaborating entity "DecodeStage" using architecture "A:structure" for hierarchy "DecodeStage:DecodeStage"
Info (12129): Elaborating entity "InstructionUCode" using architecture "A:behavior" for hierarchy "DecodeStage:DecodeStage|InstructionUCode:InstructionMicroCode"
Info (12129): Elaborating entity "TwoOneMux" using architecture "A:behavior" for hierarchy "DecodeStage:DecodeStage|TwoOneMux:destRegMux"
Info (12129): Elaborating entity "TwoOneMux" using architecture "A:behavior" for hierarchy "DecodeStage:DecodeStage|TwoOneMux:aluControlMux"
Info (12129): Elaborating entity "FourOneMux" using architecture "A:behavior" for hierarchy "DecodeStage:DecodeStage|FourOneMux:execMuxInput0"
Info (12129): Elaborating entity "ExecuteStage" using architecture "A:behavior" for hierarchy "ExecuteStage:ExecuteStage"
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(54): signal "Extra" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(87): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(107): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(143): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(163): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(209): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(216): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(226): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(227): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(228): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ExecuteStage_behavior.vhd(229): signal "conzOut" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable "ALU_Out", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable "Branch_Ctrl", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable "conzIn", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable "testCarryLeft", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable "testCarryRight", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "conzIn[0]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "conzIn[1]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "conzIn[2]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "conzIn[3]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "Branch_Ctrl" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[0]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[1]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[2]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[3]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[4]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[5]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[6]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[7]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[8]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[9]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[10]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[11]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[12]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[13]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[14]" at ExecuteStage_behavior.vhd(27)
Info (10041): Inferred latch for "ALU_Out[15]" at ExecuteStage_behavior.vhd(27)
Info (12129): Elaborating entity "reg" using architecture "A:behavior" for hierarchy "ExecuteStage:ExecuteStage|reg:ccReg"
Warning (10492): VHDL Process Statement warning at Reg_behavior.vhd(15): signal "e" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12129): Elaborating entity "Cache" using architecture "A:structure" for hierarchy "Cache:ICache"
Warning (10036): Verilog HDL or VHDL warning at Cache_Structure.vhd(39): object "addressMuxControl" assigned a value but never read
Info (12129): Elaborating entity "TagLUT" using architecture "A:structure" for hierarchy "Cache:ICache|TagLUT:TagBlock"
Info (12129): Elaborating entity "CacheComparer" using architecture "A:behavior" for hierarchy "Cache:ICache|CacheComparer:TagComparer"
Info (12129): Elaborating entity "CacheMemory" using architecture "A:structure" for hierarchy "Cache:ICache|CacheMemory:CacheBlock0"
Info (12129): Elaborating entity "mw_ramsp_6bd1b000" using architecture "A:mw" for hierarchy "Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0"
Info (12129): Elaborating entity "TwoOneMux" using architecture "A:behavior" for hierarchy "Cache:ICache|TwoOneMux:CacheBlockInMux0"
Info (12129): Elaborating entity "Cache_State_Machine" using architecture "A:behavioral" for hierarchy "Cache:ICache|Cache_State_Machine:CacheSM"
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(47): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(76): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(95): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(112): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(43): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(133): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(196): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(234): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(272): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "SRAM_control", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "Tag_LUT_control", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "stall", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "pre_address_mux_ctrl", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "read_to_arbiter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "write_to_arbiter", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable "cacheStateOut", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "cacheStateOut[0]" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "cacheStateOut[1]" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "cacheStateOut[2]" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "cacheStateOut[3]" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "write_to_arbiter" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "read_to_arbiter" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "pre_address_mux_ctrl" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "stall" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "Tag_LUT_control" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "SRAM_control" at Cache_State_Machine_Behavioral.vhd(127)
Info (10041): Inferred latch for "next_state.reset_state" at Cache_State_Machine_Behavioral.vhd(43)
Info (10041): Inferred latch for "next_state.load_miss" at Cache_State_Machine_Behavioral.vhd(43)
Info (10041): Inferred latch for "next_state.store" at Cache_State_Machine_Behavioral.vhd(43)
Info (10041): Inferred latch for "next_state.ready" at Cache_State_Machine_Behavioral.vhd(43)
Info (12129): Elaborating entity "ArbiterStateMachineNew" using architecture "A:behavior" for hierarchy "ArbiterStateMachineNew:arb"
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(104): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(114): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(122): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(124): signal "DWData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(127): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(129): signal "DWData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(133): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(135): signal "DWData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(139): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(140): signal "DWData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(146): signal "DWData" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(152): signal "IRAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(162): signal "IRAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(173): signal "DAddress" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(92): inferring latch(es) for signal or variable "REnable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(92): inferring latch(es) for signal or variable "Address", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ArbiterStateMachineNew.vhd(92): inferring latch(es) for signal or variable "WData", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "WData[0]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[1]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[2]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[3]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[4]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[5]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[6]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[7]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[8]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[9]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[10]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[11]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[12]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[13]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[14]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[15]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[16]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[17]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[18]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[19]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[20]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[21]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[22]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[23]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[24]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[25]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[26]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[27]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[28]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[29]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[30]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[31]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[32]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[33]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[34]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[35]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[36]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[37]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[38]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[39]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[40]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[41]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[42]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[43]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[44]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[45]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[46]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[47]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[48]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[49]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[50]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[51]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[52]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[53]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[54]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[55]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[56]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[57]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[58]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[59]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[60]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[61]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[62]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "WData[63]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[3]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[4]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[5]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[6]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[7]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[8]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[9]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[10]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[11]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[12]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[13]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[14]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[15]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "Address[16]" at ArbiterStateMachineNew.vhd(92)
Info (10041): Inferred latch for "REnable" at ArbiterStateMachineNew.vhd(92)
Info (12128): Elaborating entity "qsysOUt" for hierarchy "qsysOUt:bridgeLOL"
Info (12128): Elaborating entity "qsysOUt_bridge_0" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_bridge_0:bridge_0"
Info (12128): Elaborating entity "qsysOUt_up_clocks_0" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0"
Warning (10036): Verilog HDL or VHDL warning at qsysOUt_up_clocks_0.v(97): object "VGA_CLK" assigned a value but never read
Info (12128): Elaborating entity "altpll" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"
Info (12130): Elaborated megafunction instantiation "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"
Info (12133): Instantiated megafunction "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf
    Info (12023): Found entity 1: altpll_6rb2
Info (12128): Elaborating entity "altpll_6rb2" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated"
Info (12128): Elaborating entity "qsysOUt_sdram_0" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0"
Info (12128): Elaborating entity "qsysOUt_sdram_0_input_efifo_module" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module"
Info (12128): Elaborating entity "qsysOUt_jtag_uart_0" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "qsysOUt_jtag_uart_0_scfifo_w" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "qsysOUt_jtag_uart_0_scfifo_r" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_slave_translator:sdram_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_master_agent:bridge_0_avalon_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "qsysOUt:bridgeLOL|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "qsysOUt_addr_router" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_addr_router:addr_router"
Info (12128): Elaborating entity "qsysOUt_addr_router_default_decode" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_addr_router:addr_router|qsysOUt_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "qsysOUt_id_router" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_id_router:id_router"
Info (12128): Elaborating entity "qsysOUt_id_router_default_decode" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_id_router:id_router|qsysOUt_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "qsysOUt:bridgeLOL|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "qsysOUt_cmd_xbar_demux" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "qsysOUt_rsp_xbar_demux" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "qsysOUt_rsp_xbar_mux" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "qsysOUt:bridgeLOL|qsysOUt_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001"
Info (12129): Elaborating entity "FlipFlopNew" using architecture "A:behavior" for hierarchy "FlipFlopNew:ackLatch"
Info (12129): Elaborating entity "VarRegister" using architecture "A:behavior" for hierarchy "VarRegister:dataLatch"
Warning (10492): VHDL Process Statement warning at VarRegister_Behavior.vhd(26): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12129): Elaborating entity "Mux_16_to_1" using architecture "A:behavior" for hierarchy "Mux_16_to_1:ledmux"
Info (12129): Elaborating entity "FourOneMux" using architecture "A:behavior" for hierarchy "FourOneMux:gledmux"
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_System" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6]"
        Warning (14320): Synthesized away node "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|av_waitrequest
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p1_push_data_to_output[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_address_field[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_address_field[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_address_field[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|out_endofpacket
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~synth
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[3]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[3]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_endofpacket
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~synth
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p1_valid
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p1_push_data_to_output[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_address_field[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[0]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_address_field[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_address_field[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|out_endofpacket
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~synth
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[3]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[3]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_endofpacket
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~synth
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p1_valid
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[32]
    Warning (19017): Found clock multiplexer ArbiterStateMachineNew:arb|byteEnable~synth
    Warning (19017): Found clock multiplexer Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst|Mux2
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (19017): Found clock multiplexer Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr|Mux15
    Warning (19017): Found clock multiplexer Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr|Mux14
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z~synth
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z~synth
    Warning (19017): Found clock multiplexer Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst|Mux1
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z[14]
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z~synth
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z~synth
    Warning (19017): Found clock multiplexer Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst|Mux0
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z[15]
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z~synth
    Warning (19017): Found clock multiplexer Cache:ICache|FourOneMux:CacheBlockOutMux|z~synth
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[33]
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[34]
    Warning (19017): Found clock multiplexer ArbiterStateMachineNew:arb|byteEnable~synth
    Warning (19017): Found clock multiplexer qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[35]
Warning (14026): LATCH primitive "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|next_state.reset_state_265" is permanently enabled
Warning (14026): LATCH primitive "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|next_state.run_282" is permanently enabled
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Instruction_Fetch_Stage:IF_stage|comb~synth" feeding internal logic into a wire
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[15]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[14]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[13]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[12]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[11]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[10]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[9]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[8]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[7]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[6]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[5]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[4]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[3]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[2]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[1]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD0[0]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[15]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[14]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[13]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[12]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[11]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[10]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[9]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[8]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[7]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[6]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[5]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[4]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[3]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[2]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[1]" into a selector
    Warning (13048): Converted tri-state node "RegisterFile:RegisterFile|RD1[0]" into a selector
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ArbiterStateMachineNew:arb|byteEnable~synth
Info (276014): Found 10 instances of uninferred RAM logic
    Info (276004): RAM logic "Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:DCache|TagLUT:TagBlock|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:ICache|TagLUT:TagBlock|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:DCache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:DCache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:DCache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "Cache:DCache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table" is uninferred due to inappropriate RAM size
Warning (14026): LATCH primitive "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|MuxPreMAddr_ctrl[1]" is permanently enabled
Warning (14026): LATCH primitive "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|MuxPreInst_ctrl[0]" is permanently enabled
Warning (14026): LATCH primitive "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|MuxPrePC_ctrl[0]" is permanently enabled
Warning (14026): LATCH primitive "Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|MuxPrePC_ctrl[1]" is permanently enabled
Warning (14026): LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|next_state.ready_284" is permanently enabled
Warning (14026): LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|next_state.reset_state_256" is permanently enabled
Warning (14026): LATCH primitive "Cache:ICache|Cache_State_Machine:CacheSM|next_state.ready_284" is permanently enabled
Warning (14026): LATCH primitive "Cache:ICache|Cache_State_Machine:CacheSM|next_state.reset_state_256" is permanently enabled
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer ArbiterStateMachineNew:arb|byteEnable[2]~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~synth
    Warning (19017): Found clock multiplexer ArbiterStateMachineNew:arb|byteEnable[0]~synth
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|next_state.load_miss_264" merged with LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|read_to_arbiter"
    Info (13026): Duplicate LATCH primitive "Cache:ICache|Cache_State_Machine:CacheSM|next_state.load_miss_264" merged with LATCH primitive "Cache:ICache|Cache_State_Machine:CacheSM|read_to_arbiter"
    Info (13026): Duplicate LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|next_state.store_272" merged with LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|write_to_arbiter"
    Info (13026): Duplicate LATCH primitive "Cache:ICache|Cache_State_Machine:CacheSM|Tag_LUT_control" merged with LATCH primitive "Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control"
    Info (13026): Duplicate LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control" merged with LATCH primitive "Cache:DCache|Cache_State_Machine:CacheSM|Tag_LUT_control"
Warning (13012): Latch Cache:DCache|Cache_State_Machine:CacheSM|read_to_arbiter has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss
Warning (13012): Latch Cache:ICache|Cache_State_Machine:CacheSM|read_to_arbiter has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss
Warning (13012): Latch Cache:DCache|Cache_State_Machine:CacheSM|write_to_arbiter has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:DCache|Cache_State_Machine:CacheSM|current_state.store
Warning (13012): Latch Cache:DCache|Cache_State_Machine:CacheSM|stall has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss
Warning (13012): Latch Cache:ICache|Cache_State_Machine:CacheSM|stall has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[14]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|ALU_Out[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[14]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch Cache:ICache|Cache_State_Machine:CacheSM|next_state.store_272 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|Cache_State_Machine:CacheSM|current_state.store
Warning (13012): Latch Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss
Warning (13012): Latch ExecuteStage:ExecuteStage|Branch_Ctrl has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
Warning (13012): Latch Cache:DCache|Cache_State_Machine:CacheSM|Tag_LUT_control has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss
Warning (13012): Latch ExecuteStage:ExecuteStage|conzIn[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]
Warning (13012): Latch ExecuteStage:ExecuteStage|conzIn[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|conzIn[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Warning (13012): Latch ExecuteStage:ExecuteStage|conzIn[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|current_state.run
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 262 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 5 MSB VCC or GND address nodes from RAM block "qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 17 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
Info (21057): Implemented 4990 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 53 output pins
    Info (21060): Implemented 68 bidirectional pins
    Info (21061): Implemented 4831 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 378 warnings
    Info: Peak virtual memory: 432 megabytes
    Info: Processing ended: Sat Apr 27 02:29:42 2013
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:24


