Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Oct 28 10:10:56 2024
| Host         : XoiXoi running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FC_CIF_0_1_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                                   Instance                                   |                                            Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                                                 |                                                                                        (top) |       3876 |       3360 |     512 |    4 | 1930 |     32 |      0 |         42 |
|   bd_0_i                                                                     |                                                                                         bd_0 |       3876 |       3360 |     512 |    4 | 1930 |     32 |      0 |         42 |
|     hls_inst                                                                 |                                                                              bd_0_hls_inst_0 |       3876 |       3360 |     512 |    4 | 1930 |     32 |      0 |         42 |
|       inst                                                                   |                                                                   bd_0_hls_inst_0_FC_CIF_0_1 |       3876 |       3360 |     512 |    4 | 1930 |     32 |      0 |         42 |
|         (inst)                                                               |                                                                   bd_0_hls_inst_0_FC_CIF_0_1 |        175 |        175 |       0 |    0 |  866 |      0 |      0 |          0 |
|         FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_U           |    bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_U             |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_0 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_U                   |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_1 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_2 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_3 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_4 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_5 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_6 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_7 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_8 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_U                 |  bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_9 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_U                 | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_10 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U                  |      bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U                  |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U                     |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         grp_FC_CIF_0_1_Pipeline_L2_L3_fu_307                                 |                                         bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3 |        475 |        471 |       0 |    4 |  499 |      0 |      0 |         32 |
|           (grp_FC_CIF_0_1_Pipeline_L2_L3_fu_307)                             |                                         bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_L2_L3 |        465 |        461 |       0 |    4 |  497 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                         bd_0_hls_inst_0_FC_CIF_0_1_flow_control_loop_pipe_sequential_init_68 |          6 |          6 |       0 |    0 |    2 |      0 |      0 |          0 |
|           mac_muladd_16s_16s_32s_32_4_1_U51                                  |                                     bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_98 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U52                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_69 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_97 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U53                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_70 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_96 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U54                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_71 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_95 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U55                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_72 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_94 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U56                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_73 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_93 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U57                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_74 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_92 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U58                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_75 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_91 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U59                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_76 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_90 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U60                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_77 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_89 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U61                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_78 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_88 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U62                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_79 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_87 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U63                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_80 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_86 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U64                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_81 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_85 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U65                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_82 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                          bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_84 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|           mac_muladd_16s_16s_32s_32_4_1_U66                                  |                                  bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_83 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|             FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U               |                             bd_0_hls_inst_0_FC_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          2 |
|         grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444     |             bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        225 |        225 |       0 |    0 |  121 |      0 |      0 |          0 |
|           (grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_444) |             bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 |        214 |        214 |       0 |    0 |  119 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                         bd_0_hls_inst_0_FC_CIF_0_1_flow_control_loop_pipe_sequential_init_67 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_236                      |                              bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6 |        135 |        135 |       0 |    0 |   13 |      0 |      0 |          0 |
|           (grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_236)                  |                              bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6 |          4 |          4 |       0 |    0 |   11 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                         bd_0_hls_inst_0_FC_CIF_0_1_flow_control_loop_pipe_sequential_init_66 |        131 |        131 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_520                      |                              bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7 |        108 |        108 |       0 |    0 |   99 |      0 |      0 |          0 |
|           (grp_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_520)                  |                              bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7 |          0 |          0 |       0 |    0 |   97 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                           |                            bd_0_hls_inst_0_FC_CIF_0_1_flow_control_loop_pipe_sequential_init |        108 |        108 |       0 |    0 |    2 |      0 |      0 |          0 |
|         mul_32ns_32ns_64_2_1_U178                                            |                                              bd_0_hls_inst_0_FC_CIF_0_1_mul_32ns_32ns_64_2_1 |         48 |         48 |       0 |    0 |   34 |      0 |      0 |          4 |
|         mul_32s_32s_32_1_1_U181                                              |                                                bd_0_hls_inst_0_FC_CIF_0_1_mul_32s_32s_32_1_1 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U182                                              |                                             bd_0_hls_inst_0_FC_CIF_0_1_mul_32s_32s_32_1_1_20 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_1_1_U183                                              |                                             bd_0_hls_inst_0_FC_CIF_0_1_mul_32s_32s_32_1_1_21 |        629 |        629 |       0 |    0 |    0 |      0 |      0 |          0 |
|         mul_32s_32s_32_2_1_U179                                              |                                                bd_0_hls_inst_0_FC_CIF_0_1_mul_32s_32s_32_2_1 |         79 |         79 |       0 |    0 |   17 |      0 |      0 |          3 |
|         mul_32s_32s_32_2_1_U180                                              |                                             bd_0_hls_inst_0_FC_CIF_0_1_mul_32s_32s_32_2_1_22 |         15 |         15 |       0 |    0 |   17 |      0 |      0 |          3 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_23 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_24 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_25 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_26 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_27 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_28 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_29 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_30 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_31 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_32 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_33 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_34 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_35 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_36 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_37 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_38 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_39 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_40 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_41 |         16 |          0 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0_U            | bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_RAM_AUTO_1R1W_42 |         26 |         10 |      16 |    0 |    0 |      0 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_43 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_44 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_45 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_46 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_47 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_48 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_49 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_50 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_51 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_52 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_53 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_54 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_55 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_56 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_57 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_58 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_59 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_60 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_61 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_62 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_63 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31_U              |   bd_0_hls_inst_0_FC_CIF_0_1_FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_AUTO_1R1W_64 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |          0 |
|         regslice_both_in_stream_a_U                                          |                                                     bd_0_hls_inst_0_FC_CIF_0_1_regslice_both |         76 |         76 |       0 |    0 |  132 |      0 |      0 |          0 |
|         regslice_both_out_stream_U                                           |                                                  bd_0_hls_inst_0_FC_CIF_0_1_regslice_both_65 |        131 |        131 |       0 |    0 |  132 |      0 |      0 |          0 |
+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


