# é€»è¾‘ç»¼åˆåç½‘è¡¨ä»¿çœŸ

æœ¬ç›®å½•åŒ…å«é€»è¾‘ç»¼åˆåç½‘è¡¨çš„ä»¿çœŸæµ‹è¯•å¹³å°å’Œè„šæœ¬ã€‚

## ğŸ“ ç›®å½•ç»“æ„

```
synthesis/
â”œâ”€â”€ README.md                    # æœ¬æ–‡ä»¶
â”œâ”€â”€ Makefile                     # Make æ„å»ºæ–‡ä»¶
â”œâ”€â”€ run_post_syn_sim.py         # Python è‡ªåŠ¨åŒ–è„šæœ¬
â”œâ”€â”€ netlist/                     # ç»¼åˆåçš„ç½‘è¡¨æ–‡ä»¶
â”‚   â””â”€â”€ SimpleEdgeAiSoC_syn.v   # ç»¼åˆç½‘è¡¨ï¼ˆéœ€è¦ç”Ÿæˆï¼‰
â”œâ”€â”€ testbench/                   # æµ‹è¯•å¹³å°
â”‚   â”œâ”€â”€ post_syn_tb.sv          # åŸºæœ¬æµ‹è¯•å¹³å°
â”‚   â”œâ”€â”€ advanced_post_syn_tb.sv # é«˜çº§æµ‹è¯•å¹³å°
â”‚   â”œâ”€â”€ test_utils.sv           # æµ‹è¯•å·¥å…·
â”‚   â””â”€â”€ filelist.f              # æ–‡ä»¶åˆ—è¡¨
â”œâ”€â”€ sim/                         # ä»¿çœŸè¾“å‡ºç›®å½•
â”‚   â”œâ”€â”€ compile.log             # ç¼–è¯‘æ—¥å¿—
â”‚   â”œâ”€â”€ sim.log                 # ä»¿çœŸæ—¥å¿—
â”‚   â””â”€â”€ *_report.txt            # æµ‹è¯•æŠ¥å‘Š
â””â”€â”€ waves/                       # æ³¢å½¢æ–‡ä»¶ç›®å½•
    â””â”€â”€ *.vcd                    # VCD æ³¢å½¢æ–‡ä»¶
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

### å‰ææ¡ä»¶

1. **ç»¼åˆç½‘è¡¨**: éœ€è¦å…ˆè¿è¡Œé€»è¾‘ç»¼åˆç”Ÿæˆç½‘è¡¨æ–‡ä»¶
2. **ä»¿çœŸå·¥å…·**: VCSã€Verilator æˆ–å…¶ä»– Verilog ä»¿çœŸå™¨
3. **æ³¢å½¢æŸ¥çœ‹å™¨**: Verdiã€GTKWave ç­‰

### æ–¹æ³• 1: ä½¿ç”¨ Python è„šæœ¬ï¼ˆæ¨èï¼‰

```bash
# è¿è¡Œå®Œæ•´ä»¿çœŸæµç¨‹
python run_post_syn_sim.py

# ä½¿ç”¨ Verilator
python run_post_syn_sim.py --simulator verilator

# ä½¿ç”¨åŸºæœ¬æµ‹è¯•å¹³å°
python run_post_syn_sim.py --testbench basic

# æŸ¥çœ‹æ³¢å½¢
python run_post_syn_sim.py --wave

# ç”ŸæˆæŠ¥å‘Š
python run_post_syn_sim.py --report

# æŸ¥çœ‹å¸®åŠ©
python run_post_syn_sim.py --help
```

### æ–¹æ³• 2: ä½¿ç”¨ Makefile

```bash
# æŸ¥çœ‹å¸®åŠ©
make help

# ç¼–è¯‘é«˜çº§æµ‹è¯•å¹³å°
make compile_advanced

# è¿è¡Œä»¿çœŸ
make sim_advanced

# æŸ¥çœ‹æ³¢å½¢
make wave

# ç”ŸæˆæŠ¥å‘Š
make report

# å®Œæ•´æµç¨‹
make full

# æ¸…ç†
make clean
```

### æ–¹æ³• 3: æ‰‹åŠ¨è¿è¡Œ

```bash
# ä½¿ç”¨ VCS
vcs -full64 -sverilog \
    -timescale=1ns/1ps \
    -debug_all \
    -f testbench/filelist.f \
    netlist/SimpleEdgeAiSoC_syn.v \
    testbench/advanced_post_syn_tb.sv \
    -o sim/simv

# è¿è¡Œä»¿çœŸ
./sim/simv -l sim/sim.log

# æŸ¥çœ‹æ³¢å½¢
verdi -ssf waves/advanced_post_syn.vcd
```

## ğŸ“‹ æµ‹è¯•å¹³å°è¯´æ˜

### åŸºæœ¬æµ‹è¯•å¹³å° (post_syn_tb.sv)

**ç‰¹ç‚¹:**
- ç®€å•çš„åŠŸèƒ½éªŒè¯
- å¿«é€Ÿè¿è¡Œ
- åŸºæœ¬çš„ä¿¡å·ç›‘æ§

**æµ‹è¯•å†…å®¹:**
1. ç³»ç»Ÿå¯åŠ¨æµ‹è¯•
2. GPIO åŠŸèƒ½æµ‹è¯•
3. ä¸­æ–­ä¿¡å·æµ‹è¯•
4. é•¿æ—¶é—´è¿è¡Œç¨³å®šæ€§æµ‹è¯•

### é«˜çº§æµ‹è¯•å¹³å° (advanced_post_syn_tb.sv)

**ç‰¹ç‚¹:**
- è¯¦ç»†çš„åŠŸèƒ½æµ‹è¯•
- æ€§èƒ½åˆ†æ
- å®Œæ•´çš„æµ‹è¯•æŠ¥å‘Š

**æµ‹è¯•å†…å®¹:**
1. å¤ä½åŠŸèƒ½æµ‹è¯•
2. åŸºæœ¬æ“ä½œæµ‹è¯•
3. GPIO æ¨¡å¼æµ‹è¯•
4. ä¸­æ–­å“åº”æµ‹è¯•
5. UART æ¥å£æµ‹è¯•
6. å‹åŠ›æµ‹è¯•
7. æ€§èƒ½åˆ†æ

## ğŸ“Š æµ‹è¯•æŠ¥å‘Š

ä»¿çœŸå®Œæˆåä¼šç”Ÿæˆè¯¦ç»†çš„æµ‹è¯•æŠ¥å‘Šï¼š

```
synthesis/sim/detailed_report.txt
```

æŠ¥å‘Šå†…å®¹åŒ…æ‹¬ï¼š
- è®¾è®¡ä¿¡æ¯
- æµ‹è¯•ç»“æœ
- ç»Ÿè®¡ä¿¡æ¯
- æ€§èƒ½åˆ†æ
- ç»“è®º

## ğŸ” è°ƒè¯•æ–¹æ³•

### æŸ¥çœ‹ä»¿çœŸæ—¥å¿—

```bash
# ç¼–è¯‘æ—¥å¿—
cat sim/compile_advanced.log

# ä»¿çœŸæ—¥å¿—
cat sim/sim_advanced.log

# æµ‹è¯•æŠ¥å‘Š
cat sim/detailed_report.txt
```

### æŸ¥çœ‹æ³¢å½¢

```bash
# ä½¿ç”¨ Verdi
make wave

# ä½¿ç”¨ GTKWave
make wave_gtk

# æˆ–ç›´æ¥ä½¿ç”¨å·¥å…·
verdi -ssf waves/advanced_post_syn.vcd
gtkwave waves/advanced_post_syn.vcd
```

### å…³é”®ä¿¡å·

åœ¨æ³¢å½¢ä¸­é‡ç‚¹å…³æ³¨ï¼š
- `clock` - æ—¶é’Ÿä¿¡å·
- `reset` - å¤ä½ä¿¡å·
- `trap` - å¼‚å¸¸ä¿¡å·
- `compact_irq` - CompactAccel ä¸­æ–­
- `bitnet_irq` - BitNetAccel ä¸­æ–­
- `gpio_out` - GPIO è¾“å‡º
- `uart_tx` - UART å‘é€

## ğŸ› ï¸ å·¥å…·æ”¯æŒ

### VCS (Synopsys)

```bash
# ç¼–è¯‘
vcs -full64 -sverilog -debug_all ...

# ä»¿çœŸ
./simv -l sim.log

# æ³¢å½¢
verdi -ssf waves/*.fsdb
```

### Verilator (å¼€æº)

```bash
# ç¼–è¯‘å’Œä»¿çœŸ
verilator --cc --exe --build --trace ...

# è¿è¡Œ
./obj_dir/Vsim

# æ³¢å½¢
gtkwave waves/*.vcd
```

### ModelSim/QuestaSim (Mentor)

```bash
# ç¼–è¯‘
vlog -sv testbench/*.sv netlist/*.v

# ä»¿çœŸ
vsim -c -do "run -all" top

# æ³¢å½¢
vsim -view waves/*.wlf
```

## ğŸ“ˆ æ€§èƒ½æŒ‡æ ‡

ä»¿çœŸä¼šç»Ÿè®¡ä»¥ä¸‹æ€§èƒ½æŒ‡æ ‡ï¼š

- **ä»¿çœŸæ—¶é—´**: æ€»ä»¿çœŸæ—¶é—´ï¼ˆnsï¼‰
- **æ—¶é’Ÿå‘¨æœŸ**: æ€»æ—¶é’Ÿå‘¨æœŸæ•°
- **ä¸­æ–­æ¬¡æ•°**: CompactAccel å’Œ BitNetAccel ä¸­æ–­æ¬¡æ•°
- **Trap æ¬¡æ•°**: å¼‚å¸¸å‘ç”Ÿæ¬¡æ•°
- **IPC**: æŒ‡ä»¤æ¯å‘¨æœŸï¼ˆå¦‚æœå¯æµ‹é‡ï¼‰

## âš ï¸ æ³¨æ„äº‹é¡¹

### 1. ç½‘è¡¨æ–‡ä»¶

ç¡®ä¿ç½‘è¡¨æ–‡ä»¶å­˜åœ¨ä¸”æ­£ç¡®ï¼š
```bash
ls -l netlist/SimpleEdgeAiSoC_syn.v
```

### 2. æ ‡å‡†å•å…ƒåº“

å¦‚æœä½¿ç”¨ç‰¹å®šå·¥è‰ºåº“ï¼Œéœ€è¦åœ¨ `filelist.f` ä¸­æ·»åŠ ï¼š
```
+libext+.v
/path/to/stdcell/library.v
```

### 3. æ—¶åº

ç»¼åˆåç½‘è¡¨åŒ…å«æ—¶åºä¿¡æ¯ï¼Œä»¿çœŸæ—¶é—´ä¼šæ¯” RTL ä»¿çœŸé•¿ã€‚

### 4. åŠŸè€—

å¯ä»¥ä½¿ç”¨ VCS çš„åŠŸè€—åˆ†æåŠŸèƒ½ï¼š
```bash
vcs -full64 -sverilog -debug_all -power ...
```

## ğŸ”§ è‡ªå®šä¹‰æµ‹è¯•

### æ·»åŠ æ–°çš„æµ‹è¯•ç”¨ä¾‹

1. åœ¨æµ‹è¯•å¹³å°ä¸­æ·»åŠ æ–°çš„ taskï¼š

```systemverilog
task test_custom();
  $display("è‡ªå®šä¹‰æµ‹è¯•...");
  // æµ‹è¯•ä»£ç 
  $display("âœ“ è‡ªå®šä¹‰æµ‹è¯•å®Œæˆ");
endtask
```

2. åœ¨ä¸»æµ‹è¯•åºåˆ—ä¸­è°ƒç”¨ï¼š

```systemverilog
initial begin
  test_reset();
  test_custom();  // æ·»åŠ è¿™é‡Œ
  test_basic_operation();
  // ...
end
```

### ä¿®æ”¹æµ‹è¯•å‚æ•°

åœ¨æµ‹è¯•å¹³å°é¡¶éƒ¨ä¿®æ”¹å‚æ•°ï¼š

```systemverilog
parameter CLK_PERIOD = 10;  // æ—¶é’Ÿå‘¨æœŸ (ns)
parameter TEST_CYCLES = 1000;  // æµ‹è¯•å‘¨æœŸæ•°
```

## ğŸ“š å‚è€ƒèµ„æ–™

### ç»¼åˆç›¸å…³
- [Synopsys Design Compiler User Guide](https://www.synopsys.com/)
- [Cadence Genus User Guide](https://www.cadence.com/)

### ä»¿çœŸç›¸å…³
- [VCS User Guide](https://www.synopsys.com/verification/simulation/vcs.html)
- [Verilator Manual](https://verilator.org/guide/latest/)
- [ModelSim User Manual](https://www.intel.com/content/www/us/en/software/programmable/quartus-prime/model-sim.html)

### æ³¢å½¢æŸ¥çœ‹
- [Verdi User Guide](https://www.synopsys.com/verification/debug/verdi.html)
- [GTKWave Documentation](http://gtkwave.sourceforge.net/)

## ğŸ¤ è´¡çŒ®

å¦‚æœå‘ç°é—®é¢˜æˆ–æœ‰æ”¹è¿›å»ºè®®ï¼Œè¯·ï¼š
1. æ£€æŸ¥ç°æœ‰çš„æµ‹è¯•ç”¨ä¾‹
2. æ·»åŠ æ–°çš„æµ‹è¯•åœºæ™¯
3. æ›´æ–°æ–‡æ¡£

## ğŸ“ è·å–å¸®åŠ©

```bash
# æŸ¥çœ‹ Makefile å¸®åŠ©
make help

# æŸ¥çœ‹ Python è„šæœ¬å¸®åŠ©
python run_post_syn_sim.py --help

# æŸ¥çœ‹å·¥å…·ä¿¡æ¯
make info
```

---

**å¿«é€Ÿå‘½ä»¤å‚è€ƒ:**

```bash
# å®Œæ•´æµç¨‹
make full

# æˆ–
python run_post_syn_sim.py

# æŸ¥çœ‹ç»“æœ
make report
make wave
```
