LIBRARY ieee;                                               
USE ieee.std_logic_1164.all; 

ENTITY pract2_vhd_tst IS
END pract2_vhd_tst;
ARCHITECTURE pract2_arch OF pract2_vhd_tst IS
    signal clk : std_logic :='0';
    signal reset : std_logic;
    signal transmi   : std_logic;
    signal e_p    : std_logic_vector(7 downto 0);
    signal s_s      : std_logic;
    constant clk_per :time:= 10 ns;

    component pract2 is
        port(
            clk : in std_logic;
            e_p : in std_logic_vector(7 downto 0);
            reset : in std_logic;
            s_s : out std_logic;
            transmi : in std_logic
            ); 
    end component;

begin

    i1 : pract2
    port map(
        clk => clk,
        e_p => e_p,
        reset => reset,
        s_s   => s_s,
        transmi => transmi
    );

    p_clk: process
    begin
        clk <= '0';
        wait for clk_per / 2;
        clk <= '1';
        wait for clk_per / 2;
    end process;
    
    p_rstn : process
    begin
        reset <= '0';
        wait for 100 ns;
        reset <= '1';
        wait;
    end process;

    p_stim : process
    begin
        e_p <= "01010111";
        transmi <= '1';

        wait until reset = '1';
        wait for 5 ns;
        transmi <= '0';
        wait for 26050 ns;
        for i in 0 to 4 loop
            wait for 26040 ns;
            wait for 26040 ns;
        end loop;
        
        assert false
            report "Fin de la simulaciÃ³n"
            severity failure;
    end process p_stim;
end pract2_arch;

