{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 15:45:18 2013 " "Info: Processing started: Wed Dec 04 15:45:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4_de1 -c lab4_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[8\] " "Info: Assuming node \"SW\[8\]\" is an undefined clock" {  } { { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 93 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_divider2:clkmyHzfrom50MHz\|clk_o2 " "Info: Detected ripple clock \"clock_divider2:clkmyHzfrom50MHz\|clk_o2\" as buffer" {  } { { "clock_divider2.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider2.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider2:clkmyHzfrom50MHz\|clk_o2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_divider:clk1Hzfrom50MHz\|clk_o " "Info: Detected ripple clock \"clock_divider:clk1Hzfrom50MHz\|clk_o\" as buffer" {  } { { "clock_divider.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_divider:clk1Hzfrom50MHz\|clk_o" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~0 " "Info: Detected gated clock \"comb~0\" as buffer" {  } { { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[14\] 97.86 MHz 10.219 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 97.86 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[14\]\" (period= 10.219 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.498 ns + Longest memory register " "Info: + Longest memory to register delay is 9.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[4\] 2 MEM M4K_X17_Y13 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y13; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.322 ns) 4.531 ns tc140l:tiny_cpu\|Add0~26 3 COMB LCCOMB_X18_Y13_N4 2 " "Info: 3: + IC(0.832 ns) + CELL(0.322 ns) = 4.531 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] tc140l:tiny_cpu|Add0~26 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.495 ns) 5.855 ns tc140l:tiny_cpu\|Add0~29 4 COMB LCCOMB_X20_Y13_N26 2 " "Info: 4: + IC(0.829 ns) + CELL(0.495 ns) = 5.855 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { tc140l:tiny_cpu|Add0~26 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.935 ns tc140l:tiny_cpu\|Add0~33 5 COMB LCCOMB_X20_Y13_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.935 ns; Loc. = LCCOMB_X20_Y13_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.096 ns tc140l:tiny_cpu\|Add0~37 6 COMB LCCOMB_X20_Y13_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 6.096 ns; Loc. = LCCOMB_X20_Y13_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.176 ns tc140l:tiny_cpu\|Add0~41 7 COMB LCCOMB_X20_Y12_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.176 ns; Loc. = LCCOMB_X20_Y12_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.256 ns tc140l:tiny_cpu\|Add0~44 8 COMB LCCOMB_X20_Y12_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.256 ns; Loc. = LCCOMB_X20_Y12_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.336 ns tc140l:tiny_cpu\|Add0~47 9 COMB LCCOMB_X20_Y12_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.336 ns; Loc. = LCCOMB_X20_Y12_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.416 ns tc140l:tiny_cpu\|Add0~50 10 COMB LCCOMB_X20_Y12_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 6.416 ns; Loc. = LCCOMB_X20_Y12_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.496 ns tc140l:tiny_cpu\|Add0~53 11 COMB LCCOMB_X20_Y12_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.496 ns; Loc. = LCCOMB_X20_Y12_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.576 ns tc140l:tiny_cpu\|Add0~56 12 COMB LCCOMB_X20_Y12_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.576 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.656 ns tc140l:tiny_cpu\|Add0~59 13 COMB LCCOMB_X20_Y12_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.656 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.114 ns tc140l:tiny_cpu\|Add0~61 14 COMB LCCOMB_X20_Y12_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 7.114 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 7.730 ns tc140l:tiny_cpu\|Mux1~3 15 COMB LCCOMB_X20_Y12_N24 1 " "Info: 15: + IC(0.294 ns) + CELL(0.322 ns) = 7.730 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.319 ns) 8.938 ns tc140l:tiny_cpu\|Mux1~4 16 COMB LCCOMB_X19_Y14_N18 1 " "Info: 16: + IC(0.889 ns) + CELL(0.319 ns) = 8.938 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 9.402 ns tc140l:tiny_cpu\|Mux1~6 17 COMB LCCOMB_X19_Y14_N12 1 " "Info: 17: + IC(0.286 ns) + CELL(0.178 ns) = 9.402 ns; Loc. = LCCOMB_X19_Y14_N12; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.498 ns tc140l:tiny_cpu\|register_A\[14\] 18 REG LCFF_X19_Y14_N13 11 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 9.498 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.368 ns ( 67.05 % ) " "Info: Total cell delay = 6.368 ns ( 67.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.130 ns ( 32.95 % ) " "Info: Total interconnect delay = 3.130 ns ( 32.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] tc140l:tiny_cpu|Add0~26 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] {} tc140l:tiny_cpu|Add0~26 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.832ns 0.829ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.889ns 0.286ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.525 ns - Smallest " "Info: - Smallest clock skew is -0.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.772 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 7.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X12_Y16_N7 2 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X12_Y16_N7; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.521 ns) 5.031 ns comb~0 3 COMB LCCOMB_X6_Y13_N0 1 " "Info: 3: + IC(1.447 ns) + CELL(0.521 ns) = 5.031 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 6.175 ns comb~0clkctrl 4 COMB CLKCTRL_G1 108 " "Info: 4: + IC(1.144 ns) + CELL(0.000 ns) = 6.175 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 7.772 ns tc140l:tiny_cpu\|register_A\[14\] 5 REG LCFF_X19_Y14_N13 11 " "Info: 5: + IC(0.995 ns) + CELL(0.602 ns) = 7.772 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 38.96 % ) " "Info: Total cell delay = 3.028 ns ( 38.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.744 ns ( 61.04 % ) " "Info: Total interconnect delay = 4.744 ns ( 61.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.158ns 1.447ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.297 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK_50\" to source memory is 8.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.879 ns) 3.519 ns clock_divider2:clkmyHzfrom50MHz\|clk_o2 2 REG LCFF_X32_Y11_N23 2 " "Info: 2: + IC(1.614 ns) + CELL(0.879 ns) = 3.519 ns; Loc. = LCFF_X32_Y11_N23; Fanout = 2; REG Node = 'clock_divider2:clkmyHzfrom50MHz\|clk_o2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 } "NODE_NAME" } } { "clock_divider2.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.178 ns) 5.477 ns comb~0 3 COMB LCCOMB_X6_Y13_N0 1 " "Info: 3: + IC(1.780 ns) + CELL(0.178 ns) = 5.477 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 6.621 ns comb~0clkctrl 4 COMB CLKCTRL_G1 108 " "Info: 4: + IC(1.144 ns) + CELL(0.000 ns) = 6.621 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.747 ns) 8.297 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y13 16 " "Info: 5: + IC(0.929 ns) + CELL(0.747 ns) = 8.297 ns; Loc. = M4K_X17_Y13; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 34.11 % ) " "Info: Total cell delay = 2.830 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.467 ns ( 65.89 % ) " "Info: Total interconnect delay = 5.467 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.158ns 1.447ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] tc140l:tiny_cpu|Add0~26 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] {} tc140l:tiny_cpu|Add0~26 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.832ns 0.829ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.889ns 0.286ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.772 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.772 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.158ns 1.447ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[8\] memory tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg register tc140l:tiny_cpu\|register_A\[14\] 102.32 MHz 9.773 ns Internal " "Info: Clock \"SW\[8\]\" has Internal fmax of 102.32 MHz between source memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"tc140l:tiny_cpu\|register_A\[14\]\" (period= 9.773 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.498 ns + Longest memory register " "Info: + Longest memory to register delay is 9.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[4\] 2 MEM M4K_X17_Y13 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y13; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.322 ns) 4.531 ns tc140l:tiny_cpu\|Add0~26 3 COMB LCCOMB_X18_Y13_N4 2 " "Info: 3: + IC(0.832 ns) + CELL(0.322 ns) = 4.531 ns; Loc. = LCCOMB_X18_Y13_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] tc140l:tiny_cpu|Add0~26 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.829 ns) + CELL(0.495 ns) 5.855 ns tc140l:tiny_cpu\|Add0~29 4 COMB LCCOMB_X20_Y13_N26 2 " "Info: 4: + IC(0.829 ns) + CELL(0.495 ns) = 5.855 ns; Loc. = LCCOMB_X20_Y13_N26; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { tc140l:tiny_cpu|Add0~26 tc140l:tiny_cpu|Add0~29 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.935 ns tc140l:tiny_cpu\|Add0~33 5 COMB LCCOMB_X20_Y13_N28 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.935 ns; Loc. = LCCOMB_X20_Y13_N28; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 6.096 ns tc140l:tiny_cpu\|Add0~37 6 COMB LCCOMB_X20_Y13_N30 2 " "Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 6.096 ns; Loc. = LCCOMB_X20_Y13_N30; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.176 ns tc140l:tiny_cpu\|Add0~41 7 COMB LCCOMB_X20_Y12_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.176 ns; Loc. = LCCOMB_X20_Y12_N0; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.256 ns tc140l:tiny_cpu\|Add0~44 8 COMB LCCOMB_X20_Y12_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.256 ns; Loc. = LCCOMB_X20_Y12_N2; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.336 ns tc140l:tiny_cpu\|Add0~47 9 COMB LCCOMB_X20_Y12_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.336 ns; Loc. = LCCOMB_X20_Y12_N4; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.416 ns tc140l:tiny_cpu\|Add0~50 10 COMB LCCOMB_X20_Y12_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 6.416 ns; Loc. = LCCOMB_X20_Y12_N6; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.496 ns tc140l:tiny_cpu\|Add0~53 11 COMB LCCOMB_X20_Y12_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.496 ns; Loc. = LCCOMB_X20_Y12_N8; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.576 ns tc140l:tiny_cpu\|Add0~56 12 COMB LCCOMB_X20_Y12_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.576 ns; Loc. = LCCOMB_X20_Y12_N10; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.656 ns tc140l:tiny_cpu\|Add0~59 13 COMB LCCOMB_X20_Y12_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 6.656 ns; Loc. = LCCOMB_X20_Y12_N12; Fanout = 2; COMB Node = 'tc140l:tiny_cpu\|Add0~59'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.114 ns tc140l:tiny_cpu\|Add0~61 14 COMB LCCOMB_X20_Y12_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 7.114 ns; Loc. = LCCOMB_X20_Y12_N14; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Add0~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.322 ns) 7.730 ns tc140l:tiny_cpu\|Mux1~3 15 COMB LCCOMB_X20_Y12_N24 1 " "Info: 15: + IC(0.294 ns) + CELL(0.322 ns) = 7.730 ns; Loc. = LCCOMB_X20_Y12_N24; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.319 ns) 8.938 ns tc140l:tiny_cpu\|Mux1~4 16 COMB LCCOMB_X19_Y14_N18 1 " "Info: 16: + IC(0.889 ns) + CELL(0.319 ns) = 8.938 ns; Loc. = LCCOMB_X19_Y14_N18; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 9.402 ns tc140l:tiny_cpu\|Mux1~6 17 COMB LCCOMB_X19_Y14_N12 1 " "Info: 17: + IC(0.286 ns) + CELL(0.178 ns) = 9.402 ns; Loc. = LCCOMB_X19_Y14_N12; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux1~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.498 ns tc140l:tiny_cpu\|register_A\[14\] 18 REG LCFF_X19_Y14_N13 11 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 9.498 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.368 ns ( 67.05 % ) " "Info: Total cell delay = 6.368 ns ( 67.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.130 ns ( 32.95 % ) " "Info: Total interconnect delay = 3.130 ns ( 32.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] tc140l:tiny_cpu|Add0~26 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] {} tc140l:tiny_cpu|Add0~26 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.832ns 0.829ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.889ns 0.286ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.079 ns - Smallest " "Info: - Smallest clock skew is -0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[8\] destination 5.116 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[8\]\" to destination register is 5.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.319 ns) 2.375 ns comb~0 2 COMB LCCOMB_X6_Y13_N0 1 " "Info: 2: + IC(1.030 ns) + CELL(0.319 ns) = 2.375 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { SW[8] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 3.519 ns comb~0clkctrl 3 COMB CLKCTRL_G1 108 " "Info: 3: + IC(1.144 ns) + CELL(0.000 ns) = 3.519 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 5.116 ns tc140l:tiny_cpu\|register_A\[14\] 4 REG LCFF_X19_Y14_N13 11 " "Info: 4: + IC(0.995 ns) + CELL(0.602 ns) = 5.116 ns; Loc. = LCFF_X19_Y14_N13; Fanout = 11; REG Node = 'tc140l:tiny_cpu\|register_A\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 38.06 % ) " "Info: Total cell delay = 1.947 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.169 ns ( 61.94 % ) " "Info: Total interconnect delay = 3.169 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.116 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.116 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[8\] source 5.195 ns - Longest memory " "Info: - Longest clock path from clock \"SW\[8\]\" to source memory is 5.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.319 ns) 2.375 ns comb~0 2 COMB LCCOMB_X6_Y13_N0 1 " "Info: 2: + IC(1.030 ns) + CELL(0.319 ns) = 2.375 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { SW[8] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 3.519 ns comb~0clkctrl 3 COMB CLKCTRL_G1 108 " "Info: 3: + IC(1.144 ns) + CELL(0.000 ns) = 3.519 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.747 ns) 5.195 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 4 MEM M4K_X17_Y13 16 " "Info: 4: + IC(0.929 ns) + CELL(0.747 ns) = 5.195 ns; Loc. = M4K_X17_Y13; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 40.27 % ) " "Info: Total cell delay = 2.092 ns ( 40.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.103 ns ( 59.73 % ) " "Info: Total interconnect delay = 3.103 ns ( 59.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.116 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.116 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] tc140l:tiny_cpu|Add0~26 tc140l:tiny_cpu|Add0~29 tc140l:tiny_cpu|Add0~33 tc140l:tiny_cpu|Add0~37 tc140l:tiny_cpu|Add0~41 tc140l:tiny_cpu|Add0~44 tc140l:tiny_cpu|Add0~47 tc140l:tiny_cpu|Add0~50 tc140l:tiny_cpu|Add0~53 tc140l:tiny_cpu|Add0~56 tc140l:tiny_cpu|Add0~59 tc140l:tiny_cpu|Add0~61 tc140l:tiny_cpu|Mux1~3 tc140l:tiny_cpu|Mux1~4 tc140l:tiny_cpu|Mux1~6 tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[4] {} tc140l:tiny_cpu|Add0~26 {} tc140l:tiny_cpu|Add0~29 {} tc140l:tiny_cpu|Add0~33 {} tc140l:tiny_cpu|Add0~37 {} tc140l:tiny_cpu|Add0~41 {} tc140l:tiny_cpu|Add0~44 {} tc140l:tiny_cpu|Add0~47 {} tc140l:tiny_cpu|Add0~50 {} tc140l:tiny_cpu|Add0~53 {} tc140l:tiny_cpu|Add0~56 {} tc140l:tiny_cpu|Add0~59 {} tc140l:tiny_cpu|Add0~61 {} tc140l:tiny_cpu|Mux1~3 {} tc140l:tiny_cpu|Mux1~4 {} tc140l:tiny_cpu|Mux1~6 {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 0.832ns 0.829ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.294ns 0.889ns 0.286ns 0.000ns } { 0.000ns 3.377ns 0.322ns 0.495ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.319ns 0.178ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.116 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[14] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.116 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[14] {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.195 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.195 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "tc140l:tiny_cpu\|register_A\[13\] tc140l:tiny_cpu\|register_A\[13\] CLOCK_50 1 ps " "Info: Found hold time violation between source  pin or register \"tc140l:tiny_cpu\|register_A\[13\]\" and destination pin or register \"tc140l:tiny_cpu\|register_A\[13\]\" for clock \"CLOCK_50\" (Hold time is 1 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.446 ns + Largest " "Info: + Largest clock skew is 0.446 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.217 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.879 ns) 3.519 ns clock_divider2:clkmyHzfrom50MHz\|clk_o2 2 REG LCFF_X32_Y11_N23 2 " "Info: 2: + IC(1.614 ns) + CELL(0.879 ns) = 3.519 ns; Loc. = LCFF_X32_Y11_N23; Fanout = 2; REG Node = 'clock_divider2:clkmyHzfrom50MHz\|clk_o2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 } "NODE_NAME" } } { "clock_divider2.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.178 ns) 5.477 ns comb~0 3 COMB LCCOMB_X6_Y13_N0 1 " "Info: 3: + IC(1.780 ns) + CELL(0.178 ns) = 5.477 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 6.621 ns comb~0clkctrl 4 COMB CLKCTRL_G1 108 " "Info: 4: + IC(1.144 ns) + CELL(0.000 ns) = 6.621 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 8.217 ns tc140l:tiny_cpu\|register_A\[13\] 5 REG LCFF_X19_Y12_N3 12 " "Info: 5: + IC(0.994 ns) + CELL(0.602 ns) = 8.217 ns; Loc. = LCFF_X19_Y12_N3; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 32.68 % ) " "Info: Total cell delay = 2.685 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.532 ns ( 67.32 % ) " "Info: Total interconnect delay = 5.532 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.771 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 7.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.879 ns) 3.063 ns clock_divider:clk1Hzfrom50MHz\|clk_o 2 REG LCFF_X12_Y16_N7 2 " "Info: 2: + IC(1.158 ns) + CELL(0.879 ns) = 3.063 ns; Loc. = LCFF_X12_Y16_N7; Fanout = 2; REG Node = 'clock_divider:clk1Hzfrom50MHz\|clk_o'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.037 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o } "NODE_NAME" } } { "clock_divider.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.521 ns) 5.031 ns comb~0 3 COMB LCCOMB_X6_Y13_N0 1 " "Info: 3: + IC(1.447 ns) + CELL(0.521 ns) = 5.031 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.968 ns" { clock_divider:clk1Hzfrom50MHz|clk_o comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 6.175 ns comb~0clkctrl 4 COMB CLKCTRL_G1 108 " "Info: 4: + IC(1.144 ns) + CELL(0.000 ns) = 6.175 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 7.771 ns tc140l:tiny_cpu\|register_A\[13\] 5 REG LCFF_X19_Y12_N3 12 " "Info: 5: + IC(0.994 ns) + CELL(0.602 ns) = 7.771 ns; Loc. = LCFF_X19_Y12_N3; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.028 ns ( 38.97 % ) " "Info: Total cell delay = 3.028 ns ( 38.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.743 ns ( 61.03 % ) " "Info: Total interconnect delay = 4.743 ns ( 61.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.771 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.771 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 1.158ns 1.447ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.771 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.771 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 1.158ns 1.447ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|register_A\[13\] 1 REG LCFF_X19_Y12_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y12_N3; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns tc140l:tiny_cpu\|Mux2~6 2 COMB LCCOMB_X19_Y12_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X19_Y12_N2; Fanout = 1; COMB Node = 'tc140l:tiny_cpu\|Mux2~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { tc140l:tiny_cpu|register_A[13] tc140l:tiny_cpu|Mux2~6 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns tc140l:tiny_cpu\|register_A\[13\] 3 REG LCFF_X19_Y12_N3 12 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X19_Y12_N3; Fanout = 12; REG Node = 'tc140l:tiny_cpu\|register_A\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { tc140l:tiny_cpu|Mux2~6 tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { tc140l:tiny_cpu|register_A[13] tc140l:tiny_cpu|Mux2~6 tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { tc140l:tiny_cpu|register_A[13] {} tc140l:tiny_cpu|Mux2~6 {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.217 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.217 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.771 ns" { CLOCK_50 clock_divider:clk1Hzfrom50MHz|clk_o comb~0 comb~0clkctrl tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.771 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider:clk1Hzfrom50MHz|clk_o {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 1.158ns 1.447ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.879ns 0.521ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { tc140l:tiny_cpu|register_A[13] tc140l:tiny_cpu|Mux2~6 tc140l:tiny_cpu|register_A[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { tc140l:tiny_cpu|register_A[13] {} tc140l:tiny_cpu|Mux2~6 {} tc140l:tiny_cpu|register_A[13] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "tc140l:tiny_cpu\|instruction_register\[2\] KEY\[3\] SW\[8\] 4.982 ns register " "Info: tsu for register \"tc140l:tiny_cpu\|instruction_register\[2\]\" (data pin = \"KEY\[3\]\", clock pin = \"SW\[8\]\") is 4.982 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.135 ns + Longest pin register " "Info: + Longest pin to register delay is 10.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 117 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 117; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.895 ns) + CELL(0.178 ns) 7.947 ns tc140l:tiny_cpu\|instruction_register\[0\]~49 2 COMB LCCOMB_X18_Y12_N0 16 " "Info: 2: + IC(6.895 ns) + CELL(0.178 ns) = 7.947 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 16; COMB Node = 'tc140l:tiny_cpu\|instruction_register\[0\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.758 ns) 10.135 ns tc140l:tiny_cpu\|instruction_register\[2\] 3 REG LCFF_X23_Y11_N1 29 " "Info: 3: + IC(1.430 ns) + CELL(0.758 ns) = 10.135 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 29; REG Node = 'tc140l:tiny_cpu\|instruction_register\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.188 ns" { tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 17.86 % ) " "Info: Total cell delay = 1.810 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.325 ns ( 82.14 % ) " "Info: Total interconnect delay = 8.325 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.135 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.135 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 6.895ns 1.430ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[8\] destination 5.115 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[8\]\" to destination register is 5.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[8\] 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'SW\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.319 ns) 2.375 ns comb~0 2 COMB LCCOMB_X6_Y13_N0 1 " "Info: 2: + IC(1.030 ns) + CELL(0.319 ns) = 2.375 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.349 ns" { SW[8] comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 3.519 ns comb~0clkctrl 3 COMB CLKCTRL_G1 108 " "Info: 3: + IC(1.144 ns) + CELL(0.000 ns) = 3.519 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 5.115 ns tc140l:tiny_cpu\|instruction_register\[2\] 4 REG LCFF_X23_Y11_N1 29 " "Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 5.115 ns; Loc. = LCFF_X23_Y11_N1; Fanout = 29; REG Node = 'tc140l:tiny_cpu\|instruction_register\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { comb~0clkctrl tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.947 ns ( 38.06 % ) " "Info: Total cell delay = 1.947 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.168 ns ( 61.94 % ) " "Info: Total interconnect delay = 3.168 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.135 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.135 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 6.895ns 1.430ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { SW[8] comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { SW[8] {} SW[8]~combout {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[2] {} } { 0.000ns 0.000ns 1.030ns 1.144ns 0.994ns } { 0.000ns 1.026ns 0.319ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[5\] tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 25.363 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[5\]\" through memory \"tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg\" is 25.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.297 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 8.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.879 ns) 3.519 ns clock_divider2:clkmyHzfrom50MHz\|clk_o2 2 REG LCFF_X32_Y11_N23 2 " "Info: 2: + IC(1.614 ns) + CELL(0.879 ns) = 3.519 ns; Loc. = LCFF_X32_Y11_N23; Fanout = 2; REG Node = 'clock_divider2:clkmyHzfrom50MHz\|clk_o2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 } "NODE_NAME" } } { "clock_divider2.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.178 ns) 5.477 ns comb~0 3 COMB LCCOMB_X6_Y13_N0 1 " "Info: 3: + IC(1.780 ns) + CELL(0.178 ns) = 5.477 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 6.621 ns comb~0clkctrl 4 COMB CLKCTRL_G1 108 " "Info: 4: + IC(1.144 ns) + CELL(0.000 ns) = 6.621 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.747 ns) 8.297 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 5 MEM M4K_X17_Y13 16 " "Info: 5: + IC(0.929 ns) + CELL(0.747 ns) = 8.297 ns; Loc. = M4K_X17_Y13; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 34.11 % ) " "Info: Total cell delay = 2.830 ns ( 34.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.467 ns ( 65.89 % ) " "Info: Total interconnect delay = 5.467 ns ( 65.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.832 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X17_Y13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y13; Fanout = 16; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\] 2 MEM M4K_X17_Y13 6 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y13; Fanout = 6; MEM Node = 'tc140l:tiny_cpu\|altsyncram:RAM\|altsyncram_kus:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_kus.tdf" "" { Text "K:/L4C010/LAB4_base/LAB4_base/db/altsyncram_kus.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.545 ns) 5.695 ns Mux15~0 3 COMB LCCOMB_X23_Y13_N26 1 " "Info: 3: + IC(1.773 ns) + CELL(0.545 ns) = 5.695 ns; Loc. = LCCOMB_X23_Y13_N26; Fanout = 1; COMB Node = 'Mux15~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] Mux15~0 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.544 ns) 7.078 ns Mux15~1 4 COMB LCCOMB_X23_Y13_N24 1 " "Info: 4: + IC(0.839 ns) + CELL(0.544 ns) = 7.078 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 1; COMB Node = 'Mux15~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Mux15~0 Mux15~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.542 ns) 8.533 ns Mux15~2 5 COMB LCCOMB_X24_Y11_N16 1 " "Info: 5: + IC(0.913 ns) + CELL(0.542 ns) = 8.533 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 1; COMB Node = 'Mux15~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { Mux15~1 Mux15~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.545 ns) 9.389 ns Mux15~3 6 COMB LCCOMB_X24_Y11_N2 7 " "Info: 6: + IC(0.311 ns) + CELL(0.545 ns) = 9.389 ns; Loc. = LCCOMB_X24_Y11_N2; Fanout = 7; COMB Node = 'Mux15~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.856 ns" { Mux15~2 Mux15~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.521 ns) 10.863 ns HexDigit:d0\|WideOr1~0 7 COMB LCCOMB_X24_Y13_N4 1 " "Info: 7: + IC(0.953 ns) + CELL(0.521 ns) = 10.863 ns; Loc. = LCCOMB_X24_Y13_N4; Fanout = 1; COMB Node = 'HexDigit:d0\|WideOr1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.474 ns" { Mux15~3 HexDigit:d0|WideOr1~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.119 ns) + CELL(2.850 ns) 16.832 ns HEX0\[5\] 8 PIN PIN_F1 0 " "Info: 8: + IC(3.119 ns) + CELL(2.850 ns) = 16.832 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'HEX0\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.969 ns" { HexDigit:d0|WideOr1~0 HEX0[5] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.924 ns ( 53.02 % ) " "Info: Total cell delay = 8.924 ns ( 53.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.908 ns ( 46.98 % ) " "Info: Total interconnect delay = 7.908 ns ( 46.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.832 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] Mux15~0 Mux15~1 Mux15~2 Mux15~3 HexDigit:d0|WideOr1~0 HEX0[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.832 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} Mux15~0 {} Mux15~1 {} Mux15~2 {} Mux15~3 {} HexDigit:d0|WideOr1~0 {} HEX0[5] {} } { 0.000ns 0.000ns 1.773ns 0.839ns 0.913ns 0.311ns 0.953ns 3.119ns } { 0.000ns 3.377ns 0.545ns 0.544ns 0.542ns 0.545ns 0.521ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.297 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.297 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.929ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.747ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.832 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] Mux15~0 Mux15~1 Mux15~2 Mux15~3 HexDigit:d0|WideOr1~0 HEX0[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.832 ns" { tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ram_block1a0~porta_we_reg {} tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|q_a[0] {} Mux15~0 {} Mux15~1 {} Mux15~2 {} Mux15~3 {} HexDigit:d0|WideOr1~0 {} HEX0[5] {} } { 0.000ns 0.000ns 1.773ns 0.839ns 0.913ns 0.311ns 0.953ns 3.119ns } { 0.000ns 3.377ns 0.545ns 0.544ns 0.542ns 0.545ns 0.521ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX3\[6\] 16.769 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX3\[6\]\" is 16.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns SW\[1\] 1 PIN PIN_L21 36 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 36; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.596 ns) + CELL(0.319 ns) 3.941 ns Mux4~1 2 COMB LCCOMB_X19_Y14_N28 8 " "Info: 2: + IC(2.596 ns) + CELL(0.319 ns) = 3.941 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 8; COMB Node = 'Mux4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { SW[1] Mux4~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.544 ns) 6.606 ns Mux2~1 3 COMB LCCOMB_X22_Y11_N28 1 " "Info: 3: + IC(2.121 ns) + CELL(0.544 ns) = 6.606 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { Mux4~1 Mux2~1 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.516 ns) 8.320 ns Mux2~2 4 COMB LCCOMB_X18_Y14_N26 1 " "Info: 4: + IC(1.198 ns) + CELL(0.516 ns) = 8.320 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { Mux2~1 Mux2~2 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.521 ns) 9.158 ns Mux2~3 5 COMB LCCOMB_X18_Y14_N12 7 " "Info: 5: + IC(0.317 ns) + CELL(0.521 ns) = 9.158 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 7; COMB Node = 'Mux2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.838 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 193 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.521 ns) 10.578 ns HexDigit:d3\|WideOr0~0 6 COMB LCCOMB_X18_Y10_N8 1 " "Info: 6: + IC(0.899 ns) + CELL(0.521 ns) = 10.578 ns; Loc. = LCCOMB_X18_Y10_N8; Fanout = 1; COMB Node = 'HexDigit:d3\|WideOr0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { Mux2~3 HexDigit:d3|WideOr0~0 } "NODE_NAME" } } { "HexDigit.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/HexDigit.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.351 ns) + CELL(2.840 ns) 16.769 ns HEX3\[6\] 7 PIN PIN_D4 0 " "Info: 7: + IC(3.351 ns) + CELL(2.840 ns) = 16.769 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'HEX3\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.191 ns" { HexDigit:d3|WideOr0~0 HEX3[6] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.287 ns ( 37.49 % ) " "Info: Total cell delay = 6.287 ns ( 37.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.482 ns ( 62.51 % ) " "Info: Total interconnect delay = 10.482 ns ( 62.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.769 ns" { SW[1] Mux4~1 Mux2~1 Mux2~2 Mux2~3 HexDigit:d3|WideOr0~0 HEX3[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.769 ns" { SW[1] {} SW[1]~combout {} Mux4~1 {} Mux2~1 {} Mux2~2 {} Mux2~3 {} HexDigit:d3|WideOr0~0 {} HEX3[6] {} } { 0.000ns 0.000ns 2.596ns 2.121ns 1.198ns 0.317ns 0.899ns 3.351ns } { 0.000ns 1.026ns 0.319ns 0.544ns 0.516ns 0.521ns 0.521ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "tc140l:tiny_cpu\|instruction_register\[4\] KEY\[3\] CLOCK_50 -0.730 ns register " "Info: th for register \"tc140l:tiny_cpu\|instruction_register\[4\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -0.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.218 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.879 ns) 3.519 ns clock_divider2:clkmyHzfrom50MHz\|clk_o2 2 REG LCFF_X32_Y11_N23 2 " "Info: 2: + IC(1.614 ns) + CELL(0.879 ns) = 3.519 ns; Loc. = LCFF_X32_Y11_N23; Fanout = 2; REG Node = 'clock_divider2:clkmyHzfrom50MHz\|clk_o2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 } "NODE_NAME" } } { "clock_divider2.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/clock_divider2.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.780 ns) + CELL(0.178 ns) 5.477 ns comb~0 3 COMB LCCOMB_X6_Y13_N0 1 " "Info: 3: + IC(1.780 ns) + CELL(0.178 ns) = 5.477 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 1; COMB Node = 'comb~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.958 ns" { clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.000 ns) 6.621 ns comb~0clkctrl 4 COMB CLKCTRL_G1 108 " "Info: 4: + IC(1.144 ns) + CELL(0.000 ns) = 6.621 ns; Loc. = CLKCTRL_G1; Fanout = 108; COMB Node = 'comb~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { comb~0 comb~0clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.602 ns) 8.218 ns tc140l:tiny_cpu\|instruction_register\[4\] 5 REG LCFF_X18_Y13_N1 7 " "Info: 5: + IC(0.995 ns) + CELL(0.602 ns) = 8.218 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 7; REG Node = 'tc140l:tiny_cpu\|instruction_register\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { comb~0clkctrl tc140l:tiny_cpu|instruction_register[4] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.685 ns ( 32.67 % ) " "Info: Total cell delay = 2.685 ns ( 32.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.533 ns ( 67.33 % ) " "Info: Total interconnect delay = 5.533 ns ( 67.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.218 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.218 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[4] {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.234 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns KEY\[3\] 1 PIN PIN_T21 117 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 117; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "lab4_de1.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/lab4_de1.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.895 ns) + CELL(0.178 ns) 7.947 ns tc140l:tiny_cpu\|instruction_register\[0\]~49 2 COMB LCCOMB_X18_Y12_N0 16 " "Info: 2: + IC(6.895 ns) + CELL(0.178 ns) = 7.947 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 16; COMB Node = 'tc140l:tiny_cpu\|instruction_register\[0\]~49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.073 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.758 ns) 9.234 ns tc140l:tiny_cpu\|instruction_register\[4\] 3 REG LCFF_X18_Y13_N1 7 " "Info: 3: + IC(0.529 ns) + CELL(0.758 ns) = 9.234 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 7; REG Node = 'tc140l:tiny_cpu\|instruction_register\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[4] } "NODE_NAME" } } { "tc140l.v" "" { Text "K:/L4C010/LAB4_base/LAB4_base/tc140l.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 19.60 % ) " "Info: Total cell delay = 1.810 ns ( 19.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.424 ns ( 80.40 % ) " "Info: Total interconnect delay = 7.424 ns ( 80.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.234 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.234 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[4] {} } { 0.000ns 0.000ns 6.895ns 0.529ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.218 ns" { CLOCK_50 clock_divider2:clkmyHzfrom50MHz|clk_o2 comb~0 comb~0clkctrl tc140l:tiny_cpu|instruction_register[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.218 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_divider2:clkmyHzfrom50MHz|clk_o2 {} comb~0 {} comb~0clkctrl {} tc140l:tiny_cpu|instruction_register[4] {} } { 0.000ns 0.000ns 1.614ns 1.780ns 1.144ns 0.995ns } { 0.000ns 1.026ns 0.879ns 0.178ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.234 ns" { KEY[3] tc140l:tiny_cpu|instruction_register[0]~49 tc140l:tiny_cpu|instruction_register[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.234 ns" { KEY[3] {} KEY[3]~combout {} tc140l:tiny_cpu|instruction_register[0]~49 {} tc140l:tiny_cpu|instruction_register[4] {} } { 0.000ns 0.000ns 6.895ns 0.529ns } { 0.000ns 0.874ns 0.178ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 15:45:20 2013 " "Info: Processing ended: Wed Dec 04 15:45:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
