Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/cie_question/cie_question.srcs/sources_1/new/q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/cie_question/cie_question.srcs/sim_1/new/tb_q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_q1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/cie_question/cie_question.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
