// Seed: 1355307766
module module_0 ();
  id_1(
      id_1
  );
  assign module_2.type_2 = 0;
endmodule
module module_1 ();
  reg id_1, id_2, id_3 = id_1;
  wire id_4;
  wire id_5, id_6;
  always_latch id_3 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    output supply0 id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6
);
  assign id_3 = 1;
  nand primCall (id_0, id_1, id_2, id_5, id_6, id_8);
  assign id_4 = id_5;
  wire id_8;
  module_0 modCall_1 ();
  wire id_9;
  wire id_10, id_11;
  id_12(
      -1, id_6.id_6 == -1
  );
  assign id_3 = 1;
  wire id_13;
endmodule
