{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522465134060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522465134067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 30 20:58:53 2018 " "Processing started: Fri Mar 30 20:58:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522465134067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465134067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RVKP-1 -c RVKP-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RVKP-1 -c RVKP-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465134067 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522465134577 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522465134577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decode " "Found entity 1: instr_decode" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armpipe.sv 1 1 " "Found 1 design units, including 1 entities, in source file armpipe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 armPipe " "Found entity 1: armPipe" {  } { { "armPipe.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/armPipe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecodetb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrdecodetb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrDecodeTB " "Found entity 1: instrDecodeTB" {  } { { "instrDecodeTB.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instrDecodeTB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_Mem " "Found entity 1: instr_Mem" {  } { { "instr_Mem.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrmemtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrmemtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrMemTB " "Found entity 1: instrMemTB" {  } { { "instrMemTB.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instrMemTB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBank " "Found entity 1: registerBank" {  } { { "registerBank.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/registerBank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbanktb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerbanktb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBankTB " "Found entity 1: registerBankTB" {  } { { "registerBankTB.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/registerBankTB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148182 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "multiplier multiplier.sv(1) " "Verilog Module Declaration warning at multiplier.sv(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"multiplier\"" {  } { { "multiplier.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/multiplier.sv" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522465148185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multipliertb.sv 1 1 " "Found 1 design units, including 1 entities, in source file multipliertb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplierTB " "Found entity 1: multiplierTB" {  } { { "MultiplierTB.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/MultiplierTB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522465148189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instr_decode " "Elaborating entity \"instr_decode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522465148270 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iType instr_decode.sv(24) " "Verilog HDL Always Construct warning at instr_decode.sv(24): inferring latch(es) for variable \"iType\", which holds its previous value in one or more paths through the always construct" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522465148326 "|armPipe|instr_decode:InstructionDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iType\[0\] instr_decode.sv(39) " "Inferred latch for \"iType\[0\]\" at instr_decode.sv(39)" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148326 "|armPipe|instr_decode:InstructionDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iType\[1\] instr_decode.sv(39) " "Inferred latch for \"iType\[1\]\" at instr_decode.sv(39)" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148326 "|armPipe|instr_decode:InstructionDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iType\[2\] instr_decode.sv(39) " "Inferred latch for \"iType\[2\]\" at instr_decode.sv(39)" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148326 "|armPipe|instr_decode:InstructionDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iType\[3\] instr_decode.sv(39) " "Inferred latch for \"iType\[3\]\" at instr_decode.sv(39)" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465148327 "|armPipe|instr_decode:InstructionDecoder"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iType\[0\]\$latch " "Latch iType\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir\[25\] " "Ports D and ENA on the latch are fed by the same signal ir\[25\]" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522465149779 ""}  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522465149779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iType\[1\]\$latch " "Latch iType\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir\[26\] " "Ports D and ENA on the latch are fed by the same signal ir\[26\]" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522465149779 ""}  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522465149779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iType\[2\]\$latch " "Latch iType\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir\[6\] " "Ports D and ENA on the latch are fed by the same signal ir\[6\]" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522465149779 ""}  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522465149779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "iType\[3\]\$latch " "Latch iType\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ir\[26\] " "Ports D and ENA on the latch are fed by the same signal ir\[26\]" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522465149779 ""}  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522465149779 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522465149908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522465151034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522465151034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[0\] " "No output dependent on input pin \"ir\[0\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[1\] " "No output dependent on input pin \"ir\[1\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[2\] " "No output dependent on input pin \"ir\[2\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[3\] " "No output dependent on input pin \"ir\[3\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[12\] " "No output dependent on input pin \"ir\[12\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[13\] " "No output dependent on input pin \"ir\[13\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[14\] " "No output dependent on input pin \"ir\[14\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[15\] " "No output dependent on input pin \"ir\[15\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[16\] " "No output dependent on input pin \"ir\[16\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[17\] " "No output dependent on input pin \"ir\[17\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[18\] " "No output dependent on input pin \"ir\[18\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[19\] " "No output dependent on input pin \"ir\[19\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[20\] " "No output dependent on input pin \"ir\[20\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[21\] " "No output dependent on input pin \"ir\[21\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[28\] " "No output dependent on input pin \"ir\[28\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[29\] " "No output dependent on input pin \"ir\[29\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[30\] " "No output dependent on input pin \"ir\[30\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ir\[31\] " "No output dependent on input pin \"ir\[31\]\"" {  } { { "instr_decode.sv" "" { Text "C:/Users/afeli/Documents/GitHub/ARM-Pipeline/RVKP-1/instr_decode.sv" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522465151725 "|instr_decode|ir[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522465151725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522465151729 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522465151729 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522465151729 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522465151729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522465151794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 30 20:59:11 2018 " "Processing ended: Fri Mar 30 20:59:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522465151794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522465151794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522465151794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522465151794 ""}
